
ynotag.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010f50  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f00  08011010  08011010  00012010  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011f10  08011f10  00013b80  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011f10  08011f10  00012f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011f18  08011f18  00013b80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011f18  08011f18  00012f18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011f1c  08011f1c  00012f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000b80  20000000  08011f20  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013e8  20000b80  08012aa0  00013b80  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001f68  08012aa0  00013f68  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00013b80  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ca7b  00000000  00000000  00013ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039d2  00000000  00000000  00030623  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a58  00000000  00000000  00033ff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000155b  00000000  00000000  00035a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002034d  00000000  00000000  00036fab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020171  00000000  00000000  000572f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbcf8  00000000  00000000  00077469  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00143161  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007938  00000000  00000000  001431a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  0014aadc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000b80 	.word	0x20000b80
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08010ff4 	.word	0x08010ff4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000b84 	.word	0x20000b84
 8000100:	08010ff4 	.word	0x08010ff4

08000104 <strcmp>:
 8000104:	7802      	ldrb	r2, [r0, #0]
 8000106:	780b      	ldrb	r3, [r1, #0]
 8000108:	2a00      	cmp	r2, #0
 800010a:	d003      	beq.n	8000114 <strcmp+0x10>
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	429a      	cmp	r2, r3
 8000112:	d0f7      	beq.n	8000104 <strcmp>
 8000114:	1ad0      	subs	r0, r2, r3
 8000116:	4770      	bx	lr

08000118 <strlen>:
 8000118:	2300      	movs	r3, #0
 800011a:	5cc2      	ldrb	r2, [r0, r3]
 800011c:	3301      	adds	r3, #1
 800011e:	2a00      	cmp	r2, #0
 8000120:	d1fb      	bne.n	800011a <strlen+0x2>
 8000122:	1e58      	subs	r0, r3, #1
 8000124:	4770      	bx	lr
	...

08000128 <__gnu_thumb1_case_uqi>:
 8000128:	b402      	push	{r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0049      	lsls	r1, r1, #1
 8000130:	5c09      	ldrb	r1, [r1, r0]
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	448e      	add	lr, r1
 8000136:	bc02      	pop	{r1}
 8000138:	4770      	bx	lr
 800013a:	46c0      	nop			@ (mov r8, r8)

0800013c <__gnu_thumb1_case_shi>:
 800013c:	b403      	push	{r0, r1}
 800013e:	4671      	mov	r1, lr
 8000140:	0849      	lsrs	r1, r1, #1
 8000142:	0040      	lsls	r0, r0, #1
 8000144:	0049      	lsls	r1, r1, #1
 8000146:	5e09      	ldrsh	r1, [r1, r0]
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	448e      	add	lr, r1
 800014c:	bc03      	pop	{r0, r1}
 800014e:	4770      	bx	lr

08000150 <__udivsi3>:
 8000150:	2200      	movs	r2, #0
 8000152:	0843      	lsrs	r3, r0, #1
 8000154:	428b      	cmp	r3, r1
 8000156:	d374      	bcc.n	8000242 <__udivsi3+0xf2>
 8000158:	0903      	lsrs	r3, r0, #4
 800015a:	428b      	cmp	r3, r1
 800015c:	d35f      	bcc.n	800021e <__udivsi3+0xce>
 800015e:	0a03      	lsrs	r3, r0, #8
 8000160:	428b      	cmp	r3, r1
 8000162:	d344      	bcc.n	80001ee <__udivsi3+0x9e>
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d328      	bcc.n	80001bc <__udivsi3+0x6c>
 800016a:	0c03      	lsrs	r3, r0, #16
 800016c:	428b      	cmp	r3, r1
 800016e:	d30d      	bcc.n	800018c <__udivsi3+0x3c>
 8000170:	22ff      	movs	r2, #255	@ 0xff
 8000172:	0209      	lsls	r1, r1, #8
 8000174:	ba12      	rev	r2, r2
 8000176:	0c03      	lsrs	r3, r0, #16
 8000178:	428b      	cmp	r3, r1
 800017a:	d302      	bcc.n	8000182 <__udivsi3+0x32>
 800017c:	1212      	asrs	r2, r2, #8
 800017e:	0209      	lsls	r1, r1, #8
 8000180:	d065      	beq.n	800024e <__udivsi3+0xfe>
 8000182:	0b03      	lsrs	r3, r0, #12
 8000184:	428b      	cmp	r3, r1
 8000186:	d319      	bcc.n	80001bc <__udivsi3+0x6c>
 8000188:	e000      	b.n	800018c <__udivsi3+0x3c>
 800018a:	0a09      	lsrs	r1, r1, #8
 800018c:	0bc3      	lsrs	r3, r0, #15
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x46>
 8000192:	03cb      	lsls	r3, r1, #15
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b83      	lsrs	r3, r0, #14
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x52>
 800019e:	038b      	lsls	r3, r1, #14
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0b43      	lsrs	r3, r0, #13
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x5e>
 80001aa:	034b      	lsls	r3, r1, #13
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0b03      	lsrs	r3, r0, #12
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x6a>
 80001b6:	030b      	lsls	r3, r1, #12
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0ac3      	lsrs	r3, r0, #11
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x76>
 80001c2:	02cb      	lsls	r3, r1, #11
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a83      	lsrs	r3, r0, #10
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x82>
 80001ce:	028b      	lsls	r3, r1, #10
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	0a43      	lsrs	r3, r0, #9
 80001d6:	428b      	cmp	r3, r1
 80001d8:	d301      	bcc.n	80001de <__udivsi3+0x8e>
 80001da:	024b      	lsls	r3, r1, #9
 80001dc:	1ac0      	subs	r0, r0, r3
 80001de:	4152      	adcs	r2, r2
 80001e0:	0a03      	lsrs	r3, r0, #8
 80001e2:	428b      	cmp	r3, r1
 80001e4:	d301      	bcc.n	80001ea <__udivsi3+0x9a>
 80001e6:	020b      	lsls	r3, r1, #8
 80001e8:	1ac0      	subs	r0, r0, r3
 80001ea:	4152      	adcs	r2, r2
 80001ec:	d2cd      	bcs.n	800018a <__udivsi3+0x3a>
 80001ee:	09c3      	lsrs	r3, r0, #7
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xa8>
 80001f4:	01cb      	lsls	r3, r1, #7
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0983      	lsrs	r3, r0, #6
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xb4>
 8000200:	018b      	lsls	r3, r1, #6
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0943      	lsrs	r3, r0, #5
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xc0>
 800020c:	014b      	lsls	r3, r1, #5
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0903      	lsrs	r3, r0, #4
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xcc>
 8000218:	010b      	lsls	r3, r1, #4
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	08c3      	lsrs	r3, r0, #3
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xd8>
 8000224:	00cb      	lsls	r3, r1, #3
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	0883      	lsrs	r3, r0, #2
 800022c:	428b      	cmp	r3, r1
 800022e:	d301      	bcc.n	8000234 <__udivsi3+0xe4>
 8000230:	008b      	lsls	r3, r1, #2
 8000232:	1ac0      	subs	r0, r0, r3
 8000234:	4152      	adcs	r2, r2
 8000236:	0843      	lsrs	r3, r0, #1
 8000238:	428b      	cmp	r3, r1
 800023a:	d301      	bcc.n	8000240 <__udivsi3+0xf0>
 800023c:	004b      	lsls	r3, r1, #1
 800023e:	1ac0      	subs	r0, r0, r3
 8000240:	4152      	adcs	r2, r2
 8000242:	1a41      	subs	r1, r0, r1
 8000244:	d200      	bcs.n	8000248 <__udivsi3+0xf8>
 8000246:	4601      	mov	r1, r0
 8000248:	4152      	adcs	r2, r2
 800024a:	4610      	mov	r0, r2
 800024c:	4770      	bx	lr
 800024e:	e7ff      	b.n	8000250 <__udivsi3+0x100>
 8000250:	b501      	push	{r0, lr}
 8000252:	2000      	movs	r0, #0
 8000254:	f000 f8f0 	bl	8000438 <__aeabi_idiv0>
 8000258:	bd02      	pop	{r1, pc}
 800025a:	46c0      	nop			@ (mov r8, r8)

0800025c <__aeabi_uidivmod>:
 800025c:	2900      	cmp	r1, #0
 800025e:	d0f7      	beq.n	8000250 <__udivsi3+0x100>
 8000260:	e776      	b.n	8000150 <__udivsi3>
 8000262:	4770      	bx	lr

08000264 <__divsi3>:
 8000264:	4603      	mov	r3, r0
 8000266:	430b      	orrs	r3, r1
 8000268:	d47f      	bmi.n	800036a <__divsi3+0x106>
 800026a:	2200      	movs	r2, #0
 800026c:	0843      	lsrs	r3, r0, #1
 800026e:	428b      	cmp	r3, r1
 8000270:	d374      	bcc.n	800035c <__divsi3+0xf8>
 8000272:	0903      	lsrs	r3, r0, #4
 8000274:	428b      	cmp	r3, r1
 8000276:	d35f      	bcc.n	8000338 <__divsi3+0xd4>
 8000278:	0a03      	lsrs	r3, r0, #8
 800027a:	428b      	cmp	r3, r1
 800027c:	d344      	bcc.n	8000308 <__divsi3+0xa4>
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d328      	bcc.n	80002d6 <__divsi3+0x72>
 8000284:	0c03      	lsrs	r3, r0, #16
 8000286:	428b      	cmp	r3, r1
 8000288:	d30d      	bcc.n	80002a6 <__divsi3+0x42>
 800028a:	22ff      	movs	r2, #255	@ 0xff
 800028c:	0209      	lsls	r1, r1, #8
 800028e:	ba12      	rev	r2, r2
 8000290:	0c03      	lsrs	r3, r0, #16
 8000292:	428b      	cmp	r3, r1
 8000294:	d302      	bcc.n	800029c <__divsi3+0x38>
 8000296:	1212      	asrs	r2, r2, #8
 8000298:	0209      	lsls	r1, r1, #8
 800029a:	d065      	beq.n	8000368 <__divsi3+0x104>
 800029c:	0b03      	lsrs	r3, r0, #12
 800029e:	428b      	cmp	r3, r1
 80002a0:	d319      	bcc.n	80002d6 <__divsi3+0x72>
 80002a2:	e000      	b.n	80002a6 <__divsi3+0x42>
 80002a4:	0a09      	lsrs	r1, r1, #8
 80002a6:	0bc3      	lsrs	r3, r0, #15
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x4c>
 80002ac:	03cb      	lsls	r3, r1, #15
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b83      	lsrs	r3, r0, #14
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x58>
 80002b8:	038b      	lsls	r3, r1, #14
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0b43      	lsrs	r3, r0, #13
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x64>
 80002c4:	034b      	lsls	r3, r1, #13
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0b03      	lsrs	r3, r0, #12
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x70>
 80002d0:	030b      	lsls	r3, r1, #12
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0ac3      	lsrs	r3, r0, #11
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x7c>
 80002dc:	02cb      	lsls	r3, r1, #11
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a83      	lsrs	r3, r0, #10
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0x88>
 80002e8:	028b      	lsls	r3, r1, #10
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	0a43      	lsrs	r3, r0, #9
 80002f0:	428b      	cmp	r3, r1
 80002f2:	d301      	bcc.n	80002f8 <__divsi3+0x94>
 80002f4:	024b      	lsls	r3, r1, #9
 80002f6:	1ac0      	subs	r0, r0, r3
 80002f8:	4152      	adcs	r2, r2
 80002fa:	0a03      	lsrs	r3, r0, #8
 80002fc:	428b      	cmp	r3, r1
 80002fe:	d301      	bcc.n	8000304 <__divsi3+0xa0>
 8000300:	020b      	lsls	r3, r1, #8
 8000302:	1ac0      	subs	r0, r0, r3
 8000304:	4152      	adcs	r2, r2
 8000306:	d2cd      	bcs.n	80002a4 <__divsi3+0x40>
 8000308:	09c3      	lsrs	r3, r0, #7
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xae>
 800030e:	01cb      	lsls	r3, r1, #7
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0983      	lsrs	r3, r0, #6
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xba>
 800031a:	018b      	lsls	r3, r1, #6
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0943      	lsrs	r3, r0, #5
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xc6>
 8000326:	014b      	lsls	r3, r1, #5
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xd2>
 8000332:	010b      	lsls	r3, r1, #4
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	08c3      	lsrs	r3, r0, #3
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xde>
 800033e:	00cb      	lsls	r3, r1, #3
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	0883      	lsrs	r3, r0, #2
 8000346:	428b      	cmp	r3, r1
 8000348:	d301      	bcc.n	800034e <__divsi3+0xea>
 800034a:	008b      	lsls	r3, r1, #2
 800034c:	1ac0      	subs	r0, r0, r3
 800034e:	4152      	adcs	r2, r2
 8000350:	0843      	lsrs	r3, r0, #1
 8000352:	428b      	cmp	r3, r1
 8000354:	d301      	bcc.n	800035a <__divsi3+0xf6>
 8000356:	004b      	lsls	r3, r1, #1
 8000358:	1ac0      	subs	r0, r0, r3
 800035a:	4152      	adcs	r2, r2
 800035c:	1a41      	subs	r1, r0, r1
 800035e:	d200      	bcs.n	8000362 <__divsi3+0xfe>
 8000360:	4601      	mov	r1, r0
 8000362:	4152      	adcs	r2, r2
 8000364:	4610      	mov	r0, r2
 8000366:	4770      	bx	lr
 8000368:	e05d      	b.n	8000426 <__divsi3+0x1c2>
 800036a:	0fca      	lsrs	r2, r1, #31
 800036c:	d000      	beq.n	8000370 <__divsi3+0x10c>
 800036e:	4249      	negs	r1, r1
 8000370:	1003      	asrs	r3, r0, #32
 8000372:	d300      	bcc.n	8000376 <__divsi3+0x112>
 8000374:	4240      	negs	r0, r0
 8000376:	4053      	eors	r3, r2
 8000378:	2200      	movs	r2, #0
 800037a:	469c      	mov	ip, r3
 800037c:	0903      	lsrs	r3, r0, #4
 800037e:	428b      	cmp	r3, r1
 8000380:	d32d      	bcc.n	80003de <__divsi3+0x17a>
 8000382:	0a03      	lsrs	r3, r0, #8
 8000384:	428b      	cmp	r3, r1
 8000386:	d312      	bcc.n	80003ae <__divsi3+0x14a>
 8000388:	22fc      	movs	r2, #252	@ 0xfc
 800038a:	0189      	lsls	r1, r1, #6
 800038c:	ba12      	rev	r2, r2
 800038e:	0a03      	lsrs	r3, r0, #8
 8000390:	428b      	cmp	r3, r1
 8000392:	d30c      	bcc.n	80003ae <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	1192      	asrs	r2, r2, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d308      	bcc.n	80003ae <__divsi3+0x14a>
 800039c:	0189      	lsls	r1, r1, #6
 800039e:	1192      	asrs	r2, r2, #6
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d304      	bcc.n	80003ae <__divsi3+0x14a>
 80003a4:	0189      	lsls	r1, r1, #6
 80003a6:	d03a      	beq.n	800041e <__divsi3+0x1ba>
 80003a8:	1192      	asrs	r2, r2, #6
 80003aa:	e000      	b.n	80003ae <__divsi3+0x14a>
 80003ac:	0989      	lsrs	r1, r1, #6
 80003ae:	09c3      	lsrs	r3, r0, #7
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x154>
 80003b4:	01cb      	lsls	r3, r1, #7
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0983      	lsrs	r3, r0, #6
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x160>
 80003c0:	018b      	lsls	r3, r1, #6
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0943      	lsrs	r3, r0, #5
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x16c>
 80003cc:	014b      	lsls	r3, r1, #5
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0903      	lsrs	r3, r0, #4
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x178>
 80003d8:	010b      	lsls	r3, r1, #4
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	08c3      	lsrs	r3, r0, #3
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d301      	bcc.n	80003e8 <__divsi3+0x184>
 80003e4:	00cb      	lsls	r3, r1, #3
 80003e6:	1ac0      	subs	r0, r0, r3
 80003e8:	4152      	adcs	r2, r2
 80003ea:	0883      	lsrs	r3, r0, #2
 80003ec:	428b      	cmp	r3, r1
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x190>
 80003f0:	008b      	lsls	r3, r1, #2
 80003f2:	1ac0      	subs	r0, r0, r3
 80003f4:	4152      	adcs	r2, r2
 80003f6:	d2d9      	bcs.n	80003ac <__divsi3+0x148>
 80003f8:	0843      	lsrs	r3, r0, #1
 80003fa:	428b      	cmp	r3, r1
 80003fc:	d301      	bcc.n	8000402 <__divsi3+0x19e>
 80003fe:	004b      	lsls	r3, r1, #1
 8000400:	1ac0      	subs	r0, r0, r3
 8000402:	4152      	adcs	r2, r2
 8000404:	1a41      	subs	r1, r0, r1
 8000406:	d200      	bcs.n	800040a <__divsi3+0x1a6>
 8000408:	4601      	mov	r1, r0
 800040a:	4663      	mov	r3, ip
 800040c:	4152      	adcs	r2, r2
 800040e:	105b      	asrs	r3, r3, #1
 8000410:	4610      	mov	r0, r2
 8000412:	d301      	bcc.n	8000418 <__divsi3+0x1b4>
 8000414:	4240      	negs	r0, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d500      	bpl.n	800041c <__divsi3+0x1b8>
 800041a:	4249      	negs	r1, r1
 800041c:	4770      	bx	lr
 800041e:	4663      	mov	r3, ip
 8000420:	105b      	asrs	r3, r3, #1
 8000422:	d300      	bcc.n	8000426 <__divsi3+0x1c2>
 8000424:	4240      	negs	r0, r0
 8000426:	b501      	push	{r0, lr}
 8000428:	2000      	movs	r0, #0
 800042a:	f000 f805 	bl	8000438 <__aeabi_idiv0>
 800042e:	bd02      	pop	{r1, pc}

08000430 <__aeabi_idivmod>:
 8000430:	2900      	cmp	r1, #0
 8000432:	d0f8      	beq.n	8000426 <__divsi3+0x1c2>
 8000434:	e716      	b.n	8000264 <__divsi3>
 8000436:	4770      	bx	lr

08000438 <__aeabi_idiv0>:
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdrcmple>:
 800043c:	4684      	mov	ip, r0
 800043e:	0010      	movs	r0, r2
 8000440:	4662      	mov	r2, ip
 8000442:	468c      	mov	ip, r1
 8000444:	0019      	movs	r1, r3
 8000446:	4663      	mov	r3, ip
 8000448:	e000      	b.n	800044c <__aeabi_cdcmpeq>
 800044a:	46c0      	nop			@ (mov r8, r8)

0800044c <__aeabi_cdcmpeq>:
 800044c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800044e:	f002 f9d3 	bl	80027f8 <__ledf2>
 8000452:	2800      	cmp	r0, #0
 8000454:	d401      	bmi.n	800045a <__aeabi_cdcmpeq+0xe>
 8000456:	2100      	movs	r1, #0
 8000458:	42c8      	cmn	r0, r1
 800045a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800045c <__aeabi_dcmpeq>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f002 f917 	bl	8002690 <__eqdf2>
 8000462:	4240      	negs	r0, r0
 8000464:	3001      	adds	r0, #1
 8000466:	bd10      	pop	{r4, pc}

08000468 <__aeabi_dcmplt>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f002 f9c5 	bl	80027f8 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	db01      	blt.n	8000476 <__aeabi_dcmplt+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmple>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f002 f9bb 	bl	80027f8 <__ledf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dd01      	ble.n	800048a <__aeabi_dcmple+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpgt>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f002 f941 	bl	8002718 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	dc01      	bgt.n	800049e <__aeabi_dcmpgt+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_dcmpge>:
 80004a4:	b510      	push	{r4, lr}
 80004a6:	f002 f937 	bl	8002718 <__gedf2>
 80004aa:	2800      	cmp	r0, #0
 80004ac:	da01      	bge.n	80004b2 <__aeabi_dcmpge+0xe>
 80004ae:	2000      	movs	r0, #0
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	2001      	movs	r0, #1
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	46c0      	nop			@ (mov r8, r8)

080004b8 <__aeabi_cfrcmple>:
 80004b8:	4684      	mov	ip, r0
 80004ba:	0008      	movs	r0, r1
 80004bc:	4661      	mov	r1, ip
 80004be:	e7ff      	b.n	80004c0 <__aeabi_cfcmpeq>

080004c0 <__aeabi_cfcmpeq>:
 80004c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c2:	f000 fd4b 	bl	8000f5c <__lesf2>
 80004c6:	2800      	cmp	r0, #0
 80004c8:	d401      	bmi.n	80004ce <__aeabi_cfcmpeq+0xe>
 80004ca:	2100      	movs	r1, #0
 80004cc:	42c8      	cmn	r0, r1
 80004ce:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d0 <__aeabi_fcmpeq>:
 80004d0:	b510      	push	{r4, lr}
 80004d2:	f000 fcd3 	bl	8000e7c <__eqsf2>
 80004d6:	4240      	negs	r0, r0
 80004d8:	3001      	adds	r0, #1
 80004da:	bd10      	pop	{r4, pc}

080004dc <__aeabi_fcmplt>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 fd3d 	bl	8000f5c <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	db01      	blt.n	80004ea <__aeabi_fcmplt+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			@ (mov r8, r8)

080004f0 <__aeabi_fcmple>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 fd33 	bl	8000f5c <__lesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dd01      	ble.n	80004fe <__aeabi_fcmple+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			@ (mov r8, r8)

08000504 <__aeabi_fcmpgt>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 fce1 	bl	8000ecc <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	dc01      	bgt.n	8000512 <__aeabi_fcmpgt+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			@ (mov r8, r8)

08000518 <__aeabi_fcmpge>:
 8000518:	b510      	push	{r4, lr}
 800051a:	f000 fcd7 	bl	8000ecc <__gesf2>
 800051e:	2800      	cmp	r0, #0
 8000520:	da01      	bge.n	8000526 <__aeabi_fcmpge+0xe>
 8000522:	2000      	movs	r0, #0
 8000524:	bd10      	pop	{r4, pc}
 8000526:	2001      	movs	r0, #1
 8000528:	bd10      	pop	{r4, pc}
 800052a:	46c0      	nop			@ (mov r8, r8)

0800052c <__aeabi_uldivmod>:
 800052c:	2b00      	cmp	r3, #0
 800052e:	d111      	bne.n	8000554 <__aeabi_uldivmod+0x28>
 8000530:	2a00      	cmp	r2, #0
 8000532:	d10f      	bne.n	8000554 <__aeabi_uldivmod+0x28>
 8000534:	2900      	cmp	r1, #0
 8000536:	d100      	bne.n	800053a <__aeabi_uldivmod+0xe>
 8000538:	2800      	cmp	r0, #0
 800053a:	d002      	beq.n	8000542 <__aeabi_uldivmod+0x16>
 800053c:	2100      	movs	r1, #0
 800053e:	43c9      	mvns	r1, r1
 8000540:	0008      	movs	r0, r1
 8000542:	b407      	push	{r0, r1, r2}
 8000544:	4802      	ldr	r0, [pc, #8]	@ (8000550 <__aeabi_uldivmod+0x24>)
 8000546:	a102      	add	r1, pc, #8	@ (adr r1, 8000550 <__aeabi_uldivmod+0x24>)
 8000548:	1840      	adds	r0, r0, r1
 800054a:	9002      	str	r0, [sp, #8]
 800054c:	bd03      	pop	{r0, r1, pc}
 800054e:	46c0      	nop			@ (mov r8, r8)
 8000550:	fffffee9 	.word	0xfffffee9
 8000554:	b403      	push	{r0, r1}
 8000556:	4668      	mov	r0, sp
 8000558:	b501      	push	{r0, lr}
 800055a:	9802      	ldr	r0, [sp, #8]
 800055c:	f000 f8ba 	bl	80006d4 <__udivmoddi4>
 8000560:	9b01      	ldr	r3, [sp, #4]
 8000562:	469e      	mov	lr, r3
 8000564:	b002      	add	sp, #8
 8000566:	bc0c      	pop	{r2, r3}
 8000568:	4770      	bx	lr
 800056a:	46c0      	nop			@ (mov r8, r8)

0800056c <__aeabi_lmul>:
 800056c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800056e:	46ce      	mov	lr, r9
 8000570:	4699      	mov	r9, r3
 8000572:	0c03      	lsrs	r3, r0, #16
 8000574:	469c      	mov	ip, r3
 8000576:	0413      	lsls	r3, r2, #16
 8000578:	4647      	mov	r7, r8
 800057a:	0c1b      	lsrs	r3, r3, #16
 800057c:	001d      	movs	r5, r3
 800057e:	000e      	movs	r6, r1
 8000580:	4661      	mov	r1, ip
 8000582:	0404      	lsls	r4, r0, #16
 8000584:	0c24      	lsrs	r4, r4, #16
 8000586:	b580      	push	{r7, lr}
 8000588:	0007      	movs	r7, r0
 800058a:	0c10      	lsrs	r0, r2, #16
 800058c:	434b      	muls	r3, r1
 800058e:	4365      	muls	r5, r4
 8000590:	4341      	muls	r1, r0
 8000592:	4360      	muls	r0, r4
 8000594:	0c2c      	lsrs	r4, r5, #16
 8000596:	18c0      	adds	r0, r0, r3
 8000598:	1824      	adds	r4, r4, r0
 800059a:	468c      	mov	ip, r1
 800059c:	42a3      	cmp	r3, r4
 800059e:	d903      	bls.n	80005a8 <__aeabi_lmul+0x3c>
 80005a0:	2380      	movs	r3, #128	@ 0x80
 80005a2:	025b      	lsls	r3, r3, #9
 80005a4:	4698      	mov	r8, r3
 80005a6:	44c4      	add	ip, r8
 80005a8:	4649      	mov	r1, r9
 80005aa:	4379      	muls	r1, r7
 80005ac:	4356      	muls	r6, r2
 80005ae:	0c23      	lsrs	r3, r4, #16
 80005b0:	042d      	lsls	r5, r5, #16
 80005b2:	0c2d      	lsrs	r5, r5, #16
 80005b4:	1989      	adds	r1, r1, r6
 80005b6:	4463      	add	r3, ip
 80005b8:	0424      	lsls	r4, r4, #16
 80005ba:	1960      	adds	r0, r4, r5
 80005bc:	18c9      	adds	r1, r1, r3
 80005be:	bcc0      	pop	{r6, r7}
 80005c0:	46b9      	mov	r9, r7
 80005c2:	46b0      	mov	r8, r6
 80005c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005c6:	46c0      	nop			@ (mov r8, r8)

080005c8 <__aeabi_f2uiz>:
 80005c8:	219e      	movs	r1, #158	@ 0x9e
 80005ca:	b510      	push	{r4, lr}
 80005cc:	05c9      	lsls	r1, r1, #23
 80005ce:	1c04      	adds	r4, r0, #0
 80005d0:	f7ff ffa2 	bl	8000518 <__aeabi_fcmpge>
 80005d4:	2800      	cmp	r0, #0
 80005d6:	d103      	bne.n	80005e0 <__aeabi_f2uiz+0x18>
 80005d8:	1c20      	adds	r0, r4, #0
 80005da:	f001 f8c5 	bl	8001768 <__aeabi_f2iz>
 80005de:	bd10      	pop	{r4, pc}
 80005e0:	219e      	movs	r1, #158	@ 0x9e
 80005e2:	1c20      	adds	r0, r4, #0
 80005e4:	05c9      	lsls	r1, r1, #23
 80005e6:	f000 fe5b 	bl	80012a0 <__aeabi_fsub>
 80005ea:	f001 f8bd 	bl	8001768 <__aeabi_f2iz>
 80005ee:	2380      	movs	r3, #128	@ 0x80
 80005f0:	061b      	lsls	r3, r3, #24
 80005f2:	469c      	mov	ip, r3
 80005f4:	4460      	add	r0, ip
 80005f6:	e7f2      	b.n	80005de <__aeabi_f2uiz+0x16>

080005f8 <__aeabi_d2uiz>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	2200      	movs	r2, #0
 80005fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000630 <__aeabi_d2uiz+0x38>)
 80005fe:	0004      	movs	r4, r0
 8000600:	000d      	movs	r5, r1
 8000602:	f7ff ff4f 	bl	80004a4 <__aeabi_dcmpge>
 8000606:	2800      	cmp	r0, #0
 8000608:	d104      	bne.n	8000614 <__aeabi_d2uiz+0x1c>
 800060a:	0020      	movs	r0, r4
 800060c:	0029      	movs	r1, r5
 800060e:	f003 f873 	bl	80036f8 <__aeabi_d2iz>
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <__aeabi_d2uiz+0x38>)
 8000616:	2200      	movs	r2, #0
 8000618:	0020      	movs	r0, r4
 800061a:	0029      	movs	r1, r5
 800061c:	f002 fc40 	bl	8002ea0 <__aeabi_dsub>
 8000620:	f003 f86a 	bl	80036f8 <__aeabi_d2iz>
 8000624:	2380      	movs	r3, #128	@ 0x80
 8000626:	061b      	lsls	r3, r3, #24
 8000628:	469c      	mov	ip, r3
 800062a:	4460      	add	r0, ip
 800062c:	e7f1      	b.n	8000612 <__aeabi_d2uiz+0x1a>
 800062e:	46c0      	nop			@ (mov r8, r8)
 8000630:	41e00000 	.word	0x41e00000

08000634 <__aeabi_d2lz>:
 8000634:	b570      	push	{r4, r5, r6, lr}
 8000636:	2200      	movs	r2, #0
 8000638:	2300      	movs	r3, #0
 800063a:	0004      	movs	r4, r0
 800063c:	000d      	movs	r5, r1
 800063e:	f7ff ff13 	bl	8000468 <__aeabi_dcmplt>
 8000642:	2800      	cmp	r0, #0
 8000644:	d108      	bne.n	8000658 <__aeabi_d2lz+0x24>
 8000646:	0020      	movs	r0, r4
 8000648:	0029      	movs	r1, r5
 800064a:	f000 f80f 	bl	800066c <__aeabi_d2ulz>
 800064e:	0002      	movs	r2, r0
 8000650:	000b      	movs	r3, r1
 8000652:	0010      	movs	r0, r2
 8000654:	0019      	movs	r1, r3
 8000656:	bd70      	pop	{r4, r5, r6, pc}
 8000658:	2380      	movs	r3, #128	@ 0x80
 800065a:	061b      	lsls	r3, r3, #24
 800065c:	18e9      	adds	r1, r5, r3
 800065e:	0020      	movs	r0, r4
 8000660:	f000 f804 	bl	800066c <__aeabi_d2ulz>
 8000664:	2300      	movs	r3, #0
 8000666:	4242      	negs	r2, r0
 8000668:	418b      	sbcs	r3, r1
 800066a:	e7f2      	b.n	8000652 <__aeabi_d2lz+0x1e>

0800066c <__aeabi_d2ulz>:
 800066c:	b570      	push	{r4, r5, r6, lr}
 800066e:	2200      	movs	r2, #0
 8000670:	4b0b      	ldr	r3, [pc, #44]	@ (80006a0 <__aeabi_d2ulz+0x34>)
 8000672:	000d      	movs	r5, r1
 8000674:	0004      	movs	r4, r0
 8000676:	f002 f92d 	bl	80028d4 <__aeabi_dmul>
 800067a:	f7ff ffbd 	bl	80005f8 <__aeabi_d2uiz>
 800067e:	0006      	movs	r6, r0
 8000680:	f003 f8a4 	bl	80037cc <__aeabi_ui2d>
 8000684:	2200      	movs	r2, #0
 8000686:	4b07      	ldr	r3, [pc, #28]	@ (80006a4 <__aeabi_d2ulz+0x38>)
 8000688:	f002 f924 	bl	80028d4 <__aeabi_dmul>
 800068c:	0002      	movs	r2, r0
 800068e:	000b      	movs	r3, r1
 8000690:	0020      	movs	r0, r4
 8000692:	0029      	movs	r1, r5
 8000694:	f002 fc04 	bl	8002ea0 <__aeabi_dsub>
 8000698:	f7ff ffae 	bl	80005f8 <__aeabi_d2uiz>
 800069c:	0031      	movs	r1, r6
 800069e:	bd70      	pop	{r4, r5, r6, pc}
 80006a0:	3df00000 	.word	0x3df00000
 80006a4:	41f00000 	.word	0x41f00000

080006a8 <__aeabi_l2d>:
 80006a8:	b570      	push	{r4, r5, r6, lr}
 80006aa:	0006      	movs	r6, r0
 80006ac:	0008      	movs	r0, r1
 80006ae:	f003 f85f 	bl	8003770 <__aeabi_i2d>
 80006b2:	2200      	movs	r2, #0
 80006b4:	4b06      	ldr	r3, [pc, #24]	@ (80006d0 <__aeabi_l2d+0x28>)
 80006b6:	f002 f90d 	bl	80028d4 <__aeabi_dmul>
 80006ba:	000d      	movs	r5, r1
 80006bc:	0004      	movs	r4, r0
 80006be:	0030      	movs	r0, r6
 80006c0:	f003 f884 	bl	80037cc <__aeabi_ui2d>
 80006c4:	002b      	movs	r3, r5
 80006c6:	0022      	movs	r2, r4
 80006c8:	f001 f904 	bl	80018d4 <__aeabi_dadd>
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	46c0      	nop			@ (mov r8, r8)
 80006d0:	41f00000 	.word	0x41f00000

080006d4 <__udivmoddi4>:
 80006d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006d6:	4657      	mov	r7, sl
 80006d8:	464e      	mov	r6, r9
 80006da:	4645      	mov	r5, r8
 80006dc:	46de      	mov	lr, fp
 80006de:	b5e0      	push	{r5, r6, r7, lr}
 80006e0:	0004      	movs	r4, r0
 80006e2:	000d      	movs	r5, r1
 80006e4:	4692      	mov	sl, r2
 80006e6:	4699      	mov	r9, r3
 80006e8:	b083      	sub	sp, #12
 80006ea:	428b      	cmp	r3, r1
 80006ec:	d830      	bhi.n	8000750 <__udivmoddi4+0x7c>
 80006ee:	d02d      	beq.n	800074c <__udivmoddi4+0x78>
 80006f0:	4649      	mov	r1, r9
 80006f2:	4650      	mov	r0, sl
 80006f4:	f003 f976 	bl	80039e4 <__clzdi2>
 80006f8:	0029      	movs	r1, r5
 80006fa:	0006      	movs	r6, r0
 80006fc:	0020      	movs	r0, r4
 80006fe:	f003 f971 	bl	80039e4 <__clzdi2>
 8000702:	1a33      	subs	r3, r6, r0
 8000704:	4698      	mov	r8, r3
 8000706:	3b20      	subs	r3, #32
 8000708:	d434      	bmi.n	8000774 <__udivmoddi4+0xa0>
 800070a:	469b      	mov	fp, r3
 800070c:	4653      	mov	r3, sl
 800070e:	465a      	mov	r2, fp
 8000710:	4093      	lsls	r3, r2
 8000712:	4642      	mov	r2, r8
 8000714:	001f      	movs	r7, r3
 8000716:	4653      	mov	r3, sl
 8000718:	4093      	lsls	r3, r2
 800071a:	001e      	movs	r6, r3
 800071c:	42af      	cmp	r7, r5
 800071e:	d83b      	bhi.n	8000798 <__udivmoddi4+0xc4>
 8000720:	42af      	cmp	r7, r5
 8000722:	d100      	bne.n	8000726 <__udivmoddi4+0x52>
 8000724:	e079      	b.n	800081a <__udivmoddi4+0x146>
 8000726:	465b      	mov	r3, fp
 8000728:	1ba4      	subs	r4, r4, r6
 800072a:	41bd      	sbcs	r5, r7
 800072c:	2b00      	cmp	r3, #0
 800072e:	da00      	bge.n	8000732 <__udivmoddi4+0x5e>
 8000730:	e076      	b.n	8000820 <__udivmoddi4+0x14c>
 8000732:	2200      	movs	r2, #0
 8000734:	2300      	movs	r3, #0
 8000736:	9200      	str	r2, [sp, #0]
 8000738:	9301      	str	r3, [sp, #4]
 800073a:	2301      	movs	r3, #1
 800073c:	465a      	mov	r2, fp
 800073e:	4093      	lsls	r3, r2
 8000740:	9301      	str	r3, [sp, #4]
 8000742:	2301      	movs	r3, #1
 8000744:	4642      	mov	r2, r8
 8000746:	4093      	lsls	r3, r2
 8000748:	9300      	str	r3, [sp, #0]
 800074a:	e029      	b.n	80007a0 <__udivmoddi4+0xcc>
 800074c:	4282      	cmp	r2, r0
 800074e:	d9cf      	bls.n	80006f0 <__udivmoddi4+0x1c>
 8000750:	2200      	movs	r2, #0
 8000752:	2300      	movs	r3, #0
 8000754:	9200      	str	r2, [sp, #0]
 8000756:	9301      	str	r3, [sp, #4]
 8000758:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <__udivmoddi4+0x8e>
 800075e:	601c      	str	r4, [r3, #0]
 8000760:	605d      	str	r5, [r3, #4]
 8000762:	9800      	ldr	r0, [sp, #0]
 8000764:	9901      	ldr	r1, [sp, #4]
 8000766:	b003      	add	sp, #12
 8000768:	bcf0      	pop	{r4, r5, r6, r7}
 800076a:	46bb      	mov	fp, r7
 800076c:	46b2      	mov	sl, r6
 800076e:	46a9      	mov	r9, r5
 8000770:	46a0      	mov	r8, r4
 8000772:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000774:	4642      	mov	r2, r8
 8000776:	469b      	mov	fp, r3
 8000778:	2320      	movs	r3, #32
 800077a:	1a9b      	subs	r3, r3, r2
 800077c:	4652      	mov	r2, sl
 800077e:	40da      	lsrs	r2, r3
 8000780:	4641      	mov	r1, r8
 8000782:	0013      	movs	r3, r2
 8000784:	464a      	mov	r2, r9
 8000786:	408a      	lsls	r2, r1
 8000788:	0017      	movs	r7, r2
 800078a:	4642      	mov	r2, r8
 800078c:	431f      	orrs	r7, r3
 800078e:	4653      	mov	r3, sl
 8000790:	4093      	lsls	r3, r2
 8000792:	001e      	movs	r6, r3
 8000794:	42af      	cmp	r7, r5
 8000796:	d9c3      	bls.n	8000720 <__udivmoddi4+0x4c>
 8000798:	2200      	movs	r2, #0
 800079a:	2300      	movs	r3, #0
 800079c:	9200      	str	r2, [sp, #0]
 800079e:	9301      	str	r3, [sp, #4]
 80007a0:	4643      	mov	r3, r8
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d0d8      	beq.n	8000758 <__udivmoddi4+0x84>
 80007a6:	07fb      	lsls	r3, r7, #31
 80007a8:	0872      	lsrs	r2, r6, #1
 80007aa:	431a      	orrs	r2, r3
 80007ac:	4646      	mov	r6, r8
 80007ae:	087b      	lsrs	r3, r7, #1
 80007b0:	e00e      	b.n	80007d0 <__udivmoddi4+0xfc>
 80007b2:	42ab      	cmp	r3, r5
 80007b4:	d101      	bne.n	80007ba <__udivmoddi4+0xe6>
 80007b6:	42a2      	cmp	r2, r4
 80007b8:	d80c      	bhi.n	80007d4 <__udivmoddi4+0x100>
 80007ba:	1aa4      	subs	r4, r4, r2
 80007bc:	419d      	sbcs	r5, r3
 80007be:	2001      	movs	r0, #1
 80007c0:	1924      	adds	r4, r4, r4
 80007c2:	416d      	adcs	r5, r5
 80007c4:	2100      	movs	r1, #0
 80007c6:	3e01      	subs	r6, #1
 80007c8:	1824      	adds	r4, r4, r0
 80007ca:	414d      	adcs	r5, r1
 80007cc:	2e00      	cmp	r6, #0
 80007ce:	d006      	beq.n	80007de <__udivmoddi4+0x10a>
 80007d0:	42ab      	cmp	r3, r5
 80007d2:	d9ee      	bls.n	80007b2 <__udivmoddi4+0xde>
 80007d4:	3e01      	subs	r6, #1
 80007d6:	1924      	adds	r4, r4, r4
 80007d8:	416d      	adcs	r5, r5
 80007da:	2e00      	cmp	r6, #0
 80007dc:	d1f8      	bne.n	80007d0 <__udivmoddi4+0xfc>
 80007de:	9800      	ldr	r0, [sp, #0]
 80007e0:	9901      	ldr	r1, [sp, #4]
 80007e2:	465b      	mov	r3, fp
 80007e4:	1900      	adds	r0, r0, r4
 80007e6:	4169      	adcs	r1, r5
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	db24      	blt.n	8000836 <__udivmoddi4+0x162>
 80007ec:	002b      	movs	r3, r5
 80007ee:	465a      	mov	r2, fp
 80007f0:	4644      	mov	r4, r8
 80007f2:	40d3      	lsrs	r3, r2
 80007f4:	002a      	movs	r2, r5
 80007f6:	40e2      	lsrs	r2, r4
 80007f8:	001c      	movs	r4, r3
 80007fa:	465b      	mov	r3, fp
 80007fc:	0015      	movs	r5, r2
 80007fe:	2b00      	cmp	r3, #0
 8000800:	db2a      	blt.n	8000858 <__udivmoddi4+0x184>
 8000802:	0026      	movs	r6, r4
 8000804:	409e      	lsls	r6, r3
 8000806:	0033      	movs	r3, r6
 8000808:	0026      	movs	r6, r4
 800080a:	4647      	mov	r7, r8
 800080c:	40be      	lsls	r6, r7
 800080e:	0032      	movs	r2, r6
 8000810:	1a80      	subs	r0, r0, r2
 8000812:	4199      	sbcs	r1, r3
 8000814:	9000      	str	r0, [sp, #0]
 8000816:	9101      	str	r1, [sp, #4]
 8000818:	e79e      	b.n	8000758 <__udivmoddi4+0x84>
 800081a:	42a3      	cmp	r3, r4
 800081c:	d8bc      	bhi.n	8000798 <__udivmoddi4+0xc4>
 800081e:	e782      	b.n	8000726 <__udivmoddi4+0x52>
 8000820:	4642      	mov	r2, r8
 8000822:	2320      	movs	r3, #32
 8000824:	2100      	movs	r1, #0
 8000826:	1a9b      	subs	r3, r3, r2
 8000828:	2200      	movs	r2, #0
 800082a:	9100      	str	r1, [sp, #0]
 800082c:	9201      	str	r2, [sp, #4]
 800082e:	2201      	movs	r2, #1
 8000830:	40da      	lsrs	r2, r3
 8000832:	9201      	str	r2, [sp, #4]
 8000834:	e785      	b.n	8000742 <__udivmoddi4+0x6e>
 8000836:	4642      	mov	r2, r8
 8000838:	2320      	movs	r3, #32
 800083a:	1a9b      	subs	r3, r3, r2
 800083c:	002a      	movs	r2, r5
 800083e:	4646      	mov	r6, r8
 8000840:	409a      	lsls	r2, r3
 8000842:	0023      	movs	r3, r4
 8000844:	40f3      	lsrs	r3, r6
 8000846:	4644      	mov	r4, r8
 8000848:	4313      	orrs	r3, r2
 800084a:	002a      	movs	r2, r5
 800084c:	40e2      	lsrs	r2, r4
 800084e:	001c      	movs	r4, r3
 8000850:	465b      	mov	r3, fp
 8000852:	0015      	movs	r5, r2
 8000854:	2b00      	cmp	r3, #0
 8000856:	dad4      	bge.n	8000802 <__udivmoddi4+0x12e>
 8000858:	4642      	mov	r2, r8
 800085a:	002f      	movs	r7, r5
 800085c:	2320      	movs	r3, #32
 800085e:	0026      	movs	r6, r4
 8000860:	4097      	lsls	r7, r2
 8000862:	1a9b      	subs	r3, r3, r2
 8000864:	40de      	lsrs	r6, r3
 8000866:	003b      	movs	r3, r7
 8000868:	4333      	orrs	r3, r6
 800086a:	e7cd      	b.n	8000808 <__udivmoddi4+0x134>

0800086c <__aeabi_fadd>:
 800086c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800086e:	024b      	lsls	r3, r1, #9
 8000870:	0a5a      	lsrs	r2, r3, #9
 8000872:	4694      	mov	ip, r2
 8000874:	004a      	lsls	r2, r1, #1
 8000876:	0fc9      	lsrs	r1, r1, #31
 8000878:	46ce      	mov	lr, r9
 800087a:	4647      	mov	r7, r8
 800087c:	4689      	mov	r9, r1
 800087e:	0045      	lsls	r5, r0, #1
 8000880:	0246      	lsls	r6, r0, #9
 8000882:	0e2d      	lsrs	r5, r5, #24
 8000884:	0e12      	lsrs	r2, r2, #24
 8000886:	b580      	push	{r7, lr}
 8000888:	0999      	lsrs	r1, r3, #6
 800088a:	0a77      	lsrs	r7, r6, #9
 800088c:	0fc4      	lsrs	r4, r0, #31
 800088e:	09b6      	lsrs	r6, r6, #6
 8000890:	1aab      	subs	r3, r5, r2
 8000892:	454c      	cmp	r4, r9
 8000894:	d020      	beq.n	80008d8 <__aeabi_fadd+0x6c>
 8000896:	2b00      	cmp	r3, #0
 8000898:	dd0c      	ble.n	80008b4 <__aeabi_fadd+0x48>
 800089a:	2a00      	cmp	r2, #0
 800089c:	d134      	bne.n	8000908 <__aeabi_fadd+0x9c>
 800089e:	2900      	cmp	r1, #0
 80008a0:	d02a      	beq.n	80008f8 <__aeabi_fadd+0x8c>
 80008a2:	1e5a      	subs	r2, r3, #1
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d100      	bne.n	80008aa <__aeabi_fadd+0x3e>
 80008a8:	e08f      	b.n	80009ca <__aeabi_fadd+0x15e>
 80008aa:	2bff      	cmp	r3, #255	@ 0xff
 80008ac:	d100      	bne.n	80008b0 <__aeabi_fadd+0x44>
 80008ae:	e0cd      	b.n	8000a4c <__aeabi_fadd+0x1e0>
 80008b0:	0013      	movs	r3, r2
 80008b2:	e02f      	b.n	8000914 <__aeabi_fadd+0xa8>
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d060      	beq.n	800097a <__aeabi_fadd+0x10e>
 80008b8:	1b53      	subs	r3, r2, r5
 80008ba:	2d00      	cmp	r5, #0
 80008bc:	d000      	beq.n	80008c0 <__aeabi_fadd+0x54>
 80008be:	e0ee      	b.n	8000a9e <__aeabi_fadd+0x232>
 80008c0:	2e00      	cmp	r6, #0
 80008c2:	d100      	bne.n	80008c6 <__aeabi_fadd+0x5a>
 80008c4:	e13e      	b.n	8000b44 <__aeabi_fadd+0x2d8>
 80008c6:	1e5c      	subs	r4, r3, #1
 80008c8:	2b01      	cmp	r3, #1
 80008ca:	d100      	bne.n	80008ce <__aeabi_fadd+0x62>
 80008cc:	e16b      	b.n	8000ba6 <__aeabi_fadd+0x33a>
 80008ce:	2bff      	cmp	r3, #255	@ 0xff
 80008d0:	d100      	bne.n	80008d4 <__aeabi_fadd+0x68>
 80008d2:	e0b9      	b.n	8000a48 <__aeabi_fadd+0x1dc>
 80008d4:	0023      	movs	r3, r4
 80008d6:	e0e7      	b.n	8000aa8 <__aeabi_fadd+0x23c>
 80008d8:	2b00      	cmp	r3, #0
 80008da:	dc00      	bgt.n	80008de <__aeabi_fadd+0x72>
 80008dc:	e0a4      	b.n	8000a28 <__aeabi_fadd+0x1bc>
 80008de:	2a00      	cmp	r2, #0
 80008e0:	d069      	beq.n	80009b6 <__aeabi_fadd+0x14a>
 80008e2:	2dff      	cmp	r5, #255	@ 0xff
 80008e4:	d100      	bne.n	80008e8 <__aeabi_fadd+0x7c>
 80008e6:	e0b1      	b.n	8000a4c <__aeabi_fadd+0x1e0>
 80008e8:	2280      	movs	r2, #128	@ 0x80
 80008ea:	04d2      	lsls	r2, r2, #19
 80008ec:	4311      	orrs	r1, r2
 80008ee:	2b1b      	cmp	r3, #27
 80008f0:	dc00      	bgt.n	80008f4 <__aeabi_fadd+0x88>
 80008f2:	e0e9      	b.n	8000ac8 <__aeabi_fadd+0x25c>
 80008f4:	002b      	movs	r3, r5
 80008f6:	3605      	adds	r6, #5
 80008f8:	08f7      	lsrs	r7, r6, #3
 80008fa:	2bff      	cmp	r3, #255	@ 0xff
 80008fc:	d100      	bne.n	8000900 <__aeabi_fadd+0x94>
 80008fe:	e0a5      	b.n	8000a4c <__aeabi_fadd+0x1e0>
 8000900:	027a      	lsls	r2, r7, #9
 8000902:	0a52      	lsrs	r2, r2, #9
 8000904:	b2d8      	uxtb	r0, r3
 8000906:	e030      	b.n	800096a <__aeabi_fadd+0xfe>
 8000908:	2dff      	cmp	r5, #255	@ 0xff
 800090a:	d100      	bne.n	800090e <__aeabi_fadd+0xa2>
 800090c:	e09e      	b.n	8000a4c <__aeabi_fadd+0x1e0>
 800090e:	2280      	movs	r2, #128	@ 0x80
 8000910:	04d2      	lsls	r2, r2, #19
 8000912:	4311      	orrs	r1, r2
 8000914:	2001      	movs	r0, #1
 8000916:	2b1b      	cmp	r3, #27
 8000918:	dc08      	bgt.n	800092c <__aeabi_fadd+0xc0>
 800091a:	0008      	movs	r0, r1
 800091c:	2220      	movs	r2, #32
 800091e:	40d8      	lsrs	r0, r3
 8000920:	1ad3      	subs	r3, r2, r3
 8000922:	4099      	lsls	r1, r3
 8000924:	000b      	movs	r3, r1
 8000926:	1e5a      	subs	r2, r3, #1
 8000928:	4193      	sbcs	r3, r2
 800092a:	4318      	orrs	r0, r3
 800092c:	1a36      	subs	r6, r6, r0
 800092e:	0173      	lsls	r3, r6, #5
 8000930:	d400      	bmi.n	8000934 <__aeabi_fadd+0xc8>
 8000932:	e071      	b.n	8000a18 <__aeabi_fadd+0x1ac>
 8000934:	01b6      	lsls	r6, r6, #6
 8000936:	09b7      	lsrs	r7, r6, #6
 8000938:	0038      	movs	r0, r7
 800093a:	f003 f835 	bl	80039a8 <__clzsi2>
 800093e:	003b      	movs	r3, r7
 8000940:	3805      	subs	r0, #5
 8000942:	4083      	lsls	r3, r0
 8000944:	4285      	cmp	r5, r0
 8000946:	dd4d      	ble.n	80009e4 <__aeabi_fadd+0x178>
 8000948:	4eb4      	ldr	r6, [pc, #720]	@ (8000c1c <__aeabi_fadd+0x3b0>)
 800094a:	1a2d      	subs	r5, r5, r0
 800094c:	401e      	ands	r6, r3
 800094e:	075a      	lsls	r2, r3, #29
 8000950:	d068      	beq.n	8000a24 <__aeabi_fadd+0x1b8>
 8000952:	220f      	movs	r2, #15
 8000954:	4013      	ands	r3, r2
 8000956:	2b04      	cmp	r3, #4
 8000958:	d064      	beq.n	8000a24 <__aeabi_fadd+0x1b8>
 800095a:	3604      	adds	r6, #4
 800095c:	0173      	lsls	r3, r6, #5
 800095e:	d561      	bpl.n	8000a24 <__aeabi_fadd+0x1b8>
 8000960:	1c68      	adds	r0, r5, #1
 8000962:	2dfe      	cmp	r5, #254	@ 0xfe
 8000964:	d154      	bne.n	8000a10 <__aeabi_fadd+0x1a4>
 8000966:	20ff      	movs	r0, #255	@ 0xff
 8000968:	2200      	movs	r2, #0
 800096a:	05c0      	lsls	r0, r0, #23
 800096c:	4310      	orrs	r0, r2
 800096e:	07e4      	lsls	r4, r4, #31
 8000970:	4320      	orrs	r0, r4
 8000972:	bcc0      	pop	{r6, r7}
 8000974:	46b9      	mov	r9, r7
 8000976:	46b0      	mov	r8, r6
 8000978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800097a:	22fe      	movs	r2, #254	@ 0xfe
 800097c:	4690      	mov	r8, r2
 800097e:	1c68      	adds	r0, r5, #1
 8000980:	0002      	movs	r2, r0
 8000982:	4640      	mov	r0, r8
 8000984:	4210      	tst	r0, r2
 8000986:	d16b      	bne.n	8000a60 <__aeabi_fadd+0x1f4>
 8000988:	2d00      	cmp	r5, #0
 800098a:	d000      	beq.n	800098e <__aeabi_fadd+0x122>
 800098c:	e0dd      	b.n	8000b4a <__aeabi_fadd+0x2de>
 800098e:	2e00      	cmp	r6, #0
 8000990:	d100      	bne.n	8000994 <__aeabi_fadd+0x128>
 8000992:	e102      	b.n	8000b9a <__aeabi_fadd+0x32e>
 8000994:	2900      	cmp	r1, #0
 8000996:	d0b3      	beq.n	8000900 <__aeabi_fadd+0x94>
 8000998:	2280      	movs	r2, #128	@ 0x80
 800099a:	1a77      	subs	r7, r6, r1
 800099c:	04d2      	lsls	r2, r2, #19
 800099e:	4217      	tst	r7, r2
 80009a0:	d100      	bne.n	80009a4 <__aeabi_fadd+0x138>
 80009a2:	e136      	b.n	8000c12 <__aeabi_fadd+0x3a6>
 80009a4:	464c      	mov	r4, r9
 80009a6:	1b8e      	subs	r6, r1, r6
 80009a8:	d061      	beq.n	8000a6e <__aeabi_fadd+0x202>
 80009aa:	2001      	movs	r0, #1
 80009ac:	4216      	tst	r6, r2
 80009ae:	d130      	bne.n	8000a12 <__aeabi_fadd+0x1a6>
 80009b0:	2300      	movs	r3, #0
 80009b2:	08f7      	lsrs	r7, r6, #3
 80009b4:	e7a4      	b.n	8000900 <__aeabi_fadd+0x94>
 80009b6:	2900      	cmp	r1, #0
 80009b8:	d09e      	beq.n	80008f8 <__aeabi_fadd+0x8c>
 80009ba:	1e5a      	subs	r2, r3, #1
 80009bc:	2b01      	cmp	r3, #1
 80009be:	d100      	bne.n	80009c2 <__aeabi_fadd+0x156>
 80009c0:	e0ca      	b.n	8000b58 <__aeabi_fadd+0x2ec>
 80009c2:	2bff      	cmp	r3, #255	@ 0xff
 80009c4:	d042      	beq.n	8000a4c <__aeabi_fadd+0x1e0>
 80009c6:	0013      	movs	r3, r2
 80009c8:	e791      	b.n	80008ee <__aeabi_fadd+0x82>
 80009ca:	1a71      	subs	r1, r6, r1
 80009cc:	014b      	lsls	r3, r1, #5
 80009ce:	d400      	bmi.n	80009d2 <__aeabi_fadd+0x166>
 80009d0:	e0d1      	b.n	8000b76 <__aeabi_fadd+0x30a>
 80009d2:	018f      	lsls	r7, r1, #6
 80009d4:	09bf      	lsrs	r7, r7, #6
 80009d6:	0038      	movs	r0, r7
 80009d8:	f002 ffe6 	bl	80039a8 <__clzsi2>
 80009dc:	003b      	movs	r3, r7
 80009de:	3805      	subs	r0, #5
 80009e0:	4083      	lsls	r3, r0
 80009e2:	2501      	movs	r5, #1
 80009e4:	2220      	movs	r2, #32
 80009e6:	1b40      	subs	r0, r0, r5
 80009e8:	3001      	adds	r0, #1
 80009ea:	1a12      	subs	r2, r2, r0
 80009ec:	001e      	movs	r6, r3
 80009ee:	4093      	lsls	r3, r2
 80009f0:	40c6      	lsrs	r6, r0
 80009f2:	1e5a      	subs	r2, r3, #1
 80009f4:	4193      	sbcs	r3, r2
 80009f6:	431e      	orrs	r6, r3
 80009f8:	d039      	beq.n	8000a6e <__aeabi_fadd+0x202>
 80009fa:	0773      	lsls	r3, r6, #29
 80009fc:	d100      	bne.n	8000a00 <__aeabi_fadd+0x194>
 80009fe:	e11b      	b.n	8000c38 <__aeabi_fadd+0x3cc>
 8000a00:	230f      	movs	r3, #15
 8000a02:	2500      	movs	r5, #0
 8000a04:	4033      	ands	r3, r6
 8000a06:	2b04      	cmp	r3, #4
 8000a08:	d1a7      	bne.n	800095a <__aeabi_fadd+0xee>
 8000a0a:	2001      	movs	r0, #1
 8000a0c:	0172      	lsls	r2, r6, #5
 8000a0e:	d57c      	bpl.n	8000b0a <__aeabi_fadd+0x29e>
 8000a10:	b2c0      	uxtb	r0, r0
 8000a12:	01b2      	lsls	r2, r6, #6
 8000a14:	0a52      	lsrs	r2, r2, #9
 8000a16:	e7a8      	b.n	800096a <__aeabi_fadd+0xfe>
 8000a18:	0773      	lsls	r3, r6, #29
 8000a1a:	d003      	beq.n	8000a24 <__aeabi_fadd+0x1b8>
 8000a1c:	230f      	movs	r3, #15
 8000a1e:	4033      	ands	r3, r6
 8000a20:	2b04      	cmp	r3, #4
 8000a22:	d19a      	bne.n	800095a <__aeabi_fadd+0xee>
 8000a24:	002b      	movs	r3, r5
 8000a26:	e767      	b.n	80008f8 <__aeabi_fadd+0x8c>
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d023      	beq.n	8000a74 <__aeabi_fadd+0x208>
 8000a2c:	1b53      	subs	r3, r2, r5
 8000a2e:	2d00      	cmp	r5, #0
 8000a30:	d17b      	bne.n	8000b2a <__aeabi_fadd+0x2be>
 8000a32:	2e00      	cmp	r6, #0
 8000a34:	d100      	bne.n	8000a38 <__aeabi_fadd+0x1cc>
 8000a36:	e086      	b.n	8000b46 <__aeabi_fadd+0x2da>
 8000a38:	1e5d      	subs	r5, r3, #1
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d100      	bne.n	8000a40 <__aeabi_fadd+0x1d4>
 8000a3e:	e08b      	b.n	8000b58 <__aeabi_fadd+0x2ec>
 8000a40:	2bff      	cmp	r3, #255	@ 0xff
 8000a42:	d002      	beq.n	8000a4a <__aeabi_fadd+0x1de>
 8000a44:	002b      	movs	r3, r5
 8000a46:	e075      	b.n	8000b34 <__aeabi_fadd+0x2c8>
 8000a48:	464c      	mov	r4, r9
 8000a4a:	4667      	mov	r7, ip
 8000a4c:	2f00      	cmp	r7, #0
 8000a4e:	d100      	bne.n	8000a52 <__aeabi_fadd+0x1e6>
 8000a50:	e789      	b.n	8000966 <__aeabi_fadd+0xfa>
 8000a52:	2280      	movs	r2, #128	@ 0x80
 8000a54:	03d2      	lsls	r2, r2, #15
 8000a56:	433a      	orrs	r2, r7
 8000a58:	0252      	lsls	r2, r2, #9
 8000a5a:	20ff      	movs	r0, #255	@ 0xff
 8000a5c:	0a52      	lsrs	r2, r2, #9
 8000a5e:	e784      	b.n	800096a <__aeabi_fadd+0xfe>
 8000a60:	1a77      	subs	r7, r6, r1
 8000a62:	017b      	lsls	r3, r7, #5
 8000a64:	d46b      	bmi.n	8000b3e <__aeabi_fadd+0x2d2>
 8000a66:	2f00      	cmp	r7, #0
 8000a68:	d000      	beq.n	8000a6c <__aeabi_fadd+0x200>
 8000a6a:	e765      	b.n	8000938 <__aeabi_fadd+0xcc>
 8000a6c:	2400      	movs	r4, #0
 8000a6e:	2000      	movs	r0, #0
 8000a70:	2200      	movs	r2, #0
 8000a72:	e77a      	b.n	800096a <__aeabi_fadd+0xfe>
 8000a74:	22fe      	movs	r2, #254	@ 0xfe
 8000a76:	1c6b      	adds	r3, r5, #1
 8000a78:	421a      	tst	r2, r3
 8000a7a:	d149      	bne.n	8000b10 <__aeabi_fadd+0x2a4>
 8000a7c:	2d00      	cmp	r5, #0
 8000a7e:	d000      	beq.n	8000a82 <__aeabi_fadd+0x216>
 8000a80:	e09f      	b.n	8000bc2 <__aeabi_fadd+0x356>
 8000a82:	2e00      	cmp	r6, #0
 8000a84:	d100      	bne.n	8000a88 <__aeabi_fadd+0x21c>
 8000a86:	e0ba      	b.n	8000bfe <__aeabi_fadd+0x392>
 8000a88:	2900      	cmp	r1, #0
 8000a8a:	d100      	bne.n	8000a8e <__aeabi_fadd+0x222>
 8000a8c:	e0cf      	b.n	8000c2e <__aeabi_fadd+0x3c2>
 8000a8e:	1872      	adds	r2, r6, r1
 8000a90:	0153      	lsls	r3, r2, #5
 8000a92:	d400      	bmi.n	8000a96 <__aeabi_fadd+0x22a>
 8000a94:	e0cd      	b.n	8000c32 <__aeabi_fadd+0x3c6>
 8000a96:	0192      	lsls	r2, r2, #6
 8000a98:	2001      	movs	r0, #1
 8000a9a:	0a52      	lsrs	r2, r2, #9
 8000a9c:	e765      	b.n	800096a <__aeabi_fadd+0xfe>
 8000a9e:	2aff      	cmp	r2, #255	@ 0xff
 8000aa0:	d0d2      	beq.n	8000a48 <__aeabi_fadd+0x1dc>
 8000aa2:	2080      	movs	r0, #128	@ 0x80
 8000aa4:	04c0      	lsls	r0, r0, #19
 8000aa6:	4306      	orrs	r6, r0
 8000aa8:	2001      	movs	r0, #1
 8000aaa:	2b1b      	cmp	r3, #27
 8000aac:	dc08      	bgt.n	8000ac0 <__aeabi_fadd+0x254>
 8000aae:	0030      	movs	r0, r6
 8000ab0:	2420      	movs	r4, #32
 8000ab2:	40d8      	lsrs	r0, r3
 8000ab4:	1ae3      	subs	r3, r4, r3
 8000ab6:	409e      	lsls	r6, r3
 8000ab8:	0033      	movs	r3, r6
 8000aba:	1e5c      	subs	r4, r3, #1
 8000abc:	41a3      	sbcs	r3, r4
 8000abe:	4318      	orrs	r0, r3
 8000ac0:	464c      	mov	r4, r9
 8000ac2:	0015      	movs	r5, r2
 8000ac4:	1a0e      	subs	r6, r1, r0
 8000ac6:	e732      	b.n	800092e <__aeabi_fadd+0xc2>
 8000ac8:	0008      	movs	r0, r1
 8000aca:	2220      	movs	r2, #32
 8000acc:	40d8      	lsrs	r0, r3
 8000ace:	1ad3      	subs	r3, r2, r3
 8000ad0:	4099      	lsls	r1, r3
 8000ad2:	000b      	movs	r3, r1
 8000ad4:	1e5a      	subs	r2, r3, #1
 8000ad6:	4193      	sbcs	r3, r2
 8000ad8:	4303      	orrs	r3, r0
 8000ada:	18f6      	adds	r6, r6, r3
 8000adc:	0173      	lsls	r3, r6, #5
 8000ade:	d59b      	bpl.n	8000a18 <__aeabi_fadd+0x1ac>
 8000ae0:	3501      	adds	r5, #1
 8000ae2:	2dff      	cmp	r5, #255	@ 0xff
 8000ae4:	d100      	bne.n	8000ae8 <__aeabi_fadd+0x27c>
 8000ae6:	e73e      	b.n	8000966 <__aeabi_fadd+0xfa>
 8000ae8:	2301      	movs	r3, #1
 8000aea:	494d      	ldr	r1, [pc, #308]	@ (8000c20 <__aeabi_fadd+0x3b4>)
 8000aec:	0872      	lsrs	r2, r6, #1
 8000aee:	4033      	ands	r3, r6
 8000af0:	400a      	ands	r2, r1
 8000af2:	431a      	orrs	r2, r3
 8000af4:	0016      	movs	r6, r2
 8000af6:	0753      	lsls	r3, r2, #29
 8000af8:	d004      	beq.n	8000b04 <__aeabi_fadd+0x298>
 8000afa:	230f      	movs	r3, #15
 8000afc:	4013      	ands	r3, r2
 8000afe:	2b04      	cmp	r3, #4
 8000b00:	d000      	beq.n	8000b04 <__aeabi_fadd+0x298>
 8000b02:	e72a      	b.n	800095a <__aeabi_fadd+0xee>
 8000b04:	0173      	lsls	r3, r6, #5
 8000b06:	d500      	bpl.n	8000b0a <__aeabi_fadd+0x29e>
 8000b08:	e72a      	b.n	8000960 <__aeabi_fadd+0xf4>
 8000b0a:	002b      	movs	r3, r5
 8000b0c:	08f7      	lsrs	r7, r6, #3
 8000b0e:	e6f7      	b.n	8000900 <__aeabi_fadd+0x94>
 8000b10:	2bff      	cmp	r3, #255	@ 0xff
 8000b12:	d100      	bne.n	8000b16 <__aeabi_fadd+0x2aa>
 8000b14:	e727      	b.n	8000966 <__aeabi_fadd+0xfa>
 8000b16:	1871      	adds	r1, r6, r1
 8000b18:	0849      	lsrs	r1, r1, #1
 8000b1a:	074a      	lsls	r2, r1, #29
 8000b1c:	d02f      	beq.n	8000b7e <__aeabi_fadd+0x312>
 8000b1e:	220f      	movs	r2, #15
 8000b20:	400a      	ands	r2, r1
 8000b22:	2a04      	cmp	r2, #4
 8000b24:	d02b      	beq.n	8000b7e <__aeabi_fadd+0x312>
 8000b26:	1d0e      	adds	r6, r1, #4
 8000b28:	e6e6      	b.n	80008f8 <__aeabi_fadd+0x8c>
 8000b2a:	2aff      	cmp	r2, #255	@ 0xff
 8000b2c:	d08d      	beq.n	8000a4a <__aeabi_fadd+0x1de>
 8000b2e:	2080      	movs	r0, #128	@ 0x80
 8000b30:	04c0      	lsls	r0, r0, #19
 8000b32:	4306      	orrs	r6, r0
 8000b34:	2b1b      	cmp	r3, #27
 8000b36:	dd24      	ble.n	8000b82 <__aeabi_fadd+0x316>
 8000b38:	0013      	movs	r3, r2
 8000b3a:	1d4e      	adds	r6, r1, #5
 8000b3c:	e6dc      	b.n	80008f8 <__aeabi_fadd+0x8c>
 8000b3e:	464c      	mov	r4, r9
 8000b40:	1b8f      	subs	r7, r1, r6
 8000b42:	e6f9      	b.n	8000938 <__aeabi_fadd+0xcc>
 8000b44:	464c      	mov	r4, r9
 8000b46:	000e      	movs	r6, r1
 8000b48:	e6d6      	b.n	80008f8 <__aeabi_fadd+0x8c>
 8000b4a:	2e00      	cmp	r6, #0
 8000b4c:	d149      	bne.n	8000be2 <__aeabi_fadd+0x376>
 8000b4e:	2900      	cmp	r1, #0
 8000b50:	d068      	beq.n	8000c24 <__aeabi_fadd+0x3b8>
 8000b52:	4667      	mov	r7, ip
 8000b54:	464c      	mov	r4, r9
 8000b56:	e77c      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000b58:	1870      	adds	r0, r6, r1
 8000b5a:	0143      	lsls	r3, r0, #5
 8000b5c:	d574      	bpl.n	8000c48 <__aeabi_fadd+0x3dc>
 8000b5e:	4930      	ldr	r1, [pc, #192]	@ (8000c20 <__aeabi_fadd+0x3b4>)
 8000b60:	0840      	lsrs	r0, r0, #1
 8000b62:	4001      	ands	r1, r0
 8000b64:	0743      	lsls	r3, r0, #29
 8000b66:	d009      	beq.n	8000b7c <__aeabi_fadd+0x310>
 8000b68:	230f      	movs	r3, #15
 8000b6a:	4003      	ands	r3, r0
 8000b6c:	2b04      	cmp	r3, #4
 8000b6e:	d005      	beq.n	8000b7c <__aeabi_fadd+0x310>
 8000b70:	2302      	movs	r3, #2
 8000b72:	1d0e      	adds	r6, r1, #4
 8000b74:	e6c0      	b.n	80008f8 <__aeabi_fadd+0x8c>
 8000b76:	2301      	movs	r3, #1
 8000b78:	08cf      	lsrs	r7, r1, #3
 8000b7a:	e6c1      	b.n	8000900 <__aeabi_fadd+0x94>
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	08cf      	lsrs	r7, r1, #3
 8000b80:	e6be      	b.n	8000900 <__aeabi_fadd+0x94>
 8000b82:	2520      	movs	r5, #32
 8000b84:	0030      	movs	r0, r6
 8000b86:	40d8      	lsrs	r0, r3
 8000b88:	1aeb      	subs	r3, r5, r3
 8000b8a:	409e      	lsls	r6, r3
 8000b8c:	0033      	movs	r3, r6
 8000b8e:	1e5d      	subs	r5, r3, #1
 8000b90:	41ab      	sbcs	r3, r5
 8000b92:	4303      	orrs	r3, r0
 8000b94:	0015      	movs	r5, r2
 8000b96:	185e      	adds	r6, r3, r1
 8000b98:	e7a0      	b.n	8000adc <__aeabi_fadd+0x270>
 8000b9a:	2900      	cmp	r1, #0
 8000b9c:	d100      	bne.n	8000ba0 <__aeabi_fadd+0x334>
 8000b9e:	e765      	b.n	8000a6c <__aeabi_fadd+0x200>
 8000ba0:	464c      	mov	r4, r9
 8000ba2:	4667      	mov	r7, ip
 8000ba4:	e6ac      	b.n	8000900 <__aeabi_fadd+0x94>
 8000ba6:	1b8f      	subs	r7, r1, r6
 8000ba8:	017b      	lsls	r3, r7, #5
 8000baa:	d52e      	bpl.n	8000c0a <__aeabi_fadd+0x39e>
 8000bac:	01bf      	lsls	r7, r7, #6
 8000bae:	09bf      	lsrs	r7, r7, #6
 8000bb0:	0038      	movs	r0, r7
 8000bb2:	f002 fef9 	bl	80039a8 <__clzsi2>
 8000bb6:	003b      	movs	r3, r7
 8000bb8:	3805      	subs	r0, #5
 8000bba:	4083      	lsls	r3, r0
 8000bbc:	464c      	mov	r4, r9
 8000bbe:	3501      	adds	r5, #1
 8000bc0:	e710      	b.n	80009e4 <__aeabi_fadd+0x178>
 8000bc2:	2e00      	cmp	r6, #0
 8000bc4:	d100      	bne.n	8000bc8 <__aeabi_fadd+0x35c>
 8000bc6:	e740      	b.n	8000a4a <__aeabi_fadd+0x1de>
 8000bc8:	2900      	cmp	r1, #0
 8000bca:	d100      	bne.n	8000bce <__aeabi_fadd+0x362>
 8000bcc:	e741      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000bce:	2380      	movs	r3, #128	@ 0x80
 8000bd0:	03db      	lsls	r3, r3, #15
 8000bd2:	429f      	cmp	r7, r3
 8000bd4:	d200      	bcs.n	8000bd8 <__aeabi_fadd+0x36c>
 8000bd6:	e73c      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000bd8:	459c      	cmp	ip, r3
 8000bda:	d300      	bcc.n	8000bde <__aeabi_fadd+0x372>
 8000bdc:	e739      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000bde:	4667      	mov	r7, ip
 8000be0:	e737      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000be2:	2900      	cmp	r1, #0
 8000be4:	d100      	bne.n	8000be8 <__aeabi_fadd+0x37c>
 8000be6:	e734      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000be8:	2380      	movs	r3, #128	@ 0x80
 8000bea:	03db      	lsls	r3, r3, #15
 8000bec:	429f      	cmp	r7, r3
 8000bee:	d200      	bcs.n	8000bf2 <__aeabi_fadd+0x386>
 8000bf0:	e72f      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000bf2:	459c      	cmp	ip, r3
 8000bf4:	d300      	bcc.n	8000bf8 <__aeabi_fadd+0x38c>
 8000bf6:	e72c      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000bf8:	464c      	mov	r4, r9
 8000bfa:	4667      	mov	r7, ip
 8000bfc:	e729      	b.n	8000a52 <__aeabi_fadd+0x1e6>
 8000bfe:	2900      	cmp	r1, #0
 8000c00:	d100      	bne.n	8000c04 <__aeabi_fadd+0x398>
 8000c02:	e734      	b.n	8000a6e <__aeabi_fadd+0x202>
 8000c04:	2300      	movs	r3, #0
 8000c06:	08cf      	lsrs	r7, r1, #3
 8000c08:	e67a      	b.n	8000900 <__aeabi_fadd+0x94>
 8000c0a:	464c      	mov	r4, r9
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	08ff      	lsrs	r7, r7, #3
 8000c10:	e676      	b.n	8000900 <__aeabi_fadd+0x94>
 8000c12:	2f00      	cmp	r7, #0
 8000c14:	d100      	bne.n	8000c18 <__aeabi_fadd+0x3ac>
 8000c16:	e729      	b.n	8000a6c <__aeabi_fadd+0x200>
 8000c18:	08ff      	lsrs	r7, r7, #3
 8000c1a:	e671      	b.n	8000900 <__aeabi_fadd+0x94>
 8000c1c:	fbffffff 	.word	0xfbffffff
 8000c20:	7dffffff 	.word	0x7dffffff
 8000c24:	2280      	movs	r2, #128	@ 0x80
 8000c26:	2400      	movs	r4, #0
 8000c28:	20ff      	movs	r0, #255	@ 0xff
 8000c2a:	03d2      	lsls	r2, r2, #15
 8000c2c:	e69d      	b.n	800096a <__aeabi_fadd+0xfe>
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e666      	b.n	8000900 <__aeabi_fadd+0x94>
 8000c32:	2300      	movs	r3, #0
 8000c34:	08d7      	lsrs	r7, r2, #3
 8000c36:	e663      	b.n	8000900 <__aeabi_fadd+0x94>
 8000c38:	2001      	movs	r0, #1
 8000c3a:	0172      	lsls	r2, r6, #5
 8000c3c:	d500      	bpl.n	8000c40 <__aeabi_fadd+0x3d4>
 8000c3e:	e6e7      	b.n	8000a10 <__aeabi_fadd+0x1a4>
 8000c40:	0031      	movs	r1, r6
 8000c42:	2300      	movs	r3, #0
 8000c44:	08cf      	lsrs	r7, r1, #3
 8000c46:	e65b      	b.n	8000900 <__aeabi_fadd+0x94>
 8000c48:	2301      	movs	r3, #1
 8000c4a:	08c7      	lsrs	r7, r0, #3
 8000c4c:	e658      	b.n	8000900 <__aeabi_fadd+0x94>
 8000c4e:	46c0      	nop			@ (mov r8, r8)

08000c50 <__aeabi_fdiv>:
 8000c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c52:	4646      	mov	r6, r8
 8000c54:	464f      	mov	r7, r9
 8000c56:	46d6      	mov	lr, sl
 8000c58:	0245      	lsls	r5, r0, #9
 8000c5a:	b5c0      	push	{r6, r7, lr}
 8000c5c:	0fc3      	lsrs	r3, r0, #31
 8000c5e:	0047      	lsls	r7, r0, #1
 8000c60:	4698      	mov	r8, r3
 8000c62:	1c0e      	adds	r6, r1, #0
 8000c64:	0a6d      	lsrs	r5, r5, #9
 8000c66:	0e3f      	lsrs	r7, r7, #24
 8000c68:	d05b      	beq.n	8000d22 <__aeabi_fdiv+0xd2>
 8000c6a:	2fff      	cmp	r7, #255	@ 0xff
 8000c6c:	d021      	beq.n	8000cb2 <__aeabi_fdiv+0x62>
 8000c6e:	2380      	movs	r3, #128	@ 0x80
 8000c70:	00ed      	lsls	r5, r5, #3
 8000c72:	04db      	lsls	r3, r3, #19
 8000c74:	431d      	orrs	r5, r3
 8000c76:	2300      	movs	r3, #0
 8000c78:	4699      	mov	r9, r3
 8000c7a:	469a      	mov	sl, r3
 8000c7c:	3f7f      	subs	r7, #127	@ 0x7f
 8000c7e:	0274      	lsls	r4, r6, #9
 8000c80:	0073      	lsls	r3, r6, #1
 8000c82:	0a64      	lsrs	r4, r4, #9
 8000c84:	0e1b      	lsrs	r3, r3, #24
 8000c86:	0ff6      	lsrs	r6, r6, #31
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d020      	beq.n	8000cce <__aeabi_fdiv+0x7e>
 8000c8c:	2bff      	cmp	r3, #255	@ 0xff
 8000c8e:	d043      	beq.n	8000d18 <__aeabi_fdiv+0xc8>
 8000c90:	2280      	movs	r2, #128	@ 0x80
 8000c92:	2000      	movs	r0, #0
 8000c94:	00e4      	lsls	r4, r4, #3
 8000c96:	04d2      	lsls	r2, r2, #19
 8000c98:	4314      	orrs	r4, r2
 8000c9a:	3b7f      	subs	r3, #127	@ 0x7f
 8000c9c:	4642      	mov	r2, r8
 8000c9e:	1aff      	subs	r7, r7, r3
 8000ca0:	464b      	mov	r3, r9
 8000ca2:	4072      	eors	r2, r6
 8000ca4:	2b0f      	cmp	r3, #15
 8000ca6:	d900      	bls.n	8000caa <__aeabi_fdiv+0x5a>
 8000ca8:	e09d      	b.n	8000de6 <__aeabi_fdiv+0x196>
 8000caa:	4971      	ldr	r1, [pc, #452]	@ (8000e70 <__aeabi_fdiv+0x220>)
 8000cac:	009b      	lsls	r3, r3, #2
 8000cae:	58cb      	ldr	r3, [r1, r3]
 8000cb0:	469f      	mov	pc, r3
 8000cb2:	2d00      	cmp	r5, #0
 8000cb4:	d15a      	bne.n	8000d6c <__aeabi_fdiv+0x11c>
 8000cb6:	2308      	movs	r3, #8
 8000cb8:	4699      	mov	r9, r3
 8000cba:	3b06      	subs	r3, #6
 8000cbc:	0274      	lsls	r4, r6, #9
 8000cbe:	469a      	mov	sl, r3
 8000cc0:	0073      	lsls	r3, r6, #1
 8000cc2:	27ff      	movs	r7, #255	@ 0xff
 8000cc4:	0a64      	lsrs	r4, r4, #9
 8000cc6:	0e1b      	lsrs	r3, r3, #24
 8000cc8:	0ff6      	lsrs	r6, r6, #31
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d1de      	bne.n	8000c8c <__aeabi_fdiv+0x3c>
 8000cce:	2c00      	cmp	r4, #0
 8000cd0:	d13b      	bne.n	8000d4a <__aeabi_fdiv+0xfa>
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	4642      	mov	r2, r8
 8000cd6:	4649      	mov	r1, r9
 8000cd8:	4072      	eors	r2, r6
 8000cda:	4319      	orrs	r1, r3
 8000cdc:	290e      	cmp	r1, #14
 8000cde:	d818      	bhi.n	8000d12 <__aeabi_fdiv+0xc2>
 8000ce0:	4864      	ldr	r0, [pc, #400]	@ (8000e74 <__aeabi_fdiv+0x224>)
 8000ce2:	0089      	lsls	r1, r1, #2
 8000ce4:	5841      	ldr	r1, [r0, r1]
 8000ce6:	468f      	mov	pc, r1
 8000ce8:	4653      	mov	r3, sl
 8000cea:	2b02      	cmp	r3, #2
 8000cec:	d100      	bne.n	8000cf0 <__aeabi_fdiv+0xa0>
 8000cee:	e0b8      	b.n	8000e62 <__aeabi_fdiv+0x212>
 8000cf0:	2b03      	cmp	r3, #3
 8000cf2:	d06e      	beq.n	8000dd2 <__aeabi_fdiv+0x182>
 8000cf4:	4642      	mov	r2, r8
 8000cf6:	002c      	movs	r4, r5
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d140      	bne.n	8000d7e <__aeabi_fdiv+0x12e>
 8000cfc:	2000      	movs	r0, #0
 8000cfe:	2400      	movs	r4, #0
 8000d00:	05c0      	lsls	r0, r0, #23
 8000d02:	4320      	orrs	r0, r4
 8000d04:	07d2      	lsls	r2, r2, #31
 8000d06:	4310      	orrs	r0, r2
 8000d08:	bce0      	pop	{r5, r6, r7}
 8000d0a:	46ba      	mov	sl, r7
 8000d0c:	46b1      	mov	r9, r6
 8000d0e:	46a8      	mov	r8, r5
 8000d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d12:	20ff      	movs	r0, #255	@ 0xff
 8000d14:	2400      	movs	r4, #0
 8000d16:	e7f3      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000d18:	2c00      	cmp	r4, #0
 8000d1a:	d120      	bne.n	8000d5e <__aeabi_fdiv+0x10e>
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	3fff      	subs	r7, #255	@ 0xff
 8000d20:	e7d8      	b.n	8000cd4 <__aeabi_fdiv+0x84>
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d105      	bne.n	8000d32 <__aeabi_fdiv+0xe2>
 8000d26:	2304      	movs	r3, #4
 8000d28:	4699      	mov	r9, r3
 8000d2a:	3b03      	subs	r3, #3
 8000d2c:	2700      	movs	r7, #0
 8000d2e:	469a      	mov	sl, r3
 8000d30:	e7a5      	b.n	8000c7e <__aeabi_fdiv+0x2e>
 8000d32:	0028      	movs	r0, r5
 8000d34:	f002 fe38 	bl	80039a8 <__clzsi2>
 8000d38:	2776      	movs	r7, #118	@ 0x76
 8000d3a:	1f43      	subs	r3, r0, #5
 8000d3c:	409d      	lsls	r5, r3
 8000d3e:	2300      	movs	r3, #0
 8000d40:	427f      	negs	r7, r7
 8000d42:	4699      	mov	r9, r3
 8000d44:	469a      	mov	sl, r3
 8000d46:	1a3f      	subs	r7, r7, r0
 8000d48:	e799      	b.n	8000c7e <__aeabi_fdiv+0x2e>
 8000d4a:	0020      	movs	r0, r4
 8000d4c:	f002 fe2c 	bl	80039a8 <__clzsi2>
 8000d50:	1f43      	subs	r3, r0, #5
 8000d52:	409c      	lsls	r4, r3
 8000d54:	2376      	movs	r3, #118	@ 0x76
 8000d56:	425b      	negs	r3, r3
 8000d58:	1a1b      	subs	r3, r3, r0
 8000d5a:	2000      	movs	r0, #0
 8000d5c:	e79e      	b.n	8000c9c <__aeabi_fdiv+0x4c>
 8000d5e:	2303      	movs	r3, #3
 8000d60:	464a      	mov	r2, r9
 8000d62:	431a      	orrs	r2, r3
 8000d64:	4691      	mov	r9, r2
 8000d66:	2003      	movs	r0, #3
 8000d68:	33fc      	adds	r3, #252	@ 0xfc
 8000d6a:	e797      	b.n	8000c9c <__aeabi_fdiv+0x4c>
 8000d6c:	230c      	movs	r3, #12
 8000d6e:	4699      	mov	r9, r3
 8000d70:	3b09      	subs	r3, #9
 8000d72:	27ff      	movs	r7, #255	@ 0xff
 8000d74:	469a      	mov	sl, r3
 8000d76:	e782      	b.n	8000c7e <__aeabi_fdiv+0x2e>
 8000d78:	2803      	cmp	r0, #3
 8000d7a:	d02c      	beq.n	8000dd6 <__aeabi_fdiv+0x186>
 8000d7c:	0032      	movs	r2, r6
 8000d7e:	0038      	movs	r0, r7
 8000d80:	307f      	adds	r0, #127	@ 0x7f
 8000d82:	2800      	cmp	r0, #0
 8000d84:	dd47      	ble.n	8000e16 <__aeabi_fdiv+0x1c6>
 8000d86:	0763      	lsls	r3, r4, #29
 8000d88:	d004      	beq.n	8000d94 <__aeabi_fdiv+0x144>
 8000d8a:	230f      	movs	r3, #15
 8000d8c:	4023      	ands	r3, r4
 8000d8e:	2b04      	cmp	r3, #4
 8000d90:	d000      	beq.n	8000d94 <__aeabi_fdiv+0x144>
 8000d92:	3404      	adds	r4, #4
 8000d94:	0123      	lsls	r3, r4, #4
 8000d96:	d503      	bpl.n	8000da0 <__aeabi_fdiv+0x150>
 8000d98:	0038      	movs	r0, r7
 8000d9a:	4b37      	ldr	r3, [pc, #220]	@ (8000e78 <__aeabi_fdiv+0x228>)
 8000d9c:	3080      	adds	r0, #128	@ 0x80
 8000d9e:	401c      	ands	r4, r3
 8000da0:	28fe      	cmp	r0, #254	@ 0xfe
 8000da2:	dcb6      	bgt.n	8000d12 <__aeabi_fdiv+0xc2>
 8000da4:	01a4      	lsls	r4, r4, #6
 8000da6:	0a64      	lsrs	r4, r4, #9
 8000da8:	b2c0      	uxtb	r0, r0
 8000daa:	e7a9      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000dac:	2480      	movs	r4, #128	@ 0x80
 8000dae:	2200      	movs	r2, #0
 8000db0:	20ff      	movs	r0, #255	@ 0xff
 8000db2:	03e4      	lsls	r4, r4, #15
 8000db4:	e7a4      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000db6:	2380      	movs	r3, #128	@ 0x80
 8000db8:	03db      	lsls	r3, r3, #15
 8000dba:	421d      	tst	r5, r3
 8000dbc:	d001      	beq.n	8000dc2 <__aeabi_fdiv+0x172>
 8000dbe:	421c      	tst	r4, r3
 8000dc0:	d00b      	beq.n	8000dda <__aeabi_fdiv+0x18a>
 8000dc2:	2480      	movs	r4, #128	@ 0x80
 8000dc4:	03e4      	lsls	r4, r4, #15
 8000dc6:	432c      	orrs	r4, r5
 8000dc8:	0264      	lsls	r4, r4, #9
 8000dca:	4642      	mov	r2, r8
 8000dcc:	20ff      	movs	r0, #255	@ 0xff
 8000dce:	0a64      	lsrs	r4, r4, #9
 8000dd0:	e796      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000dd2:	4646      	mov	r6, r8
 8000dd4:	002c      	movs	r4, r5
 8000dd6:	2380      	movs	r3, #128	@ 0x80
 8000dd8:	03db      	lsls	r3, r3, #15
 8000dda:	431c      	orrs	r4, r3
 8000ddc:	0264      	lsls	r4, r4, #9
 8000dde:	0032      	movs	r2, r6
 8000de0:	20ff      	movs	r0, #255	@ 0xff
 8000de2:	0a64      	lsrs	r4, r4, #9
 8000de4:	e78c      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000de6:	016d      	lsls	r5, r5, #5
 8000de8:	0160      	lsls	r0, r4, #5
 8000dea:	4285      	cmp	r5, r0
 8000dec:	d22d      	bcs.n	8000e4a <__aeabi_fdiv+0x1fa>
 8000dee:	231b      	movs	r3, #27
 8000df0:	2400      	movs	r4, #0
 8000df2:	3f01      	subs	r7, #1
 8000df4:	2601      	movs	r6, #1
 8000df6:	0029      	movs	r1, r5
 8000df8:	0064      	lsls	r4, r4, #1
 8000dfa:	006d      	lsls	r5, r5, #1
 8000dfc:	2900      	cmp	r1, #0
 8000dfe:	db01      	blt.n	8000e04 <__aeabi_fdiv+0x1b4>
 8000e00:	4285      	cmp	r5, r0
 8000e02:	d301      	bcc.n	8000e08 <__aeabi_fdiv+0x1b8>
 8000e04:	1a2d      	subs	r5, r5, r0
 8000e06:	4334      	orrs	r4, r6
 8000e08:	3b01      	subs	r3, #1
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d1f3      	bne.n	8000df6 <__aeabi_fdiv+0x1a6>
 8000e0e:	1e6b      	subs	r3, r5, #1
 8000e10:	419d      	sbcs	r5, r3
 8000e12:	432c      	orrs	r4, r5
 8000e14:	e7b3      	b.n	8000d7e <__aeabi_fdiv+0x12e>
 8000e16:	2301      	movs	r3, #1
 8000e18:	1a1b      	subs	r3, r3, r0
 8000e1a:	2b1b      	cmp	r3, #27
 8000e1c:	dd00      	ble.n	8000e20 <__aeabi_fdiv+0x1d0>
 8000e1e:	e76d      	b.n	8000cfc <__aeabi_fdiv+0xac>
 8000e20:	0021      	movs	r1, r4
 8000e22:	379e      	adds	r7, #158	@ 0x9e
 8000e24:	40d9      	lsrs	r1, r3
 8000e26:	40bc      	lsls	r4, r7
 8000e28:	000b      	movs	r3, r1
 8000e2a:	1e61      	subs	r1, r4, #1
 8000e2c:	418c      	sbcs	r4, r1
 8000e2e:	4323      	orrs	r3, r4
 8000e30:	0759      	lsls	r1, r3, #29
 8000e32:	d004      	beq.n	8000e3e <__aeabi_fdiv+0x1ee>
 8000e34:	210f      	movs	r1, #15
 8000e36:	4019      	ands	r1, r3
 8000e38:	2904      	cmp	r1, #4
 8000e3a:	d000      	beq.n	8000e3e <__aeabi_fdiv+0x1ee>
 8000e3c:	3304      	adds	r3, #4
 8000e3e:	0159      	lsls	r1, r3, #5
 8000e40:	d413      	bmi.n	8000e6a <__aeabi_fdiv+0x21a>
 8000e42:	019b      	lsls	r3, r3, #6
 8000e44:	2000      	movs	r0, #0
 8000e46:	0a5c      	lsrs	r4, r3, #9
 8000e48:	e75a      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000e4a:	231a      	movs	r3, #26
 8000e4c:	2401      	movs	r4, #1
 8000e4e:	1a2d      	subs	r5, r5, r0
 8000e50:	e7d0      	b.n	8000df4 <__aeabi_fdiv+0x1a4>
 8000e52:	1e98      	subs	r0, r3, #2
 8000e54:	4243      	negs	r3, r0
 8000e56:	4158      	adcs	r0, r3
 8000e58:	4240      	negs	r0, r0
 8000e5a:	0032      	movs	r2, r6
 8000e5c:	2400      	movs	r4, #0
 8000e5e:	b2c0      	uxtb	r0, r0
 8000e60:	e74e      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000e62:	4642      	mov	r2, r8
 8000e64:	20ff      	movs	r0, #255	@ 0xff
 8000e66:	2400      	movs	r4, #0
 8000e68:	e74a      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	2400      	movs	r4, #0
 8000e6e:	e747      	b.n	8000d00 <__aeabi_fdiv+0xb0>
 8000e70:	0801128c 	.word	0x0801128c
 8000e74:	080112cc 	.word	0x080112cc
 8000e78:	f7ffffff 	.word	0xf7ffffff

08000e7c <__eqsf2>:
 8000e7c:	b570      	push	{r4, r5, r6, lr}
 8000e7e:	0042      	lsls	r2, r0, #1
 8000e80:	024e      	lsls	r6, r1, #9
 8000e82:	004c      	lsls	r4, r1, #1
 8000e84:	0245      	lsls	r5, r0, #9
 8000e86:	0a6d      	lsrs	r5, r5, #9
 8000e88:	0e12      	lsrs	r2, r2, #24
 8000e8a:	0fc3      	lsrs	r3, r0, #31
 8000e8c:	0a76      	lsrs	r6, r6, #9
 8000e8e:	0e24      	lsrs	r4, r4, #24
 8000e90:	0fc9      	lsrs	r1, r1, #31
 8000e92:	2aff      	cmp	r2, #255	@ 0xff
 8000e94:	d010      	beq.n	8000eb8 <__eqsf2+0x3c>
 8000e96:	2cff      	cmp	r4, #255	@ 0xff
 8000e98:	d00c      	beq.n	8000eb4 <__eqsf2+0x38>
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	42a2      	cmp	r2, r4
 8000e9e:	d10a      	bne.n	8000eb6 <__eqsf2+0x3a>
 8000ea0:	42b5      	cmp	r5, r6
 8000ea2:	d108      	bne.n	8000eb6 <__eqsf2+0x3a>
 8000ea4:	428b      	cmp	r3, r1
 8000ea6:	d00f      	beq.n	8000ec8 <__eqsf2+0x4c>
 8000ea8:	2a00      	cmp	r2, #0
 8000eaa:	d104      	bne.n	8000eb6 <__eqsf2+0x3a>
 8000eac:	0028      	movs	r0, r5
 8000eae:	1e43      	subs	r3, r0, #1
 8000eb0:	4198      	sbcs	r0, r3
 8000eb2:	e000      	b.n	8000eb6 <__eqsf2+0x3a>
 8000eb4:	2001      	movs	r0, #1
 8000eb6:	bd70      	pop	{r4, r5, r6, pc}
 8000eb8:	2001      	movs	r0, #1
 8000eba:	2cff      	cmp	r4, #255	@ 0xff
 8000ebc:	d1fb      	bne.n	8000eb6 <__eqsf2+0x3a>
 8000ebe:	4335      	orrs	r5, r6
 8000ec0:	d1f9      	bne.n	8000eb6 <__eqsf2+0x3a>
 8000ec2:	404b      	eors	r3, r1
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	e7f6      	b.n	8000eb6 <__eqsf2+0x3a>
 8000ec8:	2000      	movs	r0, #0
 8000eca:	e7f4      	b.n	8000eb6 <__eqsf2+0x3a>

08000ecc <__gesf2>:
 8000ecc:	b530      	push	{r4, r5, lr}
 8000ece:	0042      	lsls	r2, r0, #1
 8000ed0:	0244      	lsls	r4, r0, #9
 8000ed2:	024d      	lsls	r5, r1, #9
 8000ed4:	0fc3      	lsrs	r3, r0, #31
 8000ed6:	0048      	lsls	r0, r1, #1
 8000ed8:	0a64      	lsrs	r4, r4, #9
 8000eda:	0e12      	lsrs	r2, r2, #24
 8000edc:	0a6d      	lsrs	r5, r5, #9
 8000ede:	0e00      	lsrs	r0, r0, #24
 8000ee0:	0fc9      	lsrs	r1, r1, #31
 8000ee2:	2aff      	cmp	r2, #255	@ 0xff
 8000ee4:	d018      	beq.n	8000f18 <__gesf2+0x4c>
 8000ee6:	28ff      	cmp	r0, #255	@ 0xff
 8000ee8:	d00a      	beq.n	8000f00 <__gesf2+0x34>
 8000eea:	2a00      	cmp	r2, #0
 8000eec:	d11e      	bne.n	8000f2c <__gesf2+0x60>
 8000eee:	2800      	cmp	r0, #0
 8000ef0:	d10a      	bne.n	8000f08 <__gesf2+0x3c>
 8000ef2:	2d00      	cmp	r5, #0
 8000ef4:	d029      	beq.n	8000f4a <__gesf2+0x7e>
 8000ef6:	2c00      	cmp	r4, #0
 8000ef8:	d12d      	bne.n	8000f56 <__gesf2+0x8a>
 8000efa:	0048      	lsls	r0, r1, #1
 8000efc:	3801      	subs	r0, #1
 8000efe:	bd30      	pop	{r4, r5, pc}
 8000f00:	2d00      	cmp	r5, #0
 8000f02:	d125      	bne.n	8000f50 <__gesf2+0x84>
 8000f04:	2a00      	cmp	r2, #0
 8000f06:	d101      	bne.n	8000f0c <__gesf2+0x40>
 8000f08:	2c00      	cmp	r4, #0
 8000f0a:	d0f6      	beq.n	8000efa <__gesf2+0x2e>
 8000f0c:	428b      	cmp	r3, r1
 8000f0e:	d019      	beq.n	8000f44 <__gesf2+0x78>
 8000f10:	2001      	movs	r0, #1
 8000f12:	425b      	negs	r3, r3
 8000f14:	4318      	orrs	r0, r3
 8000f16:	e7f2      	b.n	8000efe <__gesf2+0x32>
 8000f18:	2c00      	cmp	r4, #0
 8000f1a:	d119      	bne.n	8000f50 <__gesf2+0x84>
 8000f1c:	28ff      	cmp	r0, #255	@ 0xff
 8000f1e:	d1f7      	bne.n	8000f10 <__gesf2+0x44>
 8000f20:	2d00      	cmp	r5, #0
 8000f22:	d115      	bne.n	8000f50 <__gesf2+0x84>
 8000f24:	2000      	movs	r0, #0
 8000f26:	428b      	cmp	r3, r1
 8000f28:	d1f2      	bne.n	8000f10 <__gesf2+0x44>
 8000f2a:	e7e8      	b.n	8000efe <__gesf2+0x32>
 8000f2c:	2800      	cmp	r0, #0
 8000f2e:	d0ef      	beq.n	8000f10 <__gesf2+0x44>
 8000f30:	428b      	cmp	r3, r1
 8000f32:	d1ed      	bne.n	8000f10 <__gesf2+0x44>
 8000f34:	4282      	cmp	r2, r0
 8000f36:	dceb      	bgt.n	8000f10 <__gesf2+0x44>
 8000f38:	db04      	blt.n	8000f44 <__gesf2+0x78>
 8000f3a:	42ac      	cmp	r4, r5
 8000f3c:	d8e8      	bhi.n	8000f10 <__gesf2+0x44>
 8000f3e:	2000      	movs	r0, #0
 8000f40:	42ac      	cmp	r4, r5
 8000f42:	d2dc      	bcs.n	8000efe <__gesf2+0x32>
 8000f44:	0058      	lsls	r0, r3, #1
 8000f46:	3801      	subs	r0, #1
 8000f48:	e7d9      	b.n	8000efe <__gesf2+0x32>
 8000f4a:	2c00      	cmp	r4, #0
 8000f4c:	d0d7      	beq.n	8000efe <__gesf2+0x32>
 8000f4e:	e7df      	b.n	8000f10 <__gesf2+0x44>
 8000f50:	2002      	movs	r0, #2
 8000f52:	4240      	negs	r0, r0
 8000f54:	e7d3      	b.n	8000efe <__gesf2+0x32>
 8000f56:	428b      	cmp	r3, r1
 8000f58:	d1da      	bne.n	8000f10 <__gesf2+0x44>
 8000f5a:	e7ee      	b.n	8000f3a <__gesf2+0x6e>

08000f5c <__lesf2>:
 8000f5c:	b530      	push	{r4, r5, lr}
 8000f5e:	0042      	lsls	r2, r0, #1
 8000f60:	0244      	lsls	r4, r0, #9
 8000f62:	024d      	lsls	r5, r1, #9
 8000f64:	0fc3      	lsrs	r3, r0, #31
 8000f66:	0048      	lsls	r0, r1, #1
 8000f68:	0a64      	lsrs	r4, r4, #9
 8000f6a:	0e12      	lsrs	r2, r2, #24
 8000f6c:	0a6d      	lsrs	r5, r5, #9
 8000f6e:	0e00      	lsrs	r0, r0, #24
 8000f70:	0fc9      	lsrs	r1, r1, #31
 8000f72:	2aff      	cmp	r2, #255	@ 0xff
 8000f74:	d017      	beq.n	8000fa6 <__lesf2+0x4a>
 8000f76:	28ff      	cmp	r0, #255	@ 0xff
 8000f78:	d00a      	beq.n	8000f90 <__lesf2+0x34>
 8000f7a:	2a00      	cmp	r2, #0
 8000f7c:	d11b      	bne.n	8000fb6 <__lesf2+0x5a>
 8000f7e:	2800      	cmp	r0, #0
 8000f80:	d10a      	bne.n	8000f98 <__lesf2+0x3c>
 8000f82:	2d00      	cmp	r5, #0
 8000f84:	d01d      	beq.n	8000fc2 <__lesf2+0x66>
 8000f86:	2c00      	cmp	r4, #0
 8000f88:	d12d      	bne.n	8000fe6 <__lesf2+0x8a>
 8000f8a:	0048      	lsls	r0, r1, #1
 8000f8c:	3801      	subs	r0, #1
 8000f8e:	e011      	b.n	8000fb4 <__lesf2+0x58>
 8000f90:	2d00      	cmp	r5, #0
 8000f92:	d10e      	bne.n	8000fb2 <__lesf2+0x56>
 8000f94:	2a00      	cmp	r2, #0
 8000f96:	d101      	bne.n	8000f9c <__lesf2+0x40>
 8000f98:	2c00      	cmp	r4, #0
 8000f9a:	d0f6      	beq.n	8000f8a <__lesf2+0x2e>
 8000f9c:	428b      	cmp	r3, r1
 8000f9e:	d10c      	bne.n	8000fba <__lesf2+0x5e>
 8000fa0:	0058      	lsls	r0, r3, #1
 8000fa2:	3801      	subs	r0, #1
 8000fa4:	e006      	b.n	8000fb4 <__lesf2+0x58>
 8000fa6:	2c00      	cmp	r4, #0
 8000fa8:	d103      	bne.n	8000fb2 <__lesf2+0x56>
 8000faa:	28ff      	cmp	r0, #255	@ 0xff
 8000fac:	d105      	bne.n	8000fba <__lesf2+0x5e>
 8000fae:	2d00      	cmp	r5, #0
 8000fb0:	d015      	beq.n	8000fde <__lesf2+0x82>
 8000fb2:	2002      	movs	r0, #2
 8000fb4:	bd30      	pop	{r4, r5, pc}
 8000fb6:	2800      	cmp	r0, #0
 8000fb8:	d106      	bne.n	8000fc8 <__lesf2+0x6c>
 8000fba:	2001      	movs	r0, #1
 8000fbc:	425b      	negs	r3, r3
 8000fbe:	4318      	orrs	r0, r3
 8000fc0:	e7f8      	b.n	8000fb4 <__lesf2+0x58>
 8000fc2:	2c00      	cmp	r4, #0
 8000fc4:	d0f6      	beq.n	8000fb4 <__lesf2+0x58>
 8000fc6:	e7f8      	b.n	8000fba <__lesf2+0x5e>
 8000fc8:	428b      	cmp	r3, r1
 8000fca:	d1f6      	bne.n	8000fba <__lesf2+0x5e>
 8000fcc:	4282      	cmp	r2, r0
 8000fce:	dcf4      	bgt.n	8000fba <__lesf2+0x5e>
 8000fd0:	dbe6      	blt.n	8000fa0 <__lesf2+0x44>
 8000fd2:	42ac      	cmp	r4, r5
 8000fd4:	d8f1      	bhi.n	8000fba <__lesf2+0x5e>
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	42ac      	cmp	r4, r5
 8000fda:	d2eb      	bcs.n	8000fb4 <__lesf2+0x58>
 8000fdc:	e7e0      	b.n	8000fa0 <__lesf2+0x44>
 8000fde:	2000      	movs	r0, #0
 8000fe0:	428b      	cmp	r3, r1
 8000fe2:	d1ea      	bne.n	8000fba <__lesf2+0x5e>
 8000fe4:	e7e6      	b.n	8000fb4 <__lesf2+0x58>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d1e7      	bne.n	8000fba <__lesf2+0x5e>
 8000fea:	e7f2      	b.n	8000fd2 <__lesf2+0x76>

08000fec <__aeabi_fmul>:
 8000fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fee:	464f      	mov	r7, r9
 8000ff0:	4646      	mov	r6, r8
 8000ff2:	46d6      	mov	lr, sl
 8000ff4:	0044      	lsls	r4, r0, #1
 8000ff6:	b5c0      	push	{r6, r7, lr}
 8000ff8:	0246      	lsls	r6, r0, #9
 8000ffa:	1c0f      	adds	r7, r1, #0
 8000ffc:	0a76      	lsrs	r6, r6, #9
 8000ffe:	0e24      	lsrs	r4, r4, #24
 8001000:	0fc5      	lsrs	r5, r0, #31
 8001002:	2c00      	cmp	r4, #0
 8001004:	d100      	bne.n	8001008 <__aeabi_fmul+0x1c>
 8001006:	e0da      	b.n	80011be <__aeabi_fmul+0x1d2>
 8001008:	2cff      	cmp	r4, #255	@ 0xff
 800100a:	d074      	beq.n	80010f6 <__aeabi_fmul+0x10a>
 800100c:	2380      	movs	r3, #128	@ 0x80
 800100e:	00f6      	lsls	r6, r6, #3
 8001010:	04db      	lsls	r3, r3, #19
 8001012:	431e      	orrs	r6, r3
 8001014:	2300      	movs	r3, #0
 8001016:	4699      	mov	r9, r3
 8001018:	469a      	mov	sl, r3
 800101a:	3c7f      	subs	r4, #127	@ 0x7f
 800101c:	027b      	lsls	r3, r7, #9
 800101e:	0a5b      	lsrs	r3, r3, #9
 8001020:	4698      	mov	r8, r3
 8001022:	007b      	lsls	r3, r7, #1
 8001024:	0e1b      	lsrs	r3, r3, #24
 8001026:	0fff      	lsrs	r7, r7, #31
 8001028:	2b00      	cmp	r3, #0
 800102a:	d074      	beq.n	8001116 <__aeabi_fmul+0x12a>
 800102c:	2bff      	cmp	r3, #255	@ 0xff
 800102e:	d100      	bne.n	8001032 <__aeabi_fmul+0x46>
 8001030:	e08e      	b.n	8001150 <__aeabi_fmul+0x164>
 8001032:	4642      	mov	r2, r8
 8001034:	2180      	movs	r1, #128	@ 0x80
 8001036:	00d2      	lsls	r2, r2, #3
 8001038:	04c9      	lsls	r1, r1, #19
 800103a:	4311      	orrs	r1, r2
 800103c:	3b7f      	subs	r3, #127	@ 0x7f
 800103e:	002a      	movs	r2, r5
 8001040:	18e4      	adds	r4, r4, r3
 8001042:	464b      	mov	r3, r9
 8001044:	407a      	eors	r2, r7
 8001046:	4688      	mov	r8, r1
 8001048:	b2d2      	uxtb	r2, r2
 800104a:	2b0a      	cmp	r3, #10
 800104c:	dc75      	bgt.n	800113a <__aeabi_fmul+0x14e>
 800104e:	464b      	mov	r3, r9
 8001050:	2000      	movs	r0, #0
 8001052:	2b02      	cmp	r3, #2
 8001054:	dd0f      	ble.n	8001076 <__aeabi_fmul+0x8a>
 8001056:	4649      	mov	r1, r9
 8001058:	2301      	movs	r3, #1
 800105a:	408b      	lsls	r3, r1
 800105c:	21a6      	movs	r1, #166	@ 0xa6
 800105e:	00c9      	lsls	r1, r1, #3
 8001060:	420b      	tst	r3, r1
 8001062:	d169      	bne.n	8001138 <__aeabi_fmul+0x14c>
 8001064:	2190      	movs	r1, #144	@ 0x90
 8001066:	0089      	lsls	r1, r1, #2
 8001068:	420b      	tst	r3, r1
 800106a:	d000      	beq.n	800106e <__aeabi_fmul+0x82>
 800106c:	e100      	b.n	8001270 <__aeabi_fmul+0x284>
 800106e:	2188      	movs	r1, #136	@ 0x88
 8001070:	4219      	tst	r1, r3
 8001072:	d000      	beq.n	8001076 <__aeabi_fmul+0x8a>
 8001074:	e0f5      	b.n	8001262 <__aeabi_fmul+0x276>
 8001076:	4641      	mov	r1, r8
 8001078:	0409      	lsls	r1, r1, #16
 800107a:	0c09      	lsrs	r1, r1, #16
 800107c:	4643      	mov	r3, r8
 800107e:	0008      	movs	r0, r1
 8001080:	0c35      	lsrs	r5, r6, #16
 8001082:	0436      	lsls	r6, r6, #16
 8001084:	0c1b      	lsrs	r3, r3, #16
 8001086:	0c36      	lsrs	r6, r6, #16
 8001088:	4370      	muls	r0, r6
 800108a:	4369      	muls	r1, r5
 800108c:	435e      	muls	r6, r3
 800108e:	435d      	muls	r5, r3
 8001090:	1876      	adds	r6, r6, r1
 8001092:	0c03      	lsrs	r3, r0, #16
 8001094:	199b      	adds	r3, r3, r6
 8001096:	4299      	cmp	r1, r3
 8001098:	d903      	bls.n	80010a2 <__aeabi_fmul+0xb6>
 800109a:	2180      	movs	r1, #128	@ 0x80
 800109c:	0249      	lsls	r1, r1, #9
 800109e:	468c      	mov	ip, r1
 80010a0:	4465      	add	r5, ip
 80010a2:	0400      	lsls	r0, r0, #16
 80010a4:	0419      	lsls	r1, r3, #16
 80010a6:	0c00      	lsrs	r0, r0, #16
 80010a8:	1809      	adds	r1, r1, r0
 80010aa:	018e      	lsls	r6, r1, #6
 80010ac:	1e70      	subs	r0, r6, #1
 80010ae:	4186      	sbcs	r6, r0
 80010b0:	0c1b      	lsrs	r3, r3, #16
 80010b2:	0e89      	lsrs	r1, r1, #26
 80010b4:	195b      	adds	r3, r3, r5
 80010b6:	430e      	orrs	r6, r1
 80010b8:	019b      	lsls	r3, r3, #6
 80010ba:	431e      	orrs	r6, r3
 80010bc:	011b      	lsls	r3, r3, #4
 80010be:	d46c      	bmi.n	800119a <__aeabi_fmul+0x1ae>
 80010c0:	0023      	movs	r3, r4
 80010c2:	337f      	adds	r3, #127	@ 0x7f
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	dc00      	bgt.n	80010ca <__aeabi_fmul+0xde>
 80010c8:	e0b1      	b.n	800122e <__aeabi_fmul+0x242>
 80010ca:	0015      	movs	r5, r2
 80010cc:	0771      	lsls	r1, r6, #29
 80010ce:	d00b      	beq.n	80010e8 <__aeabi_fmul+0xfc>
 80010d0:	200f      	movs	r0, #15
 80010d2:	0021      	movs	r1, r4
 80010d4:	4030      	ands	r0, r6
 80010d6:	2804      	cmp	r0, #4
 80010d8:	d006      	beq.n	80010e8 <__aeabi_fmul+0xfc>
 80010da:	3604      	adds	r6, #4
 80010dc:	0132      	lsls	r2, r6, #4
 80010de:	d503      	bpl.n	80010e8 <__aeabi_fmul+0xfc>
 80010e0:	4b6e      	ldr	r3, [pc, #440]	@ (800129c <__aeabi_fmul+0x2b0>)
 80010e2:	401e      	ands	r6, r3
 80010e4:	000b      	movs	r3, r1
 80010e6:	3380      	adds	r3, #128	@ 0x80
 80010e8:	2bfe      	cmp	r3, #254	@ 0xfe
 80010ea:	dd00      	ble.n	80010ee <__aeabi_fmul+0x102>
 80010ec:	e0bd      	b.n	800126a <__aeabi_fmul+0x27e>
 80010ee:	01b2      	lsls	r2, r6, #6
 80010f0:	0a52      	lsrs	r2, r2, #9
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	e048      	b.n	8001188 <__aeabi_fmul+0x19c>
 80010f6:	2e00      	cmp	r6, #0
 80010f8:	d000      	beq.n	80010fc <__aeabi_fmul+0x110>
 80010fa:	e092      	b.n	8001222 <__aeabi_fmul+0x236>
 80010fc:	2308      	movs	r3, #8
 80010fe:	4699      	mov	r9, r3
 8001100:	3b06      	subs	r3, #6
 8001102:	469a      	mov	sl, r3
 8001104:	027b      	lsls	r3, r7, #9
 8001106:	0a5b      	lsrs	r3, r3, #9
 8001108:	4698      	mov	r8, r3
 800110a:	007b      	lsls	r3, r7, #1
 800110c:	24ff      	movs	r4, #255	@ 0xff
 800110e:	0e1b      	lsrs	r3, r3, #24
 8001110:	0fff      	lsrs	r7, r7, #31
 8001112:	2b00      	cmp	r3, #0
 8001114:	d18a      	bne.n	800102c <__aeabi_fmul+0x40>
 8001116:	4642      	mov	r2, r8
 8001118:	2a00      	cmp	r2, #0
 800111a:	d164      	bne.n	80011e6 <__aeabi_fmul+0x1fa>
 800111c:	4649      	mov	r1, r9
 800111e:	3201      	adds	r2, #1
 8001120:	4311      	orrs	r1, r2
 8001122:	4689      	mov	r9, r1
 8001124:	290a      	cmp	r1, #10
 8001126:	dc08      	bgt.n	800113a <__aeabi_fmul+0x14e>
 8001128:	407d      	eors	r5, r7
 800112a:	2001      	movs	r0, #1
 800112c:	b2ea      	uxtb	r2, r5
 800112e:	2902      	cmp	r1, #2
 8001130:	dc91      	bgt.n	8001056 <__aeabi_fmul+0x6a>
 8001132:	0015      	movs	r5, r2
 8001134:	2200      	movs	r2, #0
 8001136:	e027      	b.n	8001188 <__aeabi_fmul+0x19c>
 8001138:	0015      	movs	r5, r2
 800113a:	4653      	mov	r3, sl
 800113c:	2b02      	cmp	r3, #2
 800113e:	d100      	bne.n	8001142 <__aeabi_fmul+0x156>
 8001140:	e093      	b.n	800126a <__aeabi_fmul+0x27e>
 8001142:	2b03      	cmp	r3, #3
 8001144:	d01a      	beq.n	800117c <__aeabi_fmul+0x190>
 8001146:	2b01      	cmp	r3, #1
 8001148:	d12c      	bne.n	80011a4 <__aeabi_fmul+0x1b8>
 800114a:	2300      	movs	r3, #0
 800114c:	2200      	movs	r2, #0
 800114e:	e01b      	b.n	8001188 <__aeabi_fmul+0x19c>
 8001150:	4643      	mov	r3, r8
 8001152:	34ff      	adds	r4, #255	@ 0xff
 8001154:	2b00      	cmp	r3, #0
 8001156:	d055      	beq.n	8001204 <__aeabi_fmul+0x218>
 8001158:	2103      	movs	r1, #3
 800115a:	464b      	mov	r3, r9
 800115c:	430b      	orrs	r3, r1
 800115e:	0019      	movs	r1, r3
 8001160:	2b0a      	cmp	r3, #10
 8001162:	dc00      	bgt.n	8001166 <__aeabi_fmul+0x17a>
 8001164:	e092      	b.n	800128c <__aeabi_fmul+0x2a0>
 8001166:	2b0f      	cmp	r3, #15
 8001168:	d000      	beq.n	800116c <__aeabi_fmul+0x180>
 800116a:	e08c      	b.n	8001286 <__aeabi_fmul+0x29a>
 800116c:	2280      	movs	r2, #128	@ 0x80
 800116e:	03d2      	lsls	r2, r2, #15
 8001170:	4216      	tst	r6, r2
 8001172:	d003      	beq.n	800117c <__aeabi_fmul+0x190>
 8001174:	4643      	mov	r3, r8
 8001176:	4213      	tst	r3, r2
 8001178:	d100      	bne.n	800117c <__aeabi_fmul+0x190>
 800117a:	e07d      	b.n	8001278 <__aeabi_fmul+0x28c>
 800117c:	2280      	movs	r2, #128	@ 0x80
 800117e:	03d2      	lsls	r2, r2, #15
 8001180:	4332      	orrs	r2, r6
 8001182:	0252      	lsls	r2, r2, #9
 8001184:	0a52      	lsrs	r2, r2, #9
 8001186:	23ff      	movs	r3, #255	@ 0xff
 8001188:	05d8      	lsls	r0, r3, #23
 800118a:	07ed      	lsls	r5, r5, #31
 800118c:	4310      	orrs	r0, r2
 800118e:	4328      	orrs	r0, r5
 8001190:	bce0      	pop	{r5, r6, r7}
 8001192:	46ba      	mov	sl, r7
 8001194:	46b1      	mov	r9, r6
 8001196:	46a8      	mov	r8, r5
 8001198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800119a:	2301      	movs	r3, #1
 800119c:	0015      	movs	r5, r2
 800119e:	0871      	lsrs	r1, r6, #1
 80011a0:	401e      	ands	r6, r3
 80011a2:	430e      	orrs	r6, r1
 80011a4:	0023      	movs	r3, r4
 80011a6:	3380      	adds	r3, #128	@ 0x80
 80011a8:	1c61      	adds	r1, r4, #1
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	dd41      	ble.n	8001232 <__aeabi_fmul+0x246>
 80011ae:	0772      	lsls	r2, r6, #29
 80011b0:	d094      	beq.n	80010dc <__aeabi_fmul+0xf0>
 80011b2:	220f      	movs	r2, #15
 80011b4:	4032      	ands	r2, r6
 80011b6:	2a04      	cmp	r2, #4
 80011b8:	d000      	beq.n	80011bc <__aeabi_fmul+0x1d0>
 80011ba:	e78e      	b.n	80010da <__aeabi_fmul+0xee>
 80011bc:	e78e      	b.n	80010dc <__aeabi_fmul+0xf0>
 80011be:	2e00      	cmp	r6, #0
 80011c0:	d105      	bne.n	80011ce <__aeabi_fmul+0x1e2>
 80011c2:	2304      	movs	r3, #4
 80011c4:	4699      	mov	r9, r3
 80011c6:	3b03      	subs	r3, #3
 80011c8:	2400      	movs	r4, #0
 80011ca:	469a      	mov	sl, r3
 80011cc:	e726      	b.n	800101c <__aeabi_fmul+0x30>
 80011ce:	0030      	movs	r0, r6
 80011d0:	f002 fbea 	bl	80039a8 <__clzsi2>
 80011d4:	2476      	movs	r4, #118	@ 0x76
 80011d6:	1f43      	subs	r3, r0, #5
 80011d8:	409e      	lsls	r6, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	4264      	negs	r4, r4
 80011de:	4699      	mov	r9, r3
 80011e0:	469a      	mov	sl, r3
 80011e2:	1a24      	subs	r4, r4, r0
 80011e4:	e71a      	b.n	800101c <__aeabi_fmul+0x30>
 80011e6:	4640      	mov	r0, r8
 80011e8:	f002 fbde 	bl	80039a8 <__clzsi2>
 80011ec:	464b      	mov	r3, r9
 80011ee:	1a24      	subs	r4, r4, r0
 80011f0:	3c76      	subs	r4, #118	@ 0x76
 80011f2:	2b0a      	cmp	r3, #10
 80011f4:	dca1      	bgt.n	800113a <__aeabi_fmul+0x14e>
 80011f6:	4643      	mov	r3, r8
 80011f8:	3805      	subs	r0, #5
 80011fa:	4083      	lsls	r3, r0
 80011fc:	407d      	eors	r5, r7
 80011fe:	4698      	mov	r8, r3
 8001200:	b2ea      	uxtb	r2, r5
 8001202:	e724      	b.n	800104e <__aeabi_fmul+0x62>
 8001204:	464a      	mov	r2, r9
 8001206:	3302      	adds	r3, #2
 8001208:	4313      	orrs	r3, r2
 800120a:	002a      	movs	r2, r5
 800120c:	407a      	eors	r2, r7
 800120e:	b2d2      	uxtb	r2, r2
 8001210:	2b0a      	cmp	r3, #10
 8001212:	dc92      	bgt.n	800113a <__aeabi_fmul+0x14e>
 8001214:	4649      	mov	r1, r9
 8001216:	0015      	movs	r5, r2
 8001218:	2900      	cmp	r1, #0
 800121a:	d026      	beq.n	800126a <__aeabi_fmul+0x27e>
 800121c:	4699      	mov	r9, r3
 800121e:	2002      	movs	r0, #2
 8001220:	e719      	b.n	8001056 <__aeabi_fmul+0x6a>
 8001222:	230c      	movs	r3, #12
 8001224:	4699      	mov	r9, r3
 8001226:	3b09      	subs	r3, #9
 8001228:	24ff      	movs	r4, #255	@ 0xff
 800122a:	469a      	mov	sl, r3
 800122c:	e6f6      	b.n	800101c <__aeabi_fmul+0x30>
 800122e:	0015      	movs	r5, r2
 8001230:	0021      	movs	r1, r4
 8001232:	2201      	movs	r2, #1
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b1b      	cmp	r3, #27
 8001238:	dd00      	ble.n	800123c <__aeabi_fmul+0x250>
 800123a:	e786      	b.n	800114a <__aeabi_fmul+0x15e>
 800123c:	319e      	adds	r1, #158	@ 0x9e
 800123e:	0032      	movs	r2, r6
 8001240:	408e      	lsls	r6, r1
 8001242:	40da      	lsrs	r2, r3
 8001244:	1e73      	subs	r3, r6, #1
 8001246:	419e      	sbcs	r6, r3
 8001248:	4332      	orrs	r2, r6
 800124a:	0753      	lsls	r3, r2, #29
 800124c:	d004      	beq.n	8001258 <__aeabi_fmul+0x26c>
 800124e:	230f      	movs	r3, #15
 8001250:	4013      	ands	r3, r2
 8001252:	2b04      	cmp	r3, #4
 8001254:	d000      	beq.n	8001258 <__aeabi_fmul+0x26c>
 8001256:	3204      	adds	r2, #4
 8001258:	0153      	lsls	r3, r2, #5
 800125a:	d510      	bpl.n	800127e <__aeabi_fmul+0x292>
 800125c:	2301      	movs	r3, #1
 800125e:	2200      	movs	r2, #0
 8001260:	e792      	b.n	8001188 <__aeabi_fmul+0x19c>
 8001262:	003d      	movs	r5, r7
 8001264:	4646      	mov	r6, r8
 8001266:	4682      	mov	sl, r0
 8001268:	e767      	b.n	800113a <__aeabi_fmul+0x14e>
 800126a:	23ff      	movs	r3, #255	@ 0xff
 800126c:	2200      	movs	r2, #0
 800126e:	e78b      	b.n	8001188 <__aeabi_fmul+0x19c>
 8001270:	2280      	movs	r2, #128	@ 0x80
 8001272:	2500      	movs	r5, #0
 8001274:	03d2      	lsls	r2, r2, #15
 8001276:	e786      	b.n	8001186 <__aeabi_fmul+0x19a>
 8001278:	003d      	movs	r5, r7
 800127a:	431a      	orrs	r2, r3
 800127c:	e783      	b.n	8001186 <__aeabi_fmul+0x19a>
 800127e:	0192      	lsls	r2, r2, #6
 8001280:	2300      	movs	r3, #0
 8001282:	0a52      	lsrs	r2, r2, #9
 8001284:	e780      	b.n	8001188 <__aeabi_fmul+0x19c>
 8001286:	003d      	movs	r5, r7
 8001288:	4646      	mov	r6, r8
 800128a:	e777      	b.n	800117c <__aeabi_fmul+0x190>
 800128c:	002a      	movs	r2, r5
 800128e:	2301      	movs	r3, #1
 8001290:	407a      	eors	r2, r7
 8001292:	408b      	lsls	r3, r1
 8001294:	2003      	movs	r0, #3
 8001296:	b2d2      	uxtb	r2, r2
 8001298:	e6e9      	b.n	800106e <__aeabi_fmul+0x82>
 800129a:	46c0      	nop			@ (mov r8, r8)
 800129c:	f7ffffff 	.word	0xf7ffffff

080012a0 <__aeabi_fsub>:
 80012a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012a2:	4647      	mov	r7, r8
 80012a4:	46ce      	mov	lr, r9
 80012a6:	0243      	lsls	r3, r0, #9
 80012a8:	b580      	push	{r7, lr}
 80012aa:	0a5f      	lsrs	r7, r3, #9
 80012ac:	099b      	lsrs	r3, r3, #6
 80012ae:	0045      	lsls	r5, r0, #1
 80012b0:	004a      	lsls	r2, r1, #1
 80012b2:	469c      	mov	ip, r3
 80012b4:	024b      	lsls	r3, r1, #9
 80012b6:	0fc4      	lsrs	r4, r0, #31
 80012b8:	0fce      	lsrs	r6, r1, #31
 80012ba:	0e2d      	lsrs	r5, r5, #24
 80012bc:	0a58      	lsrs	r0, r3, #9
 80012be:	0e12      	lsrs	r2, r2, #24
 80012c0:	0999      	lsrs	r1, r3, #6
 80012c2:	2aff      	cmp	r2, #255	@ 0xff
 80012c4:	d06b      	beq.n	800139e <__aeabi_fsub+0xfe>
 80012c6:	2301      	movs	r3, #1
 80012c8:	405e      	eors	r6, r3
 80012ca:	1aab      	subs	r3, r5, r2
 80012cc:	42b4      	cmp	r4, r6
 80012ce:	d04b      	beq.n	8001368 <__aeabi_fsub+0xc8>
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	dc00      	bgt.n	80012d6 <__aeabi_fsub+0x36>
 80012d4:	e0ff      	b.n	80014d6 <__aeabi_fsub+0x236>
 80012d6:	2a00      	cmp	r2, #0
 80012d8:	d100      	bne.n	80012dc <__aeabi_fsub+0x3c>
 80012da:	e088      	b.n	80013ee <__aeabi_fsub+0x14e>
 80012dc:	2dff      	cmp	r5, #255	@ 0xff
 80012de:	d100      	bne.n	80012e2 <__aeabi_fsub+0x42>
 80012e0:	e0ef      	b.n	80014c2 <__aeabi_fsub+0x222>
 80012e2:	2280      	movs	r2, #128	@ 0x80
 80012e4:	04d2      	lsls	r2, r2, #19
 80012e6:	4311      	orrs	r1, r2
 80012e8:	2001      	movs	r0, #1
 80012ea:	2b1b      	cmp	r3, #27
 80012ec:	dc08      	bgt.n	8001300 <__aeabi_fsub+0x60>
 80012ee:	0008      	movs	r0, r1
 80012f0:	2220      	movs	r2, #32
 80012f2:	40d8      	lsrs	r0, r3
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	4099      	lsls	r1, r3
 80012f8:	000b      	movs	r3, r1
 80012fa:	1e5a      	subs	r2, r3, #1
 80012fc:	4193      	sbcs	r3, r2
 80012fe:	4318      	orrs	r0, r3
 8001300:	4663      	mov	r3, ip
 8001302:	1a1b      	subs	r3, r3, r0
 8001304:	469c      	mov	ip, r3
 8001306:	4663      	mov	r3, ip
 8001308:	015b      	lsls	r3, r3, #5
 800130a:	d400      	bmi.n	800130e <__aeabi_fsub+0x6e>
 800130c:	e0cd      	b.n	80014aa <__aeabi_fsub+0x20a>
 800130e:	4663      	mov	r3, ip
 8001310:	019f      	lsls	r7, r3, #6
 8001312:	09bf      	lsrs	r7, r7, #6
 8001314:	0038      	movs	r0, r7
 8001316:	f002 fb47 	bl	80039a8 <__clzsi2>
 800131a:	003b      	movs	r3, r7
 800131c:	3805      	subs	r0, #5
 800131e:	4083      	lsls	r3, r0
 8001320:	4285      	cmp	r5, r0
 8001322:	dc00      	bgt.n	8001326 <__aeabi_fsub+0x86>
 8001324:	e0a2      	b.n	800146c <__aeabi_fsub+0x1cc>
 8001326:	4ab7      	ldr	r2, [pc, #732]	@ (8001604 <__aeabi_fsub+0x364>)
 8001328:	1a2d      	subs	r5, r5, r0
 800132a:	401a      	ands	r2, r3
 800132c:	4694      	mov	ip, r2
 800132e:	075a      	lsls	r2, r3, #29
 8001330:	d100      	bne.n	8001334 <__aeabi_fsub+0x94>
 8001332:	e0c3      	b.n	80014bc <__aeabi_fsub+0x21c>
 8001334:	220f      	movs	r2, #15
 8001336:	4013      	ands	r3, r2
 8001338:	2b04      	cmp	r3, #4
 800133a:	d100      	bne.n	800133e <__aeabi_fsub+0x9e>
 800133c:	e0be      	b.n	80014bc <__aeabi_fsub+0x21c>
 800133e:	2304      	movs	r3, #4
 8001340:	4698      	mov	r8, r3
 8001342:	44c4      	add	ip, r8
 8001344:	4663      	mov	r3, ip
 8001346:	015b      	lsls	r3, r3, #5
 8001348:	d400      	bmi.n	800134c <__aeabi_fsub+0xac>
 800134a:	e0b7      	b.n	80014bc <__aeabi_fsub+0x21c>
 800134c:	1c68      	adds	r0, r5, #1
 800134e:	2dfe      	cmp	r5, #254	@ 0xfe
 8001350:	d000      	beq.n	8001354 <__aeabi_fsub+0xb4>
 8001352:	e0a5      	b.n	80014a0 <__aeabi_fsub+0x200>
 8001354:	20ff      	movs	r0, #255	@ 0xff
 8001356:	2200      	movs	r2, #0
 8001358:	05c0      	lsls	r0, r0, #23
 800135a:	4310      	orrs	r0, r2
 800135c:	07e4      	lsls	r4, r4, #31
 800135e:	4320      	orrs	r0, r4
 8001360:	bcc0      	pop	{r6, r7}
 8001362:	46b9      	mov	r9, r7
 8001364:	46b0      	mov	r8, r6
 8001366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001368:	2b00      	cmp	r3, #0
 800136a:	dc00      	bgt.n	800136e <__aeabi_fsub+0xce>
 800136c:	e1eb      	b.n	8001746 <__aeabi_fsub+0x4a6>
 800136e:	2a00      	cmp	r2, #0
 8001370:	d046      	beq.n	8001400 <__aeabi_fsub+0x160>
 8001372:	2dff      	cmp	r5, #255	@ 0xff
 8001374:	d100      	bne.n	8001378 <__aeabi_fsub+0xd8>
 8001376:	e0a4      	b.n	80014c2 <__aeabi_fsub+0x222>
 8001378:	2280      	movs	r2, #128	@ 0x80
 800137a:	04d2      	lsls	r2, r2, #19
 800137c:	4311      	orrs	r1, r2
 800137e:	2b1b      	cmp	r3, #27
 8001380:	dc00      	bgt.n	8001384 <__aeabi_fsub+0xe4>
 8001382:	e0fb      	b.n	800157c <__aeabi_fsub+0x2dc>
 8001384:	2305      	movs	r3, #5
 8001386:	4698      	mov	r8, r3
 8001388:	002b      	movs	r3, r5
 800138a:	44c4      	add	ip, r8
 800138c:	4662      	mov	r2, ip
 800138e:	08d7      	lsrs	r7, r2, #3
 8001390:	2bff      	cmp	r3, #255	@ 0xff
 8001392:	d100      	bne.n	8001396 <__aeabi_fsub+0xf6>
 8001394:	e095      	b.n	80014c2 <__aeabi_fsub+0x222>
 8001396:	027a      	lsls	r2, r7, #9
 8001398:	0a52      	lsrs	r2, r2, #9
 800139a:	b2d8      	uxtb	r0, r3
 800139c:	e7dc      	b.n	8001358 <__aeabi_fsub+0xb8>
 800139e:	002b      	movs	r3, r5
 80013a0:	3bff      	subs	r3, #255	@ 0xff
 80013a2:	4699      	mov	r9, r3
 80013a4:	2900      	cmp	r1, #0
 80013a6:	d118      	bne.n	80013da <__aeabi_fsub+0x13a>
 80013a8:	2301      	movs	r3, #1
 80013aa:	405e      	eors	r6, r3
 80013ac:	42b4      	cmp	r4, r6
 80013ae:	d100      	bne.n	80013b2 <__aeabi_fsub+0x112>
 80013b0:	e0ca      	b.n	8001548 <__aeabi_fsub+0x2a8>
 80013b2:	464b      	mov	r3, r9
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d02d      	beq.n	8001414 <__aeabi_fsub+0x174>
 80013b8:	2d00      	cmp	r5, #0
 80013ba:	d000      	beq.n	80013be <__aeabi_fsub+0x11e>
 80013bc:	e13c      	b.n	8001638 <__aeabi_fsub+0x398>
 80013be:	23ff      	movs	r3, #255	@ 0xff
 80013c0:	4664      	mov	r4, ip
 80013c2:	2c00      	cmp	r4, #0
 80013c4:	d100      	bne.n	80013c8 <__aeabi_fsub+0x128>
 80013c6:	e15f      	b.n	8001688 <__aeabi_fsub+0x3e8>
 80013c8:	1e5d      	subs	r5, r3, #1
 80013ca:	2b01      	cmp	r3, #1
 80013cc:	d100      	bne.n	80013d0 <__aeabi_fsub+0x130>
 80013ce:	e174      	b.n	80016ba <__aeabi_fsub+0x41a>
 80013d0:	0034      	movs	r4, r6
 80013d2:	2bff      	cmp	r3, #255	@ 0xff
 80013d4:	d074      	beq.n	80014c0 <__aeabi_fsub+0x220>
 80013d6:	002b      	movs	r3, r5
 80013d8:	e103      	b.n	80015e2 <__aeabi_fsub+0x342>
 80013da:	42b4      	cmp	r4, r6
 80013dc:	d100      	bne.n	80013e0 <__aeabi_fsub+0x140>
 80013de:	e09c      	b.n	800151a <__aeabi_fsub+0x27a>
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d017      	beq.n	8001414 <__aeabi_fsub+0x174>
 80013e4:	2d00      	cmp	r5, #0
 80013e6:	d0ea      	beq.n	80013be <__aeabi_fsub+0x11e>
 80013e8:	0007      	movs	r7, r0
 80013ea:	0034      	movs	r4, r6
 80013ec:	e06c      	b.n	80014c8 <__aeabi_fsub+0x228>
 80013ee:	2900      	cmp	r1, #0
 80013f0:	d0cc      	beq.n	800138c <__aeabi_fsub+0xec>
 80013f2:	1e5a      	subs	r2, r3, #1
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d02b      	beq.n	8001450 <__aeabi_fsub+0x1b0>
 80013f8:	2bff      	cmp	r3, #255	@ 0xff
 80013fa:	d062      	beq.n	80014c2 <__aeabi_fsub+0x222>
 80013fc:	0013      	movs	r3, r2
 80013fe:	e773      	b.n	80012e8 <__aeabi_fsub+0x48>
 8001400:	2900      	cmp	r1, #0
 8001402:	d0c3      	beq.n	800138c <__aeabi_fsub+0xec>
 8001404:	1e5a      	subs	r2, r3, #1
 8001406:	2b01      	cmp	r3, #1
 8001408:	d100      	bne.n	800140c <__aeabi_fsub+0x16c>
 800140a:	e11e      	b.n	800164a <__aeabi_fsub+0x3aa>
 800140c:	2bff      	cmp	r3, #255	@ 0xff
 800140e:	d058      	beq.n	80014c2 <__aeabi_fsub+0x222>
 8001410:	0013      	movs	r3, r2
 8001412:	e7b4      	b.n	800137e <__aeabi_fsub+0xde>
 8001414:	22fe      	movs	r2, #254	@ 0xfe
 8001416:	1c6b      	adds	r3, r5, #1
 8001418:	421a      	tst	r2, r3
 800141a:	d10d      	bne.n	8001438 <__aeabi_fsub+0x198>
 800141c:	2d00      	cmp	r5, #0
 800141e:	d060      	beq.n	80014e2 <__aeabi_fsub+0x242>
 8001420:	4663      	mov	r3, ip
 8001422:	2b00      	cmp	r3, #0
 8001424:	d000      	beq.n	8001428 <__aeabi_fsub+0x188>
 8001426:	e120      	b.n	800166a <__aeabi_fsub+0x3ca>
 8001428:	2900      	cmp	r1, #0
 800142a:	d000      	beq.n	800142e <__aeabi_fsub+0x18e>
 800142c:	e128      	b.n	8001680 <__aeabi_fsub+0x3e0>
 800142e:	2280      	movs	r2, #128	@ 0x80
 8001430:	2400      	movs	r4, #0
 8001432:	20ff      	movs	r0, #255	@ 0xff
 8001434:	03d2      	lsls	r2, r2, #15
 8001436:	e78f      	b.n	8001358 <__aeabi_fsub+0xb8>
 8001438:	4663      	mov	r3, ip
 800143a:	1a5f      	subs	r7, r3, r1
 800143c:	017b      	lsls	r3, r7, #5
 800143e:	d500      	bpl.n	8001442 <__aeabi_fsub+0x1a2>
 8001440:	e0fe      	b.n	8001640 <__aeabi_fsub+0x3a0>
 8001442:	2f00      	cmp	r7, #0
 8001444:	d000      	beq.n	8001448 <__aeabi_fsub+0x1a8>
 8001446:	e765      	b.n	8001314 <__aeabi_fsub+0x74>
 8001448:	2400      	movs	r4, #0
 800144a:	2000      	movs	r0, #0
 800144c:	2200      	movs	r2, #0
 800144e:	e783      	b.n	8001358 <__aeabi_fsub+0xb8>
 8001450:	4663      	mov	r3, ip
 8001452:	1a59      	subs	r1, r3, r1
 8001454:	014b      	lsls	r3, r1, #5
 8001456:	d400      	bmi.n	800145a <__aeabi_fsub+0x1ba>
 8001458:	e119      	b.n	800168e <__aeabi_fsub+0x3ee>
 800145a:	018f      	lsls	r7, r1, #6
 800145c:	09bf      	lsrs	r7, r7, #6
 800145e:	0038      	movs	r0, r7
 8001460:	f002 faa2 	bl	80039a8 <__clzsi2>
 8001464:	003b      	movs	r3, r7
 8001466:	3805      	subs	r0, #5
 8001468:	4083      	lsls	r3, r0
 800146a:	2501      	movs	r5, #1
 800146c:	2220      	movs	r2, #32
 800146e:	1b40      	subs	r0, r0, r5
 8001470:	3001      	adds	r0, #1
 8001472:	1a12      	subs	r2, r2, r0
 8001474:	0019      	movs	r1, r3
 8001476:	4093      	lsls	r3, r2
 8001478:	40c1      	lsrs	r1, r0
 800147a:	1e5a      	subs	r2, r3, #1
 800147c:	4193      	sbcs	r3, r2
 800147e:	4319      	orrs	r1, r3
 8001480:	468c      	mov	ip, r1
 8001482:	1e0b      	subs	r3, r1, #0
 8001484:	d0e1      	beq.n	800144a <__aeabi_fsub+0x1aa>
 8001486:	075b      	lsls	r3, r3, #29
 8001488:	d100      	bne.n	800148c <__aeabi_fsub+0x1ec>
 800148a:	e152      	b.n	8001732 <__aeabi_fsub+0x492>
 800148c:	230f      	movs	r3, #15
 800148e:	2500      	movs	r5, #0
 8001490:	400b      	ands	r3, r1
 8001492:	2b04      	cmp	r3, #4
 8001494:	d000      	beq.n	8001498 <__aeabi_fsub+0x1f8>
 8001496:	e752      	b.n	800133e <__aeabi_fsub+0x9e>
 8001498:	2001      	movs	r0, #1
 800149a:	014a      	lsls	r2, r1, #5
 800149c:	d400      	bmi.n	80014a0 <__aeabi_fsub+0x200>
 800149e:	e092      	b.n	80015c6 <__aeabi_fsub+0x326>
 80014a0:	b2c0      	uxtb	r0, r0
 80014a2:	4663      	mov	r3, ip
 80014a4:	019a      	lsls	r2, r3, #6
 80014a6:	0a52      	lsrs	r2, r2, #9
 80014a8:	e756      	b.n	8001358 <__aeabi_fsub+0xb8>
 80014aa:	4663      	mov	r3, ip
 80014ac:	075b      	lsls	r3, r3, #29
 80014ae:	d005      	beq.n	80014bc <__aeabi_fsub+0x21c>
 80014b0:	230f      	movs	r3, #15
 80014b2:	4662      	mov	r2, ip
 80014b4:	4013      	ands	r3, r2
 80014b6:	2b04      	cmp	r3, #4
 80014b8:	d000      	beq.n	80014bc <__aeabi_fsub+0x21c>
 80014ba:	e740      	b.n	800133e <__aeabi_fsub+0x9e>
 80014bc:	002b      	movs	r3, r5
 80014be:	e765      	b.n	800138c <__aeabi_fsub+0xec>
 80014c0:	0007      	movs	r7, r0
 80014c2:	2f00      	cmp	r7, #0
 80014c4:	d100      	bne.n	80014c8 <__aeabi_fsub+0x228>
 80014c6:	e745      	b.n	8001354 <__aeabi_fsub+0xb4>
 80014c8:	2280      	movs	r2, #128	@ 0x80
 80014ca:	03d2      	lsls	r2, r2, #15
 80014cc:	433a      	orrs	r2, r7
 80014ce:	0252      	lsls	r2, r2, #9
 80014d0:	20ff      	movs	r0, #255	@ 0xff
 80014d2:	0a52      	lsrs	r2, r2, #9
 80014d4:	e740      	b.n	8001358 <__aeabi_fsub+0xb8>
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d179      	bne.n	80015ce <__aeabi_fsub+0x32e>
 80014da:	22fe      	movs	r2, #254	@ 0xfe
 80014dc:	1c6b      	adds	r3, r5, #1
 80014de:	421a      	tst	r2, r3
 80014e0:	d1aa      	bne.n	8001438 <__aeabi_fsub+0x198>
 80014e2:	4663      	mov	r3, ip
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d100      	bne.n	80014ea <__aeabi_fsub+0x24a>
 80014e8:	e0f5      	b.n	80016d6 <__aeabi_fsub+0x436>
 80014ea:	2900      	cmp	r1, #0
 80014ec:	d100      	bne.n	80014f0 <__aeabi_fsub+0x250>
 80014ee:	e0d1      	b.n	8001694 <__aeabi_fsub+0x3f4>
 80014f0:	1a5f      	subs	r7, r3, r1
 80014f2:	2380      	movs	r3, #128	@ 0x80
 80014f4:	04db      	lsls	r3, r3, #19
 80014f6:	421f      	tst	r7, r3
 80014f8:	d100      	bne.n	80014fc <__aeabi_fsub+0x25c>
 80014fa:	e10e      	b.n	800171a <__aeabi_fsub+0x47a>
 80014fc:	4662      	mov	r2, ip
 80014fe:	2401      	movs	r4, #1
 8001500:	1a8a      	subs	r2, r1, r2
 8001502:	4694      	mov	ip, r2
 8001504:	2000      	movs	r0, #0
 8001506:	4034      	ands	r4, r6
 8001508:	2a00      	cmp	r2, #0
 800150a:	d100      	bne.n	800150e <__aeabi_fsub+0x26e>
 800150c:	e724      	b.n	8001358 <__aeabi_fsub+0xb8>
 800150e:	2001      	movs	r0, #1
 8001510:	421a      	tst	r2, r3
 8001512:	d1c6      	bne.n	80014a2 <__aeabi_fsub+0x202>
 8001514:	2300      	movs	r3, #0
 8001516:	08d7      	lsrs	r7, r2, #3
 8001518:	e73d      	b.n	8001396 <__aeabi_fsub+0xf6>
 800151a:	2b00      	cmp	r3, #0
 800151c:	d017      	beq.n	800154e <__aeabi_fsub+0x2ae>
 800151e:	2d00      	cmp	r5, #0
 8001520:	d000      	beq.n	8001524 <__aeabi_fsub+0x284>
 8001522:	e0af      	b.n	8001684 <__aeabi_fsub+0x3e4>
 8001524:	23ff      	movs	r3, #255	@ 0xff
 8001526:	4665      	mov	r5, ip
 8001528:	2d00      	cmp	r5, #0
 800152a:	d100      	bne.n	800152e <__aeabi_fsub+0x28e>
 800152c:	e0ad      	b.n	800168a <__aeabi_fsub+0x3ea>
 800152e:	1e5e      	subs	r6, r3, #1
 8001530:	2b01      	cmp	r3, #1
 8001532:	d100      	bne.n	8001536 <__aeabi_fsub+0x296>
 8001534:	e089      	b.n	800164a <__aeabi_fsub+0x3aa>
 8001536:	2bff      	cmp	r3, #255	@ 0xff
 8001538:	d0c2      	beq.n	80014c0 <__aeabi_fsub+0x220>
 800153a:	2e1b      	cmp	r6, #27
 800153c:	dc00      	bgt.n	8001540 <__aeabi_fsub+0x2a0>
 800153e:	e0ab      	b.n	8001698 <__aeabi_fsub+0x3f8>
 8001540:	1d4b      	adds	r3, r1, #5
 8001542:	469c      	mov	ip, r3
 8001544:	0013      	movs	r3, r2
 8001546:	e721      	b.n	800138c <__aeabi_fsub+0xec>
 8001548:	464b      	mov	r3, r9
 800154a:	2b00      	cmp	r3, #0
 800154c:	d170      	bne.n	8001630 <__aeabi_fsub+0x390>
 800154e:	22fe      	movs	r2, #254	@ 0xfe
 8001550:	1c6b      	adds	r3, r5, #1
 8001552:	421a      	tst	r2, r3
 8001554:	d15e      	bne.n	8001614 <__aeabi_fsub+0x374>
 8001556:	2d00      	cmp	r5, #0
 8001558:	d000      	beq.n	800155c <__aeabi_fsub+0x2bc>
 800155a:	e0c3      	b.n	80016e4 <__aeabi_fsub+0x444>
 800155c:	4663      	mov	r3, ip
 800155e:	2b00      	cmp	r3, #0
 8001560:	d100      	bne.n	8001564 <__aeabi_fsub+0x2c4>
 8001562:	e0d0      	b.n	8001706 <__aeabi_fsub+0x466>
 8001564:	2900      	cmp	r1, #0
 8001566:	d100      	bne.n	800156a <__aeabi_fsub+0x2ca>
 8001568:	e094      	b.n	8001694 <__aeabi_fsub+0x3f4>
 800156a:	000a      	movs	r2, r1
 800156c:	4462      	add	r2, ip
 800156e:	0153      	lsls	r3, r2, #5
 8001570:	d400      	bmi.n	8001574 <__aeabi_fsub+0x2d4>
 8001572:	e0d8      	b.n	8001726 <__aeabi_fsub+0x486>
 8001574:	0192      	lsls	r2, r2, #6
 8001576:	2001      	movs	r0, #1
 8001578:	0a52      	lsrs	r2, r2, #9
 800157a:	e6ed      	b.n	8001358 <__aeabi_fsub+0xb8>
 800157c:	0008      	movs	r0, r1
 800157e:	2220      	movs	r2, #32
 8001580:	40d8      	lsrs	r0, r3
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	4099      	lsls	r1, r3
 8001586:	000b      	movs	r3, r1
 8001588:	1e5a      	subs	r2, r3, #1
 800158a:	4193      	sbcs	r3, r2
 800158c:	4303      	orrs	r3, r0
 800158e:	449c      	add	ip, r3
 8001590:	4663      	mov	r3, ip
 8001592:	015b      	lsls	r3, r3, #5
 8001594:	d589      	bpl.n	80014aa <__aeabi_fsub+0x20a>
 8001596:	3501      	adds	r5, #1
 8001598:	2dff      	cmp	r5, #255	@ 0xff
 800159a:	d100      	bne.n	800159e <__aeabi_fsub+0x2fe>
 800159c:	e6da      	b.n	8001354 <__aeabi_fsub+0xb4>
 800159e:	4662      	mov	r2, ip
 80015a0:	2301      	movs	r3, #1
 80015a2:	4919      	ldr	r1, [pc, #100]	@ (8001608 <__aeabi_fsub+0x368>)
 80015a4:	4013      	ands	r3, r2
 80015a6:	0852      	lsrs	r2, r2, #1
 80015a8:	400a      	ands	r2, r1
 80015aa:	431a      	orrs	r2, r3
 80015ac:	0013      	movs	r3, r2
 80015ae:	4694      	mov	ip, r2
 80015b0:	075b      	lsls	r3, r3, #29
 80015b2:	d004      	beq.n	80015be <__aeabi_fsub+0x31e>
 80015b4:	230f      	movs	r3, #15
 80015b6:	4013      	ands	r3, r2
 80015b8:	2b04      	cmp	r3, #4
 80015ba:	d000      	beq.n	80015be <__aeabi_fsub+0x31e>
 80015bc:	e6bf      	b.n	800133e <__aeabi_fsub+0x9e>
 80015be:	4663      	mov	r3, ip
 80015c0:	015b      	lsls	r3, r3, #5
 80015c2:	d500      	bpl.n	80015c6 <__aeabi_fsub+0x326>
 80015c4:	e6c2      	b.n	800134c <__aeabi_fsub+0xac>
 80015c6:	4663      	mov	r3, ip
 80015c8:	08df      	lsrs	r7, r3, #3
 80015ca:	002b      	movs	r3, r5
 80015cc:	e6e3      	b.n	8001396 <__aeabi_fsub+0xf6>
 80015ce:	1b53      	subs	r3, r2, r5
 80015d0:	2d00      	cmp	r5, #0
 80015d2:	d100      	bne.n	80015d6 <__aeabi_fsub+0x336>
 80015d4:	e6f4      	b.n	80013c0 <__aeabi_fsub+0x120>
 80015d6:	2080      	movs	r0, #128	@ 0x80
 80015d8:	4664      	mov	r4, ip
 80015da:	04c0      	lsls	r0, r0, #19
 80015dc:	4304      	orrs	r4, r0
 80015de:	46a4      	mov	ip, r4
 80015e0:	0034      	movs	r4, r6
 80015e2:	2001      	movs	r0, #1
 80015e4:	2b1b      	cmp	r3, #27
 80015e6:	dc09      	bgt.n	80015fc <__aeabi_fsub+0x35c>
 80015e8:	2520      	movs	r5, #32
 80015ea:	4660      	mov	r0, ip
 80015ec:	40d8      	lsrs	r0, r3
 80015ee:	1aeb      	subs	r3, r5, r3
 80015f0:	4665      	mov	r5, ip
 80015f2:	409d      	lsls	r5, r3
 80015f4:	002b      	movs	r3, r5
 80015f6:	1e5d      	subs	r5, r3, #1
 80015f8:	41ab      	sbcs	r3, r5
 80015fa:	4318      	orrs	r0, r3
 80015fc:	1a0b      	subs	r3, r1, r0
 80015fe:	469c      	mov	ip, r3
 8001600:	0015      	movs	r5, r2
 8001602:	e680      	b.n	8001306 <__aeabi_fsub+0x66>
 8001604:	fbffffff 	.word	0xfbffffff
 8001608:	7dffffff 	.word	0x7dffffff
 800160c:	22fe      	movs	r2, #254	@ 0xfe
 800160e:	1c6b      	adds	r3, r5, #1
 8001610:	4213      	tst	r3, r2
 8001612:	d0a3      	beq.n	800155c <__aeabi_fsub+0x2bc>
 8001614:	2bff      	cmp	r3, #255	@ 0xff
 8001616:	d100      	bne.n	800161a <__aeabi_fsub+0x37a>
 8001618:	e69c      	b.n	8001354 <__aeabi_fsub+0xb4>
 800161a:	4461      	add	r1, ip
 800161c:	0849      	lsrs	r1, r1, #1
 800161e:	074a      	lsls	r2, r1, #29
 8001620:	d049      	beq.n	80016b6 <__aeabi_fsub+0x416>
 8001622:	220f      	movs	r2, #15
 8001624:	400a      	ands	r2, r1
 8001626:	2a04      	cmp	r2, #4
 8001628:	d045      	beq.n	80016b6 <__aeabi_fsub+0x416>
 800162a:	1d0a      	adds	r2, r1, #4
 800162c:	4694      	mov	ip, r2
 800162e:	e6ad      	b.n	800138c <__aeabi_fsub+0xec>
 8001630:	2d00      	cmp	r5, #0
 8001632:	d100      	bne.n	8001636 <__aeabi_fsub+0x396>
 8001634:	e776      	b.n	8001524 <__aeabi_fsub+0x284>
 8001636:	e68d      	b.n	8001354 <__aeabi_fsub+0xb4>
 8001638:	0034      	movs	r4, r6
 800163a:	20ff      	movs	r0, #255	@ 0xff
 800163c:	2200      	movs	r2, #0
 800163e:	e68b      	b.n	8001358 <__aeabi_fsub+0xb8>
 8001640:	4663      	mov	r3, ip
 8001642:	2401      	movs	r4, #1
 8001644:	1acf      	subs	r7, r1, r3
 8001646:	4034      	ands	r4, r6
 8001648:	e664      	b.n	8001314 <__aeabi_fsub+0x74>
 800164a:	4461      	add	r1, ip
 800164c:	014b      	lsls	r3, r1, #5
 800164e:	d56d      	bpl.n	800172c <__aeabi_fsub+0x48c>
 8001650:	0848      	lsrs	r0, r1, #1
 8001652:	4944      	ldr	r1, [pc, #272]	@ (8001764 <__aeabi_fsub+0x4c4>)
 8001654:	4001      	ands	r1, r0
 8001656:	0743      	lsls	r3, r0, #29
 8001658:	d02c      	beq.n	80016b4 <__aeabi_fsub+0x414>
 800165a:	230f      	movs	r3, #15
 800165c:	4003      	ands	r3, r0
 800165e:	2b04      	cmp	r3, #4
 8001660:	d028      	beq.n	80016b4 <__aeabi_fsub+0x414>
 8001662:	1d0b      	adds	r3, r1, #4
 8001664:	469c      	mov	ip, r3
 8001666:	2302      	movs	r3, #2
 8001668:	e690      	b.n	800138c <__aeabi_fsub+0xec>
 800166a:	2900      	cmp	r1, #0
 800166c:	d100      	bne.n	8001670 <__aeabi_fsub+0x3d0>
 800166e:	e72b      	b.n	80014c8 <__aeabi_fsub+0x228>
 8001670:	2380      	movs	r3, #128	@ 0x80
 8001672:	03db      	lsls	r3, r3, #15
 8001674:	429f      	cmp	r7, r3
 8001676:	d200      	bcs.n	800167a <__aeabi_fsub+0x3da>
 8001678:	e726      	b.n	80014c8 <__aeabi_fsub+0x228>
 800167a:	4298      	cmp	r0, r3
 800167c:	d300      	bcc.n	8001680 <__aeabi_fsub+0x3e0>
 800167e:	e723      	b.n	80014c8 <__aeabi_fsub+0x228>
 8001680:	2401      	movs	r4, #1
 8001682:	4034      	ands	r4, r6
 8001684:	0007      	movs	r7, r0
 8001686:	e71f      	b.n	80014c8 <__aeabi_fsub+0x228>
 8001688:	0034      	movs	r4, r6
 800168a:	468c      	mov	ip, r1
 800168c:	e67e      	b.n	800138c <__aeabi_fsub+0xec>
 800168e:	2301      	movs	r3, #1
 8001690:	08cf      	lsrs	r7, r1, #3
 8001692:	e680      	b.n	8001396 <__aeabi_fsub+0xf6>
 8001694:	2300      	movs	r3, #0
 8001696:	e67e      	b.n	8001396 <__aeabi_fsub+0xf6>
 8001698:	2020      	movs	r0, #32
 800169a:	4665      	mov	r5, ip
 800169c:	1b80      	subs	r0, r0, r6
 800169e:	4085      	lsls	r5, r0
 80016a0:	4663      	mov	r3, ip
 80016a2:	0028      	movs	r0, r5
 80016a4:	40f3      	lsrs	r3, r6
 80016a6:	1e45      	subs	r5, r0, #1
 80016a8:	41a8      	sbcs	r0, r5
 80016aa:	4303      	orrs	r3, r0
 80016ac:	469c      	mov	ip, r3
 80016ae:	0015      	movs	r5, r2
 80016b0:	448c      	add	ip, r1
 80016b2:	e76d      	b.n	8001590 <__aeabi_fsub+0x2f0>
 80016b4:	2302      	movs	r3, #2
 80016b6:	08cf      	lsrs	r7, r1, #3
 80016b8:	e66d      	b.n	8001396 <__aeabi_fsub+0xf6>
 80016ba:	1b0f      	subs	r7, r1, r4
 80016bc:	017b      	lsls	r3, r7, #5
 80016be:	d528      	bpl.n	8001712 <__aeabi_fsub+0x472>
 80016c0:	01bf      	lsls	r7, r7, #6
 80016c2:	09bf      	lsrs	r7, r7, #6
 80016c4:	0038      	movs	r0, r7
 80016c6:	f002 f96f 	bl	80039a8 <__clzsi2>
 80016ca:	003b      	movs	r3, r7
 80016cc:	3805      	subs	r0, #5
 80016ce:	4083      	lsls	r3, r0
 80016d0:	0034      	movs	r4, r6
 80016d2:	2501      	movs	r5, #1
 80016d4:	e6ca      	b.n	800146c <__aeabi_fsub+0x1cc>
 80016d6:	2900      	cmp	r1, #0
 80016d8:	d100      	bne.n	80016dc <__aeabi_fsub+0x43c>
 80016da:	e6b5      	b.n	8001448 <__aeabi_fsub+0x1a8>
 80016dc:	2401      	movs	r4, #1
 80016de:	0007      	movs	r7, r0
 80016e0:	4034      	ands	r4, r6
 80016e2:	e658      	b.n	8001396 <__aeabi_fsub+0xf6>
 80016e4:	4663      	mov	r3, ip
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d100      	bne.n	80016ec <__aeabi_fsub+0x44c>
 80016ea:	e6e9      	b.n	80014c0 <__aeabi_fsub+0x220>
 80016ec:	2900      	cmp	r1, #0
 80016ee:	d100      	bne.n	80016f2 <__aeabi_fsub+0x452>
 80016f0:	e6ea      	b.n	80014c8 <__aeabi_fsub+0x228>
 80016f2:	2380      	movs	r3, #128	@ 0x80
 80016f4:	03db      	lsls	r3, r3, #15
 80016f6:	429f      	cmp	r7, r3
 80016f8:	d200      	bcs.n	80016fc <__aeabi_fsub+0x45c>
 80016fa:	e6e5      	b.n	80014c8 <__aeabi_fsub+0x228>
 80016fc:	4298      	cmp	r0, r3
 80016fe:	d300      	bcc.n	8001702 <__aeabi_fsub+0x462>
 8001700:	e6e2      	b.n	80014c8 <__aeabi_fsub+0x228>
 8001702:	0007      	movs	r7, r0
 8001704:	e6e0      	b.n	80014c8 <__aeabi_fsub+0x228>
 8001706:	2900      	cmp	r1, #0
 8001708:	d100      	bne.n	800170c <__aeabi_fsub+0x46c>
 800170a:	e69e      	b.n	800144a <__aeabi_fsub+0x1aa>
 800170c:	2300      	movs	r3, #0
 800170e:	08cf      	lsrs	r7, r1, #3
 8001710:	e641      	b.n	8001396 <__aeabi_fsub+0xf6>
 8001712:	0034      	movs	r4, r6
 8001714:	2301      	movs	r3, #1
 8001716:	08ff      	lsrs	r7, r7, #3
 8001718:	e63d      	b.n	8001396 <__aeabi_fsub+0xf6>
 800171a:	2f00      	cmp	r7, #0
 800171c:	d100      	bne.n	8001720 <__aeabi_fsub+0x480>
 800171e:	e693      	b.n	8001448 <__aeabi_fsub+0x1a8>
 8001720:	2300      	movs	r3, #0
 8001722:	08ff      	lsrs	r7, r7, #3
 8001724:	e637      	b.n	8001396 <__aeabi_fsub+0xf6>
 8001726:	2300      	movs	r3, #0
 8001728:	08d7      	lsrs	r7, r2, #3
 800172a:	e634      	b.n	8001396 <__aeabi_fsub+0xf6>
 800172c:	2301      	movs	r3, #1
 800172e:	08cf      	lsrs	r7, r1, #3
 8001730:	e631      	b.n	8001396 <__aeabi_fsub+0xf6>
 8001732:	2280      	movs	r2, #128	@ 0x80
 8001734:	000b      	movs	r3, r1
 8001736:	04d2      	lsls	r2, r2, #19
 8001738:	2001      	movs	r0, #1
 800173a:	4013      	ands	r3, r2
 800173c:	4211      	tst	r1, r2
 800173e:	d000      	beq.n	8001742 <__aeabi_fsub+0x4a2>
 8001740:	e6ae      	b.n	80014a0 <__aeabi_fsub+0x200>
 8001742:	08cf      	lsrs	r7, r1, #3
 8001744:	e627      	b.n	8001396 <__aeabi_fsub+0xf6>
 8001746:	2b00      	cmp	r3, #0
 8001748:	d100      	bne.n	800174c <__aeabi_fsub+0x4ac>
 800174a:	e75f      	b.n	800160c <__aeabi_fsub+0x36c>
 800174c:	1b56      	subs	r6, r2, r5
 800174e:	2d00      	cmp	r5, #0
 8001750:	d101      	bne.n	8001756 <__aeabi_fsub+0x4b6>
 8001752:	0033      	movs	r3, r6
 8001754:	e6e7      	b.n	8001526 <__aeabi_fsub+0x286>
 8001756:	2380      	movs	r3, #128	@ 0x80
 8001758:	4660      	mov	r0, ip
 800175a:	04db      	lsls	r3, r3, #19
 800175c:	4318      	orrs	r0, r3
 800175e:	4684      	mov	ip, r0
 8001760:	e6eb      	b.n	800153a <__aeabi_fsub+0x29a>
 8001762:	46c0      	nop			@ (mov r8, r8)
 8001764:	7dffffff 	.word	0x7dffffff

08001768 <__aeabi_f2iz>:
 8001768:	0241      	lsls	r1, r0, #9
 800176a:	0042      	lsls	r2, r0, #1
 800176c:	0fc3      	lsrs	r3, r0, #31
 800176e:	0a49      	lsrs	r1, r1, #9
 8001770:	2000      	movs	r0, #0
 8001772:	0e12      	lsrs	r2, r2, #24
 8001774:	2a7e      	cmp	r2, #126	@ 0x7e
 8001776:	dd03      	ble.n	8001780 <__aeabi_f2iz+0x18>
 8001778:	2a9d      	cmp	r2, #157	@ 0x9d
 800177a:	dd02      	ble.n	8001782 <__aeabi_f2iz+0x1a>
 800177c:	4a09      	ldr	r2, [pc, #36]	@ (80017a4 <__aeabi_f2iz+0x3c>)
 800177e:	1898      	adds	r0, r3, r2
 8001780:	4770      	bx	lr
 8001782:	2080      	movs	r0, #128	@ 0x80
 8001784:	0400      	lsls	r0, r0, #16
 8001786:	4301      	orrs	r1, r0
 8001788:	2a95      	cmp	r2, #149	@ 0x95
 800178a:	dc07      	bgt.n	800179c <__aeabi_f2iz+0x34>
 800178c:	2096      	movs	r0, #150	@ 0x96
 800178e:	1a82      	subs	r2, r0, r2
 8001790:	40d1      	lsrs	r1, r2
 8001792:	4248      	negs	r0, r1
 8001794:	2b00      	cmp	r3, #0
 8001796:	d1f3      	bne.n	8001780 <__aeabi_f2iz+0x18>
 8001798:	0008      	movs	r0, r1
 800179a:	e7f1      	b.n	8001780 <__aeabi_f2iz+0x18>
 800179c:	3a96      	subs	r2, #150	@ 0x96
 800179e:	4091      	lsls	r1, r2
 80017a0:	e7f7      	b.n	8001792 <__aeabi_f2iz+0x2a>
 80017a2:	46c0      	nop			@ (mov r8, r8)
 80017a4:	7fffffff 	.word	0x7fffffff

080017a8 <__aeabi_i2f>:
 80017a8:	b570      	push	{r4, r5, r6, lr}
 80017aa:	2800      	cmp	r0, #0
 80017ac:	d012      	beq.n	80017d4 <__aeabi_i2f+0x2c>
 80017ae:	17c3      	asrs	r3, r0, #31
 80017b0:	18c5      	adds	r5, r0, r3
 80017b2:	405d      	eors	r5, r3
 80017b4:	0fc4      	lsrs	r4, r0, #31
 80017b6:	0028      	movs	r0, r5
 80017b8:	f002 f8f6 	bl	80039a8 <__clzsi2>
 80017bc:	239e      	movs	r3, #158	@ 0x9e
 80017be:	1a1b      	subs	r3, r3, r0
 80017c0:	2b96      	cmp	r3, #150	@ 0x96
 80017c2:	dc0f      	bgt.n	80017e4 <__aeabi_i2f+0x3c>
 80017c4:	2808      	cmp	r0, #8
 80017c6:	d038      	beq.n	800183a <__aeabi_i2f+0x92>
 80017c8:	3808      	subs	r0, #8
 80017ca:	4085      	lsls	r5, r0
 80017cc:	026d      	lsls	r5, r5, #9
 80017ce:	0a6d      	lsrs	r5, r5, #9
 80017d0:	b2d8      	uxtb	r0, r3
 80017d2:	e002      	b.n	80017da <__aeabi_i2f+0x32>
 80017d4:	2400      	movs	r4, #0
 80017d6:	2000      	movs	r0, #0
 80017d8:	2500      	movs	r5, #0
 80017da:	05c0      	lsls	r0, r0, #23
 80017dc:	4328      	orrs	r0, r5
 80017de:	07e4      	lsls	r4, r4, #31
 80017e0:	4320      	orrs	r0, r4
 80017e2:	bd70      	pop	{r4, r5, r6, pc}
 80017e4:	2b99      	cmp	r3, #153	@ 0x99
 80017e6:	dc14      	bgt.n	8001812 <__aeabi_i2f+0x6a>
 80017e8:	1f42      	subs	r2, r0, #5
 80017ea:	4095      	lsls	r5, r2
 80017ec:	002a      	movs	r2, r5
 80017ee:	4915      	ldr	r1, [pc, #84]	@ (8001844 <__aeabi_i2f+0x9c>)
 80017f0:	4011      	ands	r1, r2
 80017f2:	0755      	lsls	r5, r2, #29
 80017f4:	d01c      	beq.n	8001830 <__aeabi_i2f+0x88>
 80017f6:	250f      	movs	r5, #15
 80017f8:	402a      	ands	r2, r5
 80017fa:	2a04      	cmp	r2, #4
 80017fc:	d018      	beq.n	8001830 <__aeabi_i2f+0x88>
 80017fe:	3104      	adds	r1, #4
 8001800:	08ca      	lsrs	r2, r1, #3
 8001802:	0149      	lsls	r1, r1, #5
 8001804:	d515      	bpl.n	8001832 <__aeabi_i2f+0x8a>
 8001806:	239f      	movs	r3, #159	@ 0x9f
 8001808:	0252      	lsls	r2, r2, #9
 800180a:	1a18      	subs	r0, r3, r0
 800180c:	0a55      	lsrs	r5, r2, #9
 800180e:	b2c0      	uxtb	r0, r0
 8001810:	e7e3      	b.n	80017da <__aeabi_i2f+0x32>
 8001812:	2205      	movs	r2, #5
 8001814:	0029      	movs	r1, r5
 8001816:	1a12      	subs	r2, r2, r0
 8001818:	40d1      	lsrs	r1, r2
 800181a:	0002      	movs	r2, r0
 800181c:	321b      	adds	r2, #27
 800181e:	4095      	lsls	r5, r2
 8001820:	002a      	movs	r2, r5
 8001822:	1e55      	subs	r5, r2, #1
 8001824:	41aa      	sbcs	r2, r5
 8001826:	430a      	orrs	r2, r1
 8001828:	4906      	ldr	r1, [pc, #24]	@ (8001844 <__aeabi_i2f+0x9c>)
 800182a:	4011      	ands	r1, r2
 800182c:	0755      	lsls	r5, r2, #29
 800182e:	d1e2      	bne.n	80017f6 <__aeabi_i2f+0x4e>
 8001830:	08ca      	lsrs	r2, r1, #3
 8001832:	0252      	lsls	r2, r2, #9
 8001834:	0a55      	lsrs	r5, r2, #9
 8001836:	b2d8      	uxtb	r0, r3
 8001838:	e7cf      	b.n	80017da <__aeabi_i2f+0x32>
 800183a:	026d      	lsls	r5, r5, #9
 800183c:	0a6d      	lsrs	r5, r5, #9
 800183e:	308e      	adds	r0, #142	@ 0x8e
 8001840:	e7cb      	b.n	80017da <__aeabi_i2f+0x32>
 8001842:	46c0      	nop			@ (mov r8, r8)
 8001844:	fbffffff 	.word	0xfbffffff

08001848 <__aeabi_ui2f>:
 8001848:	b510      	push	{r4, lr}
 800184a:	1e04      	subs	r4, r0, #0
 800184c:	d00d      	beq.n	800186a <__aeabi_ui2f+0x22>
 800184e:	f002 f8ab 	bl	80039a8 <__clzsi2>
 8001852:	239e      	movs	r3, #158	@ 0x9e
 8001854:	1a1b      	subs	r3, r3, r0
 8001856:	2b96      	cmp	r3, #150	@ 0x96
 8001858:	dc0c      	bgt.n	8001874 <__aeabi_ui2f+0x2c>
 800185a:	2808      	cmp	r0, #8
 800185c:	d034      	beq.n	80018c8 <__aeabi_ui2f+0x80>
 800185e:	3808      	subs	r0, #8
 8001860:	4084      	lsls	r4, r0
 8001862:	0264      	lsls	r4, r4, #9
 8001864:	0a64      	lsrs	r4, r4, #9
 8001866:	b2d8      	uxtb	r0, r3
 8001868:	e001      	b.n	800186e <__aeabi_ui2f+0x26>
 800186a:	2000      	movs	r0, #0
 800186c:	2400      	movs	r4, #0
 800186e:	05c0      	lsls	r0, r0, #23
 8001870:	4320      	orrs	r0, r4
 8001872:	bd10      	pop	{r4, pc}
 8001874:	2b99      	cmp	r3, #153	@ 0x99
 8001876:	dc13      	bgt.n	80018a0 <__aeabi_ui2f+0x58>
 8001878:	1f42      	subs	r2, r0, #5
 800187a:	4094      	lsls	r4, r2
 800187c:	4a14      	ldr	r2, [pc, #80]	@ (80018d0 <__aeabi_ui2f+0x88>)
 800187e:	4022      	ands	r2, r4
 8001880:	0761      	lsls	r1, r4, #29
 8001882:	d01c      	beq.n	80018be <__aeabi_ui2f+0x76>
 8001884:	210f      	movs	r1, #15
 8001886:	4021      	ands	r1, r4
 8001888:	2904      	cmp	r1, #4
 800188a:	d018      	beq.n	80018be <__aeabi_ui2f+0x76>
 800188c:	3204      	adds	r2, #4
 800188e:	08d4      	lsrs	r4, r2, #3
 8001890:	0152      	lsls	r2, r2, #5
 8001892:	d515      	bpl.n	80018c0 <__aeabi_ui2f+0x78>
 8001894:	239f      	movs	r3, #159	@ 0x9f
 8001896:	0264      	lsls	r4, r4, #9
 8001898:	1a18      	subs	r0, r3, r0
 800189a:	0a64      	lsrs	r4, r4, #9
 800189c:	b2c0      	uxtb	r0, r0
 800189e:	e7e6      	b.n	800186e <__aeabi_ui2f+0x26>
 80018a0:	0002      	movs	r2, r0
 80018a2:	0021      	movs	r1, r4
 80018a4:	321b      	adds	r2, #27
 80018a6:	4091      	lsls	r1, r2
 80018a8:	000a      	movs	r2, r1
 80018aa:	1e51      	subs	r1, r2, #1
 80018ac:	418a      	sbcs	r2, r1
 80018ae:	2105      	movs	r1, #5
 80018b0:	1a09      	subs	r1, r1, r0
 80018b2:	40cc      	lsrs	r4, r1
 80018b4:	4314      	orrs	r4, r2
 80018b6:	4a06      	ldr	r2, [pc, #24]	@ (80018d0 <__aeabi_ui2f+0x88>)
 80018b8:	4022      	ands	r2, r4
 80018ba:	0761      	lsls	r1, r4, #29
 80018bc:	d1e2      	bne.n	8001884 <__aeabi_ui2f+0x3c>
 80018be:	08d4      	lsrs	r4, r2, #3
 80018c0:	0264      	lsls	r4, r4, #9
 80018c2:	0a64      	lsrs	r4, r4, #9
 80018c4:	b2d8      	uxtb	r0, r3
 80018c6:	e7d2      	b.n	800186e <__aeabi_ui2f+0x26>
 80018c8:	0264      	lsls	r4, r4, #9
 80018ca:	0a64      	lsrs	r4, r4, #9
 80018cc:	308e      	adds	r0, #142	@ 0x8e
 80018ce:	e7ce      	b.n	800186e <__aeabi_ui2f+0x26>
 80018d0:	fbffffff 	.word	0xfbffffff

080018d4 <__aeabi_dadd>:
 80018d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018d6:	464f      	mov	r7, r9
 80018d8:	4646      	mov	r6, r8
 80018da:	46d6      	mov	lr, sl
 80018dc:	b5c0      	push	{r6, r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	9000      	str	r0, [sp, #0]
 80018e2:	9101      	str	r1, [sp, #4]
 80018e4:	030e      	lsls	r6, r1, #12
 80018e6:	004c      	lsls	r4, r1, #1
 80018e8:	0fcd      	lsrs	r5, r1, #31
 80018ea:	0a71      	lsrs	r1, r6, #9
 80018ec:	9e00      	ldr	r6, [sp, #0]
 80018ee:	005f      	lsls	r7, r3, #1
 80018f0:	0f76      	lsrs	r6, r6, #29
 80018f2:	430e      	orrs	r6, r1
 80018f4:	9900      	ldr	r1, [sp, #0]
 80018f6:	9200      	str	r2, [sp, #0]
 80018f8:	9301      	str	r3, [sp, #4]
 80018fa:	00c9      	lsls	r1, r1, #3
 80018fc:	4689      	mov	r9, r1
 80018fe:	0319      	lsls	r1, r3, #12
 8001900:	0d7b      	lsrs	r3, r7, #21
 8001902:	4698      	mov	r8, r3
 8001904:	9b01      	ldr	r3, [sp, #4]
 8001906:	0a49      	lsrs	r1, r1, #9
 8001908:	0fdb      	lsrs	r3, r3, #31
 800190a:	469c      	mov	ip, r3
 800190c:	9b00      	ldr	r3, [sp, #0]
 800190e:	9a00      	ldr	r2, [sp, #0]
 8001910:	0f5b      	lsrs	r3, r3, #29
 8001912:	430b      	orrs	r3, r1
 8001914:	4641      	mov	r1, r8
 8001916:	0d64      	lsrs	r4, r4, #21
 8001918:	00d2      	lsls	r2, r2, #3
 800191a:	1a61      	subs	r1, r4, r1
 800191c:	4565      	cmp	r5, ip
 800191e:	d100      	bne.n	8001922 <__aeabi_dadd+0x4e>
 8001920:	e0a6      	b.n	8001a70 <__aeabi_dadd+0x19c>
 8001922:	2900      	cmp	r1, #0
 8001924:	dd72      	ble.n	8001a0c <__aeabi_dadd+0x138>
 8001926:	4647      	mov	r7, r8
 8001928:	2f00      	cmp	r7, #0
 800192a:	d100      	bne.n	800192e <__aeabi_dadd+0x5a>
 800192c:	e0dd      	b.n	8001aea <__aeabi_dadd+0x216>
 800192e:	4fcc      	ldr	r7, [pc, #816]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001930:	42bc      	cmp	r4, r7
 8001932:	d100      	bne.n	8001936 <__aeabi_dadd+0x62>
 8001934:	e19a      	b.n	8001c6c <__aeabi_dadd+0x398>
 8001936:	2701      	movs	r7, #1
 8001938:	2938      	cmp	r1, #56	@ 0x38
 800193a:	dc17      	bgt.n	800196c <__aeabi_dadd+0x98>
 800193c:	2780      	movs	r7, #128	@ 0x80
 800193e:	043f      	lsls	r7, r7, #16
 8001940:	433b      	orrs	r3, r7
 8001942:	291f      	cmp	r1, #31
 8001944:	dd00      	ble.n	8001948 <__aeabi_dadd+0x74>
 8001946:	e1dd      	b.n	8001d04 <__aeabi_dadd+0x430>
 8001948:	2720      	movs	r7, #32
 800194a:	1a78      	subs	r0, r7, r1
 800194c:	001f      	movs	r7, r3
 800194e:	4087      	lsls	r7, r0
 8001950:	46ba      	mov	sl, r7
 8001952:	0017      	movs	r7, r2
 8001954:	40cf      	lsrs	r7, r1
 8001956:	4684      	mov	ip, r0
 8001958:	0038      	movs	r0, r7
 800195a:	4657      	mov	r7, sl
 800195c:	4307      	orrs	r7, r0
 800195e:	4660      	mov	r0, ip
 8001960:	4082      	lsls	r2, r0
 8001962:	40cb      	lsrs	r3, r1
 8001964:	1e50      	subs	r0, r2, #1
 8001966:	4182      	sbcs	r2, r0
 8001968:	1af6      	subs	r6, r6, r3
 800196a:	4317      	orrs	r7, r2
 800196c:	464b      	mov	r3, r9
 800196e:	1bdf      	subs	r7, r3, r7
 8001970:	45b9      	cmp	r9, r7
 8001972:	4180      	sbcs	r0, r0
 8001974:	4240      	negs	r0, r0
 8001976:	1a36      	subs	r6, r6, r0
 8001978:	0233      	lsls	r3, r6, #8
 800197a:	d400      	bmi.n	800197e <__aeabi_dadd+0xaa>
 800197c:	e0ff      	b.n	8001b7e <__aeabi_dadd+0x2aa>
 800197e:	0276      	lsls	r6, r6, #9
 8001980:	0a76      	lsrs	r6, r6, #9
 8001982:	2e00      	cmp	r6, #0
 8001984:	d100      	bne.n	8001988 <__aeabi_dadd+0xb4>
 8001986:	e13c      	b.n	8001c02 <__aeabi_dadd+0x32e>
 8001988:	0030      	movs	r0, r6
 800198a:	f002 f80d 	bl	80039a8 <__clzsi2>
 800198e:	0003      	movs	r3, r0
 8001990:	3b08      	subs	r3, #8
 8001992:	2120      	movs	r1, #32
 8001994:	0038      	movs	r0, r7
 8001996:	1aca      	subs	r2, r1, r3
 8001998:	40d0      	lsrs	r0, r2
 800199a:	409e      	lsls	r6, r3
 800199c:	0002      	movs	r2, r0
 800199e:	409f      	lsls	r7, r3
 80019a0:	4332      	orrs	r2, r6
 80019a2:	429c      	cmp	r4, r3
 80019a4:	dd00      	ble.n	80019a8 <__aeabi_dadd+0xd4>
 80019a6:	e1a6      	b.n	8001cf6 <__aeabi_dadd+0x422>
 80019a8:	1b18      	subs	r0, r3, r4
 80019aa:	3001      	adds	r0, #1
 80019ac:	1a09      	subs	r1, r1, r0
 80019ae:	003e      	movs	r6, r7
 80019b0:	408f      	lsls	r7, r1
 80019b2:	40c6      	lsrs	r6, r0
 80019b4:	1e7b      	subs	r3, r7, #1
 80019b6:	419f      	sbcs	r7, r3
 80019b8:	0013      	movs	r3, r2
 80019ba:	408b      	lsls	r3, r1
 80019bc:	4337      	orrs	r7, r6
 80019be:	431f      	orrs	r7, r3
 80019c0:	40c2      	lsrs	r2, r0
 80019c2:	003b      	movs	r3, r7
 80019c4:	0016      	movs	r6, r2
 80019c6:	2400      	movs	r4, #0
 80019c8:	4313      	orrs	r3, r2
 80019ca:	d100      	bne.n	80019ce <__aeabi_dadd+0xfa>
 80019cc:	e1df      	b.n	8001d8e <__aeabi_dadd+0x4ba>
 80019ce:	077b      	lsls	r3, r7, #29
 80019d0:	d100      	bne.n	80019d4 <__aeabi_dadd+0x100>
 80019d2:	e332      	b.n	800203a <__aeabi_dadd+0x766>
 80019d4:	230f      	movs	r3, #15
 80019d6:	003a      	movs	r2, r7
 80019d8:	403b      	ands	r3, r7
 80019da:	2b04      	cmp	r3, #4
 80019dc:	d004      	beq.n	80019e8 <__aeabi_dadd+0x114>
 80019de:	1d3a      	adds	r2, r7, #4
 80019e0:	42ba      	cmp	r2, r7
 80019e2:	41bf      	sbcs	r7, r7
 80019e4:	427f      	negs	r7, r7
 80019e6:	19f6      	adds	r6, r6, r7
 80019e8:	0233      	lsls	r3, r6, #8
 80019ea:	d400      	bmi.n	80019ee <__aeabi_dadd+0x11a>
 80019ec:	e323      	b.n	8002036 <__aeabi_dadd+0x762>
 80019ee:	4b9c      	ldr	r3, [pc, #624]	@ (8001c60 <__aeabi_dadd+0x38c>)
 80019f0:	3401      	adds	r4, #1
 80019f2:	429c      	cmp	r4, r3
 80019f4:	d100      	bne.n	80019f8 <__aeabi_dadd+0x124>
 80019f6:	e0b4      	b.n	8001b62 <__aeabi_dadd+0x28e>
 80019f8:	4b9a      	ldr	r3, [pc, #616]	@ (8001c64 <__aeabi_dadd+0x390>)
 80019fa:	0564      	lsls	r4, r4, #21
 80019fc:	401e      	ands	r6, r3
 80019fe:	0d64      	lsrs	r4, r4, #21
 8001a00:	0777      	lsls	r7, r6, #29
 8001a02:	08d2      	lsrs	r2, r2, #3
 8001a04:	0276      	lsls	r6, r6, #9
 8001a06:	4317      	orrs	r7, r2
 8001a08:	0b36      	lsrs	r6, r6, #12
 8001a0a:	e0ac      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001a0c:	2900      	cmp	r1, #0
 8001a0e:	d100      	bne.n	8001a12 <__aeabi_dadd+0x13e>
 8001a10:	e07e      	b.n	8001b10 <__aeabi_dadd+0x23c>
 8001a12:	4641      	mov	r1, r8
 8001a14:	1b09      	subs	r1, r1, r4
 8001a16:	2c00      	cmp	r4, #0
 8001a18:	d000      	beq.n	8001a1c <__aeabi_dadd+0x148>
 8001a1a:	e160      	b.n	8001cde <__aeabi_dadd+0x40a>
 8001a1c:	0034      	movs	r4, r6
 8001a1e:	4648      	mov	r0, r9
 8001a20:	4304      	orrs	r4, r0
 8001a22:	d100      	bne.n	8001a26 <__aeabi_dadd+0x152>
 8001a24:	e1c9      	b.n	8001dba <__aeabi_dadd+0x4e6>
 8001a26:	1e4c      	subs	r4, r1, #1
 8001a28:	2901      	cmp	r1, #1
 8001a2a:	d100      	bne.n	8001a2e <__aeabi_dadd+0x15a>
 8001a2c:	e22e      	b.n	8001e8c <__aeabi_dadd+0x5b8>
 8001a2e:	4d8c      	ldr	r5, [pc, #560]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001a30:	42a9      	cmp	r1, r5
 8001a32:	d100      	bne.n	8001a36 <__aeabi_dadd+0x162>
 8001a34:	e224      	b.n	8001e80 <__aeabi_dadd+0x5ac>
 8001a36:	2701      	movs	r7, #1
 8001a38:	2c38      	cmp	r4, #56	@ 0x38
 8001a3a:	dc11      	bgt.n	8001a60 <__aeabi_dadd+0x18c>
 8001a3c:	0021      	movs	r1, r4
 8001a3e:	291f      	cmp	r1, #31
 8001a40:	dd00      	ble.n	8001a44 <__aeabi_dadd+0x170>
 8001a42:	e20b      	b.n	8001e5c <__aeabi_dadd+0x588>
 8001a44:	2420      	movs	r4, #32
 8001a46:	0037      	movs	r7, r6
 8001a48:	4648      	mov	r0, r9
 8001a4a:	1a64      	subs	r4, r4, r1
 8001a4c:	40a7      	lsls	r7, r4
 8001a4e:	40c8      	lsrs	r0, r1
 8001a50:	4307      	orrs	r7, r0
 8001a52:	4648      	mov	r0, r9
 8001a54:	40a0      	lsls	r0, r4
 8001a56:	40ce      	lsrs	r6, r1
 8001a58:	1e44      	subs	r4, r0, #1
 8001a5a:	41a0      	sbcs	r0, r4
 8001a5c:	1b9b      	subs	r3, r3, r6
 8001a5e:	4307      	orrs	r7, r0
 8001a60:	1bd7      	subs	r7, r2, r7
 8001a62:	42ba      	cmp	r2, r7
 8001a64:	4192      	sbcs	r2, r2
 8001a66:	4252      	negs	r2, r2
 8001a68:	4665      	mov	r5, ip
 8001a6a:	4644      	mov	r4, r8
 8001a6c:	1a9e      	subs	r6, r3, r2
 8001a6e:	e783      	b.n	8001978 <__aeabi_dadd+0xa4>
 8001a70:	2900      	cmp	r1, #0
 8001a72:	dc00      	bgt.n	8001a76 <__aeabi_dadd+0x1a2>
 8001a74:	e09c      	b.n	8001bb0 <__aeabi_dadd+0x2dc>
 8001a76:	4647      	mov	r7, r8
 8001a78:	2f00      	cmp	r7, #0
 8001a7a:	d167      	bne.n	8001b4c <__aeabi_dadd+0x278>
 8001a7c:	001f      	movs	r7, r3
 8001a7e:	4317      	orrs	r7, r2
 8001a80:	d100      	bne.n	8001a84 <__aeabi_dadd+0x1b0>
 8001a82:	e0e4      	b.n	8001c4e <__aeabi_dadd+0x37a>
 8001a84:	1e48      	subs	r0, r1, #1
 8001a86:	2901      	cmp	r1, #1
 8001a88:	d100      	bne.n	8001a8c <__aeabi_dadd+0x1b8>
 8001a8a:	e19b      	b.n	8001dc4 <__aeabi_dadd+0x4f0>
 8001a8c:	4f74      	ldr	r7, [pc, #464]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001a8e:	42b9      	cmp	r1, r7
 8001a90:	d100      	bne.n	8001a94 <__aeabi_dadd+0x1c0>
 8001a92:	e0eb      	b.n	8001c6c <__aeabi_dadd+0x398>
 8001a94:	2701      	movs	r7, #1
 8001a96:	0001      	movs	r1, r0
 8001a98:	2838      	cmp	r0, #56	@ 0x38
 8001a9a:	dc11      	bgt.n	8001ac0 <__aeabi_dadd+0x1ec>
 8001a9c:	291f      	cmp	r1, #31
 8001a9e:	dd00      	ble.n	8001aa2 <__aeabi_dadd+0x1ce>
 8001aa0:	e1c7      	b.n	8001e32 <__aeabi_dadd+0x55e>
 8001aa2:	2720      	movs	r7, #32
 8001aa4:	1a78      	subs	r0, r7, r1
 8001aa6:	001f      	movs	r7, r3
 8001aa8:	4684      	mov	ip, r0
 8001aaa:	4087      	lsls	r7, r0
 8001aac:	0010      	movs	r0, r2
 8001aae:	40c8      	lsrs	r0, r1
 8001ab0:	4307      	orrs	r7, r0
 8001ab2:	4660      	mov	r0, ip
 8001ab4:	4082      	lsls	r2, r0
 8001ab6:	40cb      	lsrs	r3, r1
 8001ab8:	1e50      	subs	r0, r2, #1
 8001aba:	4182      	sbcs	r2, r0
 8001abc:	18f6      	adds	r6, r6, r3
 8001abe:	4317      	orrs	r7, r2
 8001ac0:	444f      	add	r7, r9
 8001ac2:	454f      	cmp	r7, r9
 8001ac4:	4180      	sbcs	r0, r0
 8001ac6:	4240      	negs	r0, r0
 8001ac8:	1836      	adds	r6, r6, r0
 8001aca:	0233      	lsls	r3, r6, #8
 8001acc:	d557      	bpl.n	8001b7e <__aeabi_dadd+0x2aa>
 8001ace:	4b64      	ldr	r3, [pc, #400]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001ad0:	3401      	adds	r4, #1
 8001ad2:	429c      	cmp	r4, r3
 8001ad4:	d045      	beq.n	8001b62 <__aeabi_dadd+0x28e>
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	4b62      	ldr	r3, [pc, #392]	@ (8001c64 <__aeabi_dadd+0x390>)
 8001ada:	087a      	lsrs	r2, r7, #1
 8001adc:	401e      	ands	r6, r3
 8001ade:	4039      	ands	r1, r7
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	07f7      	lsls	r7, r6, #31
 8001ae4:	4317      	orrs	r7, r2
 8001ae6:	0876      	lsrs	r6, r6, #1
 8001ae8:	e771      	b.n	80019ce <__aeabi_dadd+0xfa>
 8001aea:	001f      	movs	r7, r3
 8001aec:	4317      	orrs	r7, r2
 8001aee:	d100      	bne.n	8001af2 <__aeabi_dadd+0x21e>
 8001af0:	e0ad      	b.n	8001c4e <__aeabi_dadd+0x37a>
 8001af2:	1e4f      	subs	r7, r1, #1
 8001af4:	46bc      	mov	ip, r7
 8001af6:	2901      	cmp	r1, #1
 8001af8:	d100      	bne.n	8001afc <__aeabi_dadd+0x228>
 8001afa:	e182      	b.n	8001e02 <__aeabi_dadd+0x52e>
 8001afc:	4f58      	ldr	r7, [pc, #352]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001afe:	42b9      	cmp	r1, r7
 8001b00:	d100      	bne.n	8001b04 <__aeabi_dadd+0x230>
 8001b02:	e190      	b.n	8001e26 <__aeabi_dadd+0x552>
 8001b04:	4661      	mov	r1, ip
 8001b06:	2701      	movs	r7, #1
 8001b08:	2938      	cmp	r1, #56	@ 0x38
 8001b0a:	dd00      	ble.n	8001b0e <__aeabi_dadd+0x23a>
 8001b0c:	e72e      	b.n	800196c <__aeabi_dadd+0x98>
 8001b0e:	e718      	b.n	8001942 <__aeabi_dadd+0x6e>
 8001b10:	4f55      	ldr	r7, [pc, #340]	@ (8001c68 <__aeabi_dadd+0x394>)
 8001b12:	1c61      	adds	r1, r4, #1
 8001b14:	4239      	tst	r1, r7
 8001b16:	d000      	beq.n	8001b1a <__aeabi_dadd+0x246>
 8001b18:	e0d0      	b.n	8001cbc <__aeabi_dadd+0x3e8>
 8001b1a:	0031      	movs	r1, r6
 8001b1c:	4648      	mov	r0, r9
 8001b1e:	001f      	movs	r7, r3
 8001b20:	4301      	orrs	r1, r0
 8001b22:	4317      	orrs	r7, r2
 8001b24:	2c00      	cmp	r4, #0
 8001b26:	d000      	beq.n	8001b2a <__aeabi_dadd+0x256>
 8001b28:	e13d      	b.n	8001da6 <__aeabi_dadd+0x4d2>
 8001b2a:	2900      	cmp	r1, #0
 8001b2c:	d100      	bne.n	8001b30 <__aeabi_dadd+0x25c>
 8001b2e:	e1bc      	b.n	8001eaa <__aeabi_dadd+0x5d6>
 8001b30:	2f00      	cmp	r7, #0
 8001b32:	d000      	beq.n	8001b36 <__aeabi_dadd+0x262>
 8001b34:	e1bf      	b.n	8001eb6 <__aeabi_dadd+0x5e2>
 8001b36:	464b      	mov	r3, r9
 8001b38:	2100      	movs	r1, #0
 8001b3a:	08d8      	lsrs	r0, r3, #3
 8001b3c:	0777      	lsls	r7, r6, #29
 8001b3e:	4307      	orrs	r7, r0
 8001b40:	08f0      	lsrs	r0, r6, #3
 8001b42:	0306      	lsls	r6, r0, #12
 8001b44:	054c      	lsls	r4, r1, #21
 8001b46:	0b36      	lsrs	r6, r6, #12
 8001b48:	0d64      	lsrs	r4, r4, #21
 8001b4a:	e00c      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001b4c:	4f44      	ldr	r7, [pc, #272]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001b4e:	42bc      	cmp	r4, r7
 8001b50:	d100      	bne.n	8001b54 <__aeabi_dadd+0x280>
 8001b52:	e08b      	b.n	8001c6c <__aeabi_dadd+0x398>
 8001b54:	2701      	movs	r7, #1
 8001b56:	2938      	cmp	r1, #56	@ 0x38
 8001b58:	dcb2      	bgt.n	8001ac0 <__aeabi_dadd+0x1ec>
 8001b5a:	2780      	movs	r7, #128	@ 0x80
 8001b5c:	043f      	lsls	r7, r7, #16
 8001b5e:	433b      	orrs	r3, r7
 8001b60:	e79c      	b.n	8001a9c <__aeabi_dadd+0x1c8>
 8001b62:	2600      	movs	r6, #0
 8001b64:	2700      	movs	r7, #0
 8001b66:	0524      	lsls	r4, r4, #20
 8001b68:	4334      	orrs	r4, r6
 8001b6a:	07ed      	lsls	r5, r5, #31
 8001b6c:	432c      	orrs	r4, r5
 8001b6e:	0038      	movs	r0, r7
 8001b70:	0021      	movs	r1, r4
 8001b72:	b002      	add	sp, #8
 8001b74:	bce0      	pop	{r5, r6, r7}
 8001b76:	46ba      	mov	sl, r7
 8001b78:	46b1      	mov	r9, r6
 8001b7a:	46a8      	mov	r8, r5
 8001b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b7e:	077b      	lsls	r3, r7, #29
 8001b80:	d004      	beq.n	8001b8c <__aeabi_dadd+0x2b8>
 8001b82:	230f      	movs	r3, #15
 8001b84:	403b      	ands	r3, r7
 8001b86:	2b04      	cmp	r3, #4
 8001b88:	d000      	beq.n	8001b8c <__aeabi_dadd+0x2b8>
 8001b8a:	e728      	b.n	80019de <__aeabi_dadd+0x10a>
 8001b8c:	08f8      	lsrs	r0, r7, #3
 8001b8e:	4b34      	ldr	r3, [pc, #208]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001b90:	0777      	lsls	r7, r6, #29
 8001b92:	4307      	orrs	r7, r0
 8001b94:	08f0      	lsrs	r0, r6, #3
 8001b96:	429c      	cmp	r4, r3
 8001b98:	d000      	beq.n	8001b9c <__aeabi_dadd+0x2c8>
 8001b9a:	e24a      	b.n	8002032 <__aeabi_dadd+0x75e>
 8001b9c:	003b      	movs	r3, r7
 8001b9e:	4303      	orrs	r3, r0
 8001ba0:	d059      	beq.n	8001c56 <__aeabi_dadd+0x382>
 8001ba2:	2680      	movs	r6, #128	@ 0x80
 8001ba4:	0336      	lsls	r6, r6, #12
 8001ba6:	4306      	orrs	r6, r0
 8001ba8:	0336      	lsls	r6, r6, #12
 8001baa:	4c2d      	ldr	r4, [pc, #180]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001bac:	0b36      	lsrs	r6, r6, #12
 8001bae:	e7da      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001bb0:	2900      	cmp	r1, #0
 8001bb2:	d061      	beq.n	8001c78 <__aeabi_dadd+0x3a4>
 8001bb4:	4641      	mov	r1, r8
 8001bb6:	1b09      	subs	r1, r1, r4
 8001bb8:	2c00      	cmp	r4, #0
 8001bba:	d100      	bne.n	8001bbe <__aeabi_dadd+0x2ea>
 8001bbc:	e0b9      	b.n	8001d32 <__aeabi_dadd+0x45e>
 8001bbe:	4c28      	ldr	r4, [pc, #160]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001bc0:	45a0      	cmp	r8, r4
 8001bc2:	d100      	bne.n	8001bc6 <__aeabi_dadd+0x2f2>
 8001bc4:	e1a5      	b.n	8001f12 <__aeabi_dadd+0x63e>
 8001bc6:	2701      	movs	r7, #1
 8001bc8:	2938      	cmp	r1, #56	@ 0x38
 8001bca:	dc13      	bgt.n	8001bf4 <__aeabi_dadd+0x320>
 8001bcc:	2480      	movs	r4, #128	@ 0x80
 8001bce:	0424      	lsls	r4, r4, #16
 8001bd0:	4326      	orrs	r6, r4
 8001bd2:	291f      	cmp	r1, #31
 8001bd4:	dd00      	ble.n	8001bd8 <__aeabi_dadd+0x304>
 8001bd6:	e1c8      	b.n	8001f6a <__aeabi_dadd+0x696>
 8001bd8:	2420      	movs	r4, #32
 8001bda:	0037      	movs	r7, r6
 8001bdc:	4648      	mov	r0, r9
 8001bde:	1a64      	subs	r4, r4, r1
 8001be0:	40a7      	lsls	r7, r4
 8001be2:	40c8      	lsrs	r0, r1
 8001be4:	4307      	orrs	r7, r0
 8001be6:	4648      	mov	r0, r9
 8001be8:	40a0      	lsls	r0, r4
 8001bea:	40ce      	lsrs	r6, r1
 8001bec:	1e44      	subs	r4, r0, #1
 8001bee:	41a0      	sbcs	r0, r4
 8001bf0:	199b      	adds	r3, r3, r6
 8001bf2:	4307      	orrs	r7, r0
 8001bf4:	18bf      	adds	r7, r7, r2
 8001bf6:	4297      	cmp	r7, r2
 8001bf8:	4192      	sbcs	r2, r2
 8001bfa:	4252      	negs	r2, r2
 8001bfc:	4644      	mov	r4, r8
 8001bfe:	18d6      	adds	r6, r2, r3
 8001c00:	e763      	b.n	8001aca <__aeabi_dadd+0x1f6>
 8001c02:	0038      	movs	r0, r7
 8001c04:	f001 fed0 	bl	80039a8 <__clzsi2>
 8001c08:	0003      	movs	r3, r0
 8001c0a:	3318      	adds	r3, #24
 8001c0c:	2b1f      	cmp	r3, #31
 8001c0e:	dc00      	bgt.n	8001c12 <__aeabi_dadd+0x33e>
 8001c10:	e6bf      	b.n	8001992 <__aeabi_dadd+0xbe>
 8001c12:	003a      	movs	r2, r7
 8001c14:	3808      	subs	r0, #8
 8001c16:	4082      	lsls	r2, r0
 8001c18:	429c      	cmp	r4, r3
 8001c1a:	dd00      	ble.n	8001c1e <__aeabi_dadd+0x34a>
 8001c1c:	e083      	b.n	8001d26 <__aeabi_dadd+0x452>
 8001c1e:	1b1b      	subs	r3, r3, r4
 8001c20:	1c58      	adds	r0, r3, #1
 8001c22:	281f      	cmp	r0, #31
 8001c24:	dc00      	bgt.n	8001c28 <__aeabi_dadd+0x354>
 8001c26:	e1b4      	b.n	8001f92 <__aeabi_dadd+0x6be>
 8001c28:	0017      	movs	r7, r2
 8001c2a:	3b1f      	subs	r3, #31
 8001c2c:	40df      	lsrs	r7, r3
 8001c2e:	2820      	cmp	r0, #32
 8001c30:	d005      	beq.n	8001c3e <__aeabi_dadd+0x36a>
 8001c32:	2340      	movs	r3, #64	@ 0x40
 8001c34:	1a1b      	subs	r3, r3, r0
 8001c36:	409a      	lsls	r2, r3
 8001c38:	1e53      	subs	r3, r2, #1
 8001c3a:	419a      	sbcs	r2, r3
 8001c3c:	4317      	orrs	r7, r2
 8001c3e:	2400      	movs	r4, #0
 8001c40:	2f00      	cmp	r7, #0
 8001c42:	d00a      	beq.n	8001c5a <__aeabi_dadd+0x386>
 8001c44:	077b      	lsls	r3, r7, #29
 8001c46:	d000      	beq.n	8001c4a <__aeabi_dadd+0x376>
 8001c48:	e6c4      	b.n	80019d4 <__aeabi_dadd+0x100>
 8001c4a:	0026      	movs	r6, r4
 8001c4c:	e79e      	b.n	8001b8c <__aeabi_dadd+0x2b8>
 8001c4e:	464b      	mov	r3, r9
 8001c50:	000c      	movs	r4, r1
 8001c52:	08d8      	lsrs	r0, r3, #3
 8001c54:	e79b      	b.n	8001b8e <__aeabi_dadd+0x2ba>
 8001c56:	2700      	movs	r7, #0
 8001c58:	4c01      	ldr	r4, [pc, #4]	@ (8001c60 <__aeabi_dadd+0x38c>)
 8001c5a:	2600      	movs	r6, #0
 8001c5c:	e783      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001c5e:	46c0      	nop			@ (mov r8, r8)
 8001c60:	000007ff 	.word	0x000007ff
 8001c64:	ff7fffff 	.word	0xff7fffff
 8001c68:	000007fe 	.word	0x000007fe
 8001c6c:	464b      	mov	r3, r9
 8001c6e:	0777      	lsls	r7, r6, #29
 8001c70:	08d8      	lsrs	r0, r3, #3
 8001c72:	4307      	orrs	r7, r0
 8001c74:	08f0      	lsrs	r0, r6, #3
 8001c76:	e791      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001c78:	4fcd      	ldr	r7, [pc, #820]	@ (8001fb0 <__aeabi_dadd+0x6dc>)
 8001c7a:	1c61      	adds	r1, r4, #1
 8001c7c:	4239      	tst	r1, r7
 8001c7e:	d16b      	bne.n	8001d58 <__aeabi_dadd+0x484>
 8001c80:	0031      	movs	r1, r6
 8001c82:	4648      	mov	r0, r9
 8001c84:	4301      	orrs	r1, r0
 8001c86:	2c00      	cmp	r4, #0
 8001c88:	d000      	beq.n	8001c8c <__aeabi_dadd+0x3b8>
 8001c8a:	e14b      	b.n	8001f24 <__aeabi_dadd+0x650>
 8001c8c:	001f      	movs	r7, r3
 8001c8e:	4317      	orrs	r7, r2
 8001c90:	2900      	cmp	r1, #0
 8001c92:	d100      	bne.n	8001c96 <__aeabi_dadd+0x3c2>
 8001c94:	e181      	b.n	8001f9a <__aeabi_dadd+0x6c6>
 8001c96:	2f00      	cmp	r7, #0
 8001c98:	d100      	bne.n	8001c9c <__aeabi_dadd+0x3c8>
 8001c9a:	e74c      	b.n	8001b36 <__aeabi_dadd+0x262>
 8001c9c:	444a      	add	r2, r9
 8001c9e:	454a      	cmp	r2, r9
 8001ca0:	4180      	sbcs	r0, r0
 8001ca2:	18f6      	adds	r6, r6, r3
 8001ca4:	4240      	negs	r0, r0
 8001ca6:	1836      	adds	r6, r6, r0
 8001ca8:	0233      	lsls	r3, r6, #8
 8001caa:	d500      	bpl.n	8001cae <__aeabi_dadd+0x3da>
 8001cac:	e1b0      	b.n	8002010 <__aeabi_dadd+0x73c>
 8001cae:	0017      	movs	r7, r2
 8001cb0:	4691      	mov	r9, r2
 8001cb2:	4337      	orrs	r7, r6
 8001cb4:	d000      	beq.n	8001cb8 <__aeabi_dadd+0x3e4>
 8001cb6:	e73e      	b.n	8001b36 <__aeabi_dadd+0x262>
 8001cb8:	2600      	movs	r6, #0
 8001cba:	e754      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001cbc:	4649      	mov	r1, r9
 8001cbe:	1a89      	subs	r1, r1, r2
 8001cc0:	4688      	mov	r8, r1
 8001cc2:	45c1      	cmp	r9, r8
 8001cc4:	41bf      	sbcs	r7, r7
 8001cc6:	1af1      	subs	r1, r6, r3
 8001cc8:	427f      	negs	r7, r7
 8001cca:	1bc9      	subs	r1, r1, r7
 8001ccc:	020f      	lsls	r7, r1, #8
 8001cce:	d461      	bmi.n	8001d94 <__aeabi_dadd+0x4c0>
 8001cd0:	4647      	mov	r7, r8
 8001cd2:	430f      	orrs	r7, r1
 8001cd4:	d100      	bne.n	8001cd8 <__aeabi_dadd+0x404>
 8001cd6:	e0bd      	b.n	8001e54 <__aeabi_dadd+0x580>
 8001cd8:	000e      	movs	r6, r1
 8001cda:	4647      	mov	r7, r8
 8001cdc:	e651      	b.n	8001982 <__aeabi_dadd+0xae>
 8001cde:	4cb5      	ldr	r4, [pc, #724]	@ (8001fb4 <__aeabi_dadd+0x6e0>)
 8001ce0:	45a0      	cmp	r8, r4
 8001ce2:	d100      	bne.n	8001ce6 <__aeabi_dadd+0x412>
 8001ce4:	e100      	b.n	8001ee8 <__aeabi_dadd+0x614>
 8001ce6:	2701      	movs	r7, #1
 8001ce8:	2938      	cmp	r1, #56	@ 0x38
 8001cea:	dd00      	ble.n	8001cee <__aeabi_dadd+0x41a>
 8001cec:	e6b8      	b.n	8001a60 <__aeabi_dadd+0x18c>
 8001cee:	2480      	movs	r4, #128	@ 0x80
 8001cf0:	0424      	lsls	r4, r4, #16
 8001cf2:	4326      	orrs	r6, r4
 8001cf4:	e6a3      	b.n	8001a3e <__aeabi_dadd+0x16a>
 8001cf6:	4eb0      	ldr	r6, [pc, #704]	@ (8001fb8 <__aeabi_dadd+0x6e4>)
 8001cf8:	1ae4      	subs	r4, r4, r3
 8001cfa:	4016      	ands	r6, r2
 8001cfc:	077b      	lsls	r3, r7, #29
 8001cfe:	d000      	beq.n	8001d02 <__aeabi_dadd+0x42e>
 8001d00:	e73f      	b.n	8001b82 <__aeabi_dadd+0x2ae>
 8001d02:	e743      	b.n	8001b8c <__aeabi_dadd+0x2b8>
 8001d04:	000f      	movs	r7, r1
 8001d06:	0018      	movs	r0, r3
 8001d08:	3f20      	subs	r7, #32
 8001d0a:	40f8      	lsrs	r0, r7
 8001d0c:	4684      	mov	ip, r0
 8001d0e:	2920      	cmp	r1, #32
 8001d10:	d003      	beq.n	8001d1a <__aeabi_dadd+0x446>
 8001d12:	2740      	movs	r7, #64	@ 0x40
 8001d14:	1a79      	subs	r1, r7, r1
 8001d16:	408b      	lsls	r3, r1
 8001d18:	431a      	orrs	r2, r3
 8001d1a:	1e53      	subs	r3, r2, #1
 8001d1c:	419a      	sbcs	r2, r3
 8001d1e:	4663      	mov	r3, ip
 8001d20:	0017      	movs	r7, r2
 8001d22:	431f      	orrs	r7, r3
 8001d24:	e622      	b.n	800196c <__aeabi_dadd+0x98>
 8001d26:	48a4      	ldr	r0, [pc, #656]	@ (8001fb8 <__aeabi_dadd+0x6e4>)
 8001d28:	1ae1      	subs	r1, r4, r3
 8001d2a:	4010      	ands	r0, r2
 8001d2c:	0747      	lsls	r7, r0, #29
 8001d2e:	08c0      	lsrs	r0, r0, #3
 8001d30:	e707      	b.n	8001b42 <__aeabi_dadd+0x26e>
 8001d32:	0034      	movs	r4, r6
 8001d34:	4648      	mov	r0, r9
 8001d36:	4304      	orrs	r4, r0
 8001d38:	d100      	bne.n	8001d3c <__aeabi_dadd+0x468>
 8001d3a:	e0fa      	b.n	8001f32 <__aeabi_dadd+0x65e>
 8001d3c:	1e4c      	subs	r4, r1, #1
 8001d3e:	2901      	cmp	r1, #1
 8001d40:	d100      	bne.n	8001d44 <__aeabi_dadd+0x470>
 8001d42:	e0d7      	b.n	8001ef4 <__aeabi_dadd+0x620>
 8001d44:	4f9b      	ldr	r7, [pc, #620]	@ (8001fb4 <__aeabi_dadd+0x6e0>)
 8001d46:	42b9      	cmp	r1, r7
 8001d48:	d100      	bne.n	8001d4c <__aeabi_dadd+0x478>
 8001d4a:	e0e2      	b.n	8001f12 <__aeabi_dadd+0x63e>
 8001d4c:	2701      	movs	r7, #1
 8001d4e:	2c38      	cmp	r4, #56	@ 0x38
 8001d50:	dd00      	ble.n	8001d54 <__aeabi_dadd+0x480>
 8001d52:	e74f      	b.n	8001bf4 <__aeabi_dadd+0x320>
 8001d54:	0021      	movs	r1, r4
 8001d56:	e73c      	b.n	8001bd2 <__aeabi_dadd+0x2fe>
 8001d58:	4c96      	ldr	r4, [pc, #600]	@ (8001fb4 <__aeabi_dadd+0x6e0>)
 8001d5a:	42a1      	cmp	r1, r4
 8001d5c:	d100      	bne.n	8001d60 <__aeabi_dadd+0x48c>
 8001d5e:	e0dd      	b.n	8001f1c <__aeabi_dadd+0x648>
 8001d60:	444a      	add	r2, r9
 8001d62:	454a      	cmp	r2, r9
 8001d64:	4180      	sbcs	r0, r0
 8001d66:	18f3      	adds	r3, r6, r3
 8001d68:	4240      	negs	r0, r0
 8001d6a:	1818      	adds	r0, r3, r0
 8001d6c:	07c7      	lsls	r7, r0, #31
 8001d6e:	0852      	lsrs	r2, r2, #1
 8001d70:	4317      	orrs	r7, r2
 8001d72:	0846      	lsrs	r6, r0, #1
 8001d74:	0752      	lsls	r2, r2, #29
 8001d76:	d005      	beq.n	8001d84 <__aeabi_dadd+0x4b0>
 8001d78:	220f      	movs	r2, #15
 8001d7a:	000c      	movs	r4, r1
 8001d7c:	403a      	ands	r2, r7
 8001d7e:	2a04      	cmp	r2, #4
 8001d80:	d000      	beq.n	8001d84 <__aeabi_dadd+0x4b0>
 8001d82:	e62c      	b.n	80019de <__aeabi_dadd+0x10a>
 8001d84:	0776      	lsls	r6, r6, #29
 8001d86:	08ff      	lsrs	r7, r7, #3
 8001d88:	4337      	orrs	r7, r6
 8001d8a:	0900      	lsrs	r0, r0, #4
 8001d8c:	e6d9      	b.n	8001b42 <__aeabi_dadd+0x26e>
 8001d8e:	2700      	movs	r7, #0
 8001d90:	2600      	movs	r6, #0
 8001d92:	e6e8      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001d94:	4649      	mov	r1, r9
 8001d96:	1a57      	subs	r7, r2, r1
 8001d98:	42ba      	cmp	r2, r7
 8001d9a:	4192      	sbcs	r2, r2
 8001d9c:	1b9e      	subs	r6, r3, r6
 8001d9e:	4252      	negs	r2, r2
 8001da0:	4665      	mov	r5, ip
 8001da2:	1ab6      	subs	r6, r6, r2
 8001da4:	e5ed      	b.n	8001982 <__aeabi_dadd+0xae>
 8001da6:	2900      	cmp	r1, #0
 8001da8:	d000      	beq.n	8001dac <__aeabi_dadd+0x4d8>
 8001daa:	e0c6      	b.n	8001f3a <__aeabi_dadd+0x666>
 8001dac:	2f00      	cmp	r7, #0
 8001dae:	d167      	bne.n	8001e80 <__aeabi_dadd+0x5ac>
 8001db0:	2680      	movs	r6, #128	@ 0x80
 8001db2:	2500      	movs	r5, #0
 8001db4:	4c7f      	ldr	r4, [pc, #508]	@ (8001fb4 <__aeabi_dadd+0x6e0>)
 8001db6:	0336      	lsls	r6, r6, #12
 8001db8:	e6d5      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001dba:	4665      	mov	r5, ip
 8001dbc:	000c      	movs	r4, r1
 8001dbe:	001e      	movs	r6, r3
 8001dc0:	08d0      	lsrs	r0, r2, #3
 8001dc2:	e6e4      	b.n	8001b8e <__aeabi_dadd+0x2ba>
 8001dc4:	444a      	add	r2, r9
 8001dc6:	454a      	cmp	r2, r9
 8001dc8:	4180      	sbcs	r0, r0
 8001dca:	18f3      	adds	r3, r6, r3
 8001dcc:	4240      	negs	r0, r0
 8001dce:	1818      	adds	r0, r3, r0
 8001dd0:	0011      	movs	r1, r2
 8001dd2:	0203      	lsls	r3, r0, #8
 8001dd4:	d400      	bmi.n	8001dd8 <__aeabi_dadd+0x504>
 8001dd6:	e096      	b.n	8001f06 <__aeabi_dadd+0x632>
 8001dd8:	4b77      	ldr	r3, [pc, #476]	@ (8001fb8 <__aeabi_dadd+0x6e4>)
 8001dda:	0849      	lsrs	r1, r1, #1
 8001ddc:	4018      	ands	r0, r3
 8001dde:	07c3      	lsls	r3, r0, #31
 8001de0:	430b      	orrs	r3, r1
 8001de2:	0844      	lsrs	r4, r0, #1
 8001de4:	0749      	lsls	r1, r1, #29
 8001de6:	d100      	bne.n	8001dea <__aeabi_dadd+0x516>
 8001de8:	e129      	b.n	800203e <__aeabi_dadd+0x76a>
 8001dea:	220f      	movs	r2, #15
 8001dec:	401a      	ands	r2, r3
 8001dee:	2a04      	cmp	r2, #4
 8001df0:	d100      	bne.n	8001df4 <__aeabi_dadd+0x520>
 8001df2:	e0ea      	b.n	8001fca <__aeabi_dadd+0x6f6>
 8001df4:	1d1f      	adds	r7, r3, #4
 8001df6:	429f      	cmp	r7, r3
 8001df8:	41b6      	sbcs	r6, r6
 8001dfa:	4276      	negs	r6, r6
 8001dfc:	1936      	adds	r6, r6, r4
 8001dfe:	2402      	movs	r4, #2
 8001e00:	e6c4      	b.n	8001b8c <__aeabi_dadd+0x2b8>
 8001e02:	4649      	mov	r1, r9
 8001e04:	1a8f      	subs	r7, r1, r2
 8001e06:	45b9      	cmp	r9, r7
 8001e08:	4180      	sbcs	r0, r0
 8001e0a:	1af6      	subs	r6, r6, r3
 8001e0c:	4240      	negs	r0, r0
 8001e0e:	1a36      	subs	r6, r6, r0
 8001e10:	0233      	lsls	r3, r6, #8
 8001e12:	d406      	bmi.n	8001e22 <__aeabi_dadd+0x54e>
 8001e14:	0773      	lsls	r3, r6, #29
 8001e16:	08ff      	lsrs	r7, r7, #3
 8001e18:	2101      	movs	r1, #1
 8001e1a:	431f      	orrs	r7, r3
 8001e1c:	08f0      	lsrs	r0, r6, #3
 8001e1e:	e690      	b.n	8001b42 <__aeabi_dadd+0x26e>
 8001e20:	4665      	mov	r5, ip
 8001e22:	2401      	movs	r4, #1
 8001e24:	e5ab      	b.n	800197e <__aeabi_dadd+0xaa>
 8001e26:	464b      	mov	r3, r9
 8001e28:	0777      	lsls	r7, r6, #29
 8001e2a:	08d8      	lsrs	r0, r3, #3
 8001e2c:	4307      	orrs	r7, r0
 8001e2e:	08f0      	lsrs	r0, r6, #3
 8001e30:	e6b4      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001e32:	000f      	movs	r7, r1
 8001e34:	0018      	movs	r0, r3
 8001e36:	3f20      	subs	r7, #32
 8001e38:	40f8      	lsrs	r0, r7
 8001e3a:	4684      	mov	ip, r0
 8001e3c:	2920      	cmp	r1, #32
 8001e3e:	d003      	beq.n	8001e48 <__aeabi_dadd+0x574>
 8001e40:	2740      	movs	r7, #64	@ 0x40
 8001e42:	1a79      	subs	r1, r7, r1
 8001e44:	408b      	lsls	r3, r1
 8001e46:	431a      	orrs	r2, r3
 8001e48:	1e53      	subs	r3, r2, #1
 8001e4a:	419a      	sbcs	r2, r3
 8001e4c:	4663      	mov	r3, ip
 8001e4e:	0017      	movs	r7, r2
 8001e50:	431f      	orrs	r7, r3
 8001e52:	e635      	b.n	8001ac0 <__aeabi_dadd+0x1ec>
 8001e54:	2500      	movs	r5, #0
 8001e56:	2400      	movs	r4, #0
 8001e58:	2600      	movs	r6, #0
 8001e5a:	e684      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001e5c:	000c      	movs	r4, r1
 8001e5e:	0035      	movs	r5, r6
 8001e60:	3c20      	subs	r4, #32
 8001e62:	40e5      	lsrs	r5, r4
 8001e64:	2920      	cmp	r1, #32
 8001e66:	d005      	beq.n	8001e74 <__aeabi_dadd+0x5a0>
 8001e68:	2440      	movs	r4, #64	@ 0x40
 8001e6a:	1a61      	subs	r1, r4, r1
 8001e6c:	408e      	lsls	r6, r1
 8001e6e:	4649      	mov	r1, r9
 8001e70:	4331      	orrs	r1, r6
 8001e72:	4689      	mov	r9, r1
 8001e74:	4648      	mov	r0, r9
 8001e76:	1e41      	subs	r1, r0, #1
 8001e78:	4188      	sbcs	r0, r1
 8001e7a:	0007      	movs	r7, r0
 8001e7c:	432f      	orrs	r7, r5
 8001e7e:	e5ef      	b.n	8001a60 <__aeabi_dadd+0x18c>
 8001e80:	08d2      	lsrs	r2, r2, #3
 8001e82:	075f      	lsls	r7, r3, #29
 8001e84:	4665      	mov	r5, ip
 8001e86:	4317      	orrs	r7, r2
 8001e88:	08d8      	lsrs	r0, r3, #3
 8001e8a:	e687      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001e8c:	1a17      	subs	r7, r2, r0
 8001e8e:	42ba      	cmp	r2, r7
 8001e90:	4192      	sbcs	r2, r2
 8001e92:	1b9e      	subs	r6, r3, r6
 8001e94:	4252      	negs	r2, r2
 8001e96:	1ab6      	subs	r6, r6, r2
 8001e98:	0233      	lsls	r3, r6, #8
 8001e9a:	d4c1      	bmi.n	8001e20 <__aeabi_dadd+0x54c>
 8001e9c:	0773      	lsls	r3, r6, #29
 8001e9e:	08ff      	lsrs	r7, r7, #3
 8001ea0:	4665      	mov	r5, ip
 8001ea2:	2101      	movs	r1, #1
 8001ea4:	431f      	orrs	r7, r3
 8001ea6:	08f0      	lsrs	r0, r6, #3
 8001ea8:	e64b      	b.n	8001b42 <__aeabi_dadd+0x26e>
 8001eaa:	2f00      	cmp	r7, #0
 8001eac:	d07b      	beq.n	8001fa6 <__aeabi_dadd+0x6d2>
 8001eae:	4665      	mov	r5, ip
 8001eb0:	001e      	movs	r6, r3
 8001eb2:	4691      	mov	r9, r2
 8001eb4:	e63f      	b.n	8001b36 <__aeabi_dadd+0x262>
 8001eb6:	1a81      	subs	r1, r0, r2
 8001eb8:	4688      	mov	r8, r1
 8001eba:	45c1      	cmp	r9, r8
 8001ebc:	41a4      	sbcs	r4, r4
 8001ebe:	1af1      	subs	r1, r6, r3
 8001ec0:	4264      	negs	r4, r4
 8001ec2:	1b09      	subs	r1, r1, r4
 8001ec4:	2480      	movs	r4, #128	@ 0x80
 8001ec6:	0424      	lsls	r4, r4, #16
 8001ec8:	4221      	tst	r1, r4
 8001eca:	d077      	beq.n	8001fbc <__aeabi_dadd+0x6e8>
 8001ecc:	1a10      	subs	r0, r2, r0
 8001ece:	4282      	cmp	r2, r0
 8001ed0:	4192      	sbcs	r2, r2
 8001ed2:	0007      	movs	r7, r0
 8001ed4:	1b9e      	subs	r6, r3, r6
 8001ed6:	4252      	negs	r2, r2
 8001ed8:	1ab6      	subs	r6, r6, r2
 8001eda:	4337      	orrs	r7, r6
 8001edc:	d000      	beq.n	8001ee0 <__aeabi_dadd+0x60c>
 8001ede:	e0a0      	b.n	8002022 <__aeabi_dadd+0x74e>
 8001ee0:	4665      	mov	r5, ip
 8001ee2:	2400      	movs	r4, #0
 8001ee4:	2600      	movs	r6, #0
 8001ee6:	e63e      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001ee8:	075f      	lsls	r7, r3, #29
 8001eea:	08d2      	lsrs	r2, r2, #3
 8001eec:	4665      	mov	r5, ip
 8001eee:	4317      	orrs	r7, r2
 8001ef0:	08d8      	lsrs	r0, r3, #3
 8001ef2:	e653      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001ef4:	1881      	adds	r1, r0, r2
 8001ef6:	4291      	cmp	r1, r2
 8001ef8:	4192      	sbcs	r2, r2
 8001efa:	18f0      	adds	r0, r6, r3
 8001efc:	4252      	negs	r2, r2
 8001efe:	1880      	adds	r0, r0, r2
 8001f00:	0203      	lsls	r3, r0, #8
 8001f02:	d500      	bpl.n	8001f06 <__aeabi_dadd+0x632>
 8001f04:	e768      	b.n	8001dd8 <__aeabi_dadd+0x504>
 8001f06:	0747      	lsls	r7, r0, #29
 8001f08:	08c9      	lsrs	r1, r1, #3
 8001f0a:	430f      	orrs	r7, r1
 8001f0c:	08c0      	lsrs	r0, r0, #3
 8001f0e:	2101      	movs	r1, #1
 8001f10:	e617      	b.n	8001b42 <__aeabi_dadd+0x26e>
 8001f12:	08d2      	lsrs	r2, r2, #3
 8001f14:	075f      	lsls	r7, r3, #29
 8001f16:	4317      	orrs	r7, r2
 8001f18:	08d8      	lsrs	r0, r3, #3
 8001f1a:	e63f      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001f1c:	000c      	movs	r4, r1
 8001f1e:	2600      	movs	r6, #0
 8001f20:	2700      	movs	r7, #0
 8001f22:	e620      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001f24:	2900      	cmp	r1, #0
 8001f26:	d156      	bne.n	8001fd6 <__aeabi_dadd+0x702>
 8001f28:	075f      	lsls	r7, r3, #29
 8001f2a:	08d2      	lsrs	r2, r2, #3
 8001f2c:	4317      	orrs	r7, r2
 8001f2e:	08d8      	lsrs	r0, r3, #3
 8001f30:	e634      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001f32:	000c      	movs	r4, r1
 8001f34:	001e      	movs	r6, r3
 8001f36:	08d0      	lsrs	r0, r2, #3
 8001f38:	e629      	b.n	8001b8e <__aeabi_dadd+0x2ba>
 8001f3a:	08c1      	lsrs	r1, r0, #3
 8001f3c:	0770      	lsls	r0, r6, #29
 8001f3e:	4301      	orrs	r1, r0
 8001f40:	08f0      	lsrs	r0, r6, #3
 8001f42:	2f00      	cmp	r7, #0
 8001f44:	d062      	beq.n	800200c <__aeabi_dadd+0x738>
 8001f46:	2480      	movs	r4, #128	@ 0x80
 8001f48:	0324      	lsls	r4, r4, #12
 8001f4a:	4220      	tst	r0, r4
 8001f4c:	d007      	beq.n	8001f5e <__aeabi_dadd+0x68a>
 8001f4e:	08de      	lsrs	r6, r3, #3
 8001f50:	4226      	tst	r6, r4
 8001f52:	d104      	bne.n	8001f5e <__aeabi_dadd+0x68a>
 8001f54:	4665      	mov	r5, ip
 8001f56:	0030      	movs	r0, r6
 8001f58:	08d1      	lsrs	r1, r2, #3
 8001f5a:	075b      	lsls	r3, r3, #29
 8001f5c:	4319      	orrs	r1, r3
 8001f5e:	0f4f      	lsrs	r7, r1, #29
 8001f60:	00c9      	lsls	r1, r1, #3
 8001f62:	08c9      	lsrs	r1, r1, #3
 8001f64:	077f      	lsls	r7, r7, #29
 8001f66:	430f      	orrs	r7, r1
 8001f68:	e618      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001f6a:	000c      	movs	r4, r1
 8001f6c:	0030      	movs	r0, r6
 8001f6e:	3c20      	subs	r4, #32
 8001f70:	40e0      	lsrs	r0, r4
 8001f72:	4684      	mov	ip, r0
 8001f74:	2920      	cmp	r1, #32
 8001f76:	d005      	beq.n	8001f84 <__aeabi_dadd+0x6b0>
 8001f78:	2440      	movs	r4, #64	@ 0x40
 8001f7a:	1a61      	subs	r1, r4, r1
 8001f7c:	408e      	lsls	r6, r1
 8001f7e:	4649      	mov	r1, r9
 8001f80:	4331      	orrs	r1, r6
 8001f82:	4689      	mov	r9, r1
 8001f84:	4648      	mov	r0, r9
 8001f86:	1e41      	subs	r1, r0, #1
 8001f88:	4188      	sbcs	r0, r1
 8001f8a:	4661      	mov	r1, ip
 8001f8c:	0007      	movs	r7, r0
 8001f8e:	430f      	orrs	r7, r1
 8001f90:	e630      	b.n	8001bf4 <__aeabi_dadd+0x320>
 8001f92:	2120      	movs	r1, #32
 8001f94:	2700      	movs	r7, #0
 8001f96:	1a09      	subs	r1, r1, r0
 8001f98:	e50e      	b.n	80019b8 <__aeabi_dadd+0xe4>
 8001f9a:	001e      	movs	r6, r3
 8001f9c:	2f00      	cmp	r7, #0
 8001f9e:	d000      	beq.n	8001fa2 <__aeabi_dadd+0x6ce>
 8001fa0:	e522      	b.n	80019e8 <__aeabi_dadd+0x114>
 8001fa2:	2400      	movs	r4, #0
 8001fa4:	e758      	b.n	8001e58 <__aeabi_dadd+0x584>
 8001fa6:	2500      	movs	r5, #0
 8001fa8:	2400      	movs	r4, #0
 8001faa:	2600      	movs	r6, #0
 8001fac:	e5db      	b.n	8001b66 <__aeabi_dadd+0x292>
 8001fae:	46c0      	nop			@ (mov r8, r8)
 8001fb0:	000007fe 	.word	0x000007fe
 8001fb4:	000007ff 	.word	0x000007ff
 8001fb8:	ff7fffff 	.word	0xff7fffff
 8001fbc:	4647      	mov	r7, r8
 8001fbe:	430f      	orrs	r7, r1
 8001fc0:	d100      	bne.n	8001fc4 <__aeabi_dadd+0x6f0>
 8001fc2:	e747      	b.n	8001e54 <__aeabi_dadd+0x580>
 8001fc4:	000e      	movs	r6, r1
 8001fc6:	46c1      	mov	r9, r8
 8001fc8:	e5b5      	b.n	8001b36 <__aeabi_dadd+0x262>
 8001fca:	08df      	lsrs	r7, r3, #3
 8001fcc:	0764      	lsls	r4, r4, #29
 8001fce:	2102      	movs	r1, #2
 8001fd0:	4327      	orrs	r7, r4
 8001fd2:	0900      	lsrs	r0, r0, #4
 8001fd4:	e5b5      	b.n	8001b42 <__aeabi_dadd+0x26e>
 8001fd6:	0019      	movs	r1, r3
 8001fd8:	08c0      	lsrs	r0, r0, #3
 8001fda:	0777      	lsls	r7, r6, #29
 8001fdc:	4307      	orrs	r7, r0
 8001fde:	4311      	orrs	r1, r2
 8001fe0:	08f0      	lsrs	r0, r6, #3
 8001fe2:	2900      	cmp	r1, #0
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dadd+0x714>
 8001fe6:	e5d9      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8001fe8:	2180      	movs	r1, #128	@ 0x80
 8001fea:	0309      	lsls	r1, r1, #12
 8001fec:	4208      	tst	r0, r1
 8001fee:	d007      	beq.n	8002000 <__aeabi_dadd+0x72c>
 8001ff0:	08dc      	lsrs	r4, r3, #3
 8001ff2:	420c      	tst	r4, r1
 8001ff4:	d104      	bne.n	8002000 <__aeabi_dadd+0x72c>
 8001ff6:	08d2      	lsrs	r2, r2, #3
 8001ff8:	075b      	lsls	r3, r3, #29
 8001ffa:	431a      	orrs	r2, r3
 8001ffc:	0017      	movs	r7, r2
 8001ffe:	0020      	movs	r0, r4
 8002000:	0f7b      	lsrs	r3, r7, #29
 8002002:	00ff      	lsls	r7, r7, #3
 8002004:	08ff      	lsrs	r7, r7, #3
 8002006:	075b      	lsls	r3, r3, #29
 8002008:	431f      	orrs	r7, r3
 800200a:	e5c7      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 800200c:	000f      	movs	r7, r1
 800200e:	e5c5      	b.n	8001b9c <__aeabi_dadd+0x2c8>
 8002010:	4b12      	ldr	r3, [pc, #72]	@ (800205c <__aeabi_dadd+0x788>)
 8002012:	08d2      	lsrs	r2, r2, #3
 8002014:	4033      	ands	r3, r6
 8002016:	075f      	lsls	r7, r3, #29
 8002018:	025b      	lsls	r3, r3, #9
 800201a:	2401      	movs	r4, #1
 800201c:	4317      	orrs	r7, r2
 800201e:	0b1e      	lsrs	r6, r3, #12
 8002020:	e5a1      	b.n	8001b66 <__aeabi_dadd+0x292>
 8002022:	4226      	tst	r6, r4
 8002024:	d012      	beq.n	800204c <__aeabi_dadd+0x778>
 8002026:	4b0d      	ldr	r3, [pc, #52]	@ (800205c <__aeabi_dadd+0x788>)
 8002028:	4665      	mov	r5, ip
 800202a:	0002      	movs	r2, r0
 800202c:	2401      	movs	r4, #1
 800202e:	401e      	ands	r6, r3
 8002030:	e4e6      	b.n	8001a00 <__aeabi_dadd+0x12c>
 8002032:	0021      	movs	r1, r4
 8002034:	e585      	b.n	8001b42 <__aeabi_dadd+0x26e>
 8002036:	0017      	movs	r7, r2
 8002038:	e5a8      	b.n	8001b8c <__aeabi_dadd+0x2b8>
 800203a:	003a      	movs	r2, r7
 800203c:	e4d4      	b.n	80019e8 <__aeabi_dadd+0x114>
 800203e:	08db      	lsrs	r3, r3, #3
 8002040:	0764      	lsls	r4, r4, #29
 8002042:	431c      	orrs	r4, r3
 8002044:	0027      	movs	r7, r4
 8002046:	2102      	movs	r1, #2
 8002048:	0900      	lsrs	r0, r0, #4
 800204a:	e57a      	b.n	8001b42 <__aeabi_dadd+0x26e>
 800204c:	08c0      	lsrs	r0, r0, #3
 800204e:	0777      	lsls	r7, r6, #29
 8002050:	4307      	orrs	r7, r0
 8002052:	4665      	mov	r5, ip
 8002054:	2100      	movs	r1, #0
 8002056:	08f0      	lsrs	r0, r6, #3
 8002058:	e573      	b.n	8001b42 <__aeabi_dadd+0x26e>
 800205a:	46c0      	nop			@ (mov r8, r8)
 800205c:	ff7fffff 	.word	0xff7fffff

08002060 <__aeabi_ddiv>:
 8002060:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002062:	46de      	mov	lr, fp
 8002064:	4645      	mov	r5, r8
 8002066:	4657      	mov	r7, sl
 8002068:	464e      	mov	r6, r9
 800206a:	b5e0      	push	{r5, r6, r7, lr}
 800206c:	b087      	sub	sp, #28
 800206e:	9200      	str	r2, [sp, #0]
 8002070:	9301      	str	r3, [sp, #4]
 8002072:	030b      	lsls	r3, r1, #12
 8002074:	0b1b      	lsrs	r3, r3, #12
 8002076:	469b      	mov	fp, r3
 8002078:	0fca      	lsrs	r2, r1, #31
 800207a:	004b      	lsls	r3, r1, #1
 800207c:	0004      	movs	r4, r0
 800207e:	4680      	mov	r8, r0
 8002080:	0d5b      	lsrs	r3, r3, #21
 8002082:	9202      	str	r2, [sp, #8]
 8002084:	d100      	bne.n	8002088 <__aeabi_ddiv+0x28>
 8002086:	e098      	b.n	80021ba <__aeabi_ddiv+0x15a>
 8002088:	4a7c      	ldr	r2, [pc, #496]	@ (800227c <__aeabi_ddiv+0x21c>)
 800208a:	4293      	cmp	r3, r2
 800208c:	d037      	beq.n	80020fe <__aeabi_ddiv+0x9e>
 800208e:	4659      	mov	r1, fp
 8002090:	0f42      	lsrs	r2, r0, #29
 8002092:	00c9      	lsls	r1, r1, #3
 8002094:	430a      	orrs	r2, r1
 8002096:	2180      	movs	r1, #128	@ 0x80
 8002098:	0409      	lsls	r1, r1, #16
 800209a:	4311      	orrs	r1, r2
 800209c:	00c2      	lsls	r2, r0, #3
 800209e:	4690      	mov	r8, r2
 80020a0:	4a77      	ldr	r2, [pc, #476]	@ (8002280 <__aeabi_ddiv+0x220>)
 80020a2:	4689      	mov	r9, r1
 80020a4:	4692      	mov	sl, r2
 80020a6:	449a      	add	sl, r3
 80020a8:	2300      	movs	r3, #0
 80020aa:	2400      	movs	r4, #0
 80020ac:	9303      	str	r3, [sp, #12]
 80020ae:	9e00      	ldr	r6, [sp, #0]
 80020b0:	9f01      	ldr	r7, [sp, #4]
 80020b2:	033b      	lsls	r3, r7, #12
 80020b4:	0b1b      	lsrs	r3, r3, #12
 80020b6:	469b      	mov	fp, r3
 80020b8:	007b      	lsls	r3, r7, #1
 80020ba:	0030      	movs	r0, r6
 80020bc:	0d5b      	lsrs	r3, r3, #21
 80020be:	0ffd      	lsrs	r5, r7, #31
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d059      	beq.n	8002178 <__aeabi_ddiv+0x118>
 80020c4:	4a6d      	ldr	r2, [pc, #436]	@ (800227c <__aeabi_ddiv+0x21c>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d048      	beq.n	800215c <__aeabi_ddiv+0xfc>
 80020ca:	4659      	mov	r1, fp
 80020cc:	0f72      	lsrs	r2, r6, #29
 80020ce:	00c9      	lsls	r1, r1, #3
 80020d0:	430a      	orrs	r2, r1
 80020d2:	2180      	movs	r1, #128	@ 0x80
 80020d4:	0409      	lsls	r1, r1, #16
 80020d6:	4311      	orrs	r1, r2
 80020d8:	468b      	mov	fp, r1
 80020da:	4969      	ldr	r1, [pc, #420]	@ (8002280 <__aeabi_ddiv+0x220>)
 80020dc:	00f2      	lsls	r2, r6, #3
 80020de:	468c      	mov	ip, r1
 80020e0:	4651      	mov	r1, sl
 80020e2:	4463      	add	r3, ip
 80020e4:	1acb      	subs	r3, r1, r3
 80020e6:	469a      	mov	sl, r3
 80020e8:	2100      	movs	r1, #0
 80020ea:	9e02      	ldr	r6, [sp, #8]
 80020ec:	406e      	eors	r6, r5
 80020ee:	b2f6      	uxtb	r6, r6
 80020f0:	2c0f      	cmp	r4, #15
 80020f2:	d900      	bls.n	80020f6 <__aeabi_ddiv+0x96>
 80020f4:	e0ce      	b.n	8002294 <__aeabi_ddiv+0x234>
 80020f6:	4b63      	ldr	r3, [pc, #396]	@ (8002284 <__aeabi_ddiv+0x224>)
 80020f8:	00a4      	lsls	r4, r4, #2
 80020fa:	591b      	ldr	r3, [r3, r4]
 80020fc:	469f      	mov	pc, r3
 80020fe:	465a      	mov	r2, fp
 8002100:	4302      	orrs	r2, r0
 8002102:	4691      	mov	r9, r2
 8002104:	d000      	beq.n	8002108 <__aeabi_ddiv+0xa8>
 8002106:	e090      	b.n	800222a <__aeabi_ddiv+0x1ca>
 8002108:	469a      	mov	sl, r3
 800210a:	2302      	movs	r3, #2
 800210c:	4690      	mov	r8, r2
 800210e:	2408      	movs	r4, #8
 8002110:	9303      	str	r3, [sp, #12]
 8002112:	e7cc      	b.n	80020ae <__aeabi_ddiv+0x4e>
 8002114:	46cb      	mov	fp, r9
 8002116:	4642      	mov	r2, r8
 8002118:	9d02      	ldr	r5, [sp, #8]
 800211a:	9903      	ldr	r1, [sp, #12]
 800211c:	2902      	cmp	r1, #2
 800211e:	d100      	bne.n	8002122 <__aeabi_ddiv+0xc2>
 8002120:	e1de      	b.n	80024e0 <__aeabi_ddiv+0x480>
 8002122:	2903      	cmp	r1, #3
 8002124:	d100      	bne.n	8002128 <__aeabi_ddiv+0xc8>
 8002126:	e08d      	b.n	8002244 <__aeabi_ddiv+0x1e4>
 8002128:	2901      	cmp	r1, #1
 800212a:	d000      	beq.n	800212e <__aeabi_ddiv+0xce>
 800212c:	e179      	b.n	8002422 <__aeabi_ddiv+0x3c2>
 800212e:	002e      	movs	r6, r5
 8002130:	2200      	movs	r2, #0
 8002132:	2300      	movs	r3, #0
 8002134:	2400      	movs	r4, #0
 8002136:	4690      	mov	r8, r2
 8002138:	051b      	lsls	r3, r3, #20
 800213a:	4323      	orrs	r3, r4
 800213c:	07f6      	lsls	r6, r6, #31
 800213e:	4333      	orrs	r3, r6
 8002140:	4640      	mov	r0, r8
 8002142:	0019      	movs	r1, r3
 8002144:	b007      	add	sp, #28
 8002146:	bcf0      	pop	{r4, r5, r6, r7}
 8002148:	46bb      	mov	fp, r7
 800214a:	46b2      	mov	sl, r6
 800214c:	46a9      	mov	r9, r5
 800214e:	46a0      	mov	r8, r4
 8002150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002152:	2200      	movs	r2, #0
 8002154:	2400      	movs	r4, #0
 8002156:	4690      	mov	r8, r2
 8002158:	4b48      	ldr	r3, [pc, #288]	@ (800227c <__aeabi_ddiv+0x21c>)
 800215a:	e7ed      	b.n	8002138 <__aeabi_ddiv+0xd8>
 800215c:	465a      	mov	r2, fp
 800215e:	9b00      	ldr	r3, [sp, #0]
 8002160:	431a      	orrs	r2, r3
 8002162:	4b49      	ldr	r3, [pc, #292]	@ (8002288 <__aeabi_ddiv+0x228>)
 8002164:	469c      	mov	ip, r3
 8002166:	44e2      	add	sl, ip
 8002168:	2a00      	cmp	r2, #0
 800216a:	d159      	bne.n	8002220 <__aeabi_ddiv+0x1c0>
 800216c:	2302      	movs	r3, #2
 800216e:	431c      	orrs	r4, r3
 8002170:	2300      	movs	r3, #0
 8002172:	2102      	movs	r1, #2
 8002174:	469b      	mov	fp, r3
 8002176:	e7b8      	b.n	80020ea <__aeabi_ddiv+0x8a>
 8002178:	465a      	mov	r2, fp
 800217a:	9b00      	ldr	r3, [sp, #0]
 800217c:	431a      	orrs	r2, r3
 800217e:	d049      	beq.n	8002214 <__aeabi_ddiv+0x1b4>
 8002180:	465b      	mov	r3, fp
 8002182:	2b00      	cmp	r3, #0
 8002184:	d100      	bne.n	8002188 <__aeabi_ddiv+0x128>
 8002186:	e19c      	b.n	80024c2 <__aeabi_ddiv+0x462>
 8002188:	4658      	mov	r0, fp
 800218a:	f001 fc0d 	bl	80039a8 <__clzsi2>
 800218e:	0002      	movs	r2, r0
 8002190:	0003      	movs	r3, r0
 8002192:	3a0b      	subs	r2, #11
 8002194:	271d      	movs	r7, #29
 8002196:	9e00      	ldr	r6, [sp, #0]
 8002198:	1aba      	subs	r2, r7, r2
 800219a:	0019      	movs	r1, r3
 800219c:	4658      	mov	r0, fp
 800219e:	40d6      	lsrs	r6, r2
 80021a0:	3908      	subs	r1, #8
 80021a2:	4088      	lsls	r0, r1
 80021a4:	0032      	movs	r2, r6
 80021a6:	4302      	orrs	r2, r0
 80021a8:	4693      	mov	fp, r2
 80021aa:	9a00      	ldr	r2, [sp, #0]
 80021ac:	408a      	lsls	r2, r1
 80021ae:	4937      	ldr	r1, [pc, #220]	@ (800228c <__aeabi_ddiv+0x22c>)
 80021b0:	4453      	add	r3, sl
 80021b2:	468a      	mov	sl, r1
 80021b4:	2100      	movs	r1, #0
 80021b6:	449a      	add	sl, r3
 80021b8:	e797      	b.n	80020ea <__aeabi_ddiv+0x8a>
 80021ba:	465b      	mov	r3, fp
 80021bc:	4303      	orrs	r3, r0
 80021be:	4699      	mov	r9, r3
 80021c0:	d021      	beq.n	8002206 <__aeabi_ddiv+0x1a6>
 80021c2:	465b      	mov	r3, fp
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d100      	bne.n	80021ca <__aeabi_ddiv+0x16a>
 80021c8:	e169      	b.n	800249e <__aeabi_ddiv+0x43e>
 80021ca:	4658      	mov	r0, fp
 80021cc:	f001 fbec 	bl	80039a8 <__clzsi2>
 80021d0:	230b      	movs	r3, #11
 80021d2:	425b      	negs	r3, r3
 80021d4:	469c      	mov	ip, r3
 80021d6:	0002      	movs	r2, r0
 80021d8:	4484      	add	ip, r0
 80021da:	4666      	mov	r6, ip
 80021dc:	231d      	movs	r3, #29
 80021de:	1b9b      	subs	r3, r3, r6
 80021e0:	0026      	movs	r6, r4
 80021e2:	0011      	movs	r1, r2
 80021e4:	4658      	mov	r0, fp
 80021e6:	40de      	lsrs	r6, r3
 80021e8:	3908      	subs	r1, #8
 80021ea:	4088      	lsls	r0, r1
 80021ec:	0033      	movs	r3, r6
 80021ee:	4303      	orrs	r3, r0
 80021f0:	4699      	mov	r9, r3
 80021f2:	0023      	movs	r3, r4
 80021f4:	408b      	lsls	r3, r1
 80021f6:	4698      	mov	r8, r3
 80021f8:	4b25      	ldr	r3, [pc, #148]	@ (8002290 <__aeabi_ddiv+0x230>)
 80021fa:	2400      	movs	r4, #0
 80021fc:	1a9b      	subs	r3, r3, r2
 80021fe:	469a      	mov	sl, r3
 8002200:	2300      	movs	r3, #0
 8002202:	9303      	str	r3, [sp, #12]
 8002204:	e753      	b.n	80020ae <__aeabi_ddiv+0x4e>
 8002206:	2300      	movs	r3, #0
 8002208:	4698      	mov	r8, r3
 800220a:	469a      	mov	sl, r3
 800220c:	3301      	adds	r3, #1
 800220e:	2404      	movs	r4, #4
 8002210:	9303      	str	r3, [sp, #12]
 8002212:	e74c      	b.n	80020ae <__aeabi_ddiv+0x4e>
 8002214:	2301      	movs	r3, #1
 8002216:	431c      	orrs	r4, r3
 8002218:	2300      	movs	r3, #0
 800221a:	2101      	movs	r1, #1
 800221c:	469b      	mov	fp, r3
 800221e:	e764      	b.n	80020ea <__aeabi_ddiv+0x8a>
 8002220:	2303      	movs	r3, #3
 8002222:	0032      	movs	r2, r6
 8002224:	2103      	movs	r1, #3
 8002226:	431c      	orrs	r4, r3
 8002228:	e75f      	b.n	80020ea <__aeabi_ddiv+0x8a>
 800222a:	469a      	mov	sl, r3
 800222c:	2303      	movs	r3, #3
 800222e:	46d9      	mov	r9, fp
 8002230:	240c      	movs	r4, #12
 8002232:	9303      	str	r3, [sp, #12]
 8002234:	e73b      	b.n	80020ae <__aeabi_ddiv+0x4e>
 8002236:	2300      	movs	r3, #0
 8002238:	2480      	movs	r4, #128	@ 0x80
 800223a:	4698      	mov	r8, r3
 800223c:	2600      	movs	r6, #0
 800223e:	4b0f      	ldr	r3, [pc, #60]	@ (800227c <__aeabi_ddiv+0x21c>)
 8002240:	0324      	lsls	r4, r4, #12
 8002242:	e779      	b.n	8002138 <__aeabi_ddiv+0xd8>
 8002244:	2480      	movs	r4, #128	@ 0x80
 8002246:	465b      	mov	r3, fp
 8002248:	0324      	lsls	r4, r4, #12
 800224a:	431c      	orrs	r4, r3
 800224c:	0324      	lsls	r4, r4, #12
 800224e:	002e      	movs	r6, r5
 8002250:	4690      	mov	r8, r2
 8002252:	4b0a      	ldr	r3, [pc, #40]	@ (800227c <__aeabi_ddiv+0x21c>)
 8002254:	0b24      	lsrs	r4, r4, #12
 8002256:	e76f      	b.n	8002138 <__aeabi_ddiv+0xd8>
 8002258:	2480      	movs	r4, #128	@ 0x80
 800225a:	464b      	mov	r3, r9
 800225c:	0324      	lsls	r4, r4, #12
 800225e:	4223      	tst	r3, r4
 8002260:	d002      	beq.n	8002268 <__aeabi_ddiv+0x208>
 8002262:	465b      	mov	r3, fp
 8002264:	4223      	tst	r3, r4
 8002266:	d0f0      	beq.n	800224a <__aeabi_ddiv+0x1ea>
 8002268:	2480      	movs	r4, #128	@ 0x80
 800226a:	464b      	mov	r3, r9
 800226c:	0324      	lsls	r4, r4, #12
 800226e:	431c      	orrs	r4, r3
 8002270:	0324      	lsls	r4, r4, #12
 8002272:	9e02      	ldr	r6, [sp, #8]
 8002274:	4b01      	ldr	r3, [pc, #4]	@ (800227c <__aeabi_ddiv+0x21c>)
 8002276:	0b24      	lsrs	r4, r4, #12
 8002278:	e75e      	b.n	8002138 <__aeabi_ddiv+0xd8>
 800227a:	46c0      	nop			@ (mov r8, r8)
 800227c:	000007ff 	.word	0x000007ff
 8002280:	fffffc01 	.word	0xfffffc01
 8002284:	08011308 	.word	0x08011308
 8002288:	fffff801 	.word	0xfffff801
 800228c:	000003f3 	.word	0x000003f3
 8002290:	fffffc0d 	.word	0xfffffc0d
 8002294:	45cb      	cmp	fp, r9
 8002296:	d200      	bcs.n	800229a <__aeabi_ddiv+0x23a>
 8002298:	e0f8      	b.n	800248c <__aeabi_ddiv+0x42c>
 800229a:	d100      	bne.n	800229e <__aeabi_ddiv+0x23e>
 800229c:	e0f3      	b.n	8002486 <__aeabi_ddiv+0x426>
 800229e:	2301      	movs	r3, #1
 80022a0:	425b      	negs	r3, r3
 80022a2:	469c      	mov	ip, r3
 80022a4:	4644      	mov	r4, r8
 80022a6:	4648      	mov	r0, r9
 80022a8:	2500      	movs	r5, #0
 80022aa:	44e2      	add	sl, ip
 80022ac:	465b      	mov	r3, fp
 80022ae:	0e17      	lsrs	r7, r2, #24
 80022b0:	021b      	lsls	r3, r3, #8
 80022b2:	431f      	orrs	r7, r3
 80022b4:	0c19      	lsrs	r1, r3, #16
 80022b6:	043b      	lsls	r3, r7, #16
 80022b8:	0212      	lsls	r2, r2, #8
 80022ba:	9700      	str	r7, [sp, #0]
 80022bc:	0c1f      	lsrs	r7, r3, #16
 80022be:	4691      	mov	r9, r2
 80022c0:	9102      	str	r1, [sp, #8]
 80022c2:	9703      	str	r7, [sp, #12]
 80022c4:	f7fd ffca 	bl	800025c <__aeabi_uidivmod>
 80022c8:	0002      	movs	r2, r0
 80022ca:	437a      	muls	r2, r7
 80022cc:	040b      	lsls	r3, r1, #16
 80022ce:	0c21      	lsrs	r1, r4, #16
 80022d0:	4680      	mov	r8, r0
 80022d2:	4319      	orrs	r1, r3
 80022d4:	428a      	cmp	r2, r1
 80022d6:	d909      	bls.n	80022ec <__aeabi_ddiv+0x28c>
 80022d8:	9f00      	ldr	r7, [sp, #0]
 80022da:	2301      	movs	r3, #1
 80022dc:	46bc      	mov	ip, r7
 80022de:	425b      	negs	r3, r3
 80022e0:	4461      	add	r1, ip
 80022e2:	469c      	mov	ip, r3
 80022e4:	44e0      	add	r8, ip
 80022e6:	428f      	cmp	r7, r1
 80022e8:	d800      	bhi.n	80022ec <__aeabi_ddiv+0x28c>
 80022ea:	e15c      	b.n	80025a6 <__aeabi_ddiv+0x546>
 80022ec:	1a88      	subs	r0, r1, r2
 80022ee:	9902      	ldr	r1, [sp, #8]
 80022f0:	f7fd ffb4 	bl	800025c <__aeabi_uidivmod>
 80022f4:	9a03      	ldr	r2, [sp, #12]
 80022f6:	0424      	lsls	r4, r4, #16
 80022f8:	4342      	muls	r2, r0
 80022fa:	0409      	lsls	r1, r1, #16
 80022fc:	0c24      	lsrs	r4, r4, #16
 80022fe:	0003      	movs	r3, r0
 8002300:	430c      	orrs	r4, r1
 8002302:	42a2      	cmp	r2, r4
 8002304:	d906      	bls.n	8002314 <__aeabi_ddiv+0x2b4>
 8002306:	9900      	ldr	r1, [sp, #0]
 8002308:	3b01      	subs	r3, #1
 800230a:	468c      	mov	ip, r1
 800230c:	4464      	add	r4, ip
 800230e:	42a1      	cmp	r1, r4
 8002310:	d800      	bhi.n	8002314 <__aeabi_ddiv+0x2b4>
 8002312:	e142      	b.n	800259a <__aeabi_ddiv+0x53a>
 8002314:	1aa0      	subs	r0, r4, r2
 8002316:	4642      	mov	r2, r8
 8002318:	0412      	lsls	r2, r2, #16
 800231a:	431a      	orrs	r2, r3
 800231c:	4693      	mov	fp, r2
 800231e:	464b      	mov	r3, r9
 8002320:	4659      	mov	r1, fp
 8002322:	0c1b      	lsrs	r3, r3, #16
 8002324:	001f      	movs	r7, r3
 8002326:	9304      	str	r3, [sp, #16]
 8002328:	040b      	lsls	r3, r1, #16
 800232a:	4649      	mov	r1, r9
 800232c:	0409      	lsls	r1, r1, #16
 800232e:	0c09      	lsrs	r1, r1, #16
 8002330:	000c      	movs	r4, r1
 8002332:	0c1b      	lsrs	r3, r3, #16
 8002334:	435c      	muls	r4, r3
 8002336:	0c12      	lsrs	r2, r2, #16
 8002338:	437b      	muls	r3, r7
 800233a:	4688      	mov	r8, r1
 800233c:	4351      	muls	r1, r2
 800233e:	437a      	muls	r2, r7
 8002340:	0c27      	lsrs	r7, r4, #16
 8002342:	46bc      	mov	ip, r7
 8002344:	185b      	adds	r3, r3, r1
 8002346:	4463      	add	r3, ip
 8002348:	4299      	cmp	r1, r3
 800234a:	d903      	bls.n	8002354 <__aeabi_ddiv+0x2f4>
 800234c:	2180      	movs	r1, #128	@ 0x80
 800234e:	0249      	lsls	r1, r1, #9
 8002350:	468c      	mov	ip, r1
 8002352:	4462      	add	r2, ip
 8002354:	0c19      	lsrs	r1, r3, #16
 8002356:	0424      	lsls	r4, r4, #16
 8002358:	041b      	lsls	r3, r3, #16
 800235a:	0c24      	lsrs	r4, r4, #16
 800235c:	188a      	adds	r2, r1, r2
 800235e:	191c      	adds	r4, r3, r4
 8002360:	4290      	cmp	r0, r2
 8002362:	d302      	bcc.n	800236a <__aeabi_ddiv+0x30a>
 8002364:	d116      	bne.n	8002394 <__aeabi_ddiv+0x334>
 8002366:	42a5      	cmp	r5, r4
 8002368:	d214      	bcs.n	8002394 <__aeabi_ddiv+0x334>
 800236a:	465b      	mov	r3, fp
 800236c:	9f00      	ldr	r7, [sp, #0]
 800236e:	3b01      	subs	r3, #1
 8002370:	444d      	add	r5, r9
 8002372:	9305      	str	r3, [sp, #20]
 8002374:	454d      	cmp	r5, r9
 8002376:	419b      	sbcs	r3, r3
 8002378:	46bc      	mov	ip, r7
 800237a:	425b      	negs	r3, r3
 800237c:	4463      	add	r3, ip
 800237e:	18c0      	adds	r0, r0, r3
 8002380:	4287      	cmp	r7, r0
 8002382:	d300      	bcc.n	8002386 <__aeabi_ddiv+0x326>
 8002384:	e102      	b.n	800258c <__aeabi_ddiv+0x52c>
 8002386:	4282      	cmp	r2, r0
 8002388:	d900      	bls.n	800238c <__aeabi_ddiv+0x32c>
 800238a:	e129      	b.n	80025e0 <__aeabi_ddiv+0x580>
 800238c:	d100      	bne.n	8002390 <__aeabi_ddiv+0x330>
 800238e:	e124      	b.n	80025da <__aeabi_ddiv+0x57a>
 8002390:	9b05      	ldr	r3, [sp, #20]
 8002392:	469b      	mov	fp, r3
 8002394:	1b2c      	subs	r4, r5, r4
 8002396:	42a5      	cmp	r5, r4
 8002398:	41ad      	sbcs	r5, r5
 800239a:	9b00      	ldr	r3, [sp, #0]
 800239c:	1a80      	subs	r0, r0, r2
 800239e:	426d      	negs	r5, r5
 80023a0:	1b40      	subs	r0, r0, r5
 80023a2:	4283      	cmp	r3, r0
 80023a4:	d100      	bne.n	80023a8 <__aeabi_ddiv+0x348>
 80023a6:	e10f      	b.n	80025c8 <__aeabi_ddiv+0x568>
 80023a8:	9902      	ldr	r1, [sp, #8]
 80023aa:	f7fd ff57 	bl	800025c <__aeabi_uidivmod>
 80023ae:	9a03      	ldr	r2, [sp, #12]
 80023b0:	040b      	lsls	r3, r1, #16
 80023b2:	4342      	muls	r2, r0
 80023b4:	0c21      	lsrs	r1, r4, #16
 80023b6:	0005      	movs	r5, r0
 80023b8:	4319      	orrs	r1, r3
 80023ba:	428a      	cmp	r2, r1
 80023bc:	d900      	bls.n	80023c0 <__aeabi_ddiv+0x360>
 80023be:	e0cb      	b.n	8002558 <__aeabi_ddiv+0x4f8>
 80023c0:	1a88      	subs	r0, r1, r2
 80023c2:	9902      	ldr	r1, [sp, #8]
 80023c4:	f7fd ff4a 	bl	800025c <__aeabi_uidivmod>
 80023c8:	9a03      	ldr	r2, [sp, #12]
 80023ca:	0424      	lsls	r4, r4, #16
 80023cc:	4342      	muls	r2, r0
 80023ce:	0409      	lsls	r1, r1, #16
 80023d0:	0c24      	lsrs	r4, r4, #16
 80023d2:	0003      	movs	r3, r0
 80023d4:	430c      	orrs	r4, r1
 80023d6:	42a2      	cmp	r2, r4
 80023d8:	d900      	bls.n	80023dc <__aeabi_ddiv+0x37c>
 80023da:	e0ca      	b.n	8002572 <__aeabi_ddiv+0x512>
 80023dc:	4641      	mov	r1, r8
 80023de:	1aa4      	subs	r4, r4, r2
 80023e0:	042a      	lsls	r2, r5, #16
 80023e2:	431a      	orrs	r2, r3
 80023e4:	9f04      	ldr	r7, [sp, #16]
 80023e6:	0413      	lsls	r3, r2, #16
 80023e8:	0c1b      	lsrs	r3, r3, #16
 80023ea:	4359      	muls	r1, r3
 80023ec:	4640      	mov	r0, r8
 80023ee:	437b      	muls	r3, r7
 80023f0:	469c      	mov	ip, r3
 80023f2:	0c15      	lsrs	r5, r2, #16
 80023f4:	4368      	muls	r0, r5
 80023f6:	0c0b      	lsrs	r3, r1, #16
 80023f8:	4484      	add	ip, r0
 80023fa:	4463      	add	r3, ip
 80023fc:	437d      	muls	r5, r7
 80023fe:	4298      	cmp	r0, r3
 8002400:	d903      	bls.n	800240a <__aeabi_ddiv+0x3aa>
 8002402:	2080      	movs	r0, #128	@ 0x80
 8002404:	0240      	lsls	r0, r0, #9
 8002406:	4684      	mov	ip, r0
 8002408:	4465      	add	r5, ip
 800240a:	0c18      	lsrs	r0, r3, #16
 800240c:	0409      	lsls	r1, r1, #16
 800240e:	041b      	lsls	r3, r3, #16
 8002410:	0c09      	lsrs	r1, r1, #16
 8002412:	1940      	adds	r0, r0, r5
 8002414:	185b      	adds	r3, r3, r1
 8002416:	4284      	cmp	r4, r0
 8002418:	d327      	bcc.n	800246a <__aeabi_ddiv+0x40a>
 800241a:	d023      	beq.n	8002464 <__aeabi_ddiv+0x404>
 800241c:	2301      	movs	r3, #1
 800241e:	0035      	movs	r5, r6
 8002420:	431a      	orrs	r2, r3
 8002422:	4b94      	ldr	r3, [pc, #592]	@ (8002674 <__aeabi_ddiv+0x614>)
 8002424:	4453      	add	r3, sl
 8002426:	2b00      	cmp	r3, #0
 8002428:	dd60      	ble.n	80024ec <__aeabi_ddiv+0x48c>
 800242a:	0751      	lsls	r1, r2, #29
 800242c:	d000      	beq.n	8002430 <__aeabi_ddiv+0x3d0>
 800242e:	e086      	b.n	800253e <__aeabi_ddiv+0x4de>
 8002430:	002e      	movs	r6, r5
 8002432:	08d1      	lsrs	r1, r2, #3
 8002434:	465a      	mov	r2, fp
 8002436:	01d2      	lsls	r2, r2, #7
 8002438:	d506      	bpl.n	8002448 <__aeabi_ddiv+0x3e8>
 800243a:	465a      	mov	r2, fp
 800243c:	4b8e      	ldr	r3, [pc, #568]	@ (8002678 <__aeabi_ddiv+0x618>)
 800243e:	401a      	ands	r2, r3
 8002440:	2380      	movs	r3, #128	@ 0x80
 8002442:	4693      	mov	fp, r2
 8002444:	00db      	lsls	r3, r3, #3
 8002446:	4453      	add	r3, sl
 8002448:	4a8c      	ldr	r2, [pc, #560]	@ (800267c <__aeabi_ddiv+0x61c>)
 800244a:	4293      	cmp	r3, r2
 800244c:	dd00      	ble.n	8002450 <__aeabi_ddiv+0x3f0>
 800244e:	e680      	b.n	8002152 <__aeabi_ddiv+0xf2>
 8002450:	465a      	mov	r2, fp
 8002452:	0752      	lsls	r2, r2, #29
 8002454:	430a      	orrs	r2, r1
 8002456:	4690      	mov	r8, r2
 8002458:	465a      	mov	r2, fp
 800245a:	055b      	lsls	r3, r3, #21
 800245c:	0254      	lsls	r4, r2, #9
 800245e:	0b24      	lsrs	r4, r4, #12
 8002460:	0d5b      	lsrs	r3, r3, #21
 8002462:	e669      	b.n	8002138 <__aeabi_ddiv+0xd8>
 8002464:	0035      	movs	r5, r6
 8002466:	2b00      	cmp	r3, #0
 8002468:	d0db      	beq.n	8002422 <__aeabi_ddiv+0x3c2>
 800246a:	9d00      	ldr	r5, [sp, #0]
 800246c:	1e51      	subs	r1, r2, #1
 800246e:	46ac      	mov	ip, r5
 8002470:	4464      	add	r4, ip
 8002472:	42ac      	cmp	r4, r5
 8002474:	d200      	bcs.n	8002478 <__aeabi_ddiv+0x418>
 8002476:	e09e      	b.n	80025b6 <__aeabi_ddiv+0x556>
 8002478:	4284      	cmp	r4, r0
 800247a:	d200      	bcs.n	800247e <__aeabi_ddiv+0x41e>
 800247c:	e0e1      	b.n	8002642 <__aeabi_ddiv+0x5e2>
 800247e:	d100      	bne.n	8002482 <__aeabi_ddiv+0x422>
 8002480:	e0ee      	b.n	8002660 <__aeabi_ddiv+0x600>
 8002482:	000a      	movs	r2, r1
 8002484:	e7ca      	b.n	800241c <__aeabi_ddiv+0x3bc>
 8002486:	4542      	cmp	r2, r8
 8002488:	d900      	bls.n	800248c <__aeabi_ddiv+0x42c>
 800248a:	e708      	b.n	800229e <__aeabi_ddiv+0x23e>
 800248c:	464b      	mov	r3, r9
 800248e:	07dc      	lsls	r4, r3, #31
 8002490:	0858      	lsrs	r0, r3, #1
 8002492:	4643      	mov	r3, r8
 8002494:	085b      	lsrs	r3, r3, #1
 8002496:	431c      	orrs	r4, r3
 8002498:	4643      	mov	r3, r8
 800249a:	07dd      	lsls	r5, r3, #31
 800249c:	e706      	b.n	80022ac <__aeabi_ddiv+0x24c>
 800249e:	f001 fa83 	bl	80039a8 <__clzsi2>
 80024a2:	2315      	movs	r3, #21
 80024a4:	469c      	mov	ip, r3
 80024a6:	4484      	add	ip, r0
 80024a8:	0002      	movs	r2, r0
 80024aa:	4663      	mov	r3, ip
 80024ac:	3220      	adds	r2, #32
 80024ae:	2b1c      	cmp	r3, #28
 80024b0:	dc00      	bgt.n	80024b4 <__aeabi_ddiv+0x454>
 80024b2:	e692      	b.n	80021da <__aeabi_ddiv+0x17a>
 80024b4:	0023      	movs	r3, r4
 80024b6:	3808      	subs	r0, #8
 80024b8:	4083      	lsls	r3, r0
 80024ba:	4699      	mov	r9, r3
 80024bc:	2300      	movs	r3, #0
 80024be:	4698      	mov	r8, r3
 80024c0:	e69a      	b.n	80021f8 <__aeabi_ddiv+0x198>
 80024c2:	f001 fa71 	bl	80039a8 <__clzsi2>
 80024c6:	0002      	movs	r2, r0
 80024c8:	0003      	movs	r3, r0
 80024ca:	3215      	adds	r2, #21
 80024cc:	3320      	adds	r3, #32
 80024ce:	2a1c      	cmp	r2, #28
 80024d0:	dc00      	bgt.n	80024d4 <__aeabi_ddiv+0x474>
 80024d2:	e65f      	b.n	8002194 <__aeabi_ddiv+0x134>
 80024d4:	9900      	ldr	r1, [sp, #0]
 80024d6:	3808      	subs	r0, #8
 80024d8:	4081      	lsls	r1, r0
 80024da:	2200      	movs	r2, #0
 80024dc:	468b      	mov	fp, r1
 80024de:	e666      	b.n	80021ae <__aeabi_ddiv+0x14e>
 80024e0:	2200      	movs	r2, #0
 80024e2:	002e      	movs	r6, r5
 80024e4:	2400      	movs	r4, #0
 80024e6:	4690      	mov	r8, r2
 80024e8:	4b65      	ldr	r3, [pc, #404]	@ (8002680 <__aeabi_ddiv+0x620>)
 80024ea:	e625      	b.n	8002138 <__aeabi_ddiv+0xd8>
 80024ec:	002e      	movs	r6, r5
 80024ee:	2101      	movs	r1, #1
 80024f0:	1ac9      	subs	r1, r1, r3
 80024f2:	2938      	cmp	r1, #56	@ 0x38
 80024f4:	dd00      	ble.n	80024f8 <__aeabi_ddiv+0x498>
 80024f6:	e61b      	b.n	8002130 <__aeabi_ddiv+0xd0>
 80024f8:	291f      	cmp	r1, #31
 80024fa:	dc7e      	bgt.n	80025fa <__aeabi_ddiv+0x59a>
 80024fc:	4861      	ldr	r0, [pc, #388]	@ (8002684 <__aeabi_ddiv+0x624>)
 80024fe:	0014      	movs	r4, r2
 8002500:	4450      	add	r0, sl
 8002502:	465b      	mov	r3, fp
 8002504:	4082      	lsls	r2, r0
 8002506:	4083      	lsls	r3, r0
 8002508:	40cc      	lsrs	r4, r1
 800250a:	1e50      	subs	r0, r2, #1
 800250c:	4182      	sbcs	r2, r0
 800250e:	4323      	orrs	r3, r4
 8002510:	431a      	orrs	r2, r3
 8002512:	465b      	mov	r3, fp
 8002514:	40cb      	lsrs	r3, r1
 8002516:	0751      	lsls	r1, r2, #29
 8002518:	d009      	beq.n	800252e <__aeabi_ddiv+0x4ce>
 800251a:	210f      	movs	r1, #15
 800251c:	4011      	ands	r1, r2
 800251e:	2904      	cmp	r1, #4
 8002520:	d005      	beq.n	800252e <__aeabi_ddiv+0x4ce>
 8002522:	1d11      	adds	r1, r2, #4
 8002524:	4291      	cmp	r1, r2
 8002526:	4192      	sbcs	r2, r2
 8002528:	4252      	negs	r2, r2
 800252a:	189b      	adds	r3, r3, r2
 800252c:	000a      	movs	r2, r1
 800252e:	0219      	lsls	r1, r3, #8
 8002530:	d400      	bmi.n	8002534 <__aeabi_ddiv+0x4d4>
 8002532:	e09b      	b.n	800266c <__aeabi_ddiv+0x60c>
 8002534:	2200      	movs	r2, #0
 8002536:	2301      	movs	r3, #1
 8002538:	2400      	movs	r4, #0
 800253a:	4690      	mov	r8, r2
 800253c:	e5fc      	b.n	8002138 <__aeabi_ddiv+0xd8>
 800253e:	210f      	movs	r1, #15
 8002540:	4011      	ands	r1, r2
 8002542:	2904      	cmp	r1, #4
 8002544:	d100      	bne.n	8002548 <__aeabi_ddiv+0x4e8>
 8002546:	e773      	b.n	8002430 <__aeabi_ddiv+0x3d0>
 8002548:	1d11      	adds	r1, r2, #4
 800254a:	4291      	cmp	r1, r2
 800254c:	4192      	sbcs	r2, r2
 800254e:	4252      	negs	r2, r2
 8002550:	002e      	movs	r6, r5
 8002552:	08c9      	lsrs	r1, r1, #3
 8002554:	4493      	add	fp, r2
 8002556:	e76d      	b.n	8002434 <__aeabi_ddiv+0x3d4>
 8002558:	9b00      	ldr	r3, [sp, #0]
 800255a:	3d01      	subs	r5, #1
 800255c:	469c      	mov	ip, r3
 800255e:	4461      	add	r1, ip
 8002560:	428b      	cmp	r3, r1
 8002562:	d900      	bls.n	8002566 <__aeabi_ddiv+0x506>
 8002564:	e72c      	b.n	80023c0 <__aeabi_ddiv+0x360>
 8002566:	428a      	cmp	r2, r1
 8002568:	d800      	bhi.n	800256c <__aeabi_ddiv+0x50c>
 800256a:	e729      	b.n	80023c0 <__aeabi_ddiv+0x360>
 800256c:	1e85      	subs	r5, r0, #2
 800256e:	4461      	add	r1, ip
 8002570:	e726      	b.n	80023c0 <__aeabi_ddiv+0x360>
 8002572:	9900      	ldr	r1, [sp, #0]
 8002574:	3b01      	subs	r3, #1
 8002576:	468c      	mov	ip, r1
 8002578:	4464      	add	r4, ip
 800257a:	42a1      	cmp	r1, r4
 800257c:	d900      	bls.n	8002580 <__aeabi_ddiv+0x520>
 800257e:	e72d      	b.n	80023dc <__aeabi_ddiv+0x37c>
 8002580:	42a2      	cmp	r2, r4
 8002582:	d800      	bhi.n	8002586 <__aeabi_ddiv+0x526>
 8002584:	e72a      	b.n	80023dc <__aeabi_ddiv+0x37c>
 8002586:	1e83      	subs	r3, r0, #2
 8002588:	4464      	add	r4, ip
 800258a:	e727      	b.n	80023dc <__aeabi_ddiv+0x37c>
 800258c:	4287      	cmp	r7, r0
 800258e:	d000      	beq.n	8002592 <__aeabi_ddiv+0x532>
 8002590:	e6fe      	b.n	8002390 <__aeabi_ddiv+0x330>
 8002592:	45a9      	cmp	r9, r5
 8002594:	d900      	bls.n	8002598 <__aeabi_ddiv+0x538>
 8002596:	e6fb      	b.n	8002390 <__aeabi_ddiv+0x330>
 8002598:	e6f5      	b.n	8002386 <__aeabi_ddiv+0x326>
 800259a:	42a2      	cmp	r2, r4
 800259c:	d800      	bhi.n	80025a0 <__aeabi_ddiv+0x540>
 800259e:	e6b9      	b.n	8002314 <__aeabi_ddiv+0x2b4>
 80025a0:	1e83      	subs	r3, r0, #2
 80025a2:	4464      	add	r4, ip
 80025a4:	e6b6      	b.n	8002314 <__aeabi_ddiv+0x2b4>
 80025a6:	428a      	cmp	r2, r1
 80025a8:	d800      	bhi.n	80025ac <__aeabi_ddiv+0x54c>
 80025aa:	e69f      	b.n	80022ec <__aeabi_ddiv+0x28c>
 80025ac:	46bc      	mov	ip, r7
 80025ae:	1e83      	subs	r3, r0, #2
 80025b0:	4698      	mov	r8, r3
 80025b2:	4461      	add	r1, ip
 80025b4:	e69a      	b.n	80022ec <__aeabi_ddiv+0x28c>
 80025b6:	000a      	movs	r2, r1
 80025b8:	4284      	cmp	r4, r0
 80025ba:	d000      	beq.n	80025be <__aeabi_ddiv+0x55e>
 80025bc:	e72e      	b.n	800241c <__aeabi_ddiv+0x3bc>
 80025be:	454b      	cmp	r3, r9
 80025c0:	d000      	beq.n	80025c4 <__aeabi_ddiv+0x564>
 80025c2:	e72b      	b.n	800241c <__aeabi_ddiv+0x3bc>
 80025c4:	0035      	movs	r5, r6
 80025c6:	e72c      	b.n	8002422 <__aeabi_ddiv+0x3c2>
 80025c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002674 <__aeabi_ddiv+0x614>)
 80025ca:	4a2f      	ldr	r2, [pc, #188]	@ (8002688 <__aeabi_ddiv+0x628>)
 80025cc:	4453      	add	r3, sl
 80025ce:	4592      	cmp	sl, r2
 80025d0:	db43      	blt.n	800265a <__aeabi_ddiv+0x5fa>
 80025d2:	2201      	movs	r2, #1
 80025d4:	2100      	movs	r1, #0
 80025d6:	4493      	add	fp, r2
 80025d8:	e72c      	b.n	8002434 <__aeabi_ddiv+0x3d4>
 80025da:	42ac      	cmp	r4, r5
 80025dc:	d800      	bhi.n	80025e0 <__aeabi_ddiv+0x580>
 80025de:	e6d7      	b.n	8002390 <__aeabi_ddiv+0x330>
 80025e0:	2302      	movs	r3, #2
 80025e2:	425b      	negs	r3, r3
 80025e4:	469c      	mov	ip, r3
 80025e6:	9900      	ldr	r1, [sp, #0]
 80025e8:	444d      	add	r5, r9
 80025ea:	454d      	cmp	r5, r9
 80025ec:	419b      	sbcs	r3, r3
 80025ee:	44e3      	add	fp, ip
 80025f0:	468c      	mov	ip, r1
 80025f2:	425b      	negs	r3, r3
 80025f4:	4463      	add	r3, ip
 80025f6:	18c0      	adds	r0, r0, r3
 80025f8:	e6cc      	b.n	8002394 <__aeabi_ddiv+0x334>
 80025fa:	201f      	movs	r0, #31
 80025fc:	4240      	negs	r0, r0
 80025fe:	1ac3      	subs	r3, r0, r3
 8002600:	4658      	mov	r0, fp
 8002602:	40d8      	lsrs	r0, r3
 8002604:	2920      	cmp	r1, #32
 8002606:	d004      	beq.n	8002612 <__aeabi_ddiv+0x5b2>
 8002608:	4659      	mov	r1, fp
 800260a:	4b20      	ldr	r3, [pc, #128]	@ (800268c <__aeabi_ddiv+0x62c>)
 800260c:	4453      	add	r3, sl
 800260e:	4099      	lsls	r1, r3
 8002610:	430a      	orrs	r2, r1
 8002612:	1e53      	subs	r3, r2, #1
 8002614:	419a      	sbcs	r2, r3
 8002616:	2307      	movs	r3, #7
 8002618:	0019      	movs	r1, r3
 800261a:	4302      	orrs	r2, r0
 800261c:	2400      	movs	r4, #0
 800261e:	4011      	ands	r1, r2
 8002620:	4213      	tst	r3, r2
 8002622:	d009      	beq.n	8002638 <__aeabi_ddiv+0x5d8>
 8002624:	3308      	adds	r3, #8
 8002626:	4013      	ands	r3, r2
 8002628:	2b04      	cmp	r3, #4
 800262a:	d01d      	beq.n	8002668 <__aeabi_ddiv+0x608>
 800262c:	1d13      	adds	r3, r2, #4
 800262e:	4293      	cmp	r3, r2
 8002630:	4189      	sbcs	r1, r1
 8002632:	001a      	movs	r2, r3
 8002634:	4249      	negs	r1, r1
 8002636:	0749      	lsls	r1, r1, #29
 8002638:	08d2      	lsrs	r2, r2, #3
 800263a:	430a      	orrs	r2, r1
 800263c:	4690      	mov	r8, r2
 800263e:	2300      	movs	r3, #0
 8002640:	e57a      	b.n	8002138 <__aeabi_ddiv+0xd8>
 8002642:	4649      	mov	r1, r9
 8002644:	9f00      	ldr	r7, [sp, #0]
 8002646:	004d      	lsls	r5, r1, #1
 8002648:	454d      	cmp	r5, r9
 800264a:	4189      	sbcs	r1, r1
 800264c:	46bc      	mov	ip, r7
 800264e:	4249      	negs	r1, r1
 8002650:	4461      	add	r1, ip
 8002652:	46a9      	mov	r9, r5
 8002654:	3a02      	subs	r2, #2
 8002656:	1864      	adds	r4, r4, r1
 8002658:	e7ae      	b.n	80025b8 <__aeabi_ddiv+0x558>
 800265a:	2201      	movs	r2, #1
 800265c:	4252      	negs	r2, r2
 800265e:	e746      	b.n	80024ee <__aeabi_ddiv+0x48e>
 8002660:	4599      	cmp	r9, r3
 8002662:	d3ee      	bcc.n	8002642 <__aeabi_ddiv+0x5e2>
 8002664:	000a      	movs	r2, r1
 8002666:	e7aa      	b.n	80025be <__aeabi_ddiv+0x55e>
 8002668:	2100      	movs	r1, #0
 800266a:	e7e5      	b.n	8002638 <__aeabi_ddiv+0x5d8>
 800266c:	0759      	lsls	r1, r3, #29
 800266e:	025b      	lsls	r3, r3, #9
 8002670:	0b1c      	lsrs	r4, r3, #12
 8002672:	e7e1      	b.n	8002638 <__aeabi_ddiv+0x5d8>
 8002674:	000003ff 	.word	0x000003ff
 8002678:	feffffff 	.word	0xfeffffff
 800267c:	000007fe 	.word	0x000007fe
 8002680:	000007ff 	.word	0x000007ff
 8002684:	0000041e 	.word	0x0000041e
 8002688:	fffffc02 	.word	0xfffffc02
 800268c:	0000043e 	.word	0x0000043e

08002690 <__eqdf2>:
 8002690:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002692:	4657      	mov	r7, sl
 8002694:	46de      	mov	lr, fp
 8002696:	464e      	mov	r6, r9
 8002698:	4645      	mov	r5, r8
 800269a:	b5e0      	push	{r5, r6, r7, lr}
 800269c:	000d      	movs	r5, r1
 800269e:	0004      	movs	r4, r0
 80026a0:	0fe8      	lsrs	r0, r5, #31
 80026a2:	4683      	mov	fp, r0
 80026a4:	0309      	lsls	r1, r1, #12
 80026a6:	0fd8      	lsrs	r0, r3, #31
 80026a8:	0b09      	lsrs	r1, r1, #12
 80026aa:	4682      	mov	sl, r0
 80026ac:	4819      	ldr	r0, [pc, #100]	@ (8002714 <__eqdf2+0x84>)
 80026ae:	468c      	mov	ip, r1
 80026b0:	031f      	lsls	r7, r3, #12
 80026b2:	0069      	lsls	r1, r5, #1
 80026b4:	005e      	lsls	r6, r3, #1
 80026b6:	0d49      	lsrs	r1, r1, #21
 80026b8:	0b3f      	lsrs	r7, r7, #12
 80026ba:	0d76      	lsrs	r6, r6, #21
 80026bc:	4281      	cmp	r1, r0
 80026be:	d018      	beq.n	80026f2 <__eqdf2+0x62>
 80026c0:	4286      	cmp	r6, r0
 80026c2:	d00f      	beq.n	80026e4 <__eqdf2+0x54>
 80026c4:	2001      	movs	r0, #1
 80026c6:	42b1      	cmp	r1, r6
 80026c8:	d10d      	bne.n	80026e6 <__eqdf2+0x56>
 80026ca:	45bc      	cmp	ip, r7
 80026cc:	d10b      	bne.n	80026e6 <__eqdf2+0x56>
 80026ce:	4294      	cmp	r4, r2
 80026d0:	d109      	bne.n	80026e6 <__eqdf2+0x56>
 80026d2:	45d3      	cmp	fp, sl
 80026d4:	d01c      	beq.n	8002710 <__eqdf2+0x80>
 80026d6:	2900      	cmp	r1, #0
 80026d8:	d105      	bne.n	80026e6 <__eqdf2+0x56>
 80026da:	4660      	mov	r0, ip
 80026dc:	4320      	orrs	r0, r4
 80026de:	1e43      	subs	r3, r0, #1
 80026e0:	4198      	sbcs	r0, r3
 80026e2:	e000      	b.n	80026e6 <__eqdf2+0x56>
 80026e4:	2001      	movs	r0, #1
 80026e6:	bcf0      	pop	{r4, r5, r6, r7}
 80026e8:	46bb      	mov	fp, r7
 80026ea:	46b2      	mov	sl, r6
 80026ec:	46a9      	mov	r9, r5
 80026ee:	46a0      	mov	r8, r4
 80026f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026f2:	2001      	movs	r0, #1
 80026f4:	428e      	cmp	r6, r1
 80026f6:	d1f6      	bne.n	80026e6 <__eqdf2+0x56>
 80026f8:	4661      	mov	r1, ip
 80026fa:	4339      	orrs	r1, r7
 80026fc:	000f      	movs	r7, r1
 80026fe:	4317      	orrs	r7, r2
 8002700:	4327      	orrs	r7, r4
 8002702:	d1f0      	bne.n	80026e6 <__eqdf2+0x56>
 8002704:	465b      	mov	r3, fp
 8002706:	4652      	mov	r2, sl
 8002708:	1a98      	subs	r0, r3, r2
 800270a:	1e43      	subs	r3, r0, #1
 800270c:	4198      	sbcs	r0, r3
 800270e:	e7ea      	b.n	80026e6 <__eqdf2+0x56>
 8002710:	2000      	movs	r0, #0
 8002712:	e7e8      	b.n	80026e6 <__eqdf2+0x56>
 8002714:	000007ff 	.word	0x000007ff

08002718 <__gedf2>:
 8002718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800271a:	4657      	mov	r7, sl
 800271c:	464e      	mov	r6, r9
 800271e:	4645      	mov	r5, r8
 8002720:	46de      	mov	lr, fp
 8002722:	b5e0      	push	{r5, r6, r7, lr}
 8002724:	000d      	movs	r5, r1
 8002726:	030e      	lsls	r6, r1, #12
 8002728:	0049      	lsls	r1, r1, #1
 800272a:	0d49      	lsrs	r1, r1, #21
 800272c:	468a      	mov	sl, r1
 800272e:	0fdf      	lsrs	r7, r3, #31
 8002730:	0fe9      	lsrs	r1, r5, #31
 8002732:	46bc      	mov	ip, r7
 8002734:	b083      	sub	sp, #12
 8002736:	4f2f      	ldr	r7, [pc, #188]	@ (80027f4 <__gedf2+0xdc>)
 8002738:	0004      	movs	r4, r0
 800273a:	4680      	mov	r8, r0
 800273c:	9101      	str	r1, [sp, #4]
 800273e:	0058      	lsls	r0, r3, #1
 8002740:	0319      	lsls	r1, r3, #12
 8002742:	4691      	mov	r9, r2
 8002744:	0b36      	lsrs	r6, r6, #12
 8002746:	0b09      	lsrs	r1, r1, #12
 8002748:	0d40      	lsrs	r0, r0, #21
 800274a:	45ba      	cmp	sl, r7
 800274c:	d01d      	beq.n	800278a <__gedf2+0x72>
 800274e:	42b8      	cmp	r0, r7
 8002750:	d00d      	beq.n	800276e <__gedf2+0x56>
 8002752:	4657      	mov	r7, sl
 8002754:	2f00      	cmp	r7, #0
 8002756:	d12a      	bne.n	80027ae <__gedf2+0x96>
 8002758:	4334      	orrs	r4, r6
 800275a:	2800      	cmp	r0, #0
 800275c:	d124      	bne.n	80027a8 <__gedf2+0x90>
 800275e:	430a      	orrs	r2, r1
 8002760:	d036      	beq.n	80027d0 <__gedf2+0xb8>
 8002762:	2c00      	cmp	r4, #0
 8002764:	d141      	bne.n	80027ea <__gedf2+0xd2>
 8002766:	4663      	mov	r3, ip
 8002768:	0058      	lsls	r0, r3, #1
 800276a:	3801      	subs	r0, #1
 800276c:	e015      	b.n	800279a <__gedf2+0x82>
 800276e:	4311      	orrs	r1, r2
 8002770:	d138      	bne.n	80027e4 <__gedf2+0xcc>
 8002772:	4653      	mov	r3, sl
 8002774:	2b00      	cmp	r3, #0
 8002776:	d101      	bne.n	800277c <__gedf2+0x64>
 8002778:	4326      	orrs	r6, r4
 800277a:	d0f4      	beq.n	8002766 <__gedf2+0x4e>
 800277c:	9b01      	ldr	r3, [sp, #4]
 800277e:	4563      	cmp	r3, ip
 8002780:	d107      	bne.n	8002792 <__gedf2+0x7a>
 8002782:	9b01      	ldr	r3, [sp, #4]
 8002784:	0058      	lsls	r0, r3, #1
 8002786:	3801      	subs	r0, #1
 8002788:	e007      	b.n	800279a <__gedf2+0x82>
 800278a:	4326      	orrs	r6, r4
 800278c:	d12a      	bne.n	80027e4 <__gedf2+0xcc>
 800278e:	4550      	cmp	r0, sl
 8002790:	d021      	beq.n	80027d6 <__gedf2+0xbe>
 8002792:	2001      	movs	r0, #1
 8002794:	9b01      	ldr	r3, [sp, #4]
 8002796:	425f      	negs	r7, r3
 8002798:	4338      	orrs	r0, r7
 800279a:	b003      	add	sp, #12
 800279c:	bcf0      	pop	{r4, r5, r6, r7}
 800279e:	46bb      	mov	fp, r7
 80027a0:	46b2      	mov	sl, r6
 80027a2:	46a9      	mov	r9, r5
 80027a4:	46a0      	mov	r8, r4
 80027a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027a8:	2c00      	cmp	r4, #0
 80027aa:	d0dc      	beq.n	8002766 <__gedf2+0x4e>
 80027ac:	e7e6      	b.n	800277c <__gedf2+0x64>
 80027ae:	2800      	cmp	r0, #0
 80027b0:	d0ef      	beq.n	8002792 <__gedf2+0x7a>
 80027b2:	9b01      	ldr	r3, [sp, #4]
 80027b4:	4563      	cmp	r3, ip
 80027b6:	d1ec      	bne.n	8002792 <__gedf2+0x7a>
 80027b8:	4582      	cmp	sl, r0
 80027ba:	dcea      	bgt.n	8002792 <__gedf2+0x7a>
 80027bc:	dbe1      	blt.n	8002782 <__gedf2+0x6a>
 80027be:	428e      	cmp	r6, r1
 80027c0:	d8e7      	bhi.n	8002792 <__gedf2+0x7a>
 80027c2:	d1de      	bne.n	8002782 <__gedf2+0x6a>
 80027c4:	45c8      	cmp	r8, r9
 80027c6:	d8e4      	bhi.n	8002792 <__gedf2+0x7a>
 80027c8:	2000      	movs	r0, #0
 80027ca:	45c8      	cmp	r8, r9
 80027cc:	d2e5      	bcs.n	800279a <__gedf2+0x82>
 80027ce:	e7d8      	b.n	8002782 <__gedf2+0x6a>
 80027d0:	2c00      	cmp	r4, #0
 80027d2:	d0e2      	beq.n	800279a <__gedf2+0x82>
 80027d4:	e7dd      	b.n	8002792 <__gedf2+0x7a>
 80027d6:	4311      	orrs	r1, r2
 80027d8:	d104      	bne.n	80027e4 <__gedf2+0xcc>
 80027da:	9b01      	ldr	r3, [sp, #4]
 80027dc:	4563      	cmp	r3, ip
 80027de:	d1d8      	bne.n	8002792 <__gedf2+0x7a>
 80027e0:	2000      	movs	r0, #0
 80027e2:	e7da      	b.n	800279a <__gedf2+0x82>
 80027e4:	2002      	movs	r0, #2
 80027e6:	4240      	negs	r0, r0
 80027e8:	e7d7      	b.n	800279a <__gedf2+0x82>
 80027ea:	9b01      	ldr	r3, [sp, #4]
 80027ec:	4563      	cmp	r3, ip
 80027ee:	d0e6      	beq.n	80027be <__gedf2+0xa6>
 80027f0:	e7cf      	b.n	8002792 <__gedf2+0x7a>
 80027f2:	46c0      	nop			@ (mov r8, r8)
 80027f4:	000007ff 	.word	0x000007ff

080027f8 <__ledf2>:
 80027f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027fa:	4657      	mov	r7, sl
 80027fc:	464e      	mov	r6, r9
 80027fe:	4645      	mov	r5, r8
 8002800:	46de      	mov	lr, fp
 8002802:	b5e0      	push	{r5, r6, r7, lr}
 8002804:	000d      	movs	r5, r1
 8002806:	030e      	lsls	r6, r1, #12
 8002808:	0049      	lsls	r1, r1, #1
 800280a:	0d49      	lsrs	r1, r1, #21
 800280c:	468a      	mov	sl, r1
 800280e:	0fdf      	lsrs	r7, r3, #31
 8002810:	0fe9      	lsrs	r1, r5, #31
 8002812:	46bc      	mov	ip, r7
 8002814:	b083      	sub	sp, #12
 8002816:	4f2e      	ldr	r7, [pc, #184]	@ (80028d0 <__ledf2+0xd8>)
 8002818:	0004      	movs	r4, r0
 800281a:	4680      	mov	r8, r0
 800281c:	9101      	str	r1, [sp, #4]
 800281e:	0058      	lsls	r0, r3, #1
 8002820:	0319      	lsls	r1, r3, #12
 8002822:	4691      	mov	r9, r2
 8002824:	0b36      	lsrs	r6, r6, #12
 8002826:	0b09      	lsrs	r1, r1, #12
 8002828:	0d40      	lsrs	r0, r0, #21
 800282a:	45ba      	cmp	sl, r7
 800282c:	d01e      	beq.n	800286c <__ledf2+0x74>
 800282e:	42b8      	cmp	r0, r7
 8002830:	d00d      	beq.n	800284e <__ledf2+0x56>
 8002832:	4657      	mov	r7, sl
 8002834:	2f00      	cmp	r7, #0
 8002836:	d127      	bne.n	8002888 <__ledf2+0x90>
 8002838:	4334      	orrs	r4, r6
 800283a:	2800      	cmp	r0, #0
 800283c:	d133      	bne.n	80028a6 <__ledf2+0xae>
 800283e:	430a      	orrs	r2, r1
 8002840:	d034      	beq.n	80028ac <__ledf2+0xb4>
 8002842:	2c00      	cmp	r4, #0
 8002844:	d140      	bne.n	80028c8 <__ledf2+0xd0>
 8002846:	4663      	mov	r3, ip
 8002848:	0058      	lsls	r0, r3, #1
 800284a:	3801      	subs	r0, #1
 800284c:	e015      	b.n	800287a <__ledf2+0x82>
 800284e:	4311      	orrs	r1, r2
 8002850:	d112      	bne.n	8002878 <__ledf2+0x80>
 8002852:	4653      	mov	r3, sl
 8002854:	2b00      	cmp	r3, #0
 8002856:	d101      	bne.n	800285c <__ledf2+0x64>
 8002858:	4326      	orrs	r6, r4
 800285a:	d0f4      	beq.n	8002846 <__ledf2+0x4e>
 800285c:	9b01      	ldr	r3, [sp, #4]
 800285e:	4563      	cmp	r3, ip
 8002860:	d01d      	beq.n	800289e <__ledf2+0xa6>
 8002862:	2001      	movs	r0, #1
 8002864:	9b01      	ldr	r3, [sp, #4]
 8002866:	425f      	negs	r7, r3
 8002868:	4338      	orrs	r0, r7
 800286a:	e006      	b.n	800287a <__ledf2+0x82>
 800286c:	4326      	orrs	r6, r4
 800286e:	d103      	bne.n	8002878 <__ledf2+0x80>
 8002870:	4550      	cmp	r0, sl
 8002872:	d1f6      	bne.n	8002862 <__ledf2+0x6a>
 8002874:	4311      	orrs	r1, r2
 8002876:	d01c      	beq.n	80028b2 <__ledf2+0xba>
 8002878:	2002      	movs	r0, #2
 800287a:	b003      	add	sp, #12
 800287c:	bcf0      	pop	{r4, r5, r6, r7}
 800287e:	46bb      	mov	fp, r7
 8002880:	46b2      	mov	sl, r6
 8002882:	46a9      	mov	r9, r5
 8002884:	46a0      	mov	r8, r4
 8002886:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002888:	2800      	cmp	r0, #0
 800288a:	d0ea      	beq.n	8002862 <__ledf2+0x6a>
 800288c:	9b01      	ldr	r3, [sp, #4]
 800288e:	4563      	cmp	r3, ip
 8002890:	d1e7      	bne.n	8002862 <__ledf2+0x6a>
 8002892:	4582      	cmp	sl, r0
 8002894:	dce5      	bgt.n	8002862 <__ledf2+0x6a>
 8002896:	db02      	blt.n	800289e <__ledf2+0xa6>
 8002898:	428e      	cmp	r6, r1
 800289a:	d8e2      	bhi.n	8002862 <__ledf2+0x6a>
 800289c:	d00e      	beq.n	80028bc <__ledf2+0xc4>
 800289e:	9b01      	ldr	r3, [sp, #4]
 80028a0:	0058      	lsls	r0, r3, #1
 80028a2:	3801      	subs	r0, #1
 80028a4:	e7e9      	b.n	800287a <__ledf2+0x82>
 80028a6:	2c00      	cmp	r4, #0
 80028a8:	d0cd      	beq.n	8002846 <__ledf2+0x4e>
 80028aa:	e7d7      	b.n	800285c <__ledf2+0x64>
 80028ac:	2c00      	cmp	r4, #0
 80028ae:	d0e4      	beq.n	800287a <__ledf2+0x82>
 80028b0:	e7d7      	b.n	8002862 <__ledf2+0x6a>
 80028b2:	9b01      	ldr	r3, [sp, #4]
 80028b4:	2000      	movs	r0, #0
 80028b6:	4563      	cmp	r3, ip
 80028b8:	d0df      	beq.n	800287a <__ledf2+0x82>
 80028ba:	e7d2      	b.n	8002862 <__ledf2+0x6a>
 80028bc:	45c8      	cmp	r8, r9
 80028be:	d8d0      	bhi.n	8002862 <__ledf2+0x6a>
 80028c0:	2000      	movs	r0, #0
 80028c2:	45c8      	cmp	r8, r9
 80028c4:	d2d9      	bcs.n	800287a <__ledf2+0x82>
 80028c6:	e7ea      	b.n	800289e <__ledf2+0xa6>
 80028c8:	9b01      	ldr	r3, [sp, #4]
 80028ca:	4563      	cmp	r3, ip
 80028cc:	d0e4      	beq.n	8002898 <__ledf2+0xa0>
 80028ce:	e7c8      	b.n	8002862 <__ledf2+0x6a>
 80028d0:	000007ff 	.word	0x000007ff

080028d4 <__aeabi_dmul>:
 80028d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028d6:	4657      	mov	r7, sl
 80028d8:	464e      	mov	r6, r9
 80028da:	46de      	mov	lr, fp
 80028dc:	4645      	mov	r5, r8
 80028de:	b5e0      	push	{r5, r6, r7, lr}
 80028e0:	001f      	movs	r7, r3
 80028e2:	030b      	lsls	r3, r1, #12
 80028e4:	0b1b      	lsrs	r3, r3, #12
 80028e6:	0016      	movs	r6, r2
 80028e8:	469a      	mov	sl, r3
 80028ea:	0fca      	lsrs	r2, r1, #31
 80028ec:	004b      	lsls	r3, r1, #1
 80028ee:	0004      	movs	r4, r0
 80028f0:	4691      	mov	r9, r2
 80028f2:	b085      	sub	sp, #20
 80028f4:	0d5b      	lsrs	r3, r3, #21
 80028f6:	d100      	bne.n	80028fa <__aeabi_dmul+0x26>
 80028f8:	e1cf      	b.n	8002c9a <__aeabi_dmul+0x3c6>
 80028fa:	4acd      	ldr	r2, [pc, #820]	@ (8002c30 <__aeabi_dmul+0x35c>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d055      	beq.n	80029ac <__aeabi_dmul+0xd8>
 8002900:	4651      	mov	r1, sl
 8002902:	0f42      	lsrs	r2, r0, #29
 8002904:	00c9      	lsls	r1, r1, #3
 8002906:	430a      	orrs	r2, r1
 8002908:	2180      	movs	r1, #128	@ 0x80
 800290a:	0409      	lsls	r1, r1, #16
 800290c:	4311      	orrs	r1, r2
 800290e:	00c2      	lsls	r2, r0, #3
 8002910:	4690      	mov	r8, r2
 8002912:	4ac8      	ldr	r2, [pc, #800]	@ (8002c34 <__aeabi_dmul+0x360>)
 8002914:	468a      	mov	sl, r1
 8002916:	4693      	mov	fp, r2
 8002918:	449b      	add	fp, r3
 800291a:	2300      	movs	r3, #0
 800291c:	2500      	movs	r5, #0
 800291e:	9302      	str	r3, [sp, #8]
 8002920:	033c      	lsls	r4, r7, #12
 8002922:	007b      	lsls	r3, r7, #1
 8002924:	0ffa      	lsrs	r2, r7, #31
 8002926:	9601      	str	r6, [sp, #4]
 8002928:	0b24      	lsrs	r4, r4, #12
 800292a:	0d5b      	lsrs	r3, r3, #21
 800292c:	9200      	str	r2, [sp, #0]
 800292e:	d100      	bne.n	8002932 <__aeabi_dmul+0x5e>
 8002930:	e188      	b.n	8002c44 <__aeabi_dmul+0x370>
 8002932:	4abf      	ldr	r2, [pc, #764]	@ (8002c30 <__aeabi_dmul+0x35c>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d100      	bne.n	800293a <__aeabi_dmul+0x66>
 8002938:	e092      	b.n	8002a60 <__aeabi_dmul+0x18c>
 800293a:	4abe      	ldr	r2, [pc, #760]	@ (8002c34 <__aeabi_dmul+0x360>)
 800293c:	4694      	mov	ip, r2
 800293e:	4463      	add	r3, ip
 8002940:	449b      	add	fp, r3
 8002942:	2d0a      	cmp	r5, #10
 8002944:	dc42      	bgt.n	80029cc <__aeabi_dmul+0xf8>
 8002946:	00e4      	lsls	r4, r4, #3
 8002948:	0f73      	lsrs	r3, r6, #29
 800294a:	4323      	orrs	r3, r4
 800294c:	2480      	movs	r4, #128	@ 0x80
 800294e:	4649      	mov	r1, r9
 8002950:	0424      	lsls	r4, r4, #16
 8002952:	431c      	orrs	r4, r3
 8002954:	00f3      	lsls	r3, r6, #3
 8002956:	9301      	str	r3, [sp, #4]
 8002958:	9b00      	ldr	r3, [sp, #0]
 800295a:	2000      	movs	r0, #0
 800295c:	4059      	eors	r1, r3
 800295e:	b2cb      	uxtb	r3, r1
 8002960:	9303      	str	r3, [sp, #12]
 8002962:	2d02      	cmp	r5, #2
 8002964:	dc00      	bgt.n	8002968 <__aeabi_dmul+0x94>
 8002966:	e094      	b.n	8002a92 <__aeabi_dmul+0x1be>
 8002968:	2301      	movs	r3, #1
 800296a:	40ab      	lsls	r3, r5
 800296c:	001d      	movs	r5, r3
 800296e:	23a6      	movs	r3, #166	@ 0xa6
 8002970:	002a      	movs	r2, r5
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	401a      	ands	r2, r3
 8002976:	421d      	tst	r5, r3
 8002978:	d000      	beq.n	800297c <__aeabi_dmul+0xa8>
 800297a:	e229      	b.n	8002dd0 <__aeabi_dmul+0x4fc>
 800297c:	2390      	movs	r3, #144	@ 0x90
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	421d      	tst	r5, r3
 8002982:	d100      	bne.n	8002986 <__aeabi_dmul+0xb2>
 8002984:	e24d      	b.n	8002e22 <__aeabi_dmul+0x54e>
 8002986:	2300      	movs	r3, #0
 8002988:	2480      	movs	r4, #128	@ 0x80
 800298a:	4699      	mov	r9, r3
 800298c:	0324      	lsls	r4, r4, #12
 800298e:	4ba8      	ldr	r3, [pc, #672]	@ (8002c30 <__aeabi_dmul+0x35c>)
 8002990:	0010      	movs	r0, r2
 8002992:	464a      	mov	r2, r9
 8002994:	051b      	lsls	r3, r3, #20
 8002996:	4323      	orrs	r3, r4
 8002998:	07d2      	lsls	r2, r2, #31
 800299a:	4313      	orrs	r3, r2
 800299c:	0019      	movs	r1, r3
 800299e:	b005      	add	sp, #20
 80029a0:	bcf0      	pop	{r4, r5, r6, r7}
 80029a2:	46bb      	mov	fp, r7
 80029a4:	46b2      	mov	sl, r6
 80029a6:	46a9      	mov	r9, r5
 80029a8:	46a0      	mov	r8, r4
 80029aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029ac:	4652      	mov	r2, sl
 80029ae:	4302      	orrs	r2, r0
 80029b0:	4690      	mov	r8, r2
 80029b2:	d000      	beq.n	80029b6 <__aeabi_dmul+0xe2>
 80029b4:	e1ac      	b.n	8002d10 <__aeabi_dmul+0x43c>
 80029b6:	469b      	mov	fp, r3
 80029b8:	2302      	movs	r3, #2
 80029ba:	4692      	mov	sl, r2
 80029bc:	2508      	movs	r5, #8
 80029be:	9302      	str	r3, [sp, #8]
 80029c0:	e7ae      	b.n	8002920 <__aeabi_dmul+0x4c>
 80029c2:	9b00      	ldr	r3, [sp, #0]
 80029c4:	46a2      	mov	sl, r4
 80029c6:	4699      	mov	r9, r3
 80029c8:	9b01      	ldr	r3, [sp, #4]
 80029ca:	4698      	mov	r8, r3
 80029cc:	9b02      	ldr	r3, [sp, #8]
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d100      	bne.n	80029d4 <__aeabi_dmul+0x100>
 80029d2:	e1ca      	b.n	8002d6a <__aeabi_dmul+0x496>
 80029d4:	2b03      	cmp	r3, #3
 80029d6:	d100      	bne.n	80029da <__aeabi_dmul+0x106>
 80029d8:	e192      	b.n	8002d00 <__aeabi_dmul+0x42c>
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d110      	bne.n	8002a00 <__aeabi_dmul+0x12c>
 80029de:	2300      	movs	r3, #0
 80029e0:	2400      	movs	r4, #0
 80029e2:	2200      	movs	r2, #0
 80029e4:	e7d4      	b.n	8002990 <__aeabi_dmul+0xbc>
 80029e6:	2201      	movs	r2, #1
 80029e8:	087b      	lsrs	r3, r7, #1
 80029ea:	403a      	ands	r2, r7
 80029ec:	4313      	orrs	r3, r2
 80029ee:	4652      	mov	r2, sl
 80029f0:	07d2      	lsls	r2, r2, #31
 80029f2:	4313      	orrs	r3, r2
 80029f4:	4698      	mov	r8, r3
 80029f6:	4653      	mov	r3, sl
 80029f8:	085b      	lsrs	r3, r3, #1
 80029fa:	469a      	mov	sl, r3
 80029fc:	9b03      	ldr	r3, [sp, #12]
 80029fe:	4699      	mov	r9, r3
 8002a00:	465b      	mov	r3, fp
 8002a02:	1c58      	adds	r0, r3, #1
 8002a04:	2380      	movs	r3, #128	@ 0x80
 8002a06:	00db      	lsls	r3, r3, #3
 8002a08:	445b      	add	r3, fp
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	dc00      	bgt.n	8002a10 <__aeabi_dmul+0x13c>
 8002a0e:	e1b1      	b.n	8002d74 <__aeabi_dmul+0x4a0>
 8002a10:	4642      	mov	r2, r8
 8002a12:	0752      	lsls	r2, r2, #29
 8002a14:	d00b      	beq.n	8002a2e <__aeabi_dmul+0x15a>
 8002a16:	220f      	movs	r2, #15
 8002a18:	4641      	mov	r1, r8
 8002a1a:	400a      	ands	r2, r1
 8002a1c:	2a04      	cmp	r2, #4
 8002a1e:	d006      	beq.n	8002a2e <__aeabi_dmul+0x15a>
 8002a20:	4642      	mov	r2, r8
 8002a22:	1d11      	adds	r1, r2, #4
 8002a24:	4541      	cmp	r1, r8
 8002a26:	4192      	sbcs	r2, r2
 8002a28:	4688      	mov	r8, r1
 8002a2a:	4252      	negs	r2, r2
 8002a2c:	4492      	add	sl, r2
 8002a2e:	4652      	mov	r2, sl
 8002a30:	01d2      	lsls	r2, r2, #7
 8002a32:	d506      	bpl.n	8002a42 <__aeabi_dmul+0x16e>
 8002a34:	4652      	mov	r2, sl
 8002a36:	4b80      	ldr	r3, [pc, #512]	@ (8002c38 <__aeabi_dmul+0x364>)
 8002a38:	401a      	ands	r2, r3
 8002a3a:	2380      	movs	r3, #128	@ 0x80
 8002a3c:	4692      	mov	sl, r2
 8002a3e:	00db      	lsls	r3, r3, #3
 8002a40:	18c3      	adds	r3, r0, r3
 8002a42:	4a7e      	ldr	r2, [pc, #504]	@ (8002c3c <__aeabi_dmul+0x368>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	dd00      	ble.n	8002a4a <__aeabi_dmul+0x176>
 8002a48:	e18f      	b.n	8002d6a <__aeabi_dmul+0x496>
 8002a4a:	4642      	mov	r2, r8
 8002a4c:	08d1      	lsrs	r1, r2, #3
 8002a4e:	4652      	mov	r2, sl
 8002a50:	0752      	lsls	r2, r2, #29
 8002a52:	430a      	orrs	r2, r1
 8002a54:	4651      	mov	r1, sl
 8002a56:	055b      	lsls	r3, r3, #21
 8002a58:	024c      	lsls	r4, r1, #9
 8002a5a:	0b24      	lsrs	r4, r4, #12
 8002a5c:	0d5b      	lsrs	r3, r3, #21
 8002a5e:	e797      	b.n	8002990 <__aeabi_dmul+0xbc>
 8002a60:	4b73      	ldr	r3, [pc, #460]	@ (8002c30 <__aeabi_dmul+0x35c>)
 8002a62:	4326      	orrs	r6, r4
 8002a64:	469c      	mov	ip, r3
 8002a66:	44e3      	add	fp, ip
 8002a68:	2e00      	cmp	r6, #0
 8002a6a:	d100      	bne.n	8002a6e <__aeabi_dmul+0x19a>
 8002a6c:	e16f      	b.n	8002d4e <__aeabi_dmul+0x47a>
 8002a6e:	2303      	movs	r3, #3
 8002a70:	4649      	mov	r1, r9
 8002a72:	431d      	orrs	r5, r3
 8002a74:	9b00      	ldr	r3, [sp, #0]
 8002a76:	4059      	eors	r1, r3
 8002a78:	b2cb      	uxtb	r3, r1
 8002a7a:	9303      	str	r3, [sp, #12]
 8002a7c:	2d0a      	cmp	r5, #10
 8002a7e:	dd00      	ble.n	8002a82 <__aeabi_dmul+0x1ae>
 8002a80:	e133      	b.n	8002cea <__aeabi_dmul+0x416>
 8002a82:	2301      	movs	r3, #1
 8002a84:	40ab      	lsls	r3, r5
 8002a86:	001d      	movs	r5, r3
 8002a88:	2303      	movs	r3, #3
 8002a8a:	9302      	str	r3, [sp, #8]
 8002a8c:	2288      	movs	r2, #136	@ 0x88
 8002a8e:	422a      	tst	r2, r5
 8002a90:	d197      	bne.n	80029c2 <__aeabi_dmul+0xee>
 8002a92:	4642      	mov	r2, r8
 8002a94:	4643      	mov	r3, r8
 8002a96:	0412      	lsls	r2, r2, #16
 8002a98:	0c12      	lsrs	r2, r2, #16
 8002a9a:	0016      	movs	r6, r2
 8002a9c:	9801      	ldr	r0, [sp, #4]
 8002a9e:	0c1d      	lsrs	r5, r3, #16
 8002aa0:	0c03      	lsrs	r3, r0, #16
 8002aa2:	0400      	lsls	r0, r0, #16
 8002aa4:	0c00      	lsrs	r0, r0, #16
 8002aa6:	4346      	muls	r6, r0
 8002aa8:	46b4      	mov	ip, r6
 8002aaa:	001e      	movs	r6, r3
 8002aac:	436e      	muls	r6, r5
 8002aae:	9600      	str	r6, [sp, #0]
 8002ab0:	0016      	movs	r6, r2
 8002ab2:	0007      	movs	r7, r0
 8002ab4:	435e      	muls	r6, r3
 8002ab6:	4661      	mov	r1, ip
 8002ab8:	46b0      	mov	r8, r6
 8002aba:	436f      	muls	r7, r5
 8002abc:	0c0e      	lsrs	r6, r1, #16
 8002abe:	44b8      	add	r8, r7
 8002ac0:	4446      	add	r6, r8
 8002ac2:	42b7      	cmp	r7, r6
 8002ac4:	d905      	bls.n	8002ad2 <__aeabi_dmul+0x1fe>
 8002ac6:	2180      	movs	r1, #128	@ 0x80
 8002ac8:	0249      	lsls	r1, r1, #9
 8002aca:	4688      	mov	r8, r1
 8002acc:	9f00      	ldr	r7, [sp, #0]
 8002ace:	4447      	add	r7, r8
 8002ad0:	9700      	str	r7, [sp, #0]
 8002ad2:	4661      	mov	r1, ip
 8002ad4:	0409      	lsls	r1, r1, #16
 8002ad6:	0c09      	lsrs	r1, r1, #16
 8002ad8:	0c37      	lsrs	r7, r6, #16
 8002ada:	0436      	lsls	r6, r6, #16
 8002adc:	468c      	mov	ip, r1
 8002ade:	0031      	movs	r1, r6
 8002ae0:	4461      	add	r1, ip
 8002ae2:	9101      	str	r1, [sp, #4]
 8002ae4:	0011      	movs	r1, r2
 8002ae6:	0c26      	lsrs	r6, r4, #16
 8002ae8:	0424      	lsls	r4, r4, #16
 8002aea:	0c24      	lsrs	r4, r4, #16
 8002aec:	4361      	muls	r1, r4
 8002aee:	468c      	mov	ip, r1
 8002af0:	0021      	movs	r1, r4
 8002af2:	4369      	muls	r1, r5
 8002af4:	4689      	mov	r9, r1
 8002af6:	4661      	mov	r1, ip
 8002af8:	0c09      	lsrs	r1, r1, #16
 8002afa:	4688      	mov	r8, r1
 8002afc:	4372      	muls	r2, r6
 8002afe:	444a      	add	r2, r9
 8002b00:	4442      	add	r2, r8
 8002b02:	4375      	muls	r5, r6
 8002b04:	4591      	cmp	r9, r2
 8002b06:	d903      	bls.n	8002b10 <__aeabi_dmul+0x23c>
 8002b08:	2180      	movs	r1, #128	@ 0x80
 8002b0a:	0249      	lsls	r1, r1, #9
 8002b0c:	4688      	mov	r8, r1
 8002b0e:	4445      	add	r5, r8
 8002b10:	0c11      	lsrs	r1, r2, #16
 8002b12:	4688      	mov	r8, r1
 8002b14:	4661      	mov	r1, ip
 8002b16:	0409      	lsls	r1, r1, #16
 8002b18:	0c09      	lsrs	r1, r1, #16
 8002b1a:	468c      	mov	ip, r1
 8002b1c:	0412      	lsls	r2, r2, #16
 8002b1e:	4462      	add	r2, ip
 8002b20:	18b9      	adds	r1, r7, r2
 8002b22:	9102      	str	r1, [sp, #8]
 8002b24:	4651      	mov	r1, sl
 8002b26:	0c09      	lsrs	r1, r1, #16
 8002b28:	468c      	mov	ip, r1
 8002b2a:	4651      	mov	r1, sl
 8002b2c:	040f      	lsls	r7, r1, #16
 8002b2e:	0c3f      	lsrs	r7, r7, #16
 8002b30:	0039      	movs	r1, r7
 8002b32:	4341      	muls	r1, r0
 8002b34:	4445      	add	r5, r8
 8002b36:	4688      	mov	r8, r1
 8002b38:	4661      	mov	r1, ip
 8002b3a:	4341      	muls	r1, r0
 8002b3c:	468a      	mov	sl, r1
 8002b3e:	4641      	mov	r1, r8
 8002b40:	4660      	mov	r0, ip
 8002b42:	0c09      	lsrs	r1, r1, #16
 8002b44:	4689      	mov	r9, r1
 8002b46:	4358      	muls	r0, r3
 8002b48:	437b      	muls	r3, r7
 8002b4a:	4453      	add	r3, sl
 8002b4c:	444b      	add	r3, r9
 8002b4e:	459a      	cmp	sl, r3
 8002b50:	d903      	bls.n	8002b5a <__aeabi_dmul+0x286>
 8002b52:	2180      	movs	r1, #128	@ 0x80
 8002b54:	0249      	lsls	r1, r1, #9
 8002b56:	4689      	mov	r9, r1
 8002b58:	4448      	add	r0, r9
 8002b5a:	0c19      	lsrs	r1, r3, #16
 8002b5c:	4689      	mov	r9, r1
 8002b5e:	4641      	mov	r1, r8
 8002b60:	0409      	lsls	r1, r1, #16
 8002b62:	0c09      	lsrs	r1, r1, #16
 8002b64:	4688      	mov	r8, r1
 8002b66:	0039      	movs	r1, r7
 8002b68:	4361      	muls	r1, r4
 8002b6a:	041b      	lsls	r3, r3, #16
 8002b6c:	4443      	add	r3, r8
 8002b6e:	4688      	mov	r8, r1
 8002b70:	4661      	mov	r1, ip
 8002b72:	434c      	muls	r4, r1
 8002b74:	4371      	muls	r1, r6
 8002b76:	468c      	mov	ip, r1
 8002b78:	4641      	mov	r1, r8
 8002b7a:	4377      	muls	r7, r6
 8002b7c:	0c0e      	lsrs	r6, r1, #16
 8002b7e:	193f      	adds	r7, r7, r4
 8002b80:	19f6      	adds	r6, r6, r7
 8002b82:	4448      	add	r0, r9
 8002b84:	42b4      	cmp	r4, r6
 8002b86:	d903      	bls.n	8002b90 <__aeabi_dmul+0x2bc>
 8002b88:	2180      	movs	r1, #128	@ 0x80
 8002b8a:	0249      	lsls	r1, r1, #9
 8002b8c:	4689      	mov	r9, r1
 8002b8e:	44cc      	add	ip, r9
 8002b90:	9902      	ldr	r1, [sp, #8]
 8002b92:	9f00      	ldr	r7, [sp, #0]
 8002b94:	4689      	mov	r9, r1
 8002b96:	0431      	lsls	r1, r6, #16
 8002b98:	444f      	add	r7, r9
 8002b9a:	4689      	mov	r9, r1
 8002b9c:	4641      	mov	r1, r8
 8002b9e:	4297      	cmp	r7, r2
 8002ba0:	4192      	sbcs	r2, r2
 8002ba2:	040c      	lsls	r4, r1, #16
 8002ba4:	0c24      	lsrs	r4, r4, #16
 8002ba6:	444c      	add	r4, r9
 8002ba8:	18ff      	adds	r7, r7, r3
 8002baa:	4252      	negs	r2, r2
 8002bac:	1964      	adds	r4, r4, r5
 8002bae:	18a1      	adds	r1, r4, r2
 8002bb0:	429f      	cmp	r7, r3
 8002bb2:	419b      	sbcs	r3, r3
 8002bb4:	4688      	mov	r8, r1
 8002bb6:	4682      	mov	sl, r0
 8002bb8:	425b      	negs	r3, r3
 8002bba:	4699      	mov	r9, r3
 8002bbc:	4590      	cmp	r8, r2
 8002bbe:	4192      	sbcs	r2, r2
 8002bc0:	42ac      	cmp	r4, r5
 8002bc2:	41a4      	sbcs	r4, r4
 8002bc4:	44c2      	add	sl, r8
 8002bc6:	44d1      	add	r9, sl
 8002bc8:	4252      	negs	r2, r2
 8002bca:	4264      	negs	r4, r4
 8002bcc:	4314      	orrs	r4, r2
 8002bce:	4599      	cmp	r9, r3
 8002bd0:	419b      	sbcs	r3, r3
 8002bd2:	4582      	cmp	sl, r0
 8002bd4:	4192      	sbcs	r2, r2
 8002bd6:	425b      	negs	r3, r3
 8002bd8:	4252      	negs	r2, r2
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	464a      	mov	r2, r9
 8002bde:	0c36      	lsrs	r6, r6, #16
 8002be0:	19a4      	adds	r4, r4, r6
 8002be2:	18e3      	adds	r3, r4, r3
 8002be4:	4463      	add	r3, ip
 8002be6:	025b      	lsls	r3, r3, #9
 8002be8:	0dd2      	lsrs	r2, r2, #23
 8002bea:	431a      	orrs	r2, r3
 8002bec:	9901      	ldr	r1, [sp, #4]
 8002bee:	4692      	mov	sl, r2
 8002bf0:	027a      	lsls	r2, r7, #9
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	1e50      	subs	r0, r2, #1
 8002bf6:	4182      	sbcs	r2, r0
 8002bf8:	0dff      	lsrs	r7, r7, #23
 8002bfa:	4317      	orrs	r7, r2
 8002bfc:	464a      	mov	r2, r9
 8002bfe:	0252      	lsls	r2, r2, #9
 8002c00:	4317      	orrs	r7, r2
 8002c02:	46b8      	mov	r8, r7
 8002c04:	01db      	lsls	r3, r3, #7
 8002c06:	d500      	bpl.n	8002c0a <__aeabi_dmul+0x336>
 8002c08:	e6ed      	b.n	80029e6 <__aeabi_dmul+0x112>
 8002c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002c40 <__aeabi_dmul+0x36c>)
 8002c0c:	9a03      	ldr	r2, [sp, #12]
 8002c0e:	445b      	add	r3, fp
 8002c10:	4691      	mov	r9, r2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	dc00      	bgt.n	8002c18 <__aeabi_dmul+0x344>
 8002c16:	e0ac      	b.n	8002d72 <__aeabi_dmul+0x49e>
 8002c18:	003a      	movs	r2, r7
 8002c1a:	0752      	lsls	r2, r2, #29
 8002c1c:	d100      	bne.n	8002c20 <__aeabi_dmul+0x34c>
 8002c1e:	e710      	b.n	8002a42 <__aeabi_dmul+0x16e>
 8002c20:	220f      	movs	r2, #15
 8002c22:	4658      	mov	r0, fp
 8002c24:	403a      	ands	r2, r7
 8002c26:	2a04      	cmp	r2, #4
 8002c28:	d000      	beq.n	8002c2c <__aeabi_dmul+0x358>
 8002c2a:	e6f9      	b.n	8002a20 <__aeabi_dmul+0x14c>
 8002c2c:	e709      	b.n	8002a42 <__aeabi_dmul+0x16e>
 8002c2e:	46c0      	nop			@ (mov r8, r8)
 8002c30:	000007ff 	.word	0x000007ff
 8002c34:	fffffc01 	.word	0xfffffc01
 8002c38:	feffffff 	.word	0xfeffffff
 8002c3c:	000007fe 	.word	0x000007fe
 8002c40:	000003ff 	.word	0x000003ff
 8002c44:	0022      	movs	r2, r4
 8002c46:	4332      	orrs	r2, r6
 8002c48:	d06f      	beq.n	8002d2a <__aeabi_dmul+0x456>
 8002c4a:	2c00      	cmp	r4, #0
 8002c4c:	d100      	bne.n	8002c50 <__aeabi_dmul+0x37c>
 8002c4e:	e0c2      	b.n	8002dd6 <__aeabi_dmul+0x502>
 8002c50:	0020      	movs	r0, r4
 8002c52:	f000 fea9 	bl	80039a8 <__clzsi2>
 8002c56:	0002      	movs	r2, r0
 8002c58:	0003      	movs	r3, r0
 8002c5a:	3a0b      	subs	r2, #11
 8002c5c:	201d      	movs	r0, #29
 8002c5e:	1a82      	subs	r2, r0, r2
 8002c60:	0030      	movs	r0, r6
 8002c62:	0019      	movs	r1, r3
 8002c64:	40d0      	lsrs	r0, r2
 8002c66:	3908      	subs	r1, #8
 8002c68:	408c      	lsls	r4, r1
 8002c6a:	0002      	movs	r2, r0
 8002c6c:	4322      	orrs	r2, r4
 8002c6e:	0034      	movs	r4, r6
 8002c70:	408c      	lsls	r4, r1
 8002c72:	4659      	mov	r1, fp
 8002c74:	1acb      	subs	r3, r1, r3
 8002c76:	4986      	ldr	r1, [pc, #536]	@ (8002e90 <__aeabi_dmul+0x5bc>)
 8002c78:	468b      	mov	fp, r1
 8002c7a:	449b      	add	fp, r3
 8002c7c:	2d0a      	cmp	r5, #10
 8002c7e:	dd00      	ble.n	8002c82 <__aeabi_dmul+0x3ae>
 8002c80:	e6a4      	b.n	80029cc <__aeabi_dmul+0xf8>
 8002c82:	4649      	mov	r1, r9
 8002c84:	9b00      	ldr	r3, [sp, #0]
 8002c86:	9401      	str	r4, [sp, #4]
 8002c88:	4059      	eors	r1, r3
 8002c8a:	b2cb      	uxtb	r3, r1
 8002c8c:	0014      	movs	r4, r2
 8002c8e:	2000      	movs	r0, #0
 8002c90:	9303      	str	r3, [sp, #12]
 8002c92:	2d02      	cmp	r5, #2
 8002c94:	dd00      	ble.n	8002c98 <__aeabi_dmul+0x3c4>
 8002c96:	e667      	b.n	8002968 <__aeabi_dmul+0x94>
 8002c98:	e6fb      	b.n	8002a92 <__aeabi_dmul+0x1be>
 8002c9a:	4653      	mov	r3, sl
 8002c9c:	4303      	orrs	r3, r0
 8002c9e:	4698      	mov	r8, r3
 8002ca0:	d03c      	beq.n	8002d1c <__aeabi_dmul+0x448>
 8002ca2:	4653      	mov	r3, sl
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d100      	bne.n	8002caa <__aeabi_dmul+0x3d6>
 8002ca8:	e0a3      	b.n	8002df2 <__aeabi_dmul+0x51e>
 8002caa:	4650      	mov	r0, sl
 8002cac:	f000 fe7c 	bl	80039a8 <__clzsi2>
 8002cb0:	230b      	movs	r3, #11
 8002cb2:	425b      	negs	r3, r3
 8002cb4:	469c      	mov	ip, r3
 8002cb6:	0002      	movs	r2, r0
 8002cb8:	4484      	add	ip, r0
 8002cba:	0011      	movs	r1, r2
 8002cbc:	4650      	mov	r0, sl
 8002cbe:	3908      	subs	r1, #8
 8002cc0:	4088      	lsls	r0, r1
 8002cc2:	231d      	movs	r3, #29
 8002cc4:	4680      	mov	r8, r0
 8002cc6:	4660      	mov	r0, ip
 8002cc8:	1a1b      	subs	r3, r3, r0
 8002cca:	0020      	movs	r0, r4
 8002ccc:	40d8      	lsrs	r0, r3
 8002cce:	0003      	movs	r3, r0
 8002cd0:	4640      	mov	r0, r8
 8002cd2:	4303      	orrs	r3, r0
 8002cd4:	469a      	mov	sl, r3
 8002cd6:	0023      	movs	r3, r4
 8002cd8:	408b      	lsls	r3, r1
 8002cda:	4698      	mov	r8, r3
 8002cdc:	4b6c      	ldr	r3, [pc, #432]	@ (8002e90 <__aeabi_dmul+0x5bc>)
 8002cde:	2500      	movs	r5, #0
 8002ce0:	1a9b      	subs	r3, r3, r2
 8002ce2:	469b      	mov	fp, r3
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	9302      	str	r3, [sp, #8]
 8002ce8:	e61a      	b.n	8002920 <__aeabi_dmul+0x4c>
 8002cea:	2d0f      	cmp	r5, #15
 8002cec:	d000      	beq.n	8002cf0 <__aeabi_dmul+0x41c>
 8002cee:	e0c9      	b.n	8002e84 <__aeabi_dmul+0x5b0>
 8002cf0:	2380      	movs	r3, #128	@ 0x80
 8002cf2:	4652      	mov	r2, sl
 8002cf4:	031b      	lsls	r3, r3, #12
 8002cf6:	421a      	tst	r2, r3
 8002cf8:	d002      	beq.n	8002d00 <__aeabi_dmul+0x42c>
 8002cfa:	421c      	tst	r4, r3
 8002cfc:	d100      	bne.n	8002d00 <__aeabi_dmul+0x42c>
 8002cfe:	e092      	b.n	8002e26 <__aeabi_dmul+0x552>
 8002d00:	2480      	movs	r4, #128	@ 0x80
 8002d02:	4653      	mov	r3, sl
 8002d04:	0324      	lsls	r4, r4, #12
 8002d06:	431c      	orrs	r4, r3
 8002d08:	0324      	lsls	r4, r4, #12
 8002d0a:	4642      	mov	r2, r8
 8002d0c:	0b24      	lsrs	r4, r4, #12
 8002d0e:	e63e      	b.n	800298e <__aeabi_dmul+0xba>
 8002d10:	469b      	mov	fp, r3
 8002d12:	2303      	movs	r3, #3
 8002d14:	4680      	mov	r8, r0
 8002d16:	250c      	movs	r5, #12
 8002d18:	9302      	str	r3, [sp, #8]
 8002d1a:	e601      	b.n	8002920 <__aeabi_dmul+0x4c>
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	469a      	mov	sl, r3
 8002d20:	469b      	mov	fp, r3
 8002d22:	3301      	adds	r3, #1
 8002d24:	2504      	movs	r5, #4
 8002d26:	9302      	str	r3, [sp, #8]
 8002d28:	e5fa      	b.n	8002920 <__aeabi_dmul+0x4c>
 8002d2a:	2101      	movs	r1, #1
 8002d2c:	430d      	orrs	r5, r1
 8002d2e:	2d0a      	cmp	r5, #10
 8002d30:	dd00      	ble.n	8002d34 <__aeabi_dmul+0x460>
 8002d32:	e64b      	b.n	80029cc <__aeabi_dmul+0xf8>
 8002d34:	4649      	mov	r1, r9
 8002d36:	9800      	ldr	r0, [sp, #0]
 8002d38:	4041      	eors	r1, r0
 8002d3a:	b2c9      	uxtb	r1, r1
 8002d3c:	9103      	str	r1, [sp, #12]
 8002d3e:	2d02      	cmp	r5, #2
 8002d40:	dc00      	bgt.n	8002d44 <__aeabi_dmul+0x470>
 8002d42:	e096      	b.n	8002e72 <__aeabi_dmul+0x59e>
 8002d44:	2300      	movs	r3, #0
 8002d46:	2400      	movs	r4, #0
 8002d48:	2001      	movs	r0, #1
 8002d4a:	9301      	str	r3, [sp, #4]
 8002d4c:	e60c      	b.n	8002968 <__aeabi_dmul+0x94>
 8002d4e:	4649      	mov	r1, r9
 8002d50:	2302      	movs	r3, #2
 8002d52:	9a00      	ldr	r2, [sp, #0]
 8002d54:	432b      	orrs	r3, r5
 8002d56:	4051      	eors	r1, r2
 8002d58:	b2ca      	uxtb	r2, r1
 8002d5a:	9203      	str	r2, [sp, #12]
 8002d5c:	2b0a      	cmp	r3, #10
 8002d5e:	dd00      	ble.n	8002d62 <__aeabi_dmul+0x48e>
 8002d60:	e634      	b.n	80029cc <__aeabi_dmul+0xf8>
 8002d62:	2d00      	cmp	r5, #0
 8002d64:	d157      	bne.n	8002e16 <__aeabi_dmul+0x542>
 8002d66:	9b03      	ldr	r3, [sp, #12]
 8002d68:	4699      	mov	r9, r3
 8002d6a:	2400      	movs	r4, #0
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	4b49      	ldr	r3, [pc, #292]	@ (8002e94 <__aeabi_dmul+0x5c0>)
 8002d70:	e60e      	b.n	8002990 <__aeabi_dmul+0xbc>
 8002d72:	4658      	mov	r0, fp
 8002d74:	2101      	movs	r1, #1
 8002d76:	1ac9      	subs	r1, r1, r3
 8002d78:	2938      	cmp	r1, #56	@ 0x38
 8002d7a:	dd00      	ble.n	8002d7e <__aeabi_dmul+0x4aa>
 8002d7c:	e62f      	b.n	80029de <__aeabi_dmul+0x10a>
 8002d7e:	291f      	cmp	r1, #31
 8002d80:	dd56      	ble.n	8002e30 <__aeabi_dmul+0x55c>
 8002d82:	221f      	movs	r2, #31
 8002d84:	4654      	mov	r4, sl
 8002d86:	4252      	negs	r2, r2
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	40dc      	lsrs	r4, r3
 8002d8c:	2920      	cmp	r1, #32
 8002d8e:	d007      	beq.n	8002da0 <__aeabi_dmul+0x4cc>
 8002d90:	4b41      	ldr	r3, [pc, #260]	@ (8002e98 <__aeabi_dmul+0x5c4>)
 8002d92:	4642      	mov	r2, r8
 8002d94:	469c      	mov	ip, r3
 8002d96:	4653      	mov	r3, sl
 8002d98:	4460      	add	r0, ip
 8002d9a:	4083      	lsls	r3, r0
 8002d9c:	431a      	orrs	r2, r3
 8002d9e:	4690      	mov	r8, r2
 8002da0:	4642      	mov	r2, r8
 8002da2:	2107      	movs	r1, #7
 8002da4:	1e53      	subs	r3, r2, #1
 8002da6:	419a      	sbcs	r2, r3
 8002da8:	000b      	movs	r3, r1
 8002daa:	4322      	orrs	r2, r4
 8002dac:	4013      	ands	r3, r2
 8002dae:	2400      	movs	r4, #0
 8002db0:	4211      	tst	r1, r2
 8002db2:	d009      	beq.n	8002dc8 <__aeabi_dmul+0x4f4>
 8002db4:	230f      	movs	r3, #15
 8002db6:	4013      	ands	r3, r2
 8002db8:	2b04      	cmp	r3, #4
 8002dba:	d05d      	beq.n	8002e78 <__aeabi_dmul+0x5a4>
 8002dbc:	1d11      	adds	r1, r2, #4
 8002dbe:	4291      	cmp	r1, r2
 8002dc0:	419b      	sbcs	r3, r3
 8002dc2:	000a      	movs	r2, r1
 8002dc4:	425b      	negs	r3, r3
 8002dc6:	075b      	lsls	r3, r3, #29
 8002dc8:	08d2      	lsrs	r2, r2, #3
 8002dca:	431a      	orrs	r2, r3
 8002dcc:	2300      	movs	r3, #0
 8002dce:	e5df      	b.n	8002990 <__aeabi_dmul+0xbc>
 8002dd0:	9b03      	ldr	r3, [sp, #12]
 8002dd2:	4699      	mov	r9, r3
 8002dd4:	e5fa      	b.n	80029cc <__aeabi_dmul+0xf8>
 8002dd6:	9801      	ldr	r0, [sp, #4]
 8002dd8:	f000 fde6 	bl	80039a8 <__clzsi2>
 8002ddc:	0002      	movs	r2, r0
 8002dde:	0003      	movs	r3, r0
 8002de0:	3215      	adds	r2, #21
 8002de2:	3320      	adds	r3, #32
 8002de4:	2a1c      	cmp	r2, #28
 8002de6:	dc00      	bgt.n	8002dea <__aeabi_dmul+0x516>
 8002de8:	e738      	b.n	8002c5c <__aeabi_dmul+0x388>
 8002dea:	9a01      	ldr	r2, [sp, #4]
 8002dec:	3808      	subs	r0, #8
 8002dee:	4082      	lsls	r2, r0
 8002df0:	e73f      	b.n	8002c72 <__aeabi_dmul+0x39e>
 8002df2:	f000 fdd9 	bl	80039a8 <__clzsi2>
 8002df6:	2315      	movs	r3, #21
 8002df8:	469c      	mov	ip, r3
 8002dfa:	4484      	add	ip, r0
 8002dfc:	0002      	movs	r2, r0
 8002dfe:	4663      	mov	r3, ip
 8002e00:	3220      	adds	r2, #32
 8002e02:	2b1c      	cmp	r3, #28
 8002e04:	dc00      	bgt.n	8002e08 <__aeabi_dmul+0x534>
 8002e06:	e758      	b.n	8002cba <__aeabi_dmul+0x3e6>
 8002e08:	2300      	movs	r3, #0
 8002e0a:	4698      	mov	r8, r3
 8002e0c:	0023      	movs	r3, r4
 8002e0e:	3808      	subs	r0, #8
 8002e10:	4083      	lsls	r3, r0
 8002e12:	469a      	mov	sl, r3
 8002e14:	e762      	b.n	8002cdc <__aeabi_dmul+0x408>
 8002e16:	001d      	movs	r5, r3
 8002e18:	2300      	movs	r3, #0
 8002e1a:	2400      	movs	r4, #0
 8002e1c:	2002      	movs	r0, #2
 8002e1e:	9301      	str	r3, [sp, #4]
 8002e20:	e5a2      	b.n	8002968 <__aeabi_dmul+0x94>
 8002e22:	9002      	str	r0, [sp, #8]
 8002e24:	e632      	b.n	8002a8c <__aeabi_dmul+0x1b8>
 8002e26:	431c      	orrs	r4, r3
 8002e28:	9b00      	ldr	r3, [sp, #0]
 8002e2a:	9a01      	ldr	r2, [sp, #4]
 8002e2c:	4699      	mov	r9, r3
 8002e2e:	e5ae      	b.n	800298e <__aeabi_dmul+0xba>
 8002e30:	4b1a      	ldr	r3, [pc, #104]	@ (8002e9c <__aeabi_dmul+0x5c8>)
 8002e32:	4652      	mov	r2, sl
 8002e34:	18c3      	adds	r3, r0, r3
 8002e36:	4640      	mov	r0, r8
 8002e38:	409a      	lsls	r2, r3
 8002e3a:	40c8      	lsrs	r0, r1
 8002e3c:	4302      	orrs	r2, r0
 8002e3e:	4640      	mov	r0, r8
 8002e40:	4098      	lsls	r0, r3
 8002e42:	0003      	movs	r3, r0
 8002e44:	1e58      	subs	r0, r3, #1
 8002e46:	4183      	sbcs	r3, r0
 8002e48:	4654      	mov	r4, sl
 8002e4a:	431a      	orrs	r2, r3
 8002e4c:	40cc      	lsrs	r4, r1
 8002e4e:	0753      	lsls	r3, r2, #29
 8002e50:	d009      	beq.n	8002e66 <__aeabi_dmul+0x592>
 8002e52:	230f      	movs	r3, #15
 8002e54:	4013      	ands	r3, r2
 8002e56:	2b04      	cmp	r3, #4
 8002e58:	d005      	beq.n	8002e66 <__aeabi_dmul+0x592>
 8002e5a:	1d13      	adds	r3, r2, #4
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	4192      	sbcs	r2, r2
 8002e60:	4252      	negs	r2, r2
 8002e62:	18a4      	adds	r4, r4, r2
 8002e64:	001a      	movs	r2, r3
 8002e66:	0223      	lsls	r3, r4, #8
 8002e68:	d508      	bpl.n	8002e7c <__aeabi_dmul+0x5a8>
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	2400      	movs	r4, #0
 8002e6e:	2200      	movs	r2, #0
 8002e70:	e58e      	b.n	8002990 <__aeabi_dmul+0xbc>
 8002e72:	4689      	mov	r9, r1
 8002e74:	2400      	movs	r4, #0
 8002e76:	e58b      	b.n	8002990 <__aeabi_dmul+0xbc>
 8002e78:	2300      	movs	r3, #0
 8002e7a:	e7a5      	b.n	8002dc8 <__aeabi_dmul+0x4f4>
 8002e7c:	0763      	lsls	r3, r4, #29
 8002e7e:	0264      	lsls	r4, r4, #9
 8002e80:	0b24      	lsrs	r4, r4, #12
 8002e82:	e7a1      	b.n	8002dc8 <__aeabi_dmul+0x4f4>
 8002e84:	9b00      	ldr	r3, [sp, #0]
 8002e86:	46a2      	mov	sl, r4
 8002e88:	4699      	mov	r9, r3
 8002e8a:	9b01      	ldr	r3, [sp, #4]
 8002e8c:	4698      	mov	r8, r3
 8002e8e:	e737      	b.n	8002d00 <__aeabi_dmul+0x42c>
 8002e90:	fffffc0d 	.word	0xfffffc0d
 8002e94:	000007ff 	.word	0x000007ff
 8002e98:	0000043e 	.word	0x0000043e
 8002e9c:	0000041e 	.word	0x0000041e

08002ea0 <__aeabi_dsub>:
 8002ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ea2:	4657      	mov	r7, sl
 8002ea4:	464e      	mov	r6, r9
 8002ea6:	4645      	mov	r5, r8
 8002ea8:	46de      	mov	lr, fp
 8002eaa:	b5e0      	push	{r5, r6, r7, lr}
 8002eac:	b083      	sub	sp, #12
 8002eae:	9000      	str	r0, [sp, #0]
 8002eb0:	9101      	str	r1, [sp, #4]
 8002eb2:	030c      	lsls	r4, r1, #12
 8002eb4:	004d      	lsls	r5, r1, #1
 8002eb6:	0fce      	lsrs	r6, r1, #31
 8002eb8:	0a61      	lsrs	r1, r4, #9
 8002eba:	9c00      	ldr	r4, [sp, #0]
 8002ebc:	005f      	lsls	r7, r3, #1
 8002ebe:	0f64      	lsrs	r4, r4, #29
 8002ec0:	430c      	orrs	r4, r1
 8002ec2:	9900      	ldr	r1, [sp, #0]
 8002ec4:	9200      	str	r2, [sp, #0]
 8002ec6:	9301      	str	r3, [sp, #4]
 8002ec8:	00c8      	lsls	r0, r1, #3
 8002eca:	0319      	lsls	r1, r3, #12
 8002ecc:	0d7b      	lsrs	r3, r7, #21
 8002ece:	4699      	mov	r9, r3
 8002ed0:	9b01      	ldr	r3, [sp, #4]
 8002ed2:	4fcc      	ldr	r7, [pc, #816]	@ (8003204 <__aeabi_dsub+0x364>)
 8002ed4:	0fdb      	lsrs	r3, r3, #31
 8002ed6:	469c      	mov	ip, r3
 8002ed8:	0a4b      	lsrs	r3, r1, #9
 8002eda:	9900      	ldr	r1, [sp, #0]
 8002edc:	4680      	mov	r8, r0
 8002ede:	0f49      	lsrs	r1, r1, #29
 8002ee0:	4319      	orrs	r1, r3
 8002ee2:	9b00      	ldr	r3, [sp, #0]
 8002ee4:	468b      	mov	fp, r1
 8002ee6:	00da      	lsls	r2, r3, #3
 8002ee8:	4692      	mov	sl, r2
 8002eea:	0d6d      	lsrs	r5, r5, #21
 8002eec:	45b9      	cmp	r9, r7
 8002eee:	d100      	bne.n	8002ef2 <__aeabi_dsub+0x52>
 8002ef0:	e0bf      	b.n	8003072 <__aeabi_dsub+0x1d2>
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	4661      	mov	r1, ip
 8002ef6:	4059      	eors	r1, r3
 8002ef8:	464b      	mov	r3, r9
 8002efa:	468c      	mov	ip, r1
 8002efc:	1aeb      	subs	r3, r5, r3
 8002efe:	428e      	cmp	r6, r1
 8002f00:	d075      	beq.n	8002fee <__aeabi_dsub+0x14e>
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	dc00      	bgt.n	8002f08 <__aeabi_dsub+0x68>
 8002f06:	e2a3      	b.n	8003450 <__aeabi_dsub+0x5b0>
 8002f08:	4649      	mov	r1, r9
 8002f0a:	2900      	cmp	r1, #0
 8002f0c:	d100      	bne.n	8002f10 <__aeabi_dsub+0x70>
 8002f0e:	e0ce      	b.n	80030ae <__aeabi_dsub+0x20e>
 8002f10:	42bd      	cmp	r5, r7
 8002f12:	d100      	bne.n	8002f16 <__aeabi_dsub+0x76>
 8002f14:	e200      	b.n	8003318 <__aeabi_dsub+0x478>
 8002f16:	2701      	movs	r7, #1
 8002f18:	2b38      	cmp	r3, #56	@ 0x38
 8002f1a:	dc19      	bgt.n	8002f50 <__aeabi_dsub+0xb0>
 8002f1c:	2780      	movs	r7, #128	@ 0x80
 8002f1e:	4659      	mov	r1, fp
 8002f20:	043f      	lsls	r7, r7, #16
 8002f22:	4339      	orrs	r1, r7
 8002f24:	468b      	mov	fp, r1
 8002f26:	2b1f      	cmp	r3, #31
 8002f28:	dd00      	ble.n	8002f2c <__aeabi_dsub+0x8c>
 8002f2a:	e1fa      	b.n	8003322 <__aeabi_dsub+0x482>
 8002f2c:	2720      	movs	r7, #32
 8002f2e:	1af9      	subs	r1, r7, r3
 8002f30:	468c      	mov	ip, r1
 8002f32:	4659      	mov	r1, fp
 8002f34:	4667      	mov	r7, ip
 8002f36:	40b9      	lsls	r1, r7
 8002f38:	000f      	movs	r7, r1
 8002f3a:	0011      	movs	r1, r2
 8002f3c:	40d9      	lsrs	r1, r3
 8002f3e:	430f      	orrs	r7, r1
 8002f40:	4661      	mov	r1, ip
 8002f42:	408a      	lsls	r2, r1
 8002f44:	1e51      	subs	r1, r2, #1
 8002f46:	418a      	sbcs	r2, r1
 8002f48:	4659      	mov	r1, fp
 8002f4a:	40d9      	lsrs	r1, r3
 8002f4c:	4317      	orrs	r7, r2
 8002f4e:	1a64      	subs	r4, r4, r1
 8002f50:	1bc7      	subs	r7, r0, r7
 8002f52:	42b8      	cmp	r0, r7
 8002f54:	4180      	sbcs	r0, r0
 8002f56:	4240      	negs	r0, r0
 8002f58:	1a24      	subs	r4, r4, r0
 8002f5a:	0223      	lsls	r3, r4, #8
 8002f5c:	d400      	bmi.n	8002f60 <__aeabi_dsub+0xc0>
 8002f5e:	e140      	b.n	80031e2 <__aeabi_dsub+0x342>
 8002f60:	0264      	lsls	r4, r4, #9
 8002f62:	0a64      	lsrs	r4, r4, #9
 8002f64:	2c00      	cmp	r4, #0
 8002f66:	d100      	bne.n	8002f6a <__aeabi_dsub+0xca>
 8002f68:	e154      	b.n	8003214 <__aeabi_dsub+0x374>
 8002f6a:	0020      	movs	r0, r4
 8002f6c:	f000 fd1c 	bl	80039a8 <__clzsi2>
 8002f70:	0003      	movs	r3, r0
 8002f72:	3b08      	subs	r3, #8
 8002f74:	2120      	movs	r1, #32
 8002f76:	0038      	movs	r0, r7
 8002f78:	1aca      	subs	r2, r1, r3
 8002f7a:	40d0      	lsrs	r0, r2
 8002f7c:	409c      	lsls	r4, r3
 8002f7e:	0002      	movs	r2, r0
 8002f80:	409f      	lsls	r7, r3
 8002f82:	4322      	orrs	r2, r4
 8002f84:	429d      	cmp	r5, r3
 8002f86:	dd00      	ble.n	8002f8a <__aeabi_dsub+0xea>
 8002f88:	e1a6      	b.n	80032d8 <__aeabi_dsub+0x438>
 8002f8a:	1b58      	subs	r0, r3, r5
 8002f8c:	3001      	adds	r0, #1
 8002f8e:	1a09      	subs	r1, r1, r0
 8002f90:	003c      	movs	r4, r7
 8002f92:	408f      	lsls	r7, r1
 8002f94:	40c4      	lsrs	r4, r0
 8002f96:	1e7b      	subs	r3, r7, #1
 8002f98:	419f      	sbcs	r7, r3
 8002f9a:	0013      	movs	r3, r2
 8002f9c:	408b      	lsls	r3, r1
 8002f9e:	4327      	orrs	r7, r4
 8002fa0:	431f      	orrs	r7, r3
 8002fa2:	40c2      	lsrs	r2, r0
 8002fa4:	003b      	movs	r3, r7
 8002fa6:	0014      	movs	r4, r2
 8002fa8:	2500      	movs	r5, #0
 8002faa:	4313      	orrs	r3, r2
 8002fac:	d100      	bne.n	8002fb0 <__aeabi_dsub+0x110>
 8002fae:	e1f7      	b.n	80033a0 <__aeabi_dsub+0x500>
 8002fb0:	077b      	lsls	r3, r7, #29
 8002fb2:	d100      	bne.n	8002fb6 <__aeabi_dsub+0x116>
 8002fb4:	e377      	b.n	80036a6 <__aeabi_dsub+0x806>
 8002fb6:	230f      	movs	r3, #15
 8002fb8:	0038      	movs	r0, r7
 8002fba:	403b      	ands	r3, r7
 8002fbc:	2b04      	cmp	r3, #4
 8002fbe:	d004      	beq.n	8002fca <__aeabi_dsub+0x12a>
 8002fc0:	1d38      	adds	r0, r7, #4
 8002fc2:	42b8      	cmp	r0, r7
 8002fc4:	41bf      	sbcs	r7, r7
 8002fc6:	427f      	negs	r7, r7
 8002fc8:	19e4      	adds	r4, r4, r7
 8002fca:	0223      	lsls	r3, r4, #8
 8002fcc:	d400      	bmi.n	8002fd0 <__aeabi_dsub+0x130>
 8002fce:	e368      	b.n	80036a2 <__aeabi_dsub+0x802>
 8002fd0:	4b8c      	ldr	r3, [pc, #560]	@ (8003204 <__aeabi_dsub+0x364>)
 8002fd2:	3501      	adds	r5, #1
 8002fd4:	429d      	cmp	r5, r3
 8002fd6:	d100      	bne.n	8002fda <__aeabi_dsub+0x13a>
 8002fd8:	e0f4      	b.n	80031c4 <__aeabi_dsub+0x324>
 8002fda:	4b8b      	ldr	r3, [pc, #556]	@ (8003208 <__aeabi_dsub+0x368>)
 8002fdc:	056d      	lsls	r5, r5, #21
 8002fde:	401c      	ands	r4, r3
 8002fe0:	0d6d      	lsrs	r5, r5, #21
 8002fe2:	0767      	lsls	r7, r4, #29
 8002fe4:	08c0      	lsrs	r0, r0, #3
 8002fe6:	0264      	lsls	r4, r4, #9
 8002fe8:	4307      	orrs	r7, r0
 8002fea:	0b24      	lsrs	r4, r4, #12
 8002fec:	e0ec      	b.n	80031c8 <__aeabi_dsub+0x328>
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	dc00      	bgt.n	8002ff4 <__aeabi_dsub+0x154>
 8002ff2:	e329      	b.n	8003648 <__aeabi_dsub+0x7a8>
 8002ff4:	4649      	mov	r1, r9
 8002ff6:	2900      	cmp	r1, #0
 8002ff8:	d000      	beq.n	8002ffc <__aeabi_dsub+0x15c>
 8002ffa:	e0d6      	b.n	80031aa <__aeabi_dsub+0x30a>
 8002ffc:	4659      	mov	r1, fp
 8002ffe:	4311      	orrs	r1, r2
 8003000:	d100      	bne.n	8003004 <__aeabi_dsub+0x164>
 8003002:	e12e      	b.n	8003262 <__aeabi_dsub+0x3c2>
 8003004:	1e59      	subs	r1, r3, #1
 8003006:	2b01      	cmp	r3, #1
 8003008:	d100      	bne.n	800300c <__aeabi_dsub+0x16c>
 800300a:	e1e6      	b.n	80033da <__aeabi_dsub+0x53a>
 800300c:	42bb      	cmp	r3, r7
 800300e:	d100      	bne.n	8003012 <__aeabi_dsub+0x172>
 8003010:	e182      	b.n	8003318 <__aeabi_dsub+0x478>
 8003012:	2701      	movs	r7, #1
 8003014:	000b      	movs	r3, r1
 8003016:	2938      	cmp	r1, #56	@ 0x38
 8003018:	dc14      	bgt.n	8003044 <__aeabi_dsub+0x1a4>
 800301a:	2b1f      	cmp	r3, #31
 800301c:	dd00      	ble.n	8003020 <__aeabi_dsub+0x180>
 800301e:	e23c      	b.n	800349a <__aeabi_dsub+0x5fa>
 8003020:	2720      	movs	r7, #32
 8003022:	1af9      	subs	r1, r7, r3
 8003024:	468c      	mov	ip, r1
 8003026:	4659      	mov	r1, fp
 8003028:	4667      	mov	r7, ip
 800302a:	40b9      	lsls	r1, r7
 800302c:	000f      	movs	r7, r1
 800302e:	0011      	movs	r1, r2
 8003030:	40d9      	lsrs	r1, r3
 8003032:	430f      	orrs	r7, r1
 8003034:	4661      	mov	r1, ip
 8003036:	408a      	lsls	r2, r1
 8003038:	1e51      	subs	r1, r2, #1
 800303a:	418a      	sbcs	r2, r1
 800303c:	4659      	mov	r1, fp
 800303e:	40d9      	lsrs	r1, r3
 8003040:	4317      	orrs	r7, r2
 8003042:	1864      	adds	r4, r4, r1
 8003044:	183f      	adds	r7, r7, r0
 8003046:	4287      	cmp	r7, r0
 8003048:	4180      	sbcs	r0, r0
 800304a:	4240      	negs	r0, r0
 800304c:	1824      	adds	r4, r4, r0
 800304e:	0223      	lsls	r3, r4, #8
 8003050:	d400      	bmi.n	8003054 <__aeabi_dsub+0x1b4>
 8003052:	e0c6      	b.n	80031e2 <__aeabi_dsub+0x342>
 8003054:	4b6b      	ldr	r3, [pc, #428]	@ (8003204 <__aeabi_dsub+0x364>)
 8003056:	3501      	adds	r5, #1
 8003058:	429d      	cmp	r5, r3
 800305a:	d100      	bne.n	800305e <__aeabi_dsub+0x1be>
 800305c:	e0b2      	b.n	80031c4 <__aeabi_dsub+0x324>
 800305e:	2101      	movs	r1, #1
 8003060:	4b69      	ldr	r3, [pc, #420]	@ (8003208 <__aeabi_dsub+0x368>)
 8003062:	087a      	lsrs	r2, r7, #1
 8003064:	401c      	ands	r4, r3
 8003066:	4039      	ands	r1, r7
 8003068:	430a      	orrs	r2, r1
 800306a:	07e7      	lsls	r7, r4, #31
 800306c:	4317      	orrs	r7, r2
 800306e:	0864      	lsrs	r4, r4, #1
 8003070:	e79e      	b.n	8002fb0 <__aeabi_dsub+0x110>
 8003072:	4b66      	ldr	r3, [pc, #408]	@ (800320c <__aeabi_dsub+0x36c>)
 8003074:	4311      	orrs	r1, r2
 8003076:	468a      	mov	sl, r1
 8003078:	18eb      	adds	r3, r5, r3
 800307a:	2900      	cmp	r1, #0
 800307c:	d028      	beq.n	80030d0 <__aeabi_dsub+0x230>
 800307e:	4566      	cmp	r6, ip
 8003080:	d02c      	beq.n	80030dc <__aeabi_dsub+0x23c>
 8003082:	2b00      	cmp	r3, #0
 8003084:	d05b      	beq.n	800313e <__aeabi_dsub+0x29e>
 8003086:	2d00      	cmp	r5, #0
 8003088:	d100      	bne.n	800308c <__aeabi_dsub+0x1ec>
 800308a:	e12c      	b.n	80032e6 <__aeabi_dsub+0x446>
 800308c:	465b      	mov	r3, fp
 800308e:	4666      	mov	r6, ip
 8003090:	075f      	lsls	r7, r3, #29
 8003092:	08d2      	lsrs	r2, r2, #3
 8003094:	4317      	orrs	r7, r2
 8003096:	08dd      	lsrs	r5, r3, #3
 8003098:	003b      	movs	r3, r7
 800309a:	432b      	orrs	r3, r5
 800309c:	d100      	bne.n	80030a0 <__aeabi_dsub+0x200>
 800309e:	e0e2      	b.n	8003266 <__aeabi_dsub+0x3c6>
 80030a0:	2480      	movs	r4, #128	@ 0x80
 80030a2:	0324      	lsls	r4, r4, #12
 80030a4:	432c      	orrs	r4, r5
 80030a6:	0324      	lsls	r4, r4, #12
 80030a8:	4d56      	ldr	r5, [pc, #344]	@ (8003204 <__aeabi_dsub+0x364>)
 80030aa:	0b24      	lsrs	r4, r4, #12
 80030ac:	e08c      	b.n	80031c8 <__aeabi_dsub+0x328>
 80030ae:	4659      	mov	r1, fp
 80030b0:	4311      	orrs	r1, r2
 80030b2:	d100      	bne.n	80030b6 <__aeabi_dsub+0x216>
 80030b4:	e0d5      	b.n	8003262 <__aeabi_dsub+0x3c2>
 80030b6:	1e59      	subs	r1, r3, #1
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d100      	bne.n	80030be <__aeabi_dsub+0x21e>
 80030bc:	e1b9      	b.n	8003432 <__aeabi_dsub+0x592>
 80030be:	42bb      	cmp	r3, r7
 80030c0:	d100      	bne.n	80030c4 <__aeabi_dsub+0x224>
 80030c2:	e1b1      	b.n	8003428 <__aeabi_dsub+0x588>
 80030c4:	2701      	movs	r7, #1
 80030c6:	000b      	movs	r3, r1
 80030c8:	2938      	cmp	r1, #56	@ 0x38
 80030ca:	dd00      	ble.n	80030ce <__aeabi_dsub+0x22e>
 80030cc:	e740      	b.n	8002f50 <__aeabi_dsub+0xb0>
 80030ce:	e72a      	b.n	8002f26 <__aeabi_dsub+0x86>
 80030d0:	4661      	mov	r1, ip
 80030d2:	2701      	movs	r7, #1
 80030d4:	4079      	eors	r1, r7
 80030d6:	468c      	mov	ip, r1
 80030d8:	4566      	cmp	r6, ip
 80030da:	d1d2      	bne.n	8003082 <__aeabi_dsub+0x1e2>
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d100      	bne.n	80030e2 <__aeabi_dsub+0x242>
 80030e0:	e0c5      	b.n	800326e <__aeabi_dsub+0x3ce>
 80030e2:	2d00      	cmp	r5, #0
 80030e4:	d000      	beq.n	80030e8 <__aeabi_dsub+0x248>
 80030e6:	e155      	b.n	8003394 <__aeabi_dsub+0x4f4>
 80030e8:	464b      	mov	r3, r9
 80030ea:	0025      	movs	r5, r4
 80030ec:	4305      	orrs	r5, r0
 80030ee:	d100      	bne.n	80030f2 <__aeabi_dsub+0x252>
 80030f0:	e212      	b.n	8003518 <__aeabi_dsub+0x678>
 80030f2:	1e59      	subs	r1, r3, #1
 80030f4:	468c      	mov	ip, r1
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d100      	bne.n	80030fc <__aeabi_dsub+0x25c>
 80030fa:	e249      	b.n	8003590 <__aeabi_dsub+0x6f0>
 80030fc:	4d41      	ldr	r5, [pc, #260]	@ (8003204 <__aeabi_dsub+0x364>)
 80030fe:	42ab      	cmp	r3, r5
 8003100:	d100      	bne.n	8003104 <__aeabi_dsub+0x264>
 8003102:	e28f      	b.n	8003624 <__aeabi_dsub+0x784>
 8003104:	2701      	movs	r7, #1
 8003106:	2938      	cmp	r1, #56	@ 0x38
 8003108:	dc11      	bgt.n	800312e <__aeabi_dsub+0x28e>
 800310a:	4663      	mov	r3, ip
 800310c:	2b1f      	cmp	r3, #31
 800310e:	dd00      	ble.n	8003112 <__aeabi_dsub+0x272>
 8003110:	e25b      	b.n	80035ca <__aeabi_dsub+0x72a>
 8003112:	4661      	mov	r1, ip
 8003114:	2320      	movs	r3, #32
 8003116:	0027      	movs	r7, r4
 8003118:	1a5b      	subs	r3, r3, r1
 800311a:	0005      	movs	r5, r0
 800311c:	4098      	lsls	r0, r3
 800311e:	409f      	lsls	r7, r3
 8003120:	40cd      	lsrs	r5, r1
 8003122:	1e43      	subs	r3, r0, #1
 8003124:	4198      	sbcs	r0, r3
 8003126:	40cc      	lsrs	r4, r1
 8003128:	432f      	orrs	r7, r5
 800312a:	4307      	orrs	r7, r0
 800312c:	44a3      	add	fp, r4
 800312e:	18bf      	adds	r7, r7, r2
 8003130:	4297      	cmp	r7, r2
 8003132:	4192      	sbcs	r2, r2
 8003134:	4252      	negs	r2, r2
 8003136:	445a      	add	r2, fp
 8003138:	0014      	movs	r4, r2
 800313a:	464d      	mov	r5, r9
 800313c:	e787      	b.n	800304e <__aeabi_dsub+0x1ae>
 800313e:	4f34      	ldr	r7, [pc, #208]	@ (8003210 <__aeabi_dsub+0x370>)
 8003140:	1c6b      	adds	r3, r5, #1
 8003142:	423b      	tst	r3, r7
 8003144:	d000      	beq.n	8003148 <__aeabi_dsub+0x2a8>
 8003146:	e0b6      	b.n	80032b6 <__aeabi_dsub+0x416>
 8003148:	4659      	mov	r1, fp
 800314a:	0023      	movs	r3, r4
 800314c:	4311      	orrs	r1, r2
 800314e:	000f      	movs	r7, r1
 8003150:	4303      	orrs	r3, r0
 8003152:	2d00      	cmp	r5, #0
 8003154:	d000      	beq.n	8003158 <__aeabi_dsub+0x2b8>
 8003156:	e126      	b.n	80033a6 <__aeabi_dsub+0x506>
 8003158:	2b00      	cmp	r3, #0
 800315a:	d100      	bne.n	800315e <__aeabi_dsub+0x2be>
 800315c:	e1c0      	b.n	80034e0 <__aeabi_dsub+0x640>
 800315e:	2900      	cmp	r1, #0
 8003160:	d100      	bne.n	8003164 <__aeabi_dsub+0x2c4>
 8003162:	e0a1      	b.n	80032a8 <__aeabi_dsub+0x408>
 8003164:	1a83      	subs	r3, r0, r2
 8003166:	4698      	mov	r8, r3
 8003168:	465b      	mov	r3, fp
 800316a:	4540      	cmp	r0, r8
 800316c:	41ad      	sbcs	r5, r5
 800316e:	1ae3      	subs	r3, r4, r3
 8003170:	426d      	negs	r5, r5
 8003172:	1b5b      	subs	r3, r3, r5
 8003174:	2580      	movs	r5, #128	@ 0x80
 8003176:	042d      	lsls	r5, r5, #16
 8003178:	422b      	tst	r3, r5
 800317a:	d100      	bne.n	800317e <__aeabi_dsub+0x2de>
 800317c:	e14b      	b.n	8003416 <__aeabi_dsub+0x576>
 800317e:	465b      	mov	r3, fp
 8003180:	1a10      	subs	r0, r2, r0
 8003182:	4282      	cmp	r2, r0
 8003184:	4192      	sbcs	r2, r2
 8003186:	1b1c      	subs	r4, r3, r4
 8003188:	0007      	movs	r7, r0
 800318a:	2601      	movs	r6, #1
 800318c:	4663      	mov	r3, ip
 800318e:	4252      	negs	r2, r2
 8003190:	1aa4      	subs	r4, r4, r2
 8003192:	4327      	orrs	r7, r4
 8003194:	401e      	ands	r6, r3
 8003196:	2f00      	cmp	r7, #0
 8003198:	d100      	bne.n	800319c <__aeabi_dsub+0x2fc>
 800319a:	e142      	b.n	8003422 <__aeabi_dsub+0x582>
 800319c:	422c      	tst	r4, r5
 800319e:	d100      	bne.n	80031a2 <__aeabi_dsub+0x302>
 80031a0:	e26d      	b.n	800367e <__aeabi_dsub+0x7de>
 80031a2:	4b19      	ldr	r3, [pc, #100]	@ (8003208 <__aeabi_dsub+0x368>)
 80031a4:	2501      	movs	r5, #1
 80031a6:	401c      	ands	r4, r3
 80031a8:	e71b      	b.n	8002fe2 <__aeabi_dsub+0x142>
 80031aa:	42bd      	cmp	r5, r7
 80031ac:	d100      	bne.n	80031b0 <__aeabi_dsub+0x310>
 80031ae:	e13b      	b.n	8003428 <__aeabi_dsub+0x588>
 80031b0:	2701      	movs	r7, #1
 80031b2:	2b38      	cmp	r3, #56	@ 0x38
 80031b4:	dd00      	ble.n	80031b8 <__aeabi_dsub+0x318>
 80031b6:	e745      	b.n	8003044 <__aeabi_dsub+0x1a4>
 80031b8:	2780      	movs	r7, #128	@ 0x80
 80031ba:	4659      	mov	r1, fp
 80031bc:	043f      	lsls	r7, r7, #16
 80031be:	4339      	orrs	r1, r7
 80031c0:	468b      	mov	fp, r1
 80031c2:	e72a      	b.n	800301a <__aeabi_dsub+0x17a>
 80031c4:	2400      	movs	r4, #0
 80031c6:	2700      	movs	r7, #0
 80031c8:	052d      	lsls	r5, r5, #20
 80031ca:	4325      	orrs	r5, r4
 80031cc:	07f6      	lsls	r6, r6, #31
 80031ce:	4335      	orrs	r5, r6
 80031d0:	0038      	movs	r0, r7
 80031d2:	0029      	movs	r1, r5
 80031d4:	b003      	add	sp, #12
 80031d6:	bcf0      	pop	{r4, r5, r6, r7}
 80031d8:	46bb      	mov	fp, r7
 80031da:	46b2      	mov	sl, r6
 80031dc:	46a9      	mov	r9, r5
 80031de:	46a0      	mov	r8, r4
 80031e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031e2:	077b      	lsls	r3, r7, #29
 80031e4:	d004      	beq.n	80031f0 <__aeabi_dsub+0x350>
 80031e6:	230f      	movs	r3, #15
 80031e8:	403b      	ands	r3, r7
 80031ea:	2b04      	cmp	r3, #4
 80031ec:	d000      	beq.n	80031f0 <__aeabi_dsub+0x350>
 80031ee:	e6e7      	b.n	8002fc0 <__aeabi_dsub+0x120>
 80031f0:	002b      	movs	r3, r5
 80031f2:	08f8      	lsrs	r0, r7, #3
 80031f4:	4a03      	ldr	r2, [pc, #12]	@ (8003204 <__aeabi_dsub+0x364>)
 80031f6:	0767      	lsls	r7, r4, #29
 80031f8:	4307      	orrs	r7, r0
 80031fa:	08e5      	lsrs	r5, r4, #3
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d100      	bne.n	8003202 <__aeabi_dsub+0x362>
 8003200:	e74a      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003202:	e0a5      	b.n	8003350 <__aeabi_dsub+0x4b0>
 8003204:	000007ff 	.word	0x000007ff
 8003208:	ff7fffff 	.word	0xff7fffff
 800320c:	fffff801 	.word	0xfffff801
 8003210:	000007fe 	.word	0x000007fe
 8003214:	0038      	movs	r0, r7
 8003216:	f000 fbc7 	bl	80039a8 <__clzsi2>
 800321a:	0003      	movs	r3, r0
 800321c:	3318      	adds	r3, #24
 800321e:	2b1f      	cmp	r3, #31
 8003220:	dc00      	bgt.n	8003224 <__aeabi_dsub+0x384>
 8003222:	e6a7      	b.n	8002f74 <__aeabi_dsub+0xd4>
 8003224:	003a      	movs	r2, r7
 8003226:	3808      	subs	r0, #8
 8003228:	4082      	lsls	r2, r0
 800322a:	429d      	cmp	r5, r3
 800322c:	dd00      	ble.n	8003230 <__aeabi_dsub+0x390>
 800322e:	e08a      	b.n	8003346 <__aeabi_dsub+0x4a6>
 8003230:	1b5b      	subs	r3, r3, r5
 8003232:	1c58      	adds	r0, r3, #1
 8003234:	281f      	cmp	r0, #31
 8003236:	dc00      	bgt.n	800323a <__aeabi_dsub+0x39a>
 8003238:	e1d8      	b.n	80035ec <__aeabi_dsub+0x74c>
 800323a:	0017      	movs	r7, r2
 800323c:	3b1f      	subs	r3, #31
 800323e:	40df      	lsrs	r7, r3
 8003240:	2820      	cmp	r0, #32
 8003242:	d005      	beq.n	8003250 <__aeabi_dsub+0x3b0>
 8003244:	2340      	movs	r3, #64	@ 0x40
 8003246:	1a1b      	subs	r3, r3, r0
 8003248:	409a      	lsls	r2, r3
 800324a:	1e53      	subs	r3, r2, #1
 800324c:	419a      	sbcs	r2, r3
 800324e:	4317      	orrs	r7, r2
 8003250:	2500      	movs	r5, #0
 8003252:	2f00      	cmp	r7, #0
 8003254:	d100      	bne.n	8003258 <__aeabi_dsub+0x3b8>
 8003256:	e0e5      	b.n	8003424 <__aeabi_dsub+0x584>
 8003258:	077b      	lsls	r3, r7, #29
 800325a:	d000      	beq.n	800325e <__aeabi_dsub+0x3be>
 800325c:	e6ab      	b.n	8002fb6 <__aeabi_dsub+0x116>
 800325e:	002c      	movs	r4, r5
 8003260:	e7c6      	b.n	80031f0 <__aeabi_dsub+0x350>
 8003262:	08c0      	lsrs	r0, r0, #3
 8003264:	e7c6      	b.n	80031f4 <__aeabi_dsub+0x354>
 8003266:	2700      	movs	r7, #0
 8003268:	2400      	movs	r4, #0
 800326a:	4dd1      	ldr	r5, [pc, #836]	@ (80035b0 <__aeabi_dsub+0x710>)
 800326c:	e7ac      	b.n	80031c8 <__aeabi_dsub+0x328>
 800326e:	4fd1      	ldr	r7, [pc, #836]	@ (80035b4 <__aeabi_dsub+0x714>)
 8003270:	1c6b      	adds	r3, r5, #1
 8003272:	423b      	tst	r3, r7
 8003274:	d171      	bne.n	800335a <__aeabi_dsub+0x4ba>
 8003276:	0023      	movs	r3, r4
 8003278:	4303      	orrs	r3, r0
 800327a:	2d00      	cmp	r5, #0
 800327c:	d000      	beq.n	8003280 <__aeabi_dsub+0x3e0>
 800327e:	e14e      	b.n	800351e <__aeabi_dsub+0x67e>
 8003280:	4657      	mov	r7, sl
 8003282:	2b00      	cmp	r3, #0
 8003284:	d100      	bne.n	8003288 <__aeabi_dsub+0x3e8>
 8003286:	e1b5      	b.n	80035f4 <__aeabi_dsub+0x754>
 8003288:	2f00      	cmp	r7, #0
 800328a:	d00d      	beq.n	80032a8 <__aeabi_dsub+0x408>
 800328c:	1883      	adds	r3, r0, r2
 800328e:	4283      	cmp	r3, r0
 8003290:	4180      	sbcs	r0, r0
 8003292:	445c      	add	r4, fp
 8003294:	4240      	negs	r0, r0
 8003296:	1824      	adds	r4, r4, r0
 8003298:	0222      	lsls	r2, r4, #8
 800329a:	d500      	bpl.n	800329e <__aeabi_dsub+0x3fe>
 800329c:	e1c8      	b.n	8003630 <__aeabi_dsub+0x790>
 800329e:	001f      	movs	r7, r3
 80032a0:	4698      	mov	r8, r3
 80032a2:	4327      	orrs	r7, r4
 80032a4:	d100      	bne.n	80032a8 <__aeabi_dsub+0x408>
 80032a6:	e0bc      	b.n	8003422 <__aeabi_dsub+0x582>
 80032a8:	4643      	mov	r3, r8
 80032aa:	0767      	lsls	r7, r4, #29
 80032ac:	08db      	lsrs	r3, r3, #3
 80032ae:	431f      	orrs	r7, r3
 80032b0:	08e5      	lsrs	r5, r4, #3
 80032b2:	2300      	movs	r3, #0
 80032b4:	e04c      	b.n	8003350 <__aeabi_dsub+0x4b0>
 80032b6:	1a83      	subs	r3, r0, r2
 80032b8:	4698      	mov	r8, r3
 80032ba:	465b      	mov	r3, fp
 80032bc:	4540      	cmp	r0, r8
 80032be:	41bf      	sbcs	r7, r7
 80032c0:	1ae3      	subs	r3, r4, r3
 80032c2:	427f      	negs	r7, r7
 80032c4:	1bdb      	subs	r3, r3, r7
 80032c6:	021f      	lsls	r7, r3, #8
 80032c8:	d47c      	bmi.n	80033c4 <__aeabi_dsub+0x524>
 80032ca:	4647      	mov	r7, r8
 80032cc:	431f      	orrs	r7, r3
 80032ce:	d100      	bne.n	80032d2 <__aeabi_dsub+0x432>
 80032d0:	e0a6      	b.n	8003420 <__aeabi_dsub+0x580>
 80032d2:	001c      	movs	r4, r3
 80032d4:	4647      	mov	r7, r8
 80032d6:	e645      	b.n	8002f64 <__aeabi_dsub+0xc4>
 80032d8:	4cb7      	ldr	r4, [pc, #732]	@ (80035b8 <__aeabi_dsub+0x718>)
 80032da:	1aed      	subs	r5, r5, r3
 80032dc:	4014      	ands	r4, r2
 80032de:	077b      	lsls	r3, r7, #29
 80032e0:	d000      	beq.n	80032e4 <__aeabi_dsub+0x444>
 80032e2:	e780      	b.n	80031e6 <__aeabi_dsub+0x346>
 80032e4:	e784      	b.n	80031f0 <__aeabi_dsub+0x350>
 80032e6:	464b      	mov	r3, r9
 80032e8:	0025      	movs	r5, r4
 80032ea:	4305      	orrs	r5, r0
 80032ec:	d066      	beq.n	80033bc <__aeabi_dsub+0x51c>
 80032ee:	1e5f      	subs	r7, r3, #1
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d100      	bne.n	80032f6 <__aeabi_dsub+0x456>
 80032f4:	e0fc      	b.n	80034f0 <__aeabi_dsub+0x650>
 80032f6:	4dae      	ldr	r5, [pc, #696]	@ (80035b0 <__aeabi_dsub+0x710>)
 80032f8:	42ab      	cmp	r3, r5
 80032fa:	d100      	bne.n	80032fe <__aeabi_dsub+0x45e>
 80032fc:	e15e      	b.n	80035bc <__aeabi_dsub+0x71c>
 80032fe:	4666      	mov	r6, ip
 8003300:	2f38      	cmp	r7, #56	@ 0x38
 8003302:	dc00      	bgt.n	8003306 <__aeabi_dsub+0x466>
 8003304:	e0b4      	b.n	8003470 <__aeabi_dsub+0x5d0>
 8003306:	2001      	movs	r0, #1
 8003308:	1a17      	subs	r7, r2, r0
 800330a:	42ba      	cmp	r2, r7
 800330c:	4192      	sbcs	r2, r2
 800330e:	465b      	mov	r3, fp
 8003310:	4252      	negs	r2, r2
 8003312:	464d      	mov	r5, r9
 8003314:	1a9c      	subs	r4, r3, r2
 8003316:	e620      	b.n	8002f5a <__aeabi_dsub+0xba>
 8003318:	0767      	lsls	r7, r4, #29
 800331a:	08c0      	lsrs	r0, r0, #3
 800331c:	4307      	orrs	r7, r0
 800331e:	08e5      	lsrs	r5, r4, #3
 8003320:	e6ba      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003322:	001f      	movs	r7, r3
 8003324:	4659      	mov	r1, fp
 8003326:	3f20      	subs	r7, #32
 8003328:	40f9      	lsrs	r1, r7
 800332a:	000f      	movs	r7, r1
 800332c:	2b20      	cmp	r3, #32
 800332e:	d005      	beq.n	800333c <__aeabi_dsub+0x49c>
 8003330:	2140      	movs	r1, #64	@ 0x40
 8003332:	1acb      	subs	r3, r1, r3
 8003334:	4659      	mov	r1, fp
 8003336:	4099      	lsls	r1, r3
 8003338:	430a      	orrs	r2, r1
 800333a:	4692      	mov	sl, r2
 800333c:	4653      	mov	r3, sl
 800333e:	1e5a      	subs	r2, r3, #1
 8003340:	4193      	sbcs	r3, r2
 8003342:	431f      	orrs	r7, r3
 8003344:	e604      	b.n	8002f50 <__aeabi_dsub+0xb0>
 8003346:	1aeb      	subs	r3, r5, r3
 8003348:	4d9b      	ldr	r5, [pc, #620]	@ (80035b8 <__aeabi_dsub+0x718>)
 800334a:	4015      	ands	r5, r2
 800334c:	076f      	lsls	r7, r5, #29
 800334e:	08ed      	lsrs	r5, r5, #3
 8003350:	032c      	lsls	r4, r5, #12
 8003352:	055d      	lsls	r5, r3, #21
 8003354:	0b24      	lsrs	r4, r4, #12
 8003356:	0d6d      	lsrs	r5, r5, #21
 8003358:	e736      	b.n	80031c8 <__aeabi_dsub+0x328>
 800335a:	4d95      	ldr	r5, [pc, #596]	@ (80035b0 <__aeabi_dsub+0x710>)
 800335c:	42ab      	cmp	r3, r5
 800335e:	d100      	bne.n	8003362 <__aeabi_dsub+0x4c2>
 8003360:	e0d6      	b.n	8003510 <__aeabi_dsub+0x670>
 8003362:	1882      	adds	r2, r0, r2
 8003364:	0021      	movs	r1, r4
 8003366:	4282      	cmp	r2, r0
 8003368:	4180      	sbcs	r0, r0
 800336a:	4459      	add	r1, fp
 800336c:	4240      	negs	r0, r0
 800336e:	1808      	adds	r0, r1, r0
 8003370:	07c7      	lsls	r7, r0, #31
 8003372:	0852      	lsrs	r2, r2, #1
 8003374:	4317      	orrs	r7, r2
 8003376:	0844      	lsrs	r4, r0, #1
 8003378:	0752      	lsls	r2, r2, #29
 800337a:	d400      	bmi.n	800337e <__aeabi_dsub+0x4de>
 800337c:	e185      	b.n	800368a <__aeabi_dsub+0x7ea>
 800337e:	220f      	movs	r2, #15
 8003380:	001d      	movs	r5, r3
 8003382:	403a      	ands	r2, r7
 8003384:	2a04      	cmp	r2, #4
 8003386:	d000      	beq.n	800338a <__aeabi_dsub+0x4ea>
 8003388:	e61a      	b.n	8002fc0 <__aeabi_dsub+0x120>
 800338a:	08ff      	lsrs	r7, r7, #3
 800338c:	0764      	lsls	r4, r4, #29
 800338e:	4327      	orrs	r7, r4
 8003390:	0905      	lsrs	r5, r0, #4
 8003392:	e7dd      	b.n	8003350 <__aeabi_dsub+0x4b0>
 8003394:	465b      	mov	r3, fp
 8003396:	08d2      	lsrs	r2, r2, #3
 8003398:	075f      	lsls	r7, r3, #29
 800339a:	4317      	orrs	r7, r2
 800339c:	08dd      	lsrs	r5, r3, #3
 800339e:	e67b      	b.n	8003098 <__aeabi_dsub+0x1f8>
 80033a0:	2700      	movs	r7, #0
 80033a2:	2400      	movs	r4, #0
 80033a4:	e710      	b.n	80031c8 <__aeabi_dsub+0x328>
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d000      	beq.n	80033ac <__aeabi_dsub+0x50c>
 80033aa:	e0d6      	b.n	800355a <__aeabi_dsub+0x6ba>
 80033ac:	2900      	cmp	r1, #0
 80033ae:	d000      	beq.n	80033b2 <__aeabi_dsub+0x512>
 80033b0:	e12f      	b.n	8003612 <__aeabi_dsub+0x772>
 80033b2:	2480      	movs	r4, #128	@ 0x80
 80033b4:	2600      	movs	r6, #0
 80033b6:	4d7e      	ldr	r5, [pc, #504]	@ (80035b0 <__aeabi_dsub+0x710>)
 80033b8:	0324      	lsls	r4, r4, #12
 80033ba:	e705      	b.n	80031c8 <__aeabi_dsub+0x328>
 80033bc:	4666      	mov	r6, ip
 80033be:	465c      	mov	r4, fp
 80033c0:	08d0      	lsrs	r0, r2, #3
 80033c2:	e717      	b.n	80031f4 <__aeabi_dsub+0x354>
 80033c4:	465b      	mov	r3, fp
 80033c6:	1a17      	subs	r7, r2, r0
 80033c8:	42ba      	cmp	r2, r7
 80033ca:	4192      	sbcs	r2, r2
 80033cc:	1b1c      	subs	r4, r3, r4
 80033ce:	2601      	movs	r6, #1
 80033d0:	4663      	mov	r3, ip
 80033d2:	4252      	negs	r2, r2
 80033d4:	1aa4      	subs	r4, r4, r2
 80033d6:	401e      	ands	r6, r3
 80033d8:	e5c4      	b.n	8002f64 <__aeabi_dsub+0xc4>
 80033da:	1883      	adds	r3, r0, r2
 80033dc:	4283      	cmp	r3, r0
 80033de:	4180      	sbcs	r0, r0
 80033e0:	445c      	add	r4, fp
 80033e2:	4240      	negs	r0, r0
 80033e4:	1825      	adds	r5, r4, r0
 80033e6:	022a      	lsls	r2, r5, #8
 80033e8:	d400      	bmi.n	80033ec <__aeabi_dsub+0x54c>
 80033ea:	e0da      	b.n	80035a2 <__aeabi_dsub+0x702>
 80033ec:	4a72      	ldr	r2, [pc, #456]	@ (80035b8 <__aeabi_dsub+0x718>)
 80033ee:	085b      	lsrs	r3, r3, #1
 80033f0:	4015      	ands	r5, r2
 80033f2:	07ea      	lsls	r2, r5, #31
 80033f4:	431a      	orrs	r2, r3
 80033f6:	0869      	lsrs	r1, r5, #1
 80033f8:	075b      	lsls	r3, r3, #29
 80033fa:	d400      	bmi.n	80033fe <__aeabi_dsub+0x55e>
 80033fc:	e14a      	b.n	8003694 <__aeabi_dsub+0x7f4>
 80033fe:	230f      	movs	r3, #15
 8003400:	4013      	ands	r3, r2
 8003402:	2b04      	cmp	r3, #4
 8003404:	d100      	bne.n	8003408 <__aeabi_dsub+0x568>
 8003406:	e0fc      	b.n	8003602 <__aeabi_dsub+0x762>
 8003408:	1d17      	adds	r7, r2, #4
 800340a:	4297      	cmp	r7, r2
 800340c:	41a4      	sbcs	r4, r4
 800340e:	4264      	negs	r4, r4
 8003410:	2502      	movs	r5, #2
 8003412:	1864      	adds	r4, r4, r1
 8003414:	e6ec      	b.n	80031f0 <__aeabi_dsub+0x350>
 8003416:	4647      	mov	r7, r8
 8003418:	001c      	movs	r4, r3
 800341a:	431f      	orrs	r7, r3
 800341c:	d000      	beq.n	8003420 <__aeabi_dsub+0x580>
 800341e:	e743      	b.n	80032a8 <__aeabi_dsub+0x408>
 8003420:	2600      	movs	r6, #0
 8003422:	2500      	movs	r5, #0
 8003424:	2400      	movs	r4, #0
 8003426:	e6cf      	b.n	80031c8 <__aeabi_dsub+0x328>
 8003428:	08c0      	lsrs	r0, r0, #3
 800342a:	0767      	lsls	r7, r4, #29
 800342c:	4307      	orrs	r7, r0
 800342e:	08e5      	lsrs	r5, r4, #3
 8003430:	e632      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003432:	1a87      	subs	r7, r0, r2
 8003434:	465b      	mov	r3, fp
 8003436:	42b8      	cmp	r0, r7
 8003438:	4180      	sbcs	r0, r0
 800343a:	1ae4      	subs	r4, r4, r3
 800343c:	4240      	negs	r0, r0
 800343e:	1a24      	subs	r4, r4, r0
 8003440:	0223      	lsls	r3, r4, #8
 8003442:	d428      	bmi.n	8003496 <__aeabi_dsub+0x5f6>
 8003444:	0763      	lsls	r3, r4, #29
 8003446:	08ff      	lsrs	r7, r7, #3
 8003448:	431f      	orrs	r7, r3
 800344a:	08e5      	lsrs	r5, r4, #3
 800344c:	2301      	movs	r3, #1
 800344e:	e77f      	b.n	8003350 <__aeabi_dsub+0x4b0>
 8003450:	2b00      	cmp	r3, #0
 8003452:	d100      	bne.n	8003456 <__aeabi_dsub+0x5b6>
 8003454:	e673      	b.n	800313e <__aeabi_dsub+0x29e>
 8003456:	464b      	mov	r3, r9
 8003458:	1b5f      	subs	r7, r3, r5
 800345a:	003b      	movs	r3, r7
 800345c:	2d00      	cmp	r5, #0
 800345e:	d100      	bne.n	8003462 <__aeabi_dsub+0x5c2>
 8003460:	e742      	b.n	80032e8 <__aeabi_dsub+0x448>
 8003462:	2f38      	cmp	r7, #56	@ 0x38
 8003464:	dd00      	ble.n	8003468 <__aeabi_dsub+0x5c8>
 8003466:	e0ec      	b.n	8003642 <__aeabi_dsub+0x7a2>
 8003468:	2380      	movs	r3, #128	@ 0x80
 800346a:	000e      	movs	r6, r1
 800346c:	041b      	lsls	r3, r3, #16
 800346e:	431c      	orrs	r4, r3
 8003470:	2f1f      	cmp	r7, #31
 8003472:	dc25      	bgt.n	80034c0 <__aeabi_dsub+0x620>
 8003474:	2520      	movs	r5, #32
 8003476:	0023      	movs	r3, r4
 8003478:	1bed      	subs	r5, r5, r7
 800347a:	0001      	movs	r1, r0
 800347c:	40a8      	lsls	r0, r5
 800347e:	40ab      	lsls	r3, r5
 8003480:	40f9      	lsrs	r1, r7
 8003482:	1e45      	subs	r5, r0, #1
 8003484:	41a8      	sbcs	r0, r5
 8003486:	430b      	orrs	r3, r1
 8003488:	40fc      	lsrs	r4, r7
 800348a:	4318      	orrs	r0, r3
 800348c:	465b      	mov	r3, fp
 800348e:	1b1b      	subs	r3, r3, r4
 8003490:	469b      	mov	fp, r3
 8003492:	e739      	b.n	8003308 <__aeabi_dsub+0x468>
 8003494:	4666      	mov	r6, ip
 8003496:	2501      	movs	r5, #1
 8003498:	e562      	b.n	8002f60 <__aeabi_dsub+0xc0>
 800349a:	001f      	movs	r7, r3
 800349c:	4659      	mov	r1, fp
 800349e:	3f20      	subs	r7, #32
 80034a0:	40f9      	lsrs	r1, r7
 80034a2:	468c      	mov	ip, r1
 80034a4:	2b20      	cmp	r3, #32
 80034a6:	d005      	beq.n	80034b4 <__aeabi_dsub+0x614>
 80034a8:	2740      	movs	r7, #64	@ 0x40
 80034aa:	4659      	mov	r1, fp
 80034ac:	1afb      	subs	r3, r7, r3
 80034ae:	4099      	lsls	r1, r3
 80034b0:	430a      	orrs	r2, r1
 80034b2:	4692      	mov	sl, r2
 80034b4:	4657      	mov	r7, sl
 80034b6:	1e7b      	subs	r3, r7, #1
 80034b8:	419f      	sbcs	r7, r3
 80034ba:	4663      	mov	r3, ip
 80034bc:	431f      	orrs	r7, r3
 80034be:	e5c1      	b.n	8003044 <__aeabi_dsub+0x1a4>
 80034c0:	003b      	movs	r3, r7
 80034c2:	0025      	movs	r5, r4
 80034c4:	3b20      	subs	r3, #32
 80034c6:	40dd      	lsrs	r5, r3
 80034c8:	2f20      	cmp	r7, #32
 80034ca:	d004      	beq.n	80034d6 <__aeabi_dsub+0x636>
 80034cc:	2340      	movs	r3, #64	@ 0x40
 80034ce:	1bdb      	subs	r3, r3, r7
 80034d0:	409c      	lsls	r4, r3
 80034d2:	4320      	orrs	r0, r4
 80034d4:	4680      	mov	r8, r0
 80034d6:	4640      	mov	r0, r8
 80034d8:	1e43      	subs	r3, r0, #1
 80034da:	4198      	sbcs	r0, r3
 80034dc:	4328      	orrs	r0, r5
 80034de:	e713      	b.n	8003308 <__aeabi_dsub+0x468>
 80034e0:	2900      	cmp	r1, #0
 80034e2:	d09d      	beq.n	8003420 <__aeabi_dsub+0x580>
 80034e4:	2601      	movs	r6, #1
 80034e6:	4663      	mov	r3, ip
 80034e8:	465c      	mov	r4, fp
 80034ea:	4690      	mov	r8, r2
 80034ec:	401e      	ands	r6, r3
 80034ee:	e6db      	b.n	80032a8 <__aeabi_dsub+0x408>
 80034f0:	1a17      	subs	r7, r2, r0
 80034f2:	465b      	mov	r3, fp
 80034f4:	42ba      	cmp	r2, r7
 80034f6:	4192      	sbcs	r2, r2
 80034f8:	1b1c      	subs	r4, r3, r4
 80034fa:	4252      	negs	r2, r2
 80034fc:	1aa4      	subs	r4, r4, r2
 80034fe:	0223      	lsls	r3, r4, #8
 8003500:	d4c8      	bmi.n	8003494 <__aeabi_dsub+0x5f4>
 8003502:	0763      	lsls	r3, r4, #29
 8003504:	08ff      	lsrs	r7, r7, #3
 8003506:	431f      	orrs	r7, r3
 8003508:	4666      	mov	r6, ip
 800350a:	2301      	movs	r3, #1
 800350c:	08e5      	lsrs	r5, r4, #3
 800350e:	e71f      	b.n	8003350 <__aeabi_dsub+0x4b0>
 8003510:	001d      	movs	r5, r3
 8003512:	2400      	movs	r4, #0
 8003514:	2700      	movs	r7, #0
 8003516:	e657      	b.n	80031c8 <__aeabi_dsub+0x328>
 8003518:	465c      	mov	r4, fp
 800351a:	08d0      	lsrs	r0, r2, #3
 800351c:	e66a      	b.n	80031f4 <__aeabi_dsub+0x354>
 800351e:	2b00      	cmp	r3, #0
 8003520:	d100      	bne.n	8003524 <__aeabi_dsub+0x684>
 8003522:	e737      	b.n	8003394 <__aeabi_dsub+0x4f4>
 8003524:	4653      	mov	r3, sl
 8003526:	08c0      	lsrs	r0, r0, #3
 8003528:	0767      	lsls	r7, r4, #29
 800352a:	4307      	orrs	r7, r0
 800352c:	08e5      	lsrs	r5, r4, #3
 800352e:	2b00      	cmp	r3, #0
 8003530:	d100      	bne.n	8003534 <__aeabi_dsub+0x694>
 8003532:	e5b1      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003534:	2380      	movs	r3, #128	@ 0x80
 8003536:	031b      	lsls	r3, r3, #12
 8003538:	421d      	tst	r5, r3
 800353a:	d008      	beq.n	800354e <__aeabi_dsub+0x6ae>
 800353c:	4659      	mov	r1, fp
 800353e:	08c8      	lsrs	r0, r1, #3
 8003540:	4218      	tst	r0, r3
 8003542:	d104      	bne.n	800354e <__aeabi_dsub+0x6ae>
 8003544:	08d2      	lsrs	r2, r2, #3
 8003546:	0749      	lsls	r1, r1, #29
 8003548:	430a      	orrs	r2, r1
 800354a:	0017      	movs	r7, r2
 800354c:	0005      	movs	r5, r0
 800354e:	0f7b      	lsrs	r3, r7, #29
 8003550:	00ff      	lsls	r7, r7, #3
 8003552:	08ff      	lsrs	r7, r7, #3
 8003554:	075b      	lsls	r3, r3, #29
 8003556:	431f      	orrs	r7, r3
 8003558:	e59e      	b.n	8003098 <__aeabi_dsub+0x1f8>
 800355a:	08c0      	lsrs	r0, r0, #3
 800355c:	0763      	lsls	r3, r4, #29
 800355e:	4318      	orrs	r0, r3
 8003560:	08e5      	lsrs	r5, r4, #3
 8003562:	2900      	cmp	r1, #0
 8003564:	d053      	beq.n	800360e <__aeabi_dsub+0x76e>
 8003566:	2380      	movs	r3, #128	@ 0x80
 8003568:	031b      	lsls	r3, r3, #12
 800356a:	421d      	tst	r5, r3
 800356c:	d00a      	beq.n	8003584 <__aeabi_dsub+0x6e4>
 800356e:	4659      	mov	r1, fp
 8003570:	08cc      	lsrs	r4, r1, #3
 8003572:	421c      	tst	r4, r3
 8003574:	d106      	bne.n	8003584 <__aeabi_dsub+0x6e4>
 8003576:	2601      	movs	r6, #1
 8003578:	4663      	mov	r3, ip
 800357a:	0025      	movs	r5, r4
 800357c:	08d0      	lsrs	r0, r2, #3
 800357e:	0749      	lsls	r1, r1, #29
 8003580:	4308      	orrs	r0, r1
 8003582:	401e      	ands	r6, r3
 8003584:	0f47      	lsrs	r7, r0, #29
 8003586:	00c0      	lsls	r0, r0, #3
 8003588:	08c0      	lsrs	r0, r0, #3
 800358a:	077f      	lsls	r7, r7, #29
 800358c:	4307      	orrs	r7, r0
 800358e:	e583      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003590:	1883      	adds	r3, r0, r2
 8003592:	4293      	cmp	r3, r2
 8003594:	4192      	sbcs	r2, r2
 8003596:	445c      	add	r4, fp
 8003598:	4252      	negs	r2, r2
 800359a:	18a5      	adds	r5, r4, r2
 800359c:	022a      	lsls	r2, r5, #8
 800359e:	d500      	bpl.n	80035a2 <__aeabi_dsub+0x702>
 80035a0:	e724      	b.n	80033ec <__aeabi_dsub+0x54c>
 80035a2:	076f      	lsls	r7, r5, #29
 80035a4:	08db      	lsrs	r3, r3, #3
 80035a6:	431f      	orrs	r7, r3
 80035a8:	08ed      	lsrs	r5, r5, #3
 80035aa:	2301      	movs	r3, #1
 80035ac:	e6d0      	b.n	8003350 <__aeabi_dsub+0x4b0>
 80035ae:	46c0      	nop			@ (mov r8, r8)
 80035b0:	000007ff 	.word	0x000007ff
 80035b4:	000007fe 	.word	0x000007fe
 80035b8:	ff7fffff 	.word	0xff7fffff
 80035bc:	465b      	mov	r3, fp
 80035be:	08d2      	lsrs	r2, r2, #3
 80035c0:	075f      	lsls	r7, r3, #29
 80035c2:	4666      	mov	r6, ip
 80035c4:	4317      	orrs	r7, r2
 80035c6:	08dd      	lsrs	r5, r3, #3
 80035c8:	e566      	b.n	8003098 <__aeabi_dsub+0x1f8>
 80035ca:	0025      	movs	r5, r4
 80035cc:	3b20      	subs	r3, #32
 80035ce:	40dd      	lsrs	r5, r3
 80035d0:	4663      	mov	r3, ip
 80035d2:	2b20      	cmp	r3, #32
 80035d4:	d005      	beq.n	80035e2 <__aeabi_dsub+0x742>
 80035d6:	2340      	movs	r3, #64	@ 0x40
 80035d8:	4661      	mov	r1, ip
 80035da:	1a5b      	subs	r3, r3, r1
 80035dc:	409c      	lsls	r4, r3
 80035de:	4320      	orrs	r0, r4
 80035e0:	4680      	mov	r8, r0
 80035e2:	4647      	mov	r7, r8
 80035e4:	1e7b      	subs	r3, r7, #1
 80035e6:	419f      	sbcs	r7, r3
 80035e8:	432f      	orrs	r7, r5
 80035ea:	e5a0      	b.n	800312e <__aeabi_dsub+0x28e>
 80035ec:	2120      	movs	r1, #32
 80035ee:	2700      	movs	r7, #0
 80035f0:	1a09      	subs	r1, r1, r0
 80035f2:	e4d2      	b.n	8002f9a <__aeabi_dsub+0xfa>
 80035f4:	2f00      	cmp	r7, #0
 80035f6:	d100      	bne.n	80035fa <__aeabi_dsub+0x75a>
 80035f8:	e713      	b.n	8003422 <__aeabi_dsub+0x582>
 80035fa:	465c      	mov	r4, fp
 80035fc:	0017      	movs	r7, r2
 80035fe:	2500      	movs	r5, #0
 8003600:	e5f6      	b.n	80031f0 <__aeabi_dsub+0x350>
 8003602:	08d7      	lsrs	r7, r2, #3
 8003604:	0749      	lsls	r1, r1, #29
 8003606:	2302      	movs	r3, #2
 8003608:	430f      	orrs	r7, r1
 800360a:	092d      	lsrs	r5, r5, #4
 800360c:	e6a0      	b.n	8003350 <__aeabi_dsub+0x4b0>
 800360e:	0007      	movs	r7, r0
 8003610:	e542      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003612:	465b      	mov	r3, fp
 8003614:	2601      	movs	r6, #1
 8003616:	075f      	lsls	r7, r3, #29
 8003618:	08dd      	lsrs	r5, r3, #3
 800361a:	4663      	mov	r3, ip
 800361c:	08d2      	lsrs	r2, r2, #3
 800361e:	4317      	orrs	r7, r2
 8003620:	401e      	ands	r6, r3
 8003622:	e539      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003624:	465b      	mov	r3, fp
 8003626:	08d2      	lsrs	r2, r2, #3
 8003628:	075f      	lsls	r7, r3, #29
 800362a:	4317      	orrs	r7, r2
 800362c:	08dd      	lsrs	r5, r3, #3
 800362e:	e533      	b.n	8003098 <__aeabi_dsub+0x1f8>
 8003630:	4a1e      	ldr	r2, [pc, #120]	@ (80036ac <__aeabi_dsub+0x80c>)
 8003632:	08db      	lsrs	r3, r3, #3
 8003634:	4022      	ands	r2, r4
 8003636:	0757      	lsls	r7, r2, #29
 8003638:	0252      	lsls	r2, r2, #9
 800363a:	2501      	movs	r5, #1
 800363c:	431f      	orrs	r7, r3
 800363e:	0b14      	lsrs	r4, r2, #12
 8003640:	e5c2      	b.n	80031c8 <__aeabi_dsub+0x328>
 8003642:	000e      	movs	r6, r1
 8003644:	2001      	movs	r0, #1
 8003646:	e65f      	b.n	8003308 <__aeabi_dsub+0x468>
 8003648:	2b00      	cmp	r3, #0
 800364a:	d00d      	beq.n	8003668 <__aeabi_dsub+0x7c8>
 800364c:	464b      	mov	r3, r9
 800364e:	1b5b      	subs	r3, r3, r5
 8003650:	469c      	mov	ip, r3
 8003652:	2d00      	cmp	r5, #0
 8003654:	d100      	bne.n	8003658 <__aeabi_dsub+0x7b8>
 8003656:	e548      	b.n	80030ea <__aeabi_dsub+0x24a>
 8003658:	2701      	movs	r7, #1
 800365a:	2b38      	cmp	r3, #56	@ 0x38
 800365c:	dd00      	ble.n	8003660 <__aeabi_dsub+0x7c0>
 800365e:	e566      	b.n	800312e <__aeabi_dsub+0x28e>
 8003660:	2380      	movs	r3, #128	@ 0x80
 8003662:	041b      	lsls	r3, r3, #16
 8003664:	431c      	orrs	r4, r3
 8003666:	e550      	b.n	800310a <__aeabi_dsub+0x26a>
 8003668:	1c6b      	adds	r3, r5, #1
 800366a:	4d11      	ldr	r5, [pc, #68]	@ (80036b0 <__aeabi_dsub+0x810>)
 800366c:	422b      	tst	r3, r5
 800366e:	d000      	beq.n	8003672 <__aeabi_dsub+0x7d2>
 8003670:	e673      	b.n	800335a <__aeabi_dsub+0x4ba>
 8003672:	4659      	mov	r1, fp
 8003674:	0023      	movs	r3, r4
 8003676:	4311      	orrs	r1, r2
 8003678:	468a      	mov	sl, r1
 800367a:	4303      	orrs	r3, r0
 800367c:	e600      	b.n	8003280 <__aeabi_dsub+0x3e0>
 800367e:	0767      	lsls	r7, r4, #29
 8003680:	08c0      	lsrs	r0, r0, #3
 8003682:	2300      	movs	r3, #0
 8003684:	4307      	orrs	r7, r0
 8003686:	08e5      	lsrs	r5, r4, #3
 8003688:	e662      	b.n	8003350 <__aeabi_dsub+0x4b0>
 800368a:	0764      	lsls	r4, r4, #29
 800368c:	08ff      	lsrs	r7, r7, #3
 800368e:	4327      	orrs	r7, r4
 8003690:	0905      	lsrs	r5, r0, #4
 8003692:	e65d      	b.n	8003350 <__aeabi_dsub+0x4b0>
 8003694:	08d2      	lsrs	r2, r2, #3
 8003696:	0749      	lsls	r1, r1, #29
 8003698:	4311      	orrs	r1, r2
 800369a:	000f      	movs	r7, r1
 800369c:	2302      	movs	r3, #2
 800369e:	092d      	lsrs	r5, r5, #4
 80036a0:	e656      	b.n	8003350 <__aeabi_dsub+0x4b0>
 80036a2:	0007      	movs	r7, r0
 80036a4:	e5a4      	b.n	80031f0 <__aeabi_dsub+0x350>
 80036a6:	0038      	movs	r0, r7
 80036a8:	e48f      	b.n	8002fca <__aeabi_dsub+0x12a>
 80036aa:	46c0      	nop			@ (mov r8, r8)
 80036ac:	ff7fffff 	.word	0xff7fffff
 80036b0:	000007fe 	.word	0x000007fe

080036b4 <__aeabi_dcmpun>:
 80036b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036b6:	46c6      	mov	lr, r8
 80036b8:	031e      	lsls	r6, r3, #12
 80036ba:	0b36      	lsrs	r6, r6, #12
 80036bc:	46b0      	mov	r8, r6
 80036be:	4e0d      	ldr	r6, [pc, #52]	@ (80036f4 <__aeabi_dcmpun+0x40>)
 80036c0:	030c      	lsls	r4, r1, #12
 80036c2:	004d      	lsls	r5, r1, #1
 80036c4:	005f      	lsls	r7, r3, #1
 80036c6:	b500      	push	{lr}
 80036c8:	0b24      	lsrs	r4, r4, #12
 80036ca:	0d6d      	lsrs	r5, r5, #21
 80036cc:	0d7f      	lsrs	r7, r7, #21
 80036ce:	42b5      	cmp	r5, r6
 80036d0:	d00b      	beq.n	80036ea <__aeabi_dcmpun+0x36>
 80036d2:	4908      	ldr	r1, [pc, #32]	@ (80036f4 <__aeabi_dcmpun+0x40>)
 80036d4:	2000      	movs	r0, #0
 80036d6:	428f      	cmp	r7, r1
 80036d8:	d104      	bne.n	80036e4 <__aeabi_dcmpun+0x30>
 80036da:	4646      	mov	r6, r8
 80036dc:	4316      	orrs	r6, r2
 80036de:	0030      	movs	r0, r6
 80036e0:	1e43      	subs	r3, r0, #1
 80036e2:	4198      	sbcs	r0, r3
 80036e4:	bc80      	pop	{r7}
 80036e6:	46b8      	mov	r8, r7
 80036e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036ea:	4304      	orrs	r4, r0
 80036ec:	2001      	movs	r0, #1
 80036ee:	2c00      	cmp	r4, #0
 80036f0:	d1f8      	bne.n	80036e4 <__aeabi_dcmpun+0x30>
 80036f2:	e7ee      	b.n	80036d2 <__aeabi_dcmpun+0x1e>
 80036f4:	000007ff 	.word	0x000007ff

080036f8 <__aeabi_d2iz>:
 80036f8:	000b      	movs	r3, r1
 80036fa:	0002      	movs	r2, r0
 80036fc:	b570      	push	{r4, r5, r6, lr}
 80036fe:	4d16      	ldr	r5, [pc, #88]	@ (8003758 <__aeabi_d2iz+0x60>)
 8003700:	030c      	lsls	r4, r1, #12
 8003702:	b082      	sub	sp, #8
 8003704:	0049      	lsls	r1, r1, #1
 8003706:	2000      	movs	r0, #0
 8003708:	9200      	str	r2, [sp, #0]
 800370a:	9301      	str	r3, [sp, #4]
 800370c:	0b24      	lsrs	r4, r4, #12
 800370e:	0d49      	lsrs	r1, r1, #21
 8003710:	0fde      	lsrs	r6, r3, #31
 8003712:	42a9      	cmp	r1, r5
 8003714:	dd04      	ble.n	8003720 <__aeabi_d2iz+0x28>
 8003716:	4811      	ldr	r0, [pc, #68]	@ (800375c <__aeabi_d2iz+0x64>)
 8003718:	4281      	cmp	r1, r0
 800371a:	dd03      	ble.n	8003724 <__aeabi_d2iz+0x2c>
 800371c:	4b10      	ldr	r3, [pc, #64]	@ (8003760 <__aeabi_d2iz+0x68>)
 800371e:	18f0      	adds	r0, r6, r3
 8003720:	b002      	add	sp, #8
 8003722:	bd70      	pop	{r4, r5, r6, pc}
 8003724:	2080      	movs	r0, #128	@ 0x80
 8003726:	0340      	lsls	r0, r0, #13
 8003728:	4320      	orrs	r0, r4
 800372a:	4c0e      	ldr	r4, [pc, #56]	@ (8003764 <__aeabi_d2iz+0x6c>)
 800372c:	1a64      	subs	r4, r4, r1
 800372e:	2c1f      	cmp	r4, #31
 8003730:	dd08      	ble.n	8003744 <__aeabi_d2iz+0x4c>
 8003732:	4b0d      	ldr	r3, [pc, #52]	@ (8003768 <__aeabi_d2iz+0x70>)
 8003734:	1a5b      	subs	r3, r3, r1
 8003736:	40d8      	lsrs	r0, r3
 8003738:	0003      	movs	r3, r0
 800373a:	4258      	negs	r0, r3
 800373c:	2e00      	cmp	r6, #0
 800373e:	d1ef      	bne.n	8003720 <__aeabi_d2iz+0x28>
 8003740:	0018      	movs	r0, r3
 8003742:	e7ed      	b.n	8003720 <__aeabi_d2iz+0x28>
 8003744:	4b09      	ldr	r3, [pc, #36]	@ (800376c <__aeabi_d2iz+0x74>)
 8003746:	9a00      	ldr	r2, [sp, #0]
 8003748:	469c      	mov	ip, r3
 800374a:	0003      	movs	r3, r0
 800374c:	4461      	add	r1, ip
 800374e:	408b      	lsls	r3, r1
 8003750:	40e2      	lsrs	r2, r4
 8003752:	4313      	orrs	r3, r2
 8003754:	e7f1      	b.n	800373a <__aeabi_d2iz+0x42>
 8003756:	46c0      	nop			@ (mov r8, r8)
 8003758:	000003fe 	.word	0x000003fe
 800375c:	0000041d 	.word	0x0000041d
 8003760:	7fffffff 	.word	0x7fffffff
 8003764:	00000433 	.word	0x00000433
 8003768:	00000413 	.word	0x00000413
 800376c:	fffffbed 	.word	0xfffffbed

08003770 <__aeabi_i2d>:
 8003770:	b570      	push	{r4, r5, r6, lr}
 8003772:	2800      	cmp	r0, #0
 8003774:	d016      	beq.n	80037a4 <__aeabi_i2d+0x34>
 8003776:	17c3      	asrs	r3, r0, #31
 8003778:	18c5      	adds	r5, r0, r3
 800377a:	405d      	eors	r5, r3
 800377c:	0fc4      	lsrs	r4, r0, #31
 800377e:	0028      	movs	r0, r5
 8003780:	f000 f912 	bl	80039a8 <__clzsi2>
 8003784:	4b10      	ldr	r3, [pc, #64]	@ (80037c8 <__aeabi_i2d+0x58>)
 8003786:	1a1b      	subs	r3, r3, r0
 8003788:	055b      	lsls	r3, r3, #21
 800378a:	0d5b      	lsrs	r3, r3, #21
 800378c:	280a      	cmp	r0, #10
 800378e:	dc14      	bgt.n	80037ba <__aeabi_i2d+0x4a>
 8003790:	0002      	movs	r2, r0
 8003792:	002e      	movs	r6, r5
 8003794:	3215      	adds	r2, #21
 8003796:	4096      	lsls	r6, r2
 8003798:	220b      	movs	r2, #11
 800379a:	1a12      	subs	r2, r2, r0
 800379c:	40d5      	lsrs	r5, r2
 800379e:	032d      	lsls	r5, r5, #12
 80037a0:	0b2d      	lsrs	r5, r5, #12
 80037a2:	e003      	b.n	80037ac <__aeabi_i2d+0x3c>
 80037a4:	2400      	movs	r4, #0
 80037a6:	2300      	movs	r3, #0
 80037a8:	2500      	movs	r5, #0
 80037aa:	2600      	movs	r6, #0
 80037ac:	051b      	lsls	r3, r3, #20
 80037ae:	432b      	orrs	r3, r5
 80037b0:	07e4      	lsls	r4, r4, #31
 80037b2:	4323      	orrs	r3, r4
 80037b4:	0030      	movs	r0, r6
 80037b6:	0019      	movs	r1, r3
 80037b8:	bd70      	pop	{r4, r5, r6, pc}
 80037ba:	380b      	subs	r0, #11
 80037bc:	4085      	lsls	r5, r0
 80037be:	032d      	lsls	r5, r5, #12
 80037c0:	2600      	movs	r6, #0
 80037c2:	0b2d      	lsrs	r5, r5, #12
 80037c4:	e7f2      	b.n	80037ac <__aeabi_i2d+0x3c>
 80037c6:	46c0      	nop			@ (mov r8, r8)
 80037c8:	0000041e 	.word	0x0000041e

080037cc <__aeabi_ui2d>:
 80037cc:	b510      	push	{r4, lr}
 80037ce:	1e04      	subs	r4, r0, #0
 80037d0:	d010      	beq.n	80037f4 <__aeabi_ui2d+0x28>
 80037d2:	f000 f8e9 	bl	80039a8 <__clzsi2>
 80037d6:	4b0e      	ldr	r3, [pc, #56]	@ (8003810 <__aeabi_ui2d+0x44>)
 80037d8:	1a1b      	subs	r3, r3, r0
 80037da:	055b      	lsls	r3, r3, #21
 80037dc:	0d5b      	lsrs	r3, r3, #21
 80037de:	280a      	cmp	r0, #10
 80037e0:	dc0f      	bgt.n	8003802 <__aeabi_ui2d+0x36>
 80037e2:	220b      	movs	r2, #11
 80037e4:	0021      	movs	r1, r4
 80037e6:	1a12      	subs	r2, r2, r0
 80037e8:	40d1      	lsrs	r1, r2
 80037ea:	3015      	adds	r0, #21
 80037ec:	030a      	lsls	r2, r1, #12
 80037ee:	4084      	lsls	r4, r0
 80037f0:	0b12      	lsrs	r2, r2, #12
 80037f2:	e001      	b.n	80037f8 <__aeabi_ui2d+0x2c>
 80037f4:	2300      	movs	r3, #0
 80037f6:	2200      	movs	r2, #0
 80037f8:	051b      	lsls	r3, r3, #20
 80037fa:	4313      	orrs	r3, r2
 80037fc:	0020      	movs	r0, r4
 80037fe:	0019      	movs	r1, r3
 8003800:	bd10      	pop	{r4, pc}
 8003802:	0022      	movs	r2, r4
 8003804:	380b      	subs	r0, #11
 8003806:	4082      	lsls	r2, r0
 8003808:	0312      	lsls	r2, r2, #12
 800380a:	2400      	movs	r4, #0
 800380c:	0b12      	lsrs	r2, r2, #12
 800380e:	e7f3      	b.n	80037f8 <__aeabi_ui2d+0x2c>
 8003810:	0000041e 	.word	0x0000041e

08003814 <__aeabi_f2d>:
 8003814:	b570      	push	{r4, r5, r6, lr}
 8003816:	0242      	lsls	r2, r0, #9
 8003818:	0043      	lsls	r3, r0, #1
 800381a:	0fc4      	lsrs	r4, r0, #31
 800381c:	20fe      	movs	r0, #254	@ 0xfe
 800381e:	0e1b      	lsrs	r3, r3, #24
 8003820:	1c59      	adds	r1, r3, #1
 8003822:	0a55      	lsrs	r5, r2, #9
 8003824:	4208      	tst	r0, r1
 8003826:	d00c      	beq.n	8003842 <__aeabi_f2d+0x2e>
 8003828:	21e0      	movs	r1, #224	@ 0xe0
 800382a:	0089      	lsls	r1, r1, #2
 800382c:	468c      	mov	ip, r1
 800382e:	076d      	lsls	r5, r5, #29
 8003830:	0b12      	lsrs	r2, r2, #12
 8003832:	4463      	add	r3, ip
 8003834:	051b      	lsls	r3, r3, #20
 8003836:	4313      	orrs	r3, r2
 8003838:	07e4      	lsls	r4, r4, #31
 800383a:	4323      	orrs	r3, r4
 800383c:	0028      	movs	r0, r5
 800383e:	0019      	movs	r1, r3
 8003840:	bd70      	pop	{r4, r5, r6, pc}
 8003842:	2b00      	cmp	r3, #0
 8003844:	d114      	bne.n	8003870 <__aeabi_f2d+0x5c>
 8003846:	2d00      	cmp	r5, #0
 8003848:	d01b      	beq.n	8003882 <__aeabi_f2d+0x6e>
 800384a:	0028      	movs	r0, r5
 800384c:	f000 f8ac 	bl	80039a8 <__clzsi2>
 8003850:	280a      	cmp	r0, #10
 8003852:	dc1c      	bgt.n	800388e <__aeabi_f2d+0x7a>
 8003854:	230b      	movs	r3, #11
 8003856:	002a      	movs	r2, r5
 8003858:	1a1b      	subs	r3, r3, r0
 800385a:	40da      	lsrs	r2, r3
 800385c:	0003      	movs	r3, r0
 800385e:	3315      	adds	r3, #21
 8003860:	409d      	lsls	r5, r3
 8003862:	4b0e      	ldr	r3, [pc, #56]	@ (800389c <__aeabi_f2d+0x88>)
 8003864:	0312      	lsls	r2, r2, #12
 8003866:	1a1b      	subs	r3, r3, r0
 8003868:	055b      	lsls	r3, r3, #21
 800386a:	0b12      	lsrs	r2, r2, #12
 800386c:	0d5b      	lsrs	r3, r3, #21
 800386e:	e7e1      	b.n	8003834 <__aeabi_f2d+0x20>
 8003870:	2d00      	cmp	r5, #0
 8003872:	d009      	beq.n	8003888 <__aeabi_f2d+0x74>
 8003874:	0b13      	lsrs	r3, r2, #12
 8003876:	2280      	movs	r2, #128	@ 0x80
 8003878:	0312      	lsls	r2, r2, #12
 800387a:	431a      	orrs	r2, r3
 800387c:	076d      	lsls	r5, r5, #29
 800387e:	4b08      	ldr	r3, [pc, #32]	@ (80038a0 <__aeabi_f2d+0x8c>)
 8003880:	e7d8      	b.n	8003834 <__aeabi_f2d+0x20>
 8003882:	2300      	movs	r3, #0
 8003884:	2200      	movs	r2, #0
 8003886:	e7d5      	b.n	8003834 <__aeabi_f2d+0x20>
 8003888:	2200      	movs	r2, #0
 800388a:	4b05      	ldr	r3, [pc, #20]	@ (80038a0 <__aeabi_f2d+0x8c>)
 800388c:	e7d2      	b.n	8003834 <__aeabi_f2d+0x20>
 800388e:	0003      	movs	r3, r0
 8003890:	002a      	movs	r2, r5
 8003892:	3b0b      	subs	r3, #11
 8003894:	409a      	lsls	r2, r3
 8003896:	2500      	movs	r5, #0
 8003898:	e7e3      	b.n	8003862 <__aeabi_f2d+0x4e>
 800389a:	46c0      	nop			@ (mov r8, r8)
 800389c:	00000389 	.word	0x00000389
 80038a0:	000007ff 	.word	0x000007ff

080038a4 <__aeabi_d2f>:
 80038a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038a6:	004b      	lsls	r3, r1, #1
 80038a8:	030f      	lsls	r7, r1, #12
 80038aa:	0d5b      	lsrs	r3, r3, #21
 80038ac:	4c3a      	ldr	r4, [pc, #232]	@ (8003998 <__aeabi_d2f+0xf4>)
 80038ae:	0f45      	lsrs	r5, r0, #29
 80038b0:	b083      	sub	sp, #12
 80038b2:	0a7f      	lsrs	r7, r7, #9
 80038b4:	1c5e      	adds	r6, r3, #1
 80038b6:	432f      	orrs	r7, r5
 80038b8:	9000      	str	r0, [sp, #0]
 80038ba:	9101      	str	r1, [sp, #4]
 80038bc:	0fca      	lsrs	r2, r1, #31
 80038be:	00c5      	lsls	r5, r0, #3
 80038c0:	4226      	tst	r6, r4
 80038c2:	d00b      	beq.n	80038dc <__aeabi_d2f+0x38>
 80038c4:	4935      	ldr	r1, [pc, #212]	@ (800399c <__aeabi_d2f+0xf8>)
 80038c6:	185c      	adds	r4, r3, r1
 80038c8:	2cfe      	cmp	r4, #254	@ 0xfe
 80038ca:	dd13      	ble.n	80038f4 <__aeabi_d2f+0x50>
 80038cc:	20ff      	movs	r0, #255	@ 0xff
 80038ce:	2300      	movs	r3, #0
 80038d0:	05c0      	lsls	r0, r0, #23
 80038d2:	4318      	orrs	r0, r3
 80038d4:	07d2      	lsls	r2, r2, #31
 80038d6:	4310      	orrs	r0, r2
 80038d8:	b003      	add	sp, #12
 80038da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038dc:	433d      	orrs	r5, r7
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d101      	bne.n	80038e6 <__aeabi_d2f+0x42>
 80038e2:	2000      	movs	r0, #0
 80038e4:	e7f4      	b.n	80038d0 <__aeabi_d2f+0x2c>
 80038e6:	2d00      	cmp	r5, #0
 80038e8:	d0f0      	beq.n	80038cc <__aeabi_d2f+0x28>
 80038ea:	2380      	movs	r3, #128	@ 0x80
 80038ec:	03db      	lsls	r3, r3, #15
 80038ee:	20ff      	movs	r0, #255	@ 0xff
 80038f0:	433b      	orrs	r3, r7
 80038f2:	e7ed      	b.n	80038d0 <__aeabi_d2f+0x2c>
 80038f4:	2c00      	cmp	r4, #0
 80038f6:	dd0c      	ble.n	8003912 <__aeabi_d2f+0x6e>
 80038f8:	9b00      	ldr	r3, [sp, #0]
 80038fa:	00ff      	lsls	r7, r7, #3
 80038fc:	019b      	lsls	r3, r3, #6
 80038fe:	1e58      	subs	r0, r3, #1
 8003900:	4183      	sbcs	r3, r0
 8003902:	0f69      	lsrs	r1, r5, #29
 8003904:	433b      	orrs	r3, r7
 8003906:	430b      	orrs	r3, r1
 8003908:	0759      	lsls	r1, r3, #29
 800390a:	d127      	bne.n	800395c <__aeabi_d2f+0xb8>
 800390c:	08db      	lsrs	r3, r3, #3
 800390e:	b2e0      	uxtb	r0, r4
 8003910:	e7de      	b.n	80038d0 <__aeabi_d2f+0x2c>
 8003912:	0021      	movs	r1, r4
 8003914:	3117      	adds	r1, #23
 8003916:	db31      	blt.n	800397c <__aeabi_d2f+0xd8>
 8003918:	2180      	movs	r1, #128	@ 0x80
 800391a:	201e      	movs	r0, #30
 800391c:	0409      	lsls	r1, r1, #16
 800391e:	4339      	orrs	r1, r7
 8003920:	1b00      	subs	r0, r0, r4
 8003922:	281f      	cmp	r0, #31
 8003924:	dd2d      	ble.n	8003982 <__aeabi_d2f+0xde>
 8003926:	2602      	movs	r6, #2
 8003928:	4276      	negs	r6, r6
 800392a:	1b34      	subs	r4, r6, r4
 800392c:	000e      	movs	r6, r1
 800392e:	40e6      	lsrs	r6, r4
 8003930:	0034      	movs	r4, r6
 8003932:	2820      	cmp	r0, #32
 8003934:	d004      	beq.n	8003940 <__aeabi_d2f+0x9c>
 8003936:	481a      	ldr	r0, [pc, #104]	@ (80039a0 <__aeabi_d2f+0xfc>)
 8003938:	4684      	mov	ip, r0
 800393a:	4463      	add	r3, ip
 800393c:	4099      	lsls	r1, r3
 800393e:	430d      	orrs	r5, r1
 8003940:	002b      	movs	r3, r5
 8003942:	1e59      	subs	r1, r3, #1
 8003944:	418b      	sbcs	r3, r1
 8003946:	4323      	orrs	r3, r4
 8003948:	0759      	lsls	r1, r3, #29
 800394a:	d003      	beq.n	8003954 <__aeabi_d2f+0xb0>
 800394c:	210f      	movs	r1, #15
 800394e:	4019      	ands	r1, r3
 8003950:	2904      	cmp	r1, #4
 8003952:	d10b      	bne.n	800396c <__aeabi_d2f+0xc8>
 8003954:	019b      	lsls	r3, r3, #6
 8003956:	2000      	movs	r0, #0
 8003958:	0a5b      	lsrs	r3, r3, #9
 800395a:	e7b9      	b.n	80038d0 <__aeabi_d2f+0x2c>
 800395c:	210f      	movs	r1, #15
 800395e:	4019      	ands	r1, r3
 8003960:	2904      	cmp	r1, #4
 8003962:	d104      	bne.n	800396e <__aeabi_d2f+0xca>
 8003964:	019b      	lsls	r3, r3, #6
 8003966:	0a5b      	lsrs	r3, r3, #9
 8003968:	b2e0      	uxtb	r0, r4
 800396a:	e7b1      	b.n	80038d0 <__aeabi_d2f+0x2c>
 800396c:	2400      	movs	r4, #0
 800396e:	3304      	adds	r3, #4
 8003970:	0159      	lsls	r1, r3, #5
 8003972:	d5f7      	bpl.n	8003964 <__aeabi_d2f+0xc0>
 8003974:	3401      	adds	r4, #1
 8003976:	2300      	movs	r3, #0
 8003978:	b2e0      	uxtb	r0, r4
 800397a:	e7a9      	b.n	80038d0 <__aeabi_d2f+0x2c>
 800397c:	2000      	movs	r0, #0
 800397e:	2300      	movs	r3, #0
 8003980:	e7a6      	b.n	80038d0 <__aeabi_d2f+0x2c>
 8003982:	4c08      	ldr	r4, [pc, #32]	@ (80039a4 <__aeabi_d2f+0x100>)
 8003984:	191c      	adds	r4, r3, r4
 8003986:	002b      	movs	r3, r5
 8003988:	40a5      	lsls	r5, r4
 800398a:	40c3      	lsrs	r3, r0
 800398c:	40a1      	lsls	r1, r4
 800398e:	1e68      	subs	r0, r5, #1
 8003990:	4185      	sbcs	r5, r0
 8003992:	4329      	orrs	r1, r5
 8003994:	430b      	orrs	r3, r1
 8003996:	e7d7      	b.n	8003948 <__aeabi_d2f+0xa4>
 8003998:	000007fe 	.word	0x000007fe
 800399c:	fffffc80 	.word	0xfffffc80
 80039a0:	fffffca2 	.word	0xfffffca2
 80039a4:	fffffc82 	.word	0xfffffc82

080039a8 <__clzsi2>:
 80039a8:	211c      	movs	r1, #28
 80039aa:	2301      	movs	r3, #1
 80039ac:	041b      	lsls	r3, r3, #16
 80039ae:	4298      	cmp	r0, r3
 80039b0:	d301      	bcc.n	80039b6 <__clzsi2+0xe>
 80039b2:	0c00      	lsrs	r0, r0, #16
 80039b4:	3910      	subs	r1, #16
 80039b6:	0a1b      	lsrs	r3, r3, #8
 80039b8:	4298      	cmp	r0, r3
 80039ba:	d301      	bcc.n	80039c0 <__clzsi2+0x18>
 80039bc:	0a00      	lsrs	r0, r0, #8
 80039be:	3908      	subs	r1, #8
 80039c0:	091b      	lsrs	r3, r3, #4
 80039c2:	4298      	cmp	r0, r3
 80039c4:	d301      	bcc.n	80039ca <__clzsi2+0x22>
 80039c6:	0900      	lsrs	r0, r0, #4
 80039c8:	3904      	subs	r1, #4
 80039ca:	a202      	add	r2, pc, #8	@ (adr r2, 80039d4 <__clzsi2+0x2c>)
 80039cc:	5c10      	ldrb	r0, [r2, r0]
 80039ce:	1840      	adds	r0, r0, r1
 80039d0:	4770      	bx	lr
 80039d2:	46c0      	nop			@ (mov r8, r8)
 80039d4:	02020304 	.word	0x02020304
 80039d8:	01010101 	.word	0x01010101
	...

080039e4 <__clzdi2>:
 80039e4:	b510      	push	{r4, lr}
 80039e6:	2900      	cmp	r1, #0
 80039e8:	d103      	bne.n	80039f2 <__clzdi2+0xe>
 80039ea:	f7ff ffdd 	bl	80039a8 <__clzsi2>
 80039ee:	3020      	adds	r0, #32
 80039f0:	e002      	b.n	80039f8 <__clzdi2+0x14>
 80039f2:	0008      	movs	r0, r1
 80039f4:	f7ff ffd8 	bl	80039a8 <__clzsi2>
 80039f8:	bd10      	pop	{r4, pc}
 80039fa:	46c0      	nop			@ (mov r8, r8)

080039fc <drawPixel>:
extern uint8_t _rowstart;       ///< Some displays need this changed to offset
extern uint8_t _xstart;
extern uint8_t _ystart;

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 80039fc:	b590      	push	{r4, r7, lr}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	0004      	movs	r4, r0
 8003a04:	0008      	movs	r0, r1
 8003a06:	0011      	movs	r1, r2
 8003a08:	1dbb      	adds	r3, r7, #6
 8003a0a:	1c22      	adds	r2, r4, #0
 8003a0c:	801a      	strh	r2, [r3, #0]
 8003a0e:	1d3b      	adds	r3, r7, #4
 8003a10:	1c02      	adds	r2, r0, #0
 8003a12:	801a      	strh	r2, [r3, #0]
 8003a14:	1cbb      	adds	r3, r7, #2
 8003a16:	1c0a      	adds	r2, r1, #0
 8003a18:	801a      	strh	r2, [r3, #0]
	ST7735_DrawPixel(y,x, color);
 8003a1a:	1d3b      	adds	r3, r7, #4
 8003a1c:	8818      	ldrh	r0, [r3, #0]
 8003a1e:	1dbb      	adds	r3, r7, #6
 8003a20:	8819      	ldrh	r1, [r3, #0]
 8003a22:	1cbb      	adds	r3, r7, #2
 8003a24:	881b      	ldrh	r3, [r3, #0]
 8003a26:	001a      	movs	r2, r3
 8003a28:	f000 fee8 	bl	80047fc <ST7735_DrawPixel>
}
 8003a2c:	46c0      	nop			@ (mov r8, r8)
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	b003      	add	sp, #12
 8003a32:	bd90      	pop	{r4, r7, pc}

08003a34 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8003a34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a36:	46c6      	mov	lr, r8
 8003a38:	b500      	push	{lr}
 8003a3a:	b090      	sub	sp, #64	@ 0x40
 8003a3c:	af04      	add	r7, sp, #16
 8003a3e:	468c      	mov	ip, r1
 8003a40:	0016      	movs	r6, r2
 8003a42:	0019      	movs	r1, r3
 8003a44:	221e      	movs	r2, #30
 8003a46:	18ba      	adds	r2, r7, r2
 8003a48:	1c03      	adds	r3, r0, #0
 8003a4a:	8013      	strh	r3, [r2, #0]
 8003a4c:	231c      	movs	r3, #28
 8003a4e:	18fb      	adds	r3, r7, r3
 8003a50:	4662      	mov	r2, ip
 8003a52:	801a      	strh	r2, [r3, #0]
 8003a54:	201a      	movs	r0, #26
 8003a56:	183b      	adds	r3, r7, r0
 8003a58:	1c32      	adds	r2, r6, #0
 8003a5a:	801a      	strh	r2, [r3, #0]
 8003a5c:	2018      	movs	r0, #24
 8003a5e:	183b      	adds	r3, r7, r0
 8003a60:	1c0a      	adds	r2, r1, #0
 8003a62:	801a      	strh	r2, [r3, #0]
 8003a64:	466b      	mov	r3, sp
 8003a66:	4698      	mov	r8, r3
	uint16_t pallette[] = {color};
 8003a68:	230c      	movs	r3, #12
 8003a6a:	0001      	movs	r1, r0
 8003a6c:	185e      	adds	r6, r3, r1
 8003a6e:	19f2      	adds	r2, r6, r7
 8003a70:	2030      	movs	r0, #48	@ 0x30
 8003a72:	1846      	adds	r6, r0, r1
 8003a74:	19f3      	adds	r3, r6, r7
 8003a76:	881b      	ldrh	r3, [r3, #0]
 8003a78:	8013      	strh	r3, [r2, #0]
	    uint16_t pixels[w*h][2];
 8003a7a:	201a      	movs	r0, #26
 8003a7c:	183b      	adds	r3, r7, r0
 8003a7e:	2200      	movs	r2, #0
 8003a80:	5e9b      	ldrsh	r3, [r3, r2]
 8003a82:	187a      	adds	r2, r7, r1
 8003a84:	2000      	movs	r0, #0
 8003a86:	5e12      	ldrsh	r2, [r2, r0]
 8003a88:	4353      	muls	r3, r2
 8003a8a:	1e5a      	subs	r2, r3, #1
 8003a8c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a8e:	001a      	movs	r2, r3
 8003a90:	60ba      	str	r2, [r7, #8]
 8003a92:	2200      	movs	r2, #0
 8003a94:	60fa      	str	r2, [r7, #12]
 8003a96:	68b8      	ldr	r0, [r7, #8]
 8003a98:	68f9      	ldr	r1, [r7, #12]
 8003a9a:	0002      	movs	r2, r0
 8003a9c:	0ed2      	lsrs	r2, r2, #27
 8003a9e:	000e      	movs	r6, r1
 8003aa0:	0176      	lsls	r6, r6, #5
 8003aa2:	617e      	str	r6, [r7, #20]
 8003aa4:	697e      	ldr	r6, [r7, #20]
 8003aa6:	4316      	orrs	r6, r2
 8003aa8:	617e      	str	r6, [r7, #20]
 8003aaa:	0002      	movs	r2, r0
 8003aac:	0152      	lsls	r2, r2, #5
 8003aae:	613a      	str	r2, [r7, #16]
 8003ab0:	001a      	movs	r2, r3
 8003ab2:	603a      	str	r2, [r7, #0]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	607a      	str	r2, [r7, #4]
 8003ab8:	6838      	ldr	r0, [r7, #0]
 8003aba:	6879      	ldr	r1, [r7, #4]
 8003abc:	0002      	movs	r2, r0
 8003abe:	0ed2      	lsrs	r2, r2, #27
 8003ac0:	000e      	movs	r6, r1
 8003ac2:	0175      	lsls	r5, r6, #5
 8003ac4:	4315      	orrs	r5, r2
 8003ac6:	0002      	movs	r2, r0
 8003ac8:	0154      	lsls	r4, r2, #5
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	3307      	adds	r3, #7
 8003ace:	08db      	lsrs	r3, r3, #3
 8003ad0:	00db      	lsls	r3, r3, #3
 8003ad2:	466a      	mov	r2, sp
 8003ad4:	1ad2      	subs	r2, r2, r3
 8003ad6:	4695      	mov	sp, r2
 8003ad8:	ab04      	add	r3, sp, #16
 8003ada:	3301      	adds	r3, #1
 8003adc:	085b      	lsrs	r3, r3, #1
 8003ade:	005b      	lsls	r3, r3, #1
 8003ae0:	62bb      	str	r3, [r7, #40]	@ 0x28

	    pixels[0][0] = 0;
 8003ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	801a      	strh	r2, [r3, #0]
	    pixels[0][1] = w*h;
 8003ae8:	201a      	movs	r0, #26
 8003aea:	183b      	adds	r3, r7, r0
 8003aec:	881b      	ldrh	r3, [r3, #0]
 8003aee:	2118      	movs	r1, #24
 8003af0:	187a      	adds	r2, r7, r1
 8003af2:	8812      	ldrh	r2, [r2, #0]
 8003af4:	4353      	muls	r3, r2
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003afa:	805a      	strh	r2, [r3, #2]
	    drawImage(pixels, pallette, x, y, w, h, 1);
 8003afc:	221e      	movs	r2, #30
 8003afe:	18bb      	adds	r3, r7, r2
 8003b00:	881c      	ldrh	r4, [r3, #0]
 8003b02:	231c      	movs	r3, #28
 8003b04:	18fb      	adds	r3, r7, r3
 8003b06:	881d      	ldrh	r5, [r3, #0]
 8003b08:	183b      	adds	r3, r7, r0
 8003b0a:	881b      	ldrh	r3, [r3, #0]
 8003b0c:	0008      	movs	r0, r1
 8003b0e:	187a      	adds	r2, r7, r1
 8003b10:	8812      	ldrh	r2, [r2, #0]
 8003b12:	210c      	movs	r1, #12
 8003b14:	1809      	adds	r1, r1, r0
 8003b16:	19c9      	adds	r1, r1, r7
 8003b18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b1a:	2601      	movs	r6, #1
 8003b1c:	46b4      	mov	ip, r6
 8003b1e:	4666      	mov	r6, ip
 8003b20:	9602      	str	r6, [sp, #8]
 8003b22:	9201      	str	r2, [sp, #4]
 8003b24:	9300      	str	r3, [sp, #0]
 8003b26:	002b      	movs	r3, r5
 8003b28:	0022      	movs	r2, r4
 8003b2a:	f000 fbc5 	bl	80042b8 <drawImage>
 8003b2e:	46c5      	mov	sp, r8

	//ST7735_FillRectangle(x, y, w, h, color);
}
 8003b30:	46c0      	nop			@ (mov r8, r8)
 8003b32:	46bd      	mov	sp, r7
 8003b34:	b00c      	add	sp, #48	@ 0x30
 8003b36:	bc80      	pop	{r7}
 8003b38:	46b8      	mov	r8, r7
 8003b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003b3c <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8003b3c:	b590      	push	{r4, r7, lr}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	0004      	movs	r4, r0
 8003b44:	0008      	movs	r0, r1
 8003b46:	0011      	movs	r1, r2
 8003b48:	1dbb      	adds	r3, r7, #6
 8003b4a:	1c22      	adds	r2, r4, #0
 8003b4c:	801a      	strh	r2, [r3, #0]
 8003b4e:	1d3b      	adds	r3, r7, #4
 8003b50:	1c02      	adds	r2, r0, #0
 8003b52:	801a      	strh	r2, [r3, #0]
 8003b54:	1cbb      	adds	r3, r7, #2
 8003b56:	1c0a      	adds	r2, r1, #0
 8003b58:	801a      	strh	r2, [r3, #0]
    drawPixel(x, y, color);
 8003b5a:	1cbb      	adds	r3, r7, #2
 8003b5c:	881a      	ldrh	r2, [r3, #0]
 8003b5e:	1d3b      	adds	r3, r7, #4
 8003b60:	2100      	movs	r1, #0
 8003b62:	5e59      	ldrsh	r1, [r3, r1]
 8003b64:	1dbb      	adds	r3, r7, #6
 8003b66:	2000      	movs	r0, #0
 8003b68:	5e1b      	ldrsh	r3, [r3, r0]
 8003b6a:	0018      	movs	r0, r3
 8003b6c:	f7ff ff46 	bl	80039fc <drawPixel>
}
 8003b70:	46c0      	nop			@ (mov r8, r8)
 8003b72:	46bd      	mov	sp, r7
 8003b74:	b003      	add	sp, #12
 8003b76:	bd90      	pop	{r4, r7, pc}

08003b78 <writeLine>:

void writeLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8003b78:	b5b0      	push	{r4, r5, r7, lr}
 8003b7a:	b088      	sub	sp, #32
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	0005      	movs	r5, r0
 8003b80:	000c      	movs	r4, r1
 8003b82:	0010      	movs	r0, r2
 8003b84:	0019      	movs	r1, r3
 8003b86:	1dbb      	adds	r3, r7, #6
 8003b88:	1c2a      	adds	r2, r5, #0
 8003b8a:	801a      	strh	r2, [r3, #0]
 8003b8c:	1d3b      	adds	r3, r7, #4
 8003b8e:	1c22      	adds	r2, r4, #0
 8003b90:	801a      	strh	r2, [r3, #0]
 8003b92:	1cbb      	adds	r3, r7, #2
 8003b94:	1c02      	adds	r2, r0, #0
 8003b96:	801a      	strh	r2, [r3, #0]
 8003b98:	003b      	movs	r3, r7
 8003b9a:	1c0a      	adds	r2, r1, #0
 8003b9c:	801a      	strh	r2, [r3, #0]
    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8003b9e:	003b      	movs	r3, r7
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	5e9a      	ldrsh	r2, [r3, r2]
 8003ba4:	1d3b      	adds	r3, r7, #4
 8003ba6:	2100      	movs	r1, #0
 8003ba8:	5e5b      	ldrsh	r3, [r3, r1]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	17d9      	asrs	r1, r3, #31
 8003bae:	185a      	adds	r2, r3, r1
 8003bb0:	404a      	eors	r2, r1
 8003bb2:	1cbb      	adds	r3, r7, #2
 8003bb4:	2100      	movs	r1, #0
 8003bb6:	5e59      	ldrsh	r1, [r3, r1]
 8003bb8:	1dbb      	adds	r3, r7, #6
 8003bba:	2000      	movs	r0, #0
 8003bbc:	5e1b      	ldrsh	r3, [r3, r0]
 8003bbe:	1acb      	subs	r3, r1, r3
 8003bc0:	17d9      	asrs	r1, r3, #31
 8003bc2:	185b      	adds	r3, r3, r1
 8003bc4:	404b      	eors	r3, r1
 8003bc6:	2101      	movs	r1, #1
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	dc01      	bgt.n	8003bd0 <writeLine+0x58>
 8003bcc:	2300      	movs	r3, #0
 8003bce:	1c19      	adds	r1, r3, #0
 8003bd0:	b2ca      	uxtb	r2, r1
 8003bd2:	211a      	movs	r1, #26
 8003bd4:	187b      	adds	r3, r7, r1
 8003bd6:	801a      	strh	r2, [r3, #0]
    if (steep) {
 8003bd8:	187b      	adds	r3, r7, r1
 8003bda:	2200      	movs	r2, #0
 8003bdc:	5e9b      	ldrsh	r3, [r3, r2]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d019      	beq.n	8003c16 <writeLine+0x9e>
        _swap_int16_t(x0, y0);
 8003be2:	2118      	movs	r1, #24
 8003be4:	187b      	adds	r3, r7, r1
 8003be6:	1dba      	adds	r2, r7, #6
 8003be8:	8812      	ldrh	r2, [r2, #0]
 8003bea:	801a      	strh	r2, [r3, #0]
 8003bec:	1dbb      	adds	r3, r7, #6
 8003bee:	1d3a      	adds	r2, r7, #4
 8003bf0:	8812      	ldrh	r2, [r2, #0]
 8003bf2:	801a      	strh	r2, [r3, #0]
 8003bf4:	1d3b      	adds	r3, r7, #4
 8003bf6:	187a      	adds	r2, r7, r1
 8003bf8:	8812      	ldrh	r2, [r2, #0]
 8003bfa:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(x1, y1);
 8003bfc:	2116      	movs	r1, #22
 8003bfe:	187b      	adds	r3, r7, r1
 8003c00:	1cba      	adds	r2, r7, #2
 8003c02:	8812      	ldrh	r2, [r2, #0]
 8003c04:	801a      	strh	r2, [r3, #0]
 8003c06:	1cbb      	adds	r3, r7, #2
 8003c08:	003a      	movs	r2, r7
 8003c0a:	8812      	ldrh	r2, [r2, #0]
 8003c0c:	801a      	strh	r2, [r3, #0]
 8003c0e:	003b      	movs	r3, r7
 8003c10:	187a      	adds	r2, r7, r1
 8003c12:	8812      	ldrh	r2, [r2, #0]
 8003c14:	801a      	strh	r2, [r3, #0]
    }

    if (x0 > x1) {
 8003c16:	1dba      	adds	r2, r7, #6
 8003c18:	1cbb      	adds	r3, r7, #2
 8003c1a:	2100      	movs	r1, #0
 8003c1c:	5e52      	ldrsh	r2, [r2, r1]
 8003c1e:	2100      	movs	r1, #0
 8003c20:	5e5b      	ldrsh	r3, [r3, r1]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	dd19      	ble.n	8003c5a <writeLine+0xe2>
        _swap_int16_t(x0, x1);
 8003c26:	2114      	movs	r1, #20
 8003c28:	187b      	adds	r3, r7, r1
 8003c2a:	1dba      	adds	r2, r7, #6
 8003c2c:	8812      	ldrh	r2, [r2, #0]
 8003c2e:	801a      	strh	r2, [r3, #0]
 8003c30:	1dbb      	adds	r3, r7, #6
 8003c32:	1cba      	adds	r2, r7, #2
 8003c34:	8812      	ldrh	r2, [r2, #0]
 8003c36:	801a      	strh	r2, [r3, #0]
 8003c38:	1cbb      	adds	r3, r7, #2
 8003c3a:	187a      	adds	r2, r7, r1
 8003c3c:	8812      	ldrh	r2, [r2, #0]
 8003c3e:	801a      	strh	r2, [r3, #0]
        _swap_int16_t(y0, y1);
 8003c40:	2112      	movs	r1, #18
 8003c42:	187b      	adds	r3, r7, r1
 8003c44:	1d3a      	adds	r2, r7, #4
 8003c46:	8812      	ldrh	r2, [r2, #0]
 8003c48:	801a      	strh	r2, [r3, #0]
 8003c4a:	1d3b      	adds	r3, r7, #4
 8003c4c:	003a      	movs	r2, r7
 8003c4e:	8812      	ldrh	r2, [r2, #0]
 8003c50:	801a      	strh	r2, [r3, #0]
 8003c52:	003b      	movs	r3, r7
 8003c54:	187a      	adds	r2, r7, r1
 8003c56:	8812      	ldrh	r2, [r2, #0]
 8003c58:	801a      	strh	r2, [r3, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
 8003c5a:	1cbb      	adds	r3, r7, #2
 8003c5c:	881a      	ldrh	r2, [r3, #0]
 8003c5e:	1dbb      	adds	r3, r7, #6
 8003c60:	881b      	ldrh	r3, [r3, #0]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	b29a      	uxth	r2, r3
 8003c66:	2010      	movs	r0, #16
 8003c68:	183b      	adds	r3, r7, r0
 8003c6a:	801a      	strh	r2, [r3, #0]
    dy = abs(y1 - y0);
 8003c6c:	003b      	movs	r3, r7
 8003c6e:	2200      	movs	r2, #0
 8003c70:	5e9a      	ldrsh	r2, [r3, r2]
 8003c72:	1d3b      	adds	r3, r7, #4
 8003c74:	2100      	movs	r1, #0
 8003c76:	5e5b      	ldrsh	r3, [r3, r1]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	17d9      	asrs	r1, r3, #31
 8003c7c:	185a      	adds	r2, r3, r1
 8003c7e:	404a      	eors	r2, r1
 8003c80:	230e      	movs	r3, #14
 8003c82:	18fb      	adds	r3, r7, r3
 8003c84:	801a      	strh	r2, [r3, #0]

    int16_t err = dx / 2;
 8003c86:	231e      	movs	r3, #30
 8003c88:	18fa      	adds	r2, r7, r3
 8003c8a:	183b      	adds	r3, r7, r0
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	5e5b      	ldrsh	r3, [r3, r1]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	da00      	bge.n	8003c96 <writeLine+0x11e>
 8003c94:	3301      	adds	r3, #1
 8003c96:	105b      	asrs	r3, r3, #1
 8003c98:	8013      	strh	r3, [r2, #0]
    int16_t ystep;

    if (y0 < y1) {
 8003c9a:	1d3a      	adds	r2, r7, #4
 8003c9c:	003b      	movs	r3, r7
 8003c9e:	2100      	movs	r1, #0
 8003ca0:	5e52      	ldrsh	r2, [r2, r1]
 8003ca2:	2100      	movs	r1, #0
 8003ca4:	5e5b      	ldrsh	r3, [r3, r1]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	da04      	bge.n	8003cb4 <writeLine+0x13c>
        ystep = 1;
 8003caa:	231c      	movs	r3, #28
 8003cac:	18fb      	adds	r3, r7, r3
 8003cae:	2201      	movs	r2, #1
 8003cb0:	801a      	strh	r2, [r3, #0]
 8003cb2:	e04d      	b.n	8003d50 <writeLine+0x1d8>
    } else {
        ystep = -1;
 8003cb4:	231c      	movs	r3, #28
 8003cb6:	18fb      	adds	r3, r7, r3
 8003cb8:	2201      	movs	r2, #1
 8003cba:	4252      	negs	r2, r2
 8003cbc:	801a      	strh	r2, [r3, #0]
    }

    for (; x0<=x1; x0++) {
 8003cbe:	e047      	b.n	8003d50 <writeLine+0x1d8>
        if (steep) {
 8003cc0:	231a      	movs	r3, #26
 8003cc2:	18fb      	adds	r3, r7, r3
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	5e9b      	ldrsh	r3, [r3, r2]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d00c      	beq.n	8003ce6 <writeLine+0x16e>
            writePixel(y0, x0, color);
 8003ccc:	2330      	movs	r3, #48	@ 0x30
 8003cce:	18fb      	adds	r3, r7, r3
 8003cd0:	881a      	ldrh	r2, [r3, #0]
 8003cd2:	1dbb      	adds	r3, r7, #6
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	5e59      	ldrsh	r1, [r3, r1]
 8003cd8:	1d3b      	adds	r3, r7, #4
 8003cda:	2000      	movs	r0, #0
 8003cdc:	5e1b      	ldrsh	r3, [r3, r0]
 8003cde:	0018      	movs	r0, r3
 8003ce0:	f7ff ff2c 	bl	8003b3c <writePixel>
 8003ce4:	e00b      	b.n	8003cfe <writeLine+0x186>
        } else {
            writePixel(x0, y0, color);
 8003ce6:	2330      	movs	r3, #48	@ 0x30
 8003ce8:	18fb      	adds	r3, r7, r3
 8003cea:	881a      	ldrh	r2, [r3, #0]
 8003cec:	1d3b      	adds	r3, r7, #4
 8003cee:	2100      	movs	r1, #0
 8003cf0:	5e59      	ldrsh	r1, [r3, r1]
 8003cf2:	1dbb      	adds	r3, r7, #6
 8003cf4:	2000      	movs	r0, #0
 8003cf6:	5e1b      	ldrsh	r3, [r3, r0]
 8003cf8:	0018      	movs	r0, r3
 8003cfa:	f7ff ff1f 	bl	8003b3c <writePixel>
        }
        err -= dy;
 8003cfe:	211e      	movs	r1, #30
 8003d00:	187b      	adds	r3, r7, r1
 8003d02:	881a      	ldrh	r2, [r3, #0]
 8003d04:	230e      	movs	r3, #14
 8003d06:	18fb      	adds	r3, r7, r3
 8003d08:	881b      	ldrh	r3, [r3, #0]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	b29a      	uxth	r2, r3
 8003d0e:	187b      	adds	r3, r7, r1
 8003d10:	801a      	strh	r2, [r3, #0]
        if (err < 0) {
 8003d12:	187b      	adds	r3, r7, r1
 8003d14:	2200      	movs	r2, #0
 8003d16:	5e9b      	ldrsh	r3, [r3, r2]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	da11      	bge.n	8003d40 <writeLine+0x1c8>
            y0 += ystep;
 8003d1c:	1d3b      	adds	r3, r7, #4
 8003d1e:	881a      	ldrh	r2, [r3, #0]
 8003d20:	231c      	movs	r3, #28
 8003d22:	18fb      	adds	r3, r7, r3
 8003d24:	881b      	ldrh	r3, [r3, #0]
 8003d26:	18d3      	adds	r3, r2, r3
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	1d3b      	adds	r3, r7, #4
 8003d2c:	801a      	strh	r2, [r3, #0]
            err += dx;
 8003d2e:	187b      	adds	r3, r7, r1
 8003d30:	881a      	ldrh	r2, [r3, #0]
 8003d32:	2310      	movs	r3, #16
 8003d34:	18fb      	adds	r3, r7, r3
 8003d36:	881b      	ldrh	r3, [r3, #0]
 8003d38:	18d3      	adds	r3, r2, r3
 8003d3a:	b29a      	uxth	r2, r3
 8003d3c:	187b      	adds	r3, r7, r1
 8003d3e:	801a      	strh	r2, [r3, #0]
    for (; x0<=x1; x0++) {
 8003d40:	1dbb      	adds	r3, r7, #6
 8003d42:	2200      	movs	r2, #0
 8003d44:	5e9b      	ldrsh	r3, [r3, r2]
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	3301      	adds	r3, #1
 8003d4a:	b29a      	uxth	r2, r3
 8003d4c:	1dbb      	adds	r3, r7, #6
 8003d4e:	801a      	strh	r2, [r3, #0]
 8003d50:	1dba      	adds	r2, r7, #6
 8003d52:	1cbb      	adds	r3, r7, #2
 8003d54:	2100      	movs	r1, #0
 8003d56:	5e52      	ldrsh	r2, [r2, r1]
 8003d58:	2100      	movs	r1, #0
 8003d5a:	5e5b      	ldrsh	r3, [r3, r1]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	ddaf      	ble.n	8003cc0 <writeLine+0x148>
        }
    }
}
 8003d60:	46c0      	nop			@ (mov r8, r8)
 8003d62:	46c0      	nop			@ (mov r8, r8)
 8003d64:	46bd      	mov	sp, r7
 8003d66:	b008      	add	sp, #32
 8003d68:	bdb0      	pop	{r4, r5, r7, pc}

08003d6a <drawFastVLine>:

void  drawFastVLine(int16_t x, int16_t y, int16_t h, uint16_t color)
{
 8003d6a:	b5b0      	push	{r4, r5, r7, lr}
 8003d6c:	b084      	sub	sp, #16
 8003d6e:	af02      	add	r7, sp, #8
 8003d70:	0005      	movs	r5, r0
 8003d72:	000c      	movs	r4, r1
 8003d74:	0010      	movs	r0, r2
 8003d76:	0019      	movs	r1, r3
 8003d78:	1dbb      	adds	r3, r7, #6
 8003d7a:	1c2a      	adds	r2, r5, #0
 8003d7c:	801a      	strh	r2, [r3, #0]
 8003d7e:	1d3b      	adds	r3, r7, #4
 8003d80:	1c22      	adds	r2, r4, #0
 8003d82:	801a      	strh	r2, [r3, #0]
 8003d84:	1cbb      	adds	r3, r7, #2
 8003d86:	1c02      	adds	r2, r0, #0
 8003d88:	801a      	strh	r2, [r3, #0]
 8003d8a:	003b      	movs	r3, r7
 8003d8c:	1c0a      	adds	r2, r1, #0
 8003d8e:	801a      	strh	r2, [r3, #0]
	writeLine(x, y, x, y + h - 1, color);
 8003d90:	1d3b      	adds	r3, r7, #4
 8003d92:	881a      	ldrh	r2, [r3, #0]
 8003d94:	1cbb      	adds	r3, r7, #2
 8003d96:	881b      	ldrh	r3, [r3, #0]
 8003d98:	18d3      	adds	r3, r2, r3
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	b21c      	sxth	r4, r3
 8003da2:	1dbb      	adds	r3, r7, #6
 8003da4:	2200      	movs	r2, #0
 8003da6:	5e9a      	ldrsh	r2, [r3, r2]
 8003da8:	1d3b      	adds	r3, r7, #4
 8003daa:	2100      	movs	r1, #0
 8003dac:	5e59      	ldrsh	r1, [r3, r1]
 8003dae:	1dbb      	adds	r3, r7, #6
 8003db0:	2000      	movs	r0, #0
 8003db2:	5e18      	ldrsh	r0, [r3, r0]
 8003db4:	003b      	movs	r3, r7
 8003db6:	881b      	ldrh	r3, [r3, #0]
 8003db8:	9300      	str	r3, [sp, #0]
 8003dba:	0023      	movs	r3, r4
 8003dbc:	f7ff fedc 	bl	8003b78 <writeLine>
}
 8003dc0:	46c0      	nop			@ (mov r8, r8)
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	b002      	add	sp, #8
 8003dc6:	bdb0      	pop	{r4, r5, r7, pc}

08003dc8 <drawFastHLine>:
void  drawFastHLine(int16_t x, int16_t y, int16_t w, uint16_t color)
{
 8003dc8:	b5b0      	push	{r4, r5, r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af02      	add	r7, sp, #8
 8003dce:	0005      	movs	r5, r0
 8003dd0:	000c      	movs	r4, r1
 8003dd2:	0010      	movs	r0, r2
 8003dd4:	0019      	movs	r1, r3
 8003dd6:	1dbb      	adds	r3, r7, #6
 8003dd8:	1c2a      	adds	r2, r5, #0
 8003dda:	801a      	strh	r2, [r3, #0]
 8003ddc:	1d3b      	adds	r3, r7, #4
 8003dde:	1c22      	adds	r2, r4, #0
 8003de0:	801a      	strh	r2, [r3, #0]
 8003de2:	1cbb      	adds	r3, r7, #2
 8003de4:	1c02      	adds	r2, r0, #0
 8003de6:	801a      	strh	r2, [r3, #0]
 8003de8:	003b      	movs	r3, r7
 8003dea:	1c0a      	adds	r2, r1, #0
 8003dec:	801a      	strh	r2, [r3, #0]
	writeLine(x, y, x + w - 1, y, color);
 8003dee:	1dbb      	adds	r3, r7, #6
 8003df0:	881a      	ldrh	r2, [r3, #0]
 8003df2:	1cbb      	adds	r3, r7, #2
 8003df4:	881b      	ldrh	r3, [r3, #0]
 8003df6:	18d3      	adds	r3, r2, r3
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29b      	uxth	r3, r3
 8003dfe:	b21a      	sxth	r2, r3
 8003e00:	1d3b      	adds	r3, r7, #4
 8003e02:	2400      	movs	r4, #0
 8003e04:	5f1c      	ldrsh	r4, [r3, r4]
 8003e06:	1d3b      	adds	r3, r7, #4
 8003e08:	2100      	movs	r1, #0
 8003e0a:	5e59      	ldrsh	r1, [r3, r1]
 8003e0c:	1dbb      	adds	r3, r7, #6
 8003e0e:	2000      	movs	r0, #0
 8003e10:	5e18      	ldrsh	r0, [r3, r0]
 8003e12:	003b      	movs	r3, r7
 8003e14:	881b      	ldrh	r3, [r3, #0]
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	0023      	movs	r3, r4
 8003e1a:	f7ff fead 	bl	8003b78 <writeLine>
}
 8003e1e:	46c0      	nop			@ (mov r8, r8)
 8003e20:	46bd      	mov	sp, r7
 8003e22:	b002      	add	sp, #8
 8003e24:	bdb0      	pop	{r4, r5, r7, pc}

08003e26 <drawLine>:

void drawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 8003e26:	b5b0      	push	{r4, r5, r7, lr}
 8003e28:	b086      	sub	sp, #24
 8003e2a:	af02      	add	r7, sp, #8
 8003e2c:	0005      	movs	r5, r0
 8003e2e:	000c      	movs	r4, r1
 8003e30:	0010      	movs	r0, r2
 8003e32:	0019      	movs	r1, r3
 8003e34:	1dbb      	adds	r3, r7, #6
 8003e36:	1c2a      	adds	r2, r5, #0
 8003e38:	801a      	strh	r2, [r3, #0]
 8003e3a:	1d3b      	adds	r3, r7, #4
 8003e3c:	1c22      	adds	r2, r4, #0
 8003e3e:	801a      	strh	r2, [r3, #0]
 8003e40:	1cbb      	adds	r3, r7, #2
 8003e42:	1c02      	adds	r2, r0, #0
 8003e44:	801a      	strh	r2, [r3, #0]
 8003e46:	003b      	movs	r3, r7
 8003e48:	1c0a      	adds	r2, r1, #0
 8003e4a:	801a      	strh	r2, [r3, #0]
    if(x0 == x1){
 8003e4c:	1dba      	adds	r2, r7, #6
 8003e4e:	1cbb      	adds	r3, r7, #2
 8003e50:	2100      	movs	r1, #0
 8003e52:	5e52      	ldrsh	r2, [r2, r1]
 8003e54:	2100      	movs	r1, #0
 8003e56:	5e5b      	ldrsh	r3, [r3, r1]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d12a      	bne.n	8003eb2 <drawLine+0x8c>
        if(y0 > y1) _swap_int16_t(y0, y1);
 8003e5c:	1d3a      	adds	r2, r7, #4
 8003e5e:	003b      	movs	r3, r7
 8003e60:	2100      	movs	r1, #0
 8003e62:	5e52      	ldrsh	r2, [r2, r1]
 8003e64:	2100      	movs	r1, #0
 8003e66:	5e5b      	ldrsh	r3, [r3, r1]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	dd0c      	ble.n	8003e86 <drawLine+0x60>
 8003e6c:	210c      	movs	r1, #12
 8003e6e:	187b      	adds	r3, r7, r1
 8003e70:	1d3a      	adds	r2, r7, #4
 8003e72:	8812      	ldrh	r2, [r2, #0]
 8003e74:	801a      	strh	r2, [r3, #0]
 8003e76:	1d3b      	adds	r3, r7, #4
 8003e78:	003a      	movs	r2, r7
 8003e7a:	8812      	ldrh	r2, [r2, #0]
 8003e7c:	801a      	strh	r2, [r3, #0]
 8003e7e:	003b      	movs	r3, r7
 8003e80:	187a      	adds	r2, r7, r1
 8003e82:	8812      	ldrh	r2, [r2, #0]
 8003e84:	801a      	strh	r2, [r3, #0]
        drawFastVLine(x0, y0, y1 - y0 + 1, color);
 8003e86:	003b      	movs	r3, r7
 8003e88:	881a      	ldrh	r2, [r3, #0]
 8003e8a:	1d3b      	adds	r3, r7, #4
 8003e8c:	881b      	ldrh	r3, [r3, #0]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	3301      	adds	r3, #1
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	b21a      	sxth	r2, r3
 8003e98:	2320      	movs	r3, #32
 8003e9a:	18fb      	adds	r3, r7, r3
 8003e9c:	881c      	ldrh	r4, [r3, #0]
 8003e9e:	1d3b      	adds	r3, r7, #4
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	5e59      	ldrsh	r1, [r3, r1]
 8003ea4:	1dbb      	adds	r3, r7, #6
 8003ea6:	2000      	movs	r0, #0
 8003ea8:	5e18      	ldrsh	r0, [r3, r0]
 8003eaa:	0023      	movs	r3, r4
 8003eac:	f7ff ff5d 	bl	8003d6a <drawFastVLine>
        if(x0 > x1) _swap_int16_t(x0, x1);
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
    } else {
        writeLine(x0, y0, x1, y1, color);
    }
}
 8003eb0:	e045      	b.n	8003f3e <drawLine+0x118>
    } else if(y0 == y1){
 8003eb2:	1d3a      	adds	r2, r7, #4
 8003eb4:	003b      	movs	r3, r7
 8003eb6:	2100      	movs	r1, #0
 8003eb8:	5e52      	ldrsh	r2, [r2, r1]
 8003eba:	2100      	movs	r1, #0
 8003ebc:	5e5b      	ldrsh	r3, [r3, r1]
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d12a      	bne.n	8003f18 <drawLine+0xf2>
        if(x0 > x1) _swap_int16_t(x0, x1);
 8003ec2:	1dba      	adds	r2, r7, #6
 8003ec4:	1cbb      	adds	r3, r7, #2
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	5e52      	ldrsh	r2, [r2, r1]
 8003eca:	2100      	movs	r1, #0
 8003ecc:	5e5b      	ldrsh	r3, [r3, r1]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	dd0c      	ble.n	8003eec <drawLine+0xc6>
 8003ed2:	210e      	movs	r1, #14
 8003ed4:	187b      	adds	r3, r7, r1
 8003ed6:	1dba      	adds	r2, r7, #6
 8003ed8:	8812      	ldrh	r2, [r2, #0]
 8003eda:	801a      	strh	r2, [r3, #0]
 8003edc:	1dbb      	adds	r3, r7, #6
 8003ede:	1cba      	adds	r2, r7, #2
 8003ee0:	8812      	ldrh	r2, [r2, #0]
 8003ee2:	801a      	strh	r2, [r3, #0]
 8003ee4:	1cbb      	adds	r3, r7, #2
 8003ee6:	187a      	adds	r2, r7, r1
 8003ee8:	8812      	ldrh	r2, [r2, #0]
 8003eea:	801a      	strh	r2, [r3, #0]
        drawFastHLine(x0, y0, x1 - x0 + 1, color);
 8003eec:	1cbb      	adds	r3, r7, #2
 8003eee:	881a      	ldrh	r2, [r3, #0]
 8003ef0:	1dbb      	adds	r3, r7, #6
 8003ef2:	881b      	ldrh	r3, [r3, #0]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	3301      	adds	r3, #1
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	b21a      	sxth	r2, r3
 8003efe:	2320      	movs	r3, #32
 8003f00:	18fb      	adds	r3, r7, r3
 8003f02:	881c      	ldrh	r4, [r3, #0]
 8003f04:	1d3b      	adds	r3, r7, #4
 8003f06:	2100      	movs	r1, #0
 8003f08:	5e59      	ldrsh	r1, [r3, r1]
 8003f0a:	1dbb      	adds	r3, r7, #6
 8003f0c:	2000      	movs	r0, #0
 8003f0e:	5e18      	ldrsh	r0, [r3, r0]
 8003f10:	0023      	movs	r3, r4
 8003f12:	f7ff ff59 	bl	8003dc8 <drawFastHLine>
}
 8003f16:	e012      	b.n	8003f3e <drawLine+0x118>
        writeLine(x0, y0, x1, y1, color);
 8003f18:	003b      	movs	r3, r7
 8003f1a:	2400      	movs	r4, #0
 8003f1c:	5f1c      	ldrsh	r4, [r3, r4]
 8003f1e:	1cbb      	adds	r3, r7, #2
 8003f20:	2200      	movs	r2, #0
 8003f22:	5e9a      	ldrsh	r2, [r3, r2]
 8003f24:	1d3b      	adds	r3, r7, #4
 8003f26:	2100      	movs	r1, #0
 8003f28:	5e59      	ldrsh	r1, [r3, r1]
 8003f2a:	1dbb      	adds	r3, r7, #6
 8003f2c:	2000      	movs	r0, #0
 8003f2e:	5e18      	ldrsh	r0, [r3, r0]
 8003f30:	2320      	movs	r3, #32
 8003f32:	18fb      	adds	r3, r7, r3
 8003f34:	881b      	ldrh	r3, [r3, #0]
 8003f36:	9300      	str	r3, [sp, #0]
 8003f38:	0023      	movs	r3, r4
 8003f3a:	f7ff fe1d 	bl	8003b78 <writeLine>
}
 8003f3e:	46c0      	nop			@ (mov r8, r8)
 8003f40:	46bd      	mov	sp, r7
 8003f42:	b004      	add	sp, #16
 8003f44:	bdb0      	pop	{r4, r5, r7, pc}

08003f46 <drawString>:
void drawString(int16_t x, int16_t y, char* c, int16_t textColor, int16_t bgColor, uint8_t size, uint8_t spacing)
{
 8003f46:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f48:	b089      	sub	sp, #36	@ 0x24
 8003f4a:	af02      	add	r7, sp, #8
 8003f4c:	0004      	movs	r4, r0
 8003f4e:	0008      	movs	r0, r1
 8003f50:	60ba      	str	r2, [r7, #8]
 8003f52:	0019      	movs	r1, r3
 8003f54:	230e      	movs	r3, #14
 8003f56:	18fb      	adds	r3, r7, r3
 8003f58:	1c22      	adds	r2, r4, #0
 8003f5a:	801a      	strh	r2, [r3, #0]
 8003f5c:	230c      	movs	r3, #12
 8003f5e:	18fb      	adds	r3, r7, r3
 8003f60:	1c02      	adds	r2, r0, #0
 8003f62:	801a      	strh	r2, [r3, #0]
 8003f64:	1dbb      	adds	r3, r7, #6
 8003f66:	1c0a      	adds	r2, r1, #0
 8003f68:	801a      	strh	r2, [r3, #0]
	uint16_t i =0;
 8003f6a:	2316      	movs	r3, #22
 8003f6c:	18fb      	adds	r3, r7, r3
 8003f6e:	2200      	movs	r2, #0
 8003f70:	801a      	strh	r2, [r3, #0]

	while(c[i])
 8003f72:	e03f      	b.n	8003ff4 <drawString+0xae>
	{
		drawChar(x, y, c[i], textColor, bgColor, size);
 8003f74:	2516      	movs	r5, #22
 8003f76:	197b      	adds	r3, r7, r5
 8003f78:	881b      	ldrh	r3, [r3, #0]
 8003f7a:	68ba      	ldr	r2, [r7, #8]
 8003f7c:	18d3      	adds	r3, r2, r3
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	469c      	mov	ip, r3
 8003f82:	1dbb      	adds	r3, r7, #6
 8003f84:	2400      	movs	r4, #0
 8003f86:	5f1c      	ldrsh	r4, [r3, r4]
 8003f88:	230c      	movs	r3, #12
 8003f8a:	18fb      	adds	r3, r7, r3
 8003f8c:	2100      	movs	r1, #0
 8003f8e:	5e59      	ldrsh	r1, [r3, r1]
 8003f90:	260e      	movs	r6, #14
 8003f92:	19bb      	adds	r3, r7, r6
 8003f94:	2000      	movs	r0, #0
 8003f96:	5e18      	ldrsh	r0, [r3, r0]
 8003f98:	232c      	movs	r3, #44	@ 0x2c
 8003f9a:	2208      	movs	r2, #8
 8003f9c:	189b      	adds	r3, r3, r2
 8003f9e:	19db      	adds	r3, r3, r7
 8003fa0:	781b      	ldrb	r3, [r3, #0]
 8003fa2:	9301      	str	r3, [sp, #4]
 8003fa4:	2328      	movs	r3, #40	@ 0x28
 8003fa6:	189b      	adds	r3, r3, r2
 8003fa8:	19db      	adds	r3, r3, r7
 8003faa:	2200      	movs	r2, #0
 8003fac:	5e9b      	ldrsh	r3, [r3, r2]
 8003fae:	9300      	str	r3, [sp, #0]
 8003fb0:	0023      	movs	r3, r4
 8003fb2:	4662      	mov	r2, ip
 8003fb4:	f000 f82c 	bl	8004010 <drawChar>
		x+=(size*6)+spacing;
 8003fb8:	232c      	movs	r3, #44	@ 0x2c
 8003fba:	2108      	movs	r1, #8
 8003fbc:	185b      	adds	r3, r3, r1
 8003fbe:	19db      	adds	r3, r3, r7
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	1c1a      	adds	r2, r3, #0
 8003fc6:	1c13      	adds	r3, r2, #0
 8003fc8:	18db      	adds	r3, r3, r3
 8003fca:	189b      	adds	r3, r3, r2
 8003fcc:	18db      	adds	r3, r3, r3
 8003fce:	b29a      	uxth	r2, r3
 8003fd0:	2330      	movs	r3, #48	@ 0x30
 8003fd2:	185b      	adds	r3, r3, r1
 8003fd4:	19db      	adds	r3, r3, r7
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	18d3      	adds	r3, r2, r3
 8003fdc:	b29a      	uxth	r2, r3
 8003fde:	19bb      	adds	r3, r7, r6
 8003fe0:	881b      	ldrh	r3, [r3, #0]
 8003fe2:	18d3      	adds	r3, r2, r3
 8003fe4:	b29a      	uxth	r2, r3
 8003fe6:	19bb      	adds	r3, r7, r6
 8003fe8:	801a      	strh	r2, [r3, #0]
		i++;
 8003fea:	197b      	adds	r3, r7, r5
 8003fec:	881a      	ldrh	r2, [r3, #0]
 8003fee:	197b      	adds	r3, r7, r5
 8003ff0:	3201      	adds	r2, #1
 8003ff2:	801a      	strh	r2, [r3, #0]
	while(c[i])
 8003ff4:	2316      	movs	r3, #22
 8003ff6:	18fb      	adds	r3, r7, r3
 8003ff8:	881b      	ldrh	r3, [r3, #0]
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	18d3      	adds	r3, r2, r3
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d1b7      	bne.n	8003f74 <drawString+0x2e>
	}
}
 8004004:	46c0      	nop			@ (mov r8, r8)
 8004006:	46c0      	nop			@ (mov r8, r8)
 8004008:	46bd      	mov	sp, r7
 800400a:	b007      	add	sp, #28
 800400c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004010 <drawChar>:
void drawChar(int16_t x, int16_t y, char c, int16_t textColor, int16_t bgColor, uint8_t size){
 8004010:	b5b0      	push	{r4, r5, r7, lr}
 8004012:	b088      	sub	sp, #32
 8004014:	af02      	add	r7, sp, #8
 8004016:	0005      	movs	r5, r0
 8004018:	000c      	movs	r4, r1
 800401a:	0010      	movs	r0, r2
 800401c:	0019      	movs	r1, r3
 800401e:	1dbb      	adds	r3, r7, #6
 8004020:	1c2a      	adds	r2, r5, #0
 8004022:	801a      	strh	r2, [r3, #0]
 8004024:	1d3b      	adds	r3, r7, #4
 8004026:	1c22      	adds	r2, r4, #0
 8004028:	801a      	strh	r2, [r3, #0]
 800402a:	1cfb      	adds	r3, r7, #3
 800402c:	1c02      	adds	r2, r0, #0
 800402e:	701a      	strb	r2, [r3, #0]
 8004030:	003b      	movs	r3, r7
 8004032:	1c0a      	adds	r2, r1, #0
 8004034:	801a      	strh	r2, [r3, #0]
     //(y >= _height))           //||
     //((x + 5 * size - 1) < 0) ||
     //((y + 8 * size - 1) < 0))
   // return;

  for (i=0; i<6; i++ ) {
 8004036:	2300      	movs	r3, #0
 8004038:	613b      	str	r3, [r7, #16]
 800403a:	e0bd      	b.n	80041b8 <drawChar+0x1a8>
    if ((i) == 5)
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	2b05      	cmp	r3, #5
 8004040:	d104      	bne.n	800404c <drawChar+0x3c>
      line = 0x0;
 8004042:	2317      	movs	r3, #23
 8004044:	18fb      	adds	r3, r7, r3
 8004046:	2200      	movs	r2, #0
 8004048:	701a      	strb	r2, [r3, #0]
 800404a:	e00b      	b.n	8004064 <drawChar+0x54>
    else
      line = Font[(c*5)+(i)];
 800404c:	1cfb      	adds	r3, r7, #3
 800404e:	781a      	ldrb	r2, [r3, #0]
 8004050:	0013      	movs	r3, r2
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	189a      	adds	r2, r3, r2
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	18d2      	adds	r2, r2, r3
 800405a:	2317      	movs	r3, #23
 800405c:	18fb      	adds	r3, r7, r3
 800405e:	495b      	ldr	r1, [pc, #364]	@ (80041cc <drawChar+0x1bc>)
 8004060:	5c8a      	ldrb	r2, [r1, r2]
 8004062:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 8004064:	2300      	movs	r3, #0
 8004066:	60fb      	str	r3, [r7, #12]
 8004068:	e09f      	b.n	80041aa <drawChar+0x19a>
      if (line & 0x1) {
 800406a:	2317      	movs	r3, #23
 800406c:	18fb      	adds	r3, r7, r3
 800406e:	781b      	ldrb	r3, [r3, #0]
 8004070:	2201      	movs	r2, #1
 8004072:	4013      	ands	r3, r2
 8004074:	d043      	beq.n	80040fe <drawChar+0xee>
        if (size == 1)
 8004076:	232c      	movs	r3, #44	@ 0x2c
 8004078:	18fb      	adds	r3, r7, r3
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	2b01      	cmp	r3, #1
 800407e:	d115      	bne.n	80040ac <drawChar+0x9c>
          writePixel(x+(i), y+(7-j), textColor);
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	b29a      	uxth	r2, r3
 8004084:	1dbb      	adds	r3, r7, #6
 8004086:	881b      	ldrh	r3, [r3, #0]
 8004088:	18d3      	adds	r3, r2, r3
 800408a:	b29b      	uxth	r3, r3
 800408c:	b218      	sxth	r0, r3
 800408e:	1d3b      	adds	r3, r7, #4
 8004090:	881a      	ldrh	r2, [r3, #0]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	b29b      	uxth	r3, r3
 8004096:	1ad3      	subs	r3, r2, r3
 8004098:	b29b      	uxth	r3, r3
 800409a:	3307      	adds	r3, #7
 800409c:	b29b      	uxth	r3, r3
 800409e:	b219      	sxth	r1, r3
 80040a0:	003b      	movs	r3, r7
 80040a2:	881b      	ldrh	r3, [r3, #0]
 80040a4:	001a      	movs	r2, r3
 80040a6:	f7ff fd49 	bl	8003b3c <writePixel>
 80040aa:	e075      	b.n	8004198 <drawChar+0x188>
        else {
          fillRect(x+((i)*size), y+((7-j)*size), size, size, textColor);
 80040ac:	212c      	movs	r1, #44	@ 0x2c
 80040ae:	187b      	adds	r3, r7, r1
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	693a      	ldr	r2, [r7, #16]
 80040b6:	b292      	uxth	r2, r2
 80040b8:	4353      	muls	r3, r2
 80040ba:	b29a      	uxth	r2, r3
 80040bc:	1dbb      	adds	r3, r7, #6
 80040be:	881b      	ldrh	r3, [r3, #0]
 80040c0:	18d3      	adds	r3, r2, r3
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	b218      	sxth	r0, r3
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2207      	movs	r2, #7
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	000c      	movs	r4, r1
 80040d0:	187a      	adds	r2, r7, r1
 80040d2:	7812      	ldrb	r2, [r2, #0]
 80040d4:	b292      	uxth	r2, r2
 80040d6:	4353      	muls	r3, r2
 80040d8:	b29a      	uxth	r2, r3
 80040da:	1d3b      	adds	r3, r7, #4
 80040dc:	881b      	ldrh	r3, [r3, #0]
 80040de:	18d3      	adds	r3, r2, r3
 80040e0:	b29b      	uxth	r3, r3
 80040e2:	b219      	sxth	r1, r3
 80040e4:	193b      	adds	r3, r7, r4
 80040e6:	781b      	ldrb	r3, [r3, #0]
 80040e8:	b21a      	sxth	r2, r3
 80040ea:	193b      	adds	r3, r7, r4
 80040ec:	781b      	ldrb	r3, [r3, #0]
 80040ee:	b21c      	sxth	r4, r3
 80040f0:	003b      	movs	r3, r7
 80040f2:	881b      	ldrh	r3, [r3, #0]
 80040f4:	9300      	str	r3, [sp, #0]
 80040f6:	0023      	movs	r3, r4
 80040f8:	f7ff fc9c 	bl	8003a34 <fillRect>
 80040fc:	e04c      	b.n	8004198 <drawChar+0x188>
        }
      } else if (bgColor != textColor) {
 80040fe:	2428      	movs	r4, #40	@ 0x28
 8004100:	193b      	adds	r3, r7, r4
 8004102:	0039      	movs	r1, r7
 8004104:	2200      	movs	r2, #0
 8004106:	5e9a      	ldrsh	r2, [r3, r2]
 8004108:	2300      	movs	r3, #0
 800410a:	5ecb      	ldrsh	r3, [r1, r3]
 800410c:	429a      	cmp	r2, r3
 800410e:	d043      	beq.n	8004198 <drawChar+0x188>
        if (size == 1) // default size
 8004110:	232c      	movs	r3, #44	@ 0x2c
 8004112:	18fb      	adds	r3, r7, r3
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d115      	bne.n	8004146 <drawChar+0x136>
          writePixel(x+(i), y+(7-j), bgColor);
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	b29a      	uxth	r2, r3
 800411e:	1dbb      	adds	r3, r7, #6
 8004120:	881b      	ldrh	r3, [r3, #0]
 8004122:	18d3      	adds	r3, r2, r3
 8004124:	b29b      	uxth	r3, r3
 8004126:	b218      	sxth	r0, r3
 8004128:	1d3b      	adds	r3, r7, #4
 800412a:	881a      	ldrh	r2, [r3, #0]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	b29b      	uxth	r3, r3
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	b29b      	uxth	r3, r3
 8004134:	3307      	adds	r3, #7
 8004136:	b29b      	uxth	r3, r3
 8004138:	b219      	sxth	r1, r3
 800413a:	193b      	adds	r3, r7, r4
 800413c:	881b      	ldrh	r3, [r3, #0]
 800413e:	001a      	movs	r2, r3
 8004140:	f7ff fcfc 	bl	8003b3c <writePixel>
 8004144:	e028      	b.n	8004198 <drawChar+0x188>
        else {  // big size
          fillRect(x+(i)*size, y+(7-j)*size, size, size, bgColor);
 8004146:	212c      	movs	r1, #44	@ 0x2c
 8004148:	187b      	adds	r3, r7, r1
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	b29b      	uxth	r3, r3
 800414e:	693a      	ldr	r2, [r7, #16]
 8004150:	b292      	uxth	r2, r2
 8004152:	4353      	muls	r3, r2
 8004154:	b29a      	uxth	r2, r3
 8004156:	1dbb      	adds	r3, r7, #6
 8004158:	881b      	ldrh	r3, [r3, #0]
 800415a:	18d3      	adds	r3, r2, r3
 800415c:	b29b      	uxth	r3, r3
 800415e:	b218      	sxth	r0, r3
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2207      	movs	r2, #7
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	b29b      	uxth	r3, r3
 8004168:	000c      	movs	r4, r1
 800416a:	187a      	adds	r2, r7, r1
 800416c:	7812      	ldrb	r2, [r2, #0]
 800416e:	b292      	uxth	r2, r2
 8004170:	4353      	muls	r3, r2
 8004172:	b29a      	uxth	r2, r3
 8004174:	1d3b      	adds	r3, r7, #4
 8004176:	881b      	ldrh	r3, [r3, #0]
 8004178:	18d3      	adds	r3, r2, r3
 800417a:	b29b      	uxth	r3, r3
 800417c:	b219      	sxth	r1, r3
 800417e:	193b      	adds	r3, r7, r4
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	b21a      	sxth	r2, r3
 8004184:	193b      	adds	r3, r7, r4
 8004186:	781b      	ldrb	r3, [r3, #0]
 8004188:	b21c      	sxth	r4, r3
 800418a:	2328      	movs	r3, #40	@ 0x28
 800418c:	18fb      	adds	r3, r7, r3
 800418e:	881b      	ldrh	r3, [r3, #0]
 8004190:	9300      	str	r3, [sp, #0]
 8004192:	0023      	movs	r3, r4
 8004194:	f7ff fc4e 	bl	8003a34 <fillRect>
        }
      }
      line >>= 1;
 8004198:	2217      	movs	r2, #23
 800419a:	18bb      	adds	r3, r7, r2
 800419c:	18ba      	adds	r2, r7, r2
 800419e:	7812      	ldrb	r2, [r2, #0]
 80041a0:	0852      	lsrs	r2, r2, #1
 80041a2:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	3301      	adds	r3, #1
 80041a8:	60fb      	str	r3, [r7, #12]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2b07      	cmp	r3, #7
 80041ae:	dc00      	bgt.n	80041b2 <drawChar+0x1a2>
 80041b0:	e75b      	b.n	800406a <drawChar+0x5a>
  for (i=0; i<6; i++ ) {
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	3301      	adds	r3, #1
 80041b6:	613b      	str	r3, [r7, #16]
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	2b05      	cmp	r3, #5
 80041bc:	dc00      	bgt.n	80041c0 <drawChar+0x1b0>
 80041be:	e73d      	b.n	800403c <drawChar+0x2c>
    }
  }
}
 80041c0:	46c0      	nop			@ (mov r8, r8)
 80041c2:	46c0      	nop			@ (mov r8, r8)
 80041c4:	46bd      	mov	sp, r7
 80041c6:	b006      	add	sp, #24
 80041c8:	bdb0      	pop	{r4, r5, r7, pc}
 80041ca:	46c0      	nop			@ (mov r8, r8)
 80041cc:	08011348 	.word	0x08011348

080041d0 <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 80041d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80041d2:	b091      	sub	sp, #68	@ 0x44
 80041d4:	af04      	add	r7, sp, #16
 80041d6:	231e      	movs	r3, #30
 80041d8:	18f9      	adds	r1, r7, r3
 80041da:	8008      	strh	r0, [r1, #0]
 80041dc:	4669      	mov	r1, sp
 80041de:	000e      	movs	r6, r1
    uint16_t pallette[] = {color};
 80041e0:	210c      	movs	r1, #12
 80041e2:	2318      	movs	r3, #24
 80041e4:	18cb      	adds	r3, r1, r3
 80041e6:	19d9      	adds	r1, r3, r7
 80041e8:	231e      	movs	r3, #30
 80041ea:	18f8      	adds	r0, r7, r3
 80041ec:	8800      	ldrh	r0, [r0, #0]
 80041ee:	8008      	strh	r0, [r1, #0]
    uint16_t pixels[_width*_height][2];
 80041f0:	492f      	ldr	r1, [pc, #188]	@ (80042b0 <fillScreen+0xe0>)
 80041f2:	2300      	movs	r3, #0
 80041f4:	5ec9      	ldrsh	r1, [r1, r3]
 80041f6:	0008      	movs	r0, r1
 80041f8:	492e      	ldr	r1, [pc, #184]	@ (80042b4 <fillScreen+0xe4>)
 80041fa:	2300      	movs	r3, #0
 80041fc:	5ec9      	ldrsh	r1, [r1, r3]
 80041fe:	4341      	muls	r1, r0
 8004200:	1e48      	subs	r0, r1, #1
 8004202:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8004204:	0008      	movs	r0, r1
 8004206:	6138      	str	r0, [r7, #16]
 8004208:	2000      	movs	r0, #0
 800420a:	6178      	str	r0, [r7, #20]
 800420c:	693a      	ldr	r2, [r7, #16]
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	0010      	movs	r0, r2
 8004212:	0ec0      	lsrs	r0, r0, #27
 8004214:	613a      	str	r2, [r7, #16]
 8004216:	617b      	str	r3, [r7, #20]
 8004218:	015d      	lsls	r5, r3, #5
 800421a:	4305      	orrs	r5, r0
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	015c      	lsls	r4, r3, #5
 8004220:	0008      	movs	r0, r1
 8004222:	6038      	str	r0, [r7, #0]
 8004224:	2000      	movs	r0, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	683c      	ldr	r4, [r7, #0]
 800422a:	687d      	ldr	r5, [r7, #4]
 800422c:	0023      	movs	r3, r4
 800422e:	0ed8      	lsrs	r0, r3, #27
 8004230:	002b      	movs	r3, r5
 8004232:	015b      	lsls	r3, r3, #5
 8004234:	60fb      	str	r3, [r7, #12]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	4303      	orrs	r3, r0
 800423a:	60fb      	str	r3, [r7, #12]
 800423c:	0023      	movs	r3, r4
 800423e:	015b      	lsls	r3, r3, #5
 8004240:	60bb      	str	r3, [r7, #8]
 8004242:	000b      	movs	r3, r1
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	3307      	adds	r3, #7
 8004248:	08db      	lsrs	r3, r3, #3
 800424a:	00db      	lsls	r3, r3, #3
 800424c:	466a      	mov	r2, sp
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	469d      	mov	sp, r3
 8004252:	ab04      	add	r3, sp, #16
 8004254:	3301      	adds	r3, #1
 8004256:	085b      	lsrs	r3, r3, #1
 8004258:	005b      	lsls	r3, r3, #1
 800425a:	62bb      	str	r3, [r7, #40]	@ 0x28

    pixels[0][0] = 0;
 800425c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800425e:	2200      	movs	r2, #0
 8004260:	801a      	strh	r2, [r3, #0]
    pixels[0][1] = _width*_height;
 8004262:	4b13      	ldr	r3, [pc, #76]	@ (80042b0 <fillScreen+0xe0>)
 8004264:	2200      	movs	r2, #0
 8004266:	5e9b      	ldrsh	r3, [r3, r2]
 8004268:	b29b      	uxth	r3, r3
 800426a:	4a12      	ldr	r2, [pc, #72]	@ (80042b4 <fillScreen+0xe4>)
 800426c:	2000      	movs	r0, #0
 800426e:	5e12      	ldrsh	r2, [r2, r0]
 8004270:	b292      	uxth	r2, r2
 8004272:	4353      	muls	r3, r2
 8004274:	b29a      	uxth	r2, r3
 8004276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004278:	805a      	strh	r2, [r3, #2]
    drawImage(pixels, pallette, 0, 0, _width, _height, 1);
 800427a:	4b0d      	ldr	r3, [pc, #52]	@ (80042b0 <fillScreen+0xe0>)
 800427c:	2200      	movs	r2, #0
 800427e:	5e9b      	ldrsh	r3, [r3, r2]
 8004280:	b29b      	uxth	r3, r3
 8004282:	4a0c      	ldr	r2, [pc, #48]	@ (80042b4 <fillScreen+0xe4>)
 8004284:	2000      	movs	r0, #0
 8004286:	5e12      	ldrsh	r2, [r2, r0]
 8004288:	b292      	uxth	r2, r2
 800428a:	210c      	movs	r1, #12
 800428c:	2018      	movs	r0, #24
 800428e:	1809      	adds	r1, r1, r0
 8004290:	19c9      	adds	r1, r1, r7
 8004292:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004294:	2401      	movs	r4, #1
 8004296:	9402      	str	r4, [sp, #8]
 8004298:	9201      	str	r2, [sp, #4]
 800429a:	9300      	str	r3, [sp, #0]
 800429c:	2300      	movs	r3, #0
 800429e:	2200      	movs	r2, #0
 80042a0:	f000 f80a 	bl	80042b8 <drawImage>
 80042a4:	46b5      	mov	sp, r6
	//fillRect(0, 0, _width, _height, color);
}
 80042a6:	46c0      	nop			@ (mov r8, r8)
 80042a8:	46bd      	mov	sp, r7
 80042aa:	b00d      	add	sp, #52	@ 0x34
 80042ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042ae:	46c0      	nop			@ (mov r8, r8)
 80042b0:	20000b9c 	.word	0x20000b9c
 80042b4:	20000b9e 	.word	0x20000b9e

080042b8 <drawImage>:

void drawImage(uint16_t image[][2], uint16_t palette[], uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t c)
{
 80042b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042ba:	46c6      	mov	lr, r8
 80042bc:	b500      	push	{lr}
 80042be:	b092      	sub	sp, #72	@ 0x48
 80042c0:	af02      	add	r7, sp, #8
 80042c2:	6278      	str	r0, [r7, #36]	@ 0x24
 80042c4:	6239      	str	r1, [r7, #32]
 80042c6:	0019      	movs	r1, r3
 80042c8:	231e      	movs	r3, #30
 80042ca:	18fb      	adds	r3, r7, r3
 80042cc:	801a      	strh	r2, [r3, #0]
 80042ce:	231c      	movs	r3, #28
 80042d0:	18fb      	adds	r3, r7, r3
 80042d2:	1c0a      	adds	r2, r1, #0
 80042d4:	801a      	strh	r2, [r3, #0]
 80042d6:	466b      	mov	r3, sp
 80042d8:	4698      	mov	r8, r3
	uint16_t i;
	uint16_t j;
	uint16_t totalInd =0;
 80042da:	2322      	movs	r3, #34	@ 0x22
 80042dc:	2118      	movs	r1, #24
 80042de:	185b      	adds	r3, r3, r1
 80042e0:	19db      	adds	r3, r3, r7
 80042e2:	2200      	movs	r2, #0
 80042e4:	801a      	strh	r2, [r3, #0]
	uint16_t ind;
	uint16_t count;
	uint16_t bufffer[w*h];
 80042e6:	2340      	movs	r3, #64	@ 0x40
 80042e8:	185b      	adds	r3, r3, r1
 80042ea:	19db      	adds	r3, r3, r7
 80042ec:	881b      	ldrh	r3, [r3, #0]
 80042ee:	2244      	movs	r2, #68	@ 0x44
 80042f0:	1852      	adds	r2, r2, r1
 80042f2:	19d2      	adds	r2, r2, r7
 80042f4:	8812      	ldrh	r2, [r2, #0]
 80042f6:	4353      	muls	r3, r2
 80042f8:	1e5a      	subs	r2, r3, #1
 80042fa:	637a      	str	r2, [r7, #52]	@ 0x34
 80042fc:	001a      	movs	r2, r3
 80042fe:	60ba      	str	r2, [r7, #8]
 8004300:	2200      	movs	r2, #0
 8004302:	60fa      	str	r2, [r7, #12]
 8004304:	68b8      	ldr	r0, [r7, #8]
 8004306:	68f9      	ldr	r1, [r7, #12]
 8004308:	0002      	movs	r2, r0
 800430a:	0f12      	lsrs	r2, r2, #28
 800430c:	000e      	movs	r6, r1
 800430e:	0136      	lsls	r6, r6, #4
 8004310:	617e      	str	r6, [r7, #20]
 8004312:	697e      	ldr	r6, [r7, #20]
 8004314:	4316      	orrs	r6, r2
 8004316:	617e      	str	r6, [r7, #20]
 8004318:	0002      	movs	r2, r0
 800431a:	0112      	lsls	r2, r2, #4
 800431c:	613a      	str	r2, [r7, #16]
 800431e:	001a      	movs	r2, r3
 8004320:	603a      	str	r2, [r7, #0]
 8004322:	2200      	movs	r2, #0
 8004324:	607a      	str	r2, [r7, #4]
 8004326:	6838      	ldr	r0, [r7, #0]
 8004328:	6879      	ldr	r1, [r7, #4]
 800432a:	0002      	movs	r2, r0
 800432c:	0f12      	lsrs	r2, r2, #28
 800432e:	000e      	movs	r6, r1
 8004330:	0135      	lsls	r5, r6, #4
 8004332:	4315      	orrs	r5, r2
 8004334:	0002      	movs	r2, r0
 8004336:	0114      	lsls	r4, r2, #4
 8004338:	005b      	lsls	r3, r3, #1
 800433a:	3307      	adds	r3, #7
 800433c:	08db      	lsrs	r3, r3, #3
 800433e:	00db      	lsls	r3, r3, #3
 8004340:	466a      	mov	r2, sp
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	469d      	mov	sp, r3
 8004346:	ab02      	add	r3, sp, #8
 8004348:	3301      	adds	r3, #1
 800434a:	085b      	lsrs	r3, r3, #1
 800434c:	005b      	lsls	r3, r3, #1
 800434e:	633b      	str	r3, [r7, #48]	@ 0x30
for(i=0; i<c; i++)
 8004350:	2326      	movs	r3, #38	@ 0x26
 8004352:	2118      	movs	r1, #24
 8004354:	185b      	adds	r3, r3, r1
 8004356:	19db      	adds	r3, r3, r7
 8004358:	2200      	movs	r2, #0
 800435a:	801a      	strh	r2, [r3, #0]
 800435c:	e04d      	b.n	80043fa <drawImage+0x142>
{
	ind = image[i][0];
 800435e:	2126      	movs	r1, #38	@ 0x26
 8004360:	2018      	movs	r0, #24
 8004362:	180b      	adds	r3, r1, r0
 8004364:	19db      	adds	r3, r3, r7
 8004366:	881b      	ldrh	r3, [r3, #0]
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800436c:	18d2      	adds	r2, r2, r3
 800436e:	2316      	movs	r3, #22
 8004370:	181b      	adds	r3, r3, r0
 8004372:	19db      	adds	r3, r3, r7
 8004374:	8812      	ldrh	r2, [r2, #0]
 8004376:	801a      	strh	r2, [r3, #0]
	count = image[i][1];
 8004378:	180b      	adds	r3, r1, r0
 800437a:	19db      	adds	r3, r3, r7
 800437c:	881b      	ldrh	r3, [r3, #0]
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004382:	18d2      	adds	r2, r2, r3
 8004384:	2314      	movs	r3, #20
 8004386:	181b      	adds	r3, r3, r0
 8004388:	19db      	adds	r3, r3, r7
 800438a:	8852      	ldrh	r2, [r2, #2]
 800438c:	801a      	strh	r2, [r3, #0]
	for(j=0; j<count; j++)
 800438e:	2324      	movs	r3, #36	@ 0x24
 8004390:	181b      	adds	r3, r3, r0
 8004392:	19db      	adds	r3, r3, r7
 8004394:	2200      	movs	r2, #0
 8004396:	801a      	strh	r2, [r3, #0]
 8004398:	e01c      	b.n	80043d4 <drawImage+0x11c>
	{
		bufffer[totalInd++] = palette[ind];
 800439a:	2316      	movs	r3, #22
 800439c:	2418      	movs	r4, #24
 800439e:	191b      	adds	r3, r3, r4
 80043a0:	19db      	adds	r3, r3, r7
 80043a2:	881b      	ldrh	r3, [r3, #0]
 80043a4:	005b      	lsls	r3, r3, #1
 80043a6:	6a3a      	ldr	r2, [r7, #32]
 80043a8:	18d2      	adds	r2, r2, r3
 80043aa:	2122      	movs	r1, #34	@ 0x22
 80043ac:	190b      	adds	r3, r1, r4
 80043ae:	19db      	adds	r3, r3, r7
 80043b0:	881b      	ldrh	r3, [r3, #0]
 80043b2:	1909      	adds	r1, r1, r4
 80043b4:	19c9      	adds	r1, r1, r7
 80043b6:	1c58      	adds	r0, r3, #1
 80043b8:	8008      	strh	r0, [r1, #0]
 80043ba:	0018      	movs	r0, r3
 80043bc:	8811      	ldrh	r1, [r2, #0]
 80043be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043c0:	0042      	lsls	r2, r0, #1
 80043c2:	52d1      	strh	r1, [r2, r3]
	for(j=0; j<count; j++)
 80043c4:	2124      	movs	r1, #36	@ 0x24
 80043c6:	190b      	adds	r3, r1, r4
 80043c8:	19db      	adds	r3, r3, r7
 80043ca:	881a      	ldrh	r2, [r3, #0]
 80043cc:	190b      	adds	r3, r1, r4
 80043ce:	19db      	adds	r3, r3, r7
 80043d0:	3201      	adds	r2, #1
 80043d2:	801a      	strh	r2, [r3, #0]
 80043d4:	2324      	movs	r3, #36	@ 0x24
 80043d6:	2018      	movs	r0, #24
 80043d8:	181b      	adds	r3, r3, r0
 80043da:	19da      	adds	r2, r3, r7
 80043dc:	2314      	movs	r3, #20
 80043de:	181b      	adds	r3, r3, r0
 80043e0:	19db      	adds	r3, r3, r7
 80043e2:	8812      	ldrh	r2, [r2, #0]
 80043e4:	881b      	ldrh	r3, [r3, #0]
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d3d7      	bcc.n	800439a <drawImage+0xe2>
for(i=0; i<c; i++)
 80043ea:	2126      	movs	r1, #38	@ 0x26
 80043ec:	180b      	adds	r3, r1, r0
 80043ee:	19db      	adds	r3, r3, r7
 80043f0:	881a      	ldrh	r2, [r3, #0]
 80043f2:	180b      	adds	r3, r1, r0
 80043f4:	19db      	adds	r3, r3, r7
 80043f6:	3201      	adds	r2, #1
 80043f8:	801a      	strh	r2, [r3, #0]
 80043fa:	2326      	movs	r3, #38	@ 0x26
 80043fc:	2118      	movs	r1, #24
 80043fe:	185b      	adds	r3, r3, r1
 8004400:	19da      	adds	r2, r3, r7
 8004402:	2348      	movs	r3, #72	@ 0x48
 8004404:	185b      	adds	r3, r3, r1
 8004406:	19db      	adds	r3, r3, r7
 8004408:	8812      	ldrh	r2, [r2, #0]
 800440a:	881b      	ldrh	r3, [r3, #0]
 800440c:	429a      	cmp	r2, r3
 800440e:	d3a6      	bcc.n	800435e <drawImage+0xa6>
	}
}
ST7735_DrawImage(y, x, w, h, bufffer);
 8004410:	2344      	movs	r3, #68	@ 0x44
 8004412:	185b      	adds	r3, r3, r1
 8004414:	19db      	adds	r3, r3, r7
 8004416:	881c      	ldrh	r4, [r3, #0]
 8004418:	2340      	movs	r3, #64	@ 0x40
 800441a:	185b      	adds	r3, r3, r1
 800441c:	19db      	adds	r3, r3, r7
 800441e:	881a      	ldrh	r2, [r3, #0]
 8004420:	231e      	movs	r3, #30
 8004422:	18fb      	adds	r3, r7, r3
 8004424:	8819      	ldrh	r1, [r3, #0]
 8004426:	231c      	movs	r3, #28
 8004428:	18fb      	adds	r3, r7, r3
 800442a:	8818      	ldrh	r0, [r3, #0]
 800442c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800442e:	9300      	str	r3, [sp, #0]
 8004430:	0023      	movs	r3, r4
 8004432:	f000 fa31 	bl	8004898 <ST7735_DrawImage>
 8004436:	46c5      	mov	sp, r8
}
 8004438:	46c0      	nop			@ (mov r8, r8)
 800443a:	46bd      	mov	sp, r7
 800443c:	b010      	add	sp, #64	@ 0x40
 800443e:	bc80      	pop	{r7}
 8004440:	46b8      	mov	r8, r7
 8004442:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004444 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8004448:	23a0      	movs	r3, #160	@ 0xa0
 800444a:	05db      	lsls	r3, r3, #23
 800444c:	2200      	movs	r2, #0
 800444e:	2120      	movs	r1, #32
 8004450:	0018      	movs	r0, r3
 8004452:	f004 fa8a 	bl	800896a <HAL_GPIO_WritePin>
}
 8004456:	46c0      	nop			@ (mov r8, r8)
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}

0800445c <ST7735_Unselect>:

void ST7735_Unselect()
{
 800445c:	b580      	push	{r7, lr}
 800445e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8004460:	23a0      	movs	r3, #160	@ 0xa0
 8004462:	05db      	lsls	r3, r3, #23
 8004464:	2201      	movs	r2, #1
 8004466:	2120      	movs	r1, #32
 8004468:	0018      	movs	r0, r3
 800446a:	f004 fa7e 	bl	800896a <HAL_GPIO_WritePin>
}
 800446e:	46c0      	nop			@ (mov r8, r8)
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}

08004474 <ST7735_Reset>:

void ST7735_Reset()
{
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8004478:	2380      	movs	r3, #128	@ 0x80
 800447a:	0219      	lsls	r1, r3, #8
 800447c:	23a0      	movs	r3, #160	@ 0xa0
 800447e:	05db      	lsls	r3, r3, #23
 8004480:	2200      	movs	r2, #0
 8004482:	0018      	movs	r0, r3
 8004484:	f004 fa71 	bl	800896a <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8004488:	2005      	movs	r0, #5
 800448a:	f003 ffcd 	bl	8008428 <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 800448e:	2380      	movs	r3, #128	@ 0x80
 8004490:	0219      	lsls	r1, r3, #8
 8004492:	23a0      	movs	r3, #160	@ 0xa0
 8004494:	05db      	lsls	r3, r3, #23
 8004496:	2201      	movs	r2, #1
 8004498:	0018      	movs	r0, r3
 800449a:	f004 fa66 	bl	800896a <HAL_GPIO_WritePin>
}
 800449e:	46c0      	nop			@ (mov r8, r8)
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	0002      	movs	r2, r0
 80044ac:	1dfb      	adds	r3, r7, #7
 80044ae:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 80044b0:	23a0      	movs	r3, #160	@ 0xa0
 80044b2:	05db      	lsls	r3, r3, #23
 80044b4:	2200      	movs	r2, #0
 80044b6:	2110      	movs	r1, #16
 80044b8:	0018      	movs	r0, r3
 80044ba:	f004 fa56 	bl	800896a <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80044be:	2301      	movs	r3, #1
 80044c0:	425b      	negs	r3, r3
 80044c2:	1df9      	adds	r1, r7, #7
 80044c4:	4803      	ldr	r0, [pc, #12]	@ (80044d4 <ST7735_WriteCommand+0x30>)
 80044c6:	2201      	movs	r2, #1
 80044c8:	f006 ff08 	bl	800b2dc <HAL_SPI_Transmit>
}
 80044cc:	46c0      	nop			@ (mov r8, r8)
 80044ce:	46bd      	mov	sp, r7
 80044d0:	b002      	add	sp, #8
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	20001c3c 	.word	0x20001c3c

080044d8 <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
 80044e0:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 80044e2:	23a0      	movs	r3, #160	@ 0xa0
 80044e4:	05db      	lsls	r3, r3, #23
 80044e6:	2201      	movs	r2, #1
 80044e8:	2110      	movs	r1, #16
 80044ea:	0018      	movs	r0, r3
 80044ec:	f004 fa3d 	bl	800896a <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	b29a      	uxth	r2, r3
 80044f4:	2301      	movs	r3, #1
 80044f6:	425b      	negs	r3, r3
 80044f8:	6879      	ldr	r1, [r7, #4]
 80044fa:	4803      	ldr	r0, [pc, #12]	@ (8004508 <ST7735_WriteData+0x30>)
 80044fc:	f006 feee 	bl	800b2dc <HAL_SPI_Transmit>
}
 8004500:	46c0      	nop			@ (mov r8, r8)
 8004502:	46bd      	mov	sp, r7
 8004504:	b002      	add	sp, #8
 8004506:	bd80      	pop	{r7, pc}
 8004508:	20001c3c 	.word	0x20001c3c

0800450c <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 800450c:	b590      	push	{r4, r7, lr}
 800450e:	b085      	sub	sp, #20
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	1c5a      	adds	r2, r3, #1
 8004518:	607a      	str	r2, [r7, #4]
 800451a:	220f      	movs	r2, #15
 800451c:	18ba      	adds	r2, r7, r2
 800451e:	781b      	ldrb	r3, [r3, #0]
 8004520:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 8004522:	e04a      	b.n	80045ba <DisplayInit+0xae>
        uint8_t cmd = *addr++;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	1c5a      	adds	r2, r3, #1
 8004528:	607a      	str	r2, [r7, #4]
 800452a:	210b      	movs	r1, #11
 800452c:	187a      	adds	r2, r7, r1
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	7013      	strb	r3, [r2, #0]
        ST7735_WriteCommand(cmd);
 8004532:	187b      	adds	r3, r7, r1
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	0018      	movs	r0, r3
 8004538:	f7ff ffb4 	bl	80044a4 <ST7735_WriteCommand>

        numArgs = *addr++;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	1c5a      	adds	r2, r3, #1
 8004540:	607a      	str	r2, [r7, #4]
 8004542:	200a      	movs	r0, #10
 8004544:	183a      	adds	r2, r7, r0
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 800454a:	183b      	adds	r3, r7, r0
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	b29a      	uxth	r2, r3
 8004550:	230c      	movs	r3, #12
 8004552:	18fb      	adds	r3, r7, r3
 8004554:	2180      	movs	r1, #128	@ 0x80
 8004556:	400a      	ands	r2, r1
 8004558:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 800455a:	183b      	adds	r3, r7, r0
 800455c:	183a      	adds	r2, r7, r0
 800455e:	7812      	ldrb	r2, [r2, #0]
 8004560:	217f      	movs	r1, #127	@ 0x7f
 8004562:	400a      	ands	r2, r1
 8004564:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 8004566:	183b      	adds	r3, r7, r0
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00c      	beq.n	8004588 <DisplayInit+0x7c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 800456e:	0004      	movs	r4, r0
 8004570:	183b      	adds	r3, r7, r0
 8004572:	781a      	ldrb	r2, [r3, #0]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	0011      	movs	r1, r2
 8004578:	0018      	movs	r0, r3
 800457a:	f7ff ffad 	bl	80044d8 <ST7735_WriteData>
            addr += numArgs;
 800457e:	193b      	adds	r3, r7, r4
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	18d3      	adds	r3, r2, r3
 8004586:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8004588:	210c      	movs	r1, #12
 800458a:	187b      	adds	r3, r7, r1
 800458c:	881b      	ldrh	r3, [r3, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d013      	beq.n	80045ba <DisplayInit+0xae>
            ms = *addr++;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	1c5a      	adds	r2, r3, #1
 8004596:	607a      	str	r2, [r7, #4]
 8004598:	781a      	ldrb	r2, [r3, #0]
 800459a:	187b      	adds	r3, r7, r1
 800459c:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 800459e:	187b      	adds	r3, r7, r1
 80045a0:	881b      	ldrh	r3, [r3, #0]
 80045a2:	2bff      	cmp	r3, #255	@ 0xff
 80045a4:	d103      	bne.n	80045ae <DisplayInit+0xa2>
 80045a6:	187b      	adds	r3, r7, r1
 80045a8:	22fa      	movs	r2, #250	@ 0xfa
 80045aa:	0052      	lsls	r2, r2, #1
 80045ac:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 80045ae:	230c      	movs	r3, #12
 80045b0:	18fb      	adds	r3, r7, r3
 80045b2:	881b      	ldrh	r3, [r3, #0]
 80045b4:	0018      	movs	r0, r3
 80045b6:	f003 ff37 	bl	8008428 <HAL_Delay>
    while(numCommands--) {
 80045ba:	220f      	movs	r2, #15
 80045bc:	18bb      	adds	r3, r7, r2
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	18ba      	adds	r2, r7, r2
 80045c2:	1e59      	subs	r1, r3, #1
 80045c4:	7011      	strb	r1, [r2, #0]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1ac      	bne.n	8004524 <DisplayInit+0x18>
        }
    }
}
 80045ca:	46c0      	nop			@ (mov r8, r8)
 80045cc:	46c0      	nop			@ (mov r8, r8)
 80045ce:	46bd      	mov	sp, r7
 80045d0:	b005      	add	sp, #20
 80045d2:	bd90      	pop	{r4, r7, pc}

080045d4 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 80045d4:	b5b0      	push	{r4, r5, r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	0005      	movs	r5, r0
 80045dc:	000c      	movs	r4, r1
 80045de:	0010      	movs	r0, r2
 80045e0:	0019      	movs	r1, r3
 80045e2:	1dfb      	adds	r3, r7, #7
 80045e4:	1c2a      	adds	r2, r5, #0
 80045e6:	701a      	strb	r2, [r3, #0]
 80045e8:	1dbb      	adds	r3, r7, #6
 80045ea:	1c22      	adds	r2, r4, #0
 80045ec:	701a      	strb	r2, [r3, #0]
 80045ee:	1d7b      	adds	r3, r7, #5
 80045f0:	1c02      	adds	r2, r0, #0
 80045f2:	701a      	strb	r2, [r3, #0]
 80045f4:	1d3b      	adds	r3, r7, #4
 80045f6:	1c0a      	adds	r2, r1, #0
 80045f8:	701a      	strb	r2, [r3, #0]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80045fa:	202a      	movs	r0, #42	@ 0x2a
 80045fc:	f7ff ff52 	bl	80044a4 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8004600:	210c      	movs	r1, #12
 8004602:	187b      	adds	r3, r7, r1
 8004604:	2200      	movs	r2, #0
 8004606:	701a      	strb	r2, [r3, #0]
 8004608:	4b1c      	ldr	r3, [pc, #112]	@ (800467c <ST7735_SetAddressWindow+0xa8>)
 800460a:	781a      	ldrb	r2, [r3, #0]
 800460c:	1dfb      	adds	r3, r7, #7
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	18d3      	adds	r3, r2, r3
 8004612:	b2da      	uxtb	r2, r3
 8004614:	187b      	adds	r3, r7, r1
 8004616:	705a      	strb	r2, [r3, #1]
 8004618:	187b      	adds	r3, r7, r1
 800461a:	2200      	movs	r2, #0
 800461c:	709a      	strb	r2, [r3, #2]
 800461e:	4b17      	ldr	r3, [pc, #92]	@ (800467c <ST7735_SetAddressWindow+0xa8>)
 8004620:	781a      	ldrb	r2, [r3, #0]
 8004622:	1d7b      	adds	r3, r7, #5
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	18d3      	adds	r3, r2, r3
 8004628:	b2da      	uxtb	r2, r3
 800462a:	187b      	adds	r3, r7, r1
 800462c:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 800462e:	000c      	movs	r4, r1
 8004630:	187b      	adds	r3, r7, r1
 8004632:	2104      	movs	r1, #4
 8004634:	0018      	movs	r0, r3
 8004636:	f7ff ff4f 	bl	80044d8 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 800463a:	202b      	movs	r0, #43	@ 0x2b
 800463c:	f7ff ff32 	bl	80044a4 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 8004640:	4b0f      	ldr	r3, [pc, #60]	@ (8004680 <ST7735_SetAddressWindow+0xac>)
 8004642:	781a      	ldrb	r2, [r3, #0]
 8004644:	1dbb      	adds	r3, r7, #6
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	18d3      	adds	r3, r2, r3
 800464a:	b2da      	uxtb	r2, r3
 800464c:	0021      	movs	r1, r4
 800464e:	187b      	adds	r3, r7, r1
 8004650:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + _ystart;
 8004652:	4b0b      	ldr	r3, [pc, #44]	@ (8004680 <ST7735_SetAddressWindow+0xac>)
 8004654:	781a      	ldrb	r2, [r3, #0]
 8004656:	1d3b      	adds	r3, r7, #4
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	18d3      	adds	r3, r2, r3
 800465c:	b2da      	uxtb	r2, r3
 800465e:	187b      	adds	r3, r7, r1
 8004660:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 8004662:	187b      	adds	r3, r7, r1
 8004664:	2104      	movs	r1, #4
 8004666:	0018      	movs	r0, r3
 8004668:	f7ff ff36 	bl	80044d8 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 800466c:	202c      	movs	r0, #44	@ 0x2c
 800466e:	f7ff ff19 	bl	80044a4 <ST7735_WriteCommand>
}
 8004672:	46c0      	nop			@ (mov r8, r8)
 8004674:	46bd      	mov	sp, r7
 8004676:	b004      	add	sp, #16
 8004678:	bdb0      	pop	{r4, r5, r7, pc}
 800467a:	46c0      	nop			@ (mov r8, r8)
 800467c:	20000ba3 	.word	0x20000ba3
 8004680:	20000ba4 	.word	0x20000ba4

08004684 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
 800468a:	0002      	movs	r2, r0
 800468c:	1dfb      	adds	r3, r7, #7
 800468e:	701a      	strb	r2, [r3, #0]
    ST7735_Select();
 8004690:	f7ff fed8 	bl	8004444 <ST7735_Select>
    ST7735_Reset();
 8004694:	f7ff feee 	bl	8004474 <ST7735_Reset>
    DisplayInit(init_cmds1);
 8004698:	4b0e      	ldr	r3, [pc, #56]	@ (80046d4 <ST7735_Init+0x50>)
 800469a:	0018      	movs	r0, r3
 800469c:	f7ff ff36 	bl	800450c <DisplayInit>
    DisplayInit(init_cmds2);
 80046a0:	4b0d      	ldr	r3, [pc, #52]	@ (80046d8 <ST7735_Init+0x54>)
 80046a2:	0018      	movs	r0, r3
 80046a4:	f7ff ff32 	bl	800450c <DisplayInit>
    DisplayInit(init_cmds3);
 80046a8:	4b0c      	ldr	r3, [pc, #48]	@ (80046dc <ST7735_Init+0x58>)
 80046aa:	0018      	movs	r0, r3
 80046ac:	f7ff ff2e 	bl	800450c <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 80046b0:	4b0b      	ldr	r3, [pc, #44]	@ (80046e0 <ST7735_Init+0x5c>)
 80046b2:	2200      	movs	r2, #0
 80046b4:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 80046b6:	4b0b      	ldr	r3, [pc, #44]	@ (80046e4 <ST7735_Init+0x60>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 80046bc:	1dfb      	adds	r3, r7, #7
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	0018      	movs	r0, r3
 80046c2:	f000 f811 	bl	80046e8 <ST7735_SetRotation>
    ST7735_Unselect();
 80046c6:	f7ff fec9 	bl	800445c <ST7735_Unselect>

}
 80046ca:	46c0      	nop			@ (mov r8, r8)
 80046cc:	46bd      	mov	sp, r7
 80046ce:	b002      	add	sp, #8
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	46c0      	nop			@ (mov r8, r8)
 80046d4:	08011844 	.word	0x08011844
 80046d8:	0801187c 	.word	0x0801187c
 80046dc:	0801188c 	.word	0x0801188c
 80046e0:	20000ba1 	.word	0x20000ba1
 80046e4:	20000ba2 	.word	0x20000ba2

080046e8 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	0002      	movs	r2, r0
 80046f0:	1dfb      	adds	r3, r7, #7
 80046f2:	701a      	strb	r2, [r3, #0]

  uint8_t madctl = 0;
 80046f4:	230f      	movs	r3, #15
 80046f6:	18fb      	adds	r3, r7, r3
 80046f8:	2200      	movs	r2, #0
 80046fa:	701a      	strb	r2, [r3, #0]

  rotation = m % 4; // can't be higher than 3
 80046fc:	1dfb      	adds	r3, r7, #7
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	2203      	movs	r2, #3
 8004702:	4013      	ands	r3, r2
 8004704:	b2da      	uxtb	r2, r3
 8004706:	4b36      	ldr	r3, [pc, #216]	@ (80047e0 <ST7735_SetRotation+0xf8>)
 8004708:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 800470a:	4b35      	ldr	r3, [pc, #212]	@ (80047e0 <ST7735_SetRotation+0xf8>)
 800470c:	781b      	ldrb	r3, [r3, #0]
 800470e:	2b03      	cmp	r3, #3
 8004710:	d041      	beq.n	8004796 <ST7735_SetRotation+0xae>
 8004712:	dc53      	bgt.n	80047bc <ST7735_SetRotation+0xd4>
 8004714:	2b02      	cmp	r3, #2
 8004716:	d02b      	beq.n	8004770 <ST7735_SetRotation+0x88>
 8004718:	dc50      	bgt.n	80047bc <ST7735_SetRotation+0xd4>
 800471a:	2b00      	cmp	r3, #0
 800471c:	d002      	beq.n	8004724 <ST7735_SetRotation+0x3c>
 800471e:	2b01      	cmp	r3, #1
 8004720:	d013      	beq.n	800474a <ST7735_SetRotation+0x62>
 8004722:	e04b      	b.n	80047bc <ST7735_SetRotation+0xd4>
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 8004724:	230f      	movs	r3, #15
 8004726:	18fb      	adds	r3, r7, r3
 8004728:	22c0      	movs	r2, #192	@ 0xc0
 800472a:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 800472c:	4b2d      	ldr	r3, [pc, #180]	@ (80047e4 <ST7735_SetRotation+0xfc>)
 800472e:	22a0      	movs	r2, #160	@ 0xa0
 8004730:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8004732:	4b2d      	ldr	r3, [pc, #180]	@ (80047e8 <ST7735_SetRotation+0x100>)
 8004734:	2280      	movs	r2, #128	@ 0x80
 8004736:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 8004738:	4b2c      	ldr	r3, [pc, #176]	@ (80047ec <ST7735_SetRotation+0x104>)
 800473a:	781a      	ldrb	r2, [r3, #0]
 800473c:	4b2c      	ldr	r3, [pc, #176]	@ (80047f0 <ST7735_SetRotation+0x108>)
 800473e:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 8004740:	4b2c      	ldr	r3, [pc, #176]	@ (80047f4 <ST7735_SetRotation+0x10c>)
 8004742:	781a      	ldrb	r2, [r3, #0]
 8004744:	4b2c      	ldr	r3, [pc, #176]	@ (80047f8 <ST7735_SetRotation+0x110>)
 8004746:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8004748:	e038      	b.n	80047bc <ST7735_SetRotation+0xd4>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 800474a:	230f      	movs	r3, #15
 800474c:	18fb      	adds	r3, r7, r3
 800474e:	22a0      	movs	r2, #160	@ 0xa0
 8004750:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 8004752:	4b25      	ldr	r3, [pc, #148]	@ (80047e8 <ST7735_SetRotation+0x100>)
 8004754:	22a0      	movs	r2, #160	@ 0xa0
 8004756:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8004758:	4b22      	ldr	r3, [pc, #136]	@ (80047e4 <ST7735_SetRotation+0xfc>)
 800475a:	2280      	movs	r2, #128	@ 0x80
 800475c:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 800475e:	4b23      	ldr	r3, [pc, #140]	@ (80047ec <ST7735_SetRotation+0x104>)
 8004760:	781a      	ldrb	r2, [r3, #0]
 8004762:	4b25      	ldr	r3, [pc, #148]	@ (80047f8 <ST7735_SetRotation+0x110>)
 8004764:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8004766:	4b23      	ldr	r3, [pc, #140]	@ (80047f4 <ST7735_SetRotation+0x10c>)
 8004768:	781a      	ldrb	r2, [r3, #0]
 800476a:	4b21      	ldr	r3, [pc, #132]	@ (80047f0 <ST7735_SetRotation+0x108>)
 800476c:	701a      	strb	r2, [r3, #0]
#endif
    break;
 800476e:	e025      	b.n	80047bc <ST7735_SetRotation+0xd4>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 8004770:	230f      	movs	r3, #15
 8004772:	18fb      	adds	r3, r7, r3
 8004774:	2200      	movs	r2, #0
 8004776:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 8004778:	4b1a      	ldr	r3, [pc, #104]	@ (80047e4 <ST7735_SetRotation+0xfc>)
 800477a:	22a0      	movs	r2, #160	@ 0xa0
 800477c:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 800477e:	4b1a      	ldr	r3, [pc, #104]	@ (80047e8 <ST7735_SetRotation+0x100>)
 8004780:	2280      	movs	r2, #128	@ 0x80
 8004782:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 8004784:	4b19      	ldr	r3, [pc, #100]	@ (80047ec <ST7735_SetRotation+0x104>)
 8004786:	781a      	ldrb	r2, [r3, #0]
 8004788:	4b19      	ldr	r3, [pc, #100]	@ (80047f0 <ST7735_SetRotation+0x108>)
 800478a:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 800478c:	4b19      	ldr	r3, [pc, #100]	@ (80047f4 <ST7735_SetRotation+0x10c>)
 800478e:	781a      	ldrb	r2, [r3, #0]
 8004790:	4b19      	ldr	r3, [pc, #100]	@ (80047f8 <ST7735_SetRotation+0x110>)
 8004792:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8004794:	e012      	b.n	80047bc <ST7735_SetRotation+0xd4>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8004796:	230f      	movs	r3, #15
 8004798:	18fb      	adds	r3, r7, r3
 800479a:	2260      	movs	r2, #96	@ 0x60
 800479c:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 800479e:	4b12      	ldr	r3, [pc, #72]	@ (80047e8 <ST7735_SetRotation+0x100>)
 80047a0:	22a0      	movs	r2, #160	@ 0xa0
 80047a2:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 80047a4:	4b0f      	ldr	r3, [pc, #60]	@ (80047e4 <ST7735_SetRotation+0xfc>)
 80047a6:	2280      	movs	r2, #128	@ 0x80
 80047a8:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 80047aa:	4b10      	ldr	r3, [pc, #64]	@ (80047ec <ST7735_SetRotation+0x104>)
 80047ac:	781a      	ldrb	r2, [r3, #0]
 80047ae:	4b12      	ldr	r3, [pc, #72]	@ (80047f8 <ST7735_SetRotation+0x110>)
 80047b0:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 80047b2:	4b10      	ldr	r3, [pc, #64]	@ (80047f4 <ST7735_SetRotation+0x10c>)
 80047b4:	781a      	ldrb	r2, [r3, #0]
 80047b6:	4b0e      	ldr	r3, [pc, #56]	@ (80047f0 <ST7735_SetRotation+0x108>)
 80047b8:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80047ba:	46c0      	nop			@ (mov r8, r8)
  }
  ST7735_Select();
 80047bc:	f7ff fe42 	bl	8004444 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 80047c0:	2036      	movs	r0, #54	@ 0x36
 80047c2:	f7ff fe6f 	bl	80044a4 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 80047c6:	230f      	movs	r3, #15
 80047c8:	18fb      	adds	r3, r7, r3
 80047ca:	2101      	movs	r1, #1
 80047cc:	0018      	movs	r0, r3
 80047ce:	f7ff fe83 	bl	80044d8 <ST7735_WriteData>
  ST7735_Unselect();
 80047d2:	f7ff fe43 	bl	800445c <ST7735_Unselect>
}
 80047d6:	46c0      	nop			@ (mov r8, r8)
 80047d8:	46bd      	mov	sp, r7
 80047da:	b004      	add	sp, #16
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	46c0      	nop			@ (mov r8, r8)
 80047e0:	20000ba0 	.word	0x20000ba0
 80047e4:	20000b9e 	.word	0x20000b9e
 80047e8:	20000b9c 	.word	0x20000b9c
 80047ec:	20000ba1 	.word	0x20000ba1
 80047f0:	20000ba3 	.word	0x20000ba3
 80047f4:	20000ba2 	.word	0x20000ba2
 80047f8:	20000ba4 	.word	0x20000ba4

080047fc <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 80047fc:	b590      	push	{r4, r7, lr}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	0004      	movs	r4, r0
 8004804:	0008      	movs	r0, r1
 8004806:	0011      	movs	r1, r2
 8004808:	1dbb      	adds	r3, r7, #6
 800480a:	1c22      	adds	r2, r4, #0
 800480c:	801a      	strh	r2, [r3, #0]
 800480e:	1d3b      	adds	r3, r7, #4
 8004810:	1c02      	adds	r2, r0, #0
 8004812:	801a      	strh	r2, [r3, #0]
 8004814:	1cbb      	adds	r3, r7, #2
 8004816:	1c0a      	adds	r2, r1, #0
 8004818:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height))
 800481a:	1dbb      	adds	r3, r7, #6
 800481c:	881b      	ldrh	r3, [r3, #0]
 800481e:	4a1c      	ldr	r2, [pc, #112]	@ (8004890 <ST7735_DrawPixel+0x94>)
 8004820:	2100      	movs	r1, #0
 8004822:	5e52      	ldrsh	r2, [r2, r1]
 8004824:	4293      	cmp	r3, r2
 8004826:	da2f      	bge.n	8004888 <ST7735_DrawPixel+0x8c>
 8004828:	1d3b      	adds	r3, r7, #4
 800482a:	881b      	ldrh	r3, [r3, #0]
 800482c:	4a19      	ldr	r2, [pc, #100]	@ (8004894 <ST7735_DrawPixel+0x98>)
 800482e:	2100      	movs	r1, #0
 8004830:	5e52      	ldrsh	r2, [r2, r1]
 8004832:	4293      	cmp	r3, r2
 8004834:	da28      	bge.n	8004888 <ST7735_DrawPixel+0x8c>
        return;

    ST7735_Select();
 8004836:	f7ff fe05 	bl	8004444 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 800483a:	1dbb      	adds	r3, r7, #6
 800483c:	881b      	ldrh	r3, [r3, #0]
 800483e:	b2d8      	uxtb	r0, r3
 8004840:	1d3b      	adds	r3, r7, #4
 8004842:	881b      	ldrh	r3, [r3, #0]
 8004844:	b2d9      	uxtb	r1, r3
 8004846:	1dbb      	adds	r3, r7, #6
 8004848:	881b      	ldrh	r3, [r3, #0]
 800484a:	b2db      	uxtb	r3, r3
 800484c:	3301      	adds	r3, #1
 800484e:	b2da      	uxtb	r2, r3
 8004850:	1d3b      	adds	r3, r7, #4
 8004852:	881b      	ldrh	r3, [r3, #0]
 8004854:	b2db      	uxtb	r3, r3
 8004856:	3301      	adds	r3, #1
 8004858:	b2db      	uxtb	r3, r3
 800485a:	f7ff febb 	bl	80045d4 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 800485e:	1cbb      	adds	r3, r7, #2
 8004860:	881b      	ldrh	r3, [r3, #0]
 8004862:	0a1b      	lsrs	r3, r3, #8
 8004864:	b29b      	uxth	r3, r3
 8004866:	b2da      	uxtb	r2, r3
 8004868:	210c      	movs	r1, #12
 800486a:	187b      	adds	r3, r7, r1
 800486c:	701a      	strb	r2, [r3, #0]
 800486e:	1cbb      	adds	r3, r7, #2
 8004870:	881b      	ldrh	r3, [r3, #0]
 8004872:	b2da      	uxtb	r2, r3
 8004874:	187b      	adds	r3, r7, r1
 8004876:	705a      	strb	r2, [r3, #1]
    ST7735_WriteData(data, sizeof(data));
 8004878:	187b      	adds	r3, r7, r1
 800487a:	2102      	movs	r1, #2
 800487c:	0018      	movs	r0, r3
 800487e:	f7ff fe2b 	bl	80044d8 <ST7735_WriteData>

    ST7735_Unselect();
 8004882:	f7ff fdeb 	bl	800445c <ST7735_Unselect>
 8004886:	e000      	b.n	800488a <ST7735_DrawPixel+0x8e>
        return;
 8004888:	46c0      	nop			@ (mov r8, r8)
}
 800488a:	46bd      	mov	sp, r7
 800488c:	b005      	add	sp, #20
 800488e:	bd90      	pop	{r4, r7, pc}
 8004890:	20000b9c 	.word	0x20000b9c
 8004894:	20000b9e 	.word	0x20000b9e

08004898 <ST7735_DrawImage>:
    }

    ST7735_Unselect();
}

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8004898:	b5b0      	push	{r4, r5, r7, lr}
 800489a:	b082      	sub	sp, #8
 800489c:	af00      	add	r7, sp, #0
 800489e:	0005      	movs	r5, r0
 80048a0:	000c      	movs	r4, r1
 80048a2:	0010      	movs	r0, r2
 80048a4:	0019      	movs	r1, r3
 80048a6:	1dbb      	adds	r3, r7, #6
 80048a8:	1c2a      	adds	r2, r5, #0
 80048aa:	801a      	strh	r2, [r3, #0]
 80048ac:	1d3b      	adds	r3, r7, #4
 80048ae:	1c22      	adds	r2, r4, #0
 80048b0:	801a      	strh	r2, [r3, #0]
 80048b2:	1cbb      	adds	r3, r7, #2
 80048b4:	1c02      	adds	r2, r0, #0
 80048b6:	801a      	strh	r2, [r3, #0]
 80048b8:	003b      	movs	r3, r7
 80048ba:	1c0a      	adds	r2, r1, #0
 80048bc:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height)) return;
 80048be:	1dbb      	adds	r3, r7, #6
 80048c0:	881b      	ldrh	r3, [r3, #0]
 80048c2:	4a2a      	ldr	r2, [pc, #168]	@ (800496c <ST7735_DrawImage+0xd4>)
 80048c4:	2100      	movs	r1, #0
 80048c6:	5e52      	ldrsh	r2, [r2, r1]
 80048c8:	4293      	cmp	r3, r2
 80048ca:	da47      	bge.n	800495c <ST7735_DrawImage+0xc4>
 80048cc:	1d3b      	adds	r3, r7, #4
 80048ce:	881b      	ldrh	r3, [r3, #0]
 80048d0:	4a27      	ldr	r2, [pc, #156]	@ (8004970 <ST7735_DrawImage+0xd8>)
 80048d2:	2100      	movs	r1, #0
 80048d4:	5e52      	ldrsh	r2, [r2, r1]
 80048d6:	4293      	cmp	r3, r2
 80048d8:	da40      	bge.n	800495c <ST7735_DrawImage+0xc4>
    if((x + w - 1) >= _width) return;
 80048da:	1dbb      	adds	r3, r7, #6
 80048dc:	881a      	ldrh	r2, [r3, #0]
 80048de:	1cbb      	adds	r3, r7, #2
 80048e0:	881b      	ldrh	r3, [r3, #0]
 80048e2:	18d3      	adds	r3, r2, r3
 80048e4:	4a21      	ldr	r2, [pc, #132]	@ (800496c <ST7735_DrawImage+0xd4>)
 80048e6:	2100      	movs	r1, #0
 80048e8:	5e52      	ldrsh	r2, [r2, r1]
 80048ea:	4293      	cmp	r3, r2
 80048ec:	dc38      	bgt.n	8004960 <ST7735_DrawImage+0xc8>
    if((y + h - 1) >= _height) return;
 80048ee:	1d3b      	adds	r3, r7, #4
 80048f0:	881a      	ldrh	r2, [r3, #0]
 80048f2:	003b      	movs	r3, r7
 80048f4:	881b      	ldrh	r3, [r3, #0]
 80048f6:	18d3      	adds	r3, r2, r3
 80048f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004970 <ST7735_DrawImage+0xd8>)
 80048fa:	2100      	movs	r1, #0
 80048fc:	5e52      	ldrsh	r2, [r2, r1]
 80048fe:	4293      	cmp	r3, r2
 8004900:	dc30      	bgt.n	8004964 <ST7735_DrawImage+0xcc>

    ST7735_Select();
 8004902:	f7ff fd9f 	bl	8004444 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8004906:	1dbb      	adds	r3, r7, #6
 8004908:	881b      	ldrh	r3, [r3, #0]
 800490a:	b2d8      	uxtb	r0, r3
 800490c:	1d3b      	adds	r3, r7, #4
 800490e:	881b      	ldrh	r3, [r3, #0]
 8004910:	b2d9      	uxtb	r1, r3
 8004912:	1dbb      	adds	r3, r7, #6
 8004914:	881b      	ldrh	r3, [r3, #0]
 8004916:	b2da      	uxtb	r2, r3
 8004918:	1cbb      	adds	r3, r7, #2
 800491a:	881b      	ldrh	r3, [r3, #0]
 800491c:	b2db      	uxtb	r3, r3
 800491e:	18d3      	adds	r3, r2, r3
 8004920:	b2db      	uxtb	r3, r3
 8004922:	3b01      	subs	r3, #1
 8004924:	b2dc      	uxtb	r4, r3
 8004926:	1d3b      	adds	r3, r7, #4
 8004928:	881b      	ldrh	r3, [r3, #0]
 800492a:	b2da      	uxtb	r2, r3
 800492c:	003b      	movs	r3, r7
 800492e:	881b      	ldrh	r3, [r3, #0]
 8004930:	b2db      	uxtb	r3, r3
 8004932:	18d3      	adds	r3, r2, r3
 8004934:	b2db      	uxtb	r3, r3
 8004936:	3b01      	subs	r3, #1
 8004938:	b2db      	uxtb	r3, r3
 800493a:	0022      	movs	r2, r4
 800493c:	f7ff fe4a 	bl	80045d4 <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 8004940:	1cbb      	adds	r3, r7, #2
 8004942:	881b      	ldrh	r3, [r3, #0]
 8004944:	003a      	movs	r2, r7
 8004946:	8812      	ldrh	r2, [r2, #0]
 8004948:	4353      	muls	r3, r2
 800494a:	005a      	lsls	r2, r3, #1
 800494c:	69bb      	ldr	r3, [r7, #24]
 800494e:	0011      	movs	r1, r2
 8004950:	0018      	movs	r0, r3
 8004952:	f7ff fdc1 	bl	80044d8 <ST7735_WriteData>
    ST7735_Unselect();
 8004956:	f7ff fd81 	bl	800445c <ST7735_Unselect>
 800495a:	e004      	b.n	8004966 <ST7735_DrawImage+0xce>
    if((x >= _width) || (y >= _height)) return;
 800495c:	46c0      	nop			@ (mov r8, r8)
 800495e:	e002      	b.n	8004966 <ST7735_DrawImage+0xce>
    if((x + w - 1) >= _width) return;
 8004960:	46c0      	nop			@ (mov r8, r8)
 8004962:	e000      	b.n	8004966 <ST7735_DrawImage+0xce>
    if((y + h - 1) >= _height) return;
 8004964:	46c0      	nop			@ (mov r8, r8)
}
 8004966:	46bd      	mov	sp, r7
 8004968:	b002      	add	sp, #8
 800496a:	bdb0      	pop	{r4, r5, r7, pc}
 800496c:	20000b9c 	.word	0x20000b9c
 8004970:	20000b9e 	.word	0x20000b9e

08004974 <minmea_tocoord>:
/**
 * Convert a raw coordinate to a floating point DD.DDD... value.
 * Returns NaN for "unknown" values.
 */
static inline float minmea_tocoord(struct minmea_float *f)
{
 8004974:	b5b0      	push	{r4, r5, r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
    if (f->scale == 0)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d101      	bne.n	8004988 <minmea_tocoord+0x14>
        return NAN;
 8004984:	4b1c      	ldr	r3, [pc, #112]	@ (80049f8 <minmea_tocoord+0x84>)
 8004986:	e033      	b.n	80049f0 <minmea_tocoord+0x7c>
    int_least32_t degrees = f->value / (f->scale * 100);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	2164      	movs	r1, #100	@ 0x64
 8004992:	434b      	muls	r3, r1
 8004994:	0019      	movs	r1, r3
 8004996:	0010      	movs	r0, r2
 8004998:	f7fb fc64 	bl	8000264 <__divsi3>
 800499c:	0003      	movs	r3, r0
 800499e:	60fb      	str	r3, [r7, #12]
    int_least32_t minutes = f->value % (f->scale * 100);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	2164      	movs	r1, #100	@ 0x64
 80049aa:	434b      	muls	r3, r1
 80049ac:	0019      	movs	r1, r3
 80049ae:	0010      	movs	r0, r2
 80049b0:	f7fb fd3e 	bl	8000430 <__aeabi_idivmod>
 80049b4:	000b      	movs	r3, r1
 80049b6:	60bb      	str	r3, [r7, #8]
    return (float) degrees + (float) minutes / (60 * f->scale);
 80049b8:	68f8      	ldr	r0, [r7, #12]
 80049ba:	f7fc fef5 	bl	80017a8 <__aeabi_i2f>
 80049be:	1c04      	adds	r4, r0, #0
 80049c0:	68b8      	ldr	r0, [r7, #8]
 80049c2:	f7fc fef1 	bl	80017a8 <__aeabi_i2f>
 80049c6:	1c05      	adds	r5, r0, #0
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685a      	ldr	r2, [r3, #4]
 80049cc:	0013      	movs	r3, r2
 80049ce:	011b      	lsls	r3, r3, #4
 80049d0:	1a9b      	subs	r3, r3, r2
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	0018      	movs	r0, r3
 80049d6:	f7fc fee7 	bl	80017a8 <__aeabi_i2f>
 80049da:	1c03      	adds	r3, r0, #0
 80049dc:	1c19      	adds	r1, r3, #0
 80049de:	1c28      	adds	r0, r5, #0
 80049e0:	f7fc f936 	bl	8000c50 <__aeabi_fdiv>
 80049e4:	1c03      	adds	r3, r0, #0
 80049e6:	1c19      	adds	r1, r3, #0
 80049e8:	1c20      	adds	r0, r4, #0
 80049ea:	f7fb ff3f 	bl	800086c <__aeabi_fadd>
 80049ee:	1c03      	adds	r3, r0, #0
}
 80049f0:	1c18      	adds	r0, r3, #0
 80049f2:	46bd      	mov	sp, r7
 80049f4:	b004      	add	sp, #16
 80049f6:	bdb0      	pop	{r4, r5, r7, pc}
 80049f8:	7fc00000 	.word	0x7fc00000

080049fc <json_getSibling>:

/** Get the next sibling of a JSON property that is within a JSON object or array.
  * @param json A valid handler of a json property.
  * @retval The handler of the next sibling if found.
  * @retval Null pointer if the json property is the last one. */
static inline json_t const* json_getSibling( json_t const* json ) {
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
    return json->sibling;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
}
 8004a08:	0018      	movs	r0, r3
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	b002      	add	sp, #8
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <json_getChild>:
/** Get the first property of a JSON object or array.
  * @param json A valid handler of a json property.
  *             Its type must be JSON_OBJ or JSON_ARRAY.
  * @retval The handler of the first property if there is.
  * @retval Null pointer if the json object has not properties. */
static inline json_t const* json_getChild( json_t const* json ) {
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
    return json->u.c.child;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	689b      	ldr	r3, [r3, #8]
}
 8004a1c:	0018      	movs	r0, r3
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	b002      	add	sp, #8
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <json_getInteger>:
}

/** Get the value of a json integer property.
  * @param property A valid handler of a json object. Its type must be JSON_INTEGER.
  * @return The value stdint. */
static inline int64_t json_getInteger( json_t const* property ) {
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b082      	sub	sp, #8
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  return strtoll( property->u.value,(char**)NULL, 10);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	220a      	movs	r2, #10
 8004a32:	2100      	movs	r1, #0
 8004a34:	0018      	movs	r0, r3
 8004a36:	f009 fe59 	bl	800e6ec <strtoll>
 8004a3a:	0002      	movs	r2, r0
 8004a3c:	000b      	movs	r3, r1
}
 8004a3e:	0010      	movs	r0, r2
 8004a40:	0019      	movs	r1, r3
 8004a42:	46bd      	mov	sp, r7
 8004a44:	b002      	add	sp, #8
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <json_getReal>:

/** Get the value of a json real property.
  * @param property A valid handler of a json object. Its type must be JSON_REAL.
  * @return The value. */
static inline double json_getReal( json_t const* property ) {
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b082      	sub	sp, #8
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  return strtod( property->u.value,(char**)NULL );
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	2100      	movs	r1, #0
 8004a56:	0018      	movs	r0, r3
 8004a58:	f009 fd00 	bl	800e45c <strtod>
 8004a5c:	0002      	movs	r2, r0
 8004a5e:	000b      	movs	r3, r1
}
 8004a60:	0010      	movs	r0, r2
 8004a62:	0019      	movs	r1, r3
 8004a64:	46bd      	mov	sp, r7
 8004a66:	b002      	add	sp, #8
 8004a68:	bd80      	pop	{r7, pc}
	...

08004a6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004a6c:	b5b0      	push	{r4, r5, r7, lr}
 8004a6e:	b08c      	sub	sp, #48	@ 0x30
 8004a70:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004a72:	f003 fc53 	bl	800831c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004a76:	f000 fc59 	bl	800532c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  StructInit();
 8004a7a:	f001 f97f 	bl	8005d7c <StructInit>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004a7e:	f000 ff0b 	bl	8005898 <MX_GPIO_Init>
  MX_I2C1_Init();
 8004a82:	f000 fcb5 	bl	80053f0 <MX_I2C1_Init>
  MX_SPI1_Init();
 8004a86:	f000 fda3 	bl	80055d0 <MX_SPI1_Init>
  MX_TIM17_Init();
 8004a8a:	f000 fde1 	bl	8005650 <MX_TIM17_Init>
  MX_USART1_UART_Init();
 8004a8e:	f000 fe67 	bl	8005760 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004a92:	f000 feb3 	bl	80057fc <MX_USART2_UART_Init>
  MX_RTC_Init();
 8004a96:	f000 fceb 	bl	8005470 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  PeripheralInit();
 8004a9a:	f001 f92f 	bl	8005cfc <PeripheralInit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
      //Before entering the while, fill the screen to clear it once
      fillScreen(BLACK);
 8004a9e:	2000      	movs	r0, #0
 8004aa0:	f7ff fb96 	bl	80041d0 <fillScreen>
  while (1)
  {
	  _ADXL343_ReadReg8(0x15, &steps, 1);
 8004aa4:	4b93      	ldr	r3, [pc, #588]	@ (8004cf4 <main+0x288>)
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	0019      	movs	r1, r3
 8004aaa:	2015      	movs	r0, #21
 8004aac:	f001 fa1c 	bl	8005ee8 <_ADXL343_ReadReg8>

	  //SendData();
	  //ReceiveData();
	  //_ADXL343_ReadReg8(0x00, &steps, 1);
	  if(checkTime){
 8004ab0:	4b91      	ldr	r3, [pc, #580]	@ (8004cf8 <main+0x28c>)
 8004ab2:	881b      	ldrh	r3, [r3, #0]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d02b      	beq.n	8004b10 <main+0xa4>
	  if(((game.time.minutes%dayLength)==0) && game.time.seconds>0){
 8004ab8:	4b90      	ldr	r3, [pc, #576]	@ (8004cfc <main+0x290>)
 8004aba:	685a      	ldr	r2, [r3, #4]
 8004abc:	4b90      	ldr	r3, [pc, #576]	@ (8004d00 <main+0x294>)
 8004abe:	881b      	ldrh	r3, [r3, #0]
 8004ac0:	0019      	movs	r1, r3
 8004ac2:	0010      	movs	r0, r2
 8004ac4:	f7fb fcb4 	bl	8000430 <__aeabi_idivmod>
 8004ac8:	1e0b      	subs	r3, r1, #0
 8004aca:	d10b      	bne.n	8004ae4 <main+0x78>
 8004acc:	4b8b      	ldr	r3, [pc, #556]	@ (8004cfc <main+0x290>)
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	dd07      	ble.n	8004ae4 <main+0x78>
		  game.stepsToday=0;
 8004ad4:	4a89      	ldr	r2, [pc, #548]	@ (8004cfc <main+0x290>)
 8004ad6:	2390      	movs	r3, #144	@ 0x90
 8004ad8:	005b      	lsls	r3, r3, #1
 8004ada:	2100      	movs	r1, #0
 8004adc:	50d1      	str	r1, [r2, r3]
		  checkTime=0;
 8004ade:	4b86      	ldr	r3, [pc, #536]	@ (8004cf8 <main+0x28c>)
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	801a      	strh	r2, [r3, #0]
	  }

	  if(((game.time.minutes%weekLength)==0) && game.time.seconds>0){
 8004ae4:	4b85      	ldr	r3, [pc, #532]	@ (8004cfc <main+0x290>)
 8004ae6:	685a      	ldr	r2, [r3, #4]
 8004ae8:	4b86      	ldr	r3, [pc, #536]	@ (8004d04 <main+0x298>)
 8004aea:	881b      	ldrh	r3, [r3, #0]
 8004aec:	0019      	movs	r1, r3
 8004aee:	0010      	movs	r0, r2
 8004af0:	f7fb fc9e 	bl	8000430 <__aeabi_idivmod>
 8004af4:	1e0b      	subs	r3, r1, #0
 8004af6:	d10b      	bne.n	8004b10 <main+0xa4>
 8004af8:	4b80      	ldr	r3, [pc, #512]	@ (8004cfc <main+0x290>)
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	dd07      	ble.n	8004b10 <main+0xa4>
		  game.weeklySteps=0;
 8004b00:	4a7e      	ldr	r2, [pc, #504]	@ (8004cfc <main+0x290>)
 8004b02:	238e      	movs	r3, #142	@ 0x8e
 8004b04:	005b      	lsls	r3, r3, #1
 8004b06:	2100      	movs	r1, #0
 8004b08:	50d1      	str	r1, [r2, r3]
		  checkTime=0;
 8004b0a:	4b7b      	ldr	r3, [pc, #492]	@ (8004cf8 <main+0x28c>)
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	801a      	strh	r2, [r3, #0]
	  }
	  }
	  if((game.time.minutes%dayLength)==1) checkTime=1;
 8004b10:	4b7a      	ldr	r3, [pc, #488]	@ (8004cfc <main+0x290>)
 8004b12:	685a      	ldr	r2, [r3, #4]
 8004b14:	4b7a      	ldr	r3, [pc, #488]	@ (8004d00 <main+0x294>)
 8004b16:	881b      	ldrh	r3, [r3, #0]
 8004b18:	0019      	movs	r1, r3
 8004b1a:	0010      	movs	r0, r2
 8004b1c:	f7fb fc88 	bl	8000430 <__aeabi_idivmod>
 8004b20:	000b      	movs	r3, r1
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d102      	bne.n	8004b2c <main+0xc0>
 8004b26:	4b74      	ldr	r3, [pc, #464]	@ (8004cf8 <main+0x28c>)
 8004b28:	2201      	movs	r2, #1
 8004b2a:	801a      	strh	r2, [r3, #0]
	  if(steps!=0){
 8004b2c:	4b71      	ldr	r3, [pc, #452]	@ (8004cf4 <main+0x288>)
 8004b2e:	781b      	ldrb	r3, [r3, #0]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d033      	beq.n	8004b9c <main+0x130>
	  game.stepsToday +=steps*game.numLocations;
 8004b34:	4a71      	ldr	r2, [pc, #452]	@ (8004cfc <main+0x290>)
 8004b36:	2390      	movs	r3, #144	@ 0x90
 8004b38:	005b      	lsls	r3, r3, #1
 8004b3a:	58d2      	ldr	r2, [r2, r3]
 8004b3c:	4b6d      	ldr	r3, [pc, #436]	@ (8004cf4 <main+0x288>)
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	0019      	movs	r1, r3
 8004b42:	4b6e      	ldr	r3, [pc, #440]	@ (8004cfc <main+0x290>)
 8004b44:	695b      	ldr	r3, [r3, #20]
 8004b46:	434b      	muls	r3, r1
 8004b48:	18d1      	adds	r1, r2, r3
 8004b4a:	4a6c      	ldr	r2, [pc, #432]	@ (8004cfc <main+0x290>)
 8004b4c:	2390      	movs	r3, #144	@ 0x90
 8004b4e:	005b      	lsls	r3, r3, #1
 8004b50:	50d1      	str	r1, [r2, r3]
	  game.weeklySteps+=steps*game.numLocations;
 8004b52:	4a6a      	ldr	r2, [pc, #424]	@ (8004cfc <main+0x290>)
 8004b54:	238e      	movs	r3, #142	@ 0x8e
 8004b56:	005b      	lsls	r3, r3, #1
 8004b58:	58d2      	ldr	r2, [r2, r3]
 8004b5a:	4b66      	ldr	r3, [pc, #408]	@ (8004cf4 <main+0x288>)
 8004b5c:	781b      	ldrb	r3, [r3, #0]
 8004b5e:	0019      	movs	r1, r3
 8004b60:	4b66      	ldr	r3, [pc, #408]	@ (8004cfc <main+0x290>)
 8004b62:	695b      	ldr	r3, [r3, #20]
 8004b64:	434b      	muls	r3, r1
 8004b66:	18d1      	adds	r1, r2, r3
 8004b68:	4a64      	ldr	r2, [pc, #400]	@ (8004cfc <main+0x290>)
 8004b6a:	238e      	movs	r3, #142	@ 0x8e
 8004b6c:	005b      	lsls	r3, r3, #1
 8004b6e:	50d1      	str	r1, [r2, r3]
	  game.allSteps+=steps*game.numLocations;
 8004b70:	4a62      	ldr	r2, [pc, #392]	@ (8004cfc <main+0x290>)
 8004b72:	238c      	movs	r3, #140	@ 0x8c
 8004b74:	005b      	lsls	r3, r3, #1
 8004b76:	58d2      	ldr	r2, [r2, r3]
 8004b78:	4b5e      	ldr	r3, [pc, #376]	@ (8004cf4 <main+0x288>)
 8004b7a:	781b      	ldrb	r3, [r3, #0]
 8004b7c:	0019      	movs	r1, r3
 8004b7e:	4b5f      	ldr	r3, [pc, #380]	@ (8004cfc <main+0x290>)
 8004b80:	695b      	ldr	r3, [r3, #20]
 8004b82:	434b      	muls	r3, r1
 8004b84:	18d1      	adds	r1, r2, r3
 8004b86:	4a5d      	ldr	r2, [pc, #372]	@ (8004cfc <main+0x290>)
 8004b88:	238c      	movs	r3, #140	@ 0x8c
 8004b8a:	005b      	lsls	r3, r3, #1
 8004b8c:	50d1      	str	r1, [r2, r3]
	  steps=0;
 8004b8e:	4b59      	ldr	r3, [pc, #356]	@ (8004cf4 <main+0x288>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	701a      	strb	r2, [r3, #0]
	  _ADXL343_WriteReg8(0x7E, 0xB1);
 8004b94:	21b1      	movs	r1, #177	@ 0xb1
 8004b96:	207e      	movs	r0, #126	@ 0x7e
 8004b98:	f001 f9d8 	bl	8005f4c <_ADXL343_WriteReg8>
	  }
	  ++updateScreen;
 8004b9c:	4b5a      	ldr	r3, [pc, #360]	@ (8004d08 <main+0x29c>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	1c5a      	adds	r2, r3, #1
 8004ba2:	4b59      	ldr	r3, [pc, #356]	@ (8004d08 <main+0x29c>)
 8004ba4:	601a      	str	r2, [r3, #0]
	  //SendData();
	  //HAL_UART_Transmit(&huart2, "hello", 5, 100);
	  switch(currentMenu){
 8004ba6:	4b59      	ldr	r3, [pc, #356]	@ (8004d0c <main+0x2a0>)
 8004ba8:	781b      	ldrb	r3, [r3, #0]
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	d100      	bne.n	8004bb0 <main+0x144>
 8004bae:	e236      	b.n	800501e <main+0x5b2>
 8004bb0:	dd00      	ble.n	8004bb4 <main+0x148>
 8004bb2:	e393      	b.n	80052dc <main+0x870>
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d100      	bne.n	8004bba <main+0x14e>
 8004bb8:	e0bc      	b.n	8004d34 <main+0x2c8>
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d000      	beq.n	8004bc0 <main+0x154>
 8004bbe:	e38d      	b.n	80052dc <main+0x870>
	  case Main:
		  if((totalFrames)%600==0) GetLatLon();
 8004bc0:	4b53      	ldr	r3, [pc, #332]	@ (8004d10 <main+0x2a4>)
 8004bc2:	881b      	ldrh	r3, [r3, #0]
 8004bc4:	2296      	movs	r2, #150	@ 0x96
 8004bc6:	0091      	lsls	r1, r2, #2
 8004bc8:	0018      	movs	r0, r3
 8004bca:	f7fb fb47 	bl	800025c <__aeabi_uidivmod>
 8004bce:	000b      	movs	r3, r1
 8004bd0:	b29b      	uxth	r3, r3
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d101      	bne.n	8004bda <main+0x16e>
 8004bd6:	f001 fc95 	bl	8006504 <GetLatLon>
		  if(updateScreen>=5)
 8004bda:	4b4b      	ldr	r3, [pc, #300]	@ (8004d08 <main+0x29c>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	2b04      	cmp	r3, #4
 8004be0:	d93c      	bls.n	8004c5c <main+0x1f0>
		  {
			  updateScreen = 0;
 8004be2:	4b49      	ldr	r3, [pc, #292]	@ (8004d08 <main+0x29c>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	601a      	str	r2, [r3, #0]
			  //Animate character
			  switch(game.evo)
 8004be8:	4b44      	ldr	r3, [pc, #272]	@ (8004cfc <main+0x290>)
 8004bea:	7c1b      	ldrb	r3, [r3, #16]
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d00f      	beq.n	8004c10 <main+0x1a4>
 8004bf0:	dc11      	bgt.n	8004c16 <main+0x1aa>
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d00e      	beq.n	8004c14 <main+0x1a8>
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d10d      	bne.n	8004c16 <main+0x1aa>
			  case 0:
				  //Animate as the egg
				  break;
			  case 1:
				  //Animate as the baby
				  Animate(animSitting,1,30,30,64,64);
 8004bfa:	4846      	ldr	r0, [pc, #280]	@ (8004d14 <main+0x2a8>)
 8004bfc:	2340      	movs	r3, #64	@ 0x40
 8004bfe:	9301      	str	r3, [sp, #4]
 8004c00:	2340      	movs	r3, #64	@ 0x40
 8004c02:	9300      	str	r3, [sp, #0]
 8004c04:	231e      	movs	r3, #30
 8004c06:	221e      	movs	r2, #30
 8004c08:	2101      	movs	r1, #1
 8004c0a:	f001 f931 	bl	8005e70 <Animate>
				  break;
 8004c0e:	e002      	b.n	8004c16 <main+0x1aa>
			  case 2:
				  //Animate as the adult
				  break;
 8004c10:	46c0      	nop			@ (mov r8, r8)
 8004c12:	e000      	b.n	8004c16 <main+0x1aa>
				  break;
 8004c14:	46c0      	nop			@ (mov r8, r8)
			  }

			  //Update steps
			  drawString(0,150,"-SILLY LITTLE GUY-",WHITE,BLACK,1,1);
 8004c16:	2301      	movs	r3, #1
 8004c18:	425b      	negs	r3, r3
 8004c1a:	4a3f      	ldr	r2, [pc, #252]	@ (8004d18 <main+0x2ac>)
 8004c1c:	2101      	movs	r1, #1
 8004c1e:	9102      	str	r1, [sp, #8]
 8004c20:	2101      	movs	r1, #1
 8004c22:	9101      	str	r1, [sp, #4]
 8004c24:	2100      	movs	r1, #0
 8004c26:	9100      	str	r1, [sp, #0]
 8004c28:	2196      	movs	r1, #150	@ 0x96
 8004c2a:	2000      	movs	r0, #0
 8004c2c:	f7ff f98b 	bl	8003f46 <drawString>
			  sprintf(buffer2, "Steps: %d ", game.stepsToday);
 8004c30:	4a32      	ldr	r2, [pc, #200]	@ (8004cfc <main+0x290>)
 8004c32:	2390      	movs	r3, #144	@ 0x90
 8004c34:	005b      	lsls	r3, r3, #1
 8004c36:	58d2      	ldr	r2, [r2, r3]
 8004c38:	4938      	ldr	r1, [pc, #224]	@ (8004d1c <main+0x2b0>)
 8004c3a:	4b39      	ldr	r3, [pc, #228]	@ (8004d20 <main+0x2b4>)
 8004c3c:	0018      	movs	r0, r3
 8004c3e:	f009 fe25 	bl	800e88c <siprintf>
			  drawString(0, 10, buffer2, WHITE, BLACK, 1, 1);
 8004c42:	2301      	movs	r3, #1
 8004c44:	425b      	negs	r3, r3
 8004c46:	4a36      	ldr	r2, [pc, #216]	@ (8004d20 <main+0x2b4>)
 8004c48:	2101      	movs	r1, #1
 8004c4a:	9102      	str	r1, [sp, #8]
 8004c4c:	2101      	movs	r1, #1
 8004c4e:	9101      	str	r1, [sp, #4]
 8004c50:	2100      	movs	r1, #0
 8004c52:	9100      	str	r1, [sp, #0]
 8004c54:	210a      	movs	r1, #10
 8004c56:	2000      	movs	r0, #0
 8004c58:	f7ff f975 	bl	8003f46 <drawString>
		  }

		  //Interact with the SLG
		  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_SET )
 8004c5c:	4b31      	ldr	r3, [pc, #196]	@ (8004d24 <main+0x2b8>)
 8004c5e:	2102      	movs	r1, #2
 8004c60:	0018      	movs	r0, r3
 8004c62:	f003 fe65 	bl	8008930 <HAL_GPIO_ReadPin>
 8004c66:	0003      	movs	r3, r0
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d107      	bne.n	8004c7c <main+0x210>
		  {
			  effect = Evolution;
 8004c6c:	4b2e      	ldr	r3, [pc, #184]	@ (8004d28 <main+0x2bc>)
 8004c6e:	2206      	movs	r2, #6
 8004c70:	701a      	strb	r2, [r3, #0]
			  PlayEffect(effect);
 8004c72:	4b2d      	ldr	r3, [pc, #180]	@ (8004d28 <main+0x2bc>)
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	0018      	movs	r0, r3
 8004c78:	f000 fedc 	bl	8005a34 <PlayEffect>
		  }


		  //Change current Menu
		  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET ) {
 8004c7c:	4b2b      	ldr	r3, [pc, #172]	@ (8004d2c <main+0x2c0>)
 8004c7e:	2104      	movs	r1, #4
 8004c80:	0018      	movs	r0, r3
 8004c82:	f003 fe55 	bl	8008930 <HAL_GPIO_ReadPin>
 8004c86:	0003      	movs	r3, r0
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d111      	bne.n	8004cb0 <main+0x244>
			  effect = MenuBeep;
 8004c8c:	4b26      	ldr	r3, [pc, #152]	@ (8004d28 <main+0x2bc>)
 8004c8e:	2200      	movs	r2, #0
 8004c90:	701a      	strb	r2, [r3, #0]
			  PlayEffect(effect);
 8004c92:	4b25      	ldr	r3, [pc, #148]	@ (8004d28 <main+0x2bc>)
 8004c94:	781b      	ldrb	r3, [r3, #0]
 8004c96:	0018      	movs	r0, r3
 8004c98:	f000 fecc 	bl	8005a34 <PlayEffect>

			  currentMenu = Settings;
 8004c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8004d0c <main+0x2a0>)
 8004c9e:	2204      	movs	r2, #4
 8004ca0:	701a      	strb	r2, [r3, #0]
			  canChange = 0;
 8004ca2:	4b23      	ldr	r3, [pc, #140]	@ (8004d30 <main+0x2c4>)
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	701a      	strb	r2, [r3, #0]
			  fillScreen(BLACK);
 8004ca8:	2000      	movs	r0, #0
 8004caa:	f7ff fa91 	bl	80041d0 <fillScreen>
		  }
		  else
			  canChange = 1;


		  break;
 8004cae:	e315      	b.n	80052dc <main+0x870>
		  else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET ) {
 8004cb0:	2380      	movs	r3, #128	@ 0x80
 8004cb2:	011a      	lsls	r2, r3, #4
 8004cb4:	23a0      	movs	r3, #160	@ 0xa0
 8004cb6:	05db      	lsls	r3, r3, #23
 8004cb8:	0011      	movs	r1, r2
 8004cba:	0018      	movs	r0, r3
 8004cbc:	f003 fe38 	bl	8008930 <HAL_GPIO_ReadPin>
 8004cc0:	0003      	movs	r3, r0
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d111      	bne.n	8004cea <main+0x27e>
			  effect = MenuBeep;
 8004cc6:	4b18      	ldr	r3, [pc, #96]	@ (8004d28 <main+0x2bc>)
 8004cc8:	2200      	movs	r2, #0
 8004cca:	701a      	strb	r2, [r3, #0]
			  PlayEffect(effect);
 8004ccc:	4b16      	ldr	r3, [pc, #88]	@ (8004d28 <main+0x2bc>)
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	0018      	movs	r0, r3
 8004cd2:	f000 feaf 	bl	8005a34 <PlayEffect>
			  currentMenu = StatsDisplay;
 8004cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8004d0c <main+0x2a0>)
 8004cd8:	2200      	movs	r2, #0
 8004cda:	701a      	strb	r2, [r3, #0]
			  canChange = 0;
 8004cdc:	4b14      	ldr	r3, [pc, #80]	@ (8004d30 <main+0x2c4>)
 8004cde:	2200      	movs	r2, #0
 8004ce0:	701a      	strb	r2, [r3, #0]
			  fillScreen(BLACK);
 8004ce2:	2000      	movs	r0, #0
 8004ce4:	f7ff fa74 	bl	80041d0 <fillScreen>
		  break;
 8004ce8:	e2f8      	b.n	80052dc <main+0x870>
			  canChange = 1;
 8004cea:	4b11      	ldr	r3, [pc, #68]	@ (8004d30 <main+0x2c4>)
 8004cec:	2201      	movs	r2, #1
 8004cee:	701a      	strb	r2, [r3, #0]
		  break;
 8004cf0:	e2f4      	b.n	80052dc <main+0x870>
 8004cf2:	46c0      	nop			@ (mov r8, r8)
 8004cf4:	20001bac 	.word	0x20001bac
 8004cf8:	20000000 	.word	0x20000000
 8004cfc:	20000bac 	.word	0x20000bac
 8004d00:	20000002 	.word	0x20000002
 8004d04:	20000004 	.word	0x20000004
 8004d08:	20001b1c 	.word	0x20001b1c
 8004d0c:	200009a8 	.word	0x200009a8
 8004d10:	20000d50 	.word	0x20000d50
 8004d14:	20001b30 	.word	0x20001b30
 8004d18:	08011010 	.word	0x08011010
 8004d1c:	08011024 	.word	0x08011024
 8004d20:	20001b48 	.word	0x20001b48
 8004d24:	50000800 	.word	0x50000800
 8004d28:	20000ba8 	.word	0x20000ba8
 8004d2c:	50000400 	.word	0x50000400
 8004d30:	200009a9 	.word	0x200009a9
	  case StatsDisplay:

		  if(updateScreen>=5)
 8004d34:	4bef      	ldr	r3, [pc, #956]	@ (80050f4 <main+0x688>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2b04      	cmp	r3, #4
 8004d3a:	d800      	bhi.n	8004d3e <main+0x2d2>
 8004d3c:	e151      	b.n	8004fe2 <main+0x576>
		  {
			  //fillScreen(BLACK);

			  drawString(0, 150, "STEPS", WHITE, BLACK, 1, 1);
 8004d3e:	2301      	movs	r3, #1
 8004d40:	425b      	negs	r3, r3
 8004d42:	4aed      	ldr	r2, [pc, #948]	@ (80050f8 <main+0x68c>)
 8004d44:	2101      	movs	r1, #1
 8004d46:	9102      	str	r1, [sp, #8]
 8004d48:	2101      	movs	r1, #1
 8004d4a:	9101      	str	r1, [sp, #4]
 8004d4c:	2100      	movs	r1, #0
 8004d4e:	9100      	str	r1, [sp, #0]
 8004d50:	2196      	movs	r1, #150	@ 0x96
 8004d52:	2000      	movs	r0, #0
 8004d54:	f7ff f8f7 	bl	8003f46 <drawString>
			  sprintf(buffer2, "Today: %d ", game.stepsToday);
 8004d58:	4ae8      	ldr	r2, [pc, #928]	@ (80050fc <main+0x690>)
 8004d5a:	2390      	movs	r3, #144	@ 0x90
 8004d5c:	005b      	lsls	r3, r3, #1
 8004d5e:	58d2      	ldr	r2, [r2, r3]
 8004d60:	49e7      	ldr	r1, [pc, #924]	@ (8005100 <main+0x694>)
 8004d62:	4be8      	ldr	r3, [pc, #928]	@ (8005104 <main+0x698>)
 8004d64:	0018      	movs	r0, r3
 8004d66:	f009 fd91 	bl	800e88c <siprintf>
			  drawString(0, 140, buffer2, WHITE, BLACK, 1, 1);
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	425b      	negs	r3, r3
 8004d6e:	4ae5      	ldr	r2, [pc, #916]	@ (8005104 <main+0x698>)
 8004d70:	2101      	movs	r1, #1
 8004d72:	9102      	str	r1, [sp, #8]
 8004d74:	2101      	movs	r1, #1
 8004d76:	9101      	str	r1, [sp, #4]
 8004d78:	2100      	movs	r1, #0
 8004d7a:	9100      	str	r1, [sp, #0]
 8004d7c:	218c      	movs	r1, #140	@ 0x8c
 8004d7e:	2000      	movs	r0, #0
 8004d80:	f7ff f8e1 	bl	8003f46 <drawString>
			  sprintf(buffer2, "This week: %d ", game.weeklySteps);
 8004d84:	4add      	ldr	r2, [pc, #884]	@ (80050fc <main+0x690>)
 8004d86:	238e      	movs	r3, #142	@ 0x8e
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	58d2      	ldr	r2, [r2, r3]
 8004d8c:	49de      	ldr	r1, [pc, #888]	@ (8005108 <main+0x69c>)
 8004d8e:	4bdd      	ldr	r3, [pc, #884]	@ (8005104 <main+0x698>)
 8004d90:	0018      	movs	r0, r3
 8004d92:	f009 fd7b 	bl	800e88c <siprintf>
			  drawString(0, 130, buffer2, WHITE, BLACK, 1, 1);
 8004d96:	2301      	movs	r3, #1
 8004d98:	425b      	negs	r3, r3
 8004d9a:	4ada      	ldr	r2, [pc, #872]	@ (8005104 <main+0x698>)
 8004d9c:	2101      	movs	r1, #1
 8004d9e:	9102      	str	r1, [sp, #8]
 8004da0:	2101      	movs	r1, #1
 8004da2:	9101      	str	r1, [sp, #4]
 8004da4:	2100      	movs	r1, #0
 8004da6:	9100      	str	r1, [sp, #0]
 8004da8:	2182      	movs	r1, #130	@ 0x82
 8004daa:	2000      	movs	r0, #0
 8004dac:	f7ff f8cb 	bl	8003f46 <drawString>
			  sprintf(buffer2, "All time: %d ", game.allSteps);
 8004db0:	4ad2      	ldr	r2, [pc, #840]	@ (80050fc <main+0x690>)
 8004db2:	238c      	movs	r3, #140	@ 0x8c
 8004db4:	005b      	lsls	r3, r3, #1
 8004db6:	58d2      	ldr	r2, [r2, r3]
 8004db8:	49d4      	ldr	r1, [pc, #848]	@ (800510c <main+0x6a0>)
 8004dba:	4bd2      	ldr	r3, [pc, #840]	@ (8005104 <main+0x698>)
 8004dbc:	0018      	movs	r0, r3
 8004dbe:	f009 fd65 	bl	800e88c <siprintf>
			  drawString(0, 120, buffer2, WHITE, BLACK, 1, 1);
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	425b      	negs	r3, r3
 8004dc6:	4acf      	ldr	r2, [pc, #828]	@ (8005104 <main+0x698>)
 8004dc8:	2101      	movs	r1, #1
 8004dca:	9102      	str	r1, [sp, #8]
 8004dcc:	2101      	movs	r1, #1
 8004dce:	9101      	str	r1, [sp, #4]
 8004dd0:	2100      	movs	r1, #0
 8004dd2:	9100      	str	r1, [sp, #0]
 8004dd4:	2178      	movs	r1, #120	@ 0x78
 8004dd6:	2000      	movs	r0, #0
 8004dd8:	f7ff f8b5 	bl	8003f46 <drawString>
			  drawString(0, 110, "POSITIONS", WHITE, BLACK, 1,1);
 8004ddc:	2301      	movs	r3, #1
 8004dde:	425b      	negs	r3, r3
 8004de0:	4acb      	ldr	r2, [pc, #812]	@ (8005110 <main+0x6a4>)
 8004de2:	2101      	movs	r1, #1
 8004de4:	9102      	str	r1, [sp, #8]
 8004de6:	2101      	movs	r1, #1
 8004de8:	9101      	str	r1, [sp, #4]
 8004dea:	2100      	movs	r1, #0
 8004dec:	9100      	str	r1, [sp, #0]
 8004dee:	216e      	movs	r1, #110	@ 0x6e
 8004df0:	2000      	movs	r0, #0
 8004df2:	f7ff f8a8 	bl	8003f46 <drawString>
			  sprintf(buffer2, "Count/Mult: %d", game.numLocations);
 8004df6:	4bc1      	ldr	r3, [pc, #772]	@ (80050fc <main+0x690>)
 8004df8:	695a      	ldr	r2, [r3, #20]
 8004dfa:	49c6      	ldr	r1, [pc, #792]	@ (8005114 <main+0x6a8>)
 8004dfc:	4bc1      	ldr	r3, [pc, #772]	@ (8005104 <main+0x698>)
 8004dfe:	0018      	movs	r0, r3
 8004e00:	f009 fd44 	bl	800e88c <siprintf>
			  drawString(0, 100, buffer2, WHITE, BLACK, 1, 1);
 8004e04:	2301      	movs	r3, #1
 8004e06:	425b      	negs	r3, r3
 8004e08:	4abe      	ldr	r2, [pc, #760]	@ (8005104 <main+0x698>)
 8004e0a:	2101      	movs	r1, #1
 8004e0c:	9102      	str	r1, [sp, #8]
 8004e0e:	2101      	movs	r1, #1
 8004e10:	9101      	str	r1, [sp, #4]
 8004e12:	2100      	movs	r1, #0
 8004e14:	9100      	str	r1, [sp, #0]
 8004e16:	2164      	movs	r1, #100	@ 0x64
 8004e18:	2000      	movs	r0, #0
 8004e1a:	f7ff f894 	bl	8003f46 <drawString>
			  sprintf(buffer2, "Old Lat: %d.%d", (int)(game.positions[game.numLocations-1].lat), abs((int)(((game.positions[game.numLocations-1].lat)*10000))%10000));
 8004e1e:	4bb7      	ldr	r3, [pc, #732]	@ (80050fc <main+0x690>)
 8004e20:	695b      	ldr	r3, [r3, #20]
 8004e22:	1e5a      	subs	r2, r3, #1
 8004e24:	4bb5      	ldr	r3, [pc, #724]	@ (80050fc <main+0x690>)
 8004e26:	3203      	adds	r2, #3
 8004e28:	00d2      	lsls	r2, r2, #3
 8004e2a:	58d3      	ldr	r3, [r2, r3]
 8004e2c:	1c18      	adds	r0, r3, #0
 8004e2e:	f7fc fc9b 	bl	8001768 <__aeabi_f2iz>
 8004e32:	0004      	movs	r4, r0
 8004e34:	4bb1      	ldr	r3, [pc, #708]	@ (80050fc <main+0x690>)
 8004e36:	695b      	ldr	r3, [r3, #20]
 8004e38:	1e5a      	subs	r2, r3, #1
 8004e3a:	4bb0      	ldr	r3, [pc, #704]	@ (80050fc <main+0x690>)
 8004e3c:	3203      	adds	r2, #3
 8004e3e:	00d2      	lsls	r2, r2, #3
 8004e40:	58d3      	ldr	r3, [r2, r3]
 8004e42:	49b5      	ldr	r1, [pc, #724]	@ (8005118 <main+0x6ac>)
 8004e44:	1c18      	adds	r0, r3, #0
 8004e46:	f7fc f8d1 	bl	8000fec <__aeabi_fmul>
 8004e4a:	1c03      	adds	r3, r0, #0
 8004e4c:	1c18      	adds	r0, r3, #0
 8004e4e:	f7fc fc8b 	bl	8001768 <__aeabi_f2iz>
 8004e52:	0003      	movs	r3, r0
 8004e54:	49b1      	ldr	r1, [pc, #708]	@ (800511c <main+0x6b0>)
 8004e56:	0018      	movs	r0, r3
 8004e58:	f7fb faea 	bl	8000430 <__aeabi_idivmod>
 8004e5c:	000b      	movs	r3, r1
 8004e5e:	17da      	asrs	r2, r3, #31
 8004e60:	189b      	adds	r3, r3, r2
 8004e62:	4053      	eors	r3, r2
 8004e64:	49ae      	ldr	r1, [pc, #696]	@ (8005120 <main+0x6b4>)
 8004e66:	48a7      	ldr	r0, [pc, #668]	@ (8005104 <main+0x698>)
 8004e68:	0022      	movs	r2, r4
 8004e6a:	f009 fd0f 	bl	800e88c <siprintf>
			  drawString(0, 90, buffer2, WHITE, BLACK, 1, 1);
 8004e6e:	2301      	movs	r3, #1
 8004e70:	425b      	negs	r3, r3
 8004e72:	4aa4      	ldr	r2, [pc, #656]	@ (8005104 <main+0x698>)
 8004e74:	2101      	movs	r1, #1
 8004e76:	9102      	str	r1, [sp, #8]
 8004e78:	2101      	movs	r1, #1
 8004e7a:	9101      	str	r1, [sp, #4]
 8004e7c:	2100      	movs	r1, #0
 8004e7e:	9100      	str	r1, [sp, #0]
 8004e80:	215a      	movs	r1, #90	@ 0x5a
 8004e82:	2000      	movs	r0, #0
 8004e84:	f7ff f85f 	bl	8003f46 <drawString>
			  sprintf(buffer2, "Old Lon: %d.%d", (int)(game.positions[game.numLocations-1].lon), abs((int)(((game.positions[game.numLocations-1].lon)*10000))%10000));
 8004e88:	4b9c      	ldr	r3, [pc, #624]	@ (80050fc <main+0x690>)
 8004e8a:	695b      	ldr	r3, [r3, #20]
 8004e8c:	3b01      	subs	r3, #1
 8004e8e:	4a9b      	ldr	r2, [pc, #620]	@ (80050fc <main+0x690>)
 8004e90:	3303      	adds	r3, #3
 8004e92:	00db      	lsls	r3, r3, #3
 8004e94:	18d3      	adds	r3, r2, r3
 8004e96:	3304      	adds	r3, #4
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	1c18      	adds	r0, r3, #0
 8004e9c:	f7fc fc64 	bl	8001768 <__aeabi_f2iz>
 8004ea0:	0004      	movs	r4, r0
 8004ea2:	4b96      	ldr	r3, [pc, #600]	@ (80050fc <main+0x690>)
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	3b01      	subs	r3, #1
 8004ea8:	4a94      	ldr	r2, [pc, #592]	@ (80050fc <main+0x690>)
 8004eaa:	3303      	adds	r3, #3
 8004eac:	00db      	lsls	r3, r3, #3
 8004eae:	18d3      	adds	r3, r2, r3
 8004eb0:	3304      	adds	r3, #4
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4998      	ldr	r1, [pc, #608]	@ (8005118 <main+0x6ac>)
 8004eb6:	1c18      	adds	r0, r3, #0
 8004eb8:	f7fc f898 	bl	8000fec <__aeabi_fmul>
 8004ebc:	1c03      	adds	r3, r0, #0
 8004ebe:	1c18      	adds	r0, r3, #0
 8004ec0:	f7fc fc52 	bl	8001768 <__aeabi_f2iz>
 8004ec4:	0003      	movs	r3, r0
 8004ec6:	4995      	ldr	r1, [pc, #596]	@ (800511c <main+0x6b0>)
 8004ec8:	0018      	movs	r0, r3
 8004eca:	f7fb fab1 	bl	8000430 <__aeabi_idivmod>
 8004ece:	000b      	movs	r3, r1
 8004ed0:	17da      	asrs	r2, r3, #31
 8004ed2:	189b      	adds	r3, r3, r2
 8004ed4:	4053      	eors	r3, r2
 8004ed6:	4993      	ldr	r1, [pc, #588]	@ (8005124 <main+0x6b8>)
 8004ed8:	488a      	ldr	r0, [pc, #552]	@ (8005104 <main+0x698>)
 8004eda:	0022      	movs	r2, r4
 8004edc:	f009 fcd6 	bl	800e88c <siprintf>
			  drawString(0, 80, buffer2, WHITE, BLACK, 1, 1);
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	425b      	negs	r3, r3
 8004ee4:	4a87      	ldr	r2, [pc, #540]	@ (8005104 <main+0x698>)
 8004ee6:	2101      	movs	r1, #1
 8004ee8:	9102      	str	r1, [sp, #8]
 8004eea:	2101      	movs	r1, #1
 8004eec:	9101      	str	r1, [sp, #4]
 8004eee:	2100      	movs	r1, #0
 8004ef0:	9100      	str	r1, [sp, #0]
 8004ef2:	2150      	movs	r1, #80	@ 0x50
 8004ef4:	2000      	movs	r0, #0
 8004ef6:	f7ff f826 	bl	8003f46 <drawString>
			  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1)==GPIO_PIN_SET){
 8004efa:	4b8b      	ldr	r3, [pc, #556]	@ (8005128 <main+0x6bc>)
 8004efc:	2102      	movs	r1, #2
 8004efe:	0018      	movs	r0, r3
 8004f00:	f003 fd16 	bl	8008930 <HAL_GPIO_ReadPin>
 8004f04:	0003      	movs	r3, r0
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d168      	bne.n	8004fdc <main+0x570>
			  sprintf(buffer2, "Lat: %d.%d", (int)(GetJustLatLon().lat), abs(((int)((GetJustLatLon().lat)*10000))%10000));
 8004f0a:	003b      	movs	r3, r7
 8004f0c:	0018      	movs	r0, r3
 8004f0e:	f001 fc51 	bl	80067b4 <GetJustLatLon>
 8004f12:	003b      	movs	r3, r7
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	1c18      	adds	r0, r3, #0
 8004f18:	f7fc fc26 	bl	8001768 <__aeabi_f2iz>
 8004f1c:	0004      	movs	r4, r0
 8004f1e:	2508      	movs	r5, #8
 8004f20:	197b      	adds	r3, r7, r5
 8004f22:	0018      	movs	r0, r3
 8004f24:	f001 fc46 	bl	80067b4 <GetJustLatLon>
 8004f28:	197b      	adds	r3, r7, r5
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	497a      	ldr	r1, [pc, #488]	@ (8005118 <main+0x6ac>)
 8004f2e:	1c18      	adds	r0, r3, #0
 8004f30:	f7fc f85c 	bl	8000fec <__aeabi_fmul>
 8004f34:	1c03      	adds	r3, r0, #0
 8004f36:	1c18      	adds	r0, r3, #0
 8004f38:	f7fc fc16 	bl	8001768 <__aeabi_f2iz>
 8004f3c:	0003      	movs	r3, r0
 8004f3e:	4977      	ldr	r1, [pc, #476]	@ (800511c <main+0x6b0>)
 8004f40:	0018      	movs	r0, r3
 8004f42:	f7fb fa75 	bl	8000430 <__aeabi_idivmod>
 8004f46:	000b      	movs	r3, r1
 8004f48:	17da      	asrs	r2, r3, #31
 8004f4a:	189b      	adds	r3, r3, r2
 8004f4c:	4053      	eors	r3, r2
 8004f4e:	4977      	ldr	r1, [pc, #476]	@ (800512c <main+0x6c0>)
 8004f50:	486c      	ldr	r0, [pc, #432]	@ (8005104 <main+0x698>)
 8004f52:	0022      	movs	r2, r4
 8004f54:	f009 fc9a 	bl	800e88c <siprintf>
			  drawString(0, 70, buffer2, WHITE, BLACK, 1, 1);
 8004f58:	2301      	movs	r3, #1
 8004f5a:	425b      	negs	r3, r3
 8004f5c:	4a69      	ldr	r2, [pc, #420]	@ (8005104 <main+0x698>)
 8004f5e:	2101      	movs	r1, #1
 8004f60:	9102      	str	r1, [sp, #8]
 8004f62:	2101      	movs	r1, #1
 8004f64:	9101      	str	r1, [sp, #4]
 8004f66:	2100      	movs	r1, #0
 8004f68:	9100      	str	r1, [sp, #0]
 8004f6a:	2146      	movs	r1, #70	@ 0x46
 8004f6c:	2000      	movs	r0, #0
 8004f6e:	f7fe ffea 	bl	8003f46 <drawString>
			  sprintf(buffer2, "Lon: %d.%d", (int)(GetJustLatLon().lon), abs((int)(((GetJustLatLon().lon)*10000))%10000));
 8004f72:	2410      	movs	r4, #16
 8004f74:	193b      	adds	r3, r7, r4
 8004f76:	0018      	movs	r0, r3
 8004f78:	f001 fc1c 	bl	80067b4 <GetJustLatLon>
 8004f7c:	193b      	adds	r3, r7, r4
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	1c18      	adds	r0, r3, #0
 8004f82:	f7fc fbf1 	bl	8001768 <__aeabi_f2iz>
 8004f86:	0004      	movs	r4, r0
 8004f88:	2518      	movs	r5, #24
 8004f8a:	197b      	adds	r3, r7, r5
 8004f8c:	0018      	movs	r0, r3
 8004f8e:	f001 fc11 	bl	80067b4 <GetJustLatLon>
 8004f92:	197b      	adds	r3, r7, r5
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	4960      	ldr	r1, [pc, #384]	@ (8005118 <main+0x6ac>)
 8004f98:	1c18      	adds	r0, r3, #0
 8004f9a:	f7fc f827 	bl	8000fec <__aeabi_fmul>
 8004f9e:	1c03      	adds	r3, r0, #0
 8004fa0:	1c18      	adds	r0, r3, #0
 8004fa2:	f7fc fbe1 	bl	8001768 <__aeabi_f2iz>
 8004fa6:	0003      	movs	r3, r0
 8004fa8:	495c      	ldr	r1, [pc, #368]	@ (800511c <main+0x6b0>)
 8004faa:	0018      	movs	r0, r3
 8004fac:	f7fb fa40 	bl	8000430 <__aeabi_idivmod>
 8004fb0:	000b      	movs	r3, r1
 8004fb2:	17da      	asrs	r2, r3, #31
 8004fb4:	189b      	adds	r3, r3, r2
 8004fb6:	4053      	eors	r3, r2
 8004fb8:	495d      	ldr	r1, [pc, #372]	@ (8005130 <main+0x6c4>)
 8004fba:	4852      	ldr	r0, [pc, #328]	@ (8005104 <main+0x698>)
 8004fbc:	0022      	movs	r2, r4
 8004fbe:	f009 fc65 	bl	800e88c <siprintf>
			  drawString(0, 60, buffer2, WHITE, BLACK, 1, 1);
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	425b      	negs	r3, r3
 8004fc6:	4a4f      	ldr	r2, [pc, #316]	@ (8005104 <main+0x698>)
 8004fc8:	2101      	movs	r1, #1
 8004fca:	9102      	str	r1, [sp, #8]
 8004fcc:	2101      	movs	r1, #1
 8004fce:	9101      	str	r1, [sp, #4]
 8004fd0:	2100      	movs	r1, #0
 8004fd2:	9100      	str	r1, [sp, #0]
 8004fd4:	213c      	movs	r1, #60	@ 0x3c
 8004fd6:	2000      	movs	r0, #0
 8004fd8:	f7fe ffb5 	bl	8003f46 <drawString>
			  }
			  updateScreen = 0;
 8004fdc:	4b45      	ldr	r3, [pc, #276]	@ (80050f4 <main+0x688>)
 8004fde:	2200      	movs	r2, #0
 8004fe0:	601a      	str	r2, [r3, #0]
		  }
	  	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET ){
 8004fe2:	4b54      	ldr	r3, [pc, #336]	@ (8005134 <main+0x6c8>)
 8004fe4:	2104      	movs	r1, #4
 8004fe6:	0018      	movs	r0, r3
 8004fe8:	f003 fca2 	bl	8008930 <HAL_GPIO_ReadPin>
 8004fec:	0003      	movs	r3, r0
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d111      	bne.n	8005016 <main+0x5aa>
	  		effect = MenuBeep;
 8004ff2:	4b51      	ldr	r3, [pc, #324]	@ (8005138 <main+0x6cc>)
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	701a      	strb	r2, [r3, #0]
	  		PlayEffect(effect);
 8004ff8:	4b4f      	ldr	r3, [pc, #316]	@ (8005138 <main+0x6cc>)
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	0018      	movs	r0, r3
 8004ffe:	f000 fd19 	bl	8005a34 <PlayEffect>

	  		currentMenu = Main;
 8005002:	4b4e      	ldr	r3, [pc, #312]	@ (800513c <main+0x6d0>)
 8005004:	2201      	movs	r2, #1
 8005006:	701a      	strb	r2, [r3, #0]
	  		canChange = 0;
 8005008:	4b4d      	ldr	r3, [pc, #308]	@ (8005140 <main+0x6d4>)
 800500a:	2200      	movs	r2, #0
 800500c:	701a      	strb	r2, [r3, #0]
	  		fillScreen(BLACK);
 800500e:	2000      	movs	r0, #0
 8005010:	f7ff f8de 	bl	80041d0 <fillScreen>
	  	  }
	  	  else
	  	      canChange = 1;

	  	  break;
 8005014:	e162      	b.n	80052dc <main+0x870>
	  	      canChange = 1;
 8005016:	4b4a      	ldr	r3, [pc, #296]	@ (8005140 <main+0x6d4>)
 8005018:	2201      	movs	r2, #1
 800501a:	701a      	strb	r2, [r3, #0]
	  	  break;
 800501c:	e15e      	b.n	80052dc <main+0x870>
		  //{
			  //SendData();
			  //ReceiveData();
		  //}

		  if(updateScreen>=2)
 800501e:	4b35      	ldr	r3, [pc, #212]	@ (80050f4 <main+0x688>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2b01      	cmp	r3, #1
 8005024:	d800      	bhi.n	8005028 <main+0x5bc>
 8005026:	e134      	b.n	8005292 <main+0x826>
		  {
			  updateScreen = 0;
 8005028:	4b32      	ldr	r3, [pc, #200]	@ (80050f4 <main+0x688>)
 800502a:	2200      	movs	r2, #0
 800502c:	601a      	str	r2, [r3, #0]
			  drawString(0, 150, "-OPTIONS-", WHITE, BLACK, 1, 1);
 800502e:	2301      	movs	r3, #1
 8005030:	425b      	negs	r3, r3
 8005032:	4a44      	ldr	r2, [pc, #272]	@ (8005144 <main+0x6d8>)
 8005034:	2101      	movs	r1, #1
 8005036:	9102      	str	r1, [sp, #8]
 8005038:	2101      	movs	r1, #1
 800503a:	9101      	str	r1, [sp, #4]
 800503c:	2100      	movs	r1, #0
 800503e:	9100      	str	r1, [sp, #0]
 8005040:	2196      	movs	r1, #150	@ 0x96
 8005042:	2000      	movs	r0, #0
 8005044:	f7fe ff7f 	bl	8003f46 <drawString>
			  sprintf(buffer2, "GOAL: %d ", game.dailyGoal);
 8005048:	4a2c      	ldr	r2, [pc, #176]	@ (80050fc <main+0x690>)
 800504a:	2392      	movs	r3, #146	@ 0x92
 800504c:	005b      	lsls	r3, r3, #1
 800504e:	58d2      	ldr	r2, [r2, r3]
 8005050:	493d      	ldr	r1, [pc, #244]	@ (8005148 <main+0x6dc>)
 8005052:	4b2c      	ldr	r3, [pc, #176]	@ (8005104 <main+0x698>)
 8005054:	0018      	movs	r0, r3
 8005056:	f009 fc19 	bl	800e88c <siprintf>
			  drawString(0, 130, buffer2, WHITE, BLACK, 1, 1); //Display the current difficulty
 800505a:	2301      	movs	r3, #1
 800505c:	425b      	negs	r3, r3
 800505e:	4a29      	ldr	r2, [pc, #164]	@ (8005104 <main+0x698>)
 8005060:	2101      	movs	r1, #1
 8005062:	9102      	str	r1, [sp, #8]
 8005064:	2101      	movs	r1, #1
 8005066:	9101      	str	r1, [sp, #4]
 8005068:	2100      	movs	r1, #0
 800506a:	9100      	str	r1, [sp, #0]
 800506c:	2182      	movs	r1, #130	@ 0x82
 800506e:	2000      	movs	r0, #0
 8005070:	f7fe ff69 	bl	8003f46 <drawString>
			  drawString(0,110,"UPLOAD DATA",WHITE,BLACK,1,1);
 8005074:	2301      	movs	r3, #1
 8005076:	425b      	negs	r3, r3
 8005078:	4a34      	ldr	r2, [pc, #208]	@ (800514c <main+0x6e0>)
 800507a:	2101      	movs	r1, #1
 800507c:	9102      	str	r1, [sp, #8]
 800507e:	2101      	movs	r1, #1
 8005080:	9101      	str	r1, [sp, #4]
 8005082:	2100      	movs	r1, #0
 8005084:	9100      	str	r1, [sp, #0]
 8005086:	216e      	movs	r1, #110	@ 0x6e
 8005088:	2000      	movs	r0, #0
 800508a:	f7fe ff5c 	bl	8003f46 <drawString>
			  if(editDifficulty)
 800508e:	4b30      	ldr	r3, [pc, #192]	@ (8005150 <main+0x6e4>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d100      	bne.n	8005098 <main+0x62c>
 8005096:	e095      	b.n	80051c4 <main+0x758>
			  {
				  //Editing difficulty
				  drawLine(0,125,128,125,WHITE);
 8005098:	4b2e      	ldr	r3, [pc, #184]	@ (8005154 <main+0x6e8>)
 800509a:	9300      	str	r3, [sp, #0]
 800509c:	237d      	movs	r3, #125	@ 0x7d
 800509e:	2280      	movs	r2, #128	@ 0x80
 80050a0:	217d      	movs	r1, #125	@ 0x7d
 80050a2:	2000      	movs	r0, #0
 80050a4:	f7fe febf 	bl	8003e26 <drawLine>
				  //GET OUT when the center button is pressed!
				  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1))
 80050a8:	4b1f      	ldr	r3, [pc, #124]	@ (8005128 <main+0x6bc>)
 80050aa:	2102      	movs	r1, #2
 80050ac:	0018      	movs	r0, r3
 80050ae:	f003 fc3f 	bl	8008930 <HAL_GPIO_ReadPin>
 80050b2:	1e03      	subs	r3, r0, #0
 80050b4:	d00b      	beq.n	80050ce <main+0x662>
				  {
					  editDifficulty = 0;
 80050b6:	4b26      	ldr	r3, [pc, #152]	@ (8005150 <main+0x6e4>)
 80050b8:	2200      	movs	r2, #0
 80050ba:	601a      	str	r2, [r3, #0]
					  drawLine(0,125,128,125,BLACK);
 80050bc:	2300      	movs	r3, #0
 80050be:	9300      	str	r3, [sp, #0]
 80050c0:	237d      	movs	r3, #125	@ 0x7d
 80050c2:	2280      	movs	r2, #128	@ 0x80
 80050c4:	217d      	movs	r1, #125	@ 0x7d
 80050c6:	2000      	movs	r0, #0
 80050c8:	f7fe fead 	bl	8003e26 <drawLine>
 80050cc:	e058      	b.n	8005180 <main+0x714>
				  }
				  //Right increments the goal
				  else if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2))
 80050ce:	4b19      	ldr	r3, [pc, #100]	@ (8005134 <main+0x6c8>)
 80050d0:	2104      	movs	r1, #4
 80050d2:	0018      	movs	r0, r3
 80050d4:	f003 fc2c 	bl	8008930 <HAL_GPIO_ReadPin>
 80050d8:	1e03      	subs	r3, r0, #0
 80050da:	d03d      	beq.n	8005158 <main+0x6ec>
				  {
					  game.dailyGoal += 1000;
 80050dc:	4a07      	ldr	r2, [pc, #28]	@ (80050fc <main+0x690>)
 80050de:	2392      	movs	r3, #146	@ 0x92
 80050e0:	005b      	lsls	r3, r3, #1
 80050e2:	58d3      	ldr	r3, [r2, r3]
 80050e4:	22fa      	movs	r2, #250	@ 0xfa
 80050e6:	0092      	lsls	r2, r2, #2
 80050e8:	1899      	adds	r1, r3, r2
 80050ea:	4a04      	ldr	r2, [pc, #16]	@ (80050fc <main+0x690>)
 80050ec:	2392      	movs	r3, #146	@ 0x92
 80050ee:	005b      	lsls	r3, r3, #1
 80050f0:	50d1      	str	r1, [r2, r3]
 80050f2:	e045      	b.n	8005180 <main+0x714>
 80050f4:	20001b1c 	.word	0x20001b1c
 80050f8:	08011030 	.word	0x08011030
 80050fc:	20000bac 	.word	0x20000bac
 8005100:	08011038 	.word	0x08011038
 8005104:	20001b48 	.word	0x20001b48
 8005108:	08011044 	.word	0x08011044
 800510c:	08011054 	.word	0x08011054
 8005110:	08011064 	.word	0x08011064
 8005114:	08011070 	.word	0x08011070
 8005118:	461c4000 	.word	0x461c4000
 800511c:	00002710 	.word	0x00002710
 8005120:	08011080 	.word	0x08011080
 8005124:	08011090 	.word	0x08011090
 8005128:	50000800 	.word	0x50000800
 800512c:	080110a0 	.word	0x080110a0
 8005130:	080110ac 	.word	0x080110ac
 8005134:	50000400 	.word	0x50000400
 8005138:	20000ba8 	.word	0x20000ba8
 800513c:	200009a8 	.word	0x200009a8
 8005140:	200009a9 	.word	0x200009a9
 8005144:	080110b8 	.word	0x080110b8
 8005148:	080110c4 	.word	0x080110c4
 800514c:	080110d0 	.word	0x080110d0
 8005150:	20001bb4 	.word	0x20001bb4
 8005154:	0000ffff 	.word	0x0000ffff
				  }
				  //Left decrements the goal
				  else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11))
 8005158:	2380      	movs	r3, #128	@ 0x80
 800515a:	011a      	lsls	r2, r3, #4
 800515c:	23a0      	movs	r3, #160	@ 0xa0
 800515e:	05db      	lsls	r3, r3, #23
 8005160:	0011      	movs	r1, r2
 8005162:	0018      	movs	r0, r3
 8005164:	f003 fbe4 	bl	8008930 <HAL_GPIO_ReadPin>
 8005168:	1e03      	subs	r3, r0, #0
 800516a:	d009      	beq.n	8005180 <main+0x714>
				  {
					  game.dailyGoal -= 1000;
 800516c:	4a5f      	ldr	r2, [pc, #380]	@ (80052ec <main+0x880>)
 800516e:	2392      	movs	r3, #146	@ 0x92
 8005170:	005b      	lsls	r3, r3, #1
 8005172:	58d3      	ldr	r3, [r2, r3]
 8005174:	4a5e      	ldr	r2, [pc, #376]	@ (80052f0 <main+0x884>)
 8005176:	1899      	adds	r1, r3, r2
 8005178:	4a5c      	ldr	r2, [pc, #368]	@ (80052ec <main+0x880>)
 800517a:	2392      	movs	r3, #146	@ 0x92
 800517c:	005b      	lsls	r3, r3, #1
 800517e:	50d1      	str	r1, [r2, r3]
				  }

				  if(game.dailyGoal>=999000)
 8005180:	4a5a      	ldr	r2, [pc, #360]	@ (80052ec <main+0x880>)
 8005182:	2392      	movs	r3, #146	@ 0x92
 8005184:	005b      	lsls	r3, r3, #1
 8005186:	58d3      	ldr	r3, [r2, r3]
 8005188:	4a5a      	ldr	r2, [pc, #360]	@ (80052f4 <main+0x888>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d905      	bls.n	800519a <main+0x72e>
				  {
					  game.dailyGoal = 0;
 800518e:	4a57      	ldr	r2, [pc, #348]	@ (80052ec <main+0x880>)
 8005190:	2392      	movs	r3, #146	@ 0x92
 8005192:	005b      	lsls	r3, r3, #1
 8005194:	2100      	movs	r1, #0
 8005196:	50d1      	str	r1, [r2, r3]
 8005198:	e00a      	b.n	80051b0 <main+0x744>
				  }
				  else if (game.dailyGoal<=0)
 800519a:	4a54      	ldr	r2, [pc, #336]	@ (80052ec <main+0x880>)
 800519c:	2392      	movs	r3, #146	@ 0x92
 800519e:	005b      	lsls	r3, r3, #1
 80051a0:	58d3      	ldr	r3, [r2, r3]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d104      	bne.n	80051b0 <main+0x744>
				  {
					  game.dailyGoal=999000;
 80051a6:	4a51      	ldr	r2, [pc, #324]	@ (80052ec <main+0x880>)
 80051a8:	2392      	movs	r3, #146	@ 0x92
 80051aa:	005b      	lsls	r3, r3, #1
 80051ac:	4952      	ldr	r1, [pc, #328]	@ (80052f8 <main+0x88c>)
 80051ae:	50d1      	str	r1, [r2, r3]
				  }
				  sprintf(buffer2, "DIFFICULTY: %d ", game.dailyGoal);
 80051b0:	4a4e      	ldr	r2, [pc, #312]	@ (80052ec <main+0x880>)
 80051b2:	2392      	movs	r3, #146	@ 0x92
 80051b4:	005b      	lsls	r3, r3, #1
 80051b6:	58d2      	ldr	r2, [r2, r3]
 80051b8:	4950      	ldr	r1, [pc, #320]	@ (80052fc <main+0x890>)
 80051ba:	4b51      	ldr	r3, [pc, #324]	@ (8005300 <main+0x894>)
 80051bc:	0018      	movs	r0, r3
 80051be:	f009 fb65 	bl	800e88c <siprintf>
 80051c2:	e066      	b.n	8005292 <main+0x826>

			  }
			  else if(userUpload)
 80051c4:	4b4f      	ldr	r3, [pc, #316]	@ (8005304 <main+0x898>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d007      	beq.n	80051dc <main+0x770>
			  {
				  userUpload=0;
 80051cc:	4b4d      	ldr	r3, [pc, #308]	@ (8005304 <main+0x898>)
 80051ce:	2200      	movs	r2, #0
 80051d0:	601a      	str	r2, [r3, #0]
				  SendData();
 80051d2:	f000 fee3 	bl	8005f9c <SendData>
				  ReceiveData();
 80051d6:	f000 ffa9 	bl	800612c <ReceiveData>
 80051da:	e05a      	b.n	8005292 <main+0x826>
			  }
			  else{
			  //Difficulty
			  if(currentSetting==0)
 80051dc:	4b4a      	ldr	r3, [pc, #296]	@ (8005308 <main+0x89c>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d110      	bne.n	8005206 <main+0x79a>
			  {
				  //Try to underline the option being selected
				  drawLine(0,125,20,125,WHITE);
 80051e4:	4b49      	ldr	r3, [pc, #292]	@ (800530c <main+0x8a0>)
 80051e6:	9300      	str	r3, [sp, #0]
 80051e8:	237d      	movs	r3, #125	@ 0x7d
 80051ea:	2214      	movs	r2, #20
 80051ec:	217d      	movs	r1, #125	@ 0x7d
 80051ee:	2000      	movs	r0, #0
 80051f0:	f7fe fe19 	bl	8003e26 <drawLine>
				  //Then erase the highlight under the other option not being selected
				  drawLine(0,105,20,105,BLACK);
 80051f4:	2300      	movs	r3, #0
 80051f6:	9300      	str	r3, [sp, #0]
 80051f8:	2369      	movs	r3, #105	@ 0x69
 80051fa:	2214      	movs	r2, #20
 80051fc:	2169      	movs	r1, #105	@ 0x69
 80051fe:	2000      	movs	r0, #0
 8005200:	f7fe fe11 	bl	8003e26 <drawLine>
 8005204:	e013      	b.n	800522e <main+0x7c2>
			  }
			  //Upload
			  else if(currentSetting==1)
 8005206:	4b40      	ldr	r3, [pc, #256]	@ (8005308 <main+0x89c>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	2b01      	cmp	r3, #1
 800520c:	d10f      	bne.n	800522e <main+0x7c2>
			  {
				  drawLine(0,105,20,105,WHITE);
 800520e:	4b3f      	ldr	r3, [pc, #252]	@ (800530c <main+0x8a0>)
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	2369      	movs	r3, #105	@ 0x69
 8005214:	2214      	movs	r2, #20
 8005216:	2169      	movs	r1, #105	@ 0x69
 8005218:	2000      	movs	r0, #0
 800521a:	f7fe fe04 	bl	8003e26 <drawLine>
				  drawLine(0,125,20,125,BLACK);
 800521e:	2300      	movs	r3, #0
 8005220:	9300      	str	r3, [sp, #0]
 8005222:	237d      	movs	r3, #125	@ 0x7d
 8005224:	2214      	movs	r2, #20
 8005226:	217d      	movs	r1, #125	@ 0x7d
 8005228:	2000      	movs	r0, #0
 800522a:	f7fe fdfc 	bl	8003e26 <drawLine>
			  }
			  //IF RIGHT BUTTON IS PRESSED, INCREMENT THE SETTINGS MENU
			  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET)
 800522e:	4b38      	ldr	r3, [pc, #224]	@ (8005310 <main+0x8a4>)
 8005230:	2104      	movs	r1, #4
 8005232:	0018      	movs	r0, r3
 8005234:	f003 fb7c 	bl	8008930 <HAL_GPIO_ReadPin>
 8005238:	0003      	movs	r3, r0
 800523a:	2b01      	cmp	r3, #1
 800523c:	d10c      	bne.n	8005258 <main+0x7ec>
			  {
				  ++currentSetting;
 800523e:	4b32      	ldr	r3, [pc, #200]	@ (8005308 <main+0x89c>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	1c5a      	adds	r2, r3, #1
 8005244:	4b30      	ldr	r3, [pc, #192]	@ (8005308 <main+0x89c>)
 8005246:	601a      	str	r2, [r3, #0]
				  if(currentSetting>1)
 8005248:	4b2f      	ldr	r3, [pc, #188]	@ (8005308 <main+0x89c>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2b01      	cmp	r3, #1
 800524e:	d920      	bls.n	8005292 <main+0x826>
					  currentSetting=0;
 8005250:	4b2d      	ldr	r3, [pc, #180]	@ (8005308 <main+0x89c>)
 8005252:	2200      	movs	r2, #0
 8005254:	601a      	str	r2, [r3, #0]
 8005256:	e01c      	b.n	8005292 <main+0x826>
			  }
			  //PD6=Center button
			  else if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) && currentSetting==0)
 8005258:	4b2e      	ldr	r3, [pc, #184]	@ (8005314 <main+0x8a8>)
 800525a:	2102      	movs	r1, #2
 800525c:	0018      	movs	r0, r3
 800525e:	f003 fb67 	bl	8008930 <HAL_GPIO_ReadPin>
 8005262:	1e03      	subs	r3, r0, #0
 8005264:	d007      	beq.n	8005276 <main+0x80a>
 8005266:	4b28      	ldr	r3, [pc, #160]	@ (8005308 <main+0x89c>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d103      	bne.n	8005276 <main+0x80a>
			  {
				  editDifficulty=1;
 800526e:	4b2a      	ldr	r3, [pc, #168]	@ (8005318 <main+0x8ac>)
 8005270:	2201      	movs	r2, #1
 8005272:	601a      	str	r2, [r3, #0]
 8005274:	e00d      	b.n	8005292 <main+0x826>
			  }
			  else if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) && currentSetting==1)
 8005276:	4b27      	ldr	r3, [pc, #156]	@ (8005314 <main+0x8a8>)
 8005278:	2102      	movs	r1, #2
 800527a:	0018      	movs	r0, r3
 800527c:	f003 fb58 	bl	8008930 <HAL_GPIO_ReadPin>
 8005280:	1e03      	subs	r3, r0, #0
 8005282:	d006      	beq.n	8005292 <main+0x826>
 8005284:	4b20      	ldr	r3, [pc, #128]	@ (8005308 <main+0x89c>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	2b01      	cmp	r3, #1
 800528a:	d102      	bne.n	8005292 <main+0x826>
			  {
				  userUpload=1;
 800528c:	4b1d      	ldr	r3, [pc, #116]	@ (8005304 <main+0x898>)
 800528e:	2201      	movs	r2, #1
 8005290:	601a      	str	r2, [r3, #0]
			  }
		  }
		  }

		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET && !editDifficulty) {
 8005292:	2380      	movs	r3, #128	@ 0x80
 8005294:	011a      	lsls	r2, r3, #4
 8005296:	23a0      	movs	r3, #160	@ 0xa0
 8005298:	05db      	lsls	r3, r3, #23
 800529a:	0011      	movs	r1, r2
 800529c:	0018      	movs	r0, r3
 800529e:	f003 fb47 	bl	8008930 <HAL_GPIO_ReadPin>
 80052a2:	0003      	movs	r3, r0
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d115      	bne.n	80052d4 <main+0x868>
 80052a8:	4b1b      	ldr	r3, [pc, #108]	@ (8005318 <main+0x8ac>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d111      	bne.n	80052d4 <main+0x868>
			  effect = MenuBeep;
 80052b0:	4b1a      	ldr	r3, [pc, #104]	@ (800531c <main+0x8b0>)
 80052b2:	2200      	movs	r2, #0
 80052b4:	701a      	strb	r2, [r3, #0]
			  PlayEffect(effect);
 80052b6:	4b19      	ldr	r3, [pc, #100]	@ (800531c <main+0x8b0>)
 80052b8:	781b      	ldrb	r3, [r3, #0]
 80052ba:	0018      	movs	r0, r3
 80052bc:	f000 fbba 	bl	8005a34 <PlayEffect>

			  currentMenu = Main;
 80052c0:	4b17      	ldr	r3, [pc, #92]	@ (8005320 <main+0x8b4>)
 80052c2:	2201      	movs	r2, #1
 80052c4:	701a      	strb	r2, [r3, #0]
			  canChange = 0;
 80052c6:	4b17      	ldr	r3, [pc, #92]	@ (8005324 <main+0x8b8>)
 80052c8:	2200      	movs	r2, #0
 80052ca:	701a      	strb	r2, [r3, #0]
			  fillScreen(BLACK);
 80052cc:	2000      	movs	r0, #0
 80052ce:	f7fe ff7f 	bl	80041d0 <fillScreen>
		  }
		  else
			  canChange = 1;
		  break;
 80052d2:	e002      	b.n	80052da <main+0x86e>
			  canChange = 1;
 80052d4:	4b13      	ldr	r3, [pc, #76]	@ (8005324 <main+0x8b8>)
 80052d6:	2201      	movs	r2, #1
 80052d8:	701a      	strb	r2, [r3, #0]
		  break;
 80052da:	46c0      	nop			@ (mov r8, r8)
		  	  drawString(70, 70, buffer, BLACK, GREEN, 1, 1);

		  break;*/

	  }
	  totalFrames++;
 80052dc:	4b12      	ldr	r3, [pc, #72]	@ (8005328 <main+0x8bc>)
 80052de:	881b      	ldrh	r3, [r3, #0]
 80052e0:	3301      	adds	r3, #1
 80052e2:	b29a      	uxth	r2, r3
 80052e4:	4b10      	ldr	r3, [pc, #64]	@ (8005328 <main+0x8bc>)
 80052e6:	801a      	strh	r2, [r3, #0]
	  _ADXL343_ReadReg8(0x15, &steps, 1);
 80052e8:	f7ff fbdc 	bl	8004aa4 <main+0x38>
 80052ec:	20000bac 	.word	0x20000bac
 80052f0:	fffffc18 	.word	0xfffffc18
 80052f4:	000f3e57 	.word	0x000f3e57
 80052f8:	000f3e58 	.word	0x000f3e58
 80052fc:	080110dc 	.word	0x080110dc
 8005300:	20001b48 	.word	0x20001b48
 8005304:	20001bb8 	.word	0x20001bb8
 8005308:	20001bb0 	.word	0x20001bb0
 800530c:	0000ffff 	.word	0x0000ffff
 8005310:	50000400 	.word	0x50000400
 8005314:	50000800 	.word	0x50000800
 8005318:	20001bb4 	.word	0x20001bb4
 800531c:	20000ba8 	.word	0x20000ba8
 8005320:	200009a8 	.word	0x200009a8
 8005324:	200009a9 	.word	0x200009a9
 8005328:	20000d50 	.word	0x20000d50

0800532c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800532c:	b590      	push	{r4, r7, lr}
 800532e:	b095      	sub	sp, #84	@ 0x54
 8005330:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005332:	2414      	movs	r4, #20
 8005334:	193b      	adds	r3, r7, r4
 8005336:	0018      	movs	r0, r3
 8005338:	233c      	movs	r3, #60	@ 0x3c
 800533a:	001a      	movs	r2, r3
 800533c:	2100      	movs	r1, #0
 800533e:	f009 fb13 	bl	800e968 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005342:	1d3b      	adds	r3, r7, #4
 8005344:	0018      	movs	r0, r3
 8005346:	2310      	movs	r3, #16
 8005348:	001a      	movs	r2, r3
 800534a:	2100      	movs	r1, #0
 800534c:	f009 fb0c 	bl	800e968 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005350:	2380      	movs	r3, #128	@ 0x80
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	0018      	movs	r0, r3
 8005356:	f004 f99d 	bl	8009694 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800535a:	193b      	adds	r3, r7, r4
 800535c:	220a      	movs	r2, #10
 800535e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005360:	193b      	adds	r3, r7, r4
 8005362:	2280      	movs	r2, #128	@ 0x80
 8005364:	0052      	lsls	r2, r2, #1
 8005366:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8005368:	0021      	movs	r1, r4
 800536a:	187b      	adds	r3, r7, r1
 800536c:	2200      	movs	r2, #0
 800536e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005370:	187b      	adds	r3, r7, r1
 8005372:	2240      	movs	r2, #64	@ 0x40
 8005374:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8005376:	187b      	adds	r3, r7, r1
 8005378:	2201      	movs	r2, #1
 800537a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800537c:	187b      	adds	r3, r7, r1
 800537e:	2202      	movs	r2, #2
 8005380:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005382:	187b      	adds	r3, r7, r1
 8005384:	2202      	movs	r2, #2
 8005386:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8005388:	187b      	adds	r3, r7, r1
 800538a:	2200      	movs	r2, #0
 800538c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 800538e:	187b      	adds	r3, r7, r1
 8005390:	2208      	movs	r2, #8
 8005392:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005394:	187b      	adds	r3, r7, r1
 8005396:	2280      	movs	r2, #128	@ 0x80
 8005398:	0292      	lsls	r2, r2, #10
 800539a:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800539c:	187b      	adds	r3, r7, r1
 800539e:	2280      	movs	r2, #128	@ 0x80
 80053a0:	0492      	lsls	r2, r2, #18
 80053a2:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80053a4:	187b      	adds	r3, r7, r1
 80053a6:	2280      	movs	r2, #128	@ 0x80
 80053a8:	0592      	lsls	r2, r2, #22
 80053aa:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80053ac:	187b      	adds	r3, r7, r1
 80053ae:	0018      	movs	r0, r3
 80053b0:	f004 f9bc 	bl	800972c <HAL_RCC_OscConfig>
 80053b4:	1e03      	subs	r3, r0, #0
 80053b6:	d001      	beq.n	80053bc <SystemClock_Config+0x90>
  {
    Error_Handler();
 80053b8:	f001 fa9e 	bl	80068f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80053bc:	1d3b      	adds	r3, r7, #4
 80053be:	2207      	movs	r2, #7
 80053c0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80053c2:	1d3b      	adds	r3, r7, #4
 80053c4:	2202      	movs	r2, #2
 80053c6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80053c8:	1d3b      	adds	r3, r7, #4
 80053ca:	2200      	movs	r2, #0
 80053cc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80053ce:	1d3b      	adds	r3, r7, #4
 80053d0:	2200      	movs	r2, #0
 80053d2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80053d4:	1d3b      	adds	r3, r7, #4
 80053d6:	2102      	movs	r1, #2
 80053d8:	0018      	movs	r0, r3
 80053da:	f004 fd07 	bl	8009dec <HAL_RCC_ClockConfig>
 80053de:	1e03      	subs	r3, r0, #0
 80053e0:	d001      	beq.n	80053e6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80053e2:	f001 fa89 	bl	80068f8 <Error_Handler>
  }
}
 80053e6:	46c0      	nop			@ (mov r8, r8)
 80053e8:	46bd      	mov	sp, r7
 80053ea:	b015      	add	sp, #84	@ 0x54
 80053ec:	bd90      	pop	{r4, r7, pc}
	...

080053f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80053f4:	4b1b      	ldr	r3, [pc, #108]	@ (8005464 <MX_I2C1_Init+0x74>)
 80053f6:	4a1c      	ldr	r2, [pc, #112]	@ (8005468 <MX_I2C1_Init+0x78>)
 80053f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 80053fa:	4b1a      	ldr	r3, [pc, #104]	@ (8005464 <MX_I2C1_Init+0x74>)
 80053fc:	4a1b      	ldr	r2, [pc, #108]	@ (800546c <MX_I2C1_Init+0x7c>)
 80053fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8005400:	4b18      	ldr	r3, [pc, #96]	@ (8005464 <MX_I2C1_Init+0x74>)
 8005402:	2200      	movs	r2, #0
 8005404:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005406:	4b17      	ldr	r3, [pc, #92]	@ (8005464 <MX_I2C1_Init+0x74>)
 8005408:	2201      	movs	r2, #1
 800540a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800540c:	4b15      	ldr	r3, [pc, #84]	@ (8005464 <MX_I2C1_Init+0x74>)
 800540e:	2200      	movs	r2, #0
 8005410:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8005412:	4b14      	ldr	r3, [pc, #80]	@ (8005464 <MX_I2C1_Init+0x74>)
 8005414:	2200      	movs	r2, #0
 8005416:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005418:	4b12      	ldr	r3, [pc, #72]	@ (8005464 <MX_I2C1_Init+0x74>)
 800541a:	2200      	movs	r2, #0
 800541c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800541e:	4b11      	ldr	r3, [pc, #68]	@ (8005464 <MX_I2C1_Init+0x74>)
 8005420:	2200      	movs	r2, #0
 8005422:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005424:	4b0f      	ldr	r3, [pc, #60]	@ (8005464 <MX_I2C1_Init+0x74>)
 8005426:	2200      	movs	r2, #0
 8005428:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800542a:	4b0e      	ldr	r3, [pc, #56]	@ (8005464 <MX_I2C1_Init+0x74>)
 800542c:	0018      	movs	r0, r3
 800542e:	f003 faed 	bl	8008a0c <HAL_I2C_Init>
 8005432:	1e03      	subs	r3, r0, #0
 8005434:	d001      	beq.n	800543a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8005436:	f001 fa5f 	bl	80068f8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800543a:	4b0a      	ldr	r3, [pc, #40]	@ (8005464 <MX_I2C1_Init+0x74>)
 800543c:	2100      	movs	r1, #0
 800543e:	0018      	movs	r0, r3
 8005440:	f004 f890 	bl	8009564 <HAL_I2CEx_ConfigAnalogFilter>
 8005444:	1e03      	subs	r3, r0, #0
 8005446:	d001      	beq.n	800544c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8005448:	f001 fa56 	bl	80068f8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800544c:	4b05      	ldr	r3, [pc, #20]	@ (8005464 <MX_I2C1_Init+0x74>)
 800544e:	2100      	movs	r1, #0
 8005450:	0018      	movs	r0, r3
 8005452:	f004 f8d3 	bl	80095fc <HAL_I2CEx_ConfigDigitalFilter>
 8005456:	1e03      	subs	r3, r0, #0
 8005458:	d001      	beq.n	800545e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800545a:	f001 fa4d 	bl	80068f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800545e:	46c0      	nop			@ (mov r8, r8)
 8005460:	46bd      	mov	sp, r7
 8005462:	bd80      	pop	{r7, pc}
 8005464:	20001bbc 	.word	0x20001bbc
 8005468:	40005400 	.word	0x40005400
 800546c:	10b17db5 	.word	0x10b17db5

08005470 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b090      	sub	sp, #64	@ 0x40
 8005474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8005476:	232c      	movs	r3, #44	@ 0x2c
 8005478:	18fb      	adds	r3, r7, r3
 800547a:	0018      	movs	r0, r3
 800547c:	2314      	movs	r3, #20
 800547e:	001a      	movs	r2, r3
 8005480:	2100      	movs	r1, #0
 8005482:	f009 fa71 	bl	800e968 <memset>
  RTC_DateTypeDef sDate = {0};
 8005486:	2328      	movs	r3, #40	@ 0x28
 8005488:	18fb      	adds	r3, r7, r3
 800548a:	2200      	movs	r2, #0
 800548c:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800548e:	003b      	movs	r3, r7
 8005490:	0018      	movs	r0, r3
 8005492:	2328      	movs	r3, #40	@ 0x28
 8005494:	001a      	movs	r2, r3
 8005496:	2100      	movs	r1, #0
 8005498:	f009 fa66 	bl	800e968 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800549c:	4b49      	ldr	r3, [pc, #292]	@ (80055c4 <MX_RTC_Init+0x154>)
 800549e:	4a4a      	ldr	r2, [pc, #296]	@ (80055c8 <MX_RTC_Init+0x158>)
 80054a0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80054a2:	4b48      	ldr	r3, [pc, #288]	@ (80055c4 <MX_RTC_Init+0x154>)
 80054a4:	2200      	movs	r2, #0
 80054a6:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 80054a8:	4b46      	ldr	r3, [pc, #280]	@ (80055c4 <MX_RTC_Init+0x154>)
 80054aa:	227f      	movs	r2, #127	@ 0x7f
 80054ac:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 80054ae:	4b45      	ldr	r3, [pc, #276]	@ (80055c4 <MX_RTC_Init+0x154>)
 80054b0:	22ff      	movs	r2, #255	@ 0xff
 80054b2:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80054b4:	4b43      	ldr	r3, [pc, #268]	@ (80055c4 <MX_RTC_Init+0x154>)
 80054b6:	2200      	movs	r2, #0
 80054b8:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80054ba:	4b42      	ldr	r3, [pc, #264]	@ (80055c4 <MX_RTC_Init+0x154>)
 80054bc:	2200      	movs	r2, #0
 80054be:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80054c0:	4b40      	ldr	r3, [pc, #256]	@ (80055c4 <MX_RTC_Init+0x154>)
 80054c2:	2200      	movs	r2, #0
 80054c4:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80054c6:	4b3f      	ldr	r3, [pc, #252]	@ (80055c4 <MX_RTC_Init+0x154>)
 80054c8:	2280      	movs	r2, #128	@ 0x80
 80054ca:	05d2      	lsls	r2, r2, #23
 80054cc:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80054ce:	4b3d      	ldr	r3, [pc, #244]	@ (80055c4 <MX_RTC_Init+0x154>)
 80054d0:	2200      	movs	r2, #0
 80054d2:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80054d4:	4b3b      	ldr	r3, [pc, #236]	@ (80055c4 <MX_RTC_Init+0x154>)
 80054d6:	0018      	movs	r0, r3
 80054d8:	f005 f86e 	bl	800a5b8 <HAL_RTC_Init>
 80054dc:	1e03      	subs	r3, r0, #0
 80054de:	d001      	beq.n	80054e4 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 80054e0:	f001 fa0a 	bl	80068f8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80054e4:	212c      	movs	r1, #44	@ 0x2c
 80054e6:	187b      	adds	r3, r7, r1
 80054e8:	2200      	movs	r2, #0
 80054ea:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80054ec:	187b      	adds	r3, r7, r1
 80054ee:	2200      	movs	r2, #0
 80054f0:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80054f2:	187b      	adds	r3, r7, r1
 80054f4:	2200      	movs	r2, #0
 80054f6:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 80054f8:	187b      	adds	r3, r7, r1
 80054fa:	2200      	movs	r2, #0
 80054fc:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80054fe:	187b      	adds	r3, r7, r1
 8005500:	2200      	movs	r2, #0
 8005502:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8005504:	187b      	adds	r3, r7, r1
 8005506:	2200      	movs	r2, #0
 8005508:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800550a:	1879      	adds	r1, r7, r1
 800550c:	4b2d      	ldr	r3, [pc, #180]	@ (80055c4 <MX_RTC_Init+0x154>)
 800550e:	2201      	movs	r2, #1
 8005510:	0018      	movs	r0, r3
 8005512:	f005 f8f3 	bl	800a6fc <HAL_RTC_SetTime>
 8005516:	1e03      	subs	r3, r0, #0
 8005518:	d001      	beq.n	800551e <MX_RTC_Init+0xae>
  {
    Error_Handler();
 800551a:	f001 f9ed 	bl	80068f8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800551e:	2128      	movs	r1, #40	@ 0x28
 8005520:	187b      	adds	r3, r7, r1
 8005522:	2201      	movs	r2, #1
 8005524:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8005526:	187b      	adds	r3, r7, r1
 8005528:	2201      	movs	r2, #1
 800552a:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 800552c:	187b      	adds	r3, r7, r1
 800552e:	2201      	movs	r2, #1
 8005530:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8005532:	187b      	adds	r3, r7, r1
 8005534:	2200      	movs	r2, #0
 8005536:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8005538:	1879      	adds	r1, r7, r1
 800553a:	4b22      	ldr	r3, [pc, #136]	@ (80055c4 <MX_RTC_Init+0x154>)
 800553c:	2201      	movs	r2, #1
 800553e:	0018      	movs	r0, r3
 8005540:	f005 f984 	bl	800a84c <HAL_RTC_SetDate>
 8005544:	1e03      	subs	r3, r0, #0
 8005546:	d001      	beq.n	800554c <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8005548:	f001 f9d6 	bl	80068f8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800554c:	003b      	movs	r3, r7
 800554e:	2200      	movs	r2, #0
 8005550:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8005552:	003b      	movs	r3, r7
 8005554:	2200      	movs	r2, #0
 8005556:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x1;
 8005558:	003b      	movs	r3, r7
 800555a:	2201      	movs	r2, #1
 800555c:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800555e:	003b      	movs	r3, r7
 8005560:	2200      	movs	r2, #0
 8005562:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8005564:	003b      	movs	r3, r7
 8005566:	2200      	movs	r2, #0
 8005568:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800556a:	003b      	movs	r3, r7
 800556c:	2200      	movs	r2, #0
 800556e:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8005570:	003b      	movs	r3, r7
 8005572:	2200      	movs	r2, #0
 8005574:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8005576:	003b      	movs	r3, r7
 8005578:	2200      	movs	r2, #0
 800557a:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800557c:	003b      	movs	r3, r7
 800557e:	2200      	movs	r2, #0
 8005580:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8005582:	003b      	movs	r3, r7
 8005584:	2220      	movs	r2, #32
 8005586:	2101      	movs	r1, #1
 8005588:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 800558a:	003b      	movs	r3, r7
 800558c:	2280      	movs	r2, #128	@ 0x80
 800558e:	0052      	lsls	r2, r2, #1
 8005590:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8005592:	0039      	movs	r1, r7
 8005594:	4b0b      	ldr	r3, [pc, #44]	@ (80055c4 <MX_RTC_Init+0x154>)
 8005596:	2201      	movs	r2, #1
 8005598:	0018      	movs	r0, r3
 800559a:	f005 f9e9 	bl	800a970 <HAL_RTC_SetAlarm_IT>
 800559e:	1e03      	subs	r3, r0, #0
 80055a0:	d001      	beq.n	80055a6 <MX_RTC_Init+0x136>
  {
    Error_Handler();
 80055a2:	f001 f9a9 	bl	80068f8 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0x500B, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 80055a6:	4909      	ldr	r1, [pc, #36]	@ (80055cc <MX_RTC_Init+0x15c>)
 80055a8:	4b06      	ldr	r3, [pc, #24]	@ (80055c4 <MX_RTC_Init+0x154>)
 80055aa:	2200      	movs	r2, #0
 80055ac:	0018      	movs	r0, r3
 80055ae:	f005 fd15 	bl	800afdc <HAL_RTCEx_SetWakeUpTimer_IT>
 80055b2:	1e03      	subs	r3, r0, #0
 80055b4:	d001      	beq.n	80055ba <MX_RTC_Init+0x14a>
  {
    Error_Handler();
 80055b6:	f001 f99f 	bl	80068f8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80055ba:	46c0      	nop			@ (mov r8, r8)
 80055bc:	46bd      	mov	sp, r7
 80055be:	b010      	add	sp, #64	@ 0x40
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	46c0      	nop			@ (mov r8, r8)
 80055c4:	20001c10 	.word	0x20001c10
 80055c8:	40002800 	.word	0x40002800
 80055cc:	0000500b 	.word	0x0000500b

080055d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80055d4:	4b1c      	ldr	r3, [pc, #112]	@ (8005648 <MX_SPI1_Init+0x78>)
 80055d6:	4a1d      	ldr	r2, [pc, #116]	@ (800564c <MX_SPI1_Init+0x7c>)
 80055d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80055da:	4b1b      	ldr	r3, [pc, #108]	@ (8005648 <MX_SPI1_Init+0x78>)
 80055dc:	2282      	movs	r2, #130	@ 0x82
 80055de:	0052      	lsls	r2, r2, #1
 80055e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80055e2:	4b19      	ldr	r3, [pc, #100]	@ (8005648 <MX_SPI1_Init+0x78>)
 80055e4:	2280      	movs	r2, #128	@ 0x80
 80055e6:	0212      	lsls	r2, r2, #8
 80055e8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80055ea:	4b17      	ldr	r3, [pc, #92]	@ (8005648 <MX_SPI1_Init+0x78>)
 80055ec:	22e0      	movs	r2, #224	@ 0xe0
 80055ee:	00d2      	lsls	r2, r2, #3
 80055f0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80055f2:	4b15      	ldr	r3, [pc, #84]	@ (8005648 <MX_SPI1_Init+0x78>)
 80055f4:	2200      	movs	r2, #0
 80055f6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80055f8:	4b13      	ldr	r3, [pc, #76]	@ (8005648 <MX_SPI1_Init+0x78>)
 80055fa:	2200      	movs	r2, #0
 80055fc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80055fe:	4b12      	ldr	r3, [pc, #72]	@ (8005648 <MX_SPI1_Init+0x78>)
 8005600:	2280      	movs	r2, #128	@ 0x80
 8005602:	0092      	lsls	r2, r2, #2
 8005604:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8005606:	4b10      	ldr	r3, [pc, #64]	@ (8005648 <MX_SPI1_Init+0x78>)
 8005608:	2220      	movs	r2, #32
 800560a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800560c:	4b0e      	ldr	r3, [pc, #56]	@ (8005648 <MX_SPI1_Init+0x78>)
 800560e:	2200      	movs	r2, #0
 8005610:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005612:	4b0d      	ldr	r3, [pc, #52]	@ (8005648 <MX_SPI1_Init+0x78>)
 8005614:	2200      	movs	r2, #0
 8005616:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005618:	4b0b      	ldr	r3, [pc, #44]	@ (8005648 <MX_SPI1_Init+0x78>)
 800561a:	2200      	movs	r2, #0
 800561c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800561e:	4b0a      	ldr	r3, [pc, #40]	@ (8005648 <MX_SPI1_Init+0x78>)
 8005620:	2207      	movs	r2, #7
 8005622:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8005624:	4b08      	ldr	r3, [pc, #32]	@ (8005648 <MX_SPI1_Init+0x78>)
 8005626:	2200      	movs	r2, #0
 8005628:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800562a:	4b07      	ldr	r3, [pc, #28]	@ (8005648 <MX_SPI1_Init+0x78>)
 800562c:	2208      	movs	r2, #8
 800562e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005630:	4b05      	ldr	r3, [pc, #20]	@ (8005648 <MX_SPI1_Init+0x78>)
 8005632:	0018      	movs	r0, r3
 8005634:	f005 fd9a 	bl	800b16c <HAL_SPI_Init>
 8005638:	1e03      	subs	r3, r0, #0
 800563a:	d001      	beq.n	8005640 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 800563c:	f001 f95c 	bl	80068f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005640:	46c0      	nop			@ (mov r8, r8)
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	46c0      	nop			@ (mov r8, r8)
 8005648:	20001c3c 	.word	0x20001c3c
 800564c:	40013000 	.word	0x40013000

08005650 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b094      	sub	sp, #80	@ 0x50
 8005654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8005656:	2334      	movs	r3, #52	@ 0x34
 8005658:	18fb      	adds	r3, r7, r3
 800565a:	0018      	movs	r0, r3
 800565c:	231c      	movs	r3, #28
 800565e:	001a      	movs	r2, r3
 8005660:	2100      	movs	r1, #0
 8005662:	f009 f981 	bl	800e968 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005666:	003b      	movs	r3, r7
 8005668:	0018      	movs	r0, r3
 800566a:	2334      	movs	r3, #52	@ 0x34
 800566c:	001a      	movs	r2, r3
 800566e:	2100      	movs	r1, #0
 8005670:	f009 f97a 	bl	800e968 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8005674:	4b37      	ldr	r3, [pc, #220]	@ (8005754 <MX_TIM17_Init+0x104>)
 8005676:	4a38      	ldr	r2, [pc, #224]	@ (8005758 <MX_TIM17_Init+0x108>)
 8005678:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 800567a:	4b36      	ldr	r3, [pc, #216]	@ (8005754 <MX_TIM17_Init+0x104>)
 800567c:	2200      	movs	r2, #0
 800567e:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005680:	4b34      	ldr	r3, [pc, #208]	@ (8005754 <MX_TIM17_Init+0x104>)
 8005682:	2200      	movs	r2, #0
 8005684:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8005686:	4b33      	ldr	r3, [pc, #204]	@ (8005754 <MX_TIM17_Init+0x104>)
 8005688:	4a34      	ldr	r2, [pc, #208]	@ (800575c <MX_TIM17_Init+0x10c>)
 800568a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800568c:	4b31      	ldr	r3, [pc, #196]	@ (8005754 <MX_TIM17_Init+0x104>)
 800568e:	2200      	movs	r2, #0
 8005690:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8005692:	4b30      	ldr	r3, [pc, #192]	@ (8005754 <MX_TIM17_Init+0x104>)
 8005694:	2200      	movs	r2, #0
 8005696:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005698:	4b2e      	ldr	r3, [pc, #184]	@ (8005754 <MX_TIM17_Init+0x104>)
 800569a:	2200      	movs	r2, #0
 800569c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800569e:	4b2d      	ldr	r3, [pc, #180]	@ (8005754 <MX_TIM17_Init+0x104>)
 80056a0:	0018      	movs	r0, r3
 80056a2:	f006 f8f1 	bl	800b888 <HAL_TIM_Base_Init>
 80056a6:	1e03      	subs	r3, r0, #0
 80056a8:	d001      	beq.n	80056ae <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 80056aa:	f001 f925 	bl	80068f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 80056ae:	4b29      	ldr	r3, [pc, #164]	@ (8005754 <MX_TIM17_Init+0x104>)
 80056b0:	0018      	movs	r0, r3
 80056b2:	f006 f941 	bl	800b938 <HAL_TIM_PWM_Init>
 80056b6:	1e03      	subs	r3, r0, #0
 80056b8:	d001      	beq.n	80056be <MX_TIM17_Init+0x6e>
  {
    Error_Handler();
 80056ba:	f001 f91d 	bl	80068f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80056be:	2134      	movs	r1, #52	@ 0x34
 80056c0:	187b      	adds	r3, r7, r1
 80056c2:	2260      	movs	r2, #96	@ 0x60
 80056c4:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80056c6:	187b      	adds	r3, r7, r1
 80056c8:	2200      	movs	r2, #0
 80056ca:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80056cc:	187b      	adds	r3, r7, r1
 80056ce:	2200      	movs	r2, #0
 80056d0:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80056d2:	187b      	adds	r3, r7, r1
 80056d4:	2200      	movs	r2, #0
 80056d6:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80056d8:	187b      	adds	r3, r7, r1
 80056da:	2200      	movs	r2, #0
 80056dc:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80056de:	187b      	adds	r3, r7, r1
 80056e0:	2200      	movs	r2, #0
 80056e2:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80056e4:	187b      	adds	r3, r7, r1
 80056e6:	2200      	movs	r2, #0
 80056e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80056ea:	1879      	adds	r1, r7, r1
 80056ec:	4b19      	ldr	r3, [pc, #100]	@ (8005754 <MX_TIM17_Init+0x104>)
 80056ee:	2200      	movs	r2, #0
 80056f0:	0018      	movs	r0, r3
 80056f2:	f006 fafd 	bl	800bcf0 <HAL_TIM_PWM_ConfigChannel>
 80056f6:	1e03      	subs	r3, r0, #0
 80056f8:	d001      	beq.n	80056fe <MX_TIM17_Init+0xae>
  {
    Error_Handler();
 80056fa:	f001 f8fd 	bl	80068f8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80056fe:	003b      	movs	r3, r7
 8005700:	2200      	movs	r2, #0
 8005702:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005704:	003b      	movs	r3, r7
 8005706:	2200      	movs	r2, #0
 8005708:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800570a:	003b      	movs	r3, r7
 800570c:	2200      	movs	r2, #0
 800570e:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005710:	003b      	movs	r3, r7
 8005712:	2200      	movs	r2, #0
 8005714:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005716:	003b      	movs	r3, r7
 8005718:	2200      	movs	r2, #0
 800571a:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800571c:	003b      	movs	r3, r7
 800571e:	2280      	movs	r2, #128	@ 0x80
 8005720:	0192      	lsls	r2, r2, #6
 8005722:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005724:	003b      	movs	r3, r7
 8005726:	2200      	movs	r2, #0
 8005728:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800572a:	003b      	movs	r3, r7
 800572c:	2200      	movs	r2, #0
 800572e:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8005730:	003a      	movs	r2, r7
 8005732:	4b08      	ldr	r3, [pc, #32]	@ (8005754 <MX_TIM17_Init+0x104>)
 8005734:	0011      	movs	r1, r2
 8005736:	0018      	movs	r0, r3
 8005738:	f006 ff5a 	bl	800c5f0 <HAL_TIMEx_ConfigBreakDeadTime>
 800573c:	1e03      	subs	r3, r0, #0
 800573e:	d001      	beq.n	8005744 <MX_TIM17_Init+0xf4>
  {
    Error_Handler();
 8005740:	f001 f8da 	bl	80068f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8005744:	4b03      	ldr	r3, [pc, #12]	@ (8005754 <MX_TIM17_Init+0x104>)
 8005746:	0018      	movs	r0, r3
 8005748:	f001 fe86 	bl	8007458 <HAL_TIM_MspPostInit>

}
 800574c:	46c0      	nop			@ (mov r8, r8)
 800574e:	46bd      	mov	sp, r7
 8005750:	b014      	add	sp, #80	@ 0x50
 8005752:	bd80      	pop	{r7, pc}
 8005754:	20001ca0 	.word	0x20001ca0
 8005758:	40014800 	.word	0x40014800
 800575c:	0000ffff 	.word	0x0000ffff

08005760 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005764:	4b23      	ldr	r3, [pc, #140]	@ (80057f4 <MX_USART1_UART_Init+0x94>)
 8005766:	4a24      	ldr	r2, [pc, #144]	@ (80057f8 <MX_USART1_UART_Init+0x98>)
 8005768:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800576a:	4b22      	ldr	r3, [pc, #136]	@ (80057f4 <MX_USART1_UART_Init+0x94>)
 800576c:	2296      	movs	r2, #150	@ 0x96
 800576e:	0192      	lsls	r2, r2, #6
 8005770:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005772:	4b20      	ldr	r3, [pc, #128]	@ (80057f4 <MX_USART1_UART_Init+0x94>)
 8005774:	2200      	movs	r2, #0
 8005776:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005778:	4b1e      	ldr	r3, [pc, #120]	@ (80057f4 <MX_USART1_UART_Init+0x94>)
 800577a:	2200      	movs	r2, #0
 800577c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800577e:	4b1d      	ldr	r3, [pc, #116]	@ (80057f4 <MX_USART1_UART_Init+0x94>)
 8005780:	2200      	movs	r2, #0
 8005782:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005784:	4b1b      	ldr	r3, [pc, #108]	@ (80057f4 <MX_USART1_UART_Init+0x94>)
 8005786:	220c      	movs	r2, #12
 8005788:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800578a:	4b1a      	ldr	r3, [pc, #104]	@ (80057f4 <MX_USART1_UART_Init+0x94>)
 800578c:	2200      	movs	r2, #0
 800578e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005790:	4b18      	ldr	r3, [pc, #96]	@ (80057f4 <MX_USART1_UART_Init+0x94>)
 8005792:	2200      	movs	r2, #0
 8005794:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005796:	4b17      	ldr	r3, [pc, #92]	@ (80057f4 <MX_USART1_UART_Init+0x94>)
 8005798:	2200      	movs	r2, #0
 800579a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800579c:	4b15      	ldr	r3, [pc, #84]	@ (80057f4 <MX_USART1_UART_Init+0x94>)
 800579e:	2200      	movs	r2, #0
 80057a0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80057a2:	4b14      	ldr	r3, [pc, #80]	@ (80057f4 <MX_USART1_UART_Init+0x94>)
 80057a4:	2200      	movs	r2, #0
 80057a6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80057a8:	4b12      	ldr	r3, [pc, #72]	@ (80057f4 <MX_USART1_UART_Init+0x94>)
 80057aa:	0018      	movs	r0, r3
 80057ac:	f006 ffbc 	bl	800c728 <HAL_UART_Init>
 80057b0:	1e03      	subs	r3, r0, #0
 80057b2:	d001      	beq.n	80057b8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80057b4:	f001 f8a0 	bl	80068f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80057b8:	4b0e      	ldr	r3, [pc, #56]	@ (80057f4 <MX_USART1_UART_Init+0x94>)
 80057ba:	2100      	movs	r1, #0
 80057bc:	0018      	movs	r0, r3
 80057be:	f007 ff57 	bl	800d670 <HAL_UARTEx_SetTxFifoThreshold>
 80057c2:	1e03      	subs	r3, r0, #0
 80057c4:	d001      	beq.n	80057ca <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80057c6:	f001 f897 	bl	80068f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80057ca:	4b0a      	ldr	r3, [pc, #40]	@ (80057f4 <MX_USART1_UART_Init+0x94>)
 80057cc:	2100      	movs	r1, #0
 80057ce:	0018      	movs	r0, r3
 80057d0:	f007 ff8e 	bl	800d6f0 <HAL_UARTEx_SetRxFifoThreshold>
 80057d4:	1e03      	subs	r3, r0, #0
 80057d6:	d001      	beq.n	80057dc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80057d8:	f001 f88e 	bl	80068f8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80057dc:	4b05      	ldr	r3, [pc, #20]	@ (80057f4 <MX_USART1_UART_Init+0x94>)
 80057de:	0018      	movs	r0, r3
 80057e0:	f007 ff0c 	bl	800d5fc <HAL_UARTEx_DisableFifoMode>
 80057e4:	1e03      	subs	r3, r0, #0
 80057e6:	d001      	beq.n	80057ec <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80057e8:	f001 f886 	bl	80068f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80057ec:	46c0      	nop			@ (mov r8, r8)
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	46c0      	nop			@ (mov r8, r8)
 80057f4:	20001cec 	.word	0x20001cec
 80057f8:	40013800 	.word	0x40013800

080057fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005800:	4b23      	ldr	r3, [pc, #140]	@ (8005890 <MX_USART2_UART_Init+0x94>)
 8005802:	4a24      	ldr	r2, [pc, #144]	@ (8005894 <MX_USART2_UART_Init+0x98>)
 8005804:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005806:	4b22      	ldr	r3, [pc, #136]	@ (8005890 <MX_USART2_UART_Init+0x94>)
 8005808:	22e1      	movs	r2, #225	@ 0xe1
 800580a:	0252      	lsls	r2, r2, #9
 800580c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800580e:	4b20      	ldr	r3, [pc, #128]	@ (8005890 <MX_USART2_UART_Init+0x94>)
 8005810:	2200      	movs	r2, #0
 8005812:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005814:	4b1e      	ldr	r3, [pc, #120]	@ (8005890 <MX_USART2_UART_Init+0x94>)
 8005816:	2200      	movs	r2, #0
 8005818:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800581a:	4b1d      	ldr	r3, [pc, #116]	@ (8005890 <MX_USART2_UART_Init+0x94>)
 800581c:	2200      	movs	r2, #0
 800581e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005820:	4b1b      	ldr	r3, [pc, #108]	@ (8005890 <MX_USART2_UART_Init+0x94>)
 8005822:	220c      	movs	r2, #12
 8005824:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005826:	4b1a      	ldr	r3, [pc, #104]	@ (8005890 <MX_USART2_UART_Init+0x94>)
 8005828:	2200      	movs	r2, #0
 800582a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800582c:	4b18      	ldr	r3, [pc, #96]	@ (8005890 <MX_USART2_UART_Init+0x94>)
 800582e:	2200      	movs	r2, #0
 8005830:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005832:	4b17      	ldr	r3, [pc, #92]	@ (8005890 <MX_USART2_UART_Init+0x94>)
 8005834:	2200      	movs	r2, #0
 8005836:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005838:	4b15      	ldr	r3, [pc, #84]	@ (8005890 <MX_USART2_UART_Init+0x94>)
 800583a:	2200      	movs	r2, #0
 800583c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800583e:	4b14      	ldr	r3, [pc, #80]	@ (8005890 <MX_USART2_UART_Init+0x94>)
 8005840:	2200      	movs	r2, #0
 8005842:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005844:	4b12      	ldr	r3, [pc, #72]	@ (8005890 <MX_USART2_UART_Init+0x94>)
 8005846:	0018      	movs	r0, r3
 8005848:	f006 ff6e 	bl	800c728 <HAL_UART_Init>
 800584c:	1e03      	subs	r3, r0, #0
 800584e:	d001      	beq.n	8005854 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005850:	f001 f852 	bl	80068f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005854:	4b0e      	ldr	r3, [pc, #56]	@ (8005890 <MX_USART2_UART_Init+0x94>)
 8005856:	2100      	movs	r1, #0
 8005858:	0018      	movs	r0, r3
 800585a:	f007 ff09 	bl	800d670 <HAL_UARTEx_SetTxFifoThreshold>
 800585e:	1e03      	subs	r3, r0, #0
 8005860:	d001      	beq.n	8005866 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005862:	f001 f849 	bl	80068f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005866:	4b0a      	ldr	r3, [pc, #40]	@ (8005890 <MX_USART2_UART_Init+0x94>)
 8005868:	2100      	movs	r1, #0
 800586a:	0018      	movs	r0, r3
 800586c:	f007 ff40 	bl	800d6f0 <HAL_UARTEx_SetRxFifoThreshold>
 8005870:	1e03      	subs	r3, r0, #0
 8005872:	d001      	beq.n	8005878 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005874:	f001 f840 	bl	80068f8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8005878:	4b05      	ldr	r3, [pc, #20]	@ (8005890 <MX_USART2_UART_Init+0x94>)
 800587a:	0018      	movs	r0, r3
 800587c:	f007 febe 	bl	800d5fc <HAL_UARTEx_DisableFifoMode>
 8005880:	1e03      	subs	r3, r0, #0
 8005882:	d001      	beq.n	8005888 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005884:	f001 f838 	bl	80068f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005888:	46c0      	nop			@ (mov r8, r8)
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}
 800588e:	46c0      	nop			@ (mov r8, r8)
 8005890:	20001d80 	.word	0x20001d80
 8005894:	40004400 	.word	0x40004400

08005898 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005898:	b590      	push	{r4, r7, lr}
 800589a:	b08b      	sub	sp, #44	@ 0x2c
 800589c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800589e:	2414      	movs	r4, #20
 80058a0:	193b      	adds	r3, r7, r4
 80058a2:	0018      	movs	r0, r3
 80058a4:	2314      	movs	r3, #20
 80058a6:	001a      	movs	r2, r3
 80058a8:	2100      	movs	r1, #0
 80058aa:	f009 f85d 	bl	800e968 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80058ae:	4b4d      	ldr	r3, [pc, #308]	@ (80059e4 <MX_GPIO_Init+0x14c>)
 80058b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058b2:	4b4c      	ldr	r3, [pc, #304]	@ (80059e4 <MX_GPIO_Init+0x14c>)
 80058b4:	2104      	movs	r1, #4
 80058b6:	430a      	orrs	r2, r1
 80058b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80058ba:	4b4a      	ldr	r3, [pc, #296]	@ (80059e4 <MX_GPIO_Init+0x14c>)
 80058bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058be:	2204      	movs	r2, #4
 80058c0:	4013      	ands	r3, r2
 80058c2:	613b      	str	r3, [r7, #16]
 80058c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80058c6:	4b47      	ldr	r3, [pc, #284]	@ (80059e4 <MX_GPIO_Init+0x14c>)
 80058c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058ca:	4b46      	ldr	r3, [pc, #280]	@ (80059e4 <MX_GPIO_Init+0x14c>)
 80058cc:	2101      	movs	r1, #1
 80058ce:	430a      	orrs	r2, r1
 80058d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80058d2:	4b44      	ldr	r3, [pc, #272]	@ (80059e4 <MX_GPIO_Init+0x14c>)
 80058d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058d6:	2201      	movs	r2, #1
 80058d8:	4013      	ands	r3, r2
 80058da:	60fb      	str	r3, [r7, #12]
 80058dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80058de:	4b41      	ldr	r3, [pc, #260]	@ (80059e4 <MX_GPIO_Init+0x14c>)
 80058e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058e2:	4b40      	ldr	r3, [pc, #256]	@ (80059e4 <MX_GPIO_Init+0x14c>)
 80058e4:	2102      	movs	r1, #2
 80058e6:	430a      	orrs	r2, r1
 80058e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80058ea:	4b3e      	ldr	r3, [pc, #248]	@ (80059e4 <MX_GPIO_Init+0x14c>)
 80058ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058ee:	2202      	movs	r2, #2
 80058f0:	4013      	ands	r3, r2
 80058f2:	60bb      	str	r3, [r7, #8]
 80058f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80058f6:	4b3b      	ldr	r3, [pc, #236]	@ (80059e4 <MX_GPIO_Init+0x14c>)
 80058f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058fa:	4b3a      	ldr	r3, [pc, #232]	@ (80059e4 <MX_GPIO_Init+0x14c>)
 80058fc:	2108      	movs	r1, #8
 80058fe:	430a      	orrs	r2, r1
 8005900:	635a      	str	r2, [r3, #52]	@ 0x34
 8005902:	4b38      	ldr	r3, [pc, #224]	@ (80059e4 <MX_GPIO_Init+0x14c>)
 8005904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005906:	2208      	movs	r2, #8
 8005908:	4013      	ands	r3, r2
 800590a:	607b      	str	r3, [r7, #4]
 800590c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15, GPIO_PIN_RESET);
 800590e:	4936      	ldr	r1, [pc, #216]	@ (80059e8 <MX_GPIO_Init+0x150>)
 8005910:	23a0      	movs	r3, #160	@ 0xa0
 8005912:	05db      	lsls	r3, r3, #23
 8005914:	2200      	movs	r2, #0
 8005916:	0018      	movs	r0, r3
 8005918:	f003 f827 	bl	800896a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800591c:	193b      	adds	r3, r7, r4
 800591e:	2202      	movs	r2, #2
 8005920:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005922:	193b      	adds	r3, r7, r4
 8005924:	2288      	movs	r2, #136	@ 0x88
 8005926:	0352      	lsls	r2, r2, #13
 8005928:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800592a:	193b      	adds	r3, r7, r4
 800592c:	2200      	movs	r2, #0
 800592e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005930:	193b      	adds	r3, r7, r4
 8005932:	4a2e      	ldr	r2, [pc, #184]	@ (80059ec <MX_GPIO_Init+0x154>)
 8005934:	0019      	movs	r1, r3
 8005936:	0010      	movs	r0, r2
 8005938:	f002 fe8e 	bl	8008658 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15;
 800593c:	193b      	adds	r3, r7, r4
 800593e:	4a2a      	ldr	r2, [pc, #168]	@ (80059e8 <MX_GPIO_Init+0x150>)
 8005940:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005942:	193b      	adds	r3, r7, r4
 8005944:	2201      	movs	r2, #1
 8005946:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005948:	193b      	adds	r3, r7, r4
 800594a:	2200      	movs	r2, #0
 800594c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800594e:	193b      	adds	r3, r7, r4
 8005950:	2200      	movs	r2, #0
 8005952:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005954:	193a      	adds	r2, r7, r4
 8005956:	23a0      	movs	r3, #160	@ 0xa0
 8005958:	05db      	lsls	r3, r3, #23
 800595a:	0011      	movs	r1, r2
 800595c:	0018      	movs	r0, r3
 800595e:	f002 fe7b 	bl	8008658 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005962:	0021      	movs	r1, r4
 8005964:	187b      	adds	r3, r7, r1
 8005966:	2204      	movs	r2, #4
 8005968:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800596a:	187b      	adds	r3, r7, r1
 800596c:	2288      	movs	r2, #136	@ 0x88
 800596e:	0352      	lsls	r2, r2, #13
 8005970:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005972:	187b      	adds	r3, r7, r1
 8005974:	2200      	movs	r2, #0
 8005976:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005978:	000c      	movs	r4, r1
 800597a:	187b      	adds	r3, r7, r1
 800597c:	4a1c      	ldr	r2, [pc, #112]	@ (80059f0 <MX_GPIO_Init+0x158>)
 800597e:	0019      	movs	r1, r3
 8005980:	0010      	movs	r0, r2
 8005982:	f002 fe69 	bl	8008658 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8005986:	0021      	movs	r1, r4
 8005988:	187b      	adds	r3, r7, r1
 800598a:	2280      	movs	r2, #128	@ 0x80
 800598c:	0112      	lsls	r2, r2, #4
 800598e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005990:	187b      	adds	r3, r7, r1
 8005992:	2288      	movs	r2, #136	@ 0x88
 8005994:	0352      	lsls	r2, r2, #13
 8005996:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005998:	187b      	adds	r3, r7, r1
 800599a:	2200      	movs	r2, #0
 800599c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800599e:	187a      	adds	r2, r7, r1
 80059a0:	23a0      	movs	r3, #160	@ 0xa0
 80059a2:	05db      	lsls	r3, r3, #23
 80059a4:	0011      	movs	r1, r2
 80059a6:	0018      	movs	r0, r3
 80059a8:	f002 fe56 	bl	8008658 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 80059ac:	2200      	movs	r2, #0
 80059ae:	2100      	movs	r1, #0
 80059b0:	2005      	movs	r0, #5
 80059b2:	f002 fe1f 	bl	80085f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80059b6:	2005      	movs	r0, #5
 80059b8:	f002 fe31 	bl	800861e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80059bc:	2200      	movs	r2, #0
 80059be:	2100      	movs	r1, #0
 80059c0:	2006      	movs	r0, #6
 80059c2:	f002 fe17 	bl	80085f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80059c6:	2006      	movs	r0, #6
 80059c8:	f002 fe29 	bl	800861e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80059cc:	2200      	movs	r2, #0
 80059ce:	2100      	movs	r1, #0
 80059d0:	2007      	movs	r0, #7
 80059d2:	f002 fe0f 	bl	80085f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80059d6:	2007      	movs	r0, #7
 80059d8:	f002 fe21 	bl	800861e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80059dc:	46c0      	nop			@ (mov r8, r8)
 80059de:	46bd      	mov	sp, r7
 80059e0:	b00b      	add	sp, #44	@ 0x2c
 80059e2:	bd90      	pop	{r4, r7, pc}
 80059e4:	40021000 	.word	0x40021000
 80059e8:	00008030 	.word	0x00008030
 80059ec:	50000800 	.word	0x50000800
 80059f0:	50000400 	.word	0x50000400

080059f4 <ChangeNote>:

/* USER CODE BEGIN 4 */
void ChangeNote(enum Scale freq)
{
 80059f4:	b590      	push	{r4, r7, lr}
 80059f6:	b083      	sub	sp, #12
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	0002      	movs	r2, r0
 80059fc:	1dbb      	adds	r3, r7, #6
 80059fe:	801a      	strh	r2, [r3, #0]
    TIM17->ARR=(uint32_t)(987*(float)1000/(float)freq);
 8005a00:	1dbb      	adds	r3, r7, #6
 8005a02:	881b      	ldrh	r3, [r3, #0]
 8005a04:	0018      	movs	r0, r3
 8005a06:	f7fb ff1f 	bl	8001848 <__aeabi_ui2f>
 8005a0a:	1c03      	adds	r3, r0, #0
 8005a0c:	1c19      	adds	r1, r3, #0
 8005a0e:	4807      	ldr	r0, [pc, #28]	@ (8005a2c <ChangeNote+0x38>)
 8005a10:	f7fb f91e 	bl	8000c50 <__aeabi_fdiv>
 8005a14:	1c03      	adds	r3, r0, #0
 8005a16:	4c06      	ldr	r4, [pc, #24]	@ (8005a30 <ChangeNote+0x3c>)
 8005a18:	1c18      	adds	r0, r3, #0
 8005a1a:	f7fa fdd5 	bl	80005c8 <__aeabi_f2uiz>
 8005a1e:	0003      	movs	r3, r0
 8005a20:	62e3      	str	r3, [r4, #44]	@ 0x2c
}
 8005a22:	46c0      	nop			@ (mov r8, r8)
 8005a24:	46bd      	mov	sp, r7
 8005a26:	b003      	add	sp, #12
 8005a28:	bd90      	pop	{r4, r7, pc}
 8005a2a:	46c0      	nop			@ (mov r8, r8)
 8005a2c:	4970f780 	.word	0x4970f780
 8005a30:	40014800 	.word	0x40014800

08005a34 <PlayEffect>:
void PlayEffect(enum SoundEffects effect) {
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b082      	sub	sp, #8
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	0002      	movs	r2, r0
 8005a3c:	1dfb      	adds	r3, r7, #7
 8005a3e:	701a      	strb	r2, [r3, #0]
	HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8005a40:	4ba0      	ldr	r3, [pc, #640]	@ (8005cc4 <PlayEffect+0x290>)
 8005a42:	2100      	movs	r1, #0
 8005a44:	0018      	movs	r0, r3
 8005a46:	f005 ffd7 	bl	800b9f8 <HAL_TIM_PWM_Start>
	HAL_Delay(5);
 8005a4a:	2005      	movs	r0, #5
 8005a4c:	f002 fcec 	bl	8008428 <HAL_Delay>
    switch(effect){
 8005a50:	1dfb      	adds	r3, r7, #7
 8005a52:	781b      	ldrb	r3, [r3, #0]
 8005a54:	2b06      	cmp	r3, #6
 8005a56:	d900      	bls.n	8005a5a <PlayEffect+0x26>
 8005a58:	e12a      	b.n	8005cb0 <PlayEffect+0x27c>
 8005a5a:	009a      	lsls	r2, r3, #2
 8005a5c:	4b9a      	ldr	r3, [pc, #616]	@ (8005cc8 <PlayEffect+0x294>)
 8005a5e:	18d3      	adds	r3, r2, r3
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	469f      	mov	pc, r3
        case MenuBeep:

        	curNote = G*3;
 8005a64:	4b99      	ldr	r3, [pc, #612]	@ (8005ccc <PlayEffect+0x298>)
 8005a66:	2293      	movs	r2, #147	@ 0x93
 8005a68:	0112      	lsls	r2, r2, #4
 8005a6a:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005a6c:	4b97      	ldr	r3, [pc, #604]	@ (8005ccc <PlayEffect+0x298>)
 8005a6e:	881b      	ldrh	r3, [r3, #0]
 8005a70:	0018      	movs	r0, r3
 8005a72:	f7ff ffbf 	bl	80059f4 <ChangeNote>
        	HAL_Delay(25);
 8005a76:	2019      	movs	r0, #25
 8005a78:	f002 fcd6 	bl	8008428 <HAL_Delay>

        	curNote = G*2;
 8005a7c:	4b93      	ldr	r3, [pc, #588]	@ (8005ccc <PlayEffect+0x298>)
 8005a7e:	22c4      	movs	r2, #196	@ 0xc4
 8005a80:	00d2      	lsls	r2, r2, #3
 8005a82:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005a84:	4b91      	ldr	r3, [pc, #580]	@ (8005ccc <PlayEffect+0x298>)
 8005a86:	881b      	ldrh	r3, [r3, #0]
 8005a88:	0018      	movs	r0, r3
 8005a8a:	f7ff ffb3 	bl	80059f4 <ChangeNote>
        	HAL_Delay(25);
 8005a8e:	2019      	movs	r0, #25
 8005a90:	f002 fcca 	bl	8008428 <HAL_Delay>

            break;
 8005a94:	e10c      	b.n	8005cb0 <PlayEffect+0x27c>
        case EggNoise:

        	curNote = A;
 8005a96:	4b8d      	ldr	r3, [pc, #564]	@ (8005ccc <PlayEffect+0x298>)
 8005a98:	22dc      	movs	r2, #220	@ 0xdc
 8005a9a:	0052      	lsls	r2, r2, #1
 8005a9c:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005a9e:	4b8b      	ldr	r3, [pc, #556]	@ (8005ccc <PlayEffect+0x298>)
 8005aa0:	881b      	ldrh	r3, [r3, #0]
 8005aa2:	0018      	movs	r0, r3
 8005aa4:	f7ff ffa6 	bl	80059f4 <ChangeNote>
        	HAL_Delay(20);
 8005aa8:	2014      	movs	r0, #20
 8005aaa:	f002 fcbd 	bl	8008428 <HAL_Delay>

        	curNote = C;
 8005aae:	4b87      	ldr	r3, [pc, #540]	@ (8005ccc <PlayEffect+0x298>)
 8005ab0:	4a87      	ldr	r2, [pc, #540]	@ (8005cd0 <PlayEffect+0x29c>)
 8005ab2:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005ab4:	4b85      	ldr	r3, [pc, #532]	@ (8005ccc <PlayEffect+0x298>)
 8005ab6:	881b      	ldrh	r3, [r3, #0]
 8005ab8:	0018      	movs	r0, r3
 8005aba:	f7ff ff9b 	bl	80059f4 <ChangeNote>
        	HAL_Delay(20);
 8005abe:	2014      	movs	r0, #20
 8005ac0:	f002 fcb2 	bl	8008428 <HAL_Delay>

        	curNote = A;
 8005ac4:	4b81      	ldr	r3, [pc, #516]	@ (8005ccc <PlayEffect+0x298>)
 8005ac6:	22dc      	movs	r2, #220	@ 0xdc
 8005ac8:	0052      	lsls	r2, r2, #1
 8005aca:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005acc:	4b7f      	ldr	r3, [pc, #508]	@ (8005ccc <PlayEffect+0x298>)
 8005ace:	881b      	ldrh	r3, [r3, #0]
 8005ad0:	0018      	movs	r0, r3
 8005ad2:	f7ff ff8f 	bl	80059f4 <ChangeNote>
        	HAL_Delay(20);
 8005ad6:	2014      	movs	r0, #20
 8005ad8:	f002 fca6 	bl	8008428 <HAL_Delay>

        	curNote = C;
 8005adc:	4b7b      	ldr	r3, [pc, #492]	@ (8005ccc <PlayEffect+0x298>)
 8005ade:	4a7c      	ldr	r2, [pc, #496]	@ (8005cd0 <PlayEffect+0x29c>)
 8005ae0:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005ae2:	4b7a      	ldr	r3, [pc, #488]	@ (8005ccc <PlayEffect+0x298>)
 8005ae4:	881b      	ldrh	r3, [r3, #0]
 8005ae6:	0018      	movs	r0, r3
 8005ae8:	f7ff ff84 	bl	80059f4 <ChangeNote>
        	HAL_Delay(20);
 8005aec:	2014      	movs	r0, #20
 8005aee:	f002 fc9b 	bl	8008428 <HAL_Delay>

            break;
 8005af2:	e0dd      	b.n	8005cb0 <PlayEffect+0x27c>
        case YoungNoiseHappy:

        	curNote = F*4;
 8005af4:	4b75      	ldr	r3, [pc, #468]	@ (8005ccc <PlayEffect+0x298>)
 8005af6:	4a77      	ldr	r2, [pc, #476]	@ (8005cd4 <PlayEffect+0x2a0>)
 8005af8:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005afa:	4b74      	ldr	r3, [pc, #464]	@ (8005ccc <PlayEffect+0x298>)
 8005afc:	881b      	ldrh	r3, [r3, #0]
 8005afe:	0018      	movs	r0, r3
 8005b00:	f7ff ff78 	bl	80059f4 <ChangeNote>
        	HAL_Delay(35);
 8005b04:	2023      	movs	r0, #35	@ 0x23
 8005b06:	f002 fc8f 	bl	8008428 <HAL_Delay>

        	curNote = B*4;
 8005b0a:	4b70      	ldr	r3, [pc, #448]	@ (8005ccc <PlayEffect+0x298>)
 8005b0c:	22f7      	movs	r2, #247	@ 0xf7
 8005b0e:	00d2      	lsls	r2, r2, #3
 8005b10:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005b12:	4b6e      	ldr	r3, [pc, #440]	@ (8005ccc <PlayEffect+0x298>)
 8005b14:	881b      	ldrh	r3, [r3, #0]
 8005b16:	0018      	movs	r0, r3
 8005b18:	f7ff ff6c 	bl	80059f4 <ChangeNote>
        	HAL_Delay(15);
 8005b1c:	200f      	movs	r0, #15
 8005b1e:	f002 fc83 	bl	8008428 <HAL_Delay>

            break;
 8005b22:	e0c5      	b.n	8005cb0 <PlayEffect+0x27c>
        case YoungNoiseSad:

        	curNote = B*4;
 8005b24:	4b69      	ldr	r3, [pc, #420]	@ (8005ccc <PlayEffect+0x298>)
 8005b26:	22f7      	movs	r2, #247	@ 0xf7
 8005b28:	00d2      	lsls	r2, r2, #3
 8005b2a:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005b2c:	4b67      	ldr	r3, [pc, #412]	@ (8005ccc <PlayEffect+0x298>)
 8005b2e:	881b      	ldrh	r3, [r3, #0]
 8005b30:	0018      	movs	r0, r3
 8005b32:	f7ff ff5f 	bl	80059f4 <ChangeNote>
        	HAL_Delay(35);
 8005b36:	2023      	movs	r0, #35	@ 0x23
 8005b38:	f002 fc76 	bl	8008428 <HAL_Delay>

        	curNote = B*3;
 8005b3c:	4b63      	ldr	r3, [pc, #396]	@ (8005ccc <PlayEffect+0x298>)
 8005b3e:	4a66      	ldr	r2, [pc, #408]	@ (8005cd8 <PlayEffect+0x2a4>)
 8005b40:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005b42:	4b62      	ldr	r3, [pc, #392]	@ (8005ccc <PlayEffect+0x298>)
 8005b44:	881b      	ldrh	r3, [r3, #0]
 8005b46:	0018      	movs	r0, r3
 8005b48:	f7ff ff54 	bl	80059f4 <ChangeNote>
        	HAL_Delay(15);
 8005b4c:	200f      	movs	r0, #15
 8005b4e:	f002 fc6b 	bl	8008428 <HAL_Delay>

            break;
 8005b52:	e0ad      	b.n	8005cb0 <PlayEffect+0x27c>
        case AdultNoiseHappy:

        	curNote = F/4;
 8005b54:	4b5d      	ldr	r3, [pc, #372]	@ (8005ccc <PlayEffect+0x298>)
 8005b56:	22ae      	movs	r2, #174	@ 0xae
 8005b58:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005b5a:	4b5c      	ldr	r3, [pc, #368]	@ (8005ccc <PlayEffect+0x298>)
 8005b5c:	881b      	ldrh	r3, [r3, #0]
 8005b5e:	0018      	movs	r0, r3
 8005b60:	f7ff ff48 	bl	80059f4 <ChangeNote>
        	HAL_Delay(35);
 8005b64:	2023      	movs	r0, #35	@ 0x23
 8005b66:	f002 fc5f 	bl	8008428 <HAL_Delay>

        	curNote = B/4;
 8005b6a:	4b58      	ldr	r3, [pc, #352]	@ (8005ccc <PlayEffect+0x298>)
 8005b6c:	227b      	movs	r2, #123	@ 0x7b
 8005b6e:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005b70:	4b56      	ldr	r3, [pc, #344]	@ (8005ccc <PlayEffect+0x298>)
 8005b72:	881b      	ldrh	r3, [r3, #0]
 8005b74:	0018      	movs	r0, r3
 8005b76:	f7ff ff3d 	bl	80059f4 <ChangeNote>
        	HAL_Delay(15);
 8005b7a:	200f      	movs	r0, #15
 8005b7c:	f002 fc54 	bl	8008428 <HAL_Delay>

            break;
 8005b80:	e096      	b.n	8005cb0 <PlayEffect+0x27c>
        case AdultNoiseSad:

        	curNote = C/4;
 8005b82:	4b52      	ldr	r3, [pc, #328]	@ (8005ccc <PlayEffect+0x298>)
 8005b84:	2282      	movs	r2, #130	@ 0x82
 8005b86:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005b88:	4b50      	ldr	r3, [pc, #320]	@ (8005ccc <PlayEffect+0x298>)
 8005b8a:	881b      	ldrh	r3, [r3, #0]
 8005b8c:	0018      	movs	r0, r3
 8005b8e:	f7ff ff31 	bl	80059f4 <ChangeNote>
        	HAL_Delay(35);
 8005b92:	2023      	movs	r0, #35	@ 0x23
 8005b94:	f002 fc48 	bl	8008428 <HAL_Delay>

        	curNote = A/4;
 8005b98:	4b4c      	ldr	r3, [pc, #304]	@ (8005ccc <PlayEffect+0x298>)
 8005b9a:	226e      	movs	r2, #110	@ 0x6e
 8005b9c:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005b9e:	4b4b      	ldr	r3, [pc, #300]	@ (8005ccc <PlayEffect+0x298>)
 8005ba0:	881b      	ldrh	r3, [r3, #0]
 8005ba2:	0018      	movs	r0, r3
 8005ba4:	f7ff ff26 	bl	80059f4 <ChangeNote>
        	HAL_Delay(15);
 8005ba8:	200f      	movs	r0, #15
 8005baa:	f002 fc3d 	bl	8008428 <HAL_Delay>

        	break;
 8005bae:	e07f      	b.n	8005cb0 <PlayEffect+0x27c>
        case Evolution:

        	curNote = A*2;
 8005bb0:	4b46      	ldr	r3, [pc, #280]	@ (8005ccc <PlayEffect+0x298>)
 8005bb2:	22dc      	movs	r2, #220	@ 0xdc
 8005bb4:	0092      	lsls	r2, r2, #2
 8005bb6:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005bb8:	4b44      	ldr	r3, [pc, #272]	@ (8005ccc <PlayEffect+0x298>)
 8005bba:	881b      	ldrh	r3, [r3, #0]
 8005bbc:	0018      	movs	r0, r3
 8005bbe:	f7ff ff19 	bl	80059f4 <ChangeNote>
        	HAL_Delay(50);
 8005bc2:	2032      	movs	r0, #50	@ 0x32
 8005bc4:	f002 fc30 	bl	8008428 <HAL_Delay>

        	curNote = B*2;
 8005bc8:	4b40      	ldr	r3, [pc, #256]	@ (8005ccc <PlayEffect+0x298>)
 8005bca:	22f7      	movs	r2, #247	@ 0xf7
 8005bcc:	0092      	lsls	r2, r2, #2
 8005bce:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005bd0:	4b3e      	ldr	r3, [pc, #248]	@ (8005ccc <PlayEffect+0x298>)
 8005bd2:	881b      	ldrh	r3, [r3, #0]
 8005bd4:	0018      	movs	r0, r3
 8005bd6:	f7ff ff0d 	bl	80059f4 <ChangeNote>
        	HAL_Delay(50);
 8005bda:	2032      	movs	r0, #50	@ 0x32
 8005bdc:	f002 fc24 	bl	8008428 <HAL_Delay>

        	curNote = C*2;
 8005be0:	4b3a      	ldr	r3, [pc, #232]	@ (8005ccc <PlayEffect+0x298>)
 8005be2:	4a3e      	ldr	r2, [pc, #248]	@ (8005cdc <PlayEffect+0x2a8>)
 8005be4:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005be6:	4b39      	ldr	r3, [pc, #228]	@ (8005ccc <PlayEffect+0x298>)
 8005be8:	881b      	ldrh	r3, [r3, #0]
 8005bea:	0018      	movs	r0, r3
 8005bec:	f7ff ff02 	bl	80059f4 <ChangeNote>
        	HAL_Delay(50);
 8005bf0:	2032      	movs	r0, #50	@ 0x32
 8005bf2:	f002 fc19 	bl	8008428 <HAL_Delay>

        	curNote = A*2;
 8005bf6:	4b35      	ldr	r3, [pc, #212]	@ (8005ccc <PlayEffect+0x298>)
 8005bf8:	22dc      	movs	r2, #220	@ 0xdc
 8005bfa:	0092      	lsls	r2, r2, #2
 8005bfc:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005bfe:	4b33      	ldr	r3, [pc, #204]	@ (8005ccc <PlayEffect+0x298>)
 8005c00:	881b      	ldrh	r3, [r3, #0]
 8005c02:	0018      	movs	r0, r3
 8005c04:	f7ff fef6 	bl	80059f4 <ChangeNote>
        	HAL_Delay(50);
 8005c08:	2032      	movs	r0, #50	@ 0x32
 8005c0a:	f002 fc0d 	bl	8008428 <HAL_Delay>

        	curNote = C*2;
 8005c0e:	4b2f      	ldr	r3, [pc, #188]	@ (8005ccc <PlayEffect+0x298>)
 8005c10:	4a32      	ldr	r2, [pc, #200]	@ (8005cdc <PlayEffect+0x2a8>)
 8005c12:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005c14:	4b2d      	ldr	r3, [pc, #180]	@ (8005ccc <PlayEffect+0x298>)
 8005c16:	881b      	ldrh	r3, [r3, #0]
 8005c18:	0018      	movs	r0, r3
 8005c1a:	f7ff feeb 	bl	80059f4 <ChangeNote>
        	HAL_Delay(50);
 8005c1e:	2032      	movs	r0, #50	@ 0x32
 8005c20:	f002 fc02 	bl	8008428 <HAL_Delay>

        	curNote = D*2;
 8005c24:	4b29      	ldr	r3, [pc, #164]	@ (8005ccc <PlayEffect+0x298>)
 8005c26:	4a2e      	ldr	r2, [pc, #184]	@ (8005ce0 <PlayEffect+0x2ac>)
 8005c28:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005c2a:	4b28      	ldr	r3, [pc, #160]	@ (8005ccc <PlayEffect+0x298>)
 8005c2c:	881b      	ldrh	r3, [r3, #0]
 8005c2e:	0018      	movs	r0, r3
 8005c30:	f7ff fee0 	bl	80059f4 <ChangeNote>
        	HAL_Delay(50);
 8005c34:	2032      	movs	r0, #50	@ 0x32
 8005c36:	f002 fbf7 	bl	8008428 <HAL_Delay>

        	curNote = B*2;
 8005c3a:	4b24      	ldr	r3, [pc, #144]	@ (8005ccc <PlayEffect+0x298>)
 8005c3c:	22f7      	movs	r2, #247	@ 0xf7
 8005c3e:	0092      	lsls	r2, r2, #2
 8005c40:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005c42:	4b22      	ldr	r3, [pc, #136]	@ (8005ccc <PlayEffect+0x298>)
 8005c44:	881b      	ldrh	r3, [r3, #0]
 8005c46:	0018      	movs	r0, r3
 8005c48:	f7ff fed4 	bl	80059f4 <ChangeNote>
        	HAL_Delay(50);
 8005c4c:	2032      	movs	r0, #50	@ 0x32
 8005c4e:	f002 fbeb 	bl	8008428 <HAL_Delay>

        	curNote = D*2;
 8005c52:	4b1e      	ldr	r3, [pc, #120]	@ (8005ccc <PlayEffect+0x298>)
 8005c54:	4a22      	ldr	r2, [pc, #136]	@ (8005ce0 <PlayEffect+0x2ac>)
 8005c56:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005c58:	4b1c      	ldr	r3, [pc, #112]	@ (8005ccc <PlayEffect+0x298>)
 8005c5a:	881b      	ldrh	r3, [r3, #0]
 8005c5c:	0018      	movs	r0, r3
 8005c5e:	f7ff fec9 	bl	80059f4 <ChangeNote>
        	HAL_Delay(50);
 8005c62:	2032      	movs	r0, #50	@ 0x32
 8005c64:	f002 fbe0 	bl	8008428 <HAL_Delay>

        	curNote = E*2;
 8005c68:	4b18      	ldr	r3, [pc, #96]	@ (8005ccc <PlayEffect+0x298>)
 8005c6a:	4a1e      	ldr	r2, [pc, #120]	@ (8005ce4 <PlayEffect+0x2b0>)
 8005c6c:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005c6e:	4b17      	ldr	r3, [pc, #92]	@ (8005ccc <PlayEffect+0x298>)
 8005c70:	881b      	ldrh	r3, [r3, #0]
 8005c72:	0018      	movs	r0, r3
 8005c74:	f7ff febe 	bl	80059f4 <ChangeNote>
        	HAL_Delay(50);
 8005c78:	2032      	movs	r0, #50	@ 0x32
 8005c7a:	f002 fbd5 	bl	8008428 <HAL_Delay>

        	curNote = G*2;
 8005c7e:	4b13      	ldr	r3, [pc, #76]	@ (8005ccc <PlayEffect+0x298>)
 8005c80:	22c4      	movs	r2, #196	@ 0xc4
 8005c82:	00d2      	lsls	r2, r2, #3
 8005c84:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005c86:	4b11      	ldr	r3, [pc, #68]	@ (8005ccc <PlayEffect+0x298>)
 8005c88:	881b      	ldrh	r3, [r3, #0]
 8005c8a:	0018      	movs	r0, r3
 8005c8c:	f7ff feb2 	bl	80059f4 <ChangeNote>
        	HAL_Delay(50);
 8005c90:	2032      	movs	r0, #50	@ 0x32
 8005c92:	f002 fbc9 	bl	8008428 <HAL_Delay>

        	curNote = G*2;
 8005c96:	4b0d      	ldr	r3, [pc, #52]	@ (8005ccc <PlayEffect+0x298>)
 8005c98:	22c4      	movs	r2, #196	@ 0xc4
 8005c9a:	00d2      	lsls	r2, r2, #3
 8005c9c:	801a      	strh	r2, [r3, #0]
        	ChangeNote(curNote);
 8005c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8005ccc <PlayEffect+0x298>)
 8005ca0:	881b      	ldrh	r3, [r3, #0]
 8005ca2:	0018      	movs	r0, r3
 8005ca4:	f7ff fea6 	bl	80059f4 <ChangeNote>
        	HAL_Delay(50);
 8005ca8:	2032      	movs	r0, #50	@ 0x32
 8005caa:	f002 fbbd 	bl	8008428 <HAL_Delay>

        	break;
 8005cae:	46c0      	nop			@ (mov r8, r8)
    }
    HAL_TIM_PWM_Stop(&htim17, TIM_CHANNEL_1);
 8005cb0:	4b04      	ldr	r3, [pc, #16]	@ (8005cc4 <PlayEffect+0x290>)
 8005cb2:	2100      	movs	r1, #0
 8005cb4:	0018      	movs	r0, r3
 8005cb6:	f005 ff8f 	bl	800bbd8 <HAL_TIM_PWM_Stop>
}
 8005cba:	46c0      	nop			@ (mov r8, r8)
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	b002      	add	sp, #8
 8005cc0:	bd80      	pop	{r7, pc}
 8005cc2:	46c0      	nop			@ (mov r8, r8)
 8005cc4:	20001ca0 	.word	0x20001ca0
 8005cc8:	080118b8 	.word	0x080118b8
 8005ccc:	20000ba6 	.word	0x20000ba6
 8005cd0:	0000020b 	.word	0x0000020b
 8005cd4:	00000ae8 	.word	0x00000ae8
 8005cd8:	000005ca 	.word	0x000005ca
 8005cdc:	00000416 	.word	0x00000416
 8005ce0:	00000496 	.word	0x00000496
 8005ce4:	00000526 	.word	0x00000526

08005ce8 <HAL_GPIO_EXTI_Rising_Callback>:
//INTERRUPTS ARE CALLED BACK HERE
void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	0002      	movs	r2, r0
 8005cf0:	1dbb      	adds	r3, r7, #6
 8005cf2:	801a      	strh	r2, [r3, #0]
	//Left=2048
	else if(GPIO_PIN==2048)
	{

	}*/
}
 8005cf4:	46c0      	nop			@ (mov r8, r8)
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	b002      	add	sp, #8
 8005cfa:	bd80      	pop	{r7, pc}

08005cfc <PeripheralInit>:


//AURORA: Put custom functions here!
void PeripheralInit(void)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b082      	sub	sp, #8
 8005d00:	af00      	add	r7, sp, #0
	ST7735_Unselect();
 8005d02:	f7fe fbab 	bl	800445c <ST7735_Unselect>
	ST7735_Init(1);
 8005d06:	2001      	movs	r0, #1
 8005d08:	f7fe fcbc 	bl	8004684 <ST7735_Init>
	buffer[0] = 'A';
 8005d0c:	4b19      	ldr	r3, [pc, #100]	@ (8005d74 <PeripheralInit+0x78>)
 8005d0e:	2241      	movs	r2, #65	@ 0x41
 8005d10:	701a      	strb	r2, [r3, #0]
	buffer[1] = 'B';
 8005d12:	4b18      	ldr	r3, [pc, #96]	@ (8005d74 <PeripheralInit+0x78>)
 8005d14:	2242      	movs	r2, #66	@ 0x42
 8005d16:	705a      	strb	r2, [r3, #1]
	TIM17->CCR1 = 5;
 8005d18:	4b17      	ldr	r3, [pc, #92]	@ (8005d78 <PeripheralInit+0x7c>)
 8005d1a:	2205      	movs	r2, #5
 8005d1c:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM17->PSC=64;
 8005d1e:	4b16      	ldr	r3, [pc, #88]	@ (8005d78 <PeripheralInit+0x7c>)
 8005d20:	2240      	movs	r2, #64	@ 0x40
 8005d22:	629a      	str	r2, [r3, #40]	@ 0x28
	uint8_t ret=0;
 8005d24:	1dfb      	adds	r3, r7, #7
 8005d26:	2200      	movs	r2, #0
 8005d28:	701a      	strb	r2, [r3, #0]
	//_ADXL343_Init();

	//Pedometer Setup
	_ADXL343_WriteReg8(0x19, 0x02);
 8005d2a:	2102      	movs	r1, #2
 8005d2c:	2019      	movs	r0, #25
 8005d2e:	f000 f90d 	bl	8005f4c <_ADXL343_WriteReg8>
	////wait

	_ADXL343_WriteReg8(0x7C, 0x01);
 8005d32:	2101      	movs	r1, #1
 8005d34:	207c      	movs	r0, #124	@ 0x7c
 8005d36:	f000 f909 	bl	8005f4c <_ADXL343_WriteReg8>
	 _ADXL343_WriteReg8(0x1A, 0x38);
 8005d3a:	2138      	movs	r1, #56	@ 0x38
 8005d3c:	201a      	movs	r0, #26
 8005d3e:	f000 f905 	bl	8005f4c <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x1B, 0x04);
 8005d42:	2104      	movs	r1, #4
 8005d44:	201b      	movs	r0, #27
 8005d46:	f000 f901 	bl	8005f4c <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x1F, 0x80);
 8005d4a:	2180      	movs	r1, #128	@ 0x80
 8005d4c:	201f      	movs	r0, #31
 8005d4e:	f000 f8fd 	bl	8005f4c <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x21, 0x80);
 8005d52:	2180      	movs	r1, #128	@ 0x80
 8005d54:	2021      	movs	r0, #33	@ 0x21
 8005d56:	f000 f8f9 	bl	8005f4c <_ADXL343_WriteReg8>



	//  //Step Counter
	_ADXL343_WriteReg8(0x18, 0x01); // enable walking mode
 8005d5a:	2101      	movs	r1, #1
 8005d5c:	2018      	movs	r0, #24
 8005d5e:	f000 f8f5 	bl	8005f4c <_ADXL343_WriteReg8>
	_ADXL343_WriteReg8(0x20, 0x01); // enable step interrupt
 8005d62:	2101      	movs	r1, #1
 8005d64:	2020      	movs	r0, #32
 8005d66:	f000 f8f1 	bl	8005f4c <_ADXL343_WriteReg8>
}
 8005d6a:	46c0      	nop			@ (mov r8, r8)
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	b002      	add	sp, #8
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	46c0      	nop			@ (mov r8, r8)
 8005d74:	20000d54 	.word	0x20000d54
 8005d78:	40014800 	.word	0x40014800

08005d7c <StructInit>:
//INITIALIZE GAME VALUES
void StructInit(void)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	af00      	add	r7, sp, #0
	  steps=0;
 8005d80:	4b2f      	ldr	r3, [pc, #188]	@ (8005e40 <StructInit+0xc4>)
 8005d82:	2200      	movs	r2, #0
 8005d84:	701a      	strb	r2, [r3, #0]
	  sitting0.Body = *imgSitting0;
 8005d86:	4b2f      	ldr	r3, [pc, #188]	@ (8005e44 <StructInit+0xc8>)
 8005d88:	4a2f      	ldr	r2, [pc, #188]	@ (8005e48 <StructInit+0xcc>)
 8005d8a:	601a      	str	r2, [r3, #0]
	  sitting0.Size = 307;
 8005d8c:	4b2d      	ldr	r3, [pc, #180]	@ (8005e44 <StructInit+0xc8>)
 8005d8e:	2234      	movs	r2, #52	@ 0x34
 8005d90:	32ff      	adds	r2, #255	@ 0xff
 8005d92:	605a      	str	r2, [r3, #4]
	  sitting1.Body = *imgSitting1;
 8005d94:	4b2d      	ldr	r3, [pc, #180]	@ (8005e4c <StructInit+0xd0>)
 8005d96:	4a2e      	ldr	r2, [pc, #184]	@ (8005e50 <StructInit+0xd4>)
 8005d98:	601a      	str	r2, [r3, #0]
	  sitting1.Size = 305;
 8005d9a:	4b2c      	ldr	r3, [pc, #176]	@ (8005e4c <StructInit+0xd0>)
 8005d9c:	2232      	movs	r2, #50	@ 0x32
 8005d9e:	32ff      	adds	r2, #255	@ 0xff
 8005da0:	605a      	str	r2, [r3, #4]
	  animSitting[0] = sitting0;
 8005da2:	4b2c      	ldr	r3, [pc, #176]	@ (8005e54 <StructInit+0xd8>)
 8005da4:	4a27      	ldr	r2, [pc, #156]	@ (8005e44 <StructInit+0xc8>)
 8005da6:	ca03      	ldmia	r2!, {r0, r1}
 8005da8:	c303      	stmia	r3!, {r0, r1}
	  animSitting[1] = sitting1;
 8005daa:	4b2a      	ldr	r3, [pc, #168]	@ (8005e54 <StructInit+0xd8>)
 8005dac:	4a27      	ldr	r2, [pc, #156]	@ (8005e4c <StructInit+0xd0>)
 8005dae:	3308      	adds	r3, #8
 8005db0:	ca03      	ldmia	r2!, {r0, r1}
 8005db2:	c303      	stmia	r3!, {r0, r1}
	  game.evo=1;
 8005db4:	4b28      	ldr	r3, [pc, #160]	@ (8005e58 <StructInit+0xdc>)
 8005db6:	2201      	movs	r2, #1
 8005db8:	741a      	strb	r2, [r3, #16]
	  game.uid[0]='h';
 8005dba:	4a27      	ldr	r2, [pc, #156]	@ (8005e58 <StructInit+0xdc>)
 8005dbc:	2396      	movs	r3, #150	@ 0x96
 8005dbe:	005b      	lsls	r3, r3, #1
 8005dc0:	2168      	movs	r1, #104	@ 0x68
 8005dc2:	54d1      	strb	r1, [r2, r3]
	  game.uid[1]='i';
 8005dc4:	4a24      	ldr	r2, [pc, #144]	@ (8005e58 <StructInit+0xdc>)
 8005dc6:	232e      	movs	r3, #46	@ 0x2e
 8005dc8:	33ff      	adds	r3, #255	@ 0xff
 8005dca:	2169      	movs	r1, #105	@ 0x69
 8005dcc:	54d1      	strb	r1, [r2, r3]
	  game.allSteps=0;
 8005dce:	4a22      	ldr	r2, [pc, #136]	@ (8005e58 <StructInit+0xdc>)
 8005dd0:	238c      	movs	r3, #140	@ 0x8c
 8005dd2:	005b      	lsls	r3, r3, #1
 8005dd4:	2100      	movs	r1, #0
 8005dd6:	50d1      	str	r1, [r2, r3]
	  game.mood=100;
 8005dd8:	4b1f      	ldr	r3, [pc, #124]	@ (8005e58 <StructInit+0xdc>)
 8005dda:	2264      	movs	r2, #100	@ 0x64
 8005ddc:	745a      	strb	r2, [r3, #17]
	  game.numLocations=3;
 8005dde:	4b1e      	ldr	r3, [pc, #120]	@ (8005e58 <StructInit+0xdc>)
 8005de0:	2203      	movs	r2, #3
 8005de2:	615a      	str	r2, [r3, #20]
	  game.stepsToday=0;
 8005de4:	4a1c      	ldr	r2, [pc, #112]	@ (8005e58 <StructInit+0xdc>)
 8005de6:	2390      	movs	r3, #144	@ 0x90
 8005de8:	005b      	lsls	r3, r3, #1
 8005dea:	2100      	movs	r1, #0
 8005dec:	50d1      	str	r1, [r2, r3]
	  game.weeklySteps=0;
 8005dee:	4a1a      	ldr	r2, [pc, #104]	@ (8005e58 <StructInit+0xdc>)
 8005df0:	238e      	movs	r3, #142	@ 0x8e
 8005df2:	005b      	lsls	r3, r3, #1
 8005df4:	2100      	movs	r1, #0
 8005df6:	50d1      	str	r1, [r2, r3]
	  game.dailyGoal=2000;
 8005df8:	4a17      	ldr	r2, [pc, #92]	@ (8005e58 <StructInit+0xdc>)
 8005dfa:	2392      	movs	r3, #146	@ 0x92
 8005dfc:	005b      	lsls	r3, r3, #1
 8005dfe:	21fa      	movs	r1, #250	@ 0xfa
 8005e00:	00c9      	lsls	r1, r1, #3
 8005e02:	50d1      	str	r1, [r2, r3]
	  dummy.lat=12.34567;
 8005e04:	4b15      	ldr	r3, [pc, #84]	@ (8005e5c <StructInit+0xe0>)
 8005e06:	4a16      	ldr	r2, [pc, #88]	@ (8005e60 <StructInit+0xe4>)
 8005e08:	601a      	str	r2, [r3, #0]
	  dummy.lon=-89.10111;
 8005e0a:	4b14      	ldr	r3, [pc, #80]	@ (8005e5c <StructInit+0xe0>)
 8005e0c:	4a15      	ldr	r2, [pc, #84]	@ (8005e64 <StructInit+0xe8>)
 8005e0e:	605a      	str	r2, [r3, #4]
	  game.positions[0]=dummy;
 8005e10:	4b11      	ldr	r3, [pc, #68]	@ (8005e58 <StructInit+0xdc>)
 8005e12:	4a12      	ldr	r2, [pc, #72]	@ (8005e5c <StructInit+0xe0>)
 8005e14:	3318      	adds	r3, #24
 8005e16:	ca03      	ldmia	r2!, {r0, r1}
 8005e18:	c303      	stmia	r3!, {r0, r1}
	  game.positions[1]=dummy;
 8005e1a:	4b0f      	ldr	r3, [pc, #60]	@ (8005e58 <StructInit+0xdc>)
 8005e1c:	4a0f      	ldr	r2, [pc, #60]	@ (8005e5c <StructInit+0xe0>)
 8005e1e:	3320      	adds	r3, #32
 8005e20:	ca03      	ldmia	r2!, {r0, r1}
 8005e22:	c303      	stmia	r3!, {r0, r1}
	  game.positions[2]=dummy;
 8005e24:	4b0c      	ldr	r3, [pc, #48]	@ (8005e58 <StructInit+0xdc>)
 8005e26:	4a0d      	ldr	r2, [pc, #52]	@ (8005e5c <StructInit+0xe0>)
 8005e28:	3328      	adds	r3, #40	@ 0x28
 8005e2a:	ca03      	ldmia	r2!, {r0, r1}
 8005e2c:	c303      	stmia	r3!, {r0, r1}
	  game.time.hours=0;
 8005e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8005e58 <StructInit+0xdc>)
 8005e30:	2200      	movs	r2, #0
 8005e32:	601a      	str	r2, [r3, #0]
	  gpsThreshold = .0001;
 8005e34:	4b0c      	ldr	r3, [pc, #48]	@ (8005e68 <StructInit+0xec>)
 8005e36:	4a0d      	ldr	r2, [pc, #52]	@ (8005e6c <StructInit+0xf0>)
 8005e38:	601a      	str	r2, [r3, #0]
}
 8005e3a:	46c0      	nop			@ (mov r8, r8)
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	20001bac 	.word	0x20001bac
 8005e44:	20001b20 	.word	0x20001b20
 8005e48:	20000008 	.word	0x20000008
 8005e4c:	20001b28 	.word	0x20001b28
 8005e50:	200004d4 	.word	0x200004d4
 8005e54:	20001b30 	.word	0x20001b30
 8005e58:	20000bac 	.word	0x20000bac
 8005e5c:	20000cf8 	.word	0x20000cf8
 8005e60:	414587dd 	.word	0x414587dd
 8005e64:	c2b233c5 	.word	0xc2b233c5
 8005e68:	20001b44 	.word	0x20001b44
 8005e6c:	38d1b717 	.word	0x38d1b717

08005e70 <Animate>:
	{
		//drawString();
	}
}
void Animate (struct Img* animation, unsigned int frameCount, unsigned int xPos, unsigned int yPos, unsigned int xSize, unsigned int ySize)
{
 8005e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e72:	b089      	sub	sp, #36	@ 0x24
 8005e74:	af04      	add	r7, sp, #16
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	60b9      	str	r1, [r7, #8]
 8005e7a:	607a      	str	r2, [r7, #4]
 8005e7c:	603b      	str	r3, [r7, #0]
	++currentFrame;
 8005e7e:	4b18      	ldr	r3, [pc, #96]	@ (8005ee0 <Animate+0x70>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	1c5a      	adds	r2, r3, #1
 8005e84:	4b16      	ldr	r3, [pc, #88]	@ (8005ee0 <Animate+0x70>)
 8005e86:	601a      	str	r2, [r3, #0]
	if(currentFrame > frameCount)
 8005e88:	4b15      	ldr	r3, [pc, #84]	@ (8005ee0 <Animate+0x70>)
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68ba      	ldr	r2, [r7, #8]
 8005e8e:	429a      	cmp	r2, r3
 8005e90:	d202      	bcs.n	8005e98 <Animate+0x28>
	{
		currentFrame = 0;
 8005e92:	4b13      	ldr	r3, [pc, #76]	@ (8005ee0 <Animate+0x70>)
 8005e94:	2200      	movs	r2, #0
 8005e96:	601a      	str	r2, [r3, #0]
	}
	drawImage(animation[currentFrame].Body, palette, xPos, yPos, xSize, ySize, animation[currentFrame].Size);
 8005e98:	4b11      	ldr	r3, [pc, #68]	@ (8005ee0 <Animate+0x70>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	00db      	lsls	r3, r3, #3
 8005e9e:	68fa      	ldr	r2, [r7, #12]
 8005ea0:	18d3      	adds	r3, r2, r3
 8005ea2:	681c      	ldr	r4, [r3, #0]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	b29d      	uxth	r5, r3
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	b29e      	uxth	r6, r3
 8005eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eae:	b29a      	uxth	r2, r3
 8005eb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eb2:	b299      	uxth	r1, r3
 8005eb4:	4b0a      	ldr	r3, [pc, #40]	@ (8005ee0 <Animate+0x70>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	00db      	lsls	r3, r3, #3
 8005eba:	68f8      	ldr	r0, [r7, #12]
 8005ebc:	18c3      	adds	r3, r0, r3
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	b29b      	uxth	r3, r3
 8005ec2:	4808      	ldr	r0, [pc, #32]	@ (8005ee4 <Animate+0x74>)
 8005ec4:	9302      	str	r3, [sp, #8]
 8005ec6:	9101      	str	r1, [sp, #4]
 8005ec8:	9200      	str	r2, [sp, #0]
 8005eca:	0033      	movs	r3, r6
 8005ecc:	002a      	movs	r2, r5
 8005ece:	0001      	movs	r1, r0
 8005ed0:	0020      	movs	r0, r4
 8005ed2:	f7fe f9f1 	bl	80042b8 <drawImage>
	return;
 8005ed6:	46c0      	nop			@ (mov r8, r8)
}
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	b005      	add	sp, #20
 8005edc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ede:	46c0      	nop			@ (mov r8, r8)
 8005ee0:	20001b40 	.word	0x20001b40
 8005ee4:	20000998 	.word	0x20000998

08005ee8 <_ADXL343_ReadReg8>:

int _ADXL343_ReadReg8 (unsigned char TargetRegister, unsigned char * TargetValue, uint8_t size)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af02      	add	r7, sp, #8
 8005eee:	6039      	str	r1, [r7, #0]
 8005ef0:	0011      	movs	r1, r2
 8005ef2:	1dfb      	adds	r3, r7, #7
 8005ef4:	1c02      	adds	r2, r0, #0
 8005ef6:	701a      	strb	r2, [r3, #0]
 8005ef8:	1dbb      	adds	r3, r7, #6
 8005efa:	1c0a      	adds	r2, r1, #0
 8005efc:	701a      	strb	r2, [r3, #0]
  if (!HAL_I2C_Master_Transmit(&hi2c1, 0x14<<1, &TargetRegister, 1, 1000)==HAL_OK)
 8005efe:	1dfa      	adds	r2, r7, #7
 8005f00:	4811      	ldr	r0, [pc, #68]	@ (8005f48 <_ADXL343_ReadReg8+0x60>)
 8005f02:	23fa      	movs	r3, #250	@ 0xfa
 8005f04:	009b      	lsls	r3, r3, #2
 8005f06:	9300      	str	r3, [sp, #0]
 8005f08:	2301      	movs	r3, #1
 8005f0a:	2128      	movs	r1, #40	@ 0x28
 8005f0c:	f002 fe24 	bl	8008b58 <HAL_I2C_Master_Transmit>
 8005f10:	1e03      	subs	r3, r0, #0
 8005f12:	d002      	beq.n	8005f1a <_ADXL343_ReadReg8+0x32>
      return -1;
 8005f14:	2301      	movs	r3, #1
 8005f16:	425b      	negs	r3, r3
 8005f18:	e011      	b.n	8005f3e <_ADXL343_ReadReg8+0x56>

  if (!HAL_I2C_Master_Receive(&hi2c1, 0x14<<1, TargetValue, size, 1000)==HAL_OK)
 8005f1a:	1dbb      	adds	r3, r7, #6
 8005f1c:	781b      	ldrb	r3, [r3, #0]
 8005f1e:	b299      	uxth	r1, r3
 8005f20:	683a      	ldr	r2, [r7, #0]
 8005f22:	4809      	ldr	r0, [pc, #36]	@ (8005f48 <_ADXL343_ReadReg8+0x60>)
 8005f24:	23fa      	movs	r3, #250	@ 0xfa
 8005f26:	009b      	lsls	r3, r3, #2
 8005f28:	9300      	str	r3, [sp, #0]
 8005f2a:	000b      	movs	r3, r1
 8005f2c:	2128      	movs	r1, #40	@ 0x28
 8005f2e:	f002 ff3d 	bl	8008dac <HAL_I2C_Master_Receive>
 8005f32:	1e03      	subs	r3, r0, #0
 8005f34:	d002      	beq.n	8005f3c <_ADXL343_ReadReg8+0x54>
    return -2;
 8005f36:	2302      	movs	r3, #2
 8005f38:	425b      	negs	r3, r3
 8005f3a:	e000      	b.n	8005f3e <_ADXL343_ReadReg8+0x56>

  return 0;
 8005f3c:	2300      	movs	r3, #0
}
 8005f3e:	0018      	movs	r0, r3
 8005f40:	46bd      	mov	sp, r7
 8005f42:	b002      	add	sp, #8
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	46c0      	nop			@ (mov r8, r8)
 8005f48:	20001bbc 	.word	0x20001bbc

08005f4c <_ADXL343_WriteReg8>:

int _ADXL343_WriteReg8 (unsigned char TargetRegister, unsigned char TargetValue)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b086      	sub	sp, #24
 8005f50:	af02      	add	r7, sp, #8
 8005f52:	0002      	movs	r2, r0
 8005f54:	1dfb      	adds	r3, r7, #7
 8005f56:	701a      	strb	r2, [r3, #0]
 8005f58:	1dbb      	adds	r3, r7, #6
 8005f5a:	1c0a      	adds	r2, r1, #0
 8005f5c:	701a      	strb	r2, [r3, #0]
  unsigned char buff [2];
  buff[0] = TargetRegister;
 8005f5e:	210c      	movs	r1, #12
 8005f60:	187b      	adds	r3, r7, r1
 8005f62:	1dfa      	adds	r2, r7, #7
 8005f64:	7812      	ldrb	r2, [r2, #0]
 8005f66:	701a      	strb	r2, [r3, #0]
  buff[1] = TargetValue;
 8005f68:	187b      	adds	r3, r7, r1
 8005f6a:	1dba      	adds	r2, r7, #6
 8005f6c:	7812      	ldrb	r2, [r2, #0]
 8005f6e:	705a      	strb	r2, [r3, #1]

  if (HAL_I2C_Master_Transmit(&hi2c1, 0x14<<1, buff, 2, 1000)==HAL_OK)
 8005f70:	187a      	adds	r2, r7, r1
 8005f72:	4809      	ldr	r0, [pc, #36]	@ (8005f98 <_ADXL343_WriteReg8+0x4c>)
 8005f74:	23fa      	movs	r3, #250	@ 0xfa
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	9300      	str	r3, [sp, #0]
 8005f7a:	2302      	movs	r3, #2
 8005f7c:	2128      	movs	r1, #40	@ 0x28
 8005f7e:	f002 fdeb 	bl	8008b58 <HAL_I2C_Master_Transmit>
 8005f82:	1e03      	subs	r3, r0, #0
 8005f84:	d102      	bne.n	8005f8c <_ADXL343_WriteReg8+0x40>
      return -1;
 8005f86:	2301      	movs	r3, #1
 8005f88:	425b      	negs	r3, r3
 8005f8a:	e000      	b.n	8005f8e <_ADXL343_WriteReg8+0x42>

  return 0;
 8005f8c:	2300      	movs	r3, #0
}
 8005f8e:	0018      	movs	r0, r3
 8005f90:	46bd      	mov	sp, r7
 8005f92:	b004      	add	sp, #16
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	46c0      	nop			@ (mov r8, r8)
 8005f98:	20001bbc 	.word	0x20001bbc

08005f9c <SendData>:
void SendData()
{
 8005f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f9e:	46c6      	mov	lr, r8
 8005fa0:	b500      	push	{lr}
 8005fa2:	b088      	sub	sp, #32
 8005fa4:	af06      	add	r7, sp, #24
	unsigned int posIndex;
	unsigned int clrIndex;
	sprintf(sendBuffer, "(lifeSteps:%d),(weeklySteps:%d),(dailySteps:%d),(uid:%s),(friendship:%d),(password:password),(difficulty:%d),(evolution:%d) \n\r", game.allSteps,game.weeklySteps,game.stepsToday, game.uid, game.mood, game.dailyGoal, game.evo);
 8005fa6:	4a59      	ldr	r2, [pc, #356]	@ (800610c <SendData+0x170>)
 8005fa8:	238c      	movs	r3, #140	@ 0x8c
 8005faa:	005b      	lsls	r3, r3, #1
 8005fac:	58d4      	ldr	r4, [r2, r3]
 8005fae:	4a57      	ldr	r2, [pc, #348]	@ (800610c <SendData+0x170>)
 8005fb0:	238e      	movs	r3, #142	@ 0x8e
 8005fb2:	005b      	lsls	r3, r3, #1
 8005fb4:	58d5      	ldr	r5, [r2, r3]
 8005fb6:	4a55      	ldr	r2, [pc, #340]	@ (800610c <SendData+0x170>)
 8005fb8:	2390      	movs	r3, #144	@ 0x90
 8005fba:	005b      	lsls	r3, r3, #1
 8005fbc:	58d3      	ldr	r3, [r2, r3]
 8005fbe:	4698      	mov	r8, r3
 8005fc0:	4a52      	ldr	r2, [pc, #328]	@ (800610c <SendData+0x170>)
 8005fc2:	7c52      	ldrb	r2, [r2, #17]
 8005fc4:	0016      	movs	r6, r2
 8005fc6:	4951      	ldr	r1, [pc, #324]	@ (800610c <SendData+0x170>)
 8005fc8:	2292      	movs	r2, #146	@ 0x92
 8005fca:	0052      	lsls	r2, r2, #1
 8005fcc:	588a      	ldr	r2, [r1, r2]
 8005fce:	494f      	ldr	r1, [pc, #316]	@ (800610c <SendData+0x170>)
 8005fd0:	7c09      	ldrb	r1, [r1, #16]
 8005fd2:	468c      	mov	ip, r1
 8005fd4:	494e      	ldr	r1, [pc, #312]	@ (8006110 <SendData+0x174>)
 8005fd6:	484f      	ldr	r0, [pc, #316]	@ (8006114 <SendData+0x178>)
 8005fd8:	4663      	mov	r3, ip
 8005fda:	9304      	str	r3, [sp, #16]
 8005fdc:	9203      	str	r2, [sp, #12]
 8005fde:	9602      	str	r6, [sp, #8]
 8005fe0:	4a4d      	ldr	r2, [pc, #308]	@ (8006118 <SendData+0x17c>)
 8005fe2:	9201      	str	r2, [sp, #4]
 8005fe4:	4643      	mov	r3, r8
 8005fe6:	9300      	str	r3, [sp, #0]
 8005fe8:	002b      	movs	r3, r5
 8005fea:	0022      	movs	r2, r4
 8005fec:	f008 fc4e 	bl	800e88c <siprintf>
	HAL_UART_Transmit(&huart2, sendBuffer, strlen(sendBuffer), 200);
 8005ff0:	4b48      	ldr	r3, [pc, #288]	@ (8006114 <SendData+0x178>)
 8005ff2:	0018      	movs	r0, r3
 8005ff4:	f7fa f890 	bl	8000118 <strlen>
 8005ff8:	0003      	movs	r3, r0
 8005ffa:	b29a      	uxth	r2, r3
 8005ffc:	4945      	ldr	r1, [pc, #276]	@ (8006114 <SendData+0x178>)
 8005ffe:	4847      	ldr	r0, [pc, #284]	@ (800611c <SendData+0x180>)
 8006000:	23c8      	movs	r3, #200	@ 0xc8
 8006002:	f006 fbe7 	bl	800c7d4 <HAL_UART_Transmit>
	for(posIndex=0; posIndex<game.numLocations; posIndex++)
 8006006:	2300      	movs	r3, #0
 8006008:	607b      	str	r3, [r7, #4]
 800600a:	e072      	b.n	80060f2 <SendData+0x156>
	{       HAL_Delay(5);
 800600c:	2005      	movs	r0, #5
 800600e:	f002 fa0b 	bl	8008428 <HAL_Delay>
		for(clrIndex=0;clrIndex<400;clrIndex++) sendBuffer[clrIndex]=0;
 8006012:	2300      	movs	r3, #0
 8006014:	603b      	str	r3, [r7, #0]
 8006016:	e007      	b.n	8006028 <SendData+0x8c>
 8006018:	4a3e      	ldr	r2, [pc, #248]	@ (8006114 <SendData+0x178>)
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	18d3      	adds	r3, r2, r3
 800601e:	2200      	movs	r2, #0
 8006020:	701a      	strb	r2, [r3, #0]
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	3301      	adds	r3, #1
 8006026:	603b      	str	r3, [r7, #0]
 8006028:	683a      	ldr	r2, [r7, #0]
 800602a:	23c8      	movs	r3, #200	@ 0xc8
 800602c:	005b      	lsls	r3, r3, #1
 800602e:	429a      	cmp	r2, r3
 8006030:	d3f2      	bcc.n	8006018 <SendData+0x7c>
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),", ((int)game.positions[posIndex].lat), abs((int)((fmod((double)game.positions[posIndex].lat, (double)1))*10000)),((int)game.positions[posIndex].lon), abs((int)((fmod((double)game.positions[posIndex].lon, (double)1))*10000)));
 8006032:	4b36      	ldr	r3, [pc, #216]	@ (800610c <SendData+0x170>)
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	3203      	adds	r2, #3
 8006038:	00d2      	lsls	r2, r2, #3
 800603a:	58d3      	ldr	r3, [r2, r3]
 800603c:	1c18      	adds	r0, r3, #0
 800603e:	f7fb fb93 	bl	8001768 <__aeabi_f2iz>
 8006042:	0006      	movs	r6, r0
 8006044:	4b31      	ldr	r3, [pc, #196]	@ (800610c <SendData+0x170>)
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	3203      	adds	r2, #3
 800604a:	00d2      	lsls	r2, r2, #3
 800604c:	58d3      	ldr	r3, [r2, r3]
 800604e:	1c18      	adds	r0, r3, #0
 8006050:	f7fd fbe0 	bl	8003814 <__aeabi_f2d>
 8006054:	2200      	movs	r2, #0
 8006056:	4b32      	ldr	r3, [pc, #200]	@ (8006120 <SendData+0x184>)
 8006058:	f00a fd80 	bl	8010b5c <fmod>
 800605c:	2200      	movs	r2, #0
 800605e:	4b31      	ldr	r3, [pc, #196]	@ (8006124 <SendData+0x188>)
 8006060:	f7fc fc38 	bl	80028d4 <__aeabi_dmul>
 8006064:	0002      	movs	r2, r0
 8006066:	000b      	movs	r3, r1
 8006068:	0010      	movs	r0, r2
 800606a:	0019      	movs	r1, r3
 800606c:	f7fd fb44 	bl	80036f8 <__aeabi_d2iz>
 8006070:	0003      	movs	r3, r0
 8006072:	17da      	asrs	r2, r3, #31
 8006074:	189c      	adds	r4, r3, r2
 8006076:	4054      	eors	r4, r2
 8006078:	4a24      	ldr	r2, [pc, #144]	@ (800610c <SendData+0x170>)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	3303      	adds	r3, #3
 800607e:	00db      	lsls	r3, r3, #3
 8006080:	18d3      	adds	r3, r2, r3
 8006082:	3304      	adds	r3, #4
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	1c18      	adds	r0, r3, #0
 8006088:	f7fb fb6e 	bl	8001768 <__aeabi_f2iz>
 800608c:	0005      	movs	r5, r0
 800608e:	4a1f      	ldr	r2, [pc, #124]	@ (800610c <SendData+0x170>)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	3303      	adds	r3, #3
 8006094:	00db      	lsls	r3, r3, #3
 8006096:	18d3      	adds	r3, r2, r3
 8006098:	3304      	adds	r3, #4
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	1c18      	adds	r0, r3, #0
 800609e:	f7fd fbb9 	bl	8003814 <__aeabi_f2d>
 80060a2:	2200      	movs	r2, #0
 80060a4:	4b1e      	ldr	r3, [pc, #120]	@ (8006120 <SendData+0x184>)
 80060a6:	f00a fd59 	bl	8010b5c <fmod>
 80060aa:	2200      	movs	r2, #0
 80060ac:	4b1d      	ldr	r3, [pc, #116]	@ (8006124 <SendData+0x188>)
 80060ae:	f7fc fc11 	bl	80028d4 <__aeabi_dmul>
 80060b2:	0002      	movs	r2, r0
 80060b4:	000b      	movs	r3, r1
 80060b6:	0010      	movs	r0, r2
 80060b8:	0019      	movs	r1, r3
 80060ba:	f7fd fb1d 	bl	80036f8 <__aeabi_d2iz>
 80060be:	0003      	movs	r3, r0
 80060c0:	17da      	asrs	r2, r3, #31
 80060c2:	189b      	adds	r3, r3, r2
 80060c4:	4053      	eors	r3, r2
 80060c6:	4918      	ldr	r1, [pc, #96]	@ (8006128 <SendData+0x18c>)
 80060c8:	4812      	ldr	r0, [pc, #72]	@ (8006114 <SendData+0x178>)
 80060ca:	9301      	str	r3, [sp, #4]
 80060cc:	9500      	str	r5, [sp, #0]
 80060ce:	0023      	movs	r3, r4
 80060d0:	0032      	movs	r2, r6
 80060d2:	f008 fbdb 	bl	800e88c <siprintf>
		HAL_UART_Transmit(&huart2, sendBuffer, strlen(sendBuffer), 200);
 80060d6:	4b0f      	ldr	r3, [pc, #60]	@ (8006114 <SendData+0x178>)
 80060d8:	0018      	movs	r0, r3
 80060da:	f7fa f81d 	bl	8000118 <strlen>
 80060de:	0003      	movs	r3, r0
 80060e0:	b29a      	uxth	r2, r3
 80060e2:	490c      	ldr	r1, [pc, #48]	@ (8006114 <SendData+0x178>)
 80060e4:	480d      	ldr	r0, [pc, #52]	@ (800611c <SendData+0x180>)
 80060e6:	23c8      	movs	r3, #200	@ 0xc8
 80060e8:	f006 fb74 	bl	800c7d4 <HAL_UART_Transmit>
	for(posIndex=0; posIndex<game.numLocations; posIndex++)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	3301      	adds	r3, #1
 80060f0:	607b      	str	r3, [r7, #4]
 80060f2:	4b06      	ldr	r3, [pc, #24]	@ (800610c <SendData+0x170>)
 80060f4:	695b      	ldr	r3, [r3, #20]
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d387      	bcc.n	800600c <SendData+0x70>

	}
}
 80060fc:	46c0      	nop			@ (mov r8, r8)
 80060fe:	46c0      	nop			@ (mov r8, r8)
 8006100:	46bd      	mov	sp, r7
 8006102:	b002      	add	sp, #8
 8006104:	bc80      	pop	{r7}
 8006106:	46b8      	mov	r8, r7
 8006108:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800610a:	46c0      	nop			@ (mov r8, r8)
 800610c:	20000bac 	.word	0x20000bac
 8006110:	080110ec 	.word	0x080110ec
 8006114:	20000dd4 	.word	0x20000dd4
 8006118:	20000cd8 	.word	0x20000cd8
 800611c:	20001d80 	.word	0x20001d80
 8006120:	3ff00000 	.word	0x3ff00000
 8006124:	40c38800 	.word	0x40c38800
 8006128:	0801116c 	.word	0x0801116c

0800612c <ReceiveData>:
void ReceiveData()
{
 800612c:	b5b0      	push	{r4, r5, r7, lr}
 800612e:	4cda      	ldr	r4, [pc, #872]	@ (8006498 <ReceiveData+0x36c>)
 8006130:	44a5      	add	sp, r4
 8006132:	af00      	add	r7, sp, #0
int rI=0;
 8006134:	2300      	movs	r3, #0
 8006136:	4ad9      	ldr	r2, [pc, #868]	@ (800649c <ReceiveData+0x370>)
 8006138:	18ba      	adds	r2, r7, r2
 800613a:	6013      	str	r3, [r2, #0]
while(HAL_UART_Receive(&huart2, &(syncBuffer[rI]), 1, 1000)==HAL_OK)
 800613c:	e197      	b.n	800646e <ReceiveData+0x342>
{
	if(syncBuffer[rI]&&syncBuffer[rI]=='\r')
 800613e:	4ad8      	ldr	r2, [pc, #864]	@ (80064a0 <ReceiveData+0x374>)
 8006140:	49d6      	ldr	r1, [pc, #856]	@ (800649c <ReceiveData+0x370>)
 8006142:	187b      	adds	r3, r7, r1
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	18d3      	adds	r3, r2, r3
 8006148:	781b      	ldrb	r3, [r3, #0]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d100      	bne.n	8006150 <ReceiveData+0x24>
 800614e:	e188      	b.n	8006462 <ReceiveData+0x336>
 8006150:	4ad3      	ldr	r2, [pc, #844]	@ (80064a0 <ReceiveData+0x374>)
 8006152:	187b      	adds	r3, r7, r1
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	18d3      	adds	r3, r2, r3
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	2b0d      	cmp	r3, #13
 800615c:	d000      	beq.n	8006160 <ReceiveData+0x34>
 800615e:	e180      	b.n	8006462 <ReceiveData+0x336>
	{
	 enum { MAX_FIELDS = 255 };
	 json_t pool[ MAX_FIELDS ];
	 json_t const* parent = json_create(syncBuffer, pool, MAX_FIELDS);
 8006160:	0039      	movs	r1, r7
 8006162:	4bcf      	ldr	r3, [pc, #828]	@ (80064a0 <ReceiveData+0x374>)
 8006164:	22ff      	movs	r2, #255	@ 0xff
 8006166:	0018      	movs	r0, r3
 8006168:	f001 fbfe 	bl	8007968 <json_create>
 800616c:	0003      	movs	r3, r0
 800616e:	49cd      	ldr	r1, [pc, #820]	@ (80064a4 <ReceiveData+0x378>)
 8006170:	187a      	adds	r2, r7, r1
 8006172:	6013      	str	r3, [r2, #0]
	 if(parent)
 8006174:	187b      	adds	r3, r7, r1
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d100      	bne.n	800617e <ReceiveData+0x52>
 800617c:	e152      	b.n	8006424 <ReceiveData+0x2f8>
	 {
		 int locI=0;
 800617e:	2300      	movs	r3, #0
 8006180:	4ac9      	ldr	r2, [pc, #804]	@ (80064a8 <ReceiveData+0x37c>)
 8006182:	18ba      	adds	r2, r7, r2
 8006184:	6013      	str	r3, [r2, #0]
		 struct latLon tempLoc;
		 char const* uidRxStr = json_getPropertyValue(parent, "uid");
 8006186:	4ac9      	ldr	r2, [pc, #804]	@ (80064ac <ReceiveData+0x380>)
 8006188:	187b      	adds	r3, r7, r1
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	0011      	movs	r1, r2
 800618e:	0018      	movs	r0, r3
 8006190:	f001 fb86 	bl	80078a0 <json_getPropertyValue>
 8006194:	0003      	movs	r3, r0
 8006196:	4ac6      	ldr	r2, [pc, #792]	@ (80064b0 <ReceiveData+0x384>)
 8006198:	18ba      	adds	r2, r7, r2
 800619a:	6013      	str	r3, [r2, #0]
		 //HAL_UART_Transmit(&huart2, json_getPropertyValue(parent, "uid"), strlen(json_getPropertyValue(parent, "uid")), 1000);
		 for(int strI =0; strI<strlen(uidRxStr); strI++) game.uid[strI]=uidRxStr[strI];
 800619c:	2300      	movs	r3, #0
 800619e:	4ac5      	ldr	r2, [pc, #788]	@ (80064b4 <ReceiveData+0x388>)
 80061a0:	18ba      	adds	r2, r7, r2
 80061a2:	6013      	str	r3, [r2, #0]
 80061a4:	e015      	b.n	80061d2 <ReceiveData+0xa6>
 80061a6:	4cc3      	ldr	r4, [pc, #780]	@ (80064b4 <ReceiveData+0x388>)
 80061a8:	193b      	adds	r3, r7, r4
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4ac0      	ldr	r2, [pc, #768]	@ (80064b0 <ReceiveData+0x384>)
 80061ae:	18ba      	adds	r2, r7, r2
 80061b0:	6812      	ldr	r2, [r2, #0]
 80061b2:	18d3      	adds	r3, r2, r3
 80061b4:	7818      	ldrb	r0, [r3, #0]
 80061b6:	49c0      	ldr	r1, [pc, #768]	@ (80064b8 <ReceiveData+0x38c>)
 80061b8:	2396      	movs	r3, #150	@ 0x96
 80061ba:	005b      	lsls	r3, r3, #1
 80061bc:	193a      	adds	r2, r7, r4
 80061be:	6812      	ldr	r2, [r2, #0]
 80061c0:	188a      	adds	r2, r1, r2
 80061c2:	18d3      	adds	r3, r2, r3
 80061c4:	1c02      	adds	r2, r0, #0
 80061c6:	701a      	strb	r2, [r3, #0]
 80061c8:	193b      	adds	r3, r7, r4
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	3301      	adds	r3, #1
 80061ce:	193a      	adds	r2, r7, r4
 80061d0:	6013      	str	r3, [r2, #0]
 80061d2:	4bb7      	ldr	r3, [pc, #732]	@ (80064b0 <ReceiveData+0x384>)
 80061d4:	18fb      	adds	r3, r7, r3
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	0018      	movs	r0, r3
 80061da:	f7f9 ff9d 	bl	8000118 <strlen>
 80061de:	0002      	movs	r2, r0
 80061e0:	4bb4      	ldr	r3, [pc, #720]	@ (80064b4 <ReceiveData+0x388>)
 80061e2:	18fb      	adds	r3, r7, r3
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d8dd      	bhi.n	80061a6 <ReceiveData+0x7a>
		 game.allSteps = (unsigned int)json_getInteger(json_getProperty(parent, "lifeSteps"));
 80061ea:	4ab4      	ldr	r2, [pc, #720]	@ (80064bc <ReceiveData+0x390>)
 80061ec:	4cad      	ldr	r4, [pc, #692]	@ (80064a4 <ReceiveData+0x378>)
 80061ee:	193b      	adds	r3, r7, r4
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	0011      	movs	r1, r2
 80061f4:	0018      	movs	r0, r3
 80061f6:	f001 fb30 	bl	800785a <json_getProperty>
 80061fa:	0003      	movs	r3, r0
 80061fc:	0018      	movs	r0, r3
 80061fe:	f7fe fc11 	bl	8004a24 <json_getInteger>
 8006202:	0002      	movs	r2, r0
 8006204:	000b      	movs	r3, r1
 8006206:	0011      	movs	r1, r2
 8006208:	4aab      	ldr	r2, [pc, #684]	@ (80064b8 <ReceiveData+0x38c>)
 800620a:	238c      	movs	r3, #140	@ 0x8c
 800620c:	005b      	lsls	r3, r3, #1
 800620e:	50d1      	str	r1, [r2, r3]
		 game.dailyGoal = (unsigned int)json_getInteger(json_getProperty(parent, "difficulty"));
 8006210:	4aab      	ldr	r2, [pc, #684]	@ (80064c0 <ReceiveData+0x394>)
 8006212:	193b      	adds	r3, r7, r4
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	0011      	movs	r1, r2
 8006218:	0018      	movs	r0, r3
 800621a:	f001 fb1e 	bl	800785a <json_getProperty>
 800621e:	0003      	movs	r3, r0
 8006220:	0018      	movs	r0, r3
 8006222:	f7fe fbff 	bl	8004a24 <json_getInteger>
 8006226:	0002      	movs	r2, r0
 8006228:	000b      	movs	r3, r1
 800622a:	0011      	movs	r1, r2
 800622c:	4aa2      	ldr	r2, [pc, #648]	@ (80064b8 <ReceiveData+0x38c>)
 800622e:	2392      	movs	r3, #146	@ 0x92
 8006230:	005b      	lsls	r3, r3, #1
 8006232:	50d1      	str	r1, [r2, r3]
		 game.evo = (unsigned int)json_getInteger(json_getProperty(parent, "evolution"));
 8006234:	4aa3      	ldr	r2, [pc, #652]	@ (80064c4 <ReceiveData+0x398>)
 8006236:	193b      	adds	r3, r7, r4
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	0011      	movs	r1, r2
 800623c:	0018      	movs	r0, r3
 800623e:	f001 fb0c 	bl	800785a <json_getProperty>
 8006242:	0003      	movs	r3, r0
 8006244:	0018      	movs	r0, r3
 8006246:	f7fe fbed 	bl	8004a24 <json_getInteger>
 800624a:	0002      	movs	r2, r0
 800624c:	000b      	movs	r3, r1
 800624e:	b2d2      	uxtb	r2, r2
 8006250:	4b99      	ldr	r3, [pc, #612]	@ (80064b8 <ReceiveData+0x38c>)
 8006252:	741a      	strb	r2, [r3, #16]
		 game.mood = (unsigned int)json_getInteger(json_getProperty(parent, "friendship"));
 8006254:	4a9c      	ldr	r2, [pc, #624]	@ (80064c8 <ReceiveData+0x39c>)
 8006256:	193b      	adds	r3, r7, r4
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	0011      	movs	r1, r2
 800625c:	0018      	movs	r0, r3
 800625e:	f001 fafc 	bl	800785a <json_getProperty>
 8006262:	0003      	movs	r3, r0
 8006264:	0018      	movs	r0, r3
 8006266:	f7fe fbdd 	bl	8004a24 <json_getInteger>
 800626a:	0002      	movs	r2, r0
 800626c:	000b      	movs	r3, r1
 800626e:	b2d2      	uxtb	r2, r2
 8006270:	4b91      	ldr	r3, [pc, #580]	@ (80064b8 <ReceiveData+0x38c>)
 8006272:	745a      	strb	r2, [r3, #17]
		 game.stepsToday = (unsigned int)json_getInteger(json_getProperty(parent, "dailySteps"));
 8006274:	4a95      	ldr	r2, [pc, #596]	@ (80064cc <ReceiveData+0x3a0>)
 8006276:	193b      	adds	r3, r7, r4
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	0011      	movs	r1, r2
 800627c:	0018      	movs	r0, r3
 800627e:	f001 faec 	bl	800785a <json_getProperty>
 8006282:	0003      	movs	r3, r0
 8006284:	0018      	movs	r0, r3
 8006286:	f7fe fbcd 	bl	8004a24 <json_getInteger>
 800628a:	0002      	movs	r2, r0
 800628c:	000b      	movs	r3, r1
 800628e:	0011      	movs	r1, r2
 8006290:	4a89      	ldr	r2, [pc, #548]	@ (80064b8 <ReceiveData+0x38c>)
 8006292:	2390      	movs	r3, #144	@ 0x90
 8006294:	005b      	lsls	r3, r3, #1
 8006296:	50d1      	str	r1, [r2, r3]
		 game.weeklySteps = (unsigned int) json_getInteger(json_getProperty(parent, "weeklySteps"));
 8006298:	4a8d      	ldr	r2, [pc, #564]	@ (80064d0 <ReceiveData+0x3a4>)
 800629a:	193b      	adds	r3, r7, r4
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	0011      	movs	r1, r2
 80062a0:	0018      	movs	r0, r3
 80062a2:	f001 fada 	bl	800785a <json_getProperty>
 80062a6:	0003      	movs	r3, r0
 80062a8:	0018      	movs	r0, r3
 80062aa:	f7fe fbbb 	bl	8004a24 <json_getInteger>
 80062ae:	0002      	movs	r2, r0
 80062b0:	000b      	movs	r3, r1
 80062b2:	0011      	movs	r1, r2
 80062b4:	4a80      	ldr	r2, [pc, #512]	@ (80064b8 <ReceiveData+0x38c>)
 80062b6:	238e      	movs	r3, #142	@ 0x8e
 80062b8:	005b      	lsls	r3, r3, #1
 80062ba:	50d1      	str	r1, [r2, r3]
		 json_t const* location;
		 json_t const* locations = json_getProperty(parent, "locations");
 80062bc:	4a85      	ldr	r2, [pc, #532]	@ (80064d4 <ReceiveData+0x3a8>)
 80062be:	193b      	adds	r3, r7, r4
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	0011      	movs	r1, r2
 80062c4:	0018      	movs	r0, r3
 80062c6:	f001 fac8 	bl	800785a <json_getProperty>
 80062ca:	0003      	movs	r3, r0
 80062cc:	4a82      	ldr	r2, [pc, #520]	@ (80064d8 <ReceiveData+0x3ac>)
 80062ce:	18b9      	adds	r1, r7, r2
 80062d0:	600b      	str	r3, [r1, #0]
		 for(location = json_getChild(locations); location; location=json_getSibling(location))
 80062d2:	18bb      	adds	r3, r7, r2
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	0018      	movs	r0, r3
 80062d8:	f7fe fb9a 	bl	8004a10 <json_getChild>
 80062dc:	0003      	movs	r3, r0
 80062de:	22a0      	movs	r2, #160	@ 0xa0
 80062e0:	0152      	lsls	r2, r2, #5
 80062e2:	18ba      	adds	r2, r7, r2
 80062e4:	6013      	str	r3, [r2, #0]
 80062e6:	e07a      	b.n	80063de <ReceiveData+0x2b2>
		{
			 tempLoc.lat = (float)json_getReal(json_getProperty(location, "lat"));
 80062e8:	4a7c      	ldr	r2, [pc, #496]	@ (80064dc <ReceiveData+0x3b0>)
 80062ea:	25a0      	movs	r5, #160	@ 0xa0
 80062ec:	016d      	lsls	r5, r5, #5
 80062ee:	197b      	adds	r3, r7, r5
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	0011      	movs	r1, r2
 80062f4:	0018      	movs	r0, r3
 80062f6:	f001 fab0 	bl	800785a <json_getProperty>
 80062fa:	0003      	movs	r3, r0
 80062fc:	0018      	movs	r0, r3
 80062fe:	f7fe fba3 	bl	8004a48 <json_getReal>
 8006302:	0002      	movs	r2, r0
 8006304:	000b      	movs	r3, r1
 8006306:	0010      	movs	r0, r2
 8006308:	0019      	movs	r1, r3
 800630a:	f7fd facb 	bl	80038a4 <__aeabi_d2f>
 800630e:	1c02      	adds	r2, r0, #0
 8006310:	4c73      	ldr	r4, [pc, #460]	@ (80064e0 <ReceiveData+0x3b4>)
 8006312:	193b      	adds	r3, r7, r4
 8006314:	601a      	str	r2, [r3, #0]
			 tempLoc.lon = (float)json_getReal(json_getProperty(location, "lng"));
 8006316:	4a73      	ldr	r2, [pc, #460]	@ (80064e4 <ReceiveData+0x3b8>)
 8006318:	197b      	adds	r3, r7, r5
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	0011      	movs	r1, r2
 800631e:	0018      	movs	r0, r3
 8006320:	f001 fa9b 	bl	800785a <json_getProperty>
 8006324:	0003      	movs	r3, r0
 8006326:	0018      	movs	r0, r3
 8006328:	f7fe fb8e 	bl	8004a48 <json_getReal>
 800632c:	0002      	movs	r2, r0
 800632e:	000b      	movs	r3, r1
 8006330:	0010      	movs	r0, r2
 8006332:	0019      	movs	r1, r3
 8006334:	f7fd fab6 	bl	80038a4 <__aeabi_d2f>
 8006338:	1c02      	adds	r2, r0, #0
 800633a:	193b      	adds	r3, r7, r4
 800633c:	605a      	str	r2, [r3, #4]
			 if(fabs(tempLoc.lat)<.00001)
 800633e:	193b      	adds	r3, r7, r4
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	005b      	lsls	r3, r3, #1
 8006344:	085b      	lsrs	r3, r3, #1
 8006346:	1c18      	adds	r0, r3, #0
 8006348:	f7fd fa64 	bl	8003814 <__aeabi_f2d>
 800634c:	4a66      	ldr	r2, [pc, #408]	@ (80064e8 <ReceiveData+0x3bc>)
 800634e:	4b67      	ldr	r3, [pc, #412]	@ (80064ec <ReceiveData+0x3c0>)
 8006350:	f7fa f88a 	bl	8000468 <__aeabi_dcmplt>
 8006354:	1e03      	subs	r3, r0, #0
 8006356:	d027      	beq.n	80063a8 <ReceiveData+0x27c>
			 {

				 tempLoc.lat = (float)json_getReal(json_getProperty(location, "Lat"));
 8006358:	4a65      	ldr	r2, [pc, #404]	@ (80064f0 <ReceiveData+0x3c4>)
 800635a:	197b      	adds	r3, r7, r5
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	0011      	movs	r1, r2
 8006360:	0018      	movs	r0, r3
 8006362:	f001 fa7a 	bl	800785a <json_getProperty>
 8006366:	0003      	movs	r3, r0
 8006368:	0018      	movs	r0, r3
 800636a:	f7fe fb6d 	bl	8004a48 <json_getReal>
 800636e:	0002      	movs	r2, r0
 8006370:	000b      	movs	r3, r1
 8006372:	0010      	movs	r0, r2
 8006374:	0019      	movs	r1, r3
 8006376:	f7fd fa95 	bl	80038a4 <__aeabi_d2f>
 800637a:	1c02      	adds	r2, r0, #0
 800637c:	193b      	adds	r3, r7, r4
 800637e:	601a      	str	r2, [r3, #0]
				 			 tempLoc.lon = (float)json_getReal(json_getProperty(location, "Lng"));
 8006380:	4a5c      	ldr	r2, [pc, #368]	@ (80064f4 <ReceiveData+0x3c8>)
 8006382:	197b      	adds	r3, r7, r5
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	0011      	movs	r1, r2
 8006388:	0018      	movs	r0, r3
 800638a:	f001 fa66 	bl	800785a <json_getProperty>
 800638e:	0003      	movs	r3, r0
 8006390:	0018      	movs	r0, r3
 8006392:	f7fe fb59 	bl	8004a48 <json_getReal>
 8006396:	0002      	movs	r2, r0
 8006398:	000b      	movs	r3, r1
 800639a:	0010      	movs	r0, r2
 800639c:	0019      	movs	r1, r3
 800639e:	f7fd fa81 	bl	80038a4 <__aeabi_d2f>
 80063a2:	1c02      	adds	r2, r0, #0
 80063a4:	193b      	adds	r3, r7, r4
 80063a6:	605a      	str	r2, [r3, #4]
			 }
			 game.positions[locI] = tempLoc;
 80063a8:	4a43      	ldr	r2, [pc, #268]	@ (80064b8 <ReceiveData+0x38c>)
 80063aa:	4c3f      	ldr	r4, [pc, #252]	@ (80064a8 <ReceiveData+0x37c>)
 80063ac:	193b      	adds	r3, r7, r4
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	3303      	adds	r3, #3
 80063b2:	00db      	lsls	r3, r3, #3
 80063b4:	494a      	ldr	r1, [pc, #296]	@ (80064e0 <ReceiveData+0x3b4>)
 80063b6:	1879      	adds	r1, r7, r1
 80063b8:	18d3      	adds	r3, r2, r3
 80063ba:	000a      	movs	r2, r1
 80063bc:	ca03      	ldmia	r2!, {r0, r1}
 80063be:	c303      	stmia	r3!, {r0, r1}
			 locI++;
 80063c0:	193b      	adds	r3, r7, r4
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	3301      	adds	r3, #1
 80063c6:	193a      	adds	r2, r7, r4
 80063c8:	6013      	str	r3, [r2, #0]
		 for(location = json_getChild(locations); location; location=json_getSibling(location))
 80063ca:	24a0      	movs	r4, #160	@ 0xa0
 80063cc:	0164      	lsls	r4, r4, #5
 80063ce:	193b      	adds	r3, r7, r4
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	0018      	movs	r0, r3
 80063d4:	f7fe fb12 	bl	80049fc <json_getSibling>
 80063d8:	0003      	movs	r3, r0
 80063da:	193a      	adds	r2, r7, r4
 80063dc:	6013      	str	r3, [r2, #0]
 80063de:	23a0      	movs	r3, #160	@ 0xa0
 80063e0:	015b      	lsls	r3, r3, #5
 80063e2:	18fb      	adds	r3, r7, r3
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d000      	beq.n	80063ec <ReceiveData+0x2c0>
 80063ea:	e77d      	b.n	80062e8 <ReceiveData+0x1bc>
		}
		game.numLocations = locI;
 80063ec:	4b2e      	ldr	r3, [pc, #184]	@ (80064a8 <ReceiveData+0x37c>)
 80063ee:	18fb      	adds	r3, r7, r3
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	4b31      	ldr	r3, [pc, #196]	@ (80064b8 <ReceiveData+0x38c>)
 80063f4:	615a      	str	r2, [r3, #20]
		for(locI=locI; locI<32; locI++)
 80063f6:	e010      	b.n	800641a <ReceiveData+0x2ee>
		{
			memset(&game.positions[locI], 0, sizeof(game.positions[locI]));
 80063f8:	4c2b      	ldr	r4, [pc, #172]	@ (80064a8 <ReceiveData+0x37c>)
 80063fa:	193b      	adds	r3, r7, r4
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	3303      	adds	r3, #3
 8006400:	00da      	lsls	r2, r3, #3
 8006402:	4b2d      	ldr	r3, [pc, #180]	@ (80064b8 <ReceiveData+0x38c>)
 8006404:	18d3      	adds	r3, r2, r3
 8006406:	2208      	movs	r2, #8
 8006408:	2100      	movs	r1, #0
 800640a:	0018      	movs	r0, r3
 800640c:	f008 faac 	bl	800e968 <memset>
		for(locI=locI; locI<32; locI++)
 8006410:	193b      	adds	r3, r7, r4
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	3301      	adds	r3, #1
 8006416:	193a      	adds	r2, r7, r4
 8006418:	6013      	str	r3, [r2, #0]
 800641a:	4b23      	ldr	r3, [pc, #140]	@ (80064a8 <ReceiveData+0x37c>)
 800641c:	18fb      	adds	r3, r7, r3
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2b1f      	cmp	r3, #31
 8006422:	dde9      	ble.n	80063f8 <ReceiveData+0x2cc>
		}
		 //SendData();
	 }
     for(ii=0;ii<=rI;ii++) syncBuffer[ii]=0;
 8006424:	4b34      	ldr	r3, [pc, #208]	@ (80064f8 <ReceiveData+0x3cc>)
 8006426:	2200      	movs	r2, #0
 8006428:	801a      	strh	r2, [r3, #0]
 800642a:	e00d      	b.n	8006448 <ReceiveData+0x31c>
 800642c:	4b32      	ldr	r3, [pc, #200]	@ (80064f8 <ReceiveData+0x3cc>)
 800642e:	881b      	ldrh	r3, [r3, #0]
 8006430:	b29b      	uxth	r3, r3
 8006432:	001a      	movs	r2, r3
 8006434:	4b1a      	ldr	r3, [pc, #104]	@ (80064a0 <ReceiveData+0x374>)
 8006436:	2100      	movs	r1, #0
 8006438:	5499      	strb	r1, [r3, r2]
 800643a:	4b2f      	ldr	r3, [pc, #188]	@ (80064f8 <ReceiveData+0x3cc>)
 800643c:	881b      	ldrh	r3, [r3, #0]
 800643e:	b29b      	uxth	r3, r3
 8006440:	3301      	adds	r3, #1
 8006442:	b29a      	uxth	r2, r3
 8006444:	4b2c      	ldr	r3, [pc, #176]	@ (80064f8 <ReceiveData+0x3cc>)
 8006446:	801a      	strh	r2, [r3, #0]
 8006448:	4b2b      	ldr	r3, [pc, #172]	@ (80064f8 <ReceiveData+0x3cc>)
 800644a:	881b      	ldrh	r3, [r3, #0]
 800644c:	b29b      	uxth	r3, r3
 800644e:	001a      	movs	r2, r3
 8006450:	4912      	ldr	r1, [pc, #72]	@ (800649c <ReceiveData+0x370>)
 8006452:	187b      	adds	r3, r7, r1
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4293      	cmp	r3, r2
 8006458:	dae8      	bge.n	800642c <ReceiveData+0x300>
     rI=0;
 800645a:	2300      	movs	r3, #0
 800645c:	187a      	adds	r2, r7, r1
 800645e:	6013      	str	r3, [r2, #0]
     break;
 8006460:	e014      	b.n	800648c <ReceiveData+0x360>
	}
	else
	{
		rI++;
 8006462:	4a0e      	ldr	r2, [pc, #56]	@ (800649c <ReceiveData+0x370>)
 8006464:	18bb      	adds	r3, r7, r2
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	3301      	adds	r3, #1
 800646a:	18ba      	adds	r2, r7, r2
 800646c:	6013      	str	r3, [r2, #0]
while(HAL_UART_Receive(&huart2, &(syncBuffer[rI]), 1, 1000)==HAL_OK)
 800646e:	4b0b      	ldr	r3, [pc, #44]	@ (800649c <ReceiveData+0x370>)
 8006470:	18fb      	adds	r3, r7, r3
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	4b0a      	ldr	r3, [pc, #40]	@ (80064a0 <ReceiveData+0x374>)
 8006476:	18d1      	adds	r1, r2, r3
 8006478:	23fa      	movs	r3, #250	@ 0xfa
 800647a:	009b      	lsls	r3, r3, #2
 800647c:	481f      	ldr	r0, [pc, #124]	@ (80064fc <ReceiveData+0x3d0>)
 800647e:	2201      	movs	r2, #1
 8006480:	f006 fa4c 	bl	800c91c <HAL_UART_Receive>
 8006484:	1e03      	subs	r3, r0, #0
 8006486:	d100      	bne.n	800648a <ReceiveData+0x35e>
 8006488:	e659      	b.n	800613e <ReceiveData+0x12>
	}
}

}
 800648a:	46c0      	nop			@ (mov r8, r8)
 800648c:	46c0      	nop			@ (mov r8, r8)
 800648e:	46bd      	mov	sp, r7
 8006490:	4b1b      	ldr	r3, [pc, #108]	@ (8006500 <ReceiveData+0x3d4>)
 8006492:	449d      	add	sp, r3
 8006494:	bdb0      	pop	{r4, r5, r7, pc}
 8006496:	46c0      	nop			@ (mov r8, r8)
 8006498:	ffffebf0 	.word	0xffffebf0
 800649c:	0000140c 	.word	0x0000140c
 80064a0:	20000f64 	.word	0x20000f64
 80064a4:	000013fc 	.word	0x000013fc
 80064a8:	00001408 	.word	0x00001408
 80064ac:	08011188 	.word	0x08011188
 80064b0:	000013f8 	.word	0x000013f8
 80064b4:	00001404 	.word	0x00001404
 80064b8:	20000bac 	.word	0x20000bac
 80064bc:	0801118c 	.word	0x0801118c
 80064c0:	08011198 	.word	0x08011198
 80064c4:	080111a4 	.word	0x080111a4
 80064c8:	080111b0 	.word	0x080111b0
 80064cc:	080111bc 	.word	0x080111bc
 80064d0:	080111c8 	.word	0x080111c8
 80064d4:	080111d4 	.word	0x080111d4
 80064d8:	000013f4 	.word	0x000013f4
 80064dc:	080111e0 	.word	0x080111e0
 80064e0:	000013ec 	.word	0x000013ec
 80064e4:	080111e4 	.word	0x080111e4
 80064e8:	88e368f1 	.word	0x88e368f1
 80064ec:	3ee4f8b5 	.word	0x3ee4f8b5
 80064f0:	080111e8 	.word	0x080111e8
 80064f4:	080111ec 	.word	0x080111ec
 80064f8:	20000d00 	.word	0x20000d00
 80064fc:	20001d80 	.word	0x20001d80
 8006500:	00001410 	.word	0x00001410

08006504 <GetLatLon>:
void GetLatLon()
{
 8006504:	b5b0      	push	{r4, r5, r7, lr}
 8006506:	b08a      	sub	sp, #40	@ 0x28
 8006508:	af00      	add	r7, sp, #0
	int gpsI=0;
 800650a:	2300      	movs	r3, #0
 800650c:	627b      	str	r3, [r7, #36]	@ 0x24
	struct latLon pos;
	struct latLon tempPos;
	double checkW;
	double checkH;
	int posCheckI=0;
 800650e:	2300      	movs	r3, #0
 8006510:	623b      	str	r3, [r7, #32]
	//HAL_UART_Recieve();
	while(HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000)==HAL_OK||1)
 8006512:	e122      	b.n	800675a <GetLatLon+0x256>
			  		  	{
							if(buffer[gpsI]=='$')
							{
								for(ii=0;ii<=127;ii++) buffer[ii]=0;
 8006514:	4b9c      	ldr	r3, [pc, #624]	@ (8006788 <GetLatLon+0x284>)
 8006516:	2200      	movs	r2, #0
 8006518:	801a      	strh	r2, [r3, #0]
 800651a:	e00d      	b.n	8006538 <GetLatLon+0x34>
 800651c:	4b9a      	ldr	r3, [pc, #616]	@ (8006788 <GetLatLon+0x284>)
 800651e:	881b      	ldrh	r3, [r3, #0]
 8006520:	b29b      	uxth	r3, r3
 8006522:	001a      	movs	r2, r3
 8006524:	4b99      	ldr	r3, [pc, #612]	@ (800678c <GetLatLon+0x288>)
 8006526:	2100      	movs	r1, #0
 8006528:	5499      	strb	r1, [r3, r2]
 800652a:	4b97      	ldr	r3, [pc, #604]	@ (8006788 <GetLatLon+0x284>)
 800652c:	881b      	ldrh	r3, [r3, #0]
 800652e:	b29b      	uxth	r3, r3
 8006530:	3301      	adds	r3, #1
 8006532:	b29a      	uxth	r2, r3
 8006534:	4b94      	ldr	r3, [pc, #592]	@ (8006788 <GetLatLon+0x284>)
 8006536:	801a      	strh	r2, [r3, #0]
 8006538:	4b93      	ldr	r3, [pc, #588]	@ (8006788 <GetLatLon+0x284>)
 800653a:	881b      	ldrh	r3, [r3, #0]
 800653c:	b29b      	uxth	r3, r3
 800653e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006540:	d9ec      	bls.n	800651c <GetLatLon+0x18>
								buffer[0]='$';
 8006542:	4b92      	ldr	r3, [pc, #584]	@ (800678c <GetLatLon+0x288>)
 8006544:	2224      	movs	r2, #36	@ 0x24
 8006546:	701a      	strb	r2, [r3, #0]
								gpsI=0;
 8006548:	2300      	movs	r3, #0
 800654a:	627b      	str	r3, [r7, #36]	@ 0x24
							}//HAL_UART_Transmit(&huart2, buffer[i], 1, 1000);
			  			  if(buffer[gpsI]=='\n')
 800654c:	4a8f      	ldr	r2, [pc, #572]	@ (800678c <GetLatLon+0x288>)
 800654e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006550:	18d3      	adds	r3, r2, r3
 8006552:	781b      	ldrb	r3, [r3, #0]
 8006554:	2b0a      	cmp	r3, #10
 8006556:	d000      	beq.n	800655a <GetLatLon+0x56>
 8006558:	e0fc      	b.n	8006754 <GetLatLon+0x250>
			  				    	  else return;
			  				      }

			  				      break;
			  				  }*/
			  				if(minmea_parse_gga(&ggaStruct, &(buffer))){
 800655a:	4a8c      	ldr	r2, [pc, #560]	@ (800678c <GetLatLon+0x288>)
 800655c:	4b8c      	ldr	r3, [pc, #560]	@ (8006790 <GetLatLon+0x28c>)
 800655e:	0011      	movs	r1, r2
 8006560:	0018      	movs	r0, r3
 8006562:	f000 fd85 	bl	8007070 <minmea_parse_gga>
 8006566:	1e03      	subs	r3, r0, #0
 8006568:	d100      	bne.n	800656c <GetLatLon+0x68>
 800656a:	e0dc      	b.n	8006726 <GetLatLon+0x222>
			  							  				      pos.lat = minmea_tocoord(&ggaStruct.latitude);
 800656c:	4b89      	ldr	r3, [pc, #548]	@ (8006794 <GetLatLon+0x290>)
 800656e:	0018      	movs	r0, r3
 8006570:	f7fe fa00 	bl	8004974 <minmea_tocoord>
 8006574:	1c02      	adds	r2, r0, #0
 8006576:	2408      	movs	r4, #8
 8006578:	193b      	adds	r3, r7, r4
 800657a:	601a      	str	r2, [r3, #0]
			  							  				      pos.lon = minmea_tocoord(&ggaStruct.longitude);
 800657c:	4b86      	ldr	r3, [pc, #536]	@ (8006798 <GetLatLon+0x294>)
 800657e:	0018      	movs	r0, r3
 8006580:	f7fe f9f8 	bl	8004974 <minmea_tocoord>
 8006584:	1c02      	adds	r2, r0, #0
 8006586:	193b      	adds	r3, r7, r4
 8006588:	605a      	str	r2, [r3, #4]
			  							  				      game.time = ggaStruct.time;
 800658a:	4b84      	ldr	r3, [pc, #528]	@ (800679c <GetLatLon+0x298>)
 800658c:	4a80      	ldr	r2, [pc, #512]	@ (8006790 <GetLatLon+0x28c>)
 800658e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006590:	c313      	stmia	r3!, {r0, r1, r4}
 8006592:	6812      	ldr	r2, [r2, #0]
 8006594:	601a      	str	r2, [r3, #0]
			  							  				      frameGot=1;
 8006596:	4b82      	ldr	r3, [pc, #520]	@ (80067a0 <GetLatLon+0x29c>)
 8006598:	2201      	movs	r2, #1
 800659a:	701a      	strb	r2, [r3, #0]
			  							  				  posCheckI=0;
 800659c:	2300      	movs	r3, #0
 800659e:	623b      	str	r3, [r7, #32]
			  							  				  for(posCheckI=0;posCheckI<game.numLocations;posCheckI++)
 80065a0:	2300      	movs	r3, #0
 80065a2:	623b      	str	r3, [r7, #32]
 80065a4:	e0a1      	b.n	80066ea <GetLatLon+0x1e6>
			  							  				  			  				      {

			  							  				  			  				    	  tempPos = game.positions[posCheckI];
 80065a6:	003a      	movs	r2, r7
 80065a8:	497c      	ldr	r1, [pc, #496]	@ (800679c <GetLatLon+0x298>)
 80065aa:	6a3b      	ldr	r3, [r7, #32]
 80065ac:	3303      	adds	r3, #3
 80065ae:	00db      	lsls	r3, r3, #3
 80065b0:	18cb      	adds	r3, r1, r3
 80065b2:	cb03      	ldmia	r3!, {r0, r1}
 80065b4:	c203      	stmia	r2!, {r0, r1}
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 80065b6:	003b      	movs	r3, r7
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	497a      	ldr	r1, [pc, #488]	@ (80067a4 <GetLatLon+0x2a0>)
 80065bc:	1c18      	adds	r0, r3, #0
 80065be:	f7f9 ffa1 	bl	8000504 <__aeabi_fcmpgt>
 80065c2:	1e03      	subs	r3, r0, #0
 80065c4:	d108      	bne.n	80065d8 <GetLatLon+0xd4>
 80065c6:	003b      	movs	r3, r7
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4977      	ldr	r1, [pc, #476]	@ (80067a8 <GetLatLon+0x2a4>)
 80065cc:	1c18      	adds	r0, r3, #0
 80065ce:	f7f9 ff85 	bl	80004dc <__aeabi_fcmplt>
 80065d2:	1e03      	subs	r3, r0, #0
 80065d4:	d100      	bne.n	80065d8 <GetLatLon+0xd4>
			  							  				  			  				    	  checkW = fabs(tempPos.lat-pos.lat);
			  							  				  			  				    	  checkH = fabs(tempPos.lon-pos.lon);
			  							  				  			  				    	  if(sqrt((checkW*checkW)+(checkH*checkH))<gpsThreshold) return;

			  							  				  			  				    	  }
			  							  				  			  				    	  else return;
 80065d6:	e0d4      	b.n	8006782 <GetLatLon+0x27e>
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 80065d8:	003b      	movs	r3, r7
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	4971      	ldr	r1, [pc, #452]	@ (80067a4 <GetLatLon+0x2a0>)
 80065de:	1c18      	adds	r0, r3, #0
 80065e0:	f7f9 ff90 	bl	8000504 <__aeabi_fcmpgt>
 80065e4:	1e03      	subs	r3, r0, #0
 80065e6:	d108      	bne.n	80065fa <GetLatLon+0xf6>
 80065e8:	003b      	movs	r3, r7
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	496e      	ldr	r1, [pc, #440]	@ (80067a8 <GetLatLon+0x2a4>)
 80065ee:	1c18      	adds	r0, r3, #0
 80065f0:	f7f9 ff74 	bl	80004dc <__aeabi_fcmplt>
 80065f4:	1e03      	subs	r3, r0, #0
 80065f6:	d100      	bne.n	80065fa <GetLatLon+0xf6>
			  							  				  			  				    	  else return;
 80065f8:	e0c3      	b.n	8006782 <GetLatLon+0x27e>
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 80065fa:	2408      	movs	r4, #8
 80065fc:	193b      	adds	r3, r7, r4
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4968      	ldr	r1, [pc, #416]	@ (80067a4 <GetLatLon+0x2a0>)
 8006602:	1c18      	adds	r0, r3, #0
 8006604:	f7f9 ff7e 	bl	8000504 <__aeabi_fcmpgt>
 8006608:	1e03      	subs	r3, r0, #0
 800660a:	d108      	bne.n	800661e <GetLatLon+0x11a>
 800660c:	193b      	adds	r3, r7, r4
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4965      	ldr	r1, [pc, #404]	@ (80067a8 <GetLatLon+0x2a4>)
 8006612:	1c18      	adds	r0, r3, #0
 8006614:	f7f9 ff62 	bl	80004dc <__aeabi_fcmplt>
 8006618:	1e03      	subs	r3, r0, #0
 800661a:	d100      	bne.n	800661e <GetLatLon+0x11a>
			  							  				  			  				    	  else return;
 800661c:	e0b1      	b.n	8006782 <GetLatLon+0x27e>
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 800661e:	2408      	movs	r4, #8
 8006620:	193b      	adds	r3, r7, r4
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	495f      	ldr	r1, [pc, #380]	@ (80067a4 <GetLatLon+0x2a0>)
 8006626:	1c18      	adds	r0, r3, #0
 8006628:	f7f9 ff6c 	bl	8000504 <__aeabi_fcmpgt>
 800662c:	1e03      	subs	r3, r0, #0
 800662e:	d108      	bne.n	8006642 <GetLatLon+0x13e>
 8006630:	193b      	adds	r3, r7, r4
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	495c      	ldr	r1, [pc, #368]	@ (80067a8 <GetLatLon+0x2a4>)
 8006636:	1c18      	adds	r0, r3, #0
 8006638:	f7f9 ff50 	bl	80004dc <__aeabi_fcmplt>
 800663c:	1e03      	subs	r3, r0, #0
 800663e:	d100      	bne.n	8006642 <GetLatLon+0x13e>
			  							  				  			  				    	  else return;
 8006640:	e09f      	b.n	8006782 <GetLatLon+0x27e>
			  							  				  			  				    	  checkW = fabs(tempPos.lat-pos.lat);
 8006642:	003b      	movs	r3, r7
 8006644:	681a      	ldr	r2, [r3, #0]
 8006646:	2408      	movs	r4, #8
 8006648:	193b      	adds	r3, r7, r4
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	1c19      	adds	r1, r3, #0
 800664e:	1c10      	adds	r0, r2, #0
 8006650:	f7fa fe26 	bl	80012a0 <__aeabi_fsub>
 8006654:	1c03      	adds	r3, r0, #0
 8006656:	005b      	lsls	r3, r3, #1
 8006658:	085b      	lsrs	r3, r3, #1
 800665a:	1c18      	adds	r0, r3, #0
 800665c:	f7fd f8da 	bl	8003814 <__aeabi_f2d>
 8006660:	0002      	movs	r2, r0
 8006662:	000b      	movs	r3, r1
 8006664:	61ba      	str	r2, [r7, #24]
 8006666:	61fb      	str	r3, [r7, #28]
			  							  				  			  				    	  checkH = fabs(tempPos.lon-pos.lon);
 8006668:	003b      	movs	r3, r7
 800666a:	685a      	ldr	r2, [r3, #4]
 800666c:	193b      	adds	r3, r7, r4
 800666e:	685b      	ldr	r3, [r3, #4]
 8006670:	1c19      	adds	r1, r3, #0
 8006672:	1c10      	adds	r0, r2, #0
 8006674:	f7fa fe14 	bl	80012a0 <__aeabi_fsub>
 8006678:	1c03      	adds	r3, r0, #0
 800667a:	005b      	lsls	r3, r3, #1
 800667c:	085b      	lsrs	r3, r3, #1
 800667e:	1c18      	adds	r0, r3, #0
 8006680:	f7fd f8c8 	bl	8003814 <__aeabi_f2d>
 8006684:	0002      	movs	r2, r0
 8006686:	000b      	movs	r3, r1
 8006688:	613a      	str	r2, [r7, #16]
 800668a:	617b      	str	r3, [r7, #20]
			  							  				  			  				    	  if(sqrt((checkW*checkW)+(checkH*checkH))<gpsThreshold) return;
 800668c:	69ba      	ldr	r2, [r7, #24]
 800668e:	69fb      	ldr	r3, [r7, #28]
 8006690:	69b8      	ldr	r0, [r7, #24]
 8006692:	69f9      	ldr	r1, [r7, #28]
 8006694:	f7fc f91e 	bl	80028d4 <__aeabi_dmul>
 8006698:	0002      	movs	r2, r0
 800669a:	000b      	movs	r3, r1
 800669c:	0014      	movs	r4, r2
 800669e:	001d      	movs	r5, r3
 80066a0:	693a      	ldr	r2, [r7, #16]
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	6938      	ldr	r0, [r7, #16]
 80066a6:	6979      	ldr	r1, [r7, #20]
 80066a8:	f7fc f914 	bl	80028d4 <__aeabi_dmul>
 80066ac:	0002      	movs	r2, r0
 80066ae:	000b      	movs	r3, r1
 80066b0:	0020      	movs	r0, r4
 80066b2:	0029      	movs	r1, r5
 80066b4:	f7fb f90e 	bl	80018d4 <__aeabi_dadd>
 80066b8:	0002      	movs	r2, r0
 80066ba:	000b      	movs	r3, r1
 80066bc:	0010      	movs	r0, r2
 80066be:	0019      	movs	r1, r3
 80066c0:	f00a fa75 	bl	8010bae <sqrt>
 80066c4:	0004      	movs	r4, r0
 80066c6:	000d      	movs	r5, r1
 80066c8:	4b38      	ldr	r3, [pc, #224]	@ (80067ac <GetLatLon+0x2a8>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	1c18      	adds	r0, r3, #0
 80066ce:	f7fd f8a1 	bl	8003814 <__aeabi_f2d>
 80066d2:	0002      	movs	r2, r0
 80066d4:	000b      	movs	r3, r1
 80066d6:	0020      	movs	r0, r4
 80066d8:	0029      	movs	r1, r5
 80066da:	f7f9 fec5 	bl	8000468 <__aeabi_dcmplt>
 80066de:	1e03      	subs	r3, r0, #0
 80066e0:	d14c      	bne.n	800677c <GetLatLon+0x278>
 80066e2:	46c0      	nop			@ (mov r8, r8)
			  							  				  for(posCheckI=0;posCheckI<game.numLocations;posCheckI++)
 80066e4:	6a3b      	ldr	r3, [r7, #32]
 80066e6:	3301      	adds	r3, #1
 80066e8:	623b      	str	r3, [r7, #32]
 80066ea:	4b2c      	ldr	r3, [pc, #176]	@ (800679c <GetLatLon+0x298>)
 80066ec:	695a      	ldr	r2, [r3, #20]
 80066ee:	6a3b      	ldr	r3, [r7, #32]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d900      	bls.n	80066f6 <GetLatLon+0x1f2>
 80066f4:	e757      	b.n	80065a6 <GetLatLon+0xa2>

			  							  				  			  				      }
			  							  				game.positions[game.numLocations] = pos;
 80066f6:	4b29      	ldr	r3, [pc, #164]	@ (800679c <GetLatLon+0x298>)
 80066f8:	695b      	ldr	r3, [r3, #20]
 80066fa:	4a28      	ldr	r2, [pc, #160]	@ (800679c <GetLatLon+0x298>)
 80066fc:	3303      	adds	r3, #3
 80066fe:	00db      	lsls	r3, r3, #3
 8006700:	2108      	movs	r1, #8
 8006702:	1879      	adds	r1, r7, r1
 8006704:	18d3      	adds	r3, r2, r3
 8006706:	000a      	movs	r2, r1
 8006708:	ca03      	ldmia	r2!, {r0, r1}
 800670a:	c303      	stmia	r3!, {r0, r1}
			  							  				game.numLocations++;
 800670c:	4b23      	ldr	r3, [pc, #140]	@ (800679c <GetLatLon+0x298>)
 800670e:	695b      	ldr	r3, [r3, #20]
 8006710:	1c5a      	adds	r2, r3, #1
 8006712:	4b22      	ldr	r3, [pc, #136]	@ (800679c <GetLatLon+0x298>)
 8006714:	615a      	str	r2, [r3, #20]
			  							  				if(game.numLocations>31)game.numLocations=0;
 8006716:	4b21      	ldr	r3, [pc, #132]	@ (800679c <GetLatLon+0x298>)
 8006718:	695b      	ldr	r3, [r3, #20]
 800671a:	2b1f      	cmp	r3, #31
 800671c:	d930      	bls.n	8006780 <GetLatLon+0x27c>
 800671e:	4b1f      	ldr	r3, [pc, #124]	@ (800679c <GetLatLon+0x298>)
 8006720:	2200      	movs	r2, #0
 8006722:	615a      	str	r2, [r3, #20]
			  							  				      break;
 8006724:	e02c      	b.n	8006780 <GetLatLon+0x27c>
			  							  				  }

			  				for(ii=0;ii<=127;ii++) buffer[ii]=0;
 8006726:	4b18      	ldr	r3, [pc, #96]	@ (8006788 <GetLatLon+0x284>)
 8006728:	2200      	movs	r2, #0
 800672a:	801a      	strh	r2, [r3, #0]
 800672c:	e00d      	b.n	800674a <GetLatLon+0x246>
 800672e:	4b16      	ldr	r3, [pc, #88]	@ (8006788 <GetLatLon+0x284>)
 8006730:	881b      	ldrh	r3, [r3, #0]
 8006732:	b29b      	uxth	r3, r3
 8006734:	001a      	movs	r2, r3
 8006736:	4b15      	ldr	r3, [pc, #84]	@ (800678c <GetLatLon+0x288>)
 8006738:	2100      	movs	r1, #0
 800673a:	5499      	strb	r1, [r3, r2]
 800673c:	4b12      	ldr	r3, [pc, #72]	@ (8006788 <GetLatLon+0x284>)
 800673e:	881b      	ldrh	r3, [r3, #0]
 8006740:	b29b      	uxth	r3, r3
 8006742:	3301      	adds	r3, #1
 8006744:	b29a      	uxth	r2, r3
 8006746:	4b10      	ldr	r3, [pc, #64]	@ (8006788 <GetLatLon+0x284>)
 8006748:	801a      	strh	r2, [r3, #0]
 800674a:	4b0f      	ldr	r3, [pc, #60]	@ (8006788 <GetLatLon+0x284>)
 800674c:	881b      	ldrh	r3, [r3, #0]
 800674e:	b29b      	uxth	r3, r3
 8006750:	2b7f      	cmp	r3, #127	@ 0x7f
 8006752:	d9ec      	bls.n	800672e <GetLatLon+0x22a>
			  				  }
			  			  gpsI++;
 8006754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006756:	3301      	adds	r3, #1
 8006758:	627b      	str	r3, [r7, #36]	@ 0x24
	while(HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000)==HAL_OK||1)
 800675a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800675c:	4b0b      	ldr	r3, [pc, #44]	@ (800678c <GetLatLon+0x288>)
 800675e:	18d1      	adds	r1, r2, r3
 8006760:	23fa      	movs	r3, #250	@ 0xfa
 8006762:	009b      	lsls	r3, r3, #2
 8006764:	4812      	ldr	r0, [pc, #72]	@ (80067b0 <GetLatLon+0x2ac>)
 8006766:	2201      	movs	r2, #1
 8006768:	f006 f8d8 	bl	800c91c <HAL_UART_Receive>
							if(buffer[gpsI]=='$')
 800676c:	4a07      	ldr	r2, [pc, #28]	@ (800678c <GetLatLon+0x288>)
 800676e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006770:	18d3      	adds	r3, r2, r3
 8006772:	781b      	ldrb	r3, [r3, #0]
 8006774:	2b24      	cmp	r3, #36	@ 0x24
 8006776:	d000      	beq.n	800677a <GetLatLon+0x276>
 8006778:	e6e8      	b.n	800654c <GetLatLon+0x48>
 800677a:	e6cb      	b.n	8006514 <GetLatLon+0x10>
			  							  				  			  				    	  if(sqrt((checkW*checkW)+(checkH*checkH))<gpsThreshold) return;
 800677c:	46c0      	nop			@ (mov r8, r8)
 800677e:	e000      	b.n	8006782 <GetLatLon+0x27e>
			  							  				      break;
 8006780:	46c0      	nop			@ (mov r8, r8)


			  		  	}


}
 8006782:	46bd      	mov	sp, r7
 8006784:	b00a      	add	sp, #40	@ 0x28
 8006786:	bdb0      	pop	{r4, r5, r7, pc}
 8006788:	20000d00 	.word	0x20000d00
 800678c:	20000d54 	.word	0x20000d54
 8006790:	20000d04 	.word	0x20000d04
 8006794:	20000d14 	.word	0x20000d14
 8006798:	20000d1c 	.word	0x20000d1c
 800679c:	20000bac 	.word	0x20000bac
 80067a0:	20000d52 	.word	0x20000d52
 80067a4:	358637bd 	.word	0x358637bd
 80067a8:	b58637bd 	.word	0xb58637bd
 80067ac:	20001b44 	.word	0x20001b44
 80067b0:	20001cec 	.word	0x20001cec

080067b4 <GetJustLatLon>:
struct latLon GetJustLatLon()
{
 80067b4:	b590      	push	{r4, r7, lr}
 80067b6:	b089      	sub	sp, #36	@ 0x24
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
	int gpsI=0;
 80067bc:	2300      	movs	r3, #0
 80067be:	61fb      	str	r3, [r7, #28]
	struct latLon pos;
	struct latLon tempPos;
	double checkW;
	double checkH;
	int posCheckI=0;
 80067c0:	2300      	movs	r3, #0
 80067c2:	61bb      	str	r3, [r7, #24]
	//HAL_UART_Recieve();
	while(HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000)==HAL_OK||1)
 80067c4:	e057      	b.n	8006876 <GetJustLatLon+0xc2>
			  		  	{
							if(buffer[gpsI]=='$')
							{
								for(ii=0;ii<=127;ii++) buffer[ii]=0;
 80067c6:	4b36      	ldr	r3, [pc, #216]	@ (80068a0 <GetJustLatLon+0xec>)
 80067c8:	2200      	movs	r2, #0
 80067ca:	801a      	strh	r2, [r3, #0]
 80067cc:	e00d      	b.n	80067ea <GetJustLatLon+0x36>
 80067ce:	4b34      	ldr	r3, [pc, #208]	@ (80068a0 <GetJustLatLon+0xec>)
 80067d0:	881b      	ldrh	r3, [r3, #0]
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	001a      	movs	r2, r3
 80067d6:	4b33      	ldr	r3, [pc, #204]	@ (80068a4 <GetJustLatLon+0xf0>)
 80067d8:	2100      	movs	r1, #0
 80067da:	5499      	strb	r1, [r3, r2]
 80067dc:	4b30      	ldr	r3, [pc, #192]	@ (80068a0 <GetJustLatLon+0xec>)
 80067de:	881b      	ldrh	r3, [r3, #0]
 80067e0:	b29b      	uxth	r3, r3
 80067e2:	3301      	adds	r3, #1
 80067e4:	b29a      	uxth	r2, r3
 80067e6:	4b2e      	ldr	r3, [pc, #184]	@ (80068a0 <GetJustLatLon+0xec>)
 80067e8:	801a      	strh	r2, [r3, #0]
 80067ea:	4b2d      	ldr	r3, [pc, #180]	@ (80068a0 <GetJustLatLon+0xec>)
 80067ec:	881b      	ldrh	r3, [r3, #0]
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	2b7f      	cmp	r3, #127	@ 0x7f
 80067f2:	d9ec      	bls.n	80067ce <GetJustLatLon+0x1a>
								buffer[0]='$';
 80067f4:	4b2b      	ldr	r3, [pc, #172]	@ (80068a4 <GetJustLatLon+0xf0>)
 80067f6:	2224      	movs	r2, #36	@ 0x24
 80067f8:	701a      	strb	r2, [r3, #0]
								gpsI=0;
 80067fa:	2300      	movs	r3, #0
 80067fc:	61fb      	str	r3, [r7, #28]
							}//HAL_UART_Transmit(&huart2, buffer[i], 1, 1000);
			  			  if(buffer[gpsI]=='\n')
 80067fe:	4a29      	ldr	r2, [pc, #164]	@ (80068a4 <GetJustLatLon+0xf0>)
 8006800:	69fb      	ldr	r3, [r7, #28]
 8006802:	18d3      	adds	r3, r2, r3
 8006804:	781b      	ldrb	r3, [r3, #0]
 8006806:	2b0a      	cmp	r3, #10
 8006808:	d132      	bne.n	8006870 <GetJustLatLon+0xbc>
			  				    	  else return;
			  				      }

			  				      break;
			  				  }*/
			  				if(minmea_parse_gga(&ggaStruct, &(buffer))){
 800680a:	4a26      	ldr	r2, [pc, #152]	@ (80068a4 <GetJustLatLon+0xf0>)
 800680c:	4b26      	ldr	r3, [pc, #152]	@ (80068a8 <GetJustLatLon+0xf4>)
 800680e:	0011      	movs	r1, r2
 8006810:	0018      	movs	r0, r3
 8006812:	f000 fc2d 	bl	8007070 <minmea_parse_gga>
 8006816:	1e03      	subs	r3, r0, #0
 8006818:	d013      	beq.n	8006842 <GetJustLatLon+0x8e>
			  							  				      pos.lat = minmea_tocoord(&ggaStruct.latitude);
 800681a:	4b24      	ldr	r3, [pc, #144]	@ (80068ac <GetJustLatLon+0xf8>)
 800681c:	0018      	movs	r0, r3
 800681e:	f7fe f8a9 	bl	8004974 <minmea_tocoord>
 8006822:	1c02      	adds	r2, r0, #0
 8006824:	2410      	movs	r4, #16
 8006826:	193b      	adds	r3, r7, r4
 8006828:	601a      	str	r2, [r3, #0]
			  							  				      pos.lon = minmea_tocoord(&ggaStruct.longitude);
 800682a:	4b21      	ldr	r3, [pc, #132]	@ (80068b0 <GetJustLatLon+0xfc>)
 800682c:	0018      	movs	r0, r3
 800682e:	f7fe f8a1 	bl	8004974 <minmea_tocoord>
 8006832:	1c02      	adds	r2, r0, #0
 8006834:	193b      	adds	r3, r7, r4
 8006836:	605a      	str	r2, [r3, #4]
			  							  				      return pos;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	193a      	adds	r2, r7, r4
 800683c:	ca03      	ldmia	r2!, {r0, r1}
 800683e:	c303      	stmia	r3!, {r0, r1}
 8006840:	e029      	b.n	8006896 <GetJustLatLon+0xe2>
			  							  				      break;
			  							  				  }

			  				for(ii=0;ii<=127;ii++) buffer[ii]=0;
 8006842:	4b17      	ldr	r3, [pc, #92]	@ (80068a0 <GetJustLatLon+0xec>)
 8006844:	2200      	movs	r2, #0
 8006846:	801a      	strh	r2, [r3, #0]
 8006848:	e00d      	b.n	8006866 <GetJustLatLon+0xb2>
 800684a:	4b15      	ldr	r3, [pc, #84]	@ (80068a0 <GetJustLatLon+0xec>)
 800684c:	881b      	ldrh	r3, [r3, #0]
 800684e:	b29b      	uxth	r3, r3
 8006850:	001a      	movs	r2, r3
 8006852:	4b14      	ldr	r3, [pc, #80]	@ (80068a4 <GetJustLatLon+0xf0>)
 8006854:	2100      	movs	r1, #0
 8006856:	5499      	strb	r1, [r3, r2]
 8006858:	4b11      	ldr	r3, [pc, #68]	@ (80068a0 <GetJustLatLon+0xec>)
 800685a:	881b      	ldrh	r3, [r3, #0]
 800685c:	b29b      	uxth	r3, r3
 800685e:	3301      	adds	r3, #1
 8006860:	b29a      	uxth	r2, r3
 8006862:	4b0f      	ldr	r3, [pc, #60]	@ (80068a0 <GetJustLatLon+0xec>)
 8006864:	801a      	strh	r2, [r3, #0]
 8006866:	4b0e      	ldr	r3, [pc, #56]	@ (80068a0 <GetJustLatLon+0xec>)
 8006868:	881b      	ldrh	r3, [r3, #0]
 800686a:	b29b      	uxth	r3, r3
 800686c:	2b7f      	cmp	r3, #127	@ 0x7f
 800686e:	d9ec      	bls.n	800684a <GetJustLatLon+0x96>
			  				  }
			  			  gpsI++;
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	3301      	adds	r3, #1
 8006874:	61fb      	str	r3, [r7, #28]
	while(HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000)==HAL_OK||1)
 8006876:	69fa      	ldr	r2, [r7, #28]
 8006878:	4b0a      	ldr	r3, [pc, #40]	@ (80068a4 <GetJustLatLon+0xf0>)
 800687a:	18d1      	adds	r1, r2, r3
 800687c:	23fa      	movs	r3, #250	@ 0xfa
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	480c      	ldr	r0, [pc, #48]	@ (80068b4 <GetJustLatLon+0x100>)
 8006882:	2201      	movs	r2, #1
 8006884:	f006 f84a 	bl	800c91c <HAL_UART_Receive>
							if(buffer[gpsI]=='$')
 8006888:	4a06      	ldr	r2, [pc, #24]	@ (80068a4 <GetJustLatLon+0xf0>)
 800688a:	69fb      	ldr	r3, [r7, #28]
 800688c:	18d3      	adds	r3, r2, r3
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	2b24      	cmp	r3, #36	@ 0x24
 8006892:	d1b4      	bne.n	80067fe <GetJustLatLon+0x4a>
 8006894:	e797      	b.n	80067c6 <GetJustLatLon+0x12>
			  							  				      return pos;
 8006896:	46c0      	nop			@ (mov r8, r8)


			  		  	}


}
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	46bd      	mov	sp, r7
 800689c:	b009      	add	sp, #36	@ 0x24
 800689e:	bd90      	pop	{r4, r7, pc}
 80068a0:	20000d00 	.word	0x20000d00
 80068a4:	20000d54 	.word	0x20000d54
 80068a8:	20000d04 	.word	0x20000d04
 80068ac:	20000d14 	.word	0x20000d14
 80068b0:	20000d1c 	.word	0x20000d1c
 80068b4:	20001cec 	.word	0x20001cec

080068b8 <HAL_RTC_AlarmAEventCallback>:
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 80068b8:	b590      	push	{r4, r7, lr}
 80068ba:	b08d      	sub	sp, #52	@ 0x34
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  RTC_AlarmTypeDef sAlarm;
  HAL_RTC_GetAlarm(hrtc,&sAlarm,RTC_ALARM_A,FORMAT_BIN);
 80068c0:	2380      	movs	r3, #128	@ 0x80
 80068c2:	005a      	lsls	r2, r3, #1
 80068c4:	2408      	movs	r4, #8
 80068c6:	1939      	adds	r1, r7, r4
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	2300      	movs	r3, #0
 80068cc:	f004 f990 	bl	800abf0 <HAL_RTC_GetAlarm>
  if(sAlarm.AlarmTime.Seconds>58) {
 80068d0:	0022      	movs	r2, r4
 80068d2:	18bb      	adds	r3, r7, r2
 80068d4:	789b      	ldrb	r3, [r3, #2]
 80068d6:	2b3a      	cmp	r3, #58	@ 0x3a
 80068d8:	d903      	bls.n	80068e2 <HAL_RTC_AlarmAEventCallback+0x2a>
    sAlarm.AlarmTime.Seconds=0;
 80068da:	18bb      	adds	r3, r7, r2
 80068dc:	2200      	movs	r2, #0
 80068de:	709a      	strb	r2, [r3, #2]
  }else{
    sAlarm.AlarmTime.Seconds=sAlarm.AlarmTime.Seconds+1;
  }
    //while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
  	 // drawString(30, 30, "testTime", BLACK, GREEN, 1, 1);
}
 80068e0:	e006      	b.n	80068f0 <HAL_RTC_AlarmAEventCallback+0x38>
    sAlarm.AlarmTime.Seconds=sAlarm.AlarmTime.Seconds+1;
 80068e2:	2108      	movs	r1, #8
 80068e4:	187b      	adds	r3, r7, r1
 80068e6:	789b      	ldrb	r3, [r3, #2]
 80068e8:	3301      	adds	r3, #1
 80068ea:	b2da      	uxtb	r2, r3
 80068ec:	187b      	adds	r3, r7, r1
 80068ee:	709a      	strb	r2, [r3, #2]
}
 80068f0:	46c0      	nop			@ (mov r8, r8)
 80068f2:	46bd      	mov	sp, r7
 80068f4:	b00d      	add	sp, #52	@ 0x34
 80068f6:	bd90      	pop	{r4, r7, pc}

080068f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80068fc:	b672      	cpsid	i
}
 80068fe:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006900:	46c0      	nop			@ (mov r8, r8)
 8006902:	e7fd      	b.n	8006900 <Error_Handler+0x8>

08006904 <minmea_isfield>:
        return false;

    return true;
}

static inline bool minmea_isfield(char c) {
 8006904:	b580      	push	{r7, lr}
 8006906:	b082      	sub	sp, #8
 8006908:	af00      	add	r7, sp, #0
 800690a:	0002      	movs	r2, r0
 800690c:	1dfb      	adds	r3, r7, #7
 800690e:	701a      	strb	r2, [r3, #0]
    return isprint((unsigned char) c) && c != ',' && c != '*';
 8006910:	1dfb      	adds	r3, r7, #7
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	1c5a      	adds	r2, r3, #1
 8006916:	4b0d      	ldr	r3, [pc, #52]	@ (800694c <minmea_isfield+0x48>)
 8006918:	18d3      	adds	r3, r2, r3
 800691a:	781b      	ldrb	r3, [r3, #0]
 800691c:	001a      	movs	r2, r3
 800691e:	2397      	movs	r3, #151	@ 0x97
 8006920:	4013      	ands	r3, r2
 8006922:	d009      	beq.n	8006938 <minmea_isfield+0x34>
 8006924:	1dfb      	adds	r3, r7, #7
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	2b2c      	cmp	r3, #44	@ 0x2c
 800692a:	d005      	beq.n	8006938 <minmea_isfield+0x34>
 800692c:	1dfb      	adds	r3, r7, #7
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	2b2a      	cmp	r3, #42	@ 0x2a
 8006932:	d001      	beq.n	8006938 <minmea_isfield+0x34>
 8006934:	2301      	movs	r3, #1
 8006936:	e000      	b.n	800693a <minmea_isfield+0x36>
 8006938:	2300      	movs	r3, #0
 800693a:	1c1a      	adds	r2, r3, #0
 800693c:	2301      	movs	r3, #1
 800693e:	4013      	ands	r3, r2
 8006940:	b2db      	uxtb	r3, r3
}
 8006942:	0018      	movs	r0, r3
 8006944:	46bd      	mov	sp, r7
 8006946:	b002      	add	sp, #8
 8006948:	bd80      	pop	{r7, pc}
 800694a:	46c0      	nop			@ (mov r8, r8)
 800694c:	08011cf0 	.word	0x08011cf0

08006950 <minmea_scan>:

bool minmea_scan(const char *sentence, const char *format, ...)
{
 8006950:	b40e      	push	{r1, r2, r3}
 8006952:	b5b0      	push	{r4, r5, r7, lr}
 8006954:	b0a7      	sub	sp, #156	@ 0x9c
 8006956:	af00      	add	r7, sp, #0
 8006958:	6078      	str	r0, [r7, #4]
    bool result = false;
 800695a:	2397      	movs	r3, #151	@ 0x97
 800695c:	18fb      	adds	r3, r7, r3
 800695e:	2200      	movs	r2, #0
 8006960:	701a      	strb	r2, [r3, #0]
    bool optional = false;
 8006962:	2396      	movs	r3, #150	@ 0x96
 8006964:	18fb      	adds	r3, r7, r3
 8006966:	2200      	movs	r2, #0
 8006968:	701a      	strb	r2, [r3, #0]
    va_list ap;
    va_start(ap, format);
 800696a:	23a8      	movs	r3, #168	@ 0xa8
 800696c:	2208      	movs	r2, #8
 800696e:	189b      	adds	r3, r3, r2
 8006970:	19db      	adds	r3, r3, r7
 8006972:	62fb      	str	r3, [r7, #44]	@ 0x2c

    const char *field = sentence;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2290      	movs	r2, #144	@ 0x90
 8006978:	18ba      	adds	r2, r7, r2
 800697a:	6013      	str	r3, [r2, #0]
        } else { \
            field = NULL; \
        } \
    } while (0)

    while (*format) {
 800697c:	e345      	b.n	800700a <minmea_scan+0x6ba>
        char type = *format++;
 800697e:	21a4      	movs	r1, #164	@ 0xa4
 8006980:	2008      	movs	r0, #8
 8006982:	180b      	adds	r3, r1, r0
 8006984:	19db      	adds	r3, r3, r7
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	1c5a      	adds	r2, r3, #1
 800698a:	1809      	adds	r1, r1, r0
 800698c:	19c9      	adds	r1, r1, r7
 800698e:	600a      	str	r2, [r1, #0]
 8006990:	2143      	movs	r1, #67	@ 0x43
 8006992:	187a      	adds	r2, r7, r1
 8006994:	781b      	ldrb	r3, [r3, #0]
 8006996:	7013      	strb	r3, [r2, #0]

        if (type == ';') {
 8006998:	187b      	adds	r3, r7, r1
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	2b3b      	cmp	r3, #59	@ 0x3b
 800699e:	d104      	bne.n	80069aa <minmea_scan+0x5a>
            // All further fields are optional.
            optional = true;
 80069a0:	2396      	movs	r3, #150	@ 0x96
 80069a2:	18fb      	adds	r3, r7, r3
 80069a4:	2201      	movs	r2, #1
 80069a6:	701a      	strb	r2, [r3, #0]
            continue;
 80069a8:	e32f      	b.n	800700a <minmea_scan+0x6ba>
        }

        if (!field && !optional) {
 80069aa:	2390      	movs	r3, #144	@ 0x90
 80069ac:	18fb      	adds	r3, r7, r3
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d108      	bne.n	80069c6 <minmea_scan+0x76>
 80069b4:	2396      	movs	r3, #150	@ 0x96
 80069b6:	18fb      	adds	r3, r7, r3
 80069b8:	781b      	ldrb	r3, [r3, #0]
 80069ba:	2201      	movs	r2, #1
 80069bc:	4053      	eors	r3, r2
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d000      	beq.n	80069c6 <minmea_scan+0x76>
 80069c4:	e32f      	b.n	8007026 <minmea_scan+0x6d6>
            // Field requested but we ran out if input. Bail out.
            goto parse_error;
        }

        switch (type) {
 80069c6:	2343      	movs	r3, #67	@ 0x43
 80069c8:	18fb      	adds	r3, r7, r3
 80069ca:	781b      	ldrb	r3, [r3, #0]
 80069cc:	3b44      	subs	r3, #68	@ 0x44
 80069ce:	2b30      	cmp	r3, #48	@ 0x30
 80069d0:	d900      	bls.n	80069d4 <minmea_scan+0x84>
 80069d2:	e32a      	b.n	800702a <minmea_scan+0x6da>
 80069d4:	009a      	lsls	r2, r3, #2
 80069d6:	4bbd      	ldr	r3, [pc, #756]	@ (8006ccc <minmea_scan+0x37c>)
 80069d8:	18d3      	adds	r3, r2, r3
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	469f      	mov	pc, r3
            case 'c': { // Single character field (char).
                char value = '\0';
 80069de:	258f      	movs	r5, #143	@ 0x8f
 80069e0:	197b      	adds	r3, r7, r5
 80069e2:	2200      	movs	r2, #0
 80069e4:	701a      	strb	r2, [r3, #0]

                if (field && minmea_isfield(*field))
 80069e6:	2490      	movs	r4, #144	@ 0x90
 80069e8:	193b      	adds	r3, r7, r4
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d00c      	beq.n	8006a0a <minmea_scan+0xba>
 80069f0:	193b      	adds	r3, r7, r4
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	781b      	ldrb	r3, [r3, #0]
 80069f6:	0018      	movs	r0, r3
 80069f8:	f7ff ff84 	bl	8006904 <minmea_isfield>
 80069fc:	1e03      	subs	r3, r0, #0
 80069fe:	d004      	beq.n	8006a0a <minmea_scan+0xba>
                    value = *field;
 8006a00:	197b      	adds	r3, r7, r5
 8006a02:	193a      	adds	r2, r7, r4
 8006a04:	6812      	ldr	r2, [r2, #0]
 8006a06:	7812      	ldrb	r2, [r2, #0]
 8006a08:	701a      	strb	r2, [r3, #0]

                *va_arg(ap, char *) = value;
 8006a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a0c:	1d1a      	adds	r2, r3, #4
 8006a0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	228f      	movs	r2, #143	@ 0x8f
 8006a14:	18ba      	adds	r2, r7, r2
 8006a16:	7812      	ldrb	r2, [r2, #0]
 8006a18:	701a      	strb	r2, [r3, #0]
            } break;
 8006a1a:	e2db      	b.n	8006fd4 <minmea_scan+0x684>

            case 'd': { // Single character direction field (int).
                int value = 0;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	2288      	movs	r2, #136	@ 0x88
 8006a20:	18ba      	adds	r2, r7, r2
 8006a22:	6013      	str	r3, [r2, #0]

                if (field && minmea_isfield(*field)) {
 8006a24:	2490      	movs	r4, #144	@ 0x90
 8006a26:	193b      	adds	r3, r7, r4
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d022      	beq.n	8006a74 <minmea_scan+0x124>
 8006a2e:	193b      	adds	r3, r7, r4
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	781b      	ldrb	r3, [r3, #0]
 8006a34:	0018      	movs	r0, r3
 8006a36:	f7ff ff65 	bl	8006904 <minmea_isfield>
 8006a3a:	1e03      	subs	r3, r0, #0
 8006a3c:	d01a      	beq.n	8006a74 <minmea_scan+0x124>
                    switch (*field) {
 8006a3e:	193b      	adds	r3, r7, r4
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	781b      	ldrb	r3, [r3, #0]
 8006a44:	2b57      	cmp	r3, #87	@ 0x57
 8006a46:	d00f      	beq.n	8006a68 <minmea_scan+0x118>
 8006a48:	dd00      	ble.n	8006a4c <minmea_scan+0xfc>
 8006a4a:	e2f0      	b.n	800702e <minmea_scan+0x6de>
 8006a4c:	2b53      	cmp	r3, #83	@ 0x53
 8006a4e:	d00b      	beq.n	8006a68 <minmea_scan+0x118>
 8006a50:	dd00      	ble.n	8006a54 <minmea_scan+0x104>
 8006a52:	e2ec      	b.n	800702e <minmea_scan+0x6de>
 8006a54:	2b45      	cmp	r3, #69	@ 0x45
 8006a56:	d002      	beq.n	8006a5e <minmea_scan+0x10e>
 8006a58:	2b4e      	cmp	r3, #78	@ 0x4e
 8006a5a:	d000      	beq.n	8006a5e <minmea_scan+0x10e>
 8006a5c:	e2e7      	b.n	800702e <minmea_scan+0x6de>
                        case 'N':
                        case 'E':
                            value = 1;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	2288      	movs	r2, #136	@ 0x88
 8006a62:	18ba      	adds	r2, r7, r2
 8006a64:	6013      	str	r3, [r2, #0]
                            break;
 8006a66:	e005      	b.n	8006a74 <minmea_scan+0x124>
                        case 'S':
                        case 'W':
                            value = -1;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	425b      	negs	r3, r3
 8006a6c:	2288      	movs	r2, #136	@ 0x88
 8006a6e:	18ba      	adds	r2, r7, r2
 8006a70:	6013      	str	r3, [r2, #0]
                            break;
 8006a72:	46c0      	nop			@ (mov r8, r8)
                        default:
                            goto parse_error;
                    }
                }

                *va_arg(ap, int *) = value;
 8006a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a76:	1d1a      	adds	r2, r3, #4
 8006a78:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2288      	movs	r2, #136	@ 0x88
 8006a7e:	18ba      	adds	r2, r7, r2
 8006a80:	6812      	ldr	r2, [r2, #0]
 8006a82:	601a      	str	r2, [r3, #0]
            } break;
 8006a84:	e2a6      	b.n	8006fd4 <minmea_scan+0x684>

            case 'f': { // Fractional value with scale (struct minmea_float).
                int sign = 0;
 8006a86:	2300      	movs	r3, #0
 8006a88:	2284      	movs	r2, #132	@ 0x84
 8006a8a:	18ba      	adds	r2, r7, r2
 8006a8c:	6013      	str	r3, [r2, #0]
                int_least32_t value = -1;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	425b      	negs	r3, r3
 8006a92:	2280      	movs	r2, #128	@ 0x80
 8006a94:	18ba      	adds	r2, r7, r2
 8006a96:	6013      	str	r3, [r2, #0]
                int_least32_t scale = 0;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	67fb      	str	r3, [r7, #124]	@ 0x7c

                if (field) {
 8006a9c:	2390      	movs	r3, #144	@ 0x90
 8006a9e:	18fb      	adds	r3, r7, r3
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d100      	bne.n	8006aa8 <minmea_scan+0x158>
 8006aa6:	e088      	b.n	8006bba <minmea_scan+0x26a>
                    while (minmea_isfield(*field)) {
 8006aa8:	e07d      	b.n	8006ba6 <minmea_scan+0x256>
                        if (*field == '+' && !sign && value == -1) {
 8006aaa:	2390      	movs	r3, #144	@ 0x90
 8006aac:	18fb      	adds	r3, r7, r3
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	2b2b      	cmp	r3, #43	@ 0x2b
 8006ab4:	d10d      	bne.n	8006ad2 <minmea_scan+0x182>
 8006ab6:	2284      	movs	r2, #132	@ 0x84
 8006ab8:	18bb      	adds	r3, r7, r2
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d108      	bne.n	8006ad2 <minmea_scan+0x182>
 8006ac0:	2380      	movs	r3, #128	@ 0x80
 8006ac2:	18fb      	adds	r3, r7, r3
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	3301      	adds	r3, #1
 8006ac8:	d103      	bne.n	8006ad2 <minmea_scan+0x182>
                            sign = 1;
 8006aca:	2301      	movs	r3, #1
 8006acc:	18ba      	adds	r2, r7, r2
 8006ace:	6013      	str	r3, [r2, #0]
 8006ad0:	e063      	b.n	8006b9a <minmea_scan+0x24a>
                        } else if (*field == '-' && !sign && value == -1) {
 8006ad2:	2390      	movs	r3, #144	@ 0x90
 8006ad4:	18fb      	adds	r3, r7, r3
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	781b      	ldrb	r3, [r3, #0]
 8006ada:	2b2d      	cmp	r3, #45	@ 0x2d
 8006adc:	d10e      	bne.n	8006afc <minmea_scan+0x1ac>
 8006ade:	2284      	movs	r2, #132	@ 0x84
 8006ae0:	18bb      	adds	r3, r7, r2
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d109      	bne.n	8006afc <minmea_scan+0x1ac>
 8006ae8:	2380      	movs	r3, #128	@ 0x80
 8006aea:	18fb      	adds	r3, r7, r3
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	3301      	adds	r3, #1
 8006af0:	d104      	bne.n	8006afc <minmea_scan+0x1ac>
                            sign = -1;
 8006af2:	2301      	movs	r3, #1
 8006af4:	425b      	negs	r3, r3
 8006af6:	18ba      	adds	r2, r7, r2
 8006af8:	6013      	str	r3, [r2, #0]
 8006afa:	e04e      	b.n	8006b9a <minmea_scan+0x24a>
                        } else if (isdigit((unsigned char) *field)) {
 8006afc:	2190      	movs	r1, #144	@ 0x90
 8006afe:	187b      	adds	r3, r7, r1
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	1c5a      	adds	r2, r3, #1
 8006b06:	4b72      	ldr	r3, [pc, #456]	@ (8006cd0 <minmea_scan+0x380>)
 8006b08:	18d3      	adds	r3, r2, r3
 8006b0a:	781b      	ldrb	r3, [r3, #0]
 8006b0c:	001a      	movs	r2, r3
 8006b0e:	2304      	movs	r3, #4
 8006b10:	4013      	ands	r3, r2
 8006b12:	d035      	beq.n	8006b80 <minmea_scan+0x230>
                            int digit = *field - '0';
 8006b14:	187b      	adds	r3, r7, r1
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	781b      	ldrb	r3, [r3, #0]
 8006b1a:	3b30      	subs	r3, #48	@ 0x30
 8006b1c:	63bb      	str	r3, [r7, #56]	@ 0x38
                            if (value == -1)
 8006b1e:	2280      	movs	r2, #128	@ 0x80
 8006b20:	18bb      	adds	r3, r7, r2
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	3301      	adds	r3, #1
 8006b26:	d102      	bne.n	8006b2e <minmea_scan+0x1de>
                                value = 0;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	18ba      	adds	r2, r7, r2
 8006b2c:	6013      	str	r3, [r2, #0]
                            if (value > (INT_LEAST32_MAX-digit) / 10) {
 8006b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b30:	4a68      	ldr	r2, [pc, #416]	@ (8006cd4 <minmea_scan+0x384>)
 8006b32:	1ad3      	subs	r3, r2, r3
 8006b34:	210a      	movs	r1, #10
 8006b36:	0018      	movs	r0, r3
 8006b38:	f7f9 fb94 	bl	8000264 <__divsi3>
 8006b3c:	0003      	movs	r3, r0
 8006b3e:	001a      	movs	r2, r3
 8006b40:	2380      	movs	r3, #128	@ 0x80
 8006b42:	18fb      	adds	r3, r7, r3
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4293      	cmp	r3, r2
 8006b48:	dd04      	ble.n	8006b54 <minmea_scan+0x204>
                                /* we ran out of bits, what do we do? */
                                if (scale) {
 8006b4a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d100      	bne.n	8006b52 <minmea_scan+0x202>
 8006b50:	e26f      	b.n	8007032 <minmea_scan+0x6e2>
                                    /* truncate extra precision */
                                    break;
 8006b52:	e032      	b.n	8006bba <minmea_scan+0x26a>
                                } else {
                                    /* integer overflow. bail out. */
                                    goto parse_error;
                                }
                            }
                            value = (10 * value) + digit;
 8006b54:	2180      	movs	r1, #128	@ 0x80
 8006b56:	187b      	adds	r3, r7, r1
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	0013      	movs	r3, r2
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	189b      	adds	r3, r3, r2
 8006b60:	005b      	lsls	r3, r3, #1
 8006b62:	001a      	movs	r2, r3
 8006b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b66:	189b      	adds	r3, r3, r2
 8006b68:	187a      	adds	r2, r7, r1
 8006b6a:	6013      	str	r3, [r2, #0]
                            if (scale)
 8006b6c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d013      	beq.n	8006b9a <minmea_scan+0x24a>
                                scale *= 10;
 8006b72:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006b74:	0013      	movs	r3, r2
 8006b76:	009b      	lsls	r3, r3, #2
 8006b78:	189b      	adds	r3, r3, r2
 8006b7a:	005b      	lsls	r3, r3, #1
 8006b7c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006b7e:	e00c      	b.n	8006b9a <minmea_scan+0x24a>
                        } else if (*field == '.' && scale == 0) {
 8006b80:	2390      	movs	r3, #144	@ 0x90
 8006b82:	18fb      	adds	r3, r7, r3
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	781b      	ldrb	r3, [r3, #0]
 8006b88:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b8a:	d000      	beq.n	8006b8e <minmea_scan+0x23e>
 8006b8c:	e253      	b.n	8007036 <minmea_scan+0x6e6>
 8006b8e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d000      	beq.n	8006b96 <minmea_scan+0x246>
 8006b94:	e24f      	b.n	8007036 <minmea_scan+0x6e6>
                            scale = 1;
 8006b96:	2301      	movs	r3, #1
 8006b98:	67fb      	str	r3, [r7, #124]	@ 0x7c
                        } else {
                            goto parse_error;
                        }
                        field++;
 8006b9a:	2290      	movs	r2, #144	@ 0x90
 8006b9c:	18bb      	adds	r3, r7, r2
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	3301      	adds	r3, #1
 8006ba2:	18ba      	adds	r2, r7, r2
 8006ba4:	6013      	str	r3, [r2, #0]
                    while (minmea_isfield(*field)) {
 8006ba6:	2390      	movs	r3, #144	@ 0x90
 8006ba8:	18fb      	adds	r3, r7, r3
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	0018      	movs	r0, r3
 8006bb0:	f7ff fea8 	bl	8006904 <minmea_isfield>
 8006bb4:	1e03      	subs	r3, r0, #0
 8006bb6:	d000      	beq.n	8006bba <minmea_scan+0x26a>
 8006bb8:	e777      	b.n	8006aaa <minmea_scan+0x15a>
                    }
                }

                if ((sign || scale) && value == -1)
 8006bba:	2384      	movs	r3, #132	@ 0x84
 8006bbc:	18fb      	adds	r3, r7, r3
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d102      	bne.n	8006bca <minmea_scan+0x27a>
 8006bc4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d005      	beq.n	8006bd6 <minmea_scan+0x286>
 8006bca:	2380      	movs	r3, #128	@ 0x80
 8006bcc:	18fb      	adds	r3, r7, r3
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	3301      	adds	r3, #1
 8006bd2:	d100      	bne.n	8006bd6 <minmea_scan+0x286>
 8006bd4:	e231      	b.n	800703a <minmea_scan+0x6ea>
                    goto parse_error;

                if (value == -1) {
 8006bd6:	2280      	movs	r2, #128	@ 0x80
 8006bd8:	18bb      	adds	r3, r7, r2
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	3301      	adds	r3, #1
 8006bde:	d105      	bne.n	8006bec <minmea_scan+0x29c>
                    /* No digits were scanned. */
                    value = 0;
 8006be0:	2300      	movs	r3, #0
 8006be2:	18ba      	adds	r2, r7, r2
 8006be4:	6013      	str	r3, [r2, #0]
                    scale = 0;
 8006be6:	2300      	movs	r3, #0
 8006be8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006bea:	e004      	b.n	8006bf6 <minmea_scan+0x2a6>
                } else if (scale == 0) {
 8006bec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d101      	bne.n	8006bf6 <minmea_scan+0x2a6>
                    /* No decimal point. */
                    scale = 1;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	67fb      	str	r3, [r7, #124]	@ 0x7c
                }
                if (sign)
 8006bf6:	2284      	movs	r2, #132	@ 0x84
 8006bf8:	18bb      	adds	r3, r7, r2
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d007      	beq.n	8006c10 <minmea_scan+0x2c0>
                    value *= sign;
 8006c00:	2180      	movs	r1, #128	@ 0x80
 8006c02:	187b      	adds	r3, r7, r1
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	18ba      	adds	r2, r7, r2
 8006c08:	6812      	ldr	r2, [r2, #0]
 8006c0a:	4353      	muls	r3, r2
 8006c0c:	187a      	adds	r2, r7, r1
 8006c0e:	6013      	str	r3, [r2, #0]

                *va_arg(ap, struct minmea_float *) = (struct minmea_float) {value, scale};
 8006c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c12:	1d1a      	adds	r2, r3, #4
 8006c14:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	2280      	movs	r2, #128	@ 0x80
 8006c1a:	18ba      	adds	r2, r7, r2
 8006c1c:	6812      	ldr	r2, [r2, #0]
 8006c1e:	601a      	str	r2, [r3, #0]
 8006c20:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006c22:	605a      	str	r2, [r3, #4]
            } break;
 8006c24:	e1d6      	b.n	8006fd4 <minmea_scan+0x684>

            case 'i': { // Integer value, default 0 (int).
                int value = 0;
 8006c26:	2300      	movs	r3, #0
 8006c28:	67bb      	str	r3, [r7, #120]	@ 0x78

                if (field) {
 8006c2a:	2290      	movs	r2, #144	@ 0x90
 8006c2c:	18bb      	adds	r3, r7, r2
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d011      	beq.n	8006c58 <minmea_scan+0x308>
                    char *endptr;
                    value = strtol(field, &endptr, 10);
 8006c34:	2320      	movs	r3, #32
 8006c36:	18f9      	adds	r1, r7, r3
 8006c38:	18bb      	adds	r3, r7, r2
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	220a      	movs	r2, #10
 8006c3e:	0018      	movs	r0, r3
 8006c40:	f007 fca4 	bl	800e58c <strtol>
 8006c44:	0003      	movs	r3, r0
 8006c46:	67bb      	str	r3, [r7, #120]	@ 0x78
                    if (minmea_isfield(*endptr))
 8006c48:	6a3b      	ldr	r3, [r7, #32]
 8006c4a:	781b      	ldrb	r3, [r3, #0]
 8006c4c:	0018      	movs	r0, r3
 8006c4e:	f7ff fe59 	bl	8006904 <minmea_isfield>
 8006c52:	1e03      	subs	r3, r0, #0
 8006c54:	d000      	beq.n	8006c58 <minmea_scan+0x308>
 8006c56:	e1f2      	b.n	800703e <minmea_scan+0x6ee>
                        goto parse_error;
                }

                *va_arg(ap, int *) = value;
 8006c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c5a:	1d1a      	adds	r2, r3, #4
 8006c5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8006c62:	601a      	str	r2, [r3, #0]
            } break;
 8006c64:	e1b6      	b.n	8006fd4 <minmea_scan+0x684>

            case 's': { // String value (char *).
                char *buf = va_arg(ap, char *);
 8006c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c68:	1d1a      	adds	r2, r3, #4
 8006c6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	677b      	str	r3, [r7, #116]	@ 0x74

                if (field) {
 8006c70:	2390      	movs	r3, #144	@ 0x90
 8006c72:	18fb      	adds	r3, r7, r3
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d014      	beq.n	8006ca4 <minmea_scan+0x354>
                    while (minmea_isfield(*field))
 8006c7a:	e00a      	b.n	8006c92 <minmea_scan+0x342>
                        *buf++ = *field++;
 8006c7c:	2190      	movs	r1, #144	@ 0x90
 8006c7e:	187b      	adds	r3, r7, r1
 8006c80:	681a      	ldr	r2, [r3, #0]
 8006c82:	1c53      	adds	r3, r2, #1
 8006c84:	1879      	adds	r1, r7, r1
 8006c86:	600b      	str	r3, [r1, #0]
 8006c88:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c8a:	1c59      	adds	r1, r3, #1
 8006c8c:	6779      	str	r1, [r7, #116]	@ 0x74
 8006c8e:	7812      	ldrb	r2, [r2, #0]
 8006c90:	701a      	strb	r2, [r3, #0]
                    while (minmea_isfield(*field))
 8006c92:	2390      	movs	r3, #144	@ 0x90
 8006c94:	18fb      	adds	r3, r7, r3
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	0018      	movs	r0, r3
 8006c9c:	f7ff fe32 	bl	8006904 <minmea_isfield>
 8006ca0:	1e03      	subs	r3, r0, #0
 8006ca2:	d1eb      	bne.n	8006c7c <minmea_scan+0x32c>
                }

                *buf = '\0';
 8006ca4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	701a      	strb	r2, [r3, #0]
            } break;
 8006caa:	e193      	b.n	8006fd4 <minmea_scan+0x684>

            case 't': { // NMEA talker+sentence identifier (char *).
                // This field is always mandatory.
                if (!field)
 8006cac:	2290      	movs	r2, #144	@ 0x90
 8006cae:	18bb      	adds	r3, r7, r2
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d100      	bne.n	8006cb8 <minmea_scan+0x368>
 8006cb6:	e1c4      	b.n	8007042 <minmea_scan+0x6f2>
                    goto parse_error;

                if (field[0] != '$')
 8006cb8:	18bb      	adds	r3, r7, r2
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	781b      	ldrb	r3, [r3, #0]
 8006cbe:	2b24      	cmp	r3, #36	@ 0x24
 8006cc0:	d000      	beq.n	8006cc4 <minmea_scan+0x374>
 8006cc2:	e1c0      	b.n	8007046 <minmea_scan+0x6f6>
                    goto parse_error;
                for (int i=0; i<5; i++)
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	673b      	str	r3, [r7, #112]	@ 0x70
 8006cc8:	e01c      	b.n	8006d04 <minmea_scan+0x3b4>
 8006cca:	46c0      	nop			@ (mov r8, r8)
 8006ccc:	080118d4 	.word	0x080118d4
 8006cd0:	08011cf0 	.word	0x08011cf0
 8006cd4:	7fffffff 	.word	0x7fffffff
                    if (!minmea_isfield(field[1+i]))
 8006cd8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006cda:	3301      	adds	r3, #1
 8006cdc:	001a      	movs	r2, r3
 8006cde:	2390      	movs	r3, #144	@ 0x90
 8006ce0:	18fb      	adds	r3, r7, r3
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	189b      	adds	r3, r3, r2
 8006ce6:	781b      	ldrb	r3, [r3, #0]
 8006ce8:	0018      	movs	r0, r3
 8006cea:	f7ff fe0b 	bl	8006904 <minmea_isfield>
 8006cee:	0003      	movs	r3, r0
 8006cf0:	001a      	movs	r2, r3
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	4053      	eors	r3, r2
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d000      	beq.n	8006cfe <minmea_scan+0x3ae>
 8006cfc:	e1a5      	b.n	800704a <minmea_scan+0x6fa>
                for (int i=0; i<5; i++)
 8006cfe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d00:	3301      	adds	r3, #1
 8006d02:	673b      	str	r3, [r7, #112]	@ 0x70
 8006d04:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006d06:	2b04      	cmp	r3, #4
 8006d08:	dde6      	ble.n	8006cd8 <minmea_scan+0x388>
                        goto parse_error;

                char *buf = va_arg(ap, char *);
 8006d0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d0c:	1d1a      	adds	r2, r3, #4
 8006d0e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
                memcpy(buf, field+1, 5);
 8006d14:	2390      	movs	r3, #144	@ 0x90
 8006d16:	18fb      	adds	r3, r7, r3
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	1c59      	adds	r1, r3, #1
 8006d1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d1e:	2205      	movs	r2, #5
 8006d20:	0018      	movs	r0, r3
 8006d22:	f007 feb6 	bl	800ea92 <memcpy>
                buf[5] = '\0';
 8006d26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d28:	3305      	adds	r3, #5
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	701a      	strb	r2, [r3, #0]
            } break;
 8006d2e:	e151      	b.n	8006fd4 <minmea_scan+0x684>

            case 'D': { // Date (int, int, int), -1 if empty.
                struct minmea_date *date = va_arg(ap, struct minmea_date *);
 8006d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d32:	1d1a      	adds	r2, r3, #4
 8006d34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	633b      	str	r3, [r7, #48]	@ 0x30

                int d = -1, m = -1, y = -1;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	425b      	negs	r3, r3
 8006d3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006d40:	2301      	movs	r3, #1
 8006d42:	425b      	negs	r3, r3
 8006d44:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006d46:	2301      	movs	r3, #1
 8006d48:	425b      	negs	r3, r3
 8006d4a:	667b      	str	r3, [r7, #100]	@ 0x64

                if (field && minmea_isfield(*field)) {
 8006d4c:	2290      	movs	r2, #144	@ 0x90
 8006d4e:	18bb      	adds	r3, r7, r2
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d067      	beq.n	8006e26 <minmea_scan+0x4d6>
 8006d56:	18bb      	adds	r3, r7, r2
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	0018      	movs	r0, r3
 8006d5e:	f7ff fdd1 	bl	8006904 <minmea_isfield>
 8006d62:	1e03      	subs	r3, r0, #0
 8006d64:	d05f      	beq.n	8006e26 <minmea_scan+0x4d6>
                    // Always six digits.
                    for (int i=0; i<6; i++)
 8006d66:	2300      	movs	r3, #0
 8006d68:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d6a:	e011      	b.n	8006d90 <minmea_scan+0x440>
                        if (!isdigit((unsigned char) field[i]))
 8006d6c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d6e:	2290      	movs	r2, #144	@ 0x90
 8006d70:	18ba      	adds	r2, r7, r2
 8006d72:	6812      	ldr	r2, [r2, #0]
 8006d74:	18d3      	adds	r3, r2, r3
 8006d76:	781b      	ldrb	r3, [r3, #0]
 8006d78:	1c5a      	adds	r2, r3, #1
 8006d7a:	4bbb      	ldr	r3, [pc, #748]	@ (8007068 <minmea_scan+0x718>)
 8006d7c:	18d3      	adds	r3, r2, r3
 8006d7e:	781b      	ldrb	r3, [r3, #0]
 8006d80:	001a      	movs	r2, r3
 8006d82:	2304      	movs	r3, #4
 8006d84:	4013      	ands	r3, r2
 8006d86:	d100      	bne.n	8006d8a <minmea_scan+0x43a>
 8006d88:	e161      	b.n	800704e <minmea_scan+0x6fe>
                    for (int i=0; i<6; i++)
 8006d8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d90:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006d92:	2b05      	cmp	r3, #5
 8006d94:	ddea      	ble.n	8006d6c <minmea_scan+0x41c>
                            goto parse_error;

                    d = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 8006d96:	2490      	movs	r4, #144	@ 0x90
 8006d98:	193b      	adds	r3, r7, r4
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	781a      	ldrb	r2, [r3, #0]
 8006d9e:	211c      	movs	r1, #28
 8006da0:	187b      	adds	r3, r7, r1
 8006da2:	701a      	strb	r2, [r3, #0]
 8006da4:	193b      	adds	r3, r7, r4
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	3301      	adds	r3, #1
 8006daa:	781a      	ldrb	r2, [r3, #0]
 8006dac:	187b      	adds	r3, r7, r1
 8006dae:	705a      	strb	r2, [r3, #1]
 8006db0:	187b      	adds	r3, r7, r1
 8006db2:	2200      	movs	r2, #0
 8006db4:	709a      	strb	r2, [r3, #2]
 8006db6:	187b      	adds	r3, r7, r1
 8006db8:	220a      	movs	r2, #10
 8006dba:	2100      	movs	r1, #0
 8006dbc:	0018      	movs	r0, r3
 8006dbe:	f007 fbe5 	bl	800e58c <strtol>
 8006dc2:	0003      	movs	r3, r0
 8006dc4:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    m = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 8006dc6:	193b      	adds	r3, r7, r4
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	3302      	adds	r3, #2
 8006dcc:	781a      	ldrb	r2, [r3, #0]
 8006dce:	2118      	movs	r1, #24
 8006dd0:	187b      	adds	r3, r7, r1
 8006dd2:	701a      	strb	r2, [r3, #0]
 8006dd4:	193b      	adds	r3, r7, r4
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	3303      	adds	r3, #3
 8006dda:	781a      	ldrb	r2, [r3, #0]
 8006ddc:	187b      	adds	r3, r7, r1
 8006dde:	705a      	strb	r2, [r3, #1]
 8006de0:	187b      	adds	r3, r7, r1
 8006de2:	2200      	movs	r2, #0
 8006de4:	709a      	strb	r2, [r3, #2]
 8006de6:	187b      	adds	r3, r7, r1
 8006de8:	220a      	movs	r2, #10
 8006dea:	2100      	movs	r1, #0
 8006dec:	0018      	movs	r0, r3
 8006dee:	f007 fbcd 	bl	800e58c <strtol>
 8006df2:	0003      	movs	r3, r0
 8006df4:	66bb      	str	r3, [r7, #104]	@ 0x68
                    y = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 8006df6:	193b      	adds	r3, r7, r4
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	3304      	adds	r3, #4
 8006dfc:	781a      	ldrb	r2, [r3, #0]
 8006dfe:	2114      	movs	r1, #20
 8006e00:	187b      	adds	r3, r7, r1
 8006e02:	701a      	strb	r2, [r3, #0]
 8006e04:	193b      	adds	r3, r7, r4
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	3305      	adds	r3, #5
 8006e0a:	781a      	ldrb	r2, [r3, #0]
 8006e0c:	187b      	adds	r3, r7, r1
 8006e0e:	705a      	strb	r2, [r3, #1]
 8006e10:	187b      	adds	r3, r7, r1
 8006e12:	2200      	movs	r2, #0
 8006e14:	709a      	strb	r2, [r3, #2]
 8006e16:	187b      	adds	r3, r7, r1
 8006e18:	220a      	movs	r2, #10
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	0018      	movs	r0, r3
 8006e1e:	f007 fbb5 	bl	800e58c <strtol>
 8006e22:	0003      	movs	r3, r0
 8006e24:	667b      	str	r3, [r7, #100]	@ 0x64
                }

                date->day = d;
 8006e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006e2a:	601a      	str	r2, [r3, #0]
                date->month = m;
 8006e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e2e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006e30:	605a      	str	r2, [r3, #4]
                date->year = y;
 8006e32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e34:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006e36:	609a      	str	r2, [r3, #8]
            } break;
 8006e38:	e0cc      	b.n	8006fd4 <minmea_scan+0x684>

            case 'T': { // Time (int, int, int, int), -1 if empty.
                struct minmea_time *time = va_arg(ap, struct minmea_time *);
 8006e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e3c:	1d1a      	adds	r2, r3, #4
 8006e3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	637b      	str	r3, [r7, #52]	@ 0x34

                int h = -1, i = -1, s = -1, u = -1;
 8006e44:	2301      	movs	r3, #1
 8006e46:	425b      	negs	r3, r3
 8006e48:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	425b      	negs	r3, r3
 8006e4e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006e50:	2301      	movs	r3, #1
 8006e52:	425b      	negs	r3, r3
 8006e54:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e56:	2301      	movs	r3, #1
 8006e58:	425b      	negs	r3, r3
 8006e5a:	653b      	str	r3, [r7, #80]	@ 0x50

                if (field && minmea_isfield(*field)) {
 8006e5c:	2290      	movs	r2, #144	@ 0x90
 8006e5e:	18bb      	adds	r3, r7, r2
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d100      	bne.n	8006e68 <minmea_scan+0x518>
 8006e66:	e0a7      	b.n	8006fb8 <minmea_scan+0x668>
 8006e68:	18bb      	adds	r3, r7, r2
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	781b      	ldrb	r3, [r3, #0]
 8006e6e:	0018      	movs	r0, r3
 8006e70:	f7ff fd48 	bl	8006904 <minmea_isfield>
 8006e74:	1e03      	subs	r3, r0, #0
 8006e76:	d100      	bne.n	8006e7a <minmea_scan+0x52a>
 8006e78:	e09e      	b.n	8006fb8 <minmea_scan+0x668>
                    // Minimum required: integer time.
                    for (int i=0; i<6; i++)
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e7e:	e011      	b.n	8006ea4 <minmea_scan+0x554>
                        if (!isdigit((unsigned char) field[i]))
 8006e80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e82:	2290      	movs	r2, #144	@ 0x90
 8006e84:	18ba      	adds	r2, r7, r2
 8006e86:	6812      	ldr	r2, [r2, #0]
 8006e88:	18d3      	adds	r3, r2, r3
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	1c5a      	adds	r2, r3, #1
 8006e8e:	4b76      	ldr	r3, [pc, #472]	@ (8007068 <minmea_scan+0x718>)
 8006e90:	18d3      	adds	r3, r2, r3
 8006e92:	781b      	ldrb	r3, [r3, #0]
 8006e94:	001a      	movs	r2, r3
 8006e96:	2304      	movs	r3, #4
 8006e98:	4013      	ands	r3, r2
 8006e9a:	d100      	bne.n	8006e9e <minmea_scan+0x54e>
 8006e9c:	e0d9      	b.n	8007052 <minmea_scan+0x702>
                    for (int i=0; i<6; i++)
 8006e9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ea4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ea6:	2b05      	cmp	r3, #5
 8006ea8:	ddea      	ble.n	8006e80 <minmea_scan+0x530>
                            goto parse_error;

                    h = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 8006eaa:	2490      	movs	r4, #144	@ 0x90
 8006eac:	193b      	adds	r3, r7, r4
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	781a      	ldrb	r2, [r3, #0]
 8006eb2:	2110      	movs	r1, #16
 8006eb4:	187b      	adds	r3, r7, r1
 8006eb6:	701a      	strb	r2, [r3, #0]
 8006eb8:	193b      	adds	r3, r7, r4
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	781a      	ldrb	r2, [r3, #0]
 8006ec0:	187b      	adds	r3, r7, r1
 8006ec2:	705a      	strb	r2, [r3, #1]
 8006ec4:	187b      	adds	r3, r7, r1
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	709a      	strb	r2, [r3, #2]
 8006eca:	187b      	adds	r3, r7, r1
 8006ecc:	220a      	movs	r2, #10
 8006ece:	2100      	movs	r1, #0
 8006ed0:	0018      	movs	r0, r3
 8006ed2:	f007 fb5b 	bl	800e58c <strtol>
 8006ed6:	0003      	movs	r3, r0
 8006ed8:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    i = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 8006eda:	193b      	adds	r3, r7, r4
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	3302      	adds	r3, #2
 8006ee0:	781a      	ldrb	r2, [r3, #0]
 8006ee2:	210c      	movs	r1, #12
 8006ee4:	187b      	adds	r3, r7, r1
 8006ee6:	701a      	strb	r2, [r3, #0]
 8006ee8:	193b      	adds	r3, r7, r4
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	3303      	adds	r3, #3
 8006eee:	781a      	ldrb	r2, [r3, #0]
 8006ef0:	187b      	adds	r3, r7, r1
 8006ef2:	705a      	strb	r2, [r3, #1]
 8006ef4:	187b      	adds	r3, r7, r1
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	709a      	strb	r2, [r3, #2]
 8006efa:	187b      	adds	r3, r7, r1
 8006efc:	220a      	movs	r2, #10
 8006efe:	2100      	movs	r1, #0
 8006f00:	0018      	movs	r0, r3
 8006f02:	f007 fb43 	bl	800e58c <strtol>
 8006f06:	0003      	movs	r3, r0
 8006f08:	65bb      	str	r3, [r7, #88]	@ 0x58
                    s = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 8006f0a:	193b      	adds	r3, r7, r4
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	3304      	adds	r3, #4
 8006f10:	781a      	ldrb	r2, [r3, #0]
 8006f12:	2108      	movs	r1, #8
 8006f14:	187b      	adds	r3, r7, r1
 8006f16:	701a      	strb	r2, [r3, #0]
 8006f18:	193b      	adds	r3, r7, r4
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	3305      	adds	r3, #5
 8006f1e:	781a      	ldrb	r2, [r3, #0]
 8006f20:	187b      	adds	r3, r7, r1
 8006f22:	705a      	strb	r2, [r3, #1]
 8006f24:	187b      	adds	r3, r7, r1
 8006f26:	2200      	movs	r2, #0
 8006f28:	709a      	strb	r2, [r3, #2]
 8006f2a:	187b      	adds	r3, r7, r1
 8006f2c:	220a      	movs	r2, #10
 8006f2e:	2100      	movs	r1, #0
 8006f30:	0018      	movs	r0, r3
 8006f32:	f007 fb2b 	bl	800e58c <strtol>
 8006f36:	0003      	movs	r3, r0
 8006f38:	657b      	str	r3, [r7, #84]	@ 0x54
                    field += 6;
 8006f3a:	193b      	adds	r3, r7, r4
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	3306      	adds	r3, #6
 8006f40:	193a      	adds	r2, r7, r4
 8006f42:	6013      	str	r3, [r2, #0]

                    // Extra: fractional time. Saved as microseconds.
                    if (*field++ == '.') {
 8006f44:	193b      	adds	r3, r7, r4
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	1c5a      	adds	r2, r3, #1
 8006f4a:	1939      	adds	r1, r7, r4
 8006f4c:	600a      	str	r2, [r1, #0]
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f52:	d12f      	bne.n	8006fb4 <minmea_scan+0x664>
                        int value = 0;
 8006f54:	2300      	movs	r3, #0
 8006f56:	64bb      	str	r3, [r7, #72]	@ 0x48
                        int scale = 1000000;
 8006f58:	4b44      	ldr	r3, [pc, #272]	@ (800706c <minmea_scan+0x71c>)
 8006f5a:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 8006f5c:	e016      	b.n	8006f8c <minmea_scan+0x63c>
                            value = (value * 10) + (*field++ - '0');
 8006f5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006f60:	0013      	movs	r3, r2
 8006f62:	009b      	lsls	r3, r3, #2
 8006f64:	189b      	adds	r3, r3, r2
 8006f66:	005b      	lsls	r3, r3, #1
 8006f68:	0019      	movs	r1, r3
 8006f6a:	2090      	movs	r0, #144	@ 0x90
 8006f6c:	183b      	adds	r3, r7, r0
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	1c5a      	adds	r2, r3, #1
 8006f72:	1838      	adds	r0, r7, r0
 8006f74:	6002      	str	r2, [r0, #0]
 8006f76:	781b      	ldrb	r3, [r3, #0]
 8006f78:	3b30      	subs	r3, #48	@ 0x30
 8006f7a:	18cb      	adds	r3, r1, r3
 8006f7c:	64bb      	str	r3, [r7, #72]	@ 0x48
                            scale /= 10;
 8006f7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f80:	210a      	movs	r1, #10
 8006f82:	0018      	movs	r0, r3
 8006f84:	f7f9 f96e 	bl	8000264 <__divsi3>
 8006f88:	0003      	movs	r3, r0
 8006f8a:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 8006f8c:	2390      	movs	r3, #144	@ 0x90
 8006f8e:	18fb      	adds	r3, r7, r3
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	781b      	ldrb	r3, [r3, #0]
 8006f94:	1c5a      	adds	r2, r3, #1
 8006f96:	4b34      	ldr	r3, [pc, #208]	@ (8007068 <minmea_scan+0x718>)
 8006f98:	18d3      	adds	r3, r2, r3
 8006f9a:	781b      	ldrb	r3, [r3, #0]
 8006f9c:	001a      	movs	r2, r3
 8006f9e:	2304      	movs	r3, #4
 8006fa0:	4013      	ands	r3, r2
 8006fa2:	d002      	beq.n	8006faa <minmea_scan+0x65a>
 8006fa4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	dcd9      	bgt.n	8006f5e <minmea_scan+0x60e>
                        }
                        u = value * scale;
 8006faa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006fac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006fae:	4353      	muls	r3, r2
 8006fb0:	653b      	str	r3, [r7, #80]	@ 0x50
 8006fb2:	e001      	b.n	8006fb8 <minmea_scan+0x668>
                    } else {
                        u = 0;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	653b      	str	r3, [r7, #80]	@ 0x50
                    }
                }

                time->hours = h;
 8006fb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006fbc:	601a      	str	r2, [r3, #0]
                time->minutes = i;
 8006fbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fc0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006fc2:	605a      	str	r2, [r3, #4]
                time->seconds = s;
 8006fc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fc6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006fc8:	609a      	str	r2, [r3, #8]
                time->microseconds = u;
 8006fca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fcc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006fce:	60da      	str	r2, [r3, #12]
            } break;
 8006fd0:	e000      	b.n	8006fd4 <minmea_scan+0x684>

            case '_': { // Ignore the field.
            } break;
 8006fd2:	46c0      	nop			@ (mov r8, r8)
            default: { // Unknown.
                goto parse_error;
            } break;
        }

        next_field();
 8006fd4:	e002      	b.n	8006fdc <minmea_scan+0x68c>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	3301      	adds	r3, #1
 8006fda:	607b      	str	r3, [r7, #4]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	781b      	ldrb	r3, [r3, #0]
 8006fe0:	0018      	movs	r0, r3
 8006fe2:	f7ff fc8f 	bl	8006904 <minmea_isfield>
 8006fe6:	1e03      	subs	r3, r0, #0
 8006fe8:	d1f5      	bne.n	8006fd6 <minmea_scan+0x686>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	781b      	ldrb	r3, [r3, #0]
 8006fee:	2b2c      	cmp	r3, #44	@ 0x2c
 8006ff0:	d107      	bne.n	8007002 <minmea_scan+0x6b2>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	3301      	adds	r3, #1
 8006ff6:	607b      	str	r3, [r7, #4]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2290      	movs	r2, #144	@ 0x90
 8006ffc:	18ba      	adds	r2, r7, r2
 8006ffe:	6013      	str	r3, [r2, #0]
 8007000:	e003      	b.n	800700a <minmea_scan+0x6ba>
 8007002:	2300      	movs	r3, #0
 8007004:	2290      	movs	r2, #144	@ 0x90
 8007006:	18ba      	adds	r2, r7, r2
 8007008:	6013      	str	r3, [r2, #0]
    while (*format) {
 800700a:	23a4      	movs	r3, #164	@ 0xa4
 800700c:	2208      	movs	r2, #8
 800700e:	189b      	adds	r3, r3, r2
 8007010:	19db      	adds	r3, r3, r7
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	781b      	ldrb	r3, [r3, #0]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d000      	beq.n	800701c <minmea_scan+0x6cc>
 800701a:	e4b0      	b.n	800697e <minmea_scan+0x2e>
    }

    result = true;
 800701c:	2397      	movs	r3, #151	@ 0x97
 800701e:	18fb      	adds	r3, r7, r3
 8007020:	2201      	movs	r2, #1
 8007022:	701a      	strb	r2, [r3, #0]
 8007024:	e016      	b.n	8007054 <minmea_scan+0x704>
            goto parse_error;
 8007026:	46c0      	nop			@ (mov r8, r8)
 8007028:	e014      	b.n	8007054 <minmea_scan+0x704>
                goto parse_error;
 800702a:	46c0      	nop			@ (mov r8, r8)
 800702c:	e012      	b.n	8007054 <minmea_scan+0x704>
                            goto parse_error;
 800702e:	46c0      	nop			@ (mov r8, r8)
 8007030:	e010      	b.n	8007054 <minmea_scan+0x704>
                                    goto parse_error;
 8007032:	46c0      	nop			@ (mov r8, r8)
 8007034:	e00e      	b.n	8007054 <minmea_scan+0x704>
                            goto parse_error;
 8007036:	46c0      	nop			@ (mov r8, r8)
 8007038:	e00c      	b.n	8007054 <minmea_scan+0x704>
                    goto parse_error;
 800703a:	46c0      	nop			@ (mov r8, r8)
 800703c:	e00a      	b.n	8007054 <minmea_scan+0x704>
                        goto parse_error;
 800703e:	46c0      	nop			@ (mov r8, r8)
 8007040:	e008      	b.n	8007054 <minmea_scan+0x704>
                    goto parse_error;
 8007042:	46c0      	nop			@ (mov r8, r8)
 8007044:	e006      	b.n	8007054 <minmea_scan+0x704>
                    goto parse_error;
 8007046:	46c0      	nop			@ (mov r8, r8)
 8007048:	e004      	b.n	8007054 <minmea_scan+0x704>
                        goto parse_error;
 800704a:	46c0      	nop			@ (mov r8, r8)
 800704c:	e002      	b.n	8007054 <minmea_scan+0x704>
                            goto parse_error;
 800704e:	46c0      	nop			@ (mov r8, r8)
 8007050:	e000      	b.n	8007054 <minmea_scan+0x704>
                            goto parse_error;
 8007052:	46c0      	nop			@ (mov r8, r8)

parse_error:
    va_end(ap);
    return result;
 8007054:	2397      	movs	r3, #151	@ 0x97
 8007056:	18fb      	adds	r3, r7, r3
 8007058:	781b      	ldrb	r3, [r3, #0]
}
 800705a:	0018      	movs	r0, r3
 800705c:	46bd      	mov	sp, r7
 800705e:	b027      	add	sp, #156	@ 0x9c
 8007060:	bcb0      	pop	{r4, r5, r7}
 8007062:	bc08      	pop	{r3}
 8007064:	b003      	add	sp, #12
 8007066:	4718      	bx	r3
 8007068:	08011cf0 	.word	0x08011cf0
 800706c:	000f4240 	.word	0x000f4240

08007070 <minmea_parse_gga>:

    return true;
}

bool minmea_parse_gga(struct minmea_sentence_gga *frame, const char *sentence)
{
 8007070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007072:	46de      	mov	lr, fp
 8007074:	4657      	mov	r7, sl
 8007076:	464e      	mov	r6, r9
 8007078:	4645      	mov	r5, r8
 800707a:	b5e0      	push	{r5, r6, r7, lr}
 800707c:	b097      	sub	sp, #92	@ 0x5c
 800707e:	af0c      	add	r7, sp, #48	@ 0x30
 8007080:	6178      	str	r0, [r7, #20]
 8007082:	6139      	str	r1, [r7, #16]
    // $GPGGA,123519,4807.038,N,01131.000,E,1,08,0.9,545.4,M,46.9,M,,*47
    char type[6];
    int latitude_direction;
    int longitude_direction;

    if (!minmea_scan(sentence, "tTfdfdiiffcfci_",
 8007084:	697b      	ldr	r3, [r7, #20]
 8007086:	60fb      	str	r3, [r7, #12]
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	001a      	movs	r2, r3
 800708c:	3210      	adds	r2, #16
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	0019      	movs	r1, r3
 8007092:	3118      	adds	r1, #24
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	001c      	movs	r4, r3
 8007098:	3420      	adds	r4, #32
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	001d      	movs	r5, r3
 800709e:	3524      	adds	r5, #36	@ 0x24
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	001e      	movs	r6, r3
 80070a4:	3628      	adds	r6, #40	@ 0x28
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	2030      	movs	r0, #48	@ 0x30
 80070aa:	4684      	mov	ip, r0
 80070ac:	449c      	add	ip, r3
 80070ae:	4663      	mov	r3, ip
 80070b0:	607b      	str	r3, [r7, #4]
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	2038      	movs	r0, #56	@ 0x38
 80070b6:	4680      	mov	r8, r0
 80070b8:	4498      	add	r8, r3
 80070ba:	4643      	mov	r3, r8
 80070bc:	603b      	str	r3, [r7, #0]
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	203c      	movs	r0, #60	@ 0x3c
 80070c2:	4681      	mov	r9, r0
 80070c4:	4499      	add	r9, r3
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	2044      	movs	r0, #68	@ 0x44
 80070ca:	4682      	mov	sl, r0
 80070cc:	449a      	add	sl, r3
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	3348      	adds	r3, #72	@ 0x48
 80070d2:	2010      	movs	r0, #16
 80070d4:	4683      	mov	fp, r0
 80070d6:	2008      	movs	r0, #8
 80070d8:	4684      	mov	ip, r0
 80070da:	2008      	movs	r0, #8
 80070dc:	4680      	mov	r8, r0
 80070de:	44b8      	add	r8, r7
 80070e0:	44c4      	add	ip, r8
 80070e2:	44e3      	add	fp, ip
 80070e4:	4658      	mov	r0, fp
 80070e6:	60b8      	str	r0, [r7, #8]
 80070e8:	482a      	ldr	r0, [pc, #168]	@ (8007194 <minmea_parse_gga+0x124>)
 80070ea:	4683      	mov	fp, r0
 80070ec:	6938      	ldr	r0, [r7, #16]
 80070ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070f0:	4653      	mov	r3, sl
 80070f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80070f4:	464b      	mov	r3, r9
 80070f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	9308      	str	r3, [sp, #32]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	9307      	str	r3, [sp, #28]
 8007100:	9606      	str	r6, [sp, #24]
 8007102:	9505      	str	r5, [sp, #20]
 8007104:	9404      	str	r4, [sp, #16]
 8007106:	2408      	movs	r4, #8
 8007108:	2508      	movs	r5, #8
 800710a:	1963      	adds	r3, r4, r5
 800710c:	2408      	movs	r4, #8
 800710e:	46a4      	mov	ip, r4
 8007110:	44bc      	add	ip, r7
 8007112:	4463      	add	r3, ip
 8007114:	9303      	str	r3, [sp, #12]
 8007116:	9102      	str	r1, [sp, #8]
 8007118:	210c      	movs	r1, #12
 800711a:	194b      	adds	r3, r1, r5
 800711c:	2108      	movs	r1, #8
 800711e:	468c      	mov	ip, r1
 8007120:	44bc      	add	ip, r7
 8007122:	4463      	add	r3, ip
 8007124:	9301      	str	r3, [sp, #4]
 8007126:	9200      	str	r2, [sp, #0]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	68ba      	ldr	r2, [r7, #8]
 800712c:	4659      	mov	r1, fp
 800712e:	f7ff fc0f 	bl	8006950 <minmea_scan>
 8007132:	0003      	movs	r3, r0
 8007134:	001a      	movs	r2, r3
 8007136:	2301      	movs	r3, #1
 8007138:	4053      	eors	r3, r2
 800713a:	b2db      	uxtb	r3, r3
 800713c:	2b00      	cmp	r3, #0
 800713e:	d001      	beq.n	8007144 <minmea_parse_gga+0xd4>
            &frame->satellites_tracked,
            &frame->hdop,
            &frame->altitude, &frame->altitude_units,
            &frame->height, &frame->height_units,
            &frame->dgps_age))
        return false;
 8007140:	2300      	movs	r3, #0
 8007142:	e01d      	b.n	8007180 <minmea_parse_gga+0x110>
    if (strcmp(type+2, "GGA"))
 8007144:	2310      	movs	r3, #16
 8007146:	2208      	movs	r2, #8
 8007148:	189b      	adds	r3, r3, r2
 800714a:	2208      	movs	r2, #8
 800714c:	4694      	mov	ip, r2
 800714e:	44bc      	add	ip, r7
 8007150:	4463      	add	r3, ip
 8007152:	3302      	adds	r3, #2
 8007154:	4a10      	ldr	r2, [pc, #64]	@ (8007198 <minmea_parse_gga+0x128>)
 8007156:	0011      	movs	r1, r2
 8007158:	0018      	movs	r0, r3
 800715a:	f7f8 ffd3 	bl	8000104 <strcmp>
 800715e:	1e03      	subs	r3, r0, #0
 8007160:	d001      	beq.n	8007166 <minmea_parse_gga+0xf6>
        return false;
 8007162:	2300      	movs	r3, #0
 8007164:	e00c      	b.n	8007180 <minmea_parse_gga+0x110>

    frame->latitude.value *= latitude_direction;
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	691b      	ldr	r3, [r3, #16]
 800716a:	69fa      	ldr	r2, [r7, #28]
 800716c:	435a      	muls	r2, r3
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	611a      	str	r2, [r3, #16]
    frame->longitude.value *= longitude_direction;
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	699b      	ldr	r3, [r3, #24]
 8007176:	69ba      	ldr	r2, [r7, #24]
 8007178:	435a      	muls	r2, r3
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	619a      	str	r2, [r3, #24]

    return true;
 800717e:	2301      	movs	r3, #1
}
 8007180:	0018      	movs	r0, r3
 8007182:	46bd      	mov	sp, r7
 8007184:	b00b      	add	sp, #44	@ 0x2c
 8007186:	bcf0      	pop	{r4, r5, r6, r7}
 8007188:	46bb      	mov	fp, r7
 800718a:	46b2      	mov	sl, r6
 800718c:	46a9      	mov	r9, r5
 800718e:	46a0      	mov	r8, r4
 8007190:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007192:	46c0      	nop			@ (mov r8, r8)
 8007194:	08011220 	.word	0x08011220
 8007198:	08011200 	.word	0x08011200

0800719c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b082      	sub	sp, #8
 80071a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071a2:	4b11      	ldr	r3, [pc, #68]	@ (80071e8 <HAL_MspInit+0x4c>)
 80071a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80071a6:	4b10      	ldr	r3, [pc, #64]	@ (80071e8 <HAL_MspInit+0x4c>)
 80071a8:	2101      	movs	r1, #1
 80071aa:	430a      	orrs	r2, r1
 80071ac:	641a      	str	r2, [r3, #64]	@ 0x40
 80071ae:	4b0e      	ldr	r3, [pc, #56]	@ (80071e8 <HAL_MspInit+0x4c>)
 80071b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071b2:	2201      	movs	r2, #1
 80071b4:	4013      	ands	r3, r2
 80071b6:	607b      	str	r3, [r7, #4]
 80071b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80071ba:	4b0b      	ldr	r3, [pc, #44]	@ (80071e8 <HAL_MspInit+0x4c>)
 80071bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071be:	4b0a      	ldr	r3, [pc, #40]	@ (80071e8 <HAL_MspInit+0x4c>)
 80071c0:	2180      	movs	r1, #128	@ 0x80
 80071c2:	0549      	lsls	r1, r1, #21
 80071c4:	430a      	orrs	r2, r1
 80071c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80071c8:	4b07      	ldr	r3, [pc, #28]	@ (80071e8 <HAL_MspInit+0x4c>)
 80071ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071cc:	2380      	movs	r3, #128	@ 0x80
 80071ce:	055b      	lsls	r3, r3, #21
 80071d0:	4013      	ands	r3, r2
 80071d2:	603b      	str	r3, [r7, #0]
 80071d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80071d6:	23c0      	movs	r3, #192	@ 0xc0
 80071d8:	00db      	lsls	r3, r3, #3
 80071da:	0018      	movs	r0, r3
 80071dc:	f001 f948 	bl	8008470 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80071e0:	46c0      	nop			@ (mov r8, r8)
 80071e2:	46bd      	mov	sp, r7
 80071e4:	b002      	add	sp, #8
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	40021000 	.word	0x40021000

080071ec <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80071ec:	b590      	push	{r4, r7, lr}
 80071ee:	b09d      	sub	sp, #116	@ 0x74
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80071f4:	235c      	movs	r3, #92	@ 0x5c
 80071f6:	18fb      	adds	r3, r7, r3
 80071f8:	0018      	movs	r0, r3
 80071fa:	2314      	movs	r3, #20
 80071fc:	001a      	movs	r2, r3
 80071fe:	2100      	movs	r1, #0
 8007200:	f007 fbb2 	bl	800e968 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007204:	2410      	movs	r4, #16
 8007206:	193b      	adds	r3, r7, r4
 8007208:	0018      	movs	r0, r3
 800720a:	234c      	movs	r3, #76	@ 0x4c
 800720c:	001a      	movs	r2, r3
 800720e:	2100      	movs	r1, #0
 8007210:	f007 fbaa 	bl	800e968 <memset>
  if(hi2c->Instance==I2C1)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a23      	ldr	r2, [pc, #140]	@ (80072a8 <HAL_I2C_MspInit+0xbc>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d13f      	bne.n	800729e <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800721e:	193b      	adds	r3, r7, r4
 8007220:	2220      	movs	r2, #32
 8007222:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8007224:	193b      	adds	r3, r7, r4
 8007226:	2200      	movs	r2, #0
 8007228:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800722a:	193b      	adds	r3, r7, r4
 800722c:	0018      	movs	r0, r3
 800722e:	f002 ff87 	bl	800a140 <HAL_RCCEx_PeriphCLKConfig>
 8007232:	1e03      	subs	r3, r0, #0
 8007234:	d001      	beq.n	800723a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8007236:	f7ff fb5f 	bl	80068f8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800723a:	4b1c      	ldr	r3, [pc, #112]	@ (80072ac <HAL_I2C_MspInit+0xc0>)
 800723c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800723e:	4b1b      	ldr	r3, [pc, #108]	@ (80072ac <HAL_I2C_MspInit+0xc0>)
 8007240:	2101      	movs	r1, #1
 8007242:	430a      	orrs	r2, r1
 8007244:	635a      	str	r2, [r3, #52]	@ 0x34
 8007246:	4b19      	ldr	r3, [pc, #100]	@ (80072ac <HAL_I2C_MspInit+0xc0>)
 8007248:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800724a:	2201      	movs	r2, #1
 800724c:	4013      	ands	r3, r2
 800724e:	60fb      	str	r3, [r7, #12]
 8007250:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8007252:	215c      	movs	r1, #92	@ 0x5c
 8007254:	187b      	adds	r3, r7, r1
 8007256:	22c0      	movs	r2, #192	@ 0xc0
 8007258:	00d2      	lsls	r2, r2, #3
 800725a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800725c:	187b      	adds	r3, r7, r1
 800725e:	2212      	movs	r2, #18
 8007260:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007262:	187b      	adds	r3, r7, r1
 8007264:	2200      	movs	r2, #0
 8007266:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007268:	187b      	adds	r3, r7, r1
 800726a:	2200      	movs	r2, #0
 800726c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800726e:	187b      	adds	r3, r7, r1
 8007270:	2206      	movs	r2, #6
 8007272:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007274:	187a      	adds	r2, r7, r1
 8007276:	23a0      	movs	r3, #160	@ 0xa0
 8007278:	05db      	lsls	r3, r3, #23
 800727a:	0011      	movs	r1, r2
 800727c:	0018      	movs	r0, r3
 800727e:	f001 f9eb 	bl	8008658 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007282:	4b0a      	ldr	r3, [pc, #40]	@ (80072ac <HAL_I2C_MspInit+0xc0>)
 8007284:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007286:	4b09      	ldr	r3, [pc, #36]	@ (80072ac <HAL_I2C_MspInit+0xc0>)
 8007288:	2180      	movs	r1, #128	@ 0x80
 800728a:	0389      	lsls	r1, r1, #14
 800728c:	430a      	orrs	r2, r1
 800728e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007290:	4b06      	ldr	r3, [pc, #24]	@ (80072ac <HAL_I2C_MspInit+0xc0>)
 8007292:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007294:	2380      	movs	r3, #128	@ 0x80
 8007296:	039b      	lsls	r3, r3, #14
 8007298:	4013      	ands	r3, r2
 800729a:	60bb      	str	r3, [r7, #8]
 800729c:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800729e:	46c0      	nop			@ (mov r8, r8)
 80072a0:	46bd      	mov	sp, r7
 80072a2:	b01d      	add	sp, #116	@ 0x74
 80072a4:	bd90      	pop	{r4, r7, pc}
 80072a6:	46c0      	nop			@ (mov r8, r8)
 80072a8:	40005400 	.word	0x40005400
 80072ac:	40021000 	.word	0x40021000

080072b0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80072b0:	b590      	push	{r4, r7, lr}
 80072b2:	b097      	sub	sp, #92	@ 0x5c
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80072b8:	240c      	movs	r4, #12
 80072ba:	193b      	adds	r3, r7, r4
 80072bc:	0018      	movs	r0, r3
 80072be:	234c      	movs	r3, #76	@ 0x4c
 80072c0:	001a      	movs	r2, r3
 80072c2:	2100      	movs	r1, #0
 80072c4:	f007 fb50 	bl	800e968 <memset>
  if(hrtc->Instance==RTC)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4a19      	ldr	r2, [pc, #100]	@ (8007334 <HAL_RTC_MspInit+0x84>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d12c      	bne.n	800732c <HAL_RTC_MspInit+0x7c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80072d2:	193b      	adds	r3, r7, r4
 80072d4:	2280      	movs	r2, #128	@ 0x80
 80072d6:	0292      	lsls	r2, r2, #10
 80072d8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80072da:	193b      	adds	r3, r7, r4
 80072dc:	2280      	movs	r2, #128	@ 0x80
 80072de:	0092      	lsls	r2, r2, #2
 80072e0:	641a      	str	r2, [r3, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80072e2:	193b      	adds	r3, r7, r4
 80072e4:	0018      	movs	r0, r3
 80072e6:	f002 ff2b 	bl	800a140 <HAL_RCCEx_PeriphCLKConfig>
 80072ea:	1e03      	subs	r3, r0, #0
 80072ec:	d001      	beq.n	80072f2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80072ee:	f7ff fb03 	bl	80068f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80072f2:	4b11      	ldr	r3, [pc, #68]	@ (8007338 <HAL_RTC_MspInit+0x88>)
 80072f4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80072f6:	4b10      	ldr	r3, [pc, #64]	@ (8007338 <HAL_RTC_MspInit+0x88>)
 80072f8:	2180      	movs	r1, #128	@ 0x80
 80072fa:	0209      	lsls	r1, r1, #8
 80072fc:	430a      	orrs	r2, r1
 80072fe:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8007300:	4b0d      	ldr	r3, [pc, #52]	@ (8007338 <HAL_RTC_MspInit+0x88>)
 8007302:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007304:	4b0c      	ldr	r3, [pc, #48]	@ (8007338 <HAL_RTC_MspInit+0x88>)
 8007306:	2180      	movs	r1, #128	@ 0x80
 8007308:	00c9      	lsls	r1, r1, #3
 800730a:	430a      	orrs	r2, r1
 800730c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800730e:	4b0a      	ldr	r3, [pc, #40]	@ (8007338 <HAL_RTC_MspInit+0x88>)
 8007310:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007312:	2380      	movs	r3, #128	@ 0x80
 8007314:	00db      	lsls	r3, r3, #3
 8007316:	4013      	ands	r3, r2
 8007318:	60bb      	str	r3, [r7, #8]
 800731a:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 800731c:	2200      	movs	r2, #0
 800731e:	2100      	movs	r1, #0
 8007320:	2002      	movs	r0, #2
 8007322:	f001 f967 	bl	80085f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8007326:	2002      	movs	r0, #2
 8007328:	f001 f979 	bl	800861e <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800732c:	46c0      	nop			@ (mov r8, r8)
 800732e:	46bd      	mov	sp, r7
 8007330:	b017      	add	sp, #92	@ 0x5c
 8007332:	bd90      	pop	{r4, r7, pc}
 8007334:	40002800 	.word	0x40002800
 8007338:	40021000 	.word	0x40021000

0800733c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800733c:	b590      	push	{r4, r7, lr}
 800733e:	b08b      	sub	sp, #44	@ 0x2c
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007344:	2414      	movs	r4, #20
 8007346:	193b      	adds	r3, r7, r4
 8007348:	0018      	movs	r0, r3
 800734a:	2314      	movs	r3, #20
 800734c:	001a      	movs	r2, r3
 800734e:	2100      	movs	r1, #0
 8007350:	f007 fb0a 	bl	800e968 <memset>
  if(hspi->Instance==SPI1)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a2c      	ldr	r2, [pc, #176]	@ (800740c <HAL_SPI_MspInit+0xd0>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d151      	bne.n	8007402 <HAL_SPI_MspInit+0xc6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800735e:	4b2c      	ldr	r3, [pc, #176]	@ (8007410 <HAL_SPI_MspInit+0xd4>)
 8007360:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007362:	4b2b      	ldr	r3, [pc, #172]	@ (8007410 <HAL_SPI_MspInit+0xd4>)
 8007364:	2180      	movs	r1, #128	@ 0x80
 8007366:	0149      	lsls	r1, r1, #5
 8007368:	430a      	orrs	r2, r1
 800736a:	641a      	str	r2, [r3, #64]	@ 0x40
 800736c:	4b28      	ldr	r3, [pc, #160]	@ (8007410 <HAL_SPI_MspInit+0xd4>)
 800736e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007370:	2380      	movs	r3, #128	@ 0x80
 8007372:	015b      	lsls	r3, r3, #5
 8007374:	4013      	ands	r3, r2
 8007376:	613b      	str	r3, [r7, #16]
 8007378:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800737a:	4b25      	ldr	r3, [pc, #148]	@ (8007410 <HAL_SPI_MspInit+0xd4>)
 800737c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800737e:	4b24      	ldr	r3, [pc, #144]	@ (8007410 <HAL_SPI_MspInit+0xd4>)
 8007380:	2101      	movs	r1, #1
 8007382:	430a      	orrs	r2, r1
 8007384:	635a      	str	r2, [r3, #52]	@ 0x34
 8007386:	4b22      	ldr	r3, [pc, #136]	@ (8007410 <HAL_SPI_MspInit+0xd4>)
 8007388:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800738a:	2201      	movs	r2, #1
 800738c:	4013      	ands	r3, r2
 800738e:	60fb      	str	r3, [r7, #12]
 8007390:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007392:	4b1f      	ldr	r3, [pc, #124]	@ (8007410 <HAL_SPI_MspInit+0xd4>)
 8007394:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007396:	4b1e      	ldr	r3, [pc, #120]	@ (8007410 <HAL_SPI_MspInit+0xd4>)
 8007398:	2108      	movs	r1, #8
 800739a:	430a      	orrs	r2, r1
 800739c:	635a      	str	r2, [r3, #52]	@ 0x34
 800739e:	4b1c      	ldr	r3, [pc, #112]	@ (8007410 <HAL_SPI_MspInit+0xd4>)
 80073a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073a2:	2208      	movs	r2, #8
 80073a4:	4013      	ands	r3, r2
 80073a6:	60bb      	str	r3, [r7, #8]
 80073a8:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PD5     ------> SPI1_MISO
    PD6     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80073aa:	193b      	adds	r3, r7, r4
 80073ac:	2202      	movs	r2, #2
 80073ae:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073b0:	193b      	adds	r3, r7, r4
 80073b2:	2202      	movs	r2, #2
 80073b4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073b6:	193b      	adds	r3, r7, r4
 80073b8:	2200      	movs	r2, #0
 80073ba:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073bc:	193b      	adds	r3, r7, r4
 80073be:	2200      	movs	r2, #0
 80073c0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80073c2:	193b      	adds	r3, r7, r4
 80073c4:	2200      	movs	r2, #0
 80073c6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073c8:	193a      	adds	r2, r7, r4
 80073ca:	23a0      	movs	r3, #160	@ 0xa0
 80073cc:	05db      	lsls	r3, r3, #23
 80073ce:	0011      	movs	r1, r2
 80073d0:	0018      	movs	r0, r3
 80073d2:	f001 f941 	bl	8008658 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80073d6:	0021      	movs	r1, r4
 80073d8:	187b      	adds	r3, r7, r1
 80073da:	2260      	movs	r2, #96	@ 0x60
 80073dc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073de:	187b      	adds	r3, r7, r1
 80073e0:	2202      	movs	r2, #2
 80073e2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073e4:	187b      	adds	r3, r7, r1
 80073e6:	2200      	movs	r2, #0
 80073e8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073ea:	187b      	adds	r3, r7, r1
 80073ec:	2200      	movs	r2, #0
 80073ee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI1;
 80073f0:	187b      	adds	r3, r7, r1
 80073f2:	2201      	movs	r2, #1
 80073f4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80073f6:	187b      	adds	r3, r7, r1
 80073f8:	4a06      	ldr	r2, [pc, #24]	@ (8007414 <HAL_SPI_MspInit+0xd8>)
 80073fa:	0019      	movs	r1, r3
 80073fc:	0010      	movs	r0, r2
 80073fe:	f001 f92b 	bl	8008658 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8007402:	46c0      	nop			@ (mov r8, r8)
 8007404:	46bd      	mov	sp, r7
 8007406:	b00b      	add	sp, #44	@ 0x2c
 8007408:	bd90      	pop	{r4, r7, pc}
 800740a:	46c0      	nop			@ (mov r8, r8)
 800740c:	40013000 	.word	0x40013000
 8007410:	40021000 	.word	0x40021000
 8007414:	50000c00 	.word	0x50000c00

08007418 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b084      	sub	sp, #16
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a0a      	ldr	r2, [pc, #40]	@ (8007450 <HAL_TIM_Base_MspInit+0x38>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d10d      	bne.n	8007446 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 800742a:	4b0a      	ldr	r3, [pc, #40]	@ (8007454 <HAL_TIM_Base_MspInit+0x3c>)
 800742c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800742e:	4b09      	ldr	r3, [pc, #36]	@ (8007454 <HAL_TIM_Base_MspInit+0x3c>)
 8007430:	2180      	movs	r1, #128	@ 0x80
 8007432:	02c9      	lsls	r1, r1, #11
 8007434:	430a      	orrs	r2, r1
 8007436:	641a      	str	r2, [r3, #64]	@ 0x40
 8007438:	4b06      	ldr	r3, [pc, #24]	@ (8007454 <HAL_TIM_Base_MspInit+0x3c>)
 800743a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800743c:	2380      	movs	r3, #128	@ 0x80
 800743e:	02db      	lsls	r3, r3, #11
 8007440:	4013      	ands	r3, r2
 8007442:	60fb      	str	r3, [r7, #12]
 8007444:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 8007446:	46c0      	nop			@ (mov r8, r8)
 8007448:	46bd      	mov	sp, r7
 800744a:	b004      	add	sp, #16
 800744c:	bd80      	pop	{r7, pc}
 800744e:	46c0      	nop			@ (mov r8, r8)
 8007450:	40014800 	.word	0x40014800
 8007454:	40021000 	.word	0x40021000

08007458 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8007458:	b590      	push	{r4, r7, lr}
 800745a:	b089      	sub	sp, #36	@ 0x24
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007460:	240c      	movs	r4, #12
 8007462:	193b      	adds	r3, r7, r4
 8007464:	0018      	movs	r0, r3
 8007466:	2314      	movs	r3, #20
 8007468:	001a      	movs	r2, r3
 800746a:	2100      	movs	r1, #0
 800746c:	f007 fa7c 	bl	800e968 <memset>
  if(htim->Instance==TIM17)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a14      	ldr	r2, [pc, #80]	@ (80074c8 <HAL_TIM_MspPostInit+0x70>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d122      	bne.n	80074c0 <HAL_TIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN TIM17_MspPostInit 0 */

    /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800747a:	4b14      	ldr	r3, [pc, #80]	@ (80074cc <HAL_TIM_MspPostInit+0x74>)
 800747c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800747e:	4b13      	ldr	r3, [pc, #76]	@ (80074cc <HAL_TIM_MspPostInit+0x74>)
 8007480:	2101      	movs	r1, #1
 8007482:	430a      	orrs	r2, r1
 8007484:	635a      	str	r2, [r3, #52]	@ 0x34
 8007486:	4b11      	ldr	r3, [pc, #68]	@ (80074cc <HAL_TIM_MspPostInit+0x74>)
 8007488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800748a:	2201      	movs	r2, #1
 800748c:	4013      	ands	r3, r2
 800748e:	60bb      	str	r3, [r7, #8]
 8007490:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PA7     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8007492:	0021      	movs	r1, r4
 8007494:	187b      	adds	r3, r7, r1
 8007496:	2280      	movs	r2, #128	@ 0x80
 8007498:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800749a:	187b      	adds	r3, r7, r1
 800749c:	2202      	movs	r2, #2
 800749e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074a0:	187b      	adds	r3, r7, r1
 80074a2:	2200      	movs	r2, #0
 80074a4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80074a6:	187b      	adds	r3, r7, r1
 80074a8:	2200      	movs	r2, #0
 80074aa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 80074ac:	187b      	adds	r3, r7, r1
 80074ae:	2205      	movs	r2, #5
 80074b0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80074b2:	187a      	adds	r2, r7, r1
 80074b4:	23a0      	movs	r3, #160	@ 0xa0
 80074b6:	05db      	lsls	r3, r3, #23
 80074b8:	0011      	movs	r1, r2
 80074ba:	0018      	movs	r0, r3
 80074bc:	f001 f8cc 	bl	8008658 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspPostInit 1 */

    /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80074c0:	46c0      	nop			@ (mov r8, r8)
 80074c2:	46bd      	mov	sp, r7
 80074c4:	b009      	add	sp, #36	@ 0x24
 80074c6:	bd90      	pop	{r4, r7, pc}
 80074c8:	40014800 	.word	0x40014800
 80074cc:	40021000 	.word	0x40021000

080074d0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80074d0:	b590      	push	{r4, r7, lr}
 80074d2:	b09f      	sub	sp, #124	@ 0x7c
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074d8:	2364      	movs	r3, #100	@ 0x64
 80074da:	18fb      	adds	r3, r7, r3
 80074dc:	0018      	movs	r0, r3
 80074de:	2314      	movs	r3, #20
 80074e0:	001a      	movs	r2, r3
 80074e2:	2100      	movs	r1, #0
 80074e4:	f007 fa40 	bl	800e968 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80074e8:	2418      	movs	r4, #24
 80074ea:	193b      	adds	r3, r7, r4
 80074ec:	0018      	movs	r0, r3
 80074ee:	234c      	movs	r3, #76	@ 0x4c
 80074f0:	001a      	movs	r2, r3
 80074f2:	2100      	movs	r1, #0
 80074f4:	f007 fa38 	bl	800e968 <memset>
  if(huart->Instance==USART1)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a45      	ldr	r2, [pc, #276]	@ (8007614 <HAL_UART_MspInit+0x144>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d13e      	bne.n	8007580 <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8007502:	193b      	adds	r3, r7, r4
 8007504:	2201      	movs	r2, #1
 8007506:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8007508:	193b      	adds	r3, r7, r4
 800750a:	2200      	movs	r2, #0
 800750c:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800750e:	193b      	adds	r3, r7, r4
 8007510:	0018      	movs	r0, r3
 8007512:	f002 fe15 	bl	800a140 <HAL_RCCEx_PeriphCLKConfig>
 8007516:	1e03      	subs	r3, r0, #0
 8007518:	d001      	beq.n	800751e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800751a:	f7ff f9ed 	bl	80068f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800751e:	4b3e      	ldr	r3, [pc, #248]	@ (8007618 <HAL_UART_MspInit+0x148>)
 8007520:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007522:	4b3d      	ldr	r3, [pc, #244]	@ (8007618 <HAL_UART_MspInit+0x148>)
 8007524:	2180      	movs	r1, #128	@ 0x80
 8007526:	01c9      	lsls	r1, r1, #7
 8007528:	430a      	orrs	r2, r1
 800752a:	641a      	str	r2, [r3, #64]	@ 0x40
 800752c:	4b3a      	ldr	r3, [pc, #232]	@ (8007618 <HAL_UART_MspInit+0x148>)
 800752e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007530:	2380      	movs	r3, #128	@ 0x80
 8007532:	01db      	lsls	r3, r3, #7
 8007534:	4013      	ands	r3, r2
 8007536:	617b      	str	r3, [r7, #20]
 8007538:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800753a:	4b37      	ldr	r3, [pc, #220]	@ (8007618 <HAL_UART_MspInit+0x148>)
 800753c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800753e:	4b36      	ldr	r3, [pc, #216]	@ (8007618 <HAL_UART_MspInit+0x148>)
 8007540:	2104      	movs	r1, #4
 8007542:	430a      	orrs	r2, r1
 8007544:	635a      	str	r2, [r3, #52]	@ 0x34
 8007546:	4b34      	ldr	r3, [pc, #208]	@ (8007618 <HAL_UART_MspInit+0x148>)
 8007548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800754a:	2204      	movs	r2, #4
 800754c:	4013      	ands	r3, r2
 800754e:	613b      	str	r3, [r7, #16]
 8007550:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8007552:	2164      	movs	r1, #100	@ 0x64
 8007554:	187b      	adds	r3, r7, r1
 8007556:	2230      	movs	r2, #48	@ 0x30
 8007558:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800755a:	187b      	adds	r3, r7, r1
 800755c:	2202      	movs	r2, #2
 800755e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007560:	187b      	adds	r3, r7, r1
 8007562:	2200      	movs	r2, #0
 8007564:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007566:	187b      	adds	r3, r7, r1
 8007568:	2200      	movs	r2, #0
 800756a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800756c:	187b      	adds	r3, r7, r1
 800756e:	2201      	movs	r2, #1
 8007570:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007572:	187b      	adds	r3, r7, r1
 8007574:	4a29      	ldr	r2, [pc, #164]	@ (800761c <HAL_UART_MspInit+0x14c>)
 8007576:	0019      	movs	r1, r3
 8007578:	0010      	movs	r0, r2
 800757a:	f001 f86d 	bl	8008658 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800757e:	e044      	b.n	800760a <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART2)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a26      	ldr	r2, [pc, #152]	@ (8007620 <HAL_UART_MspInit+0x150>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d13f      	bne.n	800760a <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800758a:	2118      	movs	r1, #24
 800758c:	187b      	adds	r3, r7, r1
 800758e:	2202      	movs	r2, #2
 8007590:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8007592:	187b      	adds	r3, r7, r1
 8007594:	2200      	movs	r2, #0
 8007596:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007598:	187b      	adds	r3, r7, r1
 800759a:	0018      	movs	r0, r3
 800759c:	f002 fdd0 	bl	800a140 <HAL_RCCEx_PeriphCLKConfig>
 80075a0:	1e03      	subs	r3, r0, #0
 80075a2:	d001      	beq.n	80075a8 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 80075a4:	f7ff f9a8 	bl	80068f8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80075a8:	4b1b      	ldr	r3, [pc, #108]	@ (8007618 <HAL_UART_MspInit+0x148>)
 80075aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075ac:	4b1a      	ldr	r3, [pc, #104]	@ (8007618 <HAL_UART_MspInit+0x148>)
 80075ae:	2180      	movs	r1, #128	@ 0x80
 80075b0:	0289      	lsls	r1, r1, #10
 80075b2:	430a      	orrs	r2, r1
 80075b4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80075b6:	4b18      	ldr	r3, [pc, #96]	@ (8007618 <HAL_UART_MspInit+0x148>)
 80075b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075ba:	2380      	movs	r3, #128	@ 0x80
 80075bc:	029b      	lsls	r3, r3, #10
 80075be:	4013      	ands	r3, r2
 80075c0:	60fb      	str	r3, [r7, #12]
 80075c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80075c4:	4b14      	ldr	r3, [pc, #80]	@ (8007618 <HAL_UART_MspInit+0x148>)
 80075c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075c8:	4b13      	ldr	r3, [pc, #76]	@ (8007618 <HAL_UART_MspInit+0x148>)
 80075ca:	2101      	movs	r1, #1
 80075cc:	430a      	orrs	r2, r1
 80075ce:	635a      	str	r2, [r3, #52]	@ 0x34
 80075d0:	4b11      	ldr	r3, [pc, #68]	@ (8007618 <HAL_UART_MspInit+0x148>)
 80075d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075d4:	2201      	movs	r2, #1
 80075d6:	4013      	ands	r3, r2
 80075d8:	60bb      	str	r3, [r7, #8]
 80075da:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80075dc:	2164      	movs	r1, #100	@ 0x64
 80075de:	187b      	adds	r3, r7, r1
 80075e0:	220c      	movs	r2, #12
 80075e2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075e4:	187b      	adds	r3, r7, r1
 80075e6:	2202      	movs	r2, #2
 80075e8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075ea:	187b      	adds	r3, r7, r1
 80075ec:	2200      	movs	r2, #0
 80075ee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075f0:	187b      	adds	r3, r7, r1
 80075f2:	2200      	movs	r2, #0
 80075f4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80075f6:	187b      	adds	r3, r7, r1
 80075f8:	2201      	movs	r2, #1
 80075fa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80075fc:	187a      	adds	r2, r7, r1
 80075fe:	23a0      	movs	r3, #160	@ 0xa0
 8007600:	05db      	lsls	r3, r3, #23
 8007602:	0011      	movs	r1, r2
 8007604:	0018      	movs	r0, r3
 8007606:	f001 f827 	bl	8008658 <HAL_GPIO_Init>
}
 800760a:	46c0      	nop			@ (mov r8, r8)
 800760c:	46bd      	mov	sp, r7
 800760e:	b01f      	add	sp, #124	@ 0x7c
 8007610:	bd90      	pop	{r4, r7, pc}
 8007612:	46c0      	nop			@ (mov r8, r8)
 8007614:	40013800 	.word	0x40013800
 8007618:	40021000 	.word	0x40021000
 800761c:	50000800 	.word	0x50000800
 8007620:	40004400 	.word	0x40004400

08007624 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007628:	46c0      	nop			@ (mov r8, r8)
 800762a:	e7fd      	b.n	8007628 <NMI_Handler+0x4>

0800762c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	//drawString(0, 150, "ERROR", WHITE, BLACK, 10, 10);
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007630:	46c0      	nop			@ (mov r8, r8)
 8007632:	e7fd      	b.n	8007630 <HardFault_Handler+0x4>

08007634 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8007638:	46c0      	nop			@ (mov r8, r8)
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}

0800763e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800763e:	b580      	push	{r7, lr}
 8007640:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007642:	46c0      	nop			@ (mov r8, r8)
 8007644:	46bd      	mov	sp, r7
 8007646:	bd80      	pop	{r7, pc}

08007648 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800764c:	f000 fed0 	bl	80083f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007650:	46c0      	nop			@ (mov r8, r8)
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}
	...

08007658 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800765c:	4b05      	ldr	r3, [pc, #20]	@ (8007674 <RTC_TAMP_IRQHandler+0x1c>)
 800765e:	0018      	movs	r0, r3
 8007660:	f003 fb8c 	bl	800ad7c <HAL_RTC_AlarmIRQHandler>
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8007664:	4b03      	ldr	r3, [pc, #12]	@ (8007674 <RTC_TAMP_IRQHandler+0x1c>)
 8007666:	0018      	movs	r0, r3
 8007668:	f003 fd52 	bl	800b110 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 800766c:	46c0      	nop			@ (mov r8, r8)
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
 8007672:	46c0      	nop			@ (mov r8, r8)
 8007674:	20001c10 	.word	0x20001c10

08007678 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800767c:	2002      	movs	r0, #2
 800767e:	f001 f991 	bl	80089a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8007682:	46c0      	nop			@ (mov r8, r8)
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}

08007688 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800768c:	2004      	movs	r0, #4
 800768e:	f001 f989 	bl	80089a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8007692:	46c0      	nop			@ (mov r8, r8)
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}

08007698 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800769c:	2380      	movs	r3, #128	@ 0x80
 800769e:	011b      	lsls	r3, r3, #4
 80076a0:	0018      	movs	r0, r3
 80076a2:	f001 f97f 	bl	80089a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80076a6:	46c0      	nop			@ (mov r8, r8)
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}

080076ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	af00      	add	r7, sp, #0
  return 1;
 80076b0:	2301      	movs	r3, #1
}
 80076b2:	0018      	movs	r0, r3
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}

080076b8 <_kill>:

int _kill(int pid, int sig)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b082      	sub	sp, #8
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80076c2:	f007 f9b9 	bl	800ea38 <__errno>
 80076c6:	0003      	movs	r3, r0
 80076c8:	2216      	movs	r2, #22
 80076ca:	601a      	str	r2, [r3, #0]
  return -1;
 80076cc:	2301      	movs	r3, #1
 80076ce:	425b      	negs	r3, r3
}
 80076d0:	0018      	movs	r0, r3
 80076d2:	46bd      	mov	sp, r7
 80076d4:	b002      	add	sp, #8
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <_exit>:

void _exit (int status)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b082      	sub	sp, #8
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80076e0:	2301      	movs	r3, #1
 80076e2:	425a      	negs	r2, r3
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	0011      	movs	r1, r2
 80076e8:	0018      	movs	r0, r3
 80076ea:	f7ff ffe5 	bl	80076b8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80076ee:	46c0      	nop			@ (mov r8, r8)
 80076f0:	e7fd      	b.n	80076ee <_exit+0x16>

080076f2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80076f2:	b580      	push	{r7, lr}
 80076f4:	b086      	sub	sp, #24
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	60f8      	str	r0, [r7, #12]
 80076fa:	60b9      	str	r1, [r7, #8]
 80076fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80076fe:	2300      	movs	r3, #0
 8007700:	617b      	str	r3, [r7, #20]
 8007702:	e00a      	b.n	800771a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007704:	e000      	b.n	8007708 <_read+0x16>
 8007706:	bf00      	nop
 8007708:	0001      	movs	r1, r0
 800770a:	68bb      	ldr	r3, [r7, #8]
 800770c:	1c5a      	adds	r2, r3, #1
 800770e:	60ba      	str	r2, [r7, #8]
 8007710:	b2ca      	uxtb	r2, r1
 8007712:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	3301      	adds	r3, #1
 8007718:	617b      	str	r3, [r7, #20]
 800771a:	697a      	ldr	r2, [r7, #20]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	429a      	cmp	r2, r3
 8007720:	dbf0      	blt.n	8007704 <_read+0x12>
  }

  return len;
 8007722:	687b      	ldr	r3, [r7, #4]
}
 8007724:	0018      	movs	r0, r3
 8007726:	46bd      	mov	sp, r7
 8007728:	b006      	add	sp, #24
 800772a:	bd80      	pop	{r7, pc}

0800772c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b086      	sub	sp, #24
 8007730:	af00      	add	r7, sp, #0
 8007732:	60f8      	str	r0, [r7, #12]
 8007734:	60b9      	str	r1, [r7, #8]
 8007736:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007738:	2300      	movs	r3, #0
 800773a:	617b      	str	r3, [r7, #20]
 800773c:	e009      	b.n	8007752 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	1c5a      	adds	r2, r3, #1
 8007742:	60ba      	str	r2, [r7, #8]
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	0018      	movs	r0, r3
 8007748:	e000      	b.n	800774c <_write+0x20>
 800774a:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	3301      	adds	r3, #1
 8007750:	617b      	str	r3, [r7, #20]
 8007752:	697a      	ldr	r2, [r7, #20]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	429a      	cmp	r2, r3
 8007758:	dbf1      	blt.n	800773e <_write+0x12>
  }
  return len;
 800775a:	687b      	ldr	r3, [r7, #4]
}
 800775c:	0018      	movs	r0, r3
 800775e:	46bd      	mov	sp, r7
 8007760:	b006      	add	sp, #24
 8007762:	bd80      	pop	{r7, pc}

08007764 <_close>:

int _close(int file)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b082      	sub	sp, #8
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800776c:	2301      	movs	r3, #1
 800776e:	425b      	negs	r3, r3
}
 8007770:	0018      	movs	r0, r3
 8007772:	46bd      	mov	sp, r7
 8007774:	b002      	add	sp, #8
 8007776:	bd80      	pop	{r7, pc}

08007778 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b082      	sub	sp, #8
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
 8007780:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	2280      	movs	r2, #128	@ 0x80
 8007786:	0192      	lsls	r2, r2, #6
 8007788:	605a      	str	r2, [r3, #4]
  return 0;
 800778a:	2300      	movs	r3, #0
}
 800778c:	0018      	movs	r0, r3
 800778e:	46bd      	mov	sp, r7
 8007790:	b002      	add	sp, #8
 8007792:	bd80      	pop	{r7, pc}

08007794 <_isatty>:

int _isatty(int file)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b082      	sub	sp, #8
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800779c:	2301      	movs	r3, #1
}
 800779e:	0018      	movs	r0, r3
 80077a0:	46bd      	mov	sp, r7
 80077a2:	b002      	add	sp, #8
 80077a4:	bd80      	pop	{r7, pc}

080077a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80077a6:	b580      	push	{r7, lr}
 80077a8:	b084      	sub	sp, #16
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	60f8      	str	r0, [r7, #12]
 80077ae:	60b9      	str	r1, [r7, #8]
 80077b0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80077b2:	2300      	movs	r3, #0
}
 80077b4:	0018      	movs	r0, r3
 80077b6:	46bd      	mov	sp, r7
 80077b8:	b004      	add	sp, #16
 80077ba:	bd80      	pop	{r7, pc}

080077bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b086      	sub	sp, #24
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80077c4:	4a14      	ldr	r2, [pc, #80]	@ (8007818 <_sbrk+0x5c>)
 80077c6:	4b15      	ldr	r3, [pc, #84]	@ (800781c <_sbrk+0x60>)
 80077c8:	1ad3      	subs	r3, r2, r3
 80077ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80077d0:	4b13      	ldr	r3, [pc, #76]	@ (8007820 <_sbrk+0x64>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d102      	bne.n	80077de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80077d8:	4b11      	ldr	r3, [pc, #68]	@ (8007820 <_sbrk+0x64>)
 80077da:	4a12      	ldr	r2, [pc, #72]	@ (8007824 <_sbrk+0x68>)
 80077dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80077de:	4b10      	ldr	r3, [pc, #64]	@ (8007820 <_sbrk+0x64>)
 80077e0:	681a      	ldr	r2, [r3, #0]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	18d3      	adds	r3, r2, r3
 80077e6:	693a      	ldr	r2, [r7, #16]
 80077e8:	429a      	cmp	r2, r3
 80077ea:	d207      	bcs.n	80077fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80077ec:	f007 f924 	bl	800ea38 <__errno>
 80077f0:	0003      	movs	r3, r0
 80077f2:	220c      	movs	r2, #12
 80077f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80077f6:	2301      	movs	r3, #1
 80077f8:	425b      	negs	r3, r3
 80077fa:	e009      	b.n	8007810 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80077fc:	4b08      	ldr	r3, [pc, #32]	@ (8007820 <_sbrk+0x64>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007802:	4b07      	ldr	r3, [pc, #28]	@ (8007820 <_sbrk+0x64>)
 8007804:	681a      	ldr	r2, [r3, #0]
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	18d2      	adds	r2, r2, r3
 800780a:	4b05      	ldr	r3, [pc, #20]	@ (8007820 <_sbrk+0x64>)
 800780c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800780e:	68fb      	ldr	r3, [r7, #12]
}
 8007810:	0018      	movs	r0, r3
 8007812:	46bd      	mov	sp, r7
 8007814:	b006      	add	sp, #24
 8007816:	bd80      	pop	{r7, pc}
 8007818:	20024000 	.word	0x20024000
 800781c:	00000400 	.word	0x00000400
 8007820:	20001e14 	.word	0x20001e14
 8007824:	20001f68 	.word	0x20001f68

08007828 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800782c:	46c0      	nop			@ (mov r8, r8)
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}

08007832 <json_getValue>:
static inline char const* json_getValue( json_t const* property ) {
 8007832:	b580      	push	{r7, lr}
 8007834:	b082      	sub	sp, #8
 8007836:	af00      	add	r7, sp, #0
 8007838:	6078      	str	r0, [r7, #4]
    return property->u.value;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	689b      	ldr	r3, [r3, #8]
}
 800783e:	0018      	movs	r0, r3
 8007840:	46bd      	mov	sp, r7
 8007842:	b002      	add	sp, #8
 8007844:	bd80      	pop	{r7, pc}

08007846 <json_getType>:
static inline jsonType_t json_getType( json_t const* json ) {
 8007846:	b580      	push	{r7, lr}
 8007848:	b082      	sub	sp, #8
 800784a:	af00      	add	r7, sp, #0
 800784c:	6078      	str	r0, [r7, #4]
    return json->type;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	7c1b      	ldrb	r3, [r3, #16]
}
 8007852:	0018      	movs	r0, r3
 8007854:	46bd      	mov	sp, r7
 8007856:	b002      	add	sp, #8
 8007858:	bd80      	pop	{r7, pc}

0800785a <json_getProperty>:
    unsigned int nextFree;  /**< The index of the next free json property. */
    jsonPool_t pool;
} jsonStaticPool_t;

/* Search a property by its name in a JSON object. */
json_t const* json_getProperty( json_t const* obj, char const* property ) {
 800785a:	b580      	push	{r7, lr}
 800785c:	b084      	sub	sp, #16
 800785e:	af00      	add	r7, sp, #0
 8007860:	6078      	str	r0, [r7, #4]
 8007862:	6039      	str	r1, [r7, #0]
    json_t const* sibling;
    for( sibling = obj->u.c.child; sibling; sibling = sibling->sibling )
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	689b      	ldr	r3, [r3, #8]
 8007868:	60fb      	str	r3, [r7, #12]
 800786a:	e011      	b.n	8007890 <json_getProperty+0x36>
        if ( sibling->name && !strcmp( sibling->name, property ) )
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	685b      	ldr	r3, [r3, #4]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d00a      	beq.n	800788a <json_getProperty+0x30>
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	683a      	ldr	r2, [r7, #0]
 800787a:	0011      	movs	r1, r2
 800787c:	0018      	movs	r0, r3
 800787e:	f7f8 fc41 	bl	8000104 <strcmp>
 8007882:	1e03      	subs	r3, r0, #0
 8007884:	d101      	bne.n	800788a <json_getProperty+0x30>
            return sibling;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	e006      	b.n	8007898 <json_getProperty+0x3e>
    for( sibling = obj->u.c.child; sibling; sibling = sibling->sibling )
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	60fb      	str	r3, [r7, #12]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d1ea      	bne.n	800786c <json_getProperty+0x12>
    return 0;
 8007896:	2300      	movs	r3, #0
}
 8007898:	0018      	movs	r0, r3
 800789a:	46bd      	mov	sp, r7
 800789c:	b004      	add	sp, #16
 800789e:	bd80      	pop	{r7, pc}

080078a0 <json_getPropertyValue>:

/* Search a property by its name in a JSON object and return its value. */
char const* json_getPropertyValue( json_t const* obj, char const* property ) {
 80078a0:	b5b0      	push	{r4, r5, r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
 80078a8:	6039      	str	r1, [r7, #0]
	json_t const* field = json_getProperty( obj, property );
 80078aa:	683a      	ldr	r2, [r7, #0]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	0011      	movs	r1, r2
 80078b0:	0018      	movs	r0, r3
 80078b2:	f7ff ffd2 	bl	800785a <json_getProperty>
 80078b6:	0003      	movs	r3, r0
 80078b8:	60fb      	str	r3, [r7, #12]
	if ( !field ) return 0;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d101      	bne.n	80078c4 <json_getPropertyValue+0x24>
 80078c0:	2300      	movs	r3, #0
 80078c2:	e012      	b.n	80078ea <json_getPropertyValue+0x4a>
        jsonType_t type = json_getType( field );
 80078c4:	250b      	movs	r5, #11
 80078c6:	197c      	adds	r4, r7, r5
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	0018      	movs	r0, r3
 80078cc:	f7ff ffbb 	bl	8007846 <json_getType>
 80078d0:	0003      	movs	r3, r0
 80078d2:	7023      	strb	r3, [r4, #0]
        if ( JSON_ARRAY >= type ) return 0;
 80078d4:	197b      	adds	r3, r7, r5
 80078d6:	781b      	ldrb	r3, [r3, #0]
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d801      	bhi.n	80078e0 <json_getPropertyValue+0x40>
 80078dc:	2300      	movs	r3, #0
 80078de:	e004      	b.n	80078ea <json_getPropertyValue+0x4a>
	return json_getValue( field );
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	0018      	movs	r0, r3
 80078e4:	f7ff ffa5 	bl	8007832 <json_getValue>
 80078e8:	0003      	movs	r3, r0
}
 80078ea:	0018      	movs	r0, r3
 80078ec:	46bd      	mov	sp, r7
 80078ee:	b004      	add	sp, #16
 80078f0:	bdb0      	pop	{r4, r5, r7, pc}

080078f2 <json_createWithPool>:
static char* objValue( char* ptr, json_t* obj, jsonPool_t* pool );
static char* setToNull( char* ch );
static bool isEndOfPrimitive( char ch );

/* Parse a string to get a json. */
json_t const* json_createWithPool( char *str, jsonPool_t *pool ) {
 80078f2:	b580      	push	{r7, lr}
 80078f4:	b084      	sub	sp, #16
 80078f6:	af00      	add	r7, sp, #0
 80078f8:	6078      	str	r0, [r7, #4]
 80078fa:	6039      	str	r1, [r7, #0]
    char* ptr = goBlank( str );
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	0018      	movs	r0, r3
 8007900:	f000 fc66 	bl	80081d0 <goBlank>
 8007904:	0003      	movs	r3, r0
 8007906:	60fb      	str	r3, [r7, #12]
    if ( !ptr || (*ptr != '{' && *ptr != '[') ) return 0;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d007      	beq.n	800791e <json_createWithPool+0x2c>
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	781b      	ldrb	r3, [r3, #0]
 8007912:	2b7b      	cmp	r3, #123	@ 0x7b
 8007914:	d005      	beq.n	8007922 <json_createWithPool+0x30>
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	781b      	ldrb	r3, [r3, #0]
 800791a:	2b5b      	cmp	r3, #91	@ 0x5b
 800791c:	d001      	beq.n	8007922 <json_createWithPool+0x30>
 800791e:	2300      	movs	r3, #0
 8007920:	e01d      	b.n	800795e <json_createWithPool+0x6c>
    json_t* obj = pool->init( pool );
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	683a      	ldr	r2, [r7, #0]
 8007928:	0010      	movs	r0, r2
 800792a:	4798      	blx	r3
 800792c:	0003      	movs	r3, r0
 800792e:	60bb      	str	r3, [r7, #8]
    obj->name    = 0;
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	2200      	movs	r2, #0
 8007934:	605a      	str	r2, [r3, #4]
    obj->sibling = 0;
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	2200      	movs	r2, #0
 800793a:	601a      	str	r2, [r3, #0]
    obj->u.c.child = 0;
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	2200      	movs	r2, #0
 8007940:	609a      	str	r2, [r3, #8]
    ptr = objValue( ptr, obj, pool );
 8007942:	683a      	ldr	r2, [r7, #0]
 8007944:	68b9      	ldr	r1, [r7, #8]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	0018      	movs	r0, r3
 800794a:	f000 faeb 	bl	8007f24 <objValue>
 800794e:	0003      	movs	r3, r0
 8007950:	60fb      	str	r3, [r7, #12]
    if ( !ptr ) return 0;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d101      	bne.n	800795c <json_createWithPool+0x6a>
 8007958:	2300      	movs	r3, #0
 800795a:	e000      	b.n	800795e <json_createWithPool+0x6c>
    return obj;
 800795c:	68bb      	ldr	r3, [r7, #8]
}
 800795e:	0018      	movs	r0, r3
 8007960:	46bd      	mov	sp, r7
 8007962:	b004      	add	sp, #16
 8007964:	bd80      	pop	{r7, pc}
	...

08007968 <json_create>:

/* Parse a string to get a json. */
json_t const* json_create( char* str, json_t mem[], unsigned int qty ) {
 8007968:	b580      	push	{r7, lr}
 800796a:	b08a      	sub	sp, #40	@ 0x28
 800796c:	af00      	add	r7, sp, #0
 800796e:	60f8      	str	r0, [r7, #12]
 8007970:	60b9      	str	r1, [r7, #8]
 8007972:	607a      	str	r2, [r7, #4]
    jsonStaticPool_t spool;
    spool.mem = mem;
 8007974:	2114      	movs	r1, #20
 8007976:	187b      	adds	r3, r7, r1
 8007978:	68ba      	ldr	r2, [r7, #8]
 800797a:	601a      	str	r2, [r3, #0]
    spool.qty = qty;
 800797c:	187b      	adds	r3, r7, r1
 800797e:	687a      	ldr	r2, [r7, #4]
 8007980:	605a      	str	r2, [r3, #4]
    spool.pool.init = poolInit;
 8007982:	187b      	adds	r3, r7, r1
 8007984:	4a08      	ldr	r2, [pc, #32]	@ (80079a8 <json_create+0x40>)
 8007986:	60da      	str	r2, [r3, #12]
    spool.pool.alloc = poolAlloc;
 8007988:	187b      	adds	r3, r7, r1
 800798a:	4a08      	ldr	r2, [pc, #32]	@ (80079ac <json_create+0x44>)
 800798c:	611a      	str	r2, [r3, #16]
    return json_createWithPool( str, &spool.pool );
 800798e:	187b      	adds	r3, r7, r1
 8007990:	330c      	adds	r3, #12
 8007992:	001a      	movs	r2, r3
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	0011      	movs	r1, r2
 8007998:	0018      	movs	r0, r3
 800799a:	f7ff ffaa 	bl	80078f2 <json_createWithPool>
 800799e:	0003      	movs	r3, r0
}
 80079a0:	0018      	movs	r0, r3
 80079a2:	46bd      	mov	sp, r7
 80079a4:	b00a      	add	sp, #40	@ 0x28
 80079a6:	bd80      	pop	{r7, pc}
 80079a8:	080080f9 	.word	0x080080f9
 80079ac:	08008119 	.word	0x08008119

080079b0 <getEscape>:

/** Get a special character with its escape character. Examples:
  * 'b' -> '\\b', 'n' -> '\\n', 't' -> '\\t'
  * @param ch The escape character.
  * @retval  The character code. */
static char getEscape( char ch ) {
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b084      	sub	sp, #16
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	0002      	movs	r2, r0
 80079b8:	1dfb      	adds	r3, r7, #7
 80079ba:	701a      	strb	r2, [r3, #0]
        { '/',  '/'  }, { 'b',  '\b' },
        { 'f',  '\f' }, { 'n',  '\n' },
        { 'r',  '\r' }, { 't',  '\t' },
    };
    unsigned int i;
    for( i = 0; i < sizeof pair / sizeof *pair; ++i )
 80079bc:	2300      	movs	r3, #0
 80079be:	60fb      	str	r3, [r7, #12]
 80079c0:	e011      	b.n	80079e6 <getEscape+0x36>
        if ( pair[i].ch == ch )
 80079c2:	4b0d      	ldr	r3, [pc, #52]	@ (80079f8 <getEscape+0x48>)
 80079c4:	68fa      	ldr	r2, [r7, #12]
 80079c6:	0052      	lsls	r2, r2, #1
 80079c8:	5cd3      	ldrb	r3, [r2, r3]
 80079ca:	1dfa      	adds	r2, r7, #7
 80079cc:	7812      	ldrb	r2, [r2, #0]
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d106      	bne.n	80079e0 <getEscape+0x30>
            return pair[i].code;
 80079d2:	4a09      	ldr	r2, [pc, #36]	@ (80079f8 <getEscape+0x48>)
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	005b      	lsls	r3, r3, #1
 80079d8:	18d3      	adds	r3, r2, r3
 80079da:	3301      	adds	r3, #1
 80079dc:	781b      	ldrb	r3, [r3, #0]
 80079de:	e006      	b.n	80079ee <getEscape+0x3e>
    for( i = 0; i < sizeof pair / sizeof *pair; ++i )
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	3301      	adds	r3, #1
 80079e4:	60fb      	str	r3, [r7, #12]
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2b07      	cmp	r3, #7
 80079ea:	d9ea      	bls.n	80079c2 <getEscape+0x12>
    return '\0';
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	0018      	movs	r0, r3
 80079f0:	46bd      	mov	sp, r7
 80079f2:	b004      	add	sp, #16
 80079f4:	bd80      	pop	{r7, pc}
 80079f6:	46c0      	nop			@ (mov r8, r8)
 80079f8:	08011a7c 	.word	0x08011a7c

080079fc <getCharFromUnicode>:

/** Parse 4 characters.
  * @param str Pointer to  first digit.
  * @retval '?' If the four characters are hexadecimal digits.
  * @retval '\0' In other cases. */
static unsigned char getCharFromUnicode( unsigned char const* str ) {
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b084      	sub	sp, #16
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
    unsigned int i;
    for( i = 0; i < 4; ++i )
 8007a04:	2300      	movs	r3, #0
 8007a06:	60fb      	str	r3, [r7, #12]
 8007a08:	e010      	b.n	8007a2c <getCharFromUnicode+0x30>
        if ( !isxdigit( str[i] ) )
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	18d3      	adds	r3, r2, r3
 8007a10:	781b      	ldrb	r3, [r3, #0]
 8007a12:	1c5a      	adds	r2, r3, #1
 8007a14:	4b09      	ldr	r3, [pc, #36]	@ (8007a3c <getCharFromUnicode+0x40>)
 8007a16:	18d3      	adds	r3, r2, r3
 8007a18:	781b      	ldrb	r3, [r3, #0]
 8007a1a:	001a      	movs	r2, r3
 8007a1c:	2344      	movs	r3, #68	@ 0x44
 8007a1e:	4013      	ands	r3, r2
 8007a20:	d101      	bne.n	8007a26 <getCharFromUnicode+0x2a>
            return '\0';
 8007a22:	2300      	movs	r3, #0
 8007a24:	e006      	b.n	8007a34 <getCharFromUnicode+0x38>
    for( i = 0; i < 4; ++i )
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	3301      	adds	r3, #1
 8007a2a:	60fb      	str	r3, [r7, #12]
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2b03      	cmp	r3, #3
 8007a30:	d9eb      	bls.n	8007a0a <getCharFromUnicode+0xe>
    return '?';
 8007a32:	233f      	movs	r3, #63	@ 0x3f
}
 8007a34:	0018      	movs	r0, r3
 8007a36:	46bd      	mov	sp, r7
 8007a38:	b004      	add	sp, #16
 8007a3a:	bd80      	pop	{r7, pc}
 8007a3c:	08011cf0 	.word	0x08011cf0

08007a40 <parseString>:
/** Parse a string and replace the scape characters by their meaning characters.
  * This parser stops when finds the character '\"'. Then replaces '\"' by '\0'.
  * @param str Pointer to first character.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* parseString( char* str ) {
 8007a40:	b5b0      	push	{r4, r5, r7, lr}
 8007a42:	b086      	sub	sp, #24
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
    unsigned char* head = (unsigned char*)str;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	617b      	str	r3, [r7, #20]
    unsigned char* tail = (unsigned char*)str;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	613b      	str	r3, [r7, #16]
    for( ; *head; ++head, ++tail ) {
 8007a50:	e04f      	b.n	8007af2 <parseString+0xb2>
        if ( *head == '\"' ) {
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	781b      	ldrb	r3, [r3, #0]
 8007a56:	2b22      	cmp	r3, #34	@ 0x22
 8007a58:	d107      	bne.n	8007a6a <parseString+0x2a>
            *tail = '\0';
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	701a      	strb	r2, [r3, #0]
            return (char*)++head;
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	3301      	adds	r3, #1
 8007a64:	617b      	str	r3, [r7, #20]
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	e048      	b.n	8007afc <parseString+0xbc>
        }
        if ( *head == '\\' ) {
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	781b      	ldrb	r3, [r3, #0]
 8007a6e:	2b5c      	cmp	r3, #92	@ 0x5c
 8007a70:	d135      	bne.n	8007ade <parseString+0x9e>
            if ( *++head == 'u' ) {
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	3301      	adds	r3, #1
 8007a76:	617b      	str	r3, [r7, #20]
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	781b      	ldrb	r3, [r3, #0]
 8007a7c:	2b75      	cmp	r3, #117	@ 0x75
 8007a7e:	d119      	bne.n	8007ab4 <parseString+0x74>
                char const ch = getCharFromUnicode( ++head );
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	3301      	adds	r3, #1
 8007a84:	617b      	str	r3, [r7, #20]
 8007a86:	250e      	movs	r5, #14
 8007a88:	197c      	adds	r4, r7, r5
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	0018      	movs	r0, r3
 8007a8e:	f7ff ffb5 	bl	80079fc <getCharFromUnicode>
 8007a92:	0003      	movs	r3, r0
 8007a94:	7023      	strb	r3, [r4, #0]
                if ( ch == '\0' ) return 0;
 8007a96:	197b      	adds	r3, r7, r5
 8007a98:	781b      	ldrb	r3, [r3, #0]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d101      	bne.n	8007aa2 <parseString+0x62>
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	e02c      	b.n	8007afc <parseString+0xbc>
                *tail = ch;
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	220e      	movs	r2, #14
 8007aa6:	18ba      	adds	r2, r7, r2
 8007aa8:	7812      	ldrb	r2, [r2, #0]
 8007aaa:	701a      	strb	r2, [r3, #0]
                head += 3;
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	3303      	adds	r3, #3
 8007ab0:	617b      	str	r3, [r7, #20]
 8007ab2:	e018      	b.n	8007ae6 <parseString+0xa6>
            }
            else {
                char const esc = getEscape( *head );
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	781b      	ldrb	r3, [r3, #0]
 8007ab8:	250f      	movs	r5, #15
 8007aba:	197c      	adds	r4, r7, r5
 8007abc:	0018      	movs	r0, r3
 8007abe:	f7ff ff77 	bl	80079b0 <getEscape>
 8007ac2:	0003      	movs	r3, r0
 8007ac4:	7023      	strb	r3, [r4, #0]
                if ( esc == '\0' ) return 0;
 8007ac6:	197b      	adds	r3, r7, r5
 8007ac8:	781b      	ldrb	r3, [r3, #0]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d101      	bne.n	8007ad2 <parseString+0x92>
 8007ace:	2300      	movs	r3, #0
 8007ad0:	e014      	b.n	8007afc <parseString+0xbc>
                *tail = esc;
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	220f      	movs	r2, #15
 8007ad6:	18ba      	adds	r2, r7, r2
 8007ad8:	7812      	ldrb	r2, [r2, #0]
 8007ada:	701a      	strb	r2, [r3, #0]
 8007adc:	e003      	b.n	8007ae6 <parseString+0xa6>
            }
        }
        else *tail = *head;
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	781a      	ldrb	r2, [r3, #0]
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	701a      	strb	r2, [r3, #0]
    for( ; *head; ++head, ++tail ) {
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	3301      	adds	r3, #1
 8007aea:	617b      	str	r3, [r7, #20]
 8007aec:	693b      	ldr	r3, [r7, #16]
 8007aee:	3301      	adds	r3, #1
 8007af0:	613b      	str	r3, [r7, #16]
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	781b      	ldrb	r3, [r3, #0]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d1ab      	bne.n	8007a52 <parseString+0x12>
    }
    return 0;
 8007afa:	2300      	movs	r3, #0
}
 8007afc:	0018      	movs	r0, r3
 8007afe:	46bd      	mov	sp, r7
 8007b00:	b006      	add	sp, #24
 8007b02:	bdb0      	pop	{r4, r5, r7, pc}

08007b04 <propertyName>:
/** Parse a string to get the name of a property.
  * @param ptr Pointer to first character.
  * @param property The property to assign the name.
  * @retval Pointer to first of property value. If success.
  * @retval Null pointer if any error occur. */
static char* propertyName( char* ptr, json_t* property ) {
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b082      	sub	sp, #8
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
 8007b0c:	6039      	str	r1, [r7, #0]
    property->name = ++ptr;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	3301      	adds	r3, #1
 8007b12:	607b      	str	r3, [r7, #4]
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	605a      	str	r2, [r3, #4]
    ptr = parseString( ptr );
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	0018      	movs	r0, r3
 8007b1e:	f7ff ff8f 	bl	8007a40 <parseString>
 8007b22:	0003      	movs	r3, r0
 8007b24:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d101      	bne.n	8007b30 <propertyName+0x2c>
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	e017      	b.n	8007b60 <propertyName+0x5c>
    ptr = goBlank( ptr );
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	0018      	movs	r0, r3
 8007b34:	f000 fb4c 	bl	80081d0 <goBlank>
 8007b38:	0003      	movs	r3, r0
 8007b3a:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d101      	bne.n	8007b46 <propertyName+0x42>
 8007b42:	2300      	movs	r3, #0
 8007b44:	e00c      	b.n	8007b60 <propertyName+0x5c>
    if ( *ptr++ != ':' ) return 0;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	1c5a      	adds	r2, r3, #1
 8007b4a:	607a      	str	r2, [r7, #4]
 8007b4c:	781b      	ldrb	r3, [r3, #0]
 8007b4e:	2b3a      	cmp	r3, #58	@ 0x3a
 8007b50:	d001      	beq.n	8007b56 <propertyName+0x52>
 8007b52:	2300      	movs	r3, #0
 8007b54:	e004      	b.n	8007b60 <propertyName+0x5c>
    return goBlank( ptr );
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	0018      	movs	r0, r3
 8007b5a:	f000 fb39 	bl	80081d0 <goBlank>
 8007b5e:	0003      	movs	r3, r0
}
 8007b60:	0018      	movs	r0, r3
 8007b62:	46bd      	mov	sp, r7
 8007b64:	b002      	add	sp, #8
 8007b66:	bd80      	pop	{r7, pc}

08007b68 <textValue>:
/** Parse a string to get the value of a property when its type is JSON_TEXT.
  * @param ptr Pointer to first character ('\"').
  * @param property The property to assign the name.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* textValue( char* ptr, json_t* property ) {
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b082      	sub	sp, #8
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
 8007b70:	6039      	str	r1, [r7, #0]
    ++property->u.value;
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	1c5a      	adds	r2, r3, #1
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	609a      	str	r2, [r3, #8]
    ptr = parseString( ++ptr );
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	3301      	adds	r3, #1
 8007b80:	607b      	str	r3, [r7, #4]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	0018      	movs	r0, r3
 8007b86:	f7ff ff5b 	bl	8007a40 <parseString>
 8007b8a:	0003      	movs	r3, r0
 8007b8c:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d101      	bne.n	8007b98 <textValue+0x30>
 8007b94:	2300      	movs	r3, #0
 8007b96:	e003      	b.n	8007ba0 <textValue+0x38>
    property->type = JSON_TEXT;
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	2202      	movs	r2, #2
 8007b9c:	741a      	strb	r2, [r3, #16]
    return ptr;
 8007b9e:	687b      	ldr	r3, [r7, #4]
}
 8007ba0:	0018      	movs	r0, r3
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	b002      	add	sp, #8
 8007ba6:	bd80      	pop	{r7, pc}

08007ba8 <checkStr>:
/** Compare two strings until get the null character in the second one.
  * @param ptr sub string
  * @param str main string
  * @retval Pointer to next character.
  * @retval Null pointer if any error occur. */
static char* checkStr( char* ptr, char const* str ) {
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b082      	sub	sp, #8
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
    while( *str )
 8007bb2:	e00b      	b.n	8007bcc <checkStr+0x24>
        if ( *ptr++ != *str++ )
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	1c5a      	adds	r2, r3, #1
 8007bb8:	607a      	str	r2, [r7, #4]
 8007bba:	781a      	ldrb	r2, [r3, #0]
 8007bbc:	683b      	ldr	r3, [r7, #0]
 8007bbe:	1c59      	adds	r1, r3, #1
 8007bc0:	6039      	str	r1, [r7, #0]
 8007bc2:	781b      	ldrb	r3, [r3, #0]
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d001      	beq.n	8007bcc <checkStr+0x24>
            return 0;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	e004      	b.n	8007bd6 <checkStr+0x2e>
    while( *str )
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	781b      	ldrb	r3, [r3, #0]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d1ef      	bne.n	8007bb4 <checkStr+0xc>
    return ptr;
 8007bd4:	687b      	ldr	r3, [r7, #4]
}
 8007bd6:	0018      	movs	r0, r3
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	b002      	add	sp, #8
 8007bdc:	bd80      	pop	{r7, pc}

08007bde <primitiveValue>:
  * @param property Property handler to set the value and the type, (true, false or null).
  * @param value String with the primitive literal.
  * @param type The code of the type. ( JSON_BOOLEAN or JSON_NULL )
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* primitiveValue( char* ptr, json_t* property, char const* value, jsonType_t type ) {
 8007bde:	b580      	push	{r7, lr}
 8007be0:	b084      	sub	sp, #16
 8007be2:	af00      	add	r7, sp, #0
 8007be4:	60f8      	str	r0, [r7, #12]
 8007be6:	60b9      	str	r1, [r7, #8]
 8007be8:	607a      	str	r2, [r7, #4]
 8007bea:	001a      	movs	r2, r3
 8007bec:	1cfb      	adds	r3, r7, #3
 8007bee:	701a      	strb	r2, [r3, #0]
    ptr = checkStr( ptr, value );
 8007bf0:	687a      	ldr	r2, [r7, #4]
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	0011      	movs	r1, r2
 8007bf6:	0018      	movs	r0, r3
 8007bf8:	f7ff ffd6 	bl	8007ba8 <checkStr>
 8007bfc:	0003      	movs	r3, r0
 8007bfe:	60fb      	str	r3, [r7, #12]
    if ( !ptr || !isEndOfPrimitive( *ptr ) ) return 0;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00b      	beq.n	8007c1e <primitiveValue+0x40>
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	781b      	ldrb	r3, [r3, #0]
 8007c0a:	0018      	movs	r0, r3
 8007c0c:	f000 fb30 	bl	8008270 <isEndOfPrimitive>
 8007c10:	0003      	movs	r3, r0
 8007c12:	001a      	movs	r2, r3
 8007c14:	2301      	movs	r3, #1
 8007c16:	4053      	eors	r3, r2
 8007c18:	b2db      	uxtb	r3, r3
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d001      	beq.n	8007c22 <primitiveValue+0x44>
 8007c1e:	2300      	movs	r3, #0
 8007c20:	e00a      	b.n	8007c38 <primitiveValue+0x5a>
    ptr = setToNull( ptr );
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	0018      	movs	r0, r3
 8007c26:	f000 fb05 	bl	8008234 <setToNull>
 8007c2a:	0003      	movs	r3, r0
 8007c2c:	60fb      	str	r3, [r7, #12]
    property->type = type;
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	1cfa      	adds	r2, r7, #3
 8007c32:	7812      	ldrb	r2, [r2, #0]
 8007c34:	741a      	strb	r2, [r3, #16]
    return ptr;
 8007c36:	68fb      	ldr	r3, [r7, #12]
}
 8007c38:	0018      	movs	r0, r3
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	b004      	add	sp, #16
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <trueValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* trueValue( char* ptr, json_t* property ) {
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b082      	sub	sp, #8
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
 8007c48:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "true", JSON_BOOLEAN );
 8007c4a:	4a05      	ldr	r2, [pc, #20]	@ (8007c60 <trueValue+0x20>)
 8007c4c:	6839      	ldr	r1, [r7, #0]
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	2303      	movs	r3, #3
 8007c52:	f7ff ffc4 	bl	8007bde <primitiveValue>
 8007c56:	0003      	movs	r3, r0
}
 8007c58:	0018      	movs	r0, r3
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	b002      	add	sp, #8
 8007c5e:	bd80      	pop	{r7, pc}
 8007c60:	08011268 	.word	0x08011268

08007c64 <falseValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* falseValue( char* ptr, json_t* property ) {
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
 8007c6c:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "false", JSON_BOOLEAN );
 8007c6e:	4a05      	ldr	r2, [pc, #20]	@ (8007c84 <falseValue+0x20>)
 8007c70:	6839      	ldr	r1, [r7, #0]
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	2303      	movs	r3, #3
 8007c76:	f7ff ffb2 	bl	8007bde <primitiveValue>
 8007c7a:	0003      	movs	r3, r0
}
 8007c7c:	0018      	movs	r0, r3
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	b002      	add	sp, #8
 8007c82:	bd80      	pop	{r7, pc}
 8007c84:	08011270 	.word	0x08011270

08007c88 <nullValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* nullValue( char* ptr, json_t* property ) {
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b082      	sub	sp, #8
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "null", JSON_NULL );
 8007c92:	4a05      	ldr	r2, [pc, #20]	@ (8007ca8 <nullValue+0x20>)
 8007c94:	6839      	ldr	r1, [r7, #0]
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	2306      	movs	r3, #6
 8007c9a:	f7ff ffa0 	bl	8007bde <primitiveValue>
 8007c9e:	0003      	movs	r3, r0
}
 8007ca0:	0018      	movs	r0, r3
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	b002      	add	sp, #8
 8007ca6:	bd80      	pop	{r7, pc}
 8007ca8:	08011278 	.word	0x08011278

08007cac <expValue>:

/** Analyze the exponential part of a real number.
  * @param ptr Pointer to first character.
  * @retval Pointer to first non numerical after the string. If success.
  * @retval Null pointer if any error occur. */
static char* expValue( char* ptr ) {
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b082      	sub	sp, #8
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
    if ( *ptr == '-' || *ptr == '+' ) ++ptr;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	781b      	ldrb	r3, [r3, #0]
 8007cb8:	2b2d      	cmp	r3, #45	@ 0x2d
 8007cba:	d003      	beq.n	8007cc4 <expValue+0x18>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	2b2b      	cmp	r3, #43	@ 0x2b
 8007cc2:	d102      	bne.n	8007cca <expValue+0x1e>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	3301      	adds	r3, #1
 8007cc8:	607b      	str	r3, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	1c5a      	adds	r2, r3, #1
 8007cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8007d00 <expValue+0x54>)
 8007cd2:	18d3      	adds	r3, r2, r3
 8007cd4:	781b      	ldrb	r3, [r3, #0]
 8007cd6:	001a      	movs	r2, r3
 8007cd8:	2304      	movs	r3, #4
 8007cda:	4013      	ands	r3, r2
 8007cdc:	d101      	bne.n	8007ce2 <expValue+0x36>
 8007cde:	2300      	movs	r3, #0
 8007ce0:	e009      	b.n	8007cf6 <expValue+0x4a>
    ptr = goNum( ++ptr );
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	607b      	str	r3, [r7, #4]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	0018      	movs	r0, r3
 8007cec:	f000 fa82 	bl	80081f4 <goNum>
 8007cf0:	0003      	movs	r3, r0
 8007cf2:	607b      	str	r3, [r7, #4]
    return ptr;
 8007cf4:	687b      	ldr	r3, [r7, #4]
}
 8007cf6:	0018      	movs	r0, r3
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	b002      	add	sp, #8
 8007cfc:	bd80      	pop	{r7, pc}
 8007cfe:	46c0      	nop			@ (mov r8, r8)
 8007d00:	08011cf0 	.word	0x08011cf0

08007d04 <fraqValue>:

/** Analyze the decimal part of a real number.
  * @param ptr Pointer to first character.
  * @retval Pointer to first non numerical after the string. If success.
  * @retval Null pointer if any error occur. */
static char* fraqValue( char* ptr ) {
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b082      	sub	sp, #8
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	781b      	ldrb	r3, [r3, #0]
 8007d10:	1c5a      	adds	r2, r3, #1
 8007d12:	4b0e      	ldr	r3, [pc, #56]	@ (8007d4c <fraqValue+0x48>)
 8007d14:	18d3      	adds	r3, r2, r3
 8007d16:	781b      	ldrb	r3, [r3, #0]
 8007d18:	001a      	movs	r2, r3
 8007d1a:	2304      	movs	r3, #4
 8007d1c:	4013      	ands	r3, r2
 8007d1e:	d101      	bne.n	8007d24 <fraqValue+0x20>
 8007d20:	2300      	movs	r3, #0
 8007d22:	e00e      	b.n	8007d42 <fraqValue+0x3e>
    ptr = goNum( ++ptr );
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	3301      	adds	r3, #1
 8007d28:	607b      	str	r3, [r7, #4]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	0018      	movs	r0, r3
 8007d2e:	f000 fa61 	bl	80081f4 <goNum>
 8007d32:	0003      	movs	r3, r0
 8007d34:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d101      	bne.n	8007d40 <fraqValue+0x3c>
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	e000      	b.n	8007d42 <fraqValue+0x3e>
    return ptr;
 8007d40:	687b      	ldr	r3, [r7, #4]
}
 8007d42:	0018      	movs	r0, r3
 8007d44:	46bd      	mov	sp, r7
 8007d46:	b002      	add	sp, #8
 8007d48:	bd80      	pop	{r7, pc}
 8007d4a:	46c0      	nop			@ (mov r8, r8)
 8007d4c:	08011cf0 	.word	0x08011cf0

08007d50 <numValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type: JSON_REAL or JSON_INTEGER.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* numValue( char* ptr, json_t* property ) {
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b088      	sub	sp, #32
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	6039      	str	r1, [r7, #0]
    if ( *ptr == '-' ) ++ptr;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	781b      	ldrb	r3, [r3, #0]
 8007d5e:	2b2d      	cmp	r3, #45	@ 0x2d
 8007d60:	d102      	bne.n	8007d68 <numValue+0x18>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	3301      	adds	r3, #1
 8007d66:	607b      	str	r3, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	781b      	ldrb	r3, [r3, #0]
 8007d6c:	1c5a      	adds	r2, r3, #1
 8007d6e:	4b5b      	ldr	r3, [pc, #364]	@ (8007edc <numValue+0x18c>)
 8007d70:	18d3      	adds	r3, r2, r3
 8007d72:	781b      	ldrb	r3, [r3, #0]
 8007d74:	001a      	movs	r2, r3
 8007d76:	2304      	movs	r3, #4
 8007d78:	4013      	ands	r3, r2
 8007d7a:	d101      	bne.n	8007d80 <numValue+0x30>
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	e0a8      	b.n	8007ed2 <numValue+0x182>
    if ( *ptr != '0' ) {
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	781b      	ldrb	r3, [r3, #0]
 8007d84:	2b30      	cmp	r3, #48	@ 0x30
 8007d86:	d00a      	beq.n	8007d9e <numValue+0x4e>
        ptr = goNum( ptr );
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	0018      	movs	r0, r3
 8007d8c:	f000 fa32 	bl	80081f4 <goNum>
 8007d90:	0003      	movs	r3, r0
 8007d92:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d110      	bne.n	8007dbc <numValue+0x6c>
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	e099      	b.n	8007ed2 <numValue+0x182>
    }
    else if ( isdigit( (int)(*++ptr) ) ) return 0;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	3301      	adds	r3, #1
 8007da2:	607b      	str	r3, [r7, #4]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	781b      	ldrb	r3, [r3, #0]
 8007da8:	1c5a      	adds	r2, r3, #1
 8007daa:	4b4c      	ldr	r3, [pc, #304]	@ (8007edc <numValue+0x18c>)
 8007dac:	18d3      	adds	r3, r2, r3
 8007dae:	781b      	ldrb	r3, [r3, #0]
 8007db0:	001a      	movs	r2, r3
 8007db2:	2304      	movs	r3, #4
 8007db4:	4013      	ands	r3, r2
 8007db6:	d001      	beq.n	8007dbc <numValue+0x6c>
 8007db8:	2300      	movs	r3, #0
 8007dba:	e08a      	b.n	8007ed2 <numValue+0x182>
    property->type = JSON_INTEGER;
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	2204      	movs	r2, #4
 8007dc0:	741a      	strb	r2, [r3, #16]
    if ( *ptr == '.' ) {
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	781b      	ldrb	r3, [r3, #0]
 8007dc6:	2b2e      	cmp	r3, #46	@ 0x2e
 8007dc8:	d110      	bne.n	8007dec <numValue+0x9c>
        ptr = fraqValue( ++ptr );
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	3301      	adds	r3, #1
 8007dce:	607b      	str	r3, [r7, #4]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	0018      	movs	r0, r3
 8007dd4:	f7ff ff96 	bl	8007d04 <fraqValue>
 8007dd8:	0003      	movs	r3, r0
 8007dda:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d101      	bne.n	8007de6 <numValue+0x96>
 8007de2:	2300      	movs	r3, #0
 8007de4:	e075      	b.n	8007ed2 <numValue+0x182>
        property->type = JSON_REAL;
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	2205      	movs	r2, #5
 8007dea:	741a      	strb	r2, [r3, #16]
    }
    if ( *ptr == 'e' || *ptr == 'E' ) {
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	781b      	ldrb	r3, [r3, #0]
 8007df0:	2b65      	cmp	r3, #101	@ 0x65
 8007df2:	d003      	beq.n	8007dfc <numValue+0xac>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	781b      	ldrb	r3, [r3, #0]
 8007df8:	2b45      	cmp	r3, #69	@ 0x45
 8007dfa:	d110      	bne.n	8007e1e <numValue+0xce>
        ptr = expValue( ++ptr );
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	3301      	adds	r3, #1
 8007e00:	607b      	str	r3, [r7, #4]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	0018      	movs	r0, r3
 8007e06:	f7ff ff51 	bl	8007cac <expValue>
 8007e0a:	0003      	movs	r3, r0
 8007e0c:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d101      	bne.n	8007e18 <numValue+0xc8>
 8007e14:	2300      	movs	r3, #0
 8007e16:	e05c      	b.n	8007ed2 <numValue+0x182>
        property->type = JSON_REAL;
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	2205      	movs	r2, #5
 8007e1c:	741a      	strb	r2, [r3, #16]
    }
    if ( !isEndOfPrimitive( *ptr ) ) return 0;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	781b      	ldrb	r3, [r3, #0]
 8007e22:	0018      	movs	r0, r3
 8007e24:	f000 fa24 	bl	8008270 <isEndOfPrimitive>
 8007e28:	0003      	movs	r3, r0
 8007e2a:	001a      	movs	r2, r3
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	4053      	eors	r3, r2
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d001      	beq.n	8007e3a <numValue+0xea>
 8007e36:	2300      	movs	r3, #0
 8007e38:	e04b      	b.n	8007ed2 <numValue+0x182>
    if ( JSON_INTEGER == property->type ) {
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	7c1b      	ldrb	r3, [r3, #16]
 8007e3e:	2b04      	cmp	r3, #4
 8007e40:	d140      	bne.n	8007ec4 <numValue+0x174>
        char const* value = property->u.value;
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	689b      	ldr	r3, [r3, #8]
 8007e46:	61fb      	str	r3, [r7, #28]
        bool const negative = *value == '-';
 8007e48:	69fb      	ldr	r3, [r7, #28]
 8007e4a:	781a      	ldrb	r2, [r3, #0]
 8007e4c:	201b      	movs	r0, #27
 8007e4e:	183b      	adds	r3, r7, r0
 8007e50:	3a2d      	subs	r2, #45	@ 0x2d
 8007e52:	4251      	negs	r1, r2
 8007e54:	414a      	adcs	r2, r1
 8007e56:	701a      	strb	r2, [r3, #0]
        static char const min[] = "-9223372036854775808";
        static char const max[] = "9223372036854775807";
        unsigned int const maxdigits = ( negative? sizeof min: sizeof max ) - 1;
 8007e58:	183b      	adds	r3, r7, r0
 8007e5a:	781b      	ldrb	r3, [r3, #0]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d001      	beq.n	8007e64 <numValue+0x114>
 8007e60:	2314      	movs	r3, #20
 8007e62:	e000      	b.n	8007e66 <numValue+0x116>
 8007e64:	2313      	movs	r3, #19
 8007e66:	617b      	str	r3, [r7, #20]
        unsigned int const len = ( unsigned int const ) ( ptr - value );
 8007e68:	687a      	ldr	r2, [r7, #4]
 8007e6a:	69fb      	ldr	r3, [r7, #28]
 8007e6c:	1ad3      	subs	r3, r2, r3
 8007e6e:	613b      	str	r3, [r7, #16]
        if ( len > maxdigits ) return 0;
 8007e70:	693a      	ldr	r2, [r7, #16]
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	429a      	cmp	r2, r3
 8007e76:	d901      	bls.n	8007e7c <numValue+0x12c>
 8007e78:	2300      	movs	r3, #0
 8007e7a:	e02a      	b.n	8007ed2 <numValue+0x182>
        if ( len == maxdigits ) {
 8007e7c:	693a      	ldr	r2, [r7, #16]
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d11f      	bne.n	8007ec4 <numValue+0x174>
            char const tmp = *ptr;
 8007e84:	230f      	movs	r3, #15
 8007e86:	18fb      	adds	r3, r7, r3
 8007e88:	687a      	ldr	r2, [r7, #4]
 8007e8a:	7812      	ldrb	r2, [r2, #0]
 8007e8c:	701a      	strb	r2, [r3, #0]
            *ptr = '\0';
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2200      	movs	r2, #0
 8007e92:	701a      	strb	r2, [r3, #0]
            char const* const threshold = negative ? min: max;
 8007e94:	231b      	movs	r3, #27
 8007e96:	18fb      	adds	r3, r7, r3
 8007e98:	781b      	ldrb	r3, [r3, #0]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d001      	beq.n	8007ea2 <numValue+0x152>
 8007e9e:	4b10      	ldr	r3, [pc, #64]	@ (8007ee0 <numValue+0x190>)
 8007ea0:	e000      	b.n	8007ea4 <numValue+0x154>
 8007ea2:	4b10      	ldr	r3, [pc, #64]	@ (8007ee4 <numValue+0x194>)
 8007ea4:	60bb      	str	r3, [r7, #8]
            if ( 0 > strcmp( threshold, value ) ) return 0;
 8007ea6:	69fa      	ldr	r2, [r7, #28]
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	0011      	movs	r1, r2
 8007eac:	0018      	movs	r0, r3
 8007eae:	f7f8 f929 	bl	8000104 <strcmp>
 8007eb2:	1e03      	subs	r3, r0, #0
 8007eb4:	da01      	bge.n	8007eba <numValue+0x16a>
 8007eb6:	2300      	movs	r3, #0
 8007eb8:	e00b      	b.n	8007ed2 <numValue+0x182>
            *ptr = tmp;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	220f      	movs	r2, #15
 8007ebe:	18ba      	adds	r2, r7, r2
 8007ec0:	7812      	ldrb	r2, [r2, #0]
 8007ec2:	701a      	strb	r2, [r3, #0]
        }
    }
    ptr = setToNull( ptr );
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	0018      	movs	r0, r3
 8007ec8:	f000 f9b4 	bl	8008234 <setToNull>
 8007ecc:	0003      	movs	r3, r0
 8007ece:	607b      	str	r3, [r7, #4]
    return ptr;
 8007ed0:	687b      	ldr	r3, [r7, #4]
}
 8007ed2:	0018      	movs	r0, r3
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	b008      	add	sp, #32
 8007ed8:	bd80      	pop	{r7, pc}
 8007eda:	46c0      	nop			@ (mov r8, r8)
 8007edc:	08011cf0 	.word	0x08011cf0
 8007ee0:	08011a8c 	.word	0x08011a8c
 8007ee4:	08011aa4 	.word	0x08011aa4

08007ee8 <add>:

/** Add a property to a JSON object or array.
  * @param obj The handler of the JSON object or array.
  * @param property The handler of the property to be added. */
static void add( json_t* obj, json_t* property ) {
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b082      	sub	sp, #8
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	6039      	str	r1, [r7, #0]
    property->sibling = 0;
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	601a      	str	r2, [r3, #0]
    if ( !obj->u.c.child ){
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	689b      	ldr	r3, [r3, #8]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d106      	bne.n	8007f0e <add+0x26>
	    obj->u.c.child = property;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	683a      	ldr	r2, [r7, #0]
 8007f04:	609a      	str	r2, [r3, #8]
	    obj->u.c.last_child = property;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	683a      	ldr	r2, [r7, #0]
 8007f0a:	60da      	str	r2, [r3, #12]
    } else {
	    obj->u.c.last_child->sibling = property;
	    obj->u.c.last_child = property;
    }
}
 8007f0c:	e006      	b.n	8007f1c <add+0x34>
	    obj->u.c.last_child->sibling = property;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	68db      	ldr	r3, [r3, #12]
 8007f12:	683a      	ldr	r2, [r7, #0]
 8007f14:	601a      	str	r2, [r3, #0]
	    obj->u.c.last_child = property;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	683a      	ldr	r2, [r7, #0]
 8007f1a:	60da      	str	r2, [r3, #12]
}
 8007f1c:	46c0      	nop			@ (mov r8, r8)
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	b002      	add	sp, #8
 8007f22:	bd80      	pop	{r7, pc}

08007f24 <objValue>:
  * @param ptr Pointer to first character.
  * @param obj The handler of the JSON root object or array.
  * @param pool The handler of a json pool for creating json instances.
  * @retval Pointer to first character after the value. If success.
  * @retval Null pointer if any error occur. */
static char* objValue( char* ptr, json_t* obj, jsonPool_t* pool ) {
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b088      	sub	sp, #32
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	60f8      	str	r0, [r7, #12]
 8007f2c:	60b9      	str	r1, [r7, #8]
 8007f2e:	607a      	str	r2, [r7, #4]
    obj->type    = *ptr == '{' ? JSON_OBJ : JSON_ARRAY;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	781b      	ldrb	r3, [r3, #0]
 8007f34:	3b7b      	subs	r3, #123	@ 0x7b
 8007f36:	1e5a      	subs	r2, r3, #1
 8007f38:	4193      	sbcs	r3, r2
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	001a      	movs	r2, r3
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	741a      	strb	r2, [r3, #16]
    obj->u.c.child = 0;
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	2200      	movs	r2, #0
 8007f46:	609a      	str	r2, [r3, #8]
    obj->sibling = 0;
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	601a      	str	r2, [r3, #0]
    ptr++;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	3301      	adds	r3, #1
 8007f52:	60fb      	str	r3, [r7, #12]
    for(;;) {
        ptr = goBlank( ptr );
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	0018      	movs	r0, r3
 8007f58:	f000 f93a 	bl	80081d0 <goBlank>
 8007f5c:	0003      	movs	r3, r0
 8007f5e:	60fb      	str	r3, [r7, #12]
        if ( !ptr ) return 0;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d101      	bne.n	8007f6a <objValue+0x46>
 8007f66:	2300      	movs	r3, #0
 8007f68:	e0c0      	b.n	80080ec <objValue+0x1c8>
        if ( *ptr == ',' ) {
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	781b      	ldrb	r3, [r3, #0]
 8007f6e:	2b2c      	cmp	r3, #44	@ 0x2c
 8007f70:	d103      	bne.n	8007f7a <objValue+0x56>
            ++ptr;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	3301      	adds	r3, #1
 8007f76:	60fb      	str	r3, [r7, #12]
            continue;
 8007f78:	e0b7      	b.n	80080ea <objValue+0x1c6>
        }
        char const endchar = ( obj->type == JSON_OBJ )? '}': ']';
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	7c1b      	ldrb	r3, [r3, #16]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d101      	bne.n	8007f86 <objValue+0x62>
 8007f82:	227d      	movs	r2, #125	@ 0x7d
 8007f84:	e000      	b.n	8007f88 <objValue+0x64>
 8007f86:	225d      	movs	r2, #93	@ 0x5d
 8007f88:	211f      	movs	r1, #31
 8007f8a:	187b      	adds	r3, r7, r1
 8007f8c:	701a      	strb	r2, [r3, #0]
        if ( *ptr == endchar ) {
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	187a      	adds	r2, r7, r1
 8007f94:	7812      	ldrb	r2, [r2, #0]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d116      	bne.n	8007fc8 <objValue+0xa4>
            *ptr = '\0';
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	701a      	strb	r2, [r3, #0]
            json_t* parentObj = obj->sibling;
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	617b      	str	r3, [r7, #20]
            if ( !parentObj ) return ++ptr;
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d104      	bne.n	8007fb6 <objValue+0x92>
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	3301      	adds	r3, #1
 8007fb0:	60fb      	str	r3, [r7, #12]
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	e09a      	b.n	80080ec <objValue+0x1c8>
            obj->sibling = 0;
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	601a      	str	r2, [r3, #0]
            obj = parentObj;
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	60bb      	str	r3, [r7, #8]
            ++ptr;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	3301      	adds	r3, #1
 8007fc4:	60fb      	str	r3, [r7, #12]
            continue;
 8007fc6:	e090      	b.n	80080ea <objValue+0x1c6>
        }
        json_t* property = pool->alloc( pool );
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	687a      	ldr	r2, [r7, #4]
 8007fce:	0010      	movs	r0, r2
 8007fd0:	4798      	blx	r3
 8007fd2:	0003      	movs	r3, r0
 8007fd4:	61bb      	str	r3, [r7, #24]
        if ( !property ) return 0;
 8007fd6:	69bb      	ldr	r3, [r7, #24]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d101      	bne.n	8007fe0 <objValue+0xbc>
 8007fdc:	2300      	movs	r3, #0
 8007fde:	e085      	b.n	80080ec <objValue+0x1c8>
        if( obj->type != JSON_ARRAY ) {
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	7c1b      	ldrb	r3, [r3, #16]
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d012      	beq.n	800800e <objValue+0xea>
            if ( *ptr != '\"' ) return 0;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	2b22      	cmp	r3, #34	@ 0x22
 8007fee:	d001      	beq.n	8007ff4 <objValue+0xd0>
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	e07b      	b.n	80080ec <objValue+0x1c8>
            ptr = propertyName( ptr, property );
 8007ff4:	69ba      	ldr	r2, [r7, #24]
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	0011      	movs	r1, r2
 8007ffa:	0018      	movs	r0, r3
 8007ffc:	f7ff fd82 	bl	8007b04 <propertyName>
 8008000:	0003      	movs	r3, r0
 8008002:	60fb      	str	r3, [r7, #12]
            if ( !ptr ) return 0;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d104      	bne.n	8008014 <objValue+0xf0>
 800800a:	2300      	movs	r3, #0
 800800c:	e06e      	b.n	80080ec <objValue+0x1c8>
        }
        else property->name = 0;
 800800e:	69bb      	ldr	r3, [r7, #24]
 8008010:	2200      	movs	r2, #0
 8008012:	605a      	str	r2, [r3, #4]
        add( obj, property );
 8008014:	69ba      	ldr	r2, [r7, #24]
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	0011      	movs	r1, r2
 800801a:	0018      	movs	r0, r3
 800801c:	f7ff ff64 	bl	8007ee8 <add>
        property->u.value = ptr;
 8008020:	69bb      	ldr	r3, [r7, #24]
 8008022:	68fa      	ldr	r2, [r7, #12]
 8008024:	609a      	str	r2, [r3, #8]
        switch( *ptr ) {
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	781b      	ldrb	r3, [r3, #0]
 800802a:	2b22      	cmp	r3, #34	@ 0x22
 800802c:	d02a      	beq.n	8008084 <objValue+0x160>
 800802e:	db4d      	blt.n	80080cc <objValue+0x1a8>
 8008030:	2b7b      	cmp	r3, #123	@ 0x7b
 8008032:	dc4b      	bgt.n	80080cc <objValue+0x1a8>
 8008034:	2b5b      	cmp	r3, #91	@ 0x5b
 8008036:	db49      	blt.n	80080cc <objValue+0x1a8>
 8008038:	3b5b      	subs	r3, #91	@ 0x5b
 800803a:	2b20      	cmp	r3, #32
 800803c:	d846      	bhi.n	80080cc <objValue+0x1a8>
 800803e:	009a      	lsls	r2, r3, #2
 8008040:	4b2c      	ldr	r3, [pc, #176]	@ (80080f4 <objValue+0x1d0>)
 8008042:	18d3      	adds	r3, r2, r3
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	469f      	mov	pc, r3
            case '{':
                property->type    = JSON_OBJ;
 8008048:	69bb      	ldr	r3, [r7, #24]
 800804a:	2200      	movs	r2, #0
 800804c:	741a      	strb	r2, [r3, #16]
                property->u.c.child = 0;
 800804e:	69bb      	ldr	r3, [r7, #24]
 8008050:	2200      	movs	r2, #0
 8008052:	609a      	str	r2, [r3, #8]
                property->sibling = obj;
 8008054:	69bb      	ldr	r3, [r7, #24]
 8008056:	68ba      	ldr	r2, [r7, #8]
 8008058:	601a      	str	r2, [r3, #0]
                obj = property;
 800805a:	69bb      	ldr	r3, [r7, #24]
 800805c:	60bb      	str	r3, [r7, #8]
                ++ptr;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	3301      	adds	r3, #1
 8008062:	60fb      	str	r3, [r7, #12]
                break;
 8008064:	e03b      	b.n	80080de <objValue+0x1ba>
            case '[':
                property->type    = JSON_ARRAY;
 8008066:	69bb      	ldr	r3, [r7, #24]
 8008068:	2201      	movs	r2, #1
 800806a:	741a      	strb	r2, [r3, #16]
                property->u.c.child = 0;
 800806c:	69bb      	ldr	r3, [r7, #24]
 800806e:	2200      	movs	r2, #0
 8008070:	609a      	str	r2, [r3, #8]
                property->sibling = obj;
 8008072:	69bb      	ldr	r3, [r7, #24]
 8008074:	68ba      	ldr	r2, [r7, #8]
 8008076:	601a      	str	r2, [r3, #0]
                obj = property;
 8008078:	69bb      	ldr	r3, [r7, #24]
 800807a:	60bb      	str	r3, [r7, #8]
                ++ptr;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	3301      	adds	r3, #1
 8008080:	60fb      	str	r3, [r7, #12]
                break;
 8008082:	e02c      	b.n	80080de <objValue+0x1ba>
            case '\"': ptr = textValue( ptr, property );  break;
 8008084:	69ba      	ldr	r2, [r7, #24]
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	0011      	movs	r1, r2
 800808a:	0018      	movs	r0, r3
 800808c:	f7ff fd6c 	bl	8007b68 <textValue>
 8008090:	0003      	movs	r3, r0
 8008092:	60fb      	str	r3, [r7, #12]
 8008094:	e023      	b.n	80080de <objValue+0x1ba>
            case 't':  ptr = trueValue( ptr, property );  break;
 8008096:	69ba      	ldr	r2, [r7, #24]
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	0011      	movs	r1, r2
 800809c:	0018      	movs	r0, r3
 800809e:	f7ff fdcf 	bl	8007c40 <trueValue>
 80080a2:	0003      	movs	r3, r0
 80080a4:	60fb      	str	r3, [r7, #12]
 80080a6:	e01a      	b.n	80080de <objValue+0x1ba>
            case 'f':  ptr = falseValue( ptr, property ); break;
 80080a8:	69ba      	ldr	r2, [r7, #24]
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	0011      	movs	r1, r2
 80080ae:	0018      	movs	r0, r3
 80080b0:	f7ff fdd8 	bl	8007c64 <falseValue>
 80080b4:	0003      	movs	r3, r0
 80080b6:	60fb      	str	r3, [r7, #12]
 80080b8:	e011      	b.n	80080de <objValue+0x1ba>
            case 'n':  ptr = nullValue( ptr, property );  break;
 80080ba:	69ba      	ldr	r2, [r7, #24]
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	0011      	movs	r1, r2
 80080c0:	0018      	movs	r0, r3
 80080c2:	f7ff fde1 	bl	8007c88 <nullValue>
 80080c6:	0003      	movs	r3, r0
 80080c8:	60fb      	str	r3, [r7, #12]
 80080ca:	e008      	b.n	80080de <objValue+0x1ba>
            default:   ptr = numValue( ptr, property );   break;
 80080cc:	69ba      	ldr	r2, [r7, #24]
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	0011      	movs	r1, r2
 80080d2:	0018      	movs	r0, r3
 80080d4:	f7ff fe3c 	bl	8007d50 <numValue>
 80080d8:	0003      	movs	r3, r0
 80080da:	60fb      	str	r3, [r7, #12]
 80080dc:	46c0      	nop			@ (mov r8, r8)
        }
        if ( !ptr ) return 0;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d000      	beq.n	80080e6 <objValue+0x1c2>
 80080e4:	e736      	b.n	8007f54 <objValue+0x30>
 80080e6:	2300      	movs	r3, #0
 80080e8:	e000      	b.n	80080ec <objValue+0x1c8>
    for(;;) {
 80080ea:	e733      	b.n	8007f54 <objValue+0x30>
    }
}
 80080ec:	0018      	movs	r0, r3
 80080ee:	46bd      	mov	sp, r7
 80080f0:	b008      	add	sp, #32
 80080f2:	bd80      	pop	{r7, pc}
 80080f4:	080119f8 	.word	0x080119f8

080080f8 <poolInit>:

/** Initialize a json pool.
  * @param pool The handler of the pool.
  * @return a instance of a json. */
static json_t* poolInit( jsonPool_t* pool ) {
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b084      	sub	sp, #16
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
    jsonStaticPool_t *spool = json_containerOf( pool, jsonStaticPool_t, pool );
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	3b0c      	subs	r3, #12
 8008104:	60fb      	str	r3, [r7, #12]
    spool->nextFree = 1;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2201      	movs	r2, #1
 800810a:	609a      	str	r2, [r3, #8]
    return spool->mem;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
}
 8008110:	0018      	movs	r0, r3
 8008112:	46bd      	mov	sp, r7
 8008114:	b004      	add	sp, #16
 8008116:	bd80      	pop	{r7, pc}

08008118 <poolAlloc>:

/** Create an instance of a json from a pool.
  * @param pool The handler of the pool.
  * @retval The handler of the new instance if success.
  * @retval Null pointer if the pool was empty. */
static json_t* poolAlloc( jsonPool_t* pool ) {
 8008118:	b580      	push	{r7, lr}
 800811a:	b084      	sub	sp, #16
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
    jsonStaticPool_t *spool = json_containerOf( pool, jsonStaticPool_t, pool );
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	3b0c      	subs	r3, #12
 8008124:	60fb      	str	r3, [r7, #12]
    if ( spool->nextFree >= spool->qty ) return 0;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	689a      	ldr	r2, [r3, #8]
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	429a      	cmp	r2, r3
 8008130:	d301      	bcc.n	8008136 <poolAlloc+0x1e>
 8008132:	2300      	movs	r3, #0
 8008134:	e00b      	b.n	800814e <poolAlloc+0x36>
    return spool->mem + spool->nextFree++;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	6819      	ldr	r1, [r3, #0]
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	689a      	ldr	r2, [r3, #8]
 800813e:	1c50      	adds	r0, r2, #1
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	6098      	str	r0, [r3, #8]
 8008144:	0013      	movs	r3, r2
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	189b      	adds	r3, r3, r2
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	18cb      	adds	r3, r1, r3
}
 800814e:	0018      	movs	r0, r3
 8008150:	46bd      	mov	sp, r7
 8008152:	b004      	add	sp, #16
 8008154:	bd80      	pop	{r7, pc}

08008156 <isOneOfThem>:

/** Checks whether an character belongs to set.
  * @param ch Character value to be checked.
  * @param set Set of characters. It is just a null-terminated string.
  * @return true or false there is membership or not. */
static bool isOneOfThem( char ch, char const* set ) {
 8008156:	b580      	push	{r7, lr}
 8008158:	b082      	sub	sp, #8
 800815a:	af00      	add	r7, sp, #0
 800815c:	0002      	movs	r2, r0
 800815e:	6039      	str	r1, [r7, #0]
 8008160:	1dfb      	adds	r3, r7, #7
 8008162:	701a      	strb	r2, [r3, #0]
    while( *set != '\0' )
 8008164:	e009      	b.n	800817a <isOneOfThem+0x24>
        if ( ch == *set++ )
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	1c5a      	adds	r2, r3, #1
 800816a:	603a      	str	r2, [r7, #0]
 800816c:	781b      	ldrb	r3, [r3, #0]
 800816e:	1dfa      	adds	r2, r7, #7
 8008170:	7812      	ldrb	r2, [r2, #0]
 8008172:	429a      	cmp	r2, r3
 8008174:	d101      	bne.n	800817a <isOneOfThem+0x24>
            return true;
 8008176:	2301      	movs	r3, #1
 8008178:	e004      	b.n	8008184 <isOneOfThem+0x2e>
    while( *set != '\0' )
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	781b      	ldrb	r3, [r3, #0]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d1f1      	bne.n	8008166 <isOneOfThem+0x10>
    return false;
 8008182:	2300      	movs	r3, #0
}
 8008184:	0018      	movs	r0, r3
 8008186:	46bd      	mov	sp, r7
 8008188:	b002      	add	sp, #8
 800818a:	bd80      	pop	{r7, pc}

0800818c <goWhile>:

/** Increases a pointer while it points to a character that belongs to a set.
  * @param str The initial pointer value.
  * @param set Set of characters. It is just a null-terminated string.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goWhile( char* str, char const* set ) {
 800818c:	b580      	push	{r7, lr}
 800818e:	b082      	sub	sp, #8
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
 8008194:	6039      	str	r1, [r7, #0]
    for(; *str != '\0'; ++str ) {
 8008196:	e012      	b.n	80081be <goWhile+0x32>
        if ( !isOneOfThem( *str, set ) )
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	781b      	ldrb	r3, [r3, #0]
 800819c:	683a      	ldr	r2, [r7, #0]
 800819e:	0011      	movs	r1, r2
 80081a0:	0018      	movs	r0, r3
 80081a2:	f7ff ffd8 	bl	8008156 <isOneOfThem>
 80081a6:	0003      	movs	r3, r0
 80081a8:	001a      	movs	r2, r3
 80081aa:	2301      	movs	r3, #1
 80081ac:	4053      	eors	r3, r2
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d001      	beq.n	80081b8 <goWhile+0x2c>
            return str;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	e007      	b.n	80081c8 <goWhile+0x3c>
    for(; *str != '\0'; ++str ) {
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	3301      	adds	r3, #1
 80081bc:	607b      	str	r3, [r7, #4]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d1e8      	bne.n	8008198 <goWhile+0xc>
    }
    return 0;
 80081c6:	2300      	movs	r3, #0
}
 80081c8:	0018      	movs	r0, r3
 80081ca:	46bd      	mov	sp, r7
 80081cc:	b002      	add	sp, #8
 80081ce:	bd80      	pop	{r7, pc}

080081d0 <goBlank>:
static char const* const blank = " \n\r\t\f";

/** Increases a pointer while it points to a white space character.
  * @param str The initial pointer value.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goBlank( char* str ) {
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b082      	sub	sp, #8
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
    return goWhile( str, blank );
 80081d8:	4a05      	ldr	r2, [pc, #20]	@ (80081f0 <goBlank+0x20>)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	0011      	movs	r1, r2
 80081de:	0018      	movs	r0, r3
 80081e0:	f7ff ffd4 	bl	800818c <goWhile>
 80081e4:	0003      	movs	r3, r0
}
 80081e6:	0018      	movs	r0, r3
 80081e8:	46bd      	mov	sp, r7
 80081ea:	b002      	add	sp, #8
 80081ec:	bd80      	pop	{r7, pc}
 80081ee:	46c0      	nop			@ (mov r8, r8)
 80081f0:	08011280 	.word	0x08011280

080081f4 <goNum>:

/** Increases a pointer while it points to a decimal digit character.
  * @param str The initial pointer value.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goNum( char* str ) {
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b082      	sub	sp, #8
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
    for( ; *str != '\0'; ++str ) {
 80081fc:	e00e      	b.n	800821c <goNum+0x28>
        if ( !isdigit( (int)(*str) ) )
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	781b      	ldrb	r3, [r3, #0]
 8008202:	1c5a      	adds	r2, r3, #1
 8008204:	4b0a      	ldr	r3, [pc, #40]	@ (8008230 <goNum+0x3c>)
 8008206:	18d3      	adds	r3, r2, r3
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	001a      	movs	r2, r3
 800820c:	2304      	movs	r3, #4
 800820e:	4013      	ands	r3, r2
 8008210:	d101      	bne.n	8008216 <goNum+0x22>
            return str;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	e007      	b.n	8008226 <goNum+0x32>
    for( ; *str != '\0'; ++str ) {
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	3301      	adds	r3, #1
 800821a:	607b      	str	r3, [r7, #4]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	781b      	ldrb	r3, [r3, #0]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d1ec      	bne.n	80081fe <goNum+0xa>
    }
    return 0;
 8008224:	2300      	movs	r3, #0
}
 8008226:	0018      	movs	r0, r3
 8008228:	46bd      	mov	sp, r7
 800822a:	b002      	add	sp, #8
 800822c:	bd80      	pop	{r7, pc}
 800822e:	46c0      	nop			@ (mov r8, r8)
 8008230:	08011cf0 	.word	0x08011cf0

08008234 <setToNull>:
static char const* const endofblock = "}]";

/** Set a char to '\0' and increase its pointer if the char is different to '}' or ']'.
  * @param ch Pointer to character.
  * @return  Final value pointer. */
static char* setToNull( char* ch ) {
 8008234:	b580      	push	{r7, lr}
 8008236:	b082      	sub	sp, #8
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
    if ( !isOneOfThem( *ch, endofblock ) ) *ch++ = '\0';
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	781b      	ldrb	r3, [r3, #0]
 8008240:	4a0a      	ldr	r2, [pc, #40]	@ (800826c <setToNull+0x38>)
 8008242:	0011      	movs	r1, r2
 8008244:	0018      	movs	r0, r3
 8008246:	f7ff ff86 	bl	8008156 <isOneOfThem>
 800824a:	0003      	movs	r3, r0
 800824c:	001a      	movs	r2, r3
 800824e:	2301      	movs	r3, #1
 8008250:	4053      	eors	r3, r2
 8008252:	b2db      	uxtb	r3, r3
 8008254:	2b00      	cmp	r3, #0
 8008256:	d004      	beq.n	8008262 <setToNull+0x2e>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	1c5a      	adds	r2, r3, #1
 800825c:	607a      	str	r2, [r7, #4]
 800825e:	2200      	movs	r2, #0
 8008260:	701a      	strb	r2, [r3, #0]
    return ch;
 8008262:	687b      	ldr	r3, [r7, #4]
}
 8008264:	0018      	movs	r0, r3
 8008266:	46bd      	mov	sp, r7
 8008268:	b002      	add	sp, #8
 800826a:	bd80      	pop	{r7, pc}
 800826c:	08011288 	.word	0x08011288

08008270 <isEndOfPrimitive>:

/** Indicate if a character is the end of a primitive value. */
static bool isEndOfPrimitive( char ch ) {
 8008270:	b580      	push	{r7, lr}
 8008272:	b082      	sub	sp, #8
 8008274:	af00      	add	r7, sp, #0
 8008276:	0002      	movs	r2, r0
 8008278:	1dfb      	adds	r3, r7, #7
 800827a:	701a      	strb	r2, [r3, #0]
    return ch == ',' || isOneOfThem( ch, blank ) || isOneOfThem( ch, endofblock );
 800827c:	1dfb      	adds	r3, r7, #7
 800827e:	781b      	ldrb	r3, [r3, #0]
 8008280:	2b2c      	cmp	r3, #44	@ 0x2c
 8008282:	d011      	beq.n	80082a8 <isEndOfPrimitive+0x38>
 8008284:	4a0e      	ldr	r2, [pc, #56]	@ (80082c0 <isEndOfPrimitive+0x50>)
 8008286:	1dfb      	adds	r3, r7, #7
 8008288:	781b      	ldrb	r3, [r3, #0]
 800828a:	0011      	movs	r1, r2
 800828c:	0018      	movs	r0, r3
 800828e:	f7ff ff62 	bl	8008156 <isOneOfThem>
 8008292:	1e03      	subs	r3, r0, #0
 8008294:	d108      	bne.n	80082a8 <isEndOfPrimitive+0x38>
 8008296:	4a0b      	ldr	r2, [pc, #44]	@ (80082c4 <isEndOfPrimitive+0x54>)
 8008298:	1dfb      	adds	r3, r7, #7
 800829a:	781b      	ldrb	r3, [r3, #0]
 800829c:	0011      	movs	r1, r2
 800829e:	0018      	movs	r0, r3
 80082a0:	f7ff ff59 	bl	8008156 <isOneOfThem>
 80082a4:	1e03      	subs	r3, r0, #0
 80082a6:	d001      	beq.n	80082ac <isEndOfPrimitive+0x3c>
 80082a8:	2301      	movs	r3, #1
 80082aa:	e000      	b.n	80082ae <isEndOfPrimitive+0x3e>
 80082ac:	2300      	movs	r3, #0
 80082ae:	1c1a      	adds	r2, r3, #0
 80082b0:	2301      	movs	r3, #1
 80082b2:	4013      	ands	r3, r2
 80082b4:	b2db      	uxtb	r3, r3
}
 80082b6:	0018      	movs	r0, r3
 80082b8:	46bd      	mov	sp, r7
 80082ba:	b002      	add	sp, #8
 80082bc:	bd80      	pop	{r7, pc}
 80082be:	46c0      	nop			@ (mov r8, r8)
 80082c0:	08011280 	.word	0x08011280
 80082c4:	08011288 	.word	0x08011288

080082c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80082c8:	480d      	ldr	r0, [pc, #52]	@ (8008300 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80082ca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80082cc:	f7ff faac 	bl	8007828 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80082d0:	480c      	ldr	r0, [pc, #48]	@ (8008304 <LoopForever+0x6>)
  ldr r1, =_edata
 80082d2:	490d      	ldr	r1, [pc, #52]	@ (8008308 <LoopForever+0xa>)
  ldr r2, =_sidata
 80082d4:	4a0d      	ldr	r2, [pc, #52]	@ (800830c <LoopForever+0xe>)
  movs r3, #0
 80082d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80082d8:	e002      	b.n	80082e0 <LoopCopyDataInit>

080082da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80082da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80082dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80082de:	3304      	adds	r3, #4

080082e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80082e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80082e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80082e4:	d3f9      	bcc.n	80082da <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80082e6:	4a0a      	ldr	r2, [pc, #40]	@ (8008310 <LoopForever+0x12>)
  ldr r4, =_ebss
 80082e8:	4c0a      	ldr	r4, [pc, #40]	@ (8008314 <LoopForever+0x16>)
  movs r3, #0
 80082ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80082ec:	e001      	b.n	80082f2 <LoopFillZerobss>

080082ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80082ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80082f0:	3204      	adds	r2, #4

080082f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80082f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80082f4:	d3fb      	bcc.n	80082ee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80082f6:	f006 fba5 	bl	800ea44 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80082fa:	f7fc fbb7 	bl	8004a6c <main>

080082fe <LoopForever>:

LoopForever:
  b LoopForever
 80082fe:	e7fe      	b.n	80082fe <LoopForever>
  ldr   r0, =_estack
 8008300:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8008304:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008308:	20000b80 	.word	0x20000b80
  ldr r2, =_sidata
 800830c:	08011f20 	.word	0x08011f20
  ldr r2, =_sbss
 8008310:	20000b80 	.word	0x20000b80
  ldr r4, =_ebss
 8008314:	20001f68 	.word	0x20001f68

08008318 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008318:	e7fe      	b.n	8008318 <ADC1_COMP_IRQHandler>
	...

0800831c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b082      	sub	sp, #8
 8008320:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008322:	1dfb      	adds	r3, r7, #7
 8008324:	2200      	movs	r2, #0
 8008326:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008328:	4b0b      	ldr	r3, [pc, #44]	@ (8008358 <HAL_Init+0x3c>)
 800832a:	681a      	ldr	r2, [r3, #0]
 800832c:	4b0a      	ldr	r3, [pc, #40]	@ (8008358 <HAL_Init+0x3c>)
 800832e:	2180      	movs	r1, #128	@ 0x80
 8008330:	0049      	lsls	r1, r1, #1
 8008332:	430a      	orrs	r2, r1
 8008334:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008336:	2003      	movs	r0, #3
 8008338:	f000 f810 	bl	800835c <HAL_InitTick>
 800833c:	1e03      	subs	r3, r0, #0
 800833e:	d003      	beq.n	8008348 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8008340:	1dfb      	adds	r3, r7, #7
 8008342:	2201      	movs	r2, #1
 8008344:	701a      	strb	r2, [r3, #0]
 8008346:	e001      	b.n	800834c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8008348:	f7fe ff28 	bl	800719c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800834c:	1dfb      	adds	r3, r7, #7
 800834e:	781b      	ldrb	r3, [r3, #0]
}
 8008350:	0018      	movs	r0, r3
 8008352:	46bd      	mov	sp, r7
 8008354:	b002      	add	sp, #8
 8008356:	bd80      	pop	{r7, pc}
 8008358:	40022000 	.word	0x40022000

0800835c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800835c:	b590      	push	{r4, r7, lr}
 800835e:	b085      	sub	sp, #20
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8008364:	230f      	movs	r3, #15
 8008366:	18fb      	adds	r3, r7, r3
 8008368:	2200      	movs	r2, #0
 800836a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800836c:	4b1d      	ldr	r3, [pc, #116]	@ (80083e4 <HAL_InitTick+0x88>)
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d02b      	beq.n	80083cc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8008374:	4b1c      	ldr	r3, [pc, #112]	@ (80083e8 <HAL_InitTick+0x8c>)
 8008376:	681c      	ldr	r4, [r3, #0]
 8008378:	4b1a      	ldr	r3, [pc, #104]	@ (80083e4 <HAL_InitTick+0x88>)
 800837a:	781b      	ldrb	r3, [r3, #0]
 800837c:	0019      	movs	r1, r3
 800837e:	23fa      	movs	r3, #250	@ 0xfa
 8008380:	0098      	lsls	r0, r3, #2
 8008382:	f7f7 fee5 	bl	8000150 <__udivsi3>
 8008386:	0003      	movs	r3, r0
 8008388:	0019      	movs	r1, r3
 800838a:	0020      	movs	r0, r4
 800838c:	f7f7 fee0 	bl	8000150 <__udivsi3>
 8008390:	0003      	movs	r3, r0
 8008392:	0018      	movs	r0, r3
 8008394:	f000 f953 	bl	800863e <HAL_SYSTICK_Config>
 8008398:	1e03      	subs	r3, r0, #0
 800839a:	d112      	bne.n	80083c2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2b03      	cmp	r3, #3
 80083a0:	d80a      	bhi.n	80083b8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80083a2:	6879      	ldr	r1, [r7, #4]
 80083a4:	2301      	movs	r3, #1
 80083a6:	425b      	negs	r3, r3
 80083a8:	2200      	movs	r2, #0
 80083aa:	0018      	movs	r0, r3
 80083ac:	f000 f922 	bl	80085f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80083b0:	4b0e      	ldr	r3, [pc, #56]	@ (80083ec <HAL_InitTick+0x90>)
 80083b2:	687a      	ldr	r2, [r7, #4]
 80083b4:	601a      	str	r2, [r3, #0]
 80083b6:	e00d      	b.n	80083d4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80083b8:	230f      	movs	r3, #15
 80083ba:	18fb      	adds	r3, r7, r3
 80083bc:	2201      	movs	r2, #1
 80083be:	701a      	strb	r2, [r3, #0]
 80083c0:	e008      	b.n	80083d4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80083c2:	230f      	movs	r3, #15
 80083c4:	18fb      	adds	r3, r7, r3
 80083c6:	2201      	movs	r2, #1
 80083c8:	701a      	strb	r2, [r3, #0]
 80083ca:	e003      	b.n	80083d4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80083cc:	230f      	movs	r3, #15
 80083ce:	18fb      	adds	r3, r7, r3
 80083d0:	2201      	movs	r2, #1
 80083d2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80083d4:	230f      	movs	r3, #15
 80083d6:	18fb      	adds	r3, r7, r3
 80083d8:	781b      	ldrb	r3, [r3, #0]
}
 80083da:	0018      	movs	r0, r3
 80083dc:	46bd      	mov	sp, r7
 80083de:	b005      	add	sp, #20
 80083e0:	bd90      	pop	{r4, r7, pc}
 80083e2:	46c0      	nop			@ (mov r8, r8)
 80083e4:	200009b4 	.word	0x200009b4
 80083e8:	200009ac 	.word	0x200009ac
 80083ec:	200009b0 	.word	0x200009b0

080083f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80083f4:	4b05      	ldr	r3, [pc, #20]	@ (800840c <HAL_IncTick+0x1c>)
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	001a      	movs	r2, r3
 80083fa:	4b05      	ldr	r3, [pc, #20]	@ (8008410 <HAL_IncTick+0x20>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	18d2      	adds	r2, r2, r3
 8008400:	4b03      	ldr	r3, [pc, #12]	@ (8008410 <HAL_IncTick+0x20>)
 8008402:	601a      	str	r2, [r3, #0]
}
 8008404:	46c0      	nop			@ (mov r8, r8)
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}
 800840a:	46c0      	nop			@ (mov r8, r8)
 800840c:	200009b4 	.word	0x200009b4
 8008410:	20001e18 	.word	0x20001e18

08008414 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	af00      	add	r7, sp, #0
  return uwTick;
 8008418:	4b02      	ldr	r3, [pc, #8]	@ (8008424 <HAL_GetTick+0x10>)
 800841a:	681b      	ldr	r3, [r3, #0]
}
 800841c:	0018      	movs	r0, r3
 800841e:	46bd      	mov	sp, r7
 8008420:	bd80      	pop	{r7, pc}
 8008422:	46c0      	nop			@ (mov r8, r8)
 8008424:	20001e18 	.word	0x20001e18

08008428 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b084      	sub	sp, #16
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008430:	f7ff fff0 	bl	8008414 <HAL_GetTick>
 8008434:	0003      	movs	r3, r0
 8008436:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	3301      	adds	r3, #1
 8008440:	d005      	beq.n	800844e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008442:	4b0a      	ldr	r3, [pc, #40]	@ (800846c <HAL_Delay+0x44>)
 8008444:	781b      	ldrb	r3, [r3, #0]
 8008446:	001a      	movs	r2, r3
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	189b      	adds	r3, r3, r2
 800844c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800844e:	46c0      	nop			@ (mov r8, r8)
 8008450:	f7ff ffe0 	bl	8008414 <HAL_GetTick>
 8008454:	0002      	movs	r2, r0
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	1ad3      	subs	r3, r2, r3
 800845a:	68fa      	ldr	r2, [r7, #12]
 800845c:	429a      	cmp	r2, r3
 800845e:	d8f7      	bhi.n	8008450 <HAL_Delay+0x28>
  {
  }
}
 8008460:	46c0      	nop			@ (mov r8, r8)
 8008462:	46c0      	nop			@ (mov r8, r8)
 8008464:	46bd      	mov	sp, r7
 8008466:	b004      	add	sp, #16
 8008468:	bd80      	pop	{r7, pc}
 800846a:	46c0      	nop			@ (mov r8, r8)
 800846c:	200009b4 	.word	0x200009b4

08008470 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b082      	sub	sp, #8
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8008478:	4b06      	ldr	r3, [pc, #24]	@ (8008494 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a06      	ldr	r2, [pc, #24]	@ (8008498 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800847e:	4013      	ands	r3, r2
 8008480:	0019      	movs	r1, r3
 8008482:	4b04      	ldr	r3, [pc, #16]	@ (8008494 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	430a      	orrs	r2, r1
 8008488:	601a      	str	r2, [r3, #0]
}
 800848a:	46c0      	nop			@ (mov r8, r8)
 800848c:	46bd      	mov	sp, r7
 800848e:	b002      	add	sp, #8
 8008490:	bd80      	pop	{r7, pc}
 8008492:	46c0      	nop			@ (mov r8, r8)
 8008494:	40010000 	.word	0x40010000
 8008498:	fffff9ff 	.word	0xfffff9ff

0800849c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b082      	sub	sp, #8
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	0002      	movs	r2, r0
 80084a4:	1dfb      	adds	r3, r7, #7
 80084a6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80084a8:	1dfb      	adds	r3, r7, #7
 80084aa:	781b      	ldrb	r3, [r3, #0]
 80084ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80084ae:	d809      	bhi.n	80084c4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80084b0:	1dfb      	adds	r3, r7, #7
 80084b2:	781b      	ldrb	r3, [r3, #0]
 80084b4:	001a      	movs	r2, r3
 80084b6:	231f      	movs	r3, #31
 80084b8:	401a      	ands	r2, r3
 80084ba:	4b04      	ldr	r3, [pc, #16]	@ (80084cc <__NVIC_EnableIRQ+0x30>)
 80084bc:	2101      	movs	r1, #1
 80084be:	4091      	lsls	r1, r2
 80084c0:	000a      	movs	r2, r1
 80084c2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80084c4:	46c0      	nop			@ (mov r8, r8)
 80084c6:	46bd      	mov	sp, r7
 80084c8:	b002      	add	sp, #8
 80084ca:	bd80      	pop	{r7, pc}
 80084cc:	e000e100 	.word	0xe000e100

080084d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80084d0:	b590      	push	{r4, r7, lr}
 80084d2:	b083      	sub	sp, #12
 80084d4:	af00      	add	r7, sp, #0
 80084d6:	0002      	movs	r2, r0
 80084d8:	6039      	str	r1, [r7, #0]
 80084da:	1dfb      	adds	r3, r7, #7
 80084dc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80084de:	1dfb      	adds	r3, r7, #7
 80084e0:	781b      	ldrb	r3, [r3, #0]
 80084e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80084e4:	d828      	bhi.n	8008538 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80084e6:	4a2f      	ldr	r2, [pc, #188]	@ (80085a4 <__NVIC_SetPriority+0xd4>)
 80084e8:	1dfb      	adds	r3, r7, #7
 80084ea:	781b      	ldrb	r3, [r3, #0]
 80084ec:	b25b      	sxtb	r3, r3
 80084ee:	089b      	lsrs	r3, r3, #2
 80084f0:	33c0      	adds	r3, #192	@ 0xc0
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	589b      	ldr	r3, [r3, r2]
 80084f6:	1dfa      	adds	r2, r7, #7
 80084f8:	7812      	ldrb	r2, [r2, #0]
 80084fa:	0011      	movs	r1, r2
 80084fc:	2203      	movs	r2, #3
 80084fe:	400a      	ands	r2, r1
 8008500:	00d2      	lsls	r2, r2, #3
 8008502:	21ff      	movs	r1, #255	@ 0xff
 8008504:	4091      	lsls	r1, r2
 8008506:	000a      	movs	r2, r1
 8008508:	43d2      	mvns	r2, r2
 800850a:	401a      	ands	r2, r3
 800850c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	019b      	lsls	r3, r3, #6
 8008512:	22ff      	movs	r2, #255	@ 0xff
 8008514:	401a      	ands	r2, r3
 8008516:	1dfb      	adds	r3, r7, #7
 8008518:	781b      	ldrb	r3, [r3, #0]
 800851a:	0018      	movs	r0, r3
 800851c:	2303      	movs	r3, #3
 800851e:	4003      	ands	r3, r0
 8008520:	00db      	lsls	r3, r3, #3
 8008522:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008524:	481f      	ldr	r0, [pc, #124]	@ (80085a4 <__NVIC_SetPriority+0xd4>)
 8008526:	1dfb      	adds	r3, r7, #7
 8008528:	781b      	ldrb	r3, [r3, #0]
 800852a:	b25b      	sxtb	r3, r3
 800852c:	089b      	lsrs	r3, r3, #2
 800852e:	430a      	orrs	r2, r1
 8008530:	33c0      	adds	r3, #192	@ 0xc0
 8008532:	009b      	lsls	r3, r3, #2
 8008534:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8008536:	e031      	b.n	800859c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008538:	4a1b      	ldr	r2, [pc, #108]	@ (80085a8 <__NVIC_SetPriority+0xd8>)
 800853a:	1dfb      	adds	r3, r7, #7
 800853c:	781b      	ldrb	r3, [r3, #0]
 800853e:	0019      	movs	r1, r3
 8008540:	230f      	movs	r3, #15
 8008542:	400b      	ands	r3, r1
 8008544:	3b08      	subs	r3, #8
 8008546:	089b      	lsrs	r3, r3, #2
 8008548:	3306      	adds	r3, #6
 800854a:	009b      	lsls	r3, r3, #2
 800854c:	18d3      	adds	r3, r2, r3
 800854e:	3304      	adds	r3, #4
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	1dfa      	adds	r2, r7, #7
 8008554:	7812      	ldrb	r2, [r2, #0]
 8008556:	0011      	movs	r1, r2
 8008558:	2203      	movs	r2, #3
 800855a:	400a      	ands	r2, r1
 800855c:	00d2      	lsls	r2, r2, #3
 800855e:	21ff      	movs	r1, #255	@ 0xff
 8008560:	4091      	lsls	r1, r2
 8008562:	000a      	movs	r2, r1
 8008564:	43d2      	mvns	r2, r2
 8008566:	401a      	ands	r2, r3
 8008568:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	019b      	lsls	r3, r3, #6
 800856e:	22ff      	movs	r2, #255	@ 0xff
 8008570:	401a      	ands	r2, r3
 8008572:	1dfb      	adds	r3, r7, #7
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	0018      	movs	r0, r3
 8008578:	2303      	movs	r3, #3
 800857a:	4003      	ands	r3, r0
 800857c:	00db      	lsls	r3, r3, #3
 800857e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008580:	4809      	ldr	r0, [pc, #36]	@ (80085a8 <__NVIC_SetPriority+0xd8>)
 8008582:	1dfb      	adds	r3, r7, #7
 8008584:	781b      	ldrb	r3, [r3, #0]
 8008586:	001c      	movs	r4, r3
 8008588:	230f      	movs	r3, #15
 800858a:	4023      	ands	r3, r4
 800858c:	3b08      	subs	r3, #8
 800858e:	089b      	lsrs	r3, r3, #2
 8008590:	430a      	orrs	r2, r1
 8008592:	3306      	adds	r3, #6
 8008594:	009b      	lsls	r3, r3, #2
 8008596:	18c3      	adds	r3, r0, r3
 8008598:	3304      	adds	r3, #4
 800859a:	601a      	str	r2, [r3, #0]
}
 800859c:	46c0      	nop			@ (mov r8, r8)
 800859e:	46bd      	mov	sp, r7
 80085a0:	b003      	add	sp, #12
 80085a2:	bd90      	pop	{r4, r7, pc}
 80085a4:	e000e100 	.word	0xe000e100
 80085a8:	e000ed00 	.word	0xe000ed00

080085ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80085ac:	b580      	push	{r7, lr}
 80085ae:	b082      	sub	sp, #8
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	1e5a      	subs	r2, r3, #1
 80085b8:	2380      	movs	r3, #128	@ 0x80
 80085ba:	045b      	lsls	r3, r3, #17
 80085bc:	429a      	cmp	r2, r3
 80085be:	d301      	bcc.n	80085c4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80085c0:	2301      	movs	r3, #1
 80085c2:	e010      	b.n	80085e6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80085c4:	4b0a      	ldr	r3, [pc, #40]	@ (80085f0 <SysTick_Config+0x44>)
 80085c6:	687a      	ldr	r2, [r7, #4]
 80085c8:	3a01      	subs	r2, #1
 80085ca:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80085cc:	2301      	movs	r3, #1
 80085ce:	425b      	negs	r3, r3
 80085d0:	2103      	movs	r1, #3
 80085d2:	0018      	movs	r0, r3
 80085d4:	f7ff ff7c 	bl	80084d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80085d8:	4b05      	ldr	r3, [pc, #20]	@ (80085f0 <SysTick_Config+0x44>)
 80085da:	2200      	movs	r2, #0
 80085dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80085de:	4b04      	ldr	r3, [pc, #16]	@ (80085f0 <SysTick_Config+0x44>)
 80085e0:	2207      	movs	r2, #7
 80085e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80085e4:	2300      	movs	r3, #0
}
 80085e6:	0018      	movs	r0, r3
 80085e8:	46bd      	mov	sp, r7
 80085ea:	b002      	add	sp, #8
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	46c0      	nop			@ (mov r8, r8)
 80085f0:	e000e010 	.word	0xe000e010

080085f4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b084      	sub	sp, #16
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	60b9      	str	r1, [r7, #8]
 80085fc:	607a      	str	r2, [r7, #4]
 80085fe:	210f      	movs	r1, #15
 8008600:	187b      	adds	r3, r7, r1
 8008602:	1c02      	adds	r2, r0, #0
 8008604:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8008606:	68ba      	ldr	r2, [r7, #8]
 8008608:	187b      	adds	r3, r7, r1
 800860a:	781b      	ldrb	r3, [r3, #0]
 800860c:	b25b      	sxtb	r3, r3
 800860e:	0011      	movs	r1, r2
 8008610:	0018      	movs	r0, r3
 8008612:	f7ff ff5d 	bl	80084d0 <__NVIC_SetPriority>
}
 8008616:	46c0      	nop			@ (mov r8, r8)
 8008618:	46bd      	mov	sp, r7
 800861a:	b004      	add	sp, #16
 800861c:	bd80      	pop	{r7, pc}

0800861e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800861e:	b580      	push	{r7, lr}
 8008620:	b082      	sub	sp, #8
 8008622:	af00      	add	r7, sp, #0
 8008624:	0002      	movs	r2, r0
 8008626:	1dfb      	adds	r3, r7, #7
 8008628:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800862a:	1dfb      	adds	r3, r7, #7
 800862c:	781b      	ldrb	r3, [r3, #0]
 800862e:	b25b      	sxtb	r3, r3
 8008630:	0018      	movs	r0, r3
 8008632:	f7ff ff33 	bl	800849c <__NVIC_EnableIRQ>
}
 8008636:	46c0      	nop			@ (mov r8, r8)
 8008638:	46bd      	mov	sp, r7
 800863a:	b002      	add	sp, #8
 800863c:	bd80      	pop	{r7, pc}

0800863e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800863e:	b580      	push	{r7, lr}
 8008640:	b082      	sub	sp, #8
 8008642:	af00      	add	r7, sp, #0
 8008644:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	0018      	movs	r0, r3
 800864a:	f7ff ffaf 	bl	80085ac <SysTick_Config>
 800864e:	0003      	movs	r3, r0
}
 8008650:	0018      	movs	r0, r3
 8008652:	46bd      	mov	sp, r7
 8008654:	b002      	add	sp, #8
 8008656:	bd80      	pop	{r7, pc}

08008658 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b086      	sub	sp, #24
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8008662:	2300      	movs	r3, #0
 8008664:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008666:	e14d      	b.n	8008904 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	2101      	movs	r1, #1
 800866e:	697a      	ldr	r2, [r7, #20]
 8008670:	4091      	lsls	r1, r2
 8008672:	000a      	movs	r2, r1
 8008674:	4013      	ands	r3, r2
 8008676:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d100      	bne.n	8008680 <HAL_GPIO_Init+0x28>
 800867e:	e13e      	b.n	80088fe <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	2203      	movs	r2, #3
 8008686:	4013      	ands	r3, r2
 8008688:	2b01      	cmp	r3, #1
 800868a:	d005      	beq.n	8008698 <HAL_GPIO_Init+0x40>
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	2203      	movs	r2, #3
 8008692:	4013      	ands	r3, r2
 8008694:	2b02      	cmp	r3, #2
 8008696:	d130      	bne.n	80086fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	689b      	ldr	r3, [r3, #8]
 800869c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	005b      	lsls	r3, r3, #1
 80086a2:	2203      	movs	r2, #3
 80086a4:	409a      	lsls	r2, r3
 80086a6:	0013      	movs	r3, r2
 80086a8:	43da      	mvns	r2, r3
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	4013      	ands	r3, r2
 80086ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	68da      	ldr	r2, [r3, #12]
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	005b      	lsls	r3, r3, #1
 80086b8:	409a      	lsls	r2, r3
 80086ba:	0013      	movs	r3, r2
 80086bc:	693a      	ldr	r2, [r7, #16]
 80086be:	4313      	orrs	r3, r2
 80086c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	693a      	ldr	r2, [r7, #16]
 80086c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	685b      	ldr	r3, [r3, #4]
 80086cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80086ce:	2201      	movs	r2, #1
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	409a      	lsls	r2, r3
 80086d4:	0013      	movs	r3, r2
 80086d6:	43da      	mvns	r2, r3
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	4013      	ands	r3, r2
 80086dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	091b      	lsrs	r3, r3, #4
 80086e4:	2201      	movs	r2, #1
 80086e6:	401a      	ands	r2, r3
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	409a      	lsls	r2, r3
 80086ec:	0013      	movs	r3, r2
 80086ee:	693a      	ldr	r2, [r7, #16]
 80086f0:	4313      	orrs	r3, r2
 80086f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	693a      	ldr	r2, [r7, #16]
 80086f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	2203      	movs	r2, #3
 8008700:	4013      	ands	r3, r2
 8008702:	2b03      	cmp	r3, #3
 8008704:	d017      	beq.n	8008736 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	68db      	ldr	r3, [r3, #12]
 800870a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	005b      	lsls	r3, r3, #1
 8008710:	2203      	movs	r2, #3
 8008712:	409a      	lsls	r2, r3
 8008714:	0013      	movs	r3, r2
 8008716:	43da      	mvns	r2, r3
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	4013      	ands	r3, r2
 800871c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	689a      	ldr	r2, [r3, #8]
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	005b      	lsls	r3, r3, #1
 8008726:	409a      	lsls	r2, r3
 8008728:	0013      	movs	r3, r2
 800872a:	693a      	ldr	r2, [r7, #16]
 800872c:	4313      	orrs	r3, r2
 800872e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	693a      	ldr	r2, [r7, #16]
 8008734:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	685b      	ldr	r3, [r3, #4]
 800873a:	2203      	movs	r2, #3
 800873c:	4013      	ands	r3, r2
 800873e:	2b02      	cmp	r3, #2
 8008740:	d123      	bne.n	800878a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	08da      	lsrs	r2, r3, #3
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	3208      	adds	r2, #8
 800874a:	0092      	lsls	r2, r2, #2
 800874c:	58d3      	ldr	r3, [r2, r3]
 800874e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	2207      	movs	r2, #7
 8008754:	4013      	ands	r3, r2
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	220f      	movs	r2, #15
 800875a:	409a      	lsls	r2, r3
 800875c:	0013      	movs	r3, r2
 800875e:	43da      	mvns	r2, r3
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	4013      	ands	r3, r2
 8008764:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	691a      	ldr	r2, [r3, #16]
 800876a:	697b      	ldr	r3, [r7, #20]
 800876c:	2107      	movs	r1, #7
 800876e:	400b      	ands	r3, r1
 8008770:	009b      	lsls	r3, r3, #2
 8008772:	409a      	lsls	r2, r3
 8008774:	0013      	movs	r3, r2
 8008776:	693a      	ldr	r2, [r7, #16]
 8008778:	4313      	orrs	r3, r2
 800877a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	08da      	lsrs	r2, r3, #3
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	3208      	adds	r2, #8
 8008784:	0092      	lsls	r2, r2, #2
 8008786:	6939      	ldr	r1, [r7, #16]
 8008788:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	005b      	lsls	r3, r3, #1
 8008794:	2203      	movs	r2, #3
 8008796:	409a      	lsls	r2, r3
 8008798:	0013      	movs	r3, r2
 800879a:	43da      	mvns	r2, r3
 800879c:	693b      	ldr	r3, [r7, #16]
 800879e:	4013      	ands	r3, r2
 80087a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	2203      	movs	r2, #3
 80087a8:	401a      	ands	r2, r3
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	005b      	lsls	r3, r3, #1
 80087ae:	409a      	lsls	r2, r3
 80087b0:	0013      	movs	r3, r2
 80087b2:	693a      	ldr	r2, [r7, #16]
 80087b4:	4313      	orrs	r3, r2
 80087b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	693a      	ldr	r2, [r7, #16]
 80087bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	685a      	ldr	r2, [r3, #4]
 80087c2:	23c0      	movs	r3, #192	@ 0xc0
 80087c4:	029b      	lsls	r3, r3, #10
 80087c6:	4013      	ands	r3, r2
 80087c8:	d100      	bne.n	80087cc <HAL_GPIO_Init+0x174>
 80087ca:	e098      	b.n	80088fe <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80087cc:	4a53      	ldr	r2, [pc, #332]	@ (800891c <HAL_GPIO_Init+0x2c4>)
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	089b      	lsrs	r3, r3, #2
 80087d2:	3318      	adds	r3, #24
 80087d4:	009b      	lsls	r3, r3, #2
 80087d6:	589b      	ldr	r3, [r3, r2]
 80087d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	2203      	movs	r2, #3
 80087de:	4013      	ands	r3, r2
 80087e0:	00db      	lsls	r3, r3, #3
 80087e2:	220f      	movs	r2, #15
 80087e4:	409a      	lsls	r2, r3
 80087e6:	0013      	movs	r3, r2
 80087e8:	43da      	mvns	r2, r3
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	4013      	ands	r3, r2
 80087ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80087f0:	687a      	ldr	r2, [r7, #4]
 80087f2:	23a0      	movs	r3, #160	@ 0xa0
 80087f4:	05db      	lsls	r3, r3, #23
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d019      	beq.n	800882e <HAL_GPIO_Init+0x1d6>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	4a48      	ldr	r2, [pc, #288]	@ (8008920 <HAL_GPIO_Init+0x2c8>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d013      	beq.n	800882a <HAL_GPIO_Init+0x1d2>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	4a47      	ldr	r2, [pc, #284]	@ (8008924 <HAL_GPIO_Init+0x2cc>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d00d      	beq.n	8008826 <HAL_GPIO_Init+0x1ce>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	4a46      	ldr	r2, [pc, #280]	@ (8008928 <HAL_GPIO_Init+0x2d0>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d007      	beq.n	8008822 <HAL_GPIO_Init+0x1ca>
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	4a45      	ldr	r2, [pc, #276]	@ (800892c <HAL_GPIO_Init+0x2d4>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d101      	bne.n	800881e <HAL_GPIO_Init+0x1c6>
 800881a:	2304      	movs	r3, #4
 800881c:	e008      	b.n	8008830 <HAL_GPIO_Init+0x1d8>
 800881e:	2305      	movs	r3, #5
 8008820:	e006      	b.n	8008830 <HAL_GPIO_Init+0x1d8>
 8008822:	2303      	movs	r3, #3
 8008824:	e004      	b.n	8008830 <HAL_GPIO_Init+0x1d8>
 8008826:	2302      	movs	r3, #2
 8008828:	e002      	b.n	8008830 <HAL_GPIO_Init+0x1d8>
 800882a:	2301      	movs	r3, #1
 800882c:	e000      	b.n	8008830 <HAL_GPIO_Init+0x1d8>
 800882e:	2300      	movs	r3, #0
 8008830:	697a      	ldr	r2, [r7, #20]
 8008832:	2103      	movs	r1, #3
 8008834:	400a      	ands	r2, r1
 8008836:	00d2      	lsls	r2, r2, #3
 8008838:	4093      	lsls	r3, r2
 800883a:	693a      	ldr	r2, [r7, #16]
 800883c:	4313      	orrs	r3, r2
 800883e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8008840:	4936      	ldr	r1, [pc, #216]	@ (800891c <HAL_GPIO_Init+0x2c4>)
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	089b      	lsrs	r3, r3, #2
 8008846:	3318      	adds	r3, #24
 8008848:	009b      	lsls	r3, r3, #2
 800884a:	693a      	ldr	r2, [r7, #16]
 800884c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800884e:	4b33      	ldr	r3, [pc, #204]	@ (800891c <HAL_GPIO_Init+0x2c4>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	43da      	mvns	r2, r3
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	4013      	ands	r3, r2
 800885c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	685a      	ldr	r2, [r3, #4]
 8008862:	2380      	movs	r3, #128	@ 0x80
 8008864:	035b      	lsls	r3, r3, #13
 8008866:	4013      	ands	r3, r2
 8008868:	d003      	beq.n	8008872 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800886a:	693a      	ldr	r2, [r7, #16]
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	4313      	orrs	r3, r2
 8008870:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008872:	4b2a      	ldr	r3, [pc, #168]	@ (800891c <HAL_GPIO_Init+0x2c4>)
 8008874:	693a      	ldr	r2, [r7, #16]
 8008876:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8008878:	4b28      	ldr	r3, [pc, #160]	@ (800891c <HAL_GPIO_Init+0x2c4>)
 800887a:	685b      	ldr	r3, [r3, #4]
 800887c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	43da      	mvns	r2, r3
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	4013      	ands	r3, r2
 8008886:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	685a      	ldr	r2, [r3, #4]
 800888c:	2380      	movs	r3, #128	@ 0x80
 800888e:	039b      	lsls	r3, r3, #14
 8008890:	4013      	ands	r3, r2
 8008892:	d003      	beq.n	800889c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8008894:	693a      	ldr	r2, [r7, #16]
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	4313      	orrs	r3, r2
 800889a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800889c:	4b1f      	ldr	r3, [pc, #124]	@ (800891c <HAL_GPIO_Init+0x2c4>)
 800889e:	693a      	ldr	r2, [r7, #16]
 80088a0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80088a2:	4a1e      	ldr	r2, [pc, #120]	@ (800891c <HAL_GPIO_Init+0x2c4>)
 80088a4:	2384      	movs	r3, #132	@ 0x84
 80088a6:	58d3      	ldr	r3, [r2, r3]
 80088a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	43da      	mvns	r2, r3
 80088ae:	693b      	ldr	r3, [r7, #16]
 80088b0:	4013      	ands	r3, r2
 80088b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	685a      	ldr	r2, [r3, #4]
 80088b8:	2380      	movs	r3, #128	@ 0x80
 80088ba:	029b      	lsls	r3, r3, #10
 80088bc:	4013      	ands	r3, r2
 80088be:	d003      	beq.n	80088c8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80088c0:	693a      	ldr	r2, [r7, #16]
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	4313      	orrs	r3, r2
 80088c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80088c8:	4914      	ldr	r1, [pc, #80]	@ (800891c <HAL_GPIO_Init+0x2c4>)
 80088ca:	2284      	movs	r2, #132	@ 0x84
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80088d0:	4a12      	ldr	r2, [pc, #72]	@ (800891c <HAL_GPIO_Init+0x2c4>)
 80088d2:	2380      	movs	r3, #128	@ 0x80
 80088d4:	58d3      	ldr	r3, [r2, r3]
 80088d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	43da      	mvns	r2, r3
 80088dc:	693b      	ldr	r3, [r7, #16]
 80088de:	4013      	ands	r3, r2
 80088e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	685a      	ldr	r2, [r3, #4]
 80088e6:	2380      	movs	r3, #128	@ 0x80
 80088e8:	025b      	lsls	r3, r3, #9
 80088ea:	4013      	ands	r3, r2
 80088ec:	d003      	beq.n	80088f6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80088ee:	693a      	ldr	r2, [r7, #16]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	4313      	orrs	r3, r2
 80088f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80088f6:	4909      	ldr	r1, [pc, #36]	@ (800891c <HAL_GPIO_Init+0x2c4>)
 80088f8:	2280      	movs	r2, #128	@ 0x80
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	3301      	adds	r3, #1
 8008902:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	681a      	ldr	r2, [r3, #0]
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	40da      	lsrs	r2, r3
 800890c:	1e13      	subs	r3, r2, #0
 800890e:	d000      	beq.n	8008912 <HAL_GPIO_Init+0x2ba>
 8008910:	e6aa      	b.n	8008668 <HAL_GPIO_Init+0x10>
  }
}
 8008912:	46c0      	nop			@ (mov r8, r8)
 8008914:	46c0      	nop			@ (mov r8, r8)
 8008916:	46bd      	mov	sp, r7
 8008918:	b006      	add	sp, #24
 800891a:	bd80      	pop	{r7, pc}
 800891c:	40021800 	.word	0x40021800
 8008920:	50000400 	.word	0x50000400
 8008924:	50000800 	.word	0x50000800
 8008928:	50000c00 	.word	0x50000c00
 800892c:	50001000 	.word	0x50001000

08008930 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b084      	sub	sp, #16
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
 8008938:	000a      	movs	r2, r1
 800893a:	1cbb      	adds	r3, r7, #2
 800893c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	691b      	ldr	r3, [r3, #16]
 8008942:	1cba      	adds	r2, r7, #2
 8008944:	8812      	ldrh	r2, [r2, #0]
 8008946:	4013      	ands	r3, r2
 8008948:	d004      	beq.n	8008954 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800894a:	230f      	movs	r3, #15
 800894c:	18fb      	adds	r3, r7, r3
 800894e:	2201      	movs	r2, #1
 8008950:	701a      	strb	r2, [r3, #0]
 8008952:	e003      	b.n	800895c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008954:	230f      	movs	r3, #15
 8008956:	18fb      	adds	r3, r7, r3
 8008958:	2200      	movs	r2, #0
 800895a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800895c:	230f      	movs	r3, #15
 800895e:	18fb      	adds	r3, r7, r3
 8008960:	781b      	ldrb	r3, [r3, #0]
}
 8008962:	0018      	movs	r0, r3
 8008964:	46bd      	mov	sp, r7
 8008966:	b004      	add	sp, #16
 8008968:	bd80      	pop	{r7, pc}

0800896a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800896a:	b580      	push	{r7, lr}
 800896c:	b082      	sub	sp, #8
 800896e:	af00      	add	r7, sp, #0
 8008970:	6078      	str	r0, [r7, #4]
 8008972:	0008      	movs	r0, r1
 8008974:	0011      	movs	r1, r2
 8008976:	1cbb      	adds	r3, r7, #2
 8008978:	1c02      	adds	r2, r0, #0
 800897a:	801a      	strh	r2, [r3, #0]
 800897c:	1c7b      	adds	r3, r7, #1
 800897e:	1c0a      	adds	r2, r1, #0
 8008980:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008982:	1c7b      	adds	r3, r7, #1
 8008984:	781b      	ldrb	r3, [r3, #0]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d004      	beq.n	8008994 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800898a:	1cbb      	adds	r3, r7, #2
 800898c:	881a      	ldrh	r2, [r3, #0]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008992:	e003      	b.n	800899c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008994:	1cbb      	adds	r3, r7, #2
 8008996:	881a      	ldrh	r2, [r3, #0]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800899c:	46c0      	nop			@ (mov r8, r8)
 800899e:	46bd      	mov	sp, r7
 80089a0:	b002      	add	sp, #8
 80089a2:	bd80      	pop	{r7, pc}

080089a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b082      	sub	sp, #8
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	0002      	movs	r2, r0
 80089ac:	1dbb      	adds	r3, r7, #6
 80089ae:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80089b0:	4b10      	ldr	r3, [pc, #64]	@ (80089f4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80089b2:	68db      	ldr	r3, [r3, #12]
 80089b4:	1dba      	adds	r2, r7, #6
 80089b6:	8812      	ldrh	r2, [r2, #0]
 80089b8:	4013      	ands	r3, r2
 80089ba:	d008      	beq.n	80089ce <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80089bc:	4b0d      	ldr	r3, [pc, #52]	@ (80089f4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80089be:	1dba      	adds	r2, r7, #6
 80089c0:	8812      	ldrh	r2, [r2, #0]
 80089c2:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80089c4:	1dbb      	adds	r3, r7, #6
 80089c6:	881b      	ldrh	r3, [r3, #0]
 80089c8:	0018      	movs	r0, r3
 80089ca:	f7fd f98d 	bl	8005ce8 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80089ce:	4b09      	ldr	r3, [pc, #36]	@ (80089f4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80089d0:	691b      	ldr	r3, [r3, #16]
 80089d2:	1dba      	adds	r2, r7, #6
 80089d4:	8812      	ldrh	r2, [r2, #0]
 80089d6:	4013      	ands	r3, r2
 80089d8:	d008      	beq.n	80089ec <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80089da:	4b06      	ldr	r3, [pc, #24]	@ (80089f4 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80089dc:	1dba      	adds	r2, r7, #6
 80089de:	8812      	ldrh	r2, [r2, #0]
 80089e0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80089e2:	1dbb      	adds	r3, r7, #6
 80089e4:	881b      	ldrh	r3, [r3, #0]
 80089e6:	0018      	movs	r0, r3
 80089e8:	f000 f806 	bl	80089f8 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80089ec:	46c0      	nop			@ (mov r8, r8)
 80089ee:	46bd      	mov	sp, r7
 80089f0:	b002      	add	sp, #8
 80089f2:	bd80      	pop	{r7, pc}
 80089f4:	40021800 	.word	0x40021800

080089f8 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b082      	sub	sp, #8
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	0002      	movs	r2, r0
 8008a00:	1dbb      	adds	r3, r7, #6
 8008a02:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8008a04:	46c0      	nop			@ (mov r8, r8)
 8008a06:	46bd      	mov	sp, r7
 8008a08:	b002      	add	sp, #8
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b082      	sub	sp, #8
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d101      	bne.n	8008a1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e08f      	b.n	8008b3e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2241      	movs	r2, #65	@ 0x41
 8008a22:	5c9b      	ldrb	r3, [r3, r2]
 8008a24:	b2db      	uxtb	r3, r3
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d107      	bne.n	8008a3a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2240      	movs	r2, #64	@ 0x40
 8008a2e:	2100      	movs	r1, #0
 8008a30:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	0018      	movs	r0, r3
 8008a36:	f7fe fbd9 	bl	80071ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2241      	movs	r2, #65	@ 0x41
 8008a3e:	2124      	movs	r1, #36	@ 0x24
 8008a40:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	681a      	ldr	r2, [r3, #0]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	2101      	movs	r1, #1
 8008a4e:	438a      	bics	r2, r1
 8008a50:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	685a      	ldr	r2, [r3, #4]
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	493b      	ldr	r1, [pc, #236]	@ (8008b48 <HAL_I2C_Init+0x13c>)
 8008a5c:	400a      	ands	r2, r1
 8008a5e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	689a      	ldr	r2, [r3, #8]
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4938      	ldr	r1, [pc, #224]	@ (8008b4c <HAL_I2C_Init+0x140>)
 8008a6c:	400a      	ands	r2, r1
 8008a6e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	68db      	ldr	r3, [r3, #12]
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d108      	bne.n	8008a8a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	689a      	ldr	r2, [r3, #8]
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	2180      	movs	r1, #128	@ 0x80
 8008a82:	0209      	lsls	r1, r1, #8
 8008a84:	430a      	orrs	r2, r1
 8008a86:	609a      	str	r2, [r3, #8]
 8008a88:	e007      	b.n	8008a9a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	689a      	ldr	r2, [r3, #8]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	2184      	movs	r1, #132	@ 0x84
 8008a94:	0209      	lsls	r1, r1, #8
 8008a96:	430a      	orrs	r2, r1
 8008a98:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	68db      	ldr	r3, [r3, #12]
 8008a9e:	2b02      	cmp	r3, #2
 8008aa0:	d109      	bne.n	8008ab6 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	685a      	ldr	r2, [r3, #4]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	2180      	movs	r1, #128	@ 0x80
 8008aae:	0109      	lsls	r1, r1, #4
 8008ab0:	430a      	orrs	r2, r1
 8008ab2:	605a      	str	r2, [r3, #4]
 8008ab4:	e007      	b.n	8008ac6 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	685a      	ldr	r2, [r3, #4]
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4923      	ldr	r1, [pc, #140]	@ (8008b50 <HAL_I2C_Init+0x144>)
 8008ac2:	400a      	ands	r2, r1
 8008ac4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	685a      	ldr	r2, [r3, #4]
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	4920      	ldr	r1, [pc, #128]	@ (8008b54 <HAL_I2C_Init+0x148>)
 8008ad2:	430a      	orrs	r2, r1
 8008ad4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	68da      	ldr	r2, [r3, #12]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	491a      	ldr	r1, [pc, #104]	@ (8008b4c <HAL_I2C_Init+0x140>)
 8008ae2:	400a      	ands	r2, r1
 8008ae4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	691a      	ldr	r2, [r3, #16]
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	695b      	ldr	r3, [r3, #20]
 8008aee:	431a      	orrs	r2, r3
 8008af0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	699b      	ldr	r3, [r3, #24]
 8008af6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	430a      	orrs	r2, r1
 8008afe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	69d9      	ldr	r1, [r3, #28]
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6a1a      	ldr	r2, [r3, #32]
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	430a      	orrs	r2, r1
 8008b0e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	681a      	ldr	r2, [r3, #0]
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	2101      	movs	r1, #1
 8008b1c:	430a      	orrs	r2, r1
 8008b1e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2200      	movs	r2, #0
 8008b24:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	2241      	movs	r2, #65	@ 0x41
 8008b2a:	2120      	movs	r1, #32
 8008b2c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2200      	movs	r2, #0
 8008b32:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2242      	movs	r2, #66	@ 0x42
 8008b38:	2100      	movs	r1, #0
 8008b3a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008b3c:	2300      	movs	r3, #0
}
 8008b3e:	0018      	movs	r0, r3
 8008b40:	46bd      	mov	sp, r7
 8008b42:	b002      	add	sp, #8
 8008b44:	bd80      	pop	{r7, pc}
 8008b46:	46c0      	nop			@ (mov r8, r8)
 8008b48:	f0ffffff 	.word	0xf0ffffff
 8008b4c:	ffff7fff 	.word	0xffff7fff
 8008b50:	fffff7ff 	.word	0xfffff7ff
 8008b54:	02008000 	.word	0x02008000

08008b58 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008b58:	b590      	push	{r4, r7, lr}
 8008b5a:	b089      	sub	sp, #36	@ 0x24
 8008b5c:	af02      	add	r7, sp, #8
 8008b5e:	60f8      	str	r0, [r7, #12]
 8008b60:	0008      	movs	r0, r1
 8008b62:	607a      	str	r2, [r7, #4]
 8008b64:	0019      	movs	r1, r3
 8008b66:	230a      	movs	r3, #10
 8008b68:	18fb      	adds	r3, r7, r3
 8008b6a:	1c02      	adds	r2, r0, #0
 8008b6c:	801a      	strh	r2, [r3, #0]
 8008b6e:	2308      	movs	r3, #8
 8008b70:	18fb      	adds	r3, r7, r3
 8008b72:	1c0a      	adds	r2, r1, #0
 8008b74:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2241      	movs	r2, #65	@ 0x41
 8008b7a:	5c9b      	ldrb	r3, [r3, r2]
 8008b7c:	b2db      	uxtb	r3, r3
 8008b7e:	2b20      	cmp	r3, #32
 8008b80:	d000      	beq.n	8008b84 <HAL_I2C_Master_Transmit+0x2c>
 8008b82:	e10a      	b.n	8008d9a <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	2240      	movs	r2, #64	@ 0x40
 8008b88:	5c9b      	ldrb	r3, [r3, r2]
 8008b8a:	2b01      	cmp	r3, #1
 8008b8c:	d101      	bne.n	8008b92 <HAL_I2C_Master_Transmit+0x3a>
 8008b8e:	2302      	movs	r3, #2
 8008b90:	e104      	b.n	8008d9c <HAL_I2C_Master_Transmit+0x244>
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	2240      	movs	r2, #64	@ 0x40
 8008b96:	2101      	movs	r1, #1
 8008b98:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008b9a:	f7ff fc3b 	bl	8008414 <HAL_GetTick>
 8008b9e:	0003      	movs	r3, r0
 8008ba0:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008ba2:	2380      	movs	r3, #128	@ 0x80
 8008ba4:	0219      	lsls	r1, r3, #8
 8008ba6:	68f8      	ldr	r0, [r7, #12]
 8008ba8:	693b      	ldr	r3, [r7, #16]
 8008baa:	9300      	str	r3, [sp, #0]
 8008bac:	2319      	movs	r3, #25
 8008bae:	2201      	movs	r2, #1
 8008bb0:	f000 fa26 	bl	8009000 <I2C_WaitOnFlagUntilTimeout>
 8008bb4:	1e03      	subs	r3, r0, #0
 8008bb6:	d001      	beq.n	8008bbc <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8008bb8:	2301      	movs	r3, #1
 8008bba:	e0ef      	b.n	8008d9c <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	2241      	movs	r2, #65	@ 0x41
 8008bc0:	2121      	movs	r1, #33	@ 0x21
 8008bc2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	2242      	movs	r2, #66	@ 0x42
 8008bc8:	2110      	movs	r1, #16
 8008bca:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	687a      	ldr	r2, [r7, #4]
 8008bd6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	2208      	movs	r2, #8
 8008bdc:	18ba      	adds	r2, r7, r2
 8008bde:	8812      	ldrh	r2, [r2, #0]
 8008be0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	2200      	movs	r2, #0
 8008be6:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008bec:	b29b      	uxth	r3, r3
 8008bee:	2bff      	cmp	r3, #255	@ 0xff
 8008bf0:	d906      	bls.n	8008c00 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	22ff      	movs	r2, #255	@ 0xff
 8008bf6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8008bf8:	2380      	movs	r3, #128	@ 0x80
 8008bfa:	045b      	lsls	r3, r3, #17
 8008bfc:	617b      	str	r3, [r7, #20]
 8008bfe:	e007      	b.n	8008c10 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c04:	b29a      	uxth	r2, r3
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008c0a:	2380      	movs	r3, #128	@ 0x80
 8008c0c:	049b      	lsls	r3, r3, #18
 8008c0e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d027      	beq.n	8008c68 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c1c:	781a      	ldrb	r2, [r3, #0]
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c28:	1c5a      	adds	r2, r3, #1
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	3b01      	subs	r3, #1
 8008c36:	b29a      	uxth	r2, r3
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c40:	3b01      	subs	r3, #1
 8008c42:	b29a      	uxth	r2, r3
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c4c:	b2db      	uxtb	r3, r3
 8008c4e:	3301      	adds	r3, #1
 8008c50:	b2da      	uxtb	r2, r3
 8008c52:	697c      	ldr	r4, [r7, #20]
 8008c54:	230a      	movs	r3, #10
 8008c56:	18fb      	adds	r3, r7, r3
 8008c58:	8819      	ldrh	r1, [r3, #0]
 8008c5a:	68f8      	ldr	r0, [r7, #12]
 8008c5c:	4b51      	ldr	r3, [pc, #324]	@ (8008da4 <HAL_I2C_Master_Transmit+0x24c>)
 8008c5e:	9300      	str	r3, [sp, #0]
 8008c60:	0023      	movs	r3, r4
 8008c62:	f000 fc45 	bl	80094f0 <I2C_TransferConfig>
 8008c66:	e06f      	b.n	8008d48 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c6c:	b2da      	uxtb	r2, r3
 8008c6e:	697c      	ldr	r4, [r7, #20]
 8008c70:	230a      	movs	r3, #10
 8008c72:	18fb      	adds	r3, r7, r3
 8008c74:	8819      	ldrh	r1, [r3, #0]
 8008c76:	68f8      	ldr	r0, [r7, #12]
 8008c78:	4b4a      	ldr	r3, [pc, #296]	@ (8008da4 <HAL_I2C_Master_Transmit+0x24c>)
 8008c7a:	9300      	str	r3, [sp, #0]
 8008c7c:	0023      	movs	r3, r4
 8008c7e:	f000 fc37 	bl	80094f0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008c82:	e061      	b.n	8008d48 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c84:	693a      	ldr	r2, [r7, #16]
 8008c86:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	0018      	movs	r0, r3
 8008c8c:	f000 fa10 	bl	80090b0 <I2C_WaitOnTXISFlagUntilTimeout>
 8008c90:	1e03      	subs	r3, r0, #0
 8008c92:	d001      	beq.n	8008c98 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8008c94:	2301      	movs	r3, #1
 8008c96:	e081      	b.n	8008d9c <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c9c:	781a      	ldrb	r2, [r3, #0]
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ca8:	1c5a      	adds	r2, r3, #1
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cb2:	b29b      	uxth	r3, r3
 8008cb4:	3b01      	subs	r3, #1
 8008cb6:	b29a      	uxth	r2, r3
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cc0:	3b01      	subs	r3, #1
 8008cc2:	b29a      	uxth	r2, r3
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ccc:	b29b      	uxth	r3, r3
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d03a      	beq.n	8008d48 <HAL_I2C_Master_Transmit+0x1f0>
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d136      	bne.n	8008d48 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008cda:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008cdc:	68f8      	ldr	r0, [r7, #12]
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	9300      	str	r3, [sp, #0]
 8008ce2:	0013      	movs	r3, r2
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	2180      	movs	r1, #128	@ 0x80
 8008ce8:	f000 f98a 	bl	8009000 <I2C_WaitOnFlagUntilTimeout>
 8008cec:	1e03      	subs	r3, r0, #0
 8008cee:	d001      	beq.n	8008cf4 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	e053      	b.n	8008d9c <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	2bff      	cmp	r3, #255	@ 0xff
 8008cfc:	d911      	bls.n	8008d22 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	22ff      	movs	r2, #255	@ 0xff
 8008d02:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d08:	b2da      	uxtb	r2, r3
 8008d0a:	2380      	movs	r3, #128	@ 0x80
 8008d0c:	045c      	lsls	r4, r3, #17
 8008d0e:	230a      	movs	r3, #10
 8008d10:	18fb      	adds	r3, r7, r3
 8008d12:	8819      	ldrh	r1, [r3, #0]
 8008d14:	68f8      	ldr	r0, [r7, #12]
 8008d16:	2300      	movs	r3, #0
 8008d18:	9300      	str	r3, [sp, #0]
 8008d1a:	0023      	movs	r3, r4
 8008d1c:	f000 fbe8 	bl	80094f0 <I2C_TransferConfig>
 8008d20:	e012      	b.n	8008d48 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d26:	b29a      	uxth	r2, r3
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d30:	b2da      	uxtb	r2, r3
 8008d32:	2380      	movs	r3, #128	@ 0x80
 8008d34:	049c      	lsls	r4, r3, #18
 8008d36:	230a      	movs	r3, #10
 8008d38:	18fb      	adds	r3, r7, r3
 8008d3a:	8819      	ldrh	r1, [r3, #0]
 8008d3c:	68f8      	ldr	r0, [r7, #12]
 8008d3e:	2300      	movs	r3, #0
 8008d40:	9300      	str	r3, [sp, #0]
 8008d42:	0023      	movs	r3, r4
 8008d44:	f000 fbd4 	bl	80094f0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d4c:	b29b      	uxth	r3, r3
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d198      	bne.n	8008c84 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008d52:	693a      	ldr	r2, [r7, #16]
 8008d54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	0018      	movs	r0, r3
 8008d5a:	f000 f9ef 	bl	800913c <I2C_WaitOnSTOPFlagUntilTimeout>
 8008d5e:	1e03      	subs	r3, r0, #0
 8008d60:	d001      	beq.n	8008d66 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8008d62:	2301      	movs	r3, #1
 8008d64:	e01a      	b.n	8008d9c <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	2220      	movs	r2, #32
 8008d6c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	685a      	ldr	r2, [r3, #4]
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	490b      	ldr	r1, [pc, #44]	@ (8008da8 <HAL_I2C_Master_Transmit+0x250>)
 8008d7a:	400a      	ands	r2, r1
 8008d7c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	2241      	movs	r2, #65	@ 0x41
 8008d82:	2120      	movs	r1, #32
 8008d84:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	2242      	movs	r2, #66	@ 0x42
 8008d8a:	2100      	movs	r1, #0
 8008d8c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2240      	movs	r2, #64	@ 0x40
 8008d92:	2100      	movs	r1, #0
 8008d94:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008d96:	2300      	movs	r3, #0
 8008d98:	e000      	b.n	8008d9c <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8008d9a:	2302      	movs	r3, #2
  }
}
 8008d9c:	0018      	movs	r0, r3
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	b007      	add	sp, #28
 8008da2:	bd90      	pop	{r4, r7, pc}
 8008da4:	80002000 	.word	0x80002000
 8008da8:	fe00e800 	.word	0xfe00e800

08008dac <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8008dac:	b590      	push	{r4, r7, lr}
 8008dae:	b089      	sub	sp, #36	@ 0x24
 8008db0:	af02      	add	r7, sp, #8
 8008db2:	60f8      	str	r0, [r7, #12]
 8008db4:	0008      	movs	r0, r1
 8008db6:	607a      	str	r2, [r7, #4]
 8008db8:	0019      	movs	r1, r3
 8008dba:	230a      	movs	r3, #10
 8008dbc:	18fb      	adds	r3, r7, r3
 8008dbe:	1c02      	adds	r2, r0, #0
 8008dc0:	801a      	strh	r2, [r3, #0]
 8008dc2:	2308      	movs	r3, #8
 8008dc4:	18fb      	adds	r3, r7, r3
 8008dc6:	1c0a      	adds	r2, r1, #0
 8008dc8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2241      	movs	r2, #65	@ 0x41
 8008dce:	5c9b      	ldrb	r3, [r3, r2]
 8008dd0:	b2db      	uxtb	r3, r3
 8008dd2:	2b20      	cmp	r3, #32
 8008dd4:	d000      	beq.n	8008dd8 <HAL_I2C_Master_Receive+0x2c>
 8008dd6:	e0e8      	b.n	8008faa <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2240      	movs	r2, #64	@ 0x40
 8008ddc:	5c9b      	ldrb	r3, [r3, r2]
 8008dde:	2b01      	cmp	r3, #1
 8008de0:	d101      	bne.n	8008de6 <HAL_I2C_Master_Receive+0x3a>
 8008de2:	2302      	movs	r3, #2
 8008de4:	e0e2      	b.n	8008fac <HAL_I2C_Master_Receive+0x200>
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	2240      	movs	r2, #64	@ 0x40
 8008dea:	2101      	movs	r1, #1
 8008dec:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008dee:	f7ff fb11 	bl	8008414 <HAL_GetTick>
 8008df2:	0003      	movs	r3, r0
 8008df4:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008df6:	2380      	movs	r3, #128	@ 0x80
 8008df8:	0219      	lsls	r1, r3, #8
 8008dfa:	68f8      	ldr	r0, [r7, #12]
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	9300      	str	r3, [sp, #0]
 8008e00:	2319      	movs	r3, #25
 8008e02:	2201      	movs	r2, #1
 8008e04:	f000 f8fc 	bl	8009000 <I2C_WaitOnFlagUntilTimeout>
 8008e08:	1e03      	subs	r3, r0, #0
 8008e0a:	d001      	beq.n	8008e10 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	e0cd      	b.n	8008fac <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2241      	movs	r2, #65	@ 0x41
 8008e14:	2122      	movs	r1, #34	@ 0x22
 8008e16:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2242      	movs	r2, #66	@ 0x42
 8008e1c:	2110      	movs	r1, #16
 8008e1e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	2200      	movs	r2, #0
 8008e24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2208      	movs	r2, #8
 8008e30:	18ba      	adds	r2, r7, r2
 8008e32:	8812      	ldrh	r2, [r2, #0]
 8008e34:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	2200      	movs	r2, #0
 8008e3a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	2bff      	cmp	r3, #255	@ 0xff
 8008e44:	d911      	bls.n	8008e6a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	22ff      	movs	r2, #255	@ 0xff
 8008e4a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e50:	b2da      	uxtb	r2, r3
 8008e52:	2380      	movs	r3, #128	@ 0x80
 8008e54:	045c      	lsls	r4, r3, #17
 8008e56:	230a      	movs	r3, #10
 8008e58:	18fb      	adds	r3, r7, r3
 8008e5a:	8819      	ldrh	r1, [r3, #0]
 8008e5c:	68f8      	ldr	r0, [r7, #12]
 8008e5e:	4b55      	ldr	r3, [pc, #340]	@ (8008fb4 <HAL_I2C_Master_Receive+0x208>)
 8008e60:	9300      	str	r3, [sp, #0]
 8008e62:	0023      	movs	r3, r4
 8008e64:	f000 fb44 	bl	80094f0 <I2C_TransferConfig>
 8008e68:	e076      	b.n	8008f58 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e6e:	b29a      	uxth	r2, r3
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e78:	b2da      	uxtb	r2, r3
 8008e7a:	2380      	movs	r3, #128	@ 0x80
 8008e7c:	049c      	lsls	r4, r3, #18
 8008e7e:	230a      	movs	r3, #10
 8008e80:	18fb      	adds	r3, r7, r3
 8008e82:	8819      	ldrh	r1, [r3, #0]
 8008e84:	68f8      	ldr	r0, [r7, #12]
 8008e86:	4b4b      	ldr	r3, [pc, #300]	@ (8008fb4 <HAL_I2C_Master_Receive+0x208>)
 8008e88:	9300      	str	r3, [sp, #0]
 8008e8a:	0023      	movs	r3, r4
 8008e8c:	f000 fb30 	bl	80094f0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8008e90:	e062      	b.n	8008f58 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008e92:	697a      	ldr	r2, [r7, #20]
 8008e94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	0018      	movs	r0, r3
 8008e9a:	f000 f993 	bl	80091c4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008e9e:	1e03      	subs	r3, r0, #0
 8008ea0:	d001      	beq.n	8008ea6 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	e082      	b.n	8008fac <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eb0:	b2d2      	uxtb	r2, r2
 8008eb2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eb8:	1c5a      	adds	r2, r3, #1
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ec2:	3b01      	subs	r3, #1
 8008ec4:	b29a      	uxth	r2, r3
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	3b01      	subs	r3, #1
 8008ed2:	b29a      	uxth	r2, r3
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008edc:	b29b      	uxth	r3, r3
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d03a      	beq.n	8008f58 <HAL_I2C_Master_Receive+0x1ac>
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d136      	bne.n	8008f58 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008eea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008eec:	68f8      	ldr	r0, [r7, #12]
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	9300      	str	r3, [sp, #0]
 8008ef2:	0013      	movs	r3, r2
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	2180      	movs	r1, #128	@ 0x80
 8008ef8:	f000 f882 	bl	8009000 <I2C_WaitOnFlagUntilTimeout>
 8008efc:	1e03      	subs	r3, r0, #0
 8008efe:	d001      	beq.n	8008f04 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8008f00:	2301      	movs	r3, #1
 8008f02:	e053      	b.n	8008fac <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f08:	b29b      	uxth	r3, r3
 8008f0a:	2bff      	cmp	r3, #255	@ 0xff
 8008f0c:	d911      	bls.n	8008f32 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	22ff      	movs	r2, #255	@ 0xff
 8008f12:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f18:	b2da      	uxtb	r2, r3
 8008f1a:	2380      	movs	r3, #128	@ 0x80
 8008f1c:	045c      	lsls	r4, r3, #17
 8008f1e:	230a      	movs	r3, #10
 8008f20:	18fb      	adds	r3, r7, r3
 8008f22:	8819      	ldrh	r1, [r3, #0]
 8008f24:	68f8      	ldr	r0, [r7, #12]
 8008f26:	2300      	movs	r3, #0
 8008f28:	9300      	str	r3, [sp, #0]
 8008f2a:	0023      	movs	r3, r4
 8008f2c:	f000 fae0 	bl	80094f0 <I2C_TransferConfig>
 8008f30:	e012      	b.n	8008f58 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f36:	b29a      	uxth	r2, r3
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f40:	b2da      	uxtb	r2, r3
 8008f42:	2380      	movs	r3, #128	@ 0x80
 8008f44:	049c      	lsls	r4, r3, #18
 8008f46:	230a      	movs	r3, #10
 8008f48:	18fb      	adds	r3, r7, r3
 8008f4a:	8819      	ldrh	r1, [r3, #0]
 8008f4c:	68f8      	ldr	r0, [r7, #12]
 8008f4e:	2300      	movs	r3, #0
 8008f50:	9300      	str	r3, [sp, #0]
 8008f52:	0023      	movs	r3, r4
 8008f54:	f000 facc 	bl	80094f0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d197      	bne.n	8008e92 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f62:	697a      	ldr	r2, [r7, #20]
 8008f64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	0018      	movs	r0, r3
 8008f6a:	f000 f8e7 	bl	800913c <I2C_WaitOnSTOPFlagUntilTimeout>
 8008f6e:	1e03      	subs	r3, r0, #0
 8008f70:	d001      	beq.n	8008f76 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8008f72:	2301      	movs	r3, #1
 8008f74:	e01a      	b.n	8008fac <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	2220      	movs	r2, #32
 8008f7c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	685a      	ldr	r2, [r3, #4]
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	490b      	ldr	r1, [pc, #44]	@ (8008fb8 <HAL_I2C_Master_Receive+0x20c>)
 8008f8a:	400a      	ands	r2, r1
 8008f8c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	2241      	movs	r2, #65	@ 0x41
 8008f92:	2120      	movs	r1, #32
 8008f94:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	2242      	movs	r2, #66	@ 0x42
 8008f9a:	2100      	movs	r1, #0
 8008f9c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2240      	movs	r2, #64	@ 0x40
 8008fa2:	2100      	movs	r1, #0
 8008fa4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	e000      	b.n	8008fac <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8008faa:	2302      	movs	r3, #2
  }
}
 8008fac:	0018      	movs	r0, r3
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	b007      	add	sp, #28
 8008fb2:	bd90      	pop	{r4, r7, pc}
 8008fb4:	80002400 	.word	0x80002400
 8008fb8:	fe00e800 	.word	0xfe00e800

08008fbc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b082      	sub	sp, #8
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	699b      	ldr	r3, [r3, #24]
 8008fca:	2202      	movs	r2, #2
 8008fcc:	4013      	ands	r3, r2
 8008fce:	2b02      	cmp	r3, #2
 8008fd0:	d103      	bne.n	8008fda <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	699b      	ldr	r3, [r3, #24]
 8008fe0:	2201      	movs	r2, #1
 8008fe2:	4013      	ands	r3, r2
 8008fe4:	2b01      	cmp	r3, #1
 8008fe6:	d007      	beq.n	8008ff8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	699a      	ldr	r2, [r3, #24]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	2101      	movs	r1, #1
 8008ff4:	430a      	orrs	r2, r1
 8008ff6:	619a      	str	r2, [r3, #24]
  }
}
 8008ff8:	46c0      	nop			@ (mov r8, r8)
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	b002      	add	sp, #8
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b084      	sub	sp, #16
 8009004:	af00      	add	r7, sp, #0
 8009006:	60f8      	str	r0, [r7, #12]
 8009008:	60b9      	str	r1, [r7, #8]
 800900a:	603b      	str	r3, [r7, #0]
 800900c:	1dfb      	adds	r3, r7, #7
 800900e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009010:	e03a      	b.n	8009088 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009012:	69ba      	ldr	r2, [r7, #24]
 8009014:	6839      	ldr	r1, [r7, #0]
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	0018      	movs	r0, r3
 800901a:	f000 f971 	bl	8009300 <I2C_IsErrorOccurred>
 800901e:	1e03      	subs	r3, r0, #0
 8009020:	d001      	beq.n	8009026 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009022:	2301      	movs	r3, #1
 8009024:	e040      	b.n	80090a8 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	3301      	adds	r3, #1
 800902a:	d02d      	beq.n	8009088 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800902c:	f7ff f9f2 	bl	8008414 <HAL_GetTick>
 8009030:	0002      	movs	r2, r0
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	1ad3      	subs	r3, r2, r3
 8009036:	683a      	ldr	r2, [r7, #0]
 8009038:	429a      	cmp	r2, r3
 800903a:	d302      	bcc.n	8009042 <I2C_WaitOnFlagUntilTimeout+0x42>
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d122      	bne.n	8009088 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	699b      	ldr	r3, [r3, #24]
 8009048:	68ba      	ldr	r2, [r7, #8]
 800904a:	4013      	ands	r3, r2
 800904c:	68ba      	ldr	r2, [r7, #8]
 800904e:	1ad3      	subs	r3, r2, r3
 8009050:	425a      	negs	r2, r3
 8009052:	4153      	adcs	r3, r2
 8009054:	b2db      	uxtb	r3, r3
 8009056:	001a      	movs	r2, r3
 8009058:	1dfb      	adds	r3, r7, #7
 800905a:	781b      	ldrb	r3, [r3, #0]
 800905c:	429a      	cmp	r2, r3
 800905e:	d113      	bne.n	8009088 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009064:	2220      	movs	r2, #32
 8009066:	431a      	orrs	r2, r3
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2241      	movs	r2, #65	@ 0x41
 8009070:	2120      	movs	r1, #32
 8009072:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	2242      	movs	r2, #66	@ 0x42
 8009078:	2100      	movs	r1, #0
 800907a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2240      	movs	r2, #64	@ 0x40
 8009080:	2100      	movs	r1, #0
 8009082:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8009084:	2301      	movs	r3, #1
 8009086:	e00f      	b.n	80090a8 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	699b      	ldr	r3, [r3, #24]
 800908e:	68ba      	ldr	r2, [r7, #8]
 8009090:	4013      	ands	r3, r2
 8009092:	68ba      	ldr	r2, [r7, #8]
 8009094:	1ad3      	subs	r3, r2, r3
 8009096:	425a      	negs	r2, r3
 8009098:	4153      	adcs	r3, r2
 800909a:	b2db      	uxtb	r3, r3
 800909c:	001a      	movs	r2, r3
 800909e:	1dfb      	adds	r3, r7, #7
 80090a0:	781b      	ldrb	r3, [r3, #0]
 80090a2:	429a      	cmp	r2, r3
 80090a4:	d0b5      	beq.n	8009012 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80090a6:	2300      	movs	r3, #0
}
 80090a8:	0018      	movs	r0, r3
 80090aa:	46bd      	mov	sp, r7
 80090ac:	b004      	add	sp, #16
 80090ae:	bd80      	pop	{r7, pc}

080090b0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b084      	sub	sp, #16
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	60f8      	str	r0, [r7, #12]
 80090b8:	60b9      	str	r1, [r7, #8]
 80090ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80090bc:	e032      	b.n	8009124 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80090be:	687a      	ldr	r2, [r7, #4]
 80090c0:	68b9      	ldr	r1, [r7, #8]
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	0018      	movs	r0, r3
 80090c6:	f000 f91b 	bl	8009300 <I2C_IsErrorOccurred>
 80090ca:	1e03      	subs	r3, r0, #0
 80090cc:	d001      	beq.n	80090d2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80090ce:	2301      	movs	r3, #1
 80090d0:	e030      	b.n	8009134 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	3301      	adds	r3, #1
 80090d6:	d025      	beq.n	8009124 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090d8:	f7ff f99c 	bl	8008414 <HAL_GetTick>
 80090dc:	0002      	movs	r2, r0
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	1ad3      	subs	r3, r2, r3
 80090e2:	68ba      	ldr	r2, [r7, #8]
 80090e4:	429a      	cmp	r2, r3
 80090e6:	d302      	bcc.n	80090ee <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d11a      	bne.n	8009124 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	699b      	ldr	r3, [r3, #24]
 80090f4:	2202      	movs	r2, #2
 80090f6:	4013      	ands	r3, r2
 80090f8:	2b02      	cmp	r3, #2
 80090fa:	d013      	beq.n	8009124 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009100:	2220      	movs	r2, #32
 8009102:	431a      	orrs	r2, r3
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2241      	movs	r2, #65	@ 0x41
 800910c:	2120      	movs	r1, #32
 800910e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	2242      	movs	r2, #66	@ 0x42
 8009114:	2100      	movs	r1, #0
 8009116:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	2240      	movs	r2, #64	@ 0x40
 800911c:	2100      	movs	r1, #0
 800911e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8009120:	2301      	movs	r3, #1
 8009122:	e007      	b.n	8009134 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	699b      	ldr	r3, [r3, #24]
 800912a:	2202      	movs	r2, #2
 800912c:	4013      	ands	r3, r2
 800912e:	2b02      	cmp	r3, #2
 8009130:	d1c5      	bne.n	80090be <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009132:	2300      	movs	r3, #0
}
 8009134:	0018      	movs	r0, r3
 8009136:	46bd      	mov	sp, r7
 8009138:	b004      	add	sp, #16
 800913a:	bd80      	pop	{r7, pc}

0800913c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b084      	sub	sp, #16
 8009140:	af00      	add	r7, sp, #0
 8009142:	60f8      	str	r0, [r7, #12]
 8009144:	60b9      	str	r1, [r7, #8]
 8009146:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009148:	e02f      	b.n	80091aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800914a:	687a      	ldr	r2, [r7, #4]
 800914c:	68b9      	ldr	r1, [r7, #8]
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	0018      	movs	r0, r3
 8009152:	f000 f8d5 	bl	8009300 <I2C_IsErrorOccurred>
 8009156:	1e03      	subs	r3, r0, #0
 8009158:	d001      	beq.n	800915e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800915a:	2301      	movs	r3, #1
 800915c:	e02d      	b.n	80091ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800915e:	f7ff f959 	bl	8008414 <HAL_GetTick>
 8009162:	0002      	movs	r2, r0
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	1ad3      	subs	r3, r2, r3
 8009168:	68ba      	ldr	r2, [r7, #8]
 800916a:	429a      	cmp	r2, r3
 800916c:	d302      	bcc.n	8009174 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d11a      	bne.n	80091aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	699b      	ldr	r3, [r3, #24]
 800917a:	2220      	movs	r2, #32
 800917c:	4013      	ands	r3, r2
 800917e:	2b20      	cmp	r3, #32
 8009180:	d013      	beq.n	80091aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009186:	2220      	movs	r2, #32
 8009188:	431a      	orrs	r2, r3
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2241      	movs	r2, #65	@ 0x41
 8009192:	2120      	movs	r1, #32
 8009194:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	2242      	movs	r2, #66	@ 0x42
 800919a:	2100      	movs	r1, #0
 800919c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	2240      	movs	r2, #64	@ 0x40
 80091a2:	2100      	movs	r1, #0
 80091a4:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80091a6:	2301      	movs	r3, #1
 80091a8:	e007      	b.n	80091ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	699b      	ldr	r3, [r3, #24]
 80091b0:	2220      	movs	r2, #32
 80091b2:	4013      	ands	r3, r2
 80091b4:	2b20      	cmp	r3, #32
 80091b6:	d1c8      	bne.n	800914a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80091b8:	2300      	movs	r3, #0
}
 80091ba:	0018      	movs	r0, r3
 80091bc:	46bd      	mov	sp, r7
 80091be:	b004      	add	sp, #16
 80091c0:	bd80      	pop	{r7, pc}
	...

080091c4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	b086      	sub	sp, #24
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	60f8      	str	r0, [r7, #12]
 80091cc:	60b9      	str	r1, [r7, #8]
 80091ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80091d0:	2317      	movs	r3, #23
 80091d2:	18fb      	adds	r3, r7, r3
 80091d4:	2200      	movs	r2, #0
 80091d6:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80091d8:	e07b      	b.n	80092d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80091da:	687a      	ldr	r2, [r7, #4]
 80091dc:	68b9      	ldr	r1, [r7, #8]
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	0018      	movs	r0, r3
 80091e2:	f000 f88d 	bl	8009300 <I2C_IsErrorOccurred>
 80091e6:	1e03      	subs	r3, r0, #0
 80091e8:	d003      	beq.n	80091f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 80091ea:	2317      	movs	r3, #23
 80091ec:	18fb      	adds	r3, r7, r3
 80091ee:	2201      	movs	r2, #1
 80091f0:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	699b      	ldr	r3, [r3, #24]
 80091f8:	2220      	movs	r2, #32
 80091fa:	4013      	ands	r3, r2
 80091fc:	2b20      	cmp	r3, #32
 80091fe:	d140      	bne.n	8009282 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8009200:	2117      	movs	r1, #23
 8009202:	187b      	adds	r3, r7, r1
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d13b      	bne.n	8009282 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	699b      	ldr	r3, [r3, #24]
 8009210:	2204      	movs	r2, #4
 8009212:	4013      	ands	r3, r2
 8009214:	2b04      	cmp	r3, #4
 8009216:	d106      	bne.n	8009226 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800921c:	2b00      	cmp	r3, #0
 800921e:	d002      	beq.n	8009226 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8009220:	187b      	adds	r3, r7, r1
 8009222:	2200      	movs	r2, #0
 8009224:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	699b      	ldr	r3, [r3, #24]
 800922c:	2210      	movs	r2, #16
 800922e:	4013      	ands	r3, r2
 8009230:	2b10      	cmp	r3, #16
 8009232:	d123      	bne.n	800927c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	2210      	movs	r2, #16
 800923a:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2204      	movs	r2, #4
 8009240:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	2220      	movs	r2, #32
 8009248:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	685a      	ldr	r2, [r3, #4]
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	4929      	ldr	r1, [pc, #164]	@ (80092fc <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8009256:	400a      	ands	r2, r1
 8009258:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	2241      	movs	r2, #65	@ 0x41
 800925e:	2120      	movs	r1, #32
 8009260:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2242      	movs	r2, #66	@ 0x42
 8009266:	2100      	movs	r1, #0
 8009268:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	2240      	movs	r2, #64	@ 0x40
 800926e:	2100      	movs	r1, #0
 8009270:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8009272:	2317      	movs	r3, #23
 8009274:	18fb      	adds	r3, r7, r3
 8009276:	2201      	movs	r2, #1
 8009278:	701a      	strb	r2, [r3, #0]
 800927a:	e002      	b.n	8009282 <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	2200      	movs	r2, #0
 8009280:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8009282:	f7ff f8c7 	bl	8008414 <HAL_GetTick>
 8009286:	0002      	movs	r2, r0
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	1ad3      	subs	r3, r2, r3
 800928c:	68ba      	ldr	r2, [r7, #8]
 800928e:	429a      	cmp	r2, r3
 8009290:	d302      	bcc.n	8009298 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d11c      	bne.n	80092d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8009298:	2017      	movs	r0, #23
 800929a:	183b      	adds	r3, r7, r0
 800929c:	781b      	ldrb	r3, [r3, #0]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d117      	bne.n	80092d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	699b      	ldr	r3, [r3, #24]
 80092a8:	2204      	movs	r2, #4
 80092aa:	4013      	ands	r3, r2
 80092ac:	2b04      	cmp	r3, #4
 80092ae:	d010      	beq.n	80092d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092b4:	2220      	movs	r2, #32
 80092b6:	431a      	orrs	r2, r3
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	2241      	movs	r2, #65	@ 0x41
 80092c0:	2120      	movs	r1, #32
 80092c2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	2240      	movs	r2, #64	@ 0x40
 80092c8:	2100      	movs	r1, #0
 80092ca:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80092cc:	183b      	adds	r3, r7, r0
 80092ce:	2201      	movs	r2, #1
 80092d0:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	699b      	ldr	r3, [r3, #24]
 80092d8:	2204      	movs	r2, #4
 80092da:	4013      	ands	r3, r2
 80092dc:	2b04      	cmp	r3, #4
 80092de:	d005      	beq.n	80092ec <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80092e0:	2317      	movs	r3, #23
 80092e2:	18fb      	adds	r3, r7, r3
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d100      	bne.n	80092ec <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80092ea:	e776      	b.n	80091da <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 80092ec:	2317      	movs	r3, #23
 80092ee:	18fb      	adds	r3, r7, r3
 80092f0:	781b      	ldrb	r3, [r3, #0]
}
 80092f2:	0018      	movs	r0, r3
 80092f4:	46bd      	mov	sp, r7
 80092f6:	b006      	add	sp, #24
 80092f8:	bd80      	pop	{r7, pc}
 80092fa:	46c0      	nop			@ (mov r8, r8)
 80092fc:	fe00e800 	.word	0xfe00e800

08009300 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009300:	b580      	push	{r7, lr}
 8009302:	b08a      	sub	sp, #40	@ 0x28
 8009304:	af00      	add	r7, sp, #0
 8009306:	60f8      	str	r0, [r7, #12]
 8009308:	60b9      	str	r1, [r7, #8]
 800930a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800930c:	2327      	movs	r3, #39	@ 0x27
 800930e:	18fb      	adds	r3, r7, r3
 8009310:	2200      	movs	r2, #0
 8009312:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	699b      	ldr	r3, [r3, #24]
 800931a:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800931c:	2300      	movs	r3, #0
 800931e:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009324:	69bb      	ldr	r3, [r7, #24]
 8009326:	2210      	movs	r2, #16
 8009328:	4013      	ands	r3, r2
 800932a:	d100      	bne.n	800932e <I2C_IsErrorOccurred+0x2e>
 800932c:	e079      	b.n	8009422 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	2210      	movs	r2, #16
 8009334:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009336:	e057      	b.n	80093e8 <I2C_IsErrorOccurred+0xe8>
 8009338:	2227      	movs	r2, #39	@ 0x27
 800933a:	18bb      	adds	r3, r7, r2
 800933c:	18ba      	adds	r2, r7, r2
 800933e:	7812      	ldrb	r2, [r2, #0]
 8009340:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	3301      	adds	r3, #1
 8009346:	d04f      	beq.n	80093e8 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009348:	f7ff f864 	bl	8008414 <HAL_GetTick>
 800934c:	0002      	movs	r2, r0
 800934e:	69fb      	ldr	r3, [r7, #28]
 8009350:	1ad3      	subs	r3, r2, r3
 8009352:	68ba      	ldr	r2, [r7, #8]
 8009354:	429a      	cmp	r2, r3
 8009356:	d302      	bcc.n	800935e <I2C_IsErrorOccurred+0x5e>
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d144      	bne.n	80093e8 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	685a      	ldr	r2, [r3, #4]
 8009364:	2380      	movs	r3, #128	@ 0x80
 8009366:	01db      	lsls	r3, r3, #7
 8009368:	4013      	ands	r3, r2
 800936a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800936c:	2013      	movs	r0, #19
 800936e:	183b      	adds	r3, r7, r0
 8009370:	68fa      	ldr	r2, [r7, #12]
 8009372:	2142      	movs	r1, #66	@ 0x42
 8009374:	5c52      	ldrb	r2, [r2, r1]
 8009376:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	699a      	ldr	r2, [r3, #24]
 800937e:	2380      	movs	r3, #128	@ 0x80
 8009380:	021b      	lsls	r3, r3, #8
 8009382:	401a      	ands	r2, r3
 8009384:	2380      	movs	r3, #128	@ 0x80
 8009386:	021b      	lsls	r3, r3, #8
 8009388:	429a      	cmp	r2, r3
 800938a:	d126      	bne.n	80093da <I2C_IsErrorOccurred+0xda>
 800938c:	697a      	ldr	r2, [r7, #20]
 800938e:	2380      	movs	r3, #128	@ 0x80
 8009390:	01db      	lsls	r3, r3, #7
 8009392:	429a      	cmp	r2, r3
 8009394:	d021      	beq.n	80093da <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8009396:	183b      	adds	r3, r7, r0
 8009398:	781b      	ldrb	r3, [r3, #0]
 800939a:	2b20      	cmp	r3, #32
 800939c:	d01d      	beq.n	80093da <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	685a      	ldr	r2, [r3, #4]
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	2180      	movs	r1, #128	@ 0x80
 80093aa:	01c9      	lsls	r1, r1, #7
 80093ac:	430a      	orrs	r2, r1
 80093ae:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80093b0:	f7ff f830 	bl	8008414 <HAL_GetTick>
 80093b4:	0003      	movs	r3, r0
 80093b6:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80093b8:	e00f      	b.n	80093da <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80093ba:	f7ff f82b 	bl	8008414 <HAL_GetTick>
 80093be:	0002      	movs	r2, r0
 80093c0:	69fb      	ldr	r3, [r7, #28]
 80093c2:	1ad3      	subs	r3, r2, r3
 80093c4:	2b19      	cmp	r3, #25
 80093c6:	d908      	bls.n	80093da <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80093c8:	6a3b      	ldr	r3, [r7, #32]
 80093ca:	2220      	movs	r2, #32
 80093cc:	4313      	orrs	r3, r2
 80093ce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80093d0:	2327      	movs	r3, #39	@ 0x27
 80093d2:	18fb      	adds	r3, r7, r3
 80093d4:	2201      	movs	r2, #1
 80093d6:	701a      	strb	r2, [r3, #0]

              break;
 80093d8:	e006      	b.n	80093e8 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	699b      	ldr	r3, [r3, #24]
 80093e0:	2220      	movs	r2, #32
 80093e2:	4013      	ands	r3, r2
 80093e4:	2b20      	cmp	r3, #32
 80093e6:	d1e8      	bne.n	80093ba <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	699b      	ldr	r3, [r3, #24]
 80093ee:	2220      	movs	r2, #32
 80093f0:	4013      	ands	r3, r2
 80093f2:	2b20      	cmp	r3, #32
 80093f4:	d004      	beq.n	8009400 <I2C_IsErrorOccurred+0x100>
 80093f6:	2327      	movs	r3, #39	@ 0x27
 80093f8:	18fb      	adds	r3, r7, r3
 80093fa:	781b      	ldrb	r3, [r3, #0]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d09b      	beq.n	8009338 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009400:	2327      	movs	r3, #39	@ 0x27
 8009402:	18fb      	adds	r3, r7, r3
 8009404:	781b      	ldrb	r3, [r3, #0]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d103      	bne.n	8009412 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	2220      	movs	r2, #32
 8009410:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009412:	6a3b      	ldr	r3, [r7, #32]
 8009414:	2204      	movs	r2, #4
 8009416:	4313      	orrs	r3, r2
 8009418:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800941a:	2327      	movs	r3, #39	@ 0x27
 800941c:	18fb      	adds	r3, r7, r3
 800941e:	2201      	movs	r2, #1
 8009420:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	699b      	ldr	r3, [r3, #24]
 8009428:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800942a:	69ba      	ldr	r2, [r7, #24]
 800942c:	2380      	movs	r3, #128	@ 0x80
 800942e:	005b      	lsls	r3, r3, #1
 8009430:	4013      	ands	r3, r2
 8009432:	d00c      	beq.n	800944e <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009434:	6a3b      	ldr	r3, [r7, #32]
 8009436:	2201      	movs	r2, #1
 8009438:	4313      	orrs	r3, r2
 800943a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	2280      	movs	r2, #128	@ 0x80
 8009442:	0052      	lsls	r2, r2, #1
 8009444:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009446:	2327      	movs	r3, #39	@ 0x27
 8009448:	18fb      	adds	r3, r7, r3
 800944a:	2201      	movs	r2, #1
 800944c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800944e:	69ba      	ldr	r2, [r7, #24]
 8009450:	2380      	movs	r3, #128	@ 0x80
 8009452:	00db      	lsls	r3, r3, #3
 8009454:	4013      	ands	r3, r2
 8009456:	d00c      	beq.n	8009472 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009458:	6a3b      	ldr	r3, [r7, #32]
 800945a:	2208      	movs	r2, #8
 800945c:	4313      	orrs	r3, r2
 800945e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	2280      	movs	r2, #128	@ 0x80
 8009466:	00d2      	lsls	r2, r2, #3
 8009468:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800946a:	2327      	movs	r3, #39	@ 0x27
 800946c:	18fb      	adds	r3, r7, r3
 800946e:	2201      	movs	r2, #1
 8009470:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009472:	69ba      	ldr	r2, [r7, #24]
 8009474:	2380      	movs	r3, #128	@ 0x80
 8009476:	009b      	lsls	r3, r3, #2
 8009478:	4013      	ands	r3, r2
 800947a:	d00c      	beq.n	8009496 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800947c:	6a3b      	ldr	r3, [r7, #32]
 800947e:	2202      	movs	r2, #2
 8009480:	4313      	orrs	r3, r2
 8009482:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	2280      	movs	r2, #128	@ 0x80
 800948a:	0092      	lsls	r2, r2, #2
 800948c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800948e:	2327      	movs	r3, #39	@ 0x27
 8009490:	18fb      	adds	r3, r7, r3
 8009492:	2201      	movs	r2, #1
 8009494:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8009496:	2327      	movs	r3, #39	@ 0x27
 8009498:	18fb      	adds	r3, r7, r3
 800949a:	781b      	ldrb	r3, [r3, #0]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d01d      	beq.n	80094dc <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	0018      	movs	r0, r3
 80094a4:	f7ff fd8a 	bl	8008fbc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	685a      	ldr	r2, [r3, #4]
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	490e      	ldr	r1, [pc, #56]	@ (80094ec <I2C_IsErrorOccurred+0x1ec>)
 80094b4:	400a      	ands	r2, r1
 80094b6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094bc:	6a3b      	ldr	r3, [r7, #32]
 80094be:	431a      	orrs	r2, r3
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	2241      	movs	r2, #65	@ 0x41
 80094c8:	2120      	movs	r1, #32
 80094ca:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	2242      	movs	r2, #66	@ 0x42
 80094d0:	2100      	movs	r1, #0
 80094d2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	2240      	movs	r2, #64	@ 0x40
 80094d8:	2100      	movs	r1, #0
 80094da:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80094dc:	2327      	movs	r3, #39	@ 0x27
 80094de:	18fb      	adds	r3, r7, r3
 80094e0:	781b      	ldrb	r3, [r3, #0]
}
 80094e2:	0018      	movs	r0, r3
 80094e4:	46bd      	mov	sp, r7
 80094e6:	b00a      	add	sp, #40	@ 0x28
 80094e8:	bd80      	pop	{r7, pc}
 80094ea:	46c0      	nop			@ (mov r8, r8)
 80094ec:	fe00e800 	.word	0xfe00e800

080094f0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80094f0:	b590      	push	{r4, r7, lr}
 80094f2:	b087      	sub	sp, #28
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	60f8      	str	r0, [r7, #12]
 80094f8:	0008      	movs	r0, r1
 80094fa:	0011      	movs	r1, r2
 80094fc:	607b      	str	r3, [r7, #4]
 80094fe:	240a      	movs	r4, #10
 8009500:	193b      	adds	r3, r7, r4
 8009502:	1c02      	adds	r2, r0, #0
 8009504:	801a      	strh	r2, [r3, #0]
 8009506:	2009      	movs	r0, #9
 8009508:	183b      	adds	r3, r7, r0
 800950a:	1c0a      	adds	r2, r1, #0
 800950c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800950e:	193b      	adds	r3, r7, r4
 8009510:	881b      	ldrh	r3, [r3, #0]
 8009512:	059b      	lsls	r3, r3, #22
 8009514:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009516:	183b      	adds	r3, r7, r0
 8009518:	781b      	ldrb	r3, [r3, #0]
 800951a:	0419      	lsls	r1, r3, #16
 800951c:	23ff      	movs	r3, #255	@ 0xff
 800951e:	041b      	lsls	r3, r3, #16
 8009520:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009522:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800952a:	4313      	orrs	r3, r2
 800952c:	005b      	lsls	r3, r3, #1
 800952e:	085b      	lsrs	r3, r3, #1
 8009530:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800953a:	0d51      	lsrs	r1, r2, #21
 800953c:	2280      	movs	r2, #128	@ 0x80
 800953e:	00d2      	lsls	r2, r2, #3
 8009540:	400a      	ands	r2, r1
 8009542:	4907      	ldr	r1, [pc, #28]	@ (8009560 <I2C_TransferConfig+0x70>)
 8009544:	430a      	orrs	r2, r1
 8009546:	43d2      	mvns	r2, r2
 8009548:	401a      	ands	r2, r3
 800954a:	0011      	movs	r1, r2
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	697a      	ldr	r2, [r7, #20]
 8009552:	430a      	orrs	r2, r1
 8009554:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009556:	46c0      	nop			@ (mov r8, r8)
 8009558:	46bd      	mov	sp, r7
 800955a:	b007      	add	sp, #28
 800955c:	bd90      	pop	{r4, r7, pc}
 800955e:	46c0      	nop			@ (mov r8, r8)
 8009560:	03ff63ff 	.word	0x03ff63ff

08009564 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b082      	sub	sp, #8
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
 800956c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2241      	movs	r2, #65	@ 0x41
 8009572:	5c9b      	ldrb	r3, [r3, r2]
 8009574:	b2db      	uxtb	r3, r3
 8009576:	2b20      	cmp	r3, #32
 8009578:	d138      	bne.n	80095ec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	2240      	movs	r2, #64	@ 0x40
 800957e:	5c9b      	ldrb	r3, [r3, r2]
 8009580:	2b01      	cmp	r3, #1
 8009582:	d101      	bne.n	8009588 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009584:	2302      	movs	r3, #2
 8009586:	e032      	b.n	80095ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	2240      	movs	r2, #64	@ 0x40
 800958c:	2101      	movs	r1, #1
 800958e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2241      	movs	r2, #65	@ 0x41
 8009594:	2124      	movs	r1, #36	@ 0x24
 8009596:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	2101      	movs	r1, #1
 80095a4:	438a      	bics	r2, r1
 80095a6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	681a      	ldr	r2, [r3, #0]
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4911      	ldr	r1, [pc, #68]	@ (80095f8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80095b4:	400a      	ands	r2, r1
 80095b6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	6819      	ldr	r1, [r3, #0]
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	683a      	ldr	r2, [r7, #0]
 80095c4:	430a      	orrs	r2, r1
 80095c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	681a      	ldr	r2, [r3, #0]
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	2101      	movs	r1, #1
 80095d4:	430a      	orrs	r2, r1
 80095d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2241      	movs	r2, #65	@ 0x41
 80095dc:	2120      	movs	r1, #32
 80095de:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2240      	movs	r2, #64	@ 0x40
 80095e4:	2100      	movs	r1, #0
 80095e6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80095e8:	2300      	movs	r3, #0
 80095ea:	e000      	b.n	80095ee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80095ec:	2302      	movs	r3, #2
  }
}
 80095ee:	0018      	movs	r0, r3
 80095f0:	46bd      	mov	sp, r7
 80095f2:	b002      	add	sp, #8
 80095f4:	bd80      	pop	{r7, pc}
 80095f6:	46c0      	nop			@ (mov r8, r8)
 80095f8:	ffffefff 	.word	0xffffefff

080095fc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b084      	sub	sp, #16
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
 8009604:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	2241      	movs	r2, #65	@ 0x41
 800960a:	5c9b      	ldrb	r3, [r3, r2]
 800960c:	b2db      	uxtb	r3, r3
 800960e:	2b20      	cmp	r3, #32
 8009610:	d139      	bne.n	8009686 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2240      	movs	r2, #64	@ 0x40
 8009616:	5c9b      	ldrb	r3, [r3, r2]
 8009618:	2b01      	cmp	r3, #1
 800961a:	d101      	bne.n	8009620 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800961c:	2302      	movs	r3, #2
 800961e:	e033      	b.n	8009688 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2240      	movs	r2, #64	@ 0x40
 8009624:	2101      	movs	r1, #1
 8009626:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2241      	movs	r2, #65	@ 0x41
 800962c:	2124      	movs	r1, #36	@ 0x24
 800962e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	681a      	ldr	r2, [r3, #0]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	2101      	movs	r1, #1
 800963c:	438a      	bics	r2, r1
 800963e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	4a11      	ldr	r2, [pc, #68]	@ (8009690 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800964c:	4013      	ands	r3, r2
 800964e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	021b      	lsls	r3, r3, #8
 8009654:	68fa      	ldr	r2, [r7, #12]
 8009656:	4313      	orrs	r3, r2
 8009658:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	68fa      	ldr	r2, [r7, #12]
 8009660:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	681a      	ldr	r2, [r3, #0]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	2101      	movs	r1, #1
 800966e:	430a      	orrs	r2, r1
 8009670:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2241      	movs	r2, #65	@ 0x41
 8009676:	2120      	movs	r1, #32
 8009678:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2240      	movs	r2, #64	@ 0x40
 800967e:	2100      	movs	r1, #0
 8009680:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8009682:	2300      	movs	r3, #0
 8009684:	e000      	b.n	8009688 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009686:	2302      	movs	r3, #2
  }
}
 8009688:	0018      	movs	r0, r3
 800968a:	46bd      	mov	sp, r7
 800968c:	b004      	add	sp, #16
 800968e:	bd80      	pop	{r7, pc}
 8009690:	fffff0ff 	.word	0xfffff0ff

08009694 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009694:	b580      	push	{r7, lr}
 8009696:	b084      	sub	sp, #16
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800969c:	4b19      	ldr	r3, [pc, #100]	@ (8009704 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	4a19      	ldr	r2, [pc, #100]	@ (8009708 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80096a2:	4013      	ands	r3, r2
 80096a4:	0019      	movs	r1, r3
 80096a6:	4b17      	ldr	r3, [pc, #92]	@ (8009704 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80096a8:	687a      	ldr	r2, [r7, #4]
 80096aa:	430a      	orrs	r2, r1
 80096ac:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80096ae:	687a      	ldr	r2, [r7, #4]
 80096b0:	2380      	movs	r3, #128	@ 0x80
 80096b2:	009b      	lsls	r3, r3, #2
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d11f      	bne.n	80096f8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80096b8:	4b14      	ldr	r3, [pc, #80]	@ (800970c <HAL_PWREx_ControlVoltageScaling+0x78>)
 80096ba:	681a      	ldr	r2, [r3, #0]
 80096bc:	0013      	movs	r3, r2
 80096be:	005b      	lsls	r3, r3, #1
 80096c0:	189b      	adds	r3, r3, r2
 80096c2:	005b      	lsls	r3, r3, #1
 80096c4:	4912      	ldr	r1, [pc, #72]	@ (8009710 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80096c6:	0018      	movs	r0, r3
 80096c8:	f7f6 fd42 	bl	8000150 <__udivsi3>
 80096cc:	0003      	movs	r3, r0
 80096ce:	3301      	adds	r3, #1
 80096d0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80096d2:	e008      	b.n	80096e6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d003      	beq.n	80096e2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	3b01      	subs	r3, #1
 80096de:	60fb      	str	r3, [r7, #12]
 80096e0:	e001      	b.n	80096e6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80096e2:	2303      	movs	r3, #3
 80096e4:	e009      	b.n	80096fa <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80096e6:	4b07      	ldr	r3, [pc, #28]	@ (8009704 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80096e8:	695a      	ldr	r2, [r3, #20]
 80096ea:	2380      	movs	r3, #128	@ 0x80
 80096ec:	00db      	lsls	r3, r3, #3
 80096ee:	401a      	ands	r2, r3
 80096f0:	2380      	movs	r3, #128	@ 0x80
 80096f2:	00db      	lsls	r3, r3, #3
 80096f4:	429a      	cmp	r2, r3
 80096f6:	d0ed      	beq.n	80096d4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80096f8:	2300      	movs	r3, #0
}
 80096fa:	0018      	movs	r0, r3
 80096fc:	46bd      	mov	sp, r7
 80096fe:	b004      	add	sp, #16
 8009700:	bd80      	pop	{r7, pc}
 8009702:	46c0      	nop			@ (mov r8, r8)
 8009704:	40007000 	.word	0x40007000
 8009708:	fffff9ff 	.word	0xfffff9ff
 800970c:	200009ac 	.word	0x200009ac
 8009710:	000f4240 	.word	0x000f4240

08009714 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8009718:	4b03      	ldr	r3, [pc, #12]	@ (8009728 <LL_RCC_GetAPB1Prescaler+0x14>)
 800971a:	689a      	ldr	r2, [r3, #8]
 800971c:	23e0      	movs	r3, #224	@ 0xe0
 800971e:	01db      	lsls	r3, r3, #7
 8009720:	4013      	ands	r3, r2
}
 8009722:	0018      	movs	r0, r3
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}
 8009728:	40021000 	.word	0x40021000

0800972c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b088      	sub	sp, #32
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d102      	bne.n	8009740 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800973a:	2301      	movs	r3, #1
 800973c:	f000 fb50 	bl	8009de0 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	2201      	movs	r2, #1
 8009746:	4013      	ands	r3, r2
 8009748:	d100      	bne.n	800974c <HAL_RCC_OscConfig+0x20>
 800974a:	e07c      	b.n	8009846 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800974c:	4bc3      	ldr	r3, [pc, #780]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	2238      	movs	r2, #56	@ 0x38
 8009752:	4013      	ands	r3, r2
 8009754:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009756:	4bc1      	ldr	r3, [pc, #772]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009758:	68db      	ldr	r3, [r3, #12]
 800975a:	2203      	movs	r2, #3
 800975c:	4013      	ands	r3, r2
 800975e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8009760:	69bb      	ldr	r3, [r7, #24]
 8009762:	2b10      	cmp	r3, #16
 8009764:	d102      	bne.n	800976c <HAL_RCC_OscConfig+0x40>
 8009766:	697b      	ldr	r3, [r7, #20]
 8009768:	2b03      	cmp	r3, #3
 800976a:	d002      	beq.n	8009772 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800976c:	69bb      	ldr	r3, [r7, #24]
 800976e:	2b08      	cmp	r3, #8
 8009770:	d10b      	bne.n	800978a <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009772:	4bba      	ldr	r3, [pc, #744]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009774:	681a      	ldr	r2, [r3, #0]
 8009776:	2380      	movs	r3, #128	@ 0x80
 8009778:	029b      	lsls	r3, r3, #10
 800977a:	4013      	ands	r3, r2
 800977c:	d062      	beq.n	8009844 <HAL_RCC_OscConfig+0x118>
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	685b      	ldr	r3, [r3, #4]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d15e      	bne.n	8009844 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8009786:	2301      	movs	r3, #1
 8009788:	e32a      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	685a      	ldr	r2, [r3, #4]
 800978e:	2380      	movs	r3, #128	@ 0x80
 8009790:	025b      	lsls	r3, r3, #9
 8009792:	429a      	cmp	r2, r3
 8009794:	d107      	bne.n	80097a6 <HAL_RCC_OscConfig+0x7a>
 8009796:	4bb1      	ldr	r3, [pc, #708]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009798:	681a      	ldr	r2, [r3, #0]
 800979a:	4bb0      	ldr	r3, [pc, #704]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 800979c:	2180      	movs	r1, #128	@ 0x80
 800979e:	0249      	lsls	r1, r1, #9
 80097a0:	430a      	orrs	r2, r1
 80097a2:	601a      	str	r2, [r3, #0]
 80097a4:	e020      	b.n	80097e8 <HAL_RCC_OscConfig+0xbc>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	685a      	ldr	r2, [r3, #4]
 80097aa:	23a0      	movs	r3, #160	@ 0xa0
 80097ac:	02db      	lsls	r3, r3, #11
 80097ae:	429a      	cmp	r2, r3
 80097b0:	d10e      	bne.n	80097d0 <HAL_RCC_OscConfig+0xa4>
 80097b2:	4baa      	ldr	r3, [pc, #680]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80097b4:	681a      	ldr	r2, [r3, #0]
 80097b6:	4ba9      	ldr	r3, [pc, #676]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80097b8:	2180      	movs	r1, #128	@ 0x80
 80097ba:	02c9      	lsls	r1, r1, #11
 80097bc:	430a      	orrs	r2, r1
 80097be:	601a      	str	r2, [r3, #0]
 80097c0:	4ba6      	ldr	r3, [pc, #664]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	4ba5      	ldr	r3, [pc, #660]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80097c6:	2180      	movs	r1, #128	@ 0x80
 80097c8:	0249      	lsls	r1, r1, #9
 80097ca:	430a      	orrs	r2, r1
 80097cc:	601a      	str	r2, [r3, #0]
 80097ce:	e00b      	b.n	80097e8 <HAL_RCC_OscConfig+0xbc>
 80097d0:	4ba2      	ldr	r3, [pc, #648]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80097d2:	681a      	ldr	r2, [r3, #0]
 80097d4:	4ba1      	ldr	r3, [pc, #644]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80097d6:	49a2      	ldr	r1, [pc, #648]	@ (8009a60 <HAL_RCC_OscConfig+0x334>)
 80097d8:	400a      	ands	r2, r1
 80097da:	601a      	str	r2, [r3, #0]
 80097dc:	4b9f      	ldr	r3, [pc, #636]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80097de:	681a      	ldr	r2, [r3, #0]
 80097e0:	4b9e      	ldr	r3, [pc, #632]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80097e2:	49a0      	ldr	r1, [pc, #640]	@ (8009a64 <HAL_RCC_OscConfig+0x338>)
 80097e4:	400a      	ands	r2, r1
 80097e6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d014      	beq.n	800981a <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097f0:	f7fe fe10 	bl	8008414 <HAL_GetTick>
 80097f4:	0003      	movs	r3, r0
 80097f6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80097f8:	e008      	b.n	800980c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80097fa:	f7fe fe0b 	bl	8008414 <HAL_GetTick>
 80097fe:	0002      	movs	r2, r0
 8009800:	693b      	ldr	r3, [r7, #16]
 8009802:	1ad3      	subs	r3, r2, r3
 8009804:	2b64      	cmp	r3, #100	@ 0x64
 8009806:	d901      	bls.n	800980c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8009808:	2303      	movs	r3, #3
 800980a:	e2e9      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800980c:	4b93      	ldr	r3, [pc, #588]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 800980e:	681a      	ldr	r2, [r3, #0]
 8009810:	2380      	movs	r3, #128	@ 0x80
 8009812:	029b      	lsls	r3, r3, #10
 8009814:	4013      	ands	r3, r2
 8009816:	d0f0      	beq.n	80097fa <HAL_RCC_OscConfig+0xce>
 8009818:	e015      	b.n	8009846 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800981a:	f7fe fdfb 	bl	8008414 <HAL_GetTick>
 800981e:	0003      	movs	r3, r0
 8009820:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009822:	e008      	b.n	8009836 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009824:	f7fe fdf6 	bl	8008414 <HAL_GetTick>
 8009828:	0002      	movs	r2, r0
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	1ad3      	subs	r3, r2, r3
 800982e:	2b64      	cmp	r3, #100	@ 0x64
 8009830:	d901      	bls.n	8009836 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8009832:	2303      	movs	r3, #3
 8009834:	e2d4      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009836:	4b89      	ldr	r3, [pc, #548]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009838:	681a      	ldr	r2, [r3, #0]
 800983a:	2380      	movs	r3, #128	@ 0x80
 800983c:	029b      	lsls	r3, r3, #10
 800983e:	4013      	ands	r3, r2
 8009840:	d1f0      	bne.n	8009824 <HAL_RCC_OscConfig+0xf8>
 8009842:	e000      	b.n	8009846 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009844:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	2202      	movs	r2, #2
 800984c:	4013      	ands	r3, r2
 800984e:	d100      	bne.n	8009852 <HAL_RCC_OscConfig+0x126>
 8009850:	e099      	b.n	8009986 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009852:	4b82      	ldr	r3, [pc, #520]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009854:	689b      	ldr	r3, [r3, #8]
 8009856:	2238      	movs	r2, #56	@ 0x38
 8009858:	4013      	ands	r3, r2
 800985a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800985c:	4b7f      	ldr	r3, [pc, #508]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 800985e:	68db      	ldr	r3, [r3, #12]
 8009860:	2203      	movs	r2, #3
 8009862:	4013      	ands	r3, r2
 8009864:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8009866:	69bb      	ldr	r3, [r7, #24]
 8009868:	2b10      	cmp	r3, #16
 800986a:	d102      	bne.n	8009872 <HAL_RCC_OscConfig+0x146>
 800986c:	697b      	ldr	r3, [r7, #20]
 800986e:	2b02      	cmp	r3, #2
 8009870:	d002      	beq.n	8009878 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8009872:	69bb      	ldr	r3, [r7, #24]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d135      	bne.n	80098e4 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009878:	4b78      	ldr	r3, [pc, #480]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 800987a:	681a      	ldr	r2, [r3, #0]
 800987c:	2380      	movs	r3, #128	@ 0x80
 800987e:	00db      	lsls	r3, r3, #3
 8009880:	4013      	ands	r3, r2
 8009882:	d005      	beq.n	8009890 <HAL_RCC_OscConfig+0x164>
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	68db      	ldr	r3, [r3, #12]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d101      	bne.n	8009890 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800988c:	2301      	movs	r3, #1
 800988e:	e2a7      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009890:	4b72      	ldr	r3, [pc, #456]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	4a74      	ldr	r2, [pc, #464]	@ (8009a68 <HAL_RCC_OscConfig+0x33c>)
 8009896:	4013      	ands	r3, r2
 8009898:	0019      	movs	r1, r3
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	695b      	ldr	r3, [r3, #20]
 800989e:	021a      	lsls	r2, r3, #8
 80098a0:	4b6e      	ldr	r3, [pc, #440]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80098a2:	430a      	orrs	r2, r1
 80098a4:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80098a6:	69bb      	ldr	r3, [r7, #24]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d112      	bne.n	80098d2 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80098ac:	4b6b      	ldr	r3, [pc, #428]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	4a6e      	ldr	r2, [pc, #440]	@ (8009a6c <HAL_RCC_OscConfig+0x340>)
 80098b2:	4013      	ands	r3, r2
 80098b4:	0019      	movs	r1, r3
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	691a      	ldr	r2, [r3, #16]
 80098ba:	4b68      	ldr	r3, [pc, #416]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80098bc:	430a      	orrs	r2, r1
 80098be:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80098c0:	4b66      	ldr	r3, [pc, #408]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	0adb      	lsrs	r3, r3, #11
 80098c6:	2207      	movs	r2, #7
 80098c8:	4013      	ands	r3, r2
 80098ca:	4a69      	ldr	r2, [pc, #420]	@ (8009a70 <HAL_RCC_OscConfig+0x344>)
 80098cc:	40da      	lsrs	r2, r3
 80098ce:	4b69      	ldr	r3, [pc, #420]	@ (8009a74 <HAL_RCC_OscConfig+0x348>)
 80098d0:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80098d2:	4b69      	ldr	r3, [pc, #420]	@ (8009a78 <HAL_RCC_OscConfig+0x34c>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	0018      	movs	r0, r3
 80098d8:	f7fe fd40 	bl	800835c <HAL_InitTick>
 80098dc:	1e03      	subs	r3, r0, #0
 80098de:	d051      	beq.n	8009984 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 80098e0:	2301      	movs	r3, #1
 80098e2:	e27d      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	68db      	ldr	r3, [r3, #12]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d030      	beq.n	800994e <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80098ec:	4b5b      	ldr	r3, [pc, #364]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a5e      	ldr	r2, [pc, #376]	@ (8009a6c <HAL_RCC_OscConfig+0x340>)
 80098f2:	4013      	ands	r3, r2
 80098f4:	0019      	movs	r1, r3
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	691a      	ldr	r2, [r3, #16]
 80098fa:	4b58      	ldr	r3, [pc, #352]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80098fc:	430a      	orrs	r2, r1
 80098fe:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8009900:	4b56      	ldr	r3, [pc, #344]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009902:	681a      	ldr	r2, [r3, #0]
 8009904:	4b55      	ldr	r3, [pc, #340]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009906:	2180      	movs	r1, #128	@ 0x80
 8009908:	0049      	lsls	r1, r1, #1
 800990a:	430a      	orrs	r2, r1
 800990c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800990e:	f7fe fd81 	bl	8008414 <HAL_GetTick>
 8009912:	0003      	movs	r3, r0
 8009914:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009916:	e008      	b.n	800992a <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009918:	f7fe fd7c 	bl	8008414 <HAL_GetTick>
 800991c:	0002      	movs	r2, r0
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	1ad3      	subs	r3, r2, r3
 8009922:	2b02      	cmp	r3, #2
 8009924:	d901      	bls.n	800992a <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8009926:	2303      	movs	r3, #3
 8009928:	e25a      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800992a:	4b4c      	ldr	r3, [pc, #304]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 800992c:	681a      	ldr	r2, [r3, #0]
 800992e:	2380      	movs	r3, #128	@ 0x80
 8009930:	00db      	lsls	r3, r3, #3
 8009932:	4013      	ands	r3, r2
 8009934:	d0f0      	beq.n	8009918 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009936:	4b49      	ldr	r3, [pc, #292]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009938:	685b      	ldr	r3, [r3, #4]
 800993a:	4a4b      	ldr	r2, [pc, #300]	@ (8009a68 <HAL_RCC_OscConfig+0x33c>)
 800993c:	4013      	ands	r3, r2
 800993e:	0019      	movs	r1, r3
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	695b      	ldr	r3, [r3, #20]
 8009944:	021a      	lsls	r2, r3, #8
 8009946:	4b45      	ldr	r3, [pc, #276]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009948:	430a      	orrs	r2, r1
 800994a:	605a      	str	r2, [r3, #4]
 800994c:	e01b      	b.n	8009986 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800994e:	4b43      	ldr	r3, [pc, #268]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009950:	681a      	ldr	r2, [r3, #0]
 8009952:	4b42      	ldr	r3, [pc, #264]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009954:	4949      	ldr	r1, [pc, #292]	@ (8009a7c <HAL_RCC_OscConfig+0x350>)
 8009956:	400a      	ands	r2, r1
 8009958:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800995a:	f7fe fd5b 	bl	8008414 <HAL_GetTick>
 800995e:	0003      	movs	r3, r0
 8009960:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009962:	e008      	b.n	8009976 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009964:	f7fe fd56 	bl	8008414 <HAL_GetTick>
 8009968:	0002      	movs	r2, r0
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	1ad3      	subs	r3, r2, r3
 800996e:	2b02      	cmp	r3, #2
 8009970:	d901      	bls.n	8009976 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8009972:	2303      	movs	r3, #3
 8009974:	e234      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009976:	4b39      	ldr	r3, [pc, #228]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009978:	681a      	ldr	r2, [r3, #0]
 800997a:	2380      	movs	r3, #128	@ 0x80
 800997c:	00db      	lsls	r3, r3, #3
 800997e:	4013      	ands	r3, r2
 8009980:	d1f0      	bne.n	8009964 <HAL_RCC_OscConfig+0x238>
 8009982:	e000      	b.n	8009986 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009984:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	2208      	movs	r2, #8
 800998c:	4013      	ands	r3, r2
 800998e:	d047      	beq.n	8009a20 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8009990:	4b32      	ldr	r3, [pc, #200]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009992:	689b      	ldr	r3, [r3, #8]
 8009994:	2238      	movs	r2, #56	@ 0x38
 8009996:	4013      	ands	r3, r2
 8009998:	2b18      	cmp	r3, #24
 800999a:	d10a      	bne.n	80099b2 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800999c:	4b2f      	ldr	r3, [pc, #188]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 800999e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80099a0:	2202      	movs	r2, #2
 80099a2:	4013      	ands	r3, r2
 80099a4:	d03c      	beq.n	8009a20 <HAL_RCC_OscConfig+0x2f4>
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	699b      	ldr	r3, [r3, #24]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d138      	bne.n	8009a20 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80099ae:	2301      	movs	r3, #1
 80099b0:	e216      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	699b      	ldr	r3, [r3, #24]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d019      	beq.n	80099ee <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80099ba:	4b28      	ldr	r3, [pc, #160]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80099bc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80099be:	4b27      	ldr	r3, [pc, #156]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80099c0:	2101      	movs	r1, #1
 80099c2:	430a      	orrs	r2, r1
 80099c4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099c6:	f7fe fd25 	bl	8008414 <HAL_GetTick>
 80099ca:	0003      	movs	r3, r0
 80099cc:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80099ce:	e008      	b.n	80099e2 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80099d0:	f7fe fd20 	bl	8008414 <HAL_GetTick>
 80099d4:	0002      	movs	r2, r0
 80099d6:	693b      	ldr	r3, [r7, #16]
 80099d8:	1ad3      	subs	r3, r2, r3
 80099da:	2b02      	cmp	r3, #2
 80099dc:	d901      	bls.n	80099e2 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 80099de:	2303      	movs	r3, #3
 80099e0:	e1fe      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80099e2:	4b1e      	ldr	r3, [pc, #120]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80099e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80099e6:	2202      	movs	r2, #2
 80099e8:	4013      	ands	r3, r2
 80099ea:	d0f1      	beq.n	80099d0 <HAL_RCC_OscConfig+0x2a4>
 80099ec:	e018      	b.n	8009a20 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80099ee:	4b1b      	ldr	r3, [pc, #108]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80099f0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80099f2:	4b1a      	ldr	r3, [pc, #104]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 80099f4:	2101      	movs	r1, #1
 80099f6:	438a      	bics	r2, r1
 80099f8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099fa:	f7fe fd0b 	bl	8008414 <HAL_GetTick>
 80099fe:	0003      	movs	r3, r0
 8009a00:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009a02:	e008      	b.n	8009a16 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009a04:	f7fe fd06 	bl	8008414 <HAL_GetTick>
 8009a08:	0002      	movs	r2, r0
 8009a0a:	693b      	ldr	r3, [r7, #16]
 8009a0c:	1ad3      	subs	r3, r2, r3
 8009a0e:	2b02      	cmp	r3, #2
 8009a10:	d901      	bls.n	8009a16 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8009a12:	2303      	movs	r3, #3
 8009a14:	e1e4      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009a16:	4b11      	ldr	r3, [pc, #68]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009a18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a1a:	2202      	movs	r2, #2
 8009a1c:	4013      	ands	r3, r2
 8009a1e:	d1f1      	bne.n	8009a04 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	2204      	movs	r2, #4
 8009a26:	4013      	ands	r3, r2
 8009a28:	d100      	bne.n	8009a2c <HAL_RCC_OscConfig+0x300>
 8009a2a:	e0c7      	b.n	8009bbc <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009a2c:	231f      	movs	r3, #31
 8009a2e:	18fb      	adds	r3, r7, r3
 8009a30:	2200      	movs	r2, #0
 8009a32:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8009a34:	4b09      	ldr	r3, [pc, #36]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009a36:	689b      	ldr	r3, [r3, #8]
 8009a38:	2238      	movs	r2, #56	@ 0x38
 8009a3a:	4013      	ands	r3, r2
 8009a3c:	2b20      	cmp	r3, #32
 8009a3e:	d11f      	bne.n	8009a80 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8009a40:	4b06      	ldr	r3, [pc, #24]	@ (8009a5c <HAL_RCC_OscConfig+0x330>)
 8009a42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009a44:	2202      	movs	r2, #2
 8009a46:	4013      	ands	r3, r2
 8009a48:	d100      	bne.n	8009a4c <HAL_RCC_OscConfig+0x320>
 8009a4a:	e0b7      	b.n	8009bbc <HAL_RCC_OscConfig+0x490>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	689b      	ldr	r3, [r3, #8]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d000      	beq.n	8009a56 <HAL_RCC_OscConfig+0x32a>
 8009a54:	e0b2      	b.n	8009bbc <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8009a56:	2301      	movs	r3, #1
 8009a58:	e1c2      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
 8009a5a:	46c0      	nop			@ (mov r8, r8)
 8009a5c:	40021000 	.word	0x40021000
 8009a60:	fffeffff 	.word	0xfffeffff
 8009a64:	fffbffff 	.word	0xfffbffff
 8009a68:	ffff80ff 	.word	0xffff80ff
 8009a6c:	ffffc7ff 	.word	0xffffc7ff
 8009a70:	00f42400 	.word	0x00f42400
 8009a74:	200009ac 	.word	0x200009ac
 8009a78:	200009b0 	.word	0x200009b0
 8009a7c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009a80:	4bb5      	ldr	r3, [pc, #724]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009a82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009a84:	2380      	movs	r3, #128	@ 0x80
 8009a86:	055b      	lsls	r3, r3, #21
 8009a88:	4013      	ands	r3, r2
 8009a8a:	d101      	bne.n	8009a90 <HAL_RCC_OscConfig+0x364>
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	e000      	b.n	8009a92 <HAL_RCC_OscConfig+0x366>
 8009a90:	2300      	movs	r3, #0
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d011      	beq.n	8009aba <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8009a96:	4bb0      	ldr	r3, [pc, #704]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009a98:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009a9a:	4baf      	ldr	r3, [pc, #700]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009a9c:	2180      	movs	r1, #128	@ 0x80
 8009a9e:	0549      	lsls	r1, r1, #21
 8009aa0:	430a      	orrs	r2, r1
 8009aa2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009aa4:	4bac      	ldr	r3, [pc, #688]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009aa6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009aa8:	2380      	movs	r3, #128	@ 0x80
 8009aaa:	055b      	lsls	r3, r3, #21
 8009aac:	4013      	ands	r3, r2
 8009aae:	60fb      	str	r3, [r7, #12]
 8009ab0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8009ab2:	231f      	movs	r3, #31
 8009ab4:	18fb      	adds	r3, r7, r3
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009aba:	4ba8      	ldr	r3, [pc, #672]	@ (8009d5c <HAL_RCC_OscConfig+0x630>)
 8009abc:	681a      	ldr	r2, [r3, #0]
 8009abe:	2380      	movs	r3, #128	@ 0x80
 8009ac0:	005b      	lsls	r3, r3, #1
 8009ac2:	4013      	ands	r3, r2
 8009ac4:	d11a      	bne.n	8009afc <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009ac6:	4ba5      	ldr	r3, [pc, #660]	@ (8009d5c <HAL_RCC_OscConfig+0x630>)
 8009ac8:	681a      	ldr	r2, [r3, #0]
 8009aca:	4ba4      	ldr	r3, [pc, #656]	@ (8009d5c <HAL_RCC_OscConfig+0x630>)
 8009acc:	2180      	movs	r1, #128	@ 0x80
 8009ace:	0049      	lsls	r1, r1, #1
 8009ad0:	430a      	orrs	r2, r1
 8009ad2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8009ad4:	f7fe fc9e 	bl	8008414 <HAL_GetTick>
 8009ad8:	0003      	movs	r3, r0
 8009ada:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009adc:	e008      	b.n	8009af0 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009ade:	f7fe fc99 	bl	8008414 <HAL_GetTick>
 8009ae2:	0002      	movs	r2, r0
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	1ad3      	subs	r3, r2, r3
 8009ae8:	2b02      	cmp	r3, #2
 8009aea:	d901      	bls.n	8009af0 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8009aec:	2303      	movs	r3, #3
 8009aee:	e177      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009af0:	4b9a      	ldr	r3, [pc, #616]	@ (8009d5c <HAL_RCC_OscConfig+0x630>)
 8009af2:	681a      	ldr	r2, [r3, #0]
 8009af4:	2380      	movs	r3, #128	@ 0x80
 8009af6:	005b      	lsls	r3, r3, #1
 8009af8:	4013      	ands	r3, r2
 8009afa:	d0f0      	beq.n	8009ade <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	689b      	ldr	r3, [r3, #8]
 8009b00:	2b01      	cmp	r3, #1
 8009b02:	d106      	bne.n	8009b12 <HAL_RCC_OscConfig+0x3e6>
 8009b04:	4b94      	ldr	r3, [pc, #592]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009b06:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009b08:	4b93      	ldr	r3, [pc, #588]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009b0a:	2101      	movs	r1, #1
 8009b0c:	430a      	orrs	r2, r1
 8009b0e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009b10:	e01c      	b.n	8009b4c <HAL_RCC_OscConfig+0x420>
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	689b      	ldr	r3, [r3, #8]
 8009b16:	2b05      	cmp	r3, #5
 8009b18:	d10c      	bne.n	8009b34 <HAL_RCC_OscConfig+0x408>
 8009b1a:	4b8f      	ldr	r3, [pc, #572]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009b1c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009b1e:	4b8e      	ldr	r3, [pc, #568]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009b20:	2104      	movs	r1, #4
 8009b22:	430a      	orrs	r2, r1
 8009b24:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009b26:	4b8c      	ldr	r3, [pc, #560]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009b28:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009b2a:	4b8b      	ldr	r3, [pc, #556]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009b2c:	2101      	movs	r1, #1
 8009b2e:	430a      	orrs	r2, r1
 8009b30:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009b32:	e00b      	b.n	8009b4c <HAL_RCC_OscConfig+0x420>
 8009b34:	4b88      	ldr	r3, [pc, #544]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009b36:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009b38:	4b87      	ldr	r3, [pc, #540]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009b3a:	2101      	movs	r1, #1
 8009b3c:	438a      	bics	r2, r1
 8009b3e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009b40:	4b85      	ldr	r3, [pc, #532]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009b42:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009b44:	4b84      	ldr	r3, [pc, #528]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009b46:	2104      	movs	r1, #4
 8009b48:	438a      	bics	r2, r1
 8009b4a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	689b      	ldr	r3, [r3, #8]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d014      	beq.n	8009b7e <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b54:	f7fe fc5e 	bl	8008414 <HAL_GetTick>
 8009b58:	0003      	movs	r3, r0
 8009b5a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009b5c:	e009      	b.n	8009b72 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009b5e:	f7fe fc59 	bl	8008414 <HAL_GetTick>
 8009b62:	0002      	movs	r2, r0
 8009b64:	693b      	ldr	r3, [r7, #16]
 8009b66:	1ad3      	subs	r3, r2, r3
 8009b68:	4a7d      	ldr	r2, [pc, #500]	@ (8009d60 <HAL_RCC_OscConfig+0x634>)
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d901      	bls.n	8009b72 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8009b6e:	2303      	movs	r3, #3
 8009b70:	e136      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009b72:	4b79      	ldr	r3, [pc, #484]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009b74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009b76:	2202      	movs	r2, #2
 8009b78:	4013      	ands	r3, r2
 8009b7a:	d0f0      	beq.n	8009b5e <HAL_RCC_OscConfig+0x432>
 8009b7c:	e013      	b.n	8009ba6 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b7e:	f7fe fc49 	bl	8008414 <HAL_GetTick>
 8009b82:	0003      	movs	r3, r0
 8009b84:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009b86:	e009      	b.n	8009b9c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009b88:	f7fe fc44 	bl	8008414 <HAL_GetTick>
 8009b8c:	0002      	movs	r2, r0
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	4a73      	ldr	r2, [pc, #460]	@ (8009d60 <HAL_RCC_OscConfig+0x634>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d901      	bls.n	8009b9c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8009b98:	2303      	movs	r3, #3
 8009b9a:	e121      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009b9c:	4b6e      	ldr	r3, [pc, #440]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009b9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009ba0:	2202      	movs	r2, #2
 8009ba2:	4013      	ands	r3, r2
 8009ba4:	d1f0      	bne.n	8009b88 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8009ba6:	231f      	movs	r3, #31
 8009ba8:	18fb      	adds	r3, r7, r3
 8009baa:	781b      	ldrb	r3, [r3, #0]
 8009bac:	2b01      	cmp	r3, #1
 8009bae:	d105      	bne.n	8009bbc <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8009bb0:	4b69      	ldr	r3, [pc, #420]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009bb2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009bb4:	4b68      	ldr	r3, [pc, #416]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009bb6:	496b      	ldr	r1, [pc, #428]	@ (8009d64 <HAL_RCC_OscConfig+0x638>)
 8009bb8:	400a      	ands	r2, r1
 8009bba:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	2220      	movs	r2, #32
 8009bc2:	4013      	ands	r3, r2
 8009bc4:	d039      	beq.n	8009c3a <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	69db      	ldr	r3, [r3, #28]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d01b      	beq.n	8009c06 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009bce:	4b62      	ldr	r3, [pc, #392]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009bd0:	681a      	ldr	r2, [r3, #0]
 8009bd2:	4b61      	ldr	r3, [pc, #388]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009bd4:	2180      	movs	r1, #128	@ 0x80
 8009bd6:	03c9      	lsls	r1, r1, #15
 8009bd8:	430a      	orrs	r2, r1
 8009bda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009bdc:	f7fe fc1a 	bl	8008414 <HAL_GetTick>
 8009be0:	0003      	movs	r3, r0
 8009be2:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8009be4:	e008      	b.n	8009bf8 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009be6:	f7fe fc15 	bl	8008414 <HAL_GetTick>
 8009bea:	0002      	movs	r2, r0
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	1ad3      	subs	r3, r2, r3
 8009bf0:	2b02      	cmp	r3, #2
 8009bf2:	d901      	bls.n	8009bf8 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8009bf4:	2303      	movs	r3, #3
 8009bf6:	e0f3      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8009bf8:	4b57      	ldr	r3, [pc, #348]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009bfa:	681a      	ldr	r2, [r3, #0]
 8009bfc:	2380      	movs	r3, #128	@ 0x80
 8009bfe:	041b      	lsls	r3, r3, #16
 8009c00:	4013      	ands	r3, r2
 8009c02:	d0f0      	beq.n	8009be6 <HAL_RCC_OscConfig+0x4ba>
 8009c04:	e019      	b.n	8009c3a <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009c06:	4b54      	ldr	r3, [pc, #336]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009c08:	681a      	ldr	r2, [r3, #0]
 8009c0a:	4b53      	ldr	r3, [pc, #332]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009c0c:	4956      	ldr	r1, [pc, #344]	@ (8009d68 <HAL_RCC_OscConfig+0x63c>)
 8009c0e:	400a      	ands	r2, r1
 8009c10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c12:	f7fe fbff 	bl	8008414 <HAL_GetTick>
 8009c16:	0003      	movs	r3, r0
 8009c18:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009c1a:	e008      	b.n	8009c2e <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009c1c:	f7fe fbfa 	bl	8008414 <HAL_GetTick>
 8009c20:	0002      	movs	r2, r0
 8009c22:	693b      	ldr	r3, [r7, #16]
 8009c24:	1ad3      	subs	r3, r2, r3
 8009c26:	2b02      	cmp	r3, #2
 8009c28:	d901      	bls.n	8009c2e <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8009c2a:	2303      	movs	r3, #3
 8009c2c:	e0d8      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009c2e:	4b4a      	ldr	r3, [pc, #296]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009c30:	681a      	ldr	r2, [r3, #0]
 8009c32:	2380      	movs	r3, #128	@ 0x80
 8009c34:	041b      	lsls	r3, r3, #16
 8009c36:	4013      	ands	r3, r2
 8009c38:	d1f0      	bne.n	8009c1c <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6a1b      	ldr	r3, [r3, #32]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d100      	bne.n	8009c44 <HAL_RCC_OscConfig+0x518>
 8009c42:	e0cc      	b.n	8009dde <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009c44:	4b44      	ldr	r3, [pc, #272]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009c46:	689b      	ldr	r3, [r3, #8]
 8009c48:	2238      	movs	r2, #56	@ 0x38
 8009c4a:	4013      	ands	r3, r2
 8009c4c:	2b10      	cmp	r3, #16
 8009c4e:	d100      	bne.n	8009c52 <HAL_RCC_OscConfig+0x526>
 8009c50:	e07b      	b.n	8009d4a <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6a1b      	ldr	r3, [r3, #32]
 8009c56:	2b02      	cmp	r3, #2
 8009c58:	d156      	bne.n	8009d08 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009c5a:	4b3f      	ldr	r3, [pc, #252]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009c5c:	681a      	ldr	r2, [r3, #0]
 8009c5e:	4b3e      	ldr	r3, [pc, #248]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009c60:	4942      	ldr	r1, [pc, #264]	@ (8009d6c <HAL_RCC_OscConfig+0x640>)
 8009c62:	400a      	ands	r2, r1
 8009c64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c66:	f7fe fbd5 	bl	8008414 <HAL_GetTick>
 8009c6a:	0003      	movs	r3, r0
 8009c6c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009c6e:	e008      	b.n	8009c82 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009c70:	f7fe fbd0 	bl	8008414 <HAL_GetTick>
 8009c74:	0002      	movs	r2, r0
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	1ad3      	subs	r3, r2, r3
 8009c7a:	2b02      	cmp	r3, #2
 8009c7c:	d901      	bls.n	8009c82 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8009c7e:	2303      	movs	r3, #3
 8009c80:	e0ae      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009c82:	4b35      	ldr	r3, [pc, #212]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009c84:	681a      	ldr	r2, [r3, #0]
 8009c86:	2380      	movs	r3, #128	@ 0x80
 8009c88:	049b      	lsls	r3, r3, #18
 8009c8a:	4013      	ands	r3, r2
 8009c8c:	d1f0      	bne.n	8009c70 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009c8e:	4b32      	ldr	r3, [pc, #200]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009c90:	68db      	ldr	r3, [r3, #12]
 8009c92:	4a37      	ldr	r2, [pc, #220]	@ (8009d70 <HAL_RCC_OscConfig+0x644>)
 8009c94:	4013      	ands	r3, r2
 8009c96:	0019      	movs	r1, r3
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ca0:	431a      	orrs	r2, r3
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ca6:	021b      	lsls	r3, r3, #8
 8009ca8:	431a      	orrs	r2, r3
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cae:	431a      	orrs	r2, r3
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cb4:	431a      	orrs	r2, r3
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cba:	431a      	orrs	r2, r3
 8009cbc:	4b26      	ldr	r3, [pc, #152]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009cbe:	430a      	orrs	r2, r1
 8009cc0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009cc2:	4b25      	ldr	r3, [pc, #148]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009cc4:	681a      	ldr	r2, [r3, #0]
 8009cc6:	4b24      	ldr	r3, [pc, #144]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009cc8:	2180      	movs	r1, #128	@ 0x80
 8009cca:	0449      	lsls	r1, r1, #17
 8009ccc:	430a      	orrs	r2, r1
 8009cce:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8009cd0:	4b21      	ldr	r3, [pc, #132]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009cd2:	68da      	ldr	r2, [r3, #12]
 8009cd4:	4b20      	ldr	r3, [pc, #128]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009cd6:	2180      	movs	r1, #128	@ 0x80
 8009cd8:	0549      	lsls	r1, r1, #21
 8009cda:	430a      	orrs	r2, r1
 8009cdc:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009cde:	f7fe fb99 	bl	8008414 <HAL_GetTick>
 8009ce2:	0003      	movs	r3, r0
 8009ce4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009ce6:	e008      	b.n	8009cfa <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ce8:	f7fe fb94 	bl	8008414 <HAL_GetTick>
 8009cec:	0002      	movs	r2, r0
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	1ad3      	subs	r3, r2, r3
 8009cf2:	2b02      	cmp	r3, #2
 8009cf4:	d901      	bls.n	8009cfa <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8009cf6:	2303      	movs	r3, #3
 8009cf8:	e072      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009cfa:	4b17      	ldr	r3, [pc, #92]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009cfc:	681a      	ldr	r2, [r3, #0]
 8009cfe:	2380      	movs	r3, #128	@ 0x80
 8009d00:	049b      	lsls	r3, r3, #18
 8009d02:	4013      	ands	r3, r2
 8009d04:	d0f0      	beq.n	8009ce8 <HAL_RCC_OscConfig+0x5bc>
 8009d06:	e06a      	b.n	8009dde <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009d08:	4b13      	ldr	r3, [pc, #76]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009d0a:	681a      	ldr	r2, [r3, #0]
 8009d0c:	4b12      	ldr	r3, [pc, #72]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009d0e:	4917      	ldr	r1, [pc, #92]	@ (8009d6c <HAL_RCC_OscConfig+0x640>)
 8009d10:	400a      	ands	r2, r1
 8009d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d14:	f7fe fb7e 	bl	8008414 <HAL_GetTick>
 8009d18:	0003      	movs	r3, r0
 8009d1a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009d1c:	e008      	b.n	8009d30 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009d1e:	f7fe fb79 	bl	8008414 <HAL_GetTick>
 8009d22:	0002      	movs	r2, r0
 8009d24:	693b      	ldr	r3, [r7, #16]
 8009d26:	1ad3      	subs	r3, r2, r3
 8009d28:	2b02      	cmp	r3, #2
 8009d2a:	d901      	bls.n	8009d30 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8009d2c:	2303      	movs	r3, #3
 8009d2e:	e057      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009d30:	4b09      	ldr	r3, [pc, #36]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009d32:	681a      	ldr	r2, [r3, #0]
 8009d34:	2380      	movs	r3, #128	@ 0x80
 8009d36:	049b      	lsls	r3, r3, #18
 8009d38:	4013      	ands	r3, r2
 8009d3a:	d1f0      	bne.n	8009d1e <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8009d3c:	4b06      	ldr	r3, [pc, #24]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009d3e:	68da      	ldr	r2, [r3, #12]
 8009d40:	4b05      	ldr	r3, [pc, #20]	@ (8009d58 <HAL_RCC_OscConfig+0x62c>)
 8009d42:	490c      	ldr	r1, [pc, #48]	@ (8009d74 <HAL_RCC_OscConfig+0x648>)
 8009d44:	400a      	ands	r2, r1
 8009d46:	60da      	str	r2, [r3, #12]
 8009d48:	e049      	b.n	8009dde <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6a1b      	ldr	r3, [r3, #32]
 8009d4e:	2b01      	cmp	r3, #1
 8009d50:	d112      	bne.n	8009d78 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8009d52:	2301      	movs	r3, #1
 8009d54:	e044      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
 8009d56:	46c0      	nop			@ (mov r8, r8)
 8009d58:	40021000 	.word	0x40021000
 8009d5c:	40007000 	.word	0x40007000
 8009d60:	00001388 	.word	0x00001388
 8009d64:	efffffff 	.word	0xefffffff
 8009d68:	ffbfffff 	.word	0xffbfffff
 8009d6c:	feffffff 	.word	0xfeffffff
 8009d70:	11c1808c 	.word	0x11c1808c
 8009d74:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8009d78:	4b1b      	ldr	r3, [pc, #108]	@ (8009de8 <HAL_RCC_OscConfig+0x6bc>)
 8009d7a:	68db      	ldr	r3, [r3, #12]
 8009d7c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009d7e:	697b      	ldr	r3, [r7, #20]
 8009d80:	2203      	movs	r2, #3
 8009d82:	401a      	ands	r2, r3
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d88:	429a      	cmp	r2, r3
 8009d8a:	d126      	bne.n	8009dda <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009d8c:	697b      	ldr	r3, [r7, #20]
 8009d8e:	2270      	movs	r2, #112	@ 0x70
 8009d90:	401a      	ands	r2, r3
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009d96:	429a      	cmp	r2, r3
 8009d98:	d11f      	bne.n	8009dda <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009d9a:	697a      	ldr	r2, [r7, #20]
 8009d9c:	23fe      	movs	r3, #254	@ 0xfe
 8009d9e:	01db      	lsls	r3, r3, #7
 8009da0:	401a      	ands	r2, r3
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009da6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8009da8:	429a      	cmp	r2, r3
 8009daa:	d116      	bne.n	8009dda <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009dac:	697a      	ldr	r2, [r7, #20]
 8009dae:	23f8      	movs	r3, #248	@ 0xf8
 8009db0:	039b      	lsls	r3, r3, #14
 8009db2:	401a      	ands	r2, r3
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d10e      	bne.n	8009dda <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8009dbc:	697a      	ldr	r2, [r7, #20]
 8009dbe:	23e0      	movs	r3, #224	@ 0xe0
 8009dc0:	051b      	lsls	r3, r3, #20
 8009dc2:	401a      	ands	r2, r3
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	d106      	bne.n	8009dda <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	0f5b      	lsrs	r3, r3, #29
 8009dd0:	075a      	lsls	r2, r3, #29
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8009dd6:	429a      	cmp	r2, r3
 8009dd8:	d001      	beq.n	8009dde <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8009dda:	2301      	movs	r3, #1
 8009ddc:	e000      	b.n	8009de0 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8009dde:	2300      	movs	r3, #0
}
 8009de0:	0018      	movs	r0, r3
 8009de2:	46bd      	mov	sp, r7
 8009de4:	b008      	add	sp, #32
 8009de6:	bd80      	pop	{r7, pc}
 8009de8:	40021000 	.word	0x40021000

08009dec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b084      	sub	sp, #16
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
 8009df4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d101      	bne.n	8009e00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	e0e9      	b.n	8009fd4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009e00:	4b76      	ldr	r3, [pc, #472]	@ (8009fdc <HAL_RCC_ClockConfig+0x1f0>)
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	2207      	movs	r2, #7
 8009e06:	4013      	ands	r3, r2
 8009e08:	683a      	ldr	r2, [r7, #0]
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	d91e      	bls.n	8009e4c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009e0e:	4b73      	ldr	r3, [pc, #460]	@ (8009fdc <HAL_RCC_ClockConfig+0x1f0>)
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	2207      	movs	r2, #7
 8009e14:	4393      	bics	r3, r2
 8009e16:	0019      	movs	r1, r3
 8009e18:	4b70      	ldr	r3, [pc, #448]	@ (8009fdc <HAL_RCC_ClockConfig+0x1f0>)
 8009e1a:	683a      	ldr	r2, [r7, #0]
 8009e1c:	430a      	orrs	r2, r1
 8009e1e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009e20:	f7fe faf8 	bl	8008414 <HAL_GetTick>
 8009e24:	0003      	movs	r3, r0
 8009e26:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009e28:	e009      	b.n	8009e3e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009e2a:	f7fe faf3 	bl	8008414 <HAL_GetTick>
 8009e2e:	0002      	movs	r2, r0
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	1ad3      	subs	r3, r2, r3
 8009e34:	4a6a      	ldr	r2, [pc, #424]	@ (8009fe0 <HAL_RCC_ClockConfig+0x1f4>)
 8009e36:	4293      	cmp	r3, r2
 8009e38:	d901      	bls.n	8009e3e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8009e3a:	2303      	movs	r3, #3
 8009e3c:	e0ca      	b.n	8009fd4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009e3e:	4b67      	ldr	r3, [pc, #412]	@ (8009fdc <HAL_RCC_ClockConfig+0x1f0>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	2207      	movs	r2, #7
 8009e44:	4013      	ands	r3, r2
 8009e46:	683a      	ldr	r2, [r7, #0]
 8009e48:	429a      	cmp	r2, r3
 8009e4a:	d1ee      	bne.n	8009e2a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	2202      	movs	r2, #2
 8009e52:	4013      	ands	r3, r2
 8009e54:	d015      	beq.n	8009e82 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	2204      	movs	r2, #4
 8009e5c:	4013      	ands	r3, r2
 8009e5e:	d006      	beq.n	8009e6e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8009e60:	4b60      	ldr	r3, [pc, #384]	@ (8009fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8009e62:	689a      	ldr	r2, [r3, #8]
 8009e64:	4b5f      	ldr	r3, [pc, #380]	@ (8009fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8009e66:	21e0      	movs	r1, #224	@ 0xe0
 8009e68:	01c9      	lsls	r1, r1, #7
 8009e6a:	430a      	orrs	r2, r1
 8009e6c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009e6e:	4b5d      	ldr	r3, [pc, #372]	@ (8009fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8009e70:	689b      	ldr	r3, [r3, #8]
 8009e72:	4a5d      	ldr	r2, [pc, #372]	@ (8009fe8 <HAL_RCC_ClockConfig+0x1fc>)
 8009e74:	4013      	ands	r3, r2
 8009e76:	0019      	movs	r1, r3
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	689a      	ldr	r2, [r3, #8]
 8009e7c:	4b59      	ldr	r3, [pc, #356]	@ (8009fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8009e7e:	430a      	orrs	r2, r1
 8009e80:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	2201      	movs	r2, #1
 8009e88:	4013      	ands	r3, r2
 8009e8a:	d057      	beq.n	8009f3c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	685b      	ldr	r3, [r3, #4]
 8009e90:	2b01      	cmp	r3, #1
 8009e92:	d107      	bne.n	8009ea4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009e94:	4b53      	ldr	r3, [pc, #332]	@ (8009fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8009e96:	681a      	ldr	r2, [r3, #0]
 8009e98:	2380      	movs	r3, #128	@ 0x80
 8009e9a:	029b      	lsls	r3, r3, #10
 8009e9c:	4013      	ands	r3, r2
 8009e9e:	d12b      	bne.n	8009ef8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8009ea0:	2301      	movs	r3, #1
 8009ea2:	e097      	b.n	8009fd4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	685b      	ldr	r3, [r3, #4]
 8009ea8:	2b02      	cmp	r3, #2
 8009eaa:	d107      	bne.n	8009ebc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009eac:	4b4d      	ldr	r3, [pc, #308]	@ (8009fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8009eae:	681a      	ldr	r2, [r3, #0]
 8009eb0:	2380      	movs	r3, #128	@ 0x80
 8009eb2:	049b      	lsls	r3, r3, #18
 8009eb4:	4013      	ands	r3, r2
 8009eb6:	d11f      	bne.n	8009ef8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8009eb8:	2301      	movs	r3, #1
 8009eba:	e08b      	b.n	8009fd4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	685b      	ldr	r3, [r3, #4]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d107      	bne.n	8009ed4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009ec4:	4b47      	ldr	r3, [pc, #284]	@ (8009fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8009ec6:	681a      	ldr	r2, [r3, #0]
 8009ec8:	2380      	movs	r3, #128	@ 0x80
 8009eca:	00db      	lsls	r3, r3, #3
 8009ecc:	4013      	ands	r3, r2
 8009ece:	d113      	bne.n	8009ef8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8009ed0:	2301      	movs	r3, #1
 8009ed2:	e07f      	b.n	8009fd4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	685b      	ldr	r3, [r3, #4]
 8009ed8:	2b03      	cmp	r3, #3
 8009eda:	d106      	bne.n	8009eea <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009edc:	4b41      	ldr	r3, [pc, #260]	@ (8009fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8009ede:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ee0:	2202      	movs	r2, #2
 8009ee2:	4013      	ands	r3, r2
 8009ee4:	d108      	bne.n	8009ef8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8009ee6:	2301      	movs	r3, #1
 8009ee8:	e074      	b.n	8009fd4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009eea:	4b3e      	ldr	r3, [pc, #248]	@ (8009fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8009eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009eee:	2202      	movs	r2, #2
 8009ef0:	4013      	ands	r3, r2
 8009ef2:	d101      	bne.n	8009ef8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8009ef4:	2301      	movs	r3, #1
 8009ef6:	e06d      	b.n	8009fd4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009ef8:	4b3a      	ldr	r3, [pc, #232]	@ (8009fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8009efa:	689b      	ldr	r3, [r3, #8]
 8009efc:	2207      	movs	r2, #7
 8009efe:	4393      	bics	r3, r2
 8009f00:	0019      	movs	r1, r3
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	685a      	ldr	r2, [r3, #4]
 8009f06:	4b37      	ldr	r3, [pc, #220]	@ (8009fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8009f08:	430a      	orrs	r2, r1
 8009f0a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009f0c:	f7fe fa82 	bl	8008414 <HAL_GetTick>
 8009f10:	0003      	movs	r3, r0
 8009f12:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f14:	e009      	b.n	8009f2a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009f16:	f7fe fa7d 	bl	8008414 <HAL_GetTick>
 8009f1a:	0002      	movs	r2, r0
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	1ad3      	subs	r3, r2, r3
 8009f20:	4a2f      	ldr	r2, [pc, #188]	@ (8009fe0 <HAL_RCC_ClockConfig+0x1f4>)
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d901      	bls.n	8009f2a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8009f26:	2303      	movs	r3, #3
 8009f28:	e054      	b.n	8009fd4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009f2a:	4b2e      	ldr	r3, [pc, #184]	@ (8009fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8009f2c:	689b      	ldr	r3, [r3, #8]
 8009f2e:	2238      	movs	r2, #56	@ 0x38
 8009f30:	401a      	ands	r2, r3
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	685b      	ldr	r3, [r3, #4]
 8009f36:	00db      	lsls	r3, r3, #3
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d1ec      	bne.n	8009f16 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009f3c:	4b27      	ldr	r3, [pc, #156]	@ (8009fdc <HAL_RCC_ClockConfig+0x1f0>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	2207      	movs	r2, #7
 8009f42:	4013      	ands	r3, r2
 8009f44:	683a      	ldr	r2, [r7, #0]
 8009f46:	429a      	cmp	r2, r3
 8009f48:	d21e      	bcs.n	8009f88 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009f4a:	4b24      	ldr	r3, [pc, #144]	@ (8009fdc <HAL_RCC_ClockConfig+0x1f0>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	2207      	movs	r2, #7
 8009f50:	4393      	bics	r3, r2
 8009f52:	0019      	movs	r1, r3
 8009f54:	4b21      	ldr	r3, [pc, #132]	@ (8009fdc <HAL_RCC_ClockConfig+0x1f0>)
 8009f56:	683a      	ldr	r2, [r7, #0]
 8009f58:	430a      	orrs	r2, r1
 8009f5a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009f5c:	f7fe fa5a 	bl	8008414 <HAL_GetTick>
 8009f60:	0003      	movs	r3, r0
 8009f62:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009f64:	e009      	b.n	8009f7a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009f66:	f7fe fa55 	bl	8008414 <HAL_GetTick>
 8009f6a:	0002      	movs	r2, r0
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	1ad3      	subs	r3, r2, r3
 8009f70:	4a1b      	ldr	r2, [pc, #108]	@ (8009fe0 <HAL_RCC_ClockConfig+0x1f4>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d901      	bls.n	8009f7a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8009f76:	2303      	movs	r3, #3
 8009f78:	e02c      	b.n	8009fd4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8009f7a:	4b18      	ldr	r3, [pc, #96]	@ (8009fdc <HAL_RCC_ClockConfig+0x1f0>)
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	2207      	movs	r2, #7
 8009f80:	4013      	ands	r3, r2
 8009f82:	683a      	ldr	r2, [r7, #0]
 8009f84:	429a      	cmp	r2, r3
 8009f86:	d1ee      	bne.n	8009f66 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	2204      	movs	r2, #4
 8009f8e:	4013      	ands	r3, r2
 8009f90:	d009      	beq.n	8009fa6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8009f92:	4b14      	ldr	r3, [pc, #80]	@ (8009fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8009f94:	689b      	ldr	r3, [r3, #8]
 8009f96:	4a15      	ldr	r2, [pc, #84]	@ (8009fec <HAL_RCC_ClockConfig+0x200>)
 8009f98:	4013      	ands	r3, r2
 8009f9a:	0019      	movs	r1, r3
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	68da      	ldr	r2, [r3, #12]
 8009fa0:	4b10      	ldr	r3, [pc, #64]	@ (8009fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8009fa2:	430a      	orrs	r2, r1
 8009fa4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8009fa6:	f000 f829 	bl	8009ffc <HAL_RCC_GetSysClockFreq>
 8009faa:	0001      	movs	r1, r0
 8009fac:	4b0d      	ldr	r3, [pc, #52]	@ (8009fe4 <HAL_RCC_ClockConfig+0x1f8>)
 8009fae:	689b      	ldr	r3, [r3, #8]
 8009fb0:	0a1b      	lsrs	r3, r3, #8
 8009fb2:	220f      	movs	r2, #15
 8009fb4:	401a      	ands	r2, r3
 8009fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8009ff0 <HAL_RCC_ClockConfig+0x204>)
 8009fb8:	0092      	lsls	r2, r2, #2
 8009fba:	58d3      	ldr	r3, [r2, r3]
 8009fbc:	221f      	movs	r2, #31
 8009fbe:	4013      	ands	r3, r2
 8009fc0:	000a      	movs	r2, r1
 8009fc2:	40da      	lsrs	r2, r3
 8009fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8009ff4 <HAL_RCC_ClockConfig+0x208>)
 8009fc6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8009ff8 <HAL_RCC_ClockConfig+0x20c>)
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	0018      	movs	r0, r3
 8009fce:	f7fe f9c5 	bl	800835c <HAL_InitTick>
 8009fd2:	0003      	movs	r3, r0
}
 8009fd4:	0018      	movs	r0, r3
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	b004      	add	sp, #16
 8009fda:	bd80      	pop	{r7, pc}
 8009fdc:	40022000 	.word	0x40022000
 8009fe0:	00001388 	.word	0x00001388
 8009fe4:	40021000 	.word	0x40021000
 8009fe8:	fffff0ff 	.word	0xfffff0ff
 8009fec:	ffff8fff 	.word	0xffff8fff
 8009ff0:	08011998 	.word	0x08011998
 8009ff4:	200009ac 	.word	0x200009ac
 8009ff8:	200009b0 	.word	0x200009b0

08009ffc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b086      	sub	sp, #24
 800a000:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a002:	4b3c      	ldr	r3, [pc, #240]	@ (800a0f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a004:	689b      	ldr	r3, [r3, #8]
 800a006:	2238      	movs	r2, #56	@ 0x38
 800a008:	4013      	ands	r3, r2
 800a00a:	d10f      	bne.n	800a02c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800a00c:	4b39      	ldr	r3, [pc, #228]	@ (800a0f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	0adb      	lsrs	r3, r3, #11
 800a012:	2207      	movs	r2, #7
 800a014:	4013      	ands	r3, r2
 800a016:	2201      	movs	r2, #1
 800a018:	409a      	lsls	r2, r3
 800a01a:	0013      	movs	r3, r2
 800a01c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800a01e:	6839      	ldr	r1, [r7, #0]
 800a020:	4835      	ldr	r0, [pc, #212]	@ (800a0f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a022:	f7f6 f895 	bl	8000150 <__udivsi3>
 800a026:	0003      	movs	r3, r0
 800a028:	613b      	str	r3, [r7, #16]
 800a02a:	e05d      	b.n	800a0e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a02c:	4b31      	ldr	r3, [pc, #196]	@ (800a0f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a02e:	689b      	ldr	r3, [r3, #8]
 800a030:	2238      	movs	r2, #56	@ 0x38
 800a032:	4013      	ands	r3, r2
 800a034:	2b08      	cmp	r3, #8
 800a036:	d102      	bne.n	800a03e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a038:	4b30      	ldr	r3, [pc, #192]	@ (800a0fc <HAL_RCC_GetSysClockFreq+0x100>)
 800a03a:	613b      	str	r3, [r7, #16]
 800a03c:	e054      	b.n	800a0e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a03e:	4b2d      	ldr	r3, [pc, #180]	@ (800a0f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a040:	689b      	ldr	r3, [r3, #8]
 800a042:	2238      	movs	r2, #56	@ 0x38
 800a044:	4013      	ands	r3, r2
 800a046:	2b10      	cmp	r3, #16
 800a048:	d138      	bne.n	800a0bc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800a04a:	4b2a      	ldr	r3, [pc, #168]	@ (800a0f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a04c:	68db      	ldr	r3, [r3, #12]
 800a04e:	2203      	movs	r2, #3
 800a050:	4013      	ands	r3, r2
 800a052:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a054:	4b27      	ldr	r3, [pc, #156]	@ (800a0f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a056:	68db      	ldr	r3, [r3, #12]
 800a058:	091b      	lsrs	r3, r3, #4
 800a05a:	2207      	movs	r2, #7
 800a05c:	4013      	ands	r3, r2
 800a05e:	3301      	adds	r3, #1
 800a060:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	2b03      	cmp	r3, #3
 800a066:	d10d      	bne.n	800a084 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a068:	68b9      	ldr	r1, [r7, #8]
 800a06a:	4824      	ldr	r0, [pc, #144]	@ (800a0fc <HAL_RCC_GetSysClockFreq+0x100>)
 800a06c:	f7f6 f870 	bl	8000150 <__udivsi3>
 800a070:	0003      	movs	r3, r0
 800a072:	0019      	movs	r1, r3
 800a074:	4b1f      	ldr	r3, [pc, #124]	@ (800a0f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a076:	68db      	ldr	r3, [r3, #12]
 800a078:	0a1b      	lsrs	r3, r3, #8
 800a07a:	227f      	movs	r2, #127	@ 0x7f
 800a07c:	4013      	ands	r3, r2
 800a07e:	434b      	muls	r3, r1
 800a080:	617b      	str	r3, [r7, #20]
        break;
 800a082:	e00d      	b.n	800a0a0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800a084:	68b9      	ldr	r1, [r7, #8]
 800a086:	481c      	ldr	r0, [pc, #112]	@ (800a0f8 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a088:	f7f6 f862 	bl	8000150 <__udivsi3>
 800a08c:	0003      	movs	r3, r0
 800a08e:	0019      	movs	r1, r3
 800a090:	4b18      	ldr	r3, [pc, #96]	@ (800a0f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a092:	68db      	ldr	r3, [r3, #12]
 800a094:	0a1b      	lsrs	r3, r3, #8
 800a096:	227f      	movs	r2, #127	@ 0x7f
 800a098:	4013      	ands	r3, r2
 800a09a:	434b      	muls	r3, r1
 800a09c:	617b      	str	r3, [r7, #20]
        break;
 800a09e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800a0a0:	4b14      	ldr	r3, [pc, #80]	@ (800a0f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a0a2:	68db      	ldr	r3, [r3, #12]
 800a0a4:	0f5b      	lsrs	r3, r3, #29
 800a0a6:	2207      	movs	r2, #7
 800a0a8:	4013      	ands	r3, r2
 800a0aa:	3301      	adds	r3, #1
 800a0ac:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800a0ae:	6879      	ldr	r1, [r7, #4]
 800a0b0:	6978      	ldr	r0, [r7, #20]
 800a0b2:	f7f6 f84d 	bl	8000150 <__udivsi3>
 800a0b6:	0003      	movs	r3, r0
 800a0b8:	613b      	str	r3, [r7, #16]
 800a0ba:	e015      	b.n	800a0e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800a0bc:	4b0d      	ldr	r3, [pc, #52]	@ (800a0f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a0be:	689b      	ldr	r3, [r3, #8]
 800a0c0:	2238      	movs	r2, #56	@ 0x38
 800a0c2:	4013      	ands	r3, r2
 800a0c4:	2b20      	cmp	r3, #32
 800a0c6:	d103      	bne.n	800a0d0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800a0c8:	2380      	movs	r3, #128	@ 0x80
 800a0ca:	021b      	lsls	r3, r3, #8
 800a0cc:	613b      	str	r3, [r7, #16]
 800a0ce:	e00b      	b.n	800a0e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800a0d0:	4b08      	ldr	r3, [pc, #32]	@ (800a0f4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800a0d2:	689b      	ldr	r3, [r3, #8]
 800a0d4:	2238      	movs	r2, #56	@ 0x38
 800a0d6:	4013      	ands	r3, r2
 800a0d8:	2b18      	cmp	r3, #24
 800a0da:	d103      	bne.n	800a0e4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800a0dc:	23fa      	movs	r3, #250	@ 0xfa
 800a0de:	01db      	lsls	r3, r3, #7
 800a0e0:	613b      	str	r3, [r7, #16]
 800a0e2:	e001      	b.n	800a0e8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a0e8:	693b      	ldr	r3, [r7, #16]
}
 800a0ea:	0018      	movs	r0, r3
 800a0ec:	46bd      	mov	sp, r7
 800a0ee:	b006      	add	sp, #24
 800a0f0:	bd80      	pop	{r7, pc}
 800a0f2:	46c0      	nop			@ (mov r8, r8)
 800a0f4:	40021000 	.word	0x40021000
 800a0f8:	00f42400 	.word	0x00f42400
 800a0fc:	007a1200 	.word	0x007a1200

0800a100 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a100:	b580      	push	{r7, lr}
 800a102:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a104:	4b02      	ldr	r3, [pc, #8]	@ (800a110 <HAL_RCC_GetHCLKFreq+0x10>)
 800a106:	681b      	ldr	r3, [r3, #0]
}
 800a108:	0018      	movs	r0, r3
 800a10a:	46bd      	mov	sp, r7
 800a10c:	bd80      	pop	{r7, pc}
 800a10e:	46c0      	nop			@ (mov r8, r8)
 800a110:	200009ac 	.word	0x200009ac

0800a114 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a114:	b5b0      	push	{r4, r5, r7, lr}
 800a116:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800a118:	f7ff fff2 	bl	800a100 <HAL_RCC_GetHCLKFreq>
 800a11c:	0004      	movs	r4, r0
 800a11e:	f7ff faf9 	bl	8009714 <LL_RCC_GetAPB1Prescaler>
 800a122:	0003      	movs	r3, r0
 800a124:	0b1a      	lsrs	r2, r3, #12
 800a126:	4b05      	ldr	r3, [pc, #20]	@ (800a13c <HAL_RCC_GetPCLK1Freq+0x28>)
 800a128:	0092      	lsls	r2, r2, #2
 800a12a:	58d3      	ldr	r3, [r2, r3]
 800a12c:	221f      	movs	r2, #31
 800a12e:	4013      	ands	r3, r2
 800a130:	40dc      	lsrs	r4, r3
 800a132:	0023      	movs	r3, r4
}
 800a134:	0018      	movs	r0, r3
 800a136:	46bd      	mov	sp, r7
 800a138:	bdb0      	pop	{r4, r5, r7, pc}
 800a13a:	46c0      	nop			@ (mov r8, r8)
 800a13c:	080119d8 	.word	0x080119d8

0800a140 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a140:	b580      	push	{r7, lr}
 800a142:	b086      	sub	sp, #24
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800a148:	2313      	movs	r3, #19
 800a14a:	18fb      	adds	r3, r7, r3
 800a14c:	2200      	movs	r2, #0
 800a14e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a150:	2312      	movs	r3, #18
 800a152:	18fb      	adds	r3, r7, r3
 800a154:	2200      	movs	r2, #0
 800a156:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681a      	ldr	r2, [r3, #0]
 800a15c:	2380      	movs	r3, #128	@ 0x80
 800a15e:	029b      	lsls	r3, r3, #10
 800a160:	4013      	ands	r3, r2
 800a162:	d100      	bne.n	800a166 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800a164:	e0ad      	b.n	800a2c2 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a166:	2011      	movs	r0, #17
 800a168:	183b      	adds	r3, r7, r0
 800a16a:	2200      	movs	r2, #0
 800a16c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a16e:	4b47      	ldr	r3, [pc, #284]	@ (800a28c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a170:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a172:	2380      	movs	r3, #128	@ 0x80
 800a174:	055b      	lsls	r3, r3, #21
 800a176:	4013      	ands	r3, r2
 800a178:	d110      	bne.n	800a19c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a17a:	4b44      	ldr	r3, [pc, #272]	@ (800a28c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a17c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a17e:	4b43      	ldr	r3, [pc, #268]	@ (800a28c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a180:	2180      	movs	r1, #128	@ 0x80
 800a182:	0549      	lsls	r1, r1, #21
 800a184:	430a      	orrs	r2, r1
 800a186:	63da      	str	r2, [r3, #60]	@ 0x3c
 800a188:	4b40      	ldr	r3, [pc, #256]	@ (800a28c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a18a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a18c:	2380      	movs	r3, #128	@ 0x80
 800a18e:	055b      	lsls	r3, r3, #21
 800a190:	4013      	ands	r3, r2
 800a192:	60bb      	str	r3, [r7, #8]
 800a194:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a196:	183b      	adds	r3, r7, r0
 800a198:	2201      	movs	r2, #1
 800a19a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a19c:	4b3c      	ldr	r3, [pc, #240]	@ (800a290 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800a19e:	681a      	ldr	r2, [r3, #0]
 800a1a0:	4b3b      	ldr	r3, [pc, #236]	@ (800a290 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800a1a2:	2180      	movs	r1, #128	@ 0x80
 800a1a4:	0049      	lsls	r1, r1, #1
 800a1a6:	430a      	orrs	r2, r1
 800a1a8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a1aa:	f7fe f933 	bl	8008414 <HAL_GetTick>
 800a1ae:	0003      	movs	r3, r0
 800a1b0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a1b2:	e00b      	b.n	800a1cc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a1b4:	f7fe f92e 	bl	8008414 <HAL_GetTick>
 800a1b8:	0002      	movs	r2, r0
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	1ad3      	subs	r3, r2, r3
 800a1be:	2b02      	cmp	r3, #2
 800a1c0:	d904      	bls.n	800a1cc <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800a1c2:	2313      	movs	r3, #19
 800a1c4:	18fb      	adds	r3, r7, r3
 800a1c6:	2203      	movs	r2, #3
 800a1c8:	701a      	strb	r2, [r3, #0]
        break;
 800a1ca:	e005      	b.n	800a1d8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a1cc:	4b30      	ldr	r3, [pc, #192]	@ (800a290 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800a1ce:	681a      	ldr	r2, [r3, #0]
 800a1d0:	2380      	movs	r3, #128	@ 0x80
 800a1d2:	005b      	lsls	r3, r3, #1
 800a1d4:	4013      	ands	r3, r2
 800a1d6:	d0ed      	beq.n	800a1b4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800a1d8:	2313      	movs	r3, #19
 800a1da:	18fb      	adds	r3, r7, r3
 800a1dc:	781b      	ldrb	r3, [r3, #0]
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d15e      	bne.n	800a2a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a1e2:	4b2a      	ldr	r3, [pc, #168]	@ (800a28c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a1e4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a1e6:	23c0      	movs	r3, #192	@ 0xc0
 800a1e8:	009b      	lsls	r3, r3, #2
 800a1ea:	4013      	ands	r3, r2
 800a1ec:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a1ee:	697b      	ldr	r3, [r7, #20]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d019      	beq.n	800a228 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1f8:	697a      	ldr	r2, [r7, #20]
 800a1fa:	429a      	cmp	r2, r3
 800a1fc:	d014      	beq.n	800a228 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a1fe:	4b23      	ldr	r3, [pc, #140]	@ (800a28c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a200:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a202:	4a24      	ldr	r2, [pc, #144]	@ (800a294 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800a204:	4013      	ands	r3, r2
 800a206:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a208:	4b20      	ldr	r3, [pc, #128]	@ (800a28c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a20a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a20c:	4b1f      	ldr	r3, [pc, #124]	@ (800a28c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a20e:	2180      	movs	r1, #128	@ 0x80
 800a210:	0249      	lsls	r1, r1, #9
 800a212:	430a      	orrs	r2, r1
 800a214:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a216:	4b1d      	ldr	r3, [pc, #116]	@ (800a28c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a218:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a21a:	4b1c      	ldr	r3, [pc, #112]	@ (800a28c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a21c:	491e      	ldr	r1, [pc, #120]	@ (800a298 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800a21e:	400a      	ands	r2, r1
 800a220:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a222:	4b1a      	ldr	r3, [pc, #104]	@ (800a28c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a224:	697a      	ldr	r2, [r7, #20]
 800a226:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a228:	697b      	ldr	r3, [r7, #20]
 800a22a:	2201      	movs	r2, #1
 800a22c:	4013      	ands	r3, r2
 800a22e:	d016      	beq.n	800a25e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a230:	f7fe f8f0 	bl	8008414 <HAL_GetTick>
 800a234:	0003      	movs	r3, r0
 800a236:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a238:	e00c      	b.n	800a254 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a23a:	f7fe f8eb 	bl	8008414 <HAL_GetTick>
 800a23e:	0002      	movs	r2, r0
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	1ad3      	subs	r3, r2, r3
 800a244:	4a15      	ldr	r2, [pc, #84]	@ (800a29c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800a246:	4293      	cmp	r3, r2
 800a248:	d904      	bls.n	800a254 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800a24a:	2313      	movs	r3, #19
 800a24c:	18fb      	adds	r3, r7, r3
 800a24e:	2203      	movs	r2, #3
 800a250:	701a      	strb	r2, [r3, #0]
            break;
 800a252:	e004      	b.n	800a25e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a254:	4b0d      	ldr	r3, [pc, #52]	@ (800a28c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a256:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a258:	2202      	movs	r2, #2
 800a25a:	4013      	ands	r3, r2
 800a25c:	d0ed      	beq.n	800a23a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800a25e:	2313      	movs	r3, #19
 800a260:	18fb      	adds	r3, r7, r3
 800a262:	781b      	ldrb	r3, [r3, #0]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d10a      	bne.n	800a27e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a268:	4b08      	ldr	r3, [pc, #32]	@ (800a28c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a26a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a26c:	4a09      	ldr	r2, [pc, #36]	@ (800a294 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800a26e:	4013      	ands	r3, r2
 800a270:	0019      	movs	r1, r3
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a276:	4b05      	ldr	r3, [pc, #20]	@ (800a28c <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a278:	430a      	orrs	r2, r1
 800a27a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a27c:	e016      	b.n	800a2ac <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a27e:	2312      	movs	r3, #18
 800a280:	18fb      	adds	r3, r7, r3
 800a282:	2213      	movs	r2, #19
 800a284:	18ba      	adds	r2, r7, r2
 800a286:	7812      	ldrb	r2, [r2, #0]
 800a288:	701a      	strb	r2, [r3, #0]
 800a28a:	e00f      	b.n	800a2ac <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800a28c:	40021000 	.word	0x40021000
 800a290:	40007000 	.word	0x40007000
 800a294:	fffffcff 	.word	0xfffffcff
 800a298:	fffeffff 	.word	0xfffeffff
 800a29c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2a0:	2312      	movs	r3, #18
 800a2a2:	18fb      	adds	r3, r7, r3
 800a2a4:	2213      	movs	r2, #19
 800a2a6:	18ba      	adds	r2, r7, r2
 800a2a8:	7812      	ldrb	r2, [r2, #0]
 800a2aa:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a2ac:	2311      	movs	r3, #17
 800a2ae:	18fb      	adds	r3, r7, r3
 800a2b0:	781b      	ldrb	r3, [r3, #0]
 800a2b2:	2b01      	cmp	r3, #1
 800a2b4:	d105      	bne.n	800a2c2 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a2b6:	4bb6      	ldr	r3, [pc, #728]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a2b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a2ba:	4bb5      	ldr	r3, [pc, #724]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a2bc:	49b5      	ldr	r1, [pc, #724]	@ (800a594 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800a2be:	400a      	ands	r2, r1
 800a2c0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	2201      	movs	r2, #1
 800a2c8:	4013      	ands	r3, r2
 800a2ca:	d009      	beq.n	800a2e0 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a2cc:	4bb0      	ldr	r3, [pc, #704]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a2ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2d0:	2203      	movs	r2, #3
 800a2d2:	4393      	bics	r3, r2
 800a2d4:	0019      	movs	r1, r3
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	685a      	ldr	r2, [r3, #4]
 800a2da:	4bad      	ldr	r3, [pc, #692]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a2dc:	430a      	orrs	r2, r1
 800a2de:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	2202      	movs	r2, #2
 800a2e6:	4013      	ands	r3, r2
 800a2e8:	d009      	beq.n	800a2fe <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a2ea:	4ba9      	ldr	r3, [pc, #676]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a2ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2ee:	220c      	movs	r2, #12
 800a2f0:	4393      	bics	r3, r2
 800a2f2:	0019      	movs	r1, r3
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	689a      	ldr	r2, [r3, #8]
 800a2f8:	4ba5      	ldr	r3, [pc, #660]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a2fa:	430a      	orrs	r2, r1
 800a2fc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	2204      	movs	r2, #4
 800a304:	4013      	ands	r3, r2
 800a306:	d009      	beq.n	800a31c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a308:	4ba1      	ldr	r3, [pc, #644]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a30a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a30c:	2230      	movs	r2, #48	@ 0x30
 800a30e:	4393      	bics	r3, r2
 800a310:	0019      	movs	r1, r3
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	68da      	ldr	r2, [r3, #12]
 800a316:	4b9e      	ldr	r3, [pc, #632]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a318:	430a      	orrs	r2, r1
 800a31a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	2210      	movs	r2, #16
 800a322:	4013      	ands	r3, r2
 800a324:	d009      	beq.n	800a33a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a326:	4b9a      	ldr	r3, [pc, #616]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a32a:	4a9b      	ldr	r2, [pc, #620]	@ (800a598 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800a32c:	4013      	ands	r3, r2
 800a32e:	0019      	movs	r1, r3
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	691a      	ldr	r2, [r3, #16]
 800a334:	4b96      	ldr	r3, [pc, #600]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a336:	430a      	orrs	r2, r1
 800a338:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681a      	ldr	r2, [r3, #0]
 800a33e:	2380      	movs	r3, #128	@ 0x80
 800a340:	015b      	lsls	r3, r3, #5
 800a342:	4013      	ands	r3, r2
 800a344:	d009      	beq.n	800a35a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800a346:	4b92      	ldr	r3, [pc, #584]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a348:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a34a:	4a94      	ldr	r2, [pc, #592]	@ (800a59c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800a34c:	4013      	ands	r3, r2
 800a34e:	0019      	movs	r1, r3
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	695a      	ldr	r2, [r3, #20]
 800a354:	4b8e      	ldr	r3, [pc, #568]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a356:	430a      	orrs	r2, r1
 800a358:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681a      	ldr	r2, [r3, #0]
 800a35e:	2380      	movs	r3, #128	@ 0x80
 800a360:	009b      	lsls	r3, r3, #2
 800a362:	4013      	ands	r3, r2
 800a364:	d009      	beq.n	800a37a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a366:	4b8a      	ldr	r3, [pc, #552]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a36a:	4a8d      	ldr	r2, [pc, #564]	@ (800a5a0 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800a36c:	4013      	ands	r3, r2
 800a36e:	0019      	movs	r1, r3
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a374:	4b86      	ldr	r3, [pc, #536]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a376:	430a      	orrs	r2, r1
 800a378:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681a      	ldr	r2, [r3, #0]
 800a37e:	2380      	movs	r3, #128	@ 0x80
 800a380:	00db      	lsls	r3, r3, #3
 800a382:	4013      	ands	r3, r2
 800a384:	d009      	beq.n	800a39a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a386:	4b82      	ldr	r3, [pc, #520]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a388:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a38a:	4a86      	ldr	r2, [pc, #536]	@ (800a5a4 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800a38c:	4013      	ands	r3, r2
 800a38e:	0019      	movs	r1, r3
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a394:	4b7e      	ldr	r3, [pc, #504]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a396:	430a      	orrs	r2, r1
 800a398:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	2220      	movs	r2, #32
 800a3a0:	4013      	ands	r3, r2
 800a3a2:	d009      	beq.n	800a3b8 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a3a4:	4b7a      	ldr	r3, [pc, #488]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a3a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3a8:	4a7f      	ldr	r2, [pc, #508]	@ (800a5a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a3aa:	4013      	ands	r3, r2
 800a3ac:	0019      	movs	r1, r3
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	699a      	ldr	r2, [r3, #24]
 800a3b2:	4b77      	ldr	r3, [pc, #476]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a3b4:	430a      	orrs	r2, r1
 800a3b6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	2240      	movs	r2, #64	@ 0x40
 800a3be:	4013      	ands	r3, r2
 800a3c0:	d009      	beq.n	800a3d6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a3c2:	4b73      	ldr	r3, [pc, #460]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a3c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3c6:	4a79      	ldr	r2, [pc, #484]	@ (800a5ac <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800a3c8:	4013      	ands	r3, r2
 800a3ca:	0019      	movs	r1, r3
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	69da      	ldr	r2, [r3, #28]
 800a3d0:	4b6f      	ldr	r3, [pc, #444]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a3d2:	430a      	orrs	r2, r1
 800a3d4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681a      	ldr	r2, [r3, #0]
 800a3da:	2380      	movs	r3, #128	@ 0x80
 800a3dc:	01db      	lsls	r3, r3, #7
 800a3de:	4013      	ands	r3, r2
 800a3e0:	d015      	beq.n	800a40e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a3e2:	4b6b      	ldr	r3, [pc, #428]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a3e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3e6:	009b      	lsls	r3, r3, #2
 800a3e8:	0899      	lsrs	r1, r3, #2
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a3ee:	4b68      	ldr	r3, [pc, #416]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a3f0:	430a      	orrs	r2, r1
 800a3f2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a3f8:	2380      	movs	r3, #128	@ 0x80
 800a3fa:	05db      	lsls	r3, r3, #23
 800a3fc:	429a      	cmp	r2, r3
 800a3fe:	d106      	bne.n	800a40e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a400:	4b63      	ldr	r3, [pc, #396]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a402:	68da      	ldr	r2, [r3, #12]
 800a404:	4b62      	ldr	r3, [pc, #392]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a406:	2180      	movs	r1, #128	@ 0x80
 800a408:	0249      	lsls	r1, r1, #9
 800a40a:	430a      	orrs	r2, r1
 800a40c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681a      	ldr	r2, [r3, #0]
 800a412:	2380      	movs	r3, #128	@ 0x80
 800a414:	031b      	lsls	r3, r3, #12
 800a416:	4013      	ands	r3, r2
 800a418:	d009      	beq.n	800a42e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a41a:	4b5d      	ldr	r3, [pc, #372]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a41c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a41e:	2240      	movs	r2, #64	@ 0x40
 800a420:	4393      	bics	r3, r2
 800a422:	0019      	movs	r1, r3
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a428:	4b59      	ldr	r3, [pc, #356]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a42a:	430a      	orrs	r2, r1
 800a42c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681a      	ldr	r2, [r3, #0]
 800a432:	2380      	movs	r3, #128	@ 0x80
 800a434:	039b      	lsls	r3, r3, #14
 800a436:	4013      	ands	r3, r2
 800a438:	d016      	beq.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800a43a:	4b55      	ldr	r3, [pc, #340]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a43c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a43e:	4a5c      	ldr	r2, [pc, #368]	@ (800a5b0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a440:	4013      	ands	r3, r2
 800a442:	0019      	movs	r1, r3
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a448:	4b51      	ldr	r3, [pc, #324]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a44a:	430a      	orrs	r2, r1
 800a44c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a452:	2380      	movs	r3, #128	@ 0x80
 800a454:	03db      	lsls	r3, r3, #15
 800a456:	429a      	cmp	r2, r3
 800a458:	d106      	bne.n	800a468 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a45a:	4b4d      	ldr	r3, [pc, #308]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a45c:	68da      	ldr	r2, [r3, #12]
 800a45e:	4b4c      	ldr	r3, [pc, #304]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a460:	2180      	movs	r1, #128	@ 0x80
 800a462:	0449      	lsls	r1, r1, #17
 800a464:	430a      	orrs	r2, r1
 800a466:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681a      	ldr	r2, [r3, #0]
 800a46c:	2380      	movs	r3, #128	@ 0x80
 800a46e:	03db      	lsls	r3, r3, #15
 800a470:	4013      	ands	r3, r2
 800a472:	d016      	beq.n	800a4a2 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800a474:	4b46      	ldr	r3, [pc, #280]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a478:	4a4e      	ldr	r2, [pc, #312]	@ (800a5b4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a47a:	4013      	ands	r3, r2
 800a47c:	0019      	movs	r1, r3
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a482:	4b43      	ldr	r3, [pc, #268]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a484:	430a      	orrs	r2, r1
 800a486:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a48c:	2380      	movs	r3, #128	@ 0x80
 800a48e:	045b      	lsls	r3, r3, #17
 800a490:	429a      	cmp	r2, r3
 800a492:	d106      	bne.n	800a4a2 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a494:	4b3e      	ldr	r3, [pc, #248]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a496:	68da      	ldr	r2, [r3, #12]
 800a498:	4b3d      	ldr	r3, [pc, #244]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a49a:	2180      	movs	r1, #128	@ 0x80
 800a49c:	0449      	lsls	r1, r1, #17
 800a49e:	430a      	orrs	r2, r1
 800a4a0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681a      	ldr	r2, [r3, #0]
 800a4a6:	2380      	movs	r3, #128	@ 0x80
 800a4a8:	011b      	lsls	r3, r3, #4
 800a4aa:	4013      	ands	r3, r2
 800a4ac:	d014      	beq.n	800a4d8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800a4ae:	4b38      	ldr	r3, [pc, #224]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a4b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4b2:	2203      	movs	r2, #3
 800a4b4:	4393      	bics	r3, r2
 800a4b6:	0019      	movs	r1, r3
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6a1a      	ldr	r2, [r3, #32]
 800a4bc:	4b34      	ldr	r3, [pc, #208]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a4be:	430a      	orrs	r2, r1
 800a4c0:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6a1b      	ldr	r3, [r3, #32]
 800a4c6:	2b01      	cmp	r3, #1
 800a4c8:	d106      	bne.n	800a4d8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a4ca:	4b31      	ldr	r3, [pc, #196]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a4cc:	68da      	ldr	r2, [r3, #12]
 800a4ce:	4b30      	ldr	r3, [pc, #192]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a4d0:	2180      	movs	r1, #128	@ 0x80
 800a4d2:	0249      	lsls	r1, r1, #9
 800a4d4:	430a      	orrs	r2, r1
 800a4d6:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681a      	ldr	r2, [r3, #0]
 800a4dc:	2380      	movs	r3, #128	@ 0x80
 800a4de:	019b      	lsls	r3, r3, #6
 800a4e0:	4013      	ands	r3, r2
 800a4e2:	d014      	beq.n	800a50e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800a4e4:	4b2a      	ldr	r3, [pc, #168]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a4e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4e8:	220c      	movs	r2, #12
 800a4ea:	4393      	bics	r3, r2
 800a4ec:	0019      	movs	r1, r3
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a4f2:	4b27      	ldr	r3, [pc, #156]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a4f4:	430a      	orrs	r2, r1
 800a4f6:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4fc:	2b04      	cmp	r3, #4
 800a4fe:	d106      	bne.n	800a50e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a500:	4b23      	ldr	r3, [pc, #140]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a502:	68da      	ldr	r2, [r3, #12]
 800a504:	4b22      	ldr	r3, [pc, #136]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a506:	2180      	movs	r1, #128	@ 0x80
 800a508:	0249      	lsls	r1, r1, #9
 800a50a:	430a      	orrs	r2, r1
 800a50c:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681a      	ldr	r2, [r3, #0]
 800a512:	2380      	movs	r3, #128	@ 0x80
 800a514:	045b      	lsls	r3, r3, #17
 800a516:	4013      	ands	r3, r2
 800a518:	d016      	beq.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a51a:	4b1d      	ldr	r3, [pc, #116]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a51c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a51e:	4a22      	ldr	r2, [pc, #136]	@ (800a5a8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a520:	4013      	ands	r3, r2
 800a522:	0019      	movs	r1, r3
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a528:	4b19      	ldr	r3, [pc, #100]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a52a:	430a      	orrs	r2, r1
 800a52c:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a532:	2380      	movs	r3, #128	@ 0x80
 800a534:	019b      	lsls	r3, r3, #6
 800a536:	429a      	cmp	r2, r3
 800a538:	d106      	bne.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a53a:	4b15      	ldr	r3, [pc, #84]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a53c:	68da      	ldr	r2, [r3, #12]
 800a53e:	4b14      	ldr	r3, [pc, #80]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a540:	2180      	movs	r1, #128	@ 0x80
 800a542:	0449      	lsls	r1, r1, #17
 800a544:	430a      	orrs	r2, r1
 800a546:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681a      	ldr	r2, [r3, #0]
 800a54c:	2380      	movs	r3, #128	@ 0x80
 800a54e:	049b      	lsls	r3, r3, #18
 800a550:	4013      	ands	r3, r2
 800a552:	d016      	beq.n	800a582 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a554:	4b0e      	ldr	r3, [pc, #56]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a556:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a558:	4a10      	ldr	r2, [pc, #64]	@ (800a59c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800a55a:	4013      	ands	r3, r2
 800a55c:	0019      	movs	r1, r3
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a562:	4b0b      	ldr	r3, [pc, #44]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a564:	430a      	orrs	r2, r1
 800a566:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a56c:	2380      	movs	r3, #128	@ 0x80
 800a56e:	005b      	lsls	r3, r3, #1
 800a570:	429a      	cmp	r2, r3
 800a572:	d106      	bne.n	800a582 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a574:	4b06      	ldr	r3, [pc, #24]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a576:	68da      	ldr	r2, [r3, #12]
 800a578:	4b05      	ldr	r3, [pc, #20]	@ (800a590 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a57a:	2180      	movs	r1, #128	@ 0x80
 800a57c:	0449      	lsls	r1, r1, #17
 800a57e:	430a      	orrs	r2, r1
 800a580:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800a582:	2312      	movs	r3, #18
 800a584:	18fb      	adds	r3, r7, r3
 800a586:	781b      	ldrb	r3, [r3, #0]
}
 800a588:	0018      	movs	r0, r3
 800a58a:	46bd      	mov	sp, r7
 800a58c:	b006      	add	sp, #24
 800a58e:	bd80      	pop	{r7, pc}
 800a590:	40021000 	.word	0x40021000
 800a594:	efffffff 	.word	0xefffffff
 800a598:	fffff3ff 	.word	0xfffff3ff
 800a59c:	fffffcff 	.word	0xfffffcff
 800a5a0:	fff3ffff 	.word	0xfff3ffff
 800a5a4:	ffcfffff 	.word	0xffcfffff
 800a5a8:	ffffcfff 	.word	0xffffcfff
 800a5ac:	ffff3fff 	.word	0xffff3fff
 800a5b0:	ffbfffff 	.word	0xffbfffff
 800a5b4:	feffffff 	.word	0xfeffffff

0800a5b8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a5b8:	b5b0      	push	{r4, r5, r7, lr}
 800a5ba:	b084      	sub	sp, #16
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800a5c0:	230f      	movs	r3, #15
 800a5c2:	18fb      	adds	r3, r7, r3
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d100      	bne.n	800a5d0 <HAL_RTC_Init+0x18>
 800a5ce:	e08c      	b.n	800a6ea <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2229      	movs	r2, #41	@ 0x29
 800a5d4:	5c9b      	ldrb	r3, [r3, r2]
 800a5d6:	b2db      	uxtb	r3, r3
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d10b      	bne.n	800a5f4 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	2228      	movs	r2, #40	@ 0x28
 800a5e0:	2100      	movs	r1, #0
 800a5e2:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2288      	movs	r2, #136	@ 0x88
 800a5e8:	0212      	lsls	r2, r2, #8
 800a5ea:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	0018      	movs	r0, r3
 800a5f0:	f7fc fe5e 	bl	80072b0 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2229      	movs	r2, #41	@ 0x29
 800a5f8:	2102      	movs	r1, #2
 800a5fa:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	68db      	ldr	r3, [r3, #12]
 800a602:	2210      	movs	r2, #16
 800a604:	4013      	ands	r3, r2
 800a606:	2b10      	cmp	r3, #16
 800a608:	d062      	beq.n	800a6d0 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	22ca      	movs	r2, #202	@ 0xca
 800a610:	625a      	str	r2, [r3, #36]	@ 0x24
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	2253      	movs	r2, #83	@ 0x53
 800a618:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800a61a:	250f      	movs	r5, #15
 800a61c:	197c      	adds	r4, r7, r5
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	0018      	movs	r0, r3
 800a622:	f000 fc0f 	bl	800ae44 <RTC_EnterInitMode>
 800a626:	0003      	movs	r3, r0
 800a628:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 800a62a:	0028      	movs	r0, r5
 800a62c:	183b      	adds	r3, r7, r0
 800a62e:	781b      	ldrb	r3, [r3, #0]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d12c      	bne.n	800a68e <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	699a      	ldr	r2, [r3, #24]
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	492e      	ldr	r1, [pc, #184]	@ (800a6f8 <HAL_RTC_Init+0x140>)
 800a640:	400a      	ands	r2, r1
 800a642:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	6999      	ldr	r1, [r3, #24]
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	689a      	ldr	r2, [r3, #8]
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	695b      	ldr	r3, [r3, #20]
 800a652:	431a      	orrs	r2, r3
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	69db      	ldr	r3, [r3, #28]
 800a658:	431a      	orrs	r2, r3
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	430a      	orrs	r2, r1
 800a660:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	687a      	ldr	r2, [r7, #4]
 800a668:	6912      	ldr	r2, [r2, #16]
 800a66a:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	6919      	ldr	r1, [r3, #16]
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	68db      	ldr	r3, [r3, #12]
 800a676:	041a      	lsls	r2, r3, #16
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	430a      	orrs	r2, r1
 800a67e:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800a680:	183c      	adds	r4, r7, r0
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	0018      	movs	r0, r3
 800a686:	f000 fc1f 	bl	800aec8 <RTC_ExitInitMode>
 800a68a:	0003      	movs	r3, r0
 800a68c:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800a68e:	230f      	movs	r3, #15
 800a690:	18fb      	adds	r3, r7, r3
 800a692:	781b      	ldrb	r3, [r3, #0]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d116      	bne.n	800a6c6 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	699a      	ldr	r2, [r3, #24]
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	00d2      	lsls	r2, r2, #3
 800a6a4:	08d2      	lsrs	r2, r2, #3
 800a6a6:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	6999      	ldr	r1, [r3, #24]
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	6a1b      	ldr	r3, [r3, #32]
 800a6b6:	431a      	orrs	r2, r3
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	699b      	ldr	r3, [r3, #24]
 800a6bc:	431a      	orrs	r2, r3
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	430a      	orrs	r2, r1
 800a6c4:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	22ff      	movs	r2, #255	@ 0xff
 800a6cc:	625a      	str	r2, [r3, #36]	@ 0x24
 800a6ce:	e003      	b.n	800a6d8 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800a6d0:	230f      	movs	r3, #15
 800a6d2:	18fb      	adds	r3, r7, r3
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 800a6d8:	230f      	movs	r3, #15
 800a6da:	18fb      	adds	r3, r7, r3
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d103      	bne.n	800a6ea <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	2229      	movs	r2, #41	@ 0x29
 800a6e6:	2101      	movs	r1, #1
 800a6e8:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800a6ea:	230f      	movs	r3, #15
 800a6ec:	18fb      	adds	r3, r7, r3
 800a6ee:	781b      	ldrb	r3, [r3, #0]
}
 800a6f0:	0018      	movs	r0, r3
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	b004      	add	sp, #16
 800a6f6:	bdb0      	pop	{r4, r5, r7, pc}
 800a6f8:	fb8fffbf 	.word	0xfb8fffbf

0800a6fc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a6fc:	b5b0      	push	{r4, r5, r7, lr}
 800a6fe:	b086      	sub	sp, #24
 800a700:	af00      	add	r7, sp, #0
 800a702:	60f8      	str	r0, [r7, #12]
 800a704:	60b9      	str	r1, [r7, #8]
 800a706:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	2228      	movs	r2, #40	@ 0x28
 800a70c:	5c9b      	ldrb	r3, [r3, r2]
 800a70e:	2b01      	cmp	r3, #1
 800a710:	d101      	bne.n	800a716 <HAL_RTC_SetTime+0x1a>
 800a712:	2302      	movs	r3, #2
 800a714:	e092      	b.n	800a83c <HAL_RTC_SetTime+0x140>
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	2228      	movs	r2, #40	@ 0x28
 800a71a:	2101      	movs	r1, #1
 800a71c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	2229      	movs	r2, #41	@ 0x29
 800a722:	2102      	movs	r1, #2
 800a724:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	22ca      	movs	r2, #202	@ 0xca
 800a72c:	625a      	str	r2, [r3, #36]	@ 0x24
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	2253      	movs	r2, #83	@ 0x53
 800a734:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a736:	2513      	movs	r5, #19
 800a738:	197c      	adds	r4, r7, r5
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	0018      	movs	r0, r3
 800a73e:	f000 fb81 	bl	800ae44 <RTC_EnterInitMode>
 800a742:	0003      	movs	r3, r0
 800a744:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800a746:	197b      	adds	r3, r7, r5
 800a748:	781b      	ldrb	r3, [r3, #0]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d162      	bne.n	800a814 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d125      	bne.n	800a7a0 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	699b      	ldr	r3, [r3, #24]
 800a75a:	2240      	movs	r2, #64	@ 0x40
 800a75c:	4013      	ands	r3, r2
 800a75e:	d102      	bne.n	800a766 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	2200      	movs	r2, #0
 800a764:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a766:	68bb      	ldr	r3, [r7, #8]
 800a768:	781b      	ldrb	r3, [r3, #0]
 800a76a:	0018      	movs	r0, r3
 800a76c:	f000 fbf0 	bl	800af50 <RTC_ByteToBcd2>
 800a770:	0003      	movs	r3, r0
 800a772:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	785b      	ldrb	r3, [r3, #1]
 800a778:	0018      	movs	r0, r3
 800a77a:	f000 fbe9 	bl	800af50 <RTC_ByteToBcd2>
 800a77e:	0003      	movs	r3, r0
 800a780:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a782:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	789b      	ldrb	r3, [r3, #2]
 800a788:	0018      	movs	r0, r3
 800a78a:	f000 fbe1 	bl	800af50 <RTC_ByteToBcd2>
 800a78e:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a790:	0022      	movs	r2, r4
 800a792:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	78db      	ldrb	r3, [r3, #3]
 800a798:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a79a:	4313      	orrs	r3, r2
 800a79c:	617b      	str	r3, [r7, #20]
 800a79e:	e017      	b.n	800a7d0 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	699b      	ldr	r3, [r3, #24]
 800a7a6:	2240      	movs	r2, #64	@ 0x40
 800a7a8:	4013      	ands	r3, r2
 800a7aa:	d102      	bne.n	800a7b2 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a7b2:	68bb      	ldr	r3, [r7, #8]
 800a7b4:	781b      	ldrb	r3, [r3, #0]
 800a7b6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	785b      	ldrb	r3, [r3, #1]
 800a7bc:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a7be:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800a7c0:	68ba      	ldr	r2, [r7, #8]
 800a7c2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a7c4:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800a7c6:	68bb      	ldr	r3, [r7, #8]
 800a7c8:	78db      	ldrb	r3, [r3, #3]
 800a7ca:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800a7cc:	4313      	orrs	r3, r2
 800a7ce:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	697a      	ldr	r2, [r7, #20]
 800a7d6:	491b      	ldr	r1, [pc, #108]	@ (800a844 <HAL_RTC_SetTime+0x148>)
 800a7d8:	400a      	ands	r2, r1
 800a7da:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	699a      	ldr	r2, [r3, #24]
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4918      	ldr	r1, [pc, #96]	@ (800a848 <HAL_RTC_SetTime+0x14c>)
 800a7e8:	400a      	ands	r2, r1
 800a7ea:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	6999      	ldr	r1, [r3, #24]
 800a7f2:	68bb      	ldr	r3, [r7, #8]
 800a7f4:	68da      	ldr	r2, [r3, #12]
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	691b      	ldr	r3, [r3, #16]
 800a7fa:	431a      	orrs	r2, r3
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	430a      	orrs	r2, r1
 800a802:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800a804:	2313      	movs	r3, #19
 800a806:	18fc      	adds	r4, r7, r3
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	0018      	movs	r0, r3
 800a80c:	f000 fb5c 	bl	800aec8 <RTC_ExitInitMode>
 800a810:	0003      	movs	r3, r0
 800a812:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	22ff      	movs	r2, #255	@ 0xff
 800a81a:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 800a81c:	2313      	movs	r3, #19
 800a81e:	18fb      	adds	r3, r7, r3
 800a820:	781b      	ldrb	r3, [r3, #0]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d103      	bne.n	800a82e <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	2229      	movs	r2, #41	@ 0x29
 800a82a:	2101      	movs	r1, #1
 800a82c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	2228      	movs	r2, #40	@ 0x28
 800a832:	2100      	movs	r1, #0
 800a834:	5499      	strb	r1, [r3, r2]

  return status;
 800a836:	2313      	movs	r3, #19
 800a838:	18fb      	adds	r3, r7, r3
 800a83a:	781b      	ldrb	r3, [r3, #0]
}
 800a83c:	0018      	movs	r0, r3
 800a83e:	46bd      	mov	sp, r7
 800a840:	b006      	add	sp, #24
 800a842:	bdb0      	pop	{r4, r5, r7, pc}
 800a844:	007f7f7f 	.word	0x007f7f7f
 800a848:	fffbffff 	.word	0xfffbffff

0800a84c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a84c:	b5b0      	push	{r4, r5, r7, lr}
 800a84e:	b086      	sub	sp, #24
 800a850:	af00      	add	r7, sp, #0
 800a852:	60f8      	str	r0, [r7, #12]
 800a854:	60b9      	str	r1, [r7, #8]
 800a856:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	2228      	movs	r2, #40	@ 0x28
 800a85c:	5c9b      	ldrb	r3, [r3, r2]
 800a85e:	2b01      	cmp	r3, #1
 800a860:	d101      	bne.n	800a866 <HAL_RTC_SetDate+0x1a>
 800a862:	2302      	movs	r3, #2
 800a864:	e07e      	b.n	800a964 <HAL_RTC_SetDate+0x118>
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	2228      	movs	r2, #40	@ 0x28
 800a86a:	2101      	movs	r1, #1
 800a86c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	2229      	movs	r2, #41	@ 0x29
 800a872:	2102      	movs	r1, #2
 800a874:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d10e      	bne.n	800a89a <HAL_RTC_SetDate+0x4e>
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	785b      	ldrb	r3, [r3, #1]
 800a880:	001a      	movs	r2, r3
 800a882:	2310      	movs	r3, #16
 800a884:	4013      	ands	r3, r2
 800a886:	d008      	beq.n	800a89a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	785b      	ldrb	r3, [r3, #1]
 800a88c:	2210      	movs	r2, #16
 800a88e:	4393      	bics	r3, r2
 800a890:	b2db      	uxtb	r3, r3
 800a892:	330a      	adds	r3, #10
 800a894:	b2da      	uxtb	r2, r3
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d11c      	bne.n	800a8da <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	78db      	ldrb	r3, [r3, #3]
 800a8a4:	0018      	movs	r0, r3
 800a8a6:	f000 fb53 	bl	800af50 <RTC_ByteToBcd2>
 800a8aa:	0003      	movs	r3, r0
 800a8ac:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	785b      	ldrb	r3, [r3, #1]
 800a8b2:	0018      	movs	r0, r3
 800a8b4:	f000 fb4c 	bl	800af50 <RTC_ByteToBcd2>
 800a8b8:	0003      	movs	r3, r0
 800a8ba:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800a8bc:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 800a8be:	68bb      	ldr	r3, [r7, #8]
 800a8c0:	789b      	ldrb	r3, [r3, #2]
 800a8c2:	0018      	movs	r0, r3
 800a8c4:	f000 fb44 	bl	800af50 <RTC_ByteToBcd2>
 800a8c8:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800a8ca:	0022      	movs	r2, r4
 800a8cc:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800a8ce:	68bb      	ldr	r3, [r7, #8]
 800a8d0:	781b      	ldrb	r3, [r3, #0]
 800a8d2:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800a8d4:	4313      	orrs	r3, r2
 800a8d6:	617b      	str	r3, [r7, #20]
 800a8d8:	e00e      	b.n	800a8f8 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	78db      	ldrb	r3, [r3, #3]
 800a8de:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	785b      	ldrb	r3, [r3, #1]
 800a8e4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800a8e6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 800a8e8:	68ba      	ldr	r2, [r7, #8]
 800a8ea:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800a8ec:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	781b      	ldrb	r3, [r3, #0]
 800a8f2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800a8f4:	4313      	orrs	r3, r2
 800a8f6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	22ca      	movs	r2, #202	@ 0xca
 800a8fe:	625a      	str	r2, [r3, #36]	@ 0x24
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	2253      	movs	r2, #83	@ 0x53
 800a906:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a908:	2513      	movs	r5, #19
 800a90a:	197c      	adds	r4, r7, r5
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	0018      	movs	r0, r3
 800a910:	f000 fa98 	bl	800ae44 <RTC_EnterInitMode>
 800a914:	0003      	movs	r3, r0
 800a916:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800a918:	0028      	movs	r0, r5
 800a91a:	183b      	adds	r3, r7, r0
 800a91c:	781b      	ldrb	r3, [r3, #0]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d10c      	bne.n	800a93c <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	697a      	ldr	r2, [r7, #20]
 800a928:	4910      	ldr	r1, [pc, #64]	@ (800a96c <HAL_RTC_SetDate+0x120>)
 800a92a:	400a      	ands	r2, r1
 800a92c:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800a92e:	183c      	adds	r4, r7, r0
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	0018      	movs	r0, r3
 800a934:	f000 fac8 	bl	800aec8 <RTC_ExitInitMode>
 800a938:	0003      	movs	r3, r0
 800a93a:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	22ff      	movs	r2, #255	@ 0xff
 800a942:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800a944:	2313      	movs	r3, #19
 800a946:	18fb      	adds	r3, r7, r3
 800a948:	781b      	ldrb	r3, [r3, #0]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d103      	bne.n	800a956 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	2229      	movs	r2, #41	@ 0x29
 800a952:	2101      	movs	r1, #1
 800a954:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	2228      	movs	r2, #40	@ 0x28
 800a95a:	2100      	movs	r1, #0
 800a95c:	5499      	strb	r1, [r3, r2]

  return status;
 800a95e:	2313      	movs	r3, #19
 800a960:	18fb      	adds	r3, r7, r3
 800a962:	781b      	ldrb	r3, [r3, #0]
}
 800a964:	0018      	movs	r0, r3
 800a966:	46bd      	mov	sp, r7
 800a968:	b006      	add	sp, #24
 800a96a:	bdb0      	pop	{r4, r5, r7, pc}
 800a96c:	00ffff3f 	.word	0x00ffff3f

0800a970 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800a970:	b590      	push	{r4, r7, lr}
 800a972:	b089      	sub	sp, #36	@ 0x24
 800a974:	af00      	add	r7, sp, #0
 800a976:	60f8      	str	r0, [r7, #12]
 800a978:	60b9      	str	r1, [r7, #8]
 800a97a:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2228      	movs	r2, #40	@ 0x28
 800a980:	5c9b      	ldrb	r3, [r3, r2]
 800a982:	2b01      	cmp	r3, #1
 800a984:	d101      	bne.n	800a98a <HAL_RTC_SetAlarm_IT+0x1a>
 800a986:	2302      	movs	r3, #2
 800a988:	e127      	b.n	800abda <HAL_RTC_SetAlarm_IT+0x26a>
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	2228      	movs	r2, #40	@ 0x28
 800a98e:	2101      	movs	r1, #1
 800a990:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	2229      	movs	r2, #41	@ 0x29
 800a996:	2102      	movs	r1, #2
 800a998:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d136      	bne.n	800aa0e <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	699b      	ldr	r3, [r3, #24]
 800a9a6:	2240      	movs	r2, #64	@ 0x40
 800a9a8:	4013      	ands	r3, r2
 800a9aa:	d102      	bne.n	800a9b2 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800a9ac:	68bb      	ldr	r3, [r7, #8]
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	781b      	ldrb	r3, [r3, #0]
 800a9b6:	0018      	movs	r0, r3
 800a9b8:	f000 faca 	bl	800af50 <RTC_ByteToBcd2>
 800a9bc:	0003      	movs	r3, r0
 800a9be:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	785b      	ldrb	r3, [r3, #1]
 800a9c4:	0018      	movs	r0, r3
 800a9c6:	f000 fac3 	bl	800af50 <RTC_ByteToBcd2>
 800a9ca:	0003      	movs	r3, r0
 800a9cc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800a9ce:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	789b      	ldrb	r3, [r3, #2]
 800a9d4:	0018      	movs	r0, r3
 800a9d6:	f000 fabb 	bl	800af50 <RTC_ByteToBcd2>
 800a9da:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800a9dc:	0022      	movs	r2, r4
 800a9de:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	78db      	ldrb	r3, [r3, #3]
 800a9e4:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800a9e6:	431a      	orrs	r2, r3
 800a9e8:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	2220      	movs	r2, #32
 800a9ee:	5c9b      	ldrb	r3, [r3, r2]
 800a9f0:	0018      	movs	r0, r3
 800a9f2:	f000 faad 	bl	800af50 <RTC_ByteToBcd2>
 800a9f6:	0003      	movs	r3, r0
 800a9f8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800a9fa:	0022      	movs	r2, r4
 800a9fc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800aa02:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800aa04:	68bb      	ldr	r3, [r7, #8]
 800aa06:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800aa08:	4313      	orrs	r3, r2
 800aa0a:	61fb      	str	r3, [r7, #28]
 800aa0c:	e022      	b.n	800aa54 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	699b      	ldr	r3, [r3, #24]
 800aa14:	2240      	movs	r2, #64	@ 0x40
 800aa16:	4013      	ands	r3, r2
 800aa18:	d102      	bne.n	800aa20 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800aa1a:	68bb      	ldr	r3, [r7, #8]
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800aa20:	68bb      	ldr	r3, [r7, #8]
 800aa22:	781b      	ldrb	r3, [r3, #0]
 800aa24:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	785b      	ldrb	r3, [r3, #1]
 800aa2a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800aa2c:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800aa2e:	68ba      	ldr	r2, [r7, #8]
 800aa30:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800aa32:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	78db      	ldrb	r3, [r3, #3]
 800aa38:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800aa3a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	2120      	movs	r1, #32
 800aa40:	5c5b      	ldrb	r3, [r3, r1]
 800aa42:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800aa44:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800aa4a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800aa4c:	68bb      	ldr	r3, [r7, #8]
 800aa4e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800aa50:	4313      	orrs	r3, r2
 800aa52:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800aa54:	68bb      	ldr	r3, [r7, #8]
 800aa56:	685a      	ldr	r2, [r3, #4]
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	699b      	ldr	r3, [r3, #24]
 800aa5c:	4313      	orrs	r3, r2
 800aa5e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	22ca      	movs	r2, #202	@ 0xca
 800aa66:	625a      	str	r2, [r3, #36]	@ 0x24
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	2253      	movs	r2, #83	@ 0x53
 800aa6e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aa74:	2380      	movs	r3, #128	@ 0x80
 800aa76:	005b      	lsls	r3, r3, #1
 800aa78:	429a      	cmp	r2, r3
 800aa7a:	d14c      	bne.n	800ab16 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	699a      	ldr	r2, [r3, #24]
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	4957      	ldr	r1, [pc, #348]	@ (800abe4 <HAL_RTC_SetAlarm_IT+0x274>)
 800aa88:	400a      	ands	r2, r1
 800aa8a:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	2101      	movs	r1, #1
 800aa98:	430a      	orrs	r2, r1
 800aa9a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 800aa9c:	f7fd fcba 	bl	8008414 <HAL_GetTick>
 800aaa0:	0003      	movs	r3, r0
 800aaa2:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800aaa4:	e016      	b.n	800aad4 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800aaa6:	f7fd fcb5 	bl	8008414 <HAL_GetTick>
 800aaaa:	0002      	movs	r2, r0
 800aaac:	697b      	ldr	r3, [r7, #20]
 800aaae:	1ad2      	subs	r2, r2, r3
 800aab0:	23fa      	movs	r3, #250	@ 0xfa
 800aab2:	009b      	lsls	r3, r3, #2
 800aab4:	429a      	cmp	r2, r3
 800aab6:	d90d      	bls.n	800aad4 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	22ff      	movs	r2, #255	@ 0xff
 800aabe:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	2229      	movs	r2, #41	@ 0x29
 800aac4:	2103      	movs	r1, #3
 800aac6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	2228      	movs	r2, #40	@ 0x28
 800aacc:	2100      	movs	r1, #0
 800aace:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800aad0:	2303      	movs	r3, #3
 800aad2:	e082      	b.n	800abda <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	68db      	ldr	r3, [r3, #12]
 800aada:	2201      	movs	r2, #1
 800aadc:	4013      	ands	r3, r2
 800aade:	d0e2      	beq.n	800aaa6 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	69fa      	ldr	r2, [r7, #28]
 800aae6:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	69ba      	ldr	r2, [r7, #24]
 800aaee:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	699a      	ldr	r2, [r3, #24]
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	2180      	movs	r1, #128	@ 0x80
 800aafc:	0049      	lsls	r1, r1, #1
 800aafe:	430a      	orrs	r2, r1
 800ab00:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	699a      	ldr	r2, [r3, #24]
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	2180      	movs	r1, #128	@ 0x80
 800ab0e:	0149      	lsls	r1, r1, #5
 800ab10:	430a      	orrs	r2, r1
 800ab12:	619a      	str	r2, [r3, #24]
 800ab14:	e04b      	b.n	800abae <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	699a      	ldr	r2, [r3, #24]
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	4931      	ldr	r1, [pc, #196]	@ (800abe8 <HAL_RTC_SetAlarm_IT+0x278>)
 800ab22:	400a      	ands	r2, r1
 800ab24:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	2102      	movs	r1, #2
 800ab32:	430a      	orrs	r2, r1
 800ab34:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 800ab36:	f7fd fc6d 	bl	8008414 <HAL_GetTick>
 800ab3a:	0003      	movs	r3, r0
 800ab3c:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800ab3e:	e016      	b.n	800ab6e <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ab40:	f7fd fc68 	bl	8008414 <HAL_GetTick>
 800ab44:	0002      	movs	r2, r0
 800ab46:	697b      	ldr	r3, [r7, #20]
 800ab48:	1ad2      	subs	r2, r2, r3
 800ab4a:	23fa      	movs	r3, #250	@ 0xfa
 800ab4c:	009b      	lsls	r3, r3, #2
 800ab4e:	429a      	cmp	r2, r3
 800ab50:	d90d      	bls.n	800ab6e <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	22ff      	movs	r2, #255	@ 0xff
 800ab58:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	2229      	movs	r2, #41	@ 0x29
 800ab5e:	2103      	movs	r1, #3
 800ab60:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	2228      	movs	r2, #40	@ 0x28
 800ab66:	2100      	movs	r1, #0
 800ab68:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800ab6a:	2303      	movs	r3, #3
 800ab6c:	e035      	b.n	800abda <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	68db      	ldr	r3, [r3, #12]
 800ab74:	2202      	movs	r2, #2
 800ab76:	4013      	ands	r3, r2
 800ab78:	d0e2      	beq.n	800ab40 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	69fa      	ldr	r2, [r7, #28]
 800ab80:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	69ba      	ldr	r2, [r7, #24]
 800ab88:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	699a      	ldr	r2, [r3, #24]
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	2180      	movs	r1, #128	@ 0x80
 800ab96:	0089      	lsls	r1, r1, #2
 800ab98:	430a      	orrs	r2, r1
 800ab9a:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	699a      	ldr	r2, [r3, #24]
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	2180      	movs	r1, #128	@ 0x80
 800aba8:	0189      	lsls	r1, r1, #6
 800abaa:	430a      	orrs	r2, r1
 800abac:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800abae:	4a0f      	ldr	r2, [pc, #60]	@ (800abec <HAL_RTC_SetAlarm_IT+0x27c>)
 800abb0:	2380      	movs	r3, #128	@ 0x80
 800abb2:	58d3      	ldr	r3, [r2, r3]
 800abb4:	490d      	ldr	r1, [pc, #52]	@ (800abec <HAL_RTC_SetAlarm_IT+0x27c>)
 800abb6:	2280      	movs	r2, #128	@ 0x80
 800abb8:	0312      	lsls	r2, r2, #12
 800abba:	4313      	orrs	r3, r2
 800abbc:	2280      	movs	r2, #128	@ 0x80
 800abbe:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	22ff      	movs	r2, #255	@ 0xff
 800abc6:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	2229      	movs	r2, #41	@ 0x29
 800abcc:	2101      	movs	r1, #1
 800abce:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	2228      	movs	r2, #40	@ 0x28
 800abd4:	2100      	movs	r1, #0
 800abd6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800abd8:	2300      	movs	r3, #0
}
 800abda:	0018      	movs	r0, r3
 800abdc:	46bd      	mov	sp, r7
 800abde:	b009      	add	sp, #36	@ 0x24
 800abe0:	bd90      	pop	{r4, r7, pc}
 800abe2:	46c0      	nop			@ (mov r8, r8)
 800abe4:	fffffeff 	.word	0xfffffeff
 800abe8:	fffffdff 	.word	0xfffffdff
 800abec:	40021800 	.word	0x40021800

0800abf0 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b086      	sub	sp, #24
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	60f8      	str	r0, [r7, #12]
 800abf8:	60b9      	str	r1, [r7, #8]
 800abfa:	607a      	str	r2, [r7, #4]
 800abfc:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 800abfe:	687a      	ldr	r2, [r7, #4]
 800ac00:	2380      	movs	r3, #128	@ 0x80
 800ac02:	005b      	lsls	r3, r3, #1
 800ac04:	429a      	cmp	r2, r3
 800ac06:	d144      	bne.n	800ac92 <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	2280      	movs	r2, #128	@ 0x80
 800ac0c:	0052      	lsls	r2, r2, #1
 800ac0e:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac16:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac1e:	045b      	lsls	r3, r3, #17
 800ac20:	0c5b      	lsrs	r3, r3, #17
 800ac22:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 800ac24:	697b      	ldr	r3, [r7, #20]
 800ac26:	0c1b      	lsrs	r3, r3, #16
 800ac28:	b2db      	uxtb	r3, r3
 800ac2a:	223f      	movs	r2, #63	@ 0x3f
 800ac2c:	4013      	ands	r3, r2
 800ac2e:	b2da      	uxtb	r2, r3
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 800ac34:	697b      	ldr	r3, [r7, #20]
 800ac36:	0a1b      	lsrs	r3, r3, #8
 800ac38:	b2db      	uxtb	r3, r3
 800ac3a:	227f      	movs	r2, #127	@ 0x7f
 800ac3c:	4013      	ands	r3, r2
 800ac3e:	b2da      	uxtb	r2, r3
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 800ac44:	697b      	ldr	r3, [r7, #20]
 800ac46:	b2db      	uxtb	r3, r3
 800ac48:	227f      	movs	r2, #127	@ 0x7f
 800ac4a:	4013      	ands	r3, r2
 800ac4c:	b2da      	uxtb	r2, r3
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 800ac52:	697b      	ldr	r3, [r7, #20]
 800ac54:	0d9b      	lsrs	r3, r3, #22
 800ac56:	b2db      	uxtb	r3, r3
 800ac58:	2201      	movs	r2, #1
 800ac5a:	4013      	ands	r3, r2
 800ac5c:	b2da      	uxtb	r2, r3
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	693a      	ldr	r2, [r7, #16]
 800ac66:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 800ac68:	697b      	ldr	r3, [r7, #20]
 800ac6a:	0e1b      	lsrs	r3, r3, #24
 800ac6c:	b2db      	uxtb	r3, r3
 800ac6e:	223f      	movs	r2, #63	@ 0x3f
 800ac70:	4013      	ands	r3, r2
 800ac72:	b2d9      	uxtb	r1, r3
 800ac74:	68bb      	ldr	r3, [r7, #8]
 800ac76:	2220      	movs	r2, #32
 800ac78:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 800ac7a:	697a      	ldr	r2, [r7, #20]
 800ac7c:	2380      	movs	r3, #128	@ 0x80
 800ac7e:	05db      	lsls	r3, r3, #23
 800ac80:	401a      	ands	r2, r3
 800ac82:	68bb      	ldr	r3, [r7, #8]
 800ac84:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 800ac86:	697b      	ldr	r3, [r7, #20]
 800ac88:	4a3b      	ldr	r2, [pc, #236]	@ (800ad78 <HAL_RTC_GetAlarm+0x188>)
 800ac8a:	401a      	ands	r2, r3
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	615a      	str	r2, [r3, #20]
 800ac90:	e043      	b.n	800ad1a <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 800ac92:	68bb      	ldr	r3, [r7, #8]
 800ac94:	2280      	movs	r2, #128	@ 0x80
 800ac96:	0092      	lsls	r2, r2, #2
 800ac98:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aca0:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aca8:	045b      	lsls	r3, r3, #17
 800acaa:	0c5b      	lsrs	r3, r3, #17
 800acac:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 800acae:	697b      	ldr	r3, [r7, #20]
 800acb0:	0c1b      	lsrs	r3, r3, #16
 800acb2:	b2db      	uxtb	r3, r3
 800acb4:	223f      	movs	r2, #63	@ 0x3f
 800acb6:	4013      	ands	r3, r2
 800acb8:	b2da      	uxtb	r2, r3
 800acba:	68bb      	ldr	r3, [r7, #8]
 800acbc:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 800acbe:	697b      	ldr	r3, [r7, #20]
 800acc0:	0a1b      	lsrs	r3, r3, #8
 800acc2:	b2db      	uxtb	r3, r3
 800acc4:	227f      	movs	r2, #127	@ 0x7f
 800acc6:	4013      	ands	r3, r2
 800acc8:	b2da      	uxtb	r2, r3
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 800acce:	697b      	ldr	r3, [r7, #20]
 800acd0:	b2db      	uxtb	r3, r3
 800acd2:	227f      	movs	r2, #127	@ 0x7f
 800acd4:	4013      	ands	r3, r2
 800acd6:	b2da      	uxtb	r2, r3
 800acd8:	68bb      	ldr	r3, [r7, #8]
 800acda:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 800acdc:	697b      	ldr	r3, [r7, #20]
 800acde:	0d9b      	lsrs	r3, r3, #22
 800ace0:	b2db      	uxtb	r3, r3
 800ace2:	2201      	movs	r2, #1
 800ace4:	4013      	ands	r3, r2
 800ace6:	b2da      	uxtb	r2, r3
 800ace8:	68bb      	ldr	r3, [r7, #8]
 800acea:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	693a      	ldr	r2, [r7, #16]
 800acf0:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 800acf2:	697b      	ldr	r3, [r7, #20]
 800acf4:	0e1b      	lsrs	r3, r3, #24
 800acf6:	b2db      	uxtb	r3, r3
 800acf8:	223f      	movs	r2, #63	@ 0x3f
 800acfa:	4013      	ands	r3, r2
 800acfc:	b2d9      	uxtb	r1, r3
 800acfe:	68bb      	ldr	r3, [r7, #8]
 800ad00:	2220      	movs	r2, #32
 800ad02:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 800ad04:	697a      	ldr	r2, [r7, #20]
 800ad06:	2380      	movs	r3, #128	@ 0x80
 800ad08:	05db      	lsls	r3, r3, #23
 800ad0a:	401a      	ands	r2, r3
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 800ad10:	697b      	ldr	r3, [r7, #20]
 800ad12:	4a19      	ldr	r2, [pc, #100]	@ (800ad78 <HAL_RTC_GetAlarm+0x188>)
 800ad14:	401a      	ands	r2, r3
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d125      	bne.n	800ad6c <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 800ad20:	68bb      	ldr	r3, [r7, #8]
 800ad22:	781b      	ldrb	r3, [r3, #0]
 800ad24:	0018      	movs	r0, r3
 800ad26:	f000 f93b 	bl	800afa0 <RTC_Bcd2ToByte>
 800ad2a:	0003      	movs	r3, r0
 800ad2c:	001a      	movs	r2, r3
 800ad2e:	68bb      	ldr	r3, [r7, #8]
 800ad30:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	785b      	ldrb	r3, [r3, #1]
 800ad36:	0018      	movs	r0, r3
 800ad38:	f000 f932 	bl	800afa0 <RTC_Bcd2ToByte>
 800ad3c:	0003      	movs	r3, r0
 800ad3e:	001a      	movs	r2, r3
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 800ad44:	68bb      	ldr	r3, [r7, #8]
 800ad46:	789b      	ldrb	r3, [r3, #2]
 800ad48:	0018      	movs	r0, r3
 800ad4a:	f000 f929 	bl	800afa0 <RTC_Bcd2ToByte>
 800ad4e:	0003      	movs	r3, r0
 800ad50:	001a      	movs	r2, r3
 800ad52:	68bb      	ldr	r3, [r7, #8]
 800ad54:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 800ad56:	68bb      	ldr	r3, [r7, #8]
 800ad58:	2220      	movs	r2, #32
 800ad5a:	5c9b      	ldrb	r3, [r3, r2]
 800ad5c:	0018      	movs	r0, r3
 800ad5e:	f000 f91f 	bl	800afa0 <RTC_Bcd2ToByte>
 800ad62:	0003      	movs	r3, r0
 800ad64:	0019      	movs	r1, r3
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	2220      	movs	r2, #32
 800ad6a:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800ad6c:	2300      	movs	r3, #0
}
 800ad6e:	0018      	movs	r0, r3
 800ad70:	46bd      	mov	sp, r7
 800ad72:	b006      	add	sp, #24
 800ad74:	bd80      	pop	{r7, pc}
 800ad76:	46c0      	nop			@ (mov r8, r8)
 800ad78:	80808080 	.word	0x80808080

0800ad7c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b082      	sub	sp, #8
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	699a      	ldr	r2, [r3, #24]
 800ad8a:	2380      	movs	r3, #128	@ 0x80
 800ad8c:	015b      	lsls	r3, r3, #5
 800ad8e:	4013      	ands	r3, r2
 800ad90:	d011      	beq.n	800adb6 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad98:	2201      	movs	r2, #1
 800ad9a:	4013      	ands	r3, r2
 800ad9c:	d00b      	beq.n	800adb6 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	2101      	movs	r1, #1
 800adaa:	430a      	orrs	r2, r1
 800adac:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	0018      	movs	r0, r3
 800adb2:	f7fb fd81 	bl	80068b8 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	699a      	ldr	r2, [r3, #24]
 800adbc:	2380      	movs	r3, #128	@ 0x80
 800adbe:	019b      	lsls	r3, r3, #6
 800adc0:	4013      	ands	r3, r2
 800adc2:	d011      	beq.n	800ade8 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800adca:	2202      	movs	r2, #2
 800adcc:	4013      	ands	r3, r2
 800adce:	d00b      	beq.n	800ade8 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	2102      	movs	r1, #2
 800addc:	430a      	orrs	r2, r1
 800adde:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	0018      	movs	r0, r3
 800ade4:	f000 f9ba 	bl	800b15c <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2229      	movs	r2, #41	@ 0x29
 800adec:	2101      	movs	r1, #1
 800adee:	5499      	strb	r1, [r3, r2]
}
 800adf0:	46c0      	nop			@ (mov r8, r8)
 800adf2:	46bd      	mov	sp, r7
 800adf4:	b002      	add	sp, #8
 800adf6:	bd80      	pop	{r7, pc}

0800adf8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b084      	sub	sp, #16
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	4a0e      	ldr	r2, [pc, #56]	@ (800ae40 <HAL_RTC_WaitForSynchro+0x48>)
 800ae06:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800ae08:	f7fd fb04 	bl	8008414 <HAL_GetTick>
 800ae0c:	0003      	movs	r3, r0
 800ae0e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800ae10:	e00a      	b.n	800ae28 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ae12:	f7fd faff 	bl	8008414 <HAL_GetTick>
 800ae16:	0002      	movs	r2, r0
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	1ad2      	subs	r2, r2, r3
 800ae1c:	23fa      	movs	r3, #250	@ 0xfa
 800ae1e:	009b      	lsls	r3, r3, #2
 800ae20:	429a      	cmp	r2, r3
 800ae22:	d901      	bls.n	800ae28 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800ae24:	2303      	movs	r3, #3
 800ae26:	e006      	b.n	800ae36 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	68db      	ldr	r3, [r3, #12]
 800ae2e:	2220      	movs	r2, #32
 800ae30:	4013      	ands	r3, r2
 800ae32:	d0ee      	beq.n	800ae12 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 800ae34:	2300      	movs	r3, #0
}
 800ae36:	0018      	movs	r0, r3
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	b004      	add	sp, #16
 800ae3c:	bd80      	pop	{r7, pc}
 800ae3e:	46c0      	nop			@ (mov r8, r8)
 800ae40:	0001005f 	.word	0x0001005f

0800ae44 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800ae44:	b580      	push	{r7, lr}
 800ae46:	b084      	sub	sp, #16
 800ae48:	af00      	add	r7, sp, #0
 800ae4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 800ae4c:	230f      	movs	r3, #15
 800ae4e:	18fb      	adds	r3, r7, r3
 800ae50:	2200      	movs	r2, #0
 800ae52:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	68db      	ldr	r3, [r3, #12]
 800ae5a:	2240      	movs	r2, #64	@ 0x40
 800ae5c:	4013      	ands	r3, r2
 800ae5e:	d12c      	bne.n	800aeba <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	68da      	ldr	r2, [r3, #12]
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	2180      	movs	r1, #128	@ 0x80
 800ae6c:	430a      	orrs	r2, r1
 800ae6e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800ae70:	f7fd fad0 	bl	8008414 <HAL_GetTick>
 800ae74:	0003      	movs	r3, r0
 800ae76:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800ae78:	e014      	b.n	800aea4 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800ae7a:	f7fd facb 	bl	8008414 <HAL_GetTick>
 800ae7e:	0002      	movs	r2, r0
 800ae80:	68bb      	ldr	r3, [r7, #8]
 800ae82:	1ad2      	subs	r2, r2, r3
 800ae84:	200f      	movs	r0, #15
 800ae86:	183b      	adds	r3, r7, r0
 800ae88:	1839      	adds	r1, r7, r0
 800ae8a:	7809      	ldrb	r1, [r1, #0]
 800ae8c:	7019      	strb	r1, [r3, #0]
 800ae8e:	23fa      	movs	r3, #250	@ 0xfa
 800ae90:	009b      	lsls	r3, r3, #2
 800ae92:	429a      	cmp	r2, r3
 800ae94:	d906      	bls.n	800aea4 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800ae96:	183b      	adds	r3, r7, r0
 800ae98:	2203      	movs	r2, #3
 800ae9a:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	2229      	movs	r2, #41	@ 0x29
 800aea0:	2103      	movs	r1, #3
 800aea2:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	68db      	ldr	r3, [r3, #12]
 800aeaa:	2240      	movs	r2, #64	@ 0x40
 800aeac:	4013      	ands	r3, r2
 800aeae:	d104      	bne.n	800aeba <RTC_EnterInitMode+0x76>
 800aeb0:	230f      	movs	r3, #15
 800aeb2:	18fb      	adds	r3, r7, r3
 800aeb4:	781b      	ldrb	r3, [r3, #0]
 800aeb6:	2b03      	cmp	r3, #3
 800aeb8:	d1df      	bne.n	800ae7a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800aeba:	230f      	movs	r3, #15
 800aebc:	18fb      	adds	r3, r7, r3
 800aebe:	781b      	ldrb	r3, [r3, #0]
}
 800aec0:	0018      	movs	r0, r3
 800aec2:	46bd      	mov	sp, r7
 800aec4:	b004      	add	sp, #16
 800aec6:	bd80      	pop	{r7, pc}

0800aec8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800aec8:	b590      	push	{r4, r7, lr}
 800aeca:	b085      	sub	sp, #20
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800aed0:	240f      	movs	r4, #15
 800aed2:	193b      	adds	r3, r7, r4
 800aed4:	2200      	movs	r2, #0
 800aed6:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800aed8:	4b1c      	ldr	r3, [pc, #112]	@ (800af4c <RTC_ExitInitMode+0x84>)
 800aeda:	68da      	ldr	r2, [r3, #12]
 800aedc:	4b1b      	ldr	r3, [pc, #108]	@ (800af4c <RTC_ExitInitMode+0x84>)
 800aede:	2180      	movs	r1, #128	@ 0x80
 800aee0:	438a      	bics	r2, r1
 800aee2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800aee4:	4b19      	ldr	r3, [pc, #100]	@ (800af4c <RTC_ExitInitMode+0x84>)
 800aee6:	699b      	ldr	r3, [r3, #24]
 800aee8:	2220      	movs	r2, #32
 800aeea:	4013      	ands	r3, r2
 800aeec:	d10d      	bne.n	800af0a <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	0018      	movs	r0, r3
 800aef2:	f7ff ff81 	bl	800adf8 <HAL_RTC_WaitForSynchro>
 800aef6:	1e03      	subs	r3, r0, #0
 800aef8:	d021      	beq.n	800af3e <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	2229      	movs	r2, #41	@ 0x29
 800aefe:	2103      	movs	r1, #3
 800af00:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800af02:	193b      	adds	r3, r7, r4
 800af04:	2203      	movs	r2, #3
 800af06:	701a      	strb	r2, [r3, #0]
 800af08:	e019      	b.n	800af3e <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800af0a:	4b10      	ldr	r3, [pc, #64]	@ (800af4c <RTC_ExitInitMode+0x84>)
 800af0c:	699a      	ldr	r2, [r3, #24]
 800af0e:	4b0f      	ldr	r3, [pc, #60]	@ (800af4c <RTC_ExitInitMode+0x84>)
 800af10:	2120      	movs	r1, #32
 800af12:	438a      	bics	r2, r1
 800af14:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	0018      	movs	r0, r3
 800af1a:	f7ff ff6d 	bl	800adf8 <HAL_RTC_WaitForSynchro>
 800af1e:	1e03      	subs	r3, r0, #0
 800af20:	d007      	beq.n	800af32 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	2229      	movs	r2, #41	@ 0x29
 800af26:	2103      	movs	r1, #3
 800af28:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800af2a:	230f      	movs	r3, #15
 800af2c:	18fb      	adds	r3, r7, r3
 800af2e:	2203      	movs	r2, #3
 800af30:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800af32:	4b06      	ldr	r3, [pc, #24]	@ (800af4c <RTC_ExitInitMode+0x84>)
 800af34:	699a      	ldr	r2, [r3, #24]
 800af36:	4b05      	ldr	r3, [pc, #20]	@ (800af4c <RTC_ExitInitMode+0x84>)
 800af38:	2120      	movs	r1, #32
 800af3a:	430a      	orrs	r2, r1
 800af3c:	619a      	str	r2, [r3, #24]
  }

  return status;
 800af3e:	230f      	movs	r3, #15
 800af40:	18fb      	adds	r3, r7, r3
 800af42:	781b      	ldrb	r3, [r3, #0]
}
 800af44:	0018      	movs	r0, r3
 800af46:	46bd      	mov	sp, r7
 800af48:	b005      	add	sp, #20
 800af4a:	bd90      	pop	{r4, r7, pc}
 800af4c:	40002800 	.word	0x40002800

0800af50 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b084      	sub	sp, #16
 800af54:	af00      	add	r7, sp, #0
 800af56:	0002      	movs	r2, r0
 800af58:	1dfb      	adds	r3, r7, #7
 800af5a:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 800af5c:	2300      	movs	r3, #0
 800af5e:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800af60:	230b      	movs	r3, #11
 800af62:	18fb      	adds	r3, r7, r3
 800af64:	1dfa      	adds	r2, r7, #7
 800af66:	7812      	ldrb	r2, [r2, #0]
 800af68:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 800af6a:	e008      	b.n	800af7e <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	3301      	adds	r3, #1
 800af70:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800af72:	220b      	movs	r2, #11
 800af74:	18bb      	adds	r3, r7, r2
 800af76:	18ba      	adds	r2, r7, r2
 800af78:	7812      	ldrb	r2, [r2, #0]
 800af7a:	3a0a      	subs	r2, #10
 800af7c:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 800af7e:	210b      	movs	r1, #11
 800af80:	187b      	adds	r3, r7, r1
 800af82:	781b      	ldrb	r3, [r3, #0]
 800af84:	2b09      	cmp	r3, #9
 800af86:	d8f1      	bhi.n	800af6c <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	b2db      	uxtb	r3, r3
 800af8c:	011b      	lsls	r3, r3, #4
 800af8e:	b2da      	uxtb	r2, r3
 800af90:	187b      	adds	r3, r7, r1
 800af92:	781b      	ldrb	r3, [r3, #0]
 800af94:	4313      	orrs	r3, r2
 800af96:	b2db      	uxtb	r3, r3
}
 800af98:	0018      	movs	r0, r3
 800af9a:	46bd      	mov	sp, r7
 800af9c:	b004      	add	sp, #16
 800af9e:	bd80      	pop	{r7, pc}

0800afa0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	0002      	movs	r2, r0
 800afa8:	1dfb      	adds	r3, r7, #7
 800afaa:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 800afac:	1dfb      	adds	r3, r7, #7
 800afae:	781b      	ldrb	r3, [r3, #0]
 800afb0:	091b      	lsrs	r3, r3, #4
 800afb2:	b2db      	uxtb	r3, r3
 800afb4:	001a      	movs	r2, r3
 800afb6:	0013      	movs	r3, r2
 800afb8:	009b      	lsls	r3, r3, #2
 800afba:	189b      	adds	r3, r3, r2
 800afbc:	005b      	lsls	r3, r3, #1
 800afbe:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	b2da      	uxtb	r2, r3
 800afc4:	1dfb      	adds	r3, r7, #7
 800afc6:	781b      	ldrb	r3, [r3, #0]
 800afc8:	210f      	movs	r1, #15
 800afca:	400b      	ands	r3, r1
 800afcc:	b2db      	uxtb	r3, r3
 800afce:	18d3      	adds	r3, r2, r3
 800afd0:	b2db      	uxtb	r3, r3
}
 800afd2:	0018      	movs	r0, r3
 800afd4:	46bd      	mov	sp, r7
 800afd6:	b004      	add	sp, #16
 800afd8:	bd80      	pop	{r7, pc}
	...

0800afdc <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b086      	sub	sp, #24
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	60f8      	str	r0, [r7, #12]
 800afe4:	60b9      	str	r1, [r7, #8]
 800afe6:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	2228      	movs	r2, #40	@ 0x28
 800afec:	5c9b      	ldrb	r3, [r3, r2]
 800afee:	2b01      	cmp	r3, #1
 800aff0:	d101      	bne.n	800aff6 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800aff2:	2302      	movs	r3, #2
 800aff4:	e082      	b.n	800b0fc <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	2228      	movs	r2, #40	@ 0x28
 800affa:	2101      	movs	r1, #1
 800affc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	2229      	movs	r2, #41	@ 0x29
 800b002:	2102      	movs	r1, #2
 800b004:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	22ca      	movs	r2, #202	@ 0xca
 800b00c:	625a      	str	r2, [r3, #36]	@ 0x24
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	2253      	movs	r2, #83	@ 0x53
 800b014:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	699a      	ldr	r2, [r3, #24]
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	4938      	ldr	r1, [pc, #224]	@ (800b104 <HAL_RTCEx_SetWakeUpTimer_IT+0x128>)
 800b022:	400a      	ands	r2, r1
 800b024:	619a      	str	r2, [r3, #24]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	2104      	movs	r1, #4
 800b032:	430a      	orrs	r2, r1
 800b034:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800b036:	4b34      	ldr	r3, [pc, #208]	@ (800b108 <HAL_RTCEx_SetWakeUpTimer_IT+0x12c>)
 800b038:	68db      	ldr	r3, [r3, #12]
 800b03a:	2240      	movs	r2, #64	@ 0x40
 800b03c:	4013      	ands	r3, r2
 800b03e:	d121      	bne.n	800b084 <HAL_RTCEx_SetWakeUpTimer_IT+0xa8>
  {
    tickstart = HAL_GetTick();
 800b040:	f7fd f9e8 	bl	8008414 <HAL_GetTick>
 800b044:	0003      	movs	r3, r0
 800b046:	617b      	str	r3, [r7, #20]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800b048:	e016      	b.n	800b078 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b04a:	f7fd f9e3 	bl	8008414 <HAL_GetTick>
 800b04e:	0002      	movs	r2, r0
 800b050:	697b      	ldr	r3, [r7, #20]
 800b052:	1ad2      	subs	r2, r2, r3
 800b054:	23fa      	movs	r3, #250	@ 0xfa
 800b056:	009b      	lsls	r3, r3, #2
 800b058:	429a      	cmp	r2, r3
 800b05a:	d90d      	bls.n	800b078 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	22ff      	movs	r2, #255	@ 0xff
 800b062:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	2229      	movs	r2, #41	@ 0x29
 800b068:	2103      	movs	r1, #3
 800b06a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	2228      	movs	r2, #40	@ 0x28
 800b070:	2100      	movs	r1, #0
 800b072:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b074:	2303      	movs	r3, #3
 800b076:	e041      	b.n	800b0fc <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	68db      	ldr	r3, [r3, #12]
 800b07e:	2204      	movs	r2, #4
 800b080:	4013      	ands	r3, r2
 800b082:	d0e2      	beq.n	800b04a <HAL_RTCEx_SetWakeUpTimer_IT+0x6e>
      }
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	68ba      	ldr	r2, [r7, #8]
 800b08a:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	699a      	ldr	r2, [r3, #24]
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	2107      	movs	r1, #7
 800b098:	438a      	bics	r2, r1
 800b09a:	619a      	str	r2, [r3, #24]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	6999      	ldr	r1, [r3, #24]
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	687a      	ldr	r2, [r7, #4]
 800b0a8:	430a      	orrs	r2, r1
 800b0aa:	619a      	str	r2, [r3, #24]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800b0ac:	4a17      	ldr	r2, [pc, #92]	@ (800b10c <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 800b0ae:	2380      	movs	r3, #128	@ 0x80
 800b0b0:	58d3      	ldr	r3, [r2, r3]
 800b0b2:	4916      	ldr	r1, [pc, #88]	@ (800b10c <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 800b0b4:	2280      	movs	r2, #128	@ 0x80
 800b0b6:	0312      	lsls	r2, r2, #12
 800b0b8:	4313      	orrs	r3, r2
 800b0ba:	2280      	movs	r2, #128	@ 0x80
 800b0bc:	508b      	str	r3, [r1, r2]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	699a      	ldr	r2, [r3, #24]
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	2180      	movs	r1, #128	@ 0x80
 800b0ca:	01c9      	lsls	r1, r1, #7
 800b0cc:	430a      	orrs	r2, r1
 800b0ce:	619a      	str	r2, [r3, #24]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	699a      	ldr	r2, [r3, #24]
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	2180      	movs	r1, #128	@ 0x80
 800b0dc:	00c9      	lsls	r1, r1, #3
 800b0de:	430a      	orrs	r2, r1
 800b0e0:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	22ff      	movs	r2, #255	@ 0xff
 800b0e8:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	2229      	movs	r2, #41	@ 0x29
 800b0ee:	2101      	movs	r1, #1
 800b0f0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	2228      	movs	r2, #40	@ 0x28
 800b0f6:	2100      	movs	r1, #0
 800b0f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b0fa:	2300      	movs	r3, #0
}
 800b0fc:	0018      	movs	r0, r3
 800b0fe:	46bd      	mov	sp, r7
 800b100:	b006      	add	sp, #24
 800b102:	bd80      	pop	{r7, pc}
 800b104:	fffffbff 	.word	0xfffffbff
 800b108:	40002800 	.word	0x40002800
 800b10c:	40021800 	.word	0x40021800

0800b110 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b082      	sub	sp, #8
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b11e:	2204      	movs	r2, #4
 800b120:	4013      	ands	r3, r2
 800b122:	d00b      	beq.n	800b13c <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>
    {
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	2104      	movs	r1, #4
 800b130:	430a      	orrs	r2, r1
 800b132:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call WakeUpTimerEvent registered Callback */
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      /* WAKEUPTIMER callback */
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	0018      	movs	r0, r3
 800b138:	f000 f808 	bl	800b14c <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2229      	movs	r2, #41	@ 0x29
 800b140:	2101      	movs	r1, #1
 800b142:	5499      	strb	r1, [r3, r2]
}
 800b144:	46c0      	nop			@ (mov r8, r8)
 800b146:	46bd      	mov	sp, r7
 800b148:	b002      	add	sp, #8
 800b14a:	bd80      	pop	{r7, pc}

0800b14c <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b082      	sub	sp, #8
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 800b154:	46c0      	nop			@ (mov r8, r8)
 800b156:	46bd      	mov	sp, r7
 800b158:	b002      	add	sp, #8
 800b15a:	bd80      	pop	{r7, pc}

0800b15c <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800b15c:	b580      	push	{r7, lr}
 800b15e:	b082      	sub	sp, #8
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800b164:	46c0      	nop			@ (mov r8, r8)
 800b166:	46bd      	mov	sp, r7
 800b168:	b002      	add	sp, #8
 800b16a:	bd80      	pop	{r7, pc}

0800b16c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b084      	sub	sp, #16
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d101      	bne.n	800b17e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b17a:	2301      	movs	r3, #1
 800b17c:	e0a8      	b.n	800b2d0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b182:	2b00      	cmp	r3, #0
 800b184:	d109      	bne.n	800b19a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	685a      	ldr	r2, [r3, #4]
 800b18a:	2382      	movs	r3, #130	@ 0x82
 800b18c:	005b      	lsls	r3, r3, #1
 800b18e:	429a      	cmp	r2, r3
 800b190:	d009      	beq.n	800b1a6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	2200      	movs	r2, #0
 800b196:	61da      	str	r2, [r3, #28]
 800b198:	e005      	b.n	800b1a6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	2200      	movs	r2, #0
 800b19e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	225d      	movs	r2, #93	@ 0x5d
 800b1b0:	5c9b      	ldrb	r3, [r3, r2]
 800b1b2:	b2db      	uxtb	r3, r3
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d107      	bne.n	800b1c8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	225c      	movs	r2, #92	@ 0x5c
 800b1bc:	2100      	movs	r1, #0
 800b1be:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	0018      	movs	r0, r3
 800b1c4:	f7fc f8ba 	bl	800733c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	225d      	movs	r2, #93	@ 0x5d
 800b1cc:	2102      	movs	r1, #2
 800b1ce:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	681a      	ldr	r2, [r3, #0]
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	2140      	movs	r1, #64	@ 0x40
 800b1dc:	438a      	bics	r2, r1
 800b1de:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	68da      	ldr	r2, [r3, #12]
 800b1e4:	23e0      	movs	r3, #224	@ 0xe0
 800b1e6:	00db      	lsls	r3, r3, #3
 800b1e8:	429a      	cmp	r2, r3
 800b1ea:	d902      	bls.n	800b1f2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	60fb      	str	r3, [r7, #12]
 800b1f0:	e002      	b.n	800b1f8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b1f2:	2380      	movs	r3, #128	@ 0x80
 800b1f4:	015b      	lsls	r3, r3, #5
 800b1f6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	68da      	ldr	r2, [r3, #12]
 800b1fc:	23f0      	movs	r3, #240	@ 0xf0
 800b1fe:	011b      	lsls	r3, r3, #4
 800b200:	429a      	cmp	r2, r3
 800b202:	d008      	beq.n	800b216 <HAL_SPI_Init+0xaa>
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	68da      	ldr	r2, [r3, #12]
 800b208:	23e0      	movs	r3, #224	@ 0xe0
 800b20a:	00db      	lsls	r3, r3, #3
 800b20c:	429a      	cmp	r2, r3
 800b20e:	d002      	beq.n	800b216 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	2200      	movs	r2, #0
 800b214:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	685a      	ldr	r2, [r3, #4]
 800b21a:	2382      	movs	r3, #130	@ 0x82
 800b21c:	005b      	lsls	r3, r3, #1
 800b21e:	401a      	ands	r2, r3
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	6899      	ldr	r1, [r3, #8]
 800b224:	2384      	movs	r3, #132	@ 0x84
 800b226:	021b      	lsls	r3, r3, #8
 800b228:	400b      	ands	r3, r1
 800b22a:	431a      	orrs	r2, r3
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	691b      	ldr	r3, [r3, #16]
 800b230:	2102      	movs	r1, #2
 800b232:	400b      	ands	r3, r1
 800b234:	431a      	orrs	r2, r3
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	695b      	ldr	r3, [r3, #20]
 800b23a:	2101      	movs	r1, #1
 800b23c:	400b      	ands	r3, r1
 800b23e:	431a      	orrs	r2, r3
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	6999      	ldr	r1, [r3, #24]
 800b244:	2380      	movs	r3, #128	@ 0x80
 800b246:	009b      	lsls	r3, r3, #2
 800b248:	400b      	ands	r3, r1
 800b24a:	431a      	orrs	r2, r3
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	69db      	ldr	r3, [r3, #28]
 800b250:	2138      	movs	r1, #56	@ 0x38
 800b252:	400b      	ands	r3, r1
 800b254:	431a      	orrs	r2, r3
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6a1b      	ldr	r3, [r3, #32]
 800b25a:	2180      	movs	r1, #128	@ 0x80
 800b25c:	400b      	ands	r3, r1
 800b25e:	431a      	orrs	r2, r3
 800b260:	0011      	movs	r1, r2
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b266:	2380      	movs	r3, #128	@ 0x80
 800b268:	019b      	lsls	r3, r3, #6
 800b26a:	401a      	ands	r2, r3
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	430a      	orrs	r2, r1
 800b272:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	699b      	ldr	r3, [r3, #24]
 800b278:	0c1b      	lsrs	r3, r3, #16
 800b27a:	2204      	movs	r2, #4
 800b27c:	401a      	ands	r2, r3
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b282:	2110      	movs	r1, #16
 800b284:	400b      	ands	r3, r1
 800b286:	431a      	orrs	r2, r3
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b28c:	2108      	movs	r1, #8
 800b28e:	400b      	ands	r3, r1
 800b290:	431a      	orrs	r2, r3
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	68d9      	ldr	r1, [r3, #12]
 800b296:	23f0      	movs	r3, #240	@ 0xf0
 800b298:	011b      	lsls	r3, r3, #4
 800b29a:	400b      	ands	r3, r1
 800b29c:	431a      	orrs	r2, r3
 800b29e:	0011      	movs	r1, r2
 800b2a0:	68fa      	ldr	r2, [r7, #12]
 800b2a2:	2380      	movs	r3, #128	@ 0x80
 800b2a4:	015b      	lsls	r3, r3, #5
 800b2a6:	401a      	ands	r2, r3
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	430a      	orrs	r2, r1
 800b2ae:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	69da      	ldr	r2, [r3, #28]
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	4907      	ldr	r1, [pc, #28]	@ (800b2d8 <HAL_SPI_Init+0x16c>)
 800b2bc:	400a      	ands	r2, r1
 800b2be:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	225d      	movs	r2, #93	@ 0x5d
 800b2ca:	2101      	movs	r1, #1
 800b2cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b2ce:	2300      	movs	r3, #0
}
 800b2d0:	0018      	movs	r0, r3
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	b004      	add	sp, #16
 800b2d6:	bd80      	pop	{r7, pc}
 800b2d8:	fffff7ff 	.word	0xfffff7ff

0800b2dc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b088      	sub	sp, #32
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	60f8      	str	r0, [r7, #12]
 800b2e4:	60b9      	str	r1, [r7, #8]
 800b2e6:	603b      	str	r3, [r7, #0]
 800b2e8:	1dbb      	adds	r3, r7, #6
 800b2ea:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b2ec:	231f      	movs	r3, #31
 800b2ee:	18fb      	adds	r3, r7, r3
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	225c      	movs	r2, #92	@ 0x5c
 800b2f8:	5c9b      	ldrb	r3, [r3, r2]
 800b2fa:	2b01      	cmp	r3, #1
 800b2fc:	d101      	bne.n	800b302 <HAL_SPI_Transmit+0x26>
 800b2fe:	2302      	movs	r3, #2
 800b300:	e147      	b.n	800b592 <HAL_SPI_Transmit+0x2b6>
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	225c      	movs	r2, #92	@ 0x5c
 800b306:	2101      	movs	r1, #1
 800b308:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b30a:	f7fd f883 	bl	8008414 <HAL_GetTick>
 800b30e:	0003      	movs	r3, r0
 800b310:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800b312:	2316      	movs	r3, #22
 800b314:	18fb      	adds	r3, r7, r3
 800b316:	1dba      	adds	r2, r7, #6
 800b318:	8812      	ldrh	r2, [r2, #0]
 800b31a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	225d      	movs	r2, #93	@ 0x5d
 800b320:	5c9b      	ldrb	r3, [r3, r2]
 800b322:	b2db      	uxtb	r3, r3
 800b324:	2b01      	cmp	r3, #1
 800b326:	d004      	beq.n	800b332 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800b328:	231f      	movs	r3, #31
 800b32a:	18fb      	adds	r3, r7, r3
 800b32c:	2202      	movs	r2, #2
 800b32e:	701a      	strb	r2, [r3, #0]
    goto error;
 800b330:	e128      	b.n	800b584 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800b332:	68bb      	ldr	r3, [r7, #8]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d003      	beq.n	800b340 <HAL_SPI_Transmit+0x64>
 800b338:	1dbb      	adds	r3, r7, #6
 800b33a:	881b      	ldrh	r3, [r3, #0]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d104      	bne.n	800b34a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800b340:	231f      	movs	r3, #31
 800b342:	18fb      	adds	r3, r7, r3
 800b344:	2201      	movs	r2, #1
 800b346:	701a      	strb	r2, [r3, #0]
    goto error;
 800b348:	e11c      	b.n	800b584 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	225d      	movs	r2, #93	@ 0x5d
 800b34e:	2103      	movs	r1, #3
 800b350:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	2200      	movs	r2, #0
 800b356:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	68ba      	ldr	r2, [r7, #8]
 800b35c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	1dba      	adds	r2, r7, #6
 800b362:	8812      	ldrh	r2, [r2, #0]
 800b364:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	1dba      	adds	r2, r7, #6
 800b36a:	8812      	ldrh	r2, [r2, #0]
 800b36c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	2200      	movs	r2, #0
 800b372:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	2244      	movs	r2, #68	@ 0x44
 800b378:	2100      	movs	r1, #0
 800b37a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	2246      	movs	r2, #70	@ 0x46
 800b380:	2100      	movs	r1, #0
 800b382:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	2200      	movs	r2, #0
 800b388:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	2200      	movs	r2, #0
 800b38e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	689a      	ldr	r2, [r3, #8]
 800b394:	2380      	movs	r3, #128	@ 0x80
 800b396:	021b      	lsls	r3, r3, #8
 800b398:	429a      	cmp	r2, r3
 800b39a:	d110      	bne.n	800b3be <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	681a      	ldr	r2, [r3, #0]
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	2140      	movs	r1, #64	@ 0x40
 800b3a8:	438a      	bics	r2, r1
 800b3aa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	681a      	ldr	r2, [r3, #0]
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	2180      	movs	r1, #128	@ 0x80
 800b3b8:	01c9      	lsls	r1, r1, #7
 800b3ba:	430a      	orrs	r2, r1
 800b3bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	2240      	movs	r2, #64	@ 0x40
 800b3c6:	4013      	ands	r3, r2
 800b3c8:	2b40      	cmp	r3, #64	@ 0x40
 800b3ca:	d007      	beq.n	800b3dc <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	681a      	ldr	r2, [r3, #0]
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	2140      	movs	r1, #64	@ 0x40
 800b3d8:	430a      	orrs	r2, r1
 800b3da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	68da      	ldr	r2, [r3, #12]
 800b3e0:	23e0      	movs	r3, #224	@ 0xe0
 800b3e2:	00db      	lsls	r3, r3, #3
 800b3e4:	429a      	cmp	r2, r3
 800b3e6:	d952      	bls.n	800b48e <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	685b      	ldr	r3, [r3, #4]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d004      	beq.n	800b3fa <HAL_SPI_Transmit+0x11e>
 800b3f0:	2316      	movs	r3, #22
 800b3f2:	18fb      	adds	r3, r7, r3
 800b3f4:	881b      	ldrh	r3, [r3, #0]
 800b3f6:	2b01      	cmp	r3, #1
 800b3f8:	d143      	bne.n	800b482 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3fe:	881a      	ldrh	r2, [r3, #0]
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b40a:	1c9a      	adds	r2, r3, #2
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b414:	b29b      	uxth	r3, r3
 800b416:	3b01      	subs	r3, #1
 800b418:	b29a      	uxth	r2, r3
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b41e:	e030      	b.n	800b482 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	689b      	ldr	r3, [r3, #8]
 800b426:	2202      	movs	r2, #2
 800b428:	4013      	ands	r3, r2
 800b42a:	2b02      	cmp	r3, #2
 800b42c:	d112      	bne.n	800b454 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b432:	881a      	ldrh	r2, [r3, #0]
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b43e:	1c9a      	adds	r2, r3, #2
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b448:	b29b      	uxth	r3, r3
 800b44a:	3b01      	subs	r3, #1
 800b44c:	b29a      	uxth	r2, r3
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b452:	e016      	b.n	800b482 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b454:	f7fc ffde 	bl	8008414 <HAL_GetTick>
 800b458:	0002      	movs	r2, r0
 800b45a:	69bb      	ldr	r3, [r7, #24]
 800b45c:	1ad3      	subs	r3, r2, r3
 800b45e:	683a      	ldr	r2, [r7, #0]
 800b460:	429a      	cmp	r2, r3
 800b462:	d802      	bhi.n	800b46a <HAL_SPI_Transmit+0x18e>
 800b464:	683b      	ldr	r3, [r7, #0]
 800b466:	3301      	adds	r3, #1
 800b468:	d102      	bne.n	800b470 <HAL_SPI_Transmit+0x194>
 800b46a:	683b      	ldr	r3, [r7, #0]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d108      	bne.n	800b482 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 800b470:	231f      	movs	r3, #31
 800b472:	18fb      	adds	r3, r7, r3
 800b474:	2203      	movs	r2, #3
 800b476:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	225d      	movs	r2, #93	@ 0x5d
 800b47c:	2101      	movs	r1, #1
 800b47e:	5499      	strb	r1, [r3, r2]
          goto error;
 800b480:	e080      	b.n	800b584 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b486:	b29b      	uxth	r3, r3
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d1c9      	bne.n	800b420 <HAL_SPI_Transmit+0x144>
 800b48c:	e053      	b.n	800b536 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	685b      	ldr	r3, [r3, #4]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d004      	beq.n	800b4a0 <HAL_SPI_Transmit+0x1c4>
 800b496:	2316      	movs	r3, #22
 800b498:	18fb      	adds	r3, r7, r3
 800b49a:	881b      	ldrh	r3, [r3, #0]
 800b49c:	2b01      	cmp	r3, #1
 800b49e:	d145      	bne.n	800b52c <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	330c      	adds	r3, #12
 800b4aa:	7812      	ldrb	r2, [r2, #0]
 800b4ac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4b2:	1c5a      	adds	r2, r3, #1
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b4bc:	b29b      	uxth	r3, r3
 800b4be:	3b01      	subs	r3, #1
 800b4c0:	b29a      	uxth	r2, r3
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800b4c6:	e031      	b.n	800b52c <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	689b      	ldr	r3, [r3, #8]
 800b4ce:	2202      	movs	r2, #2
 800b4d0:	4013      	ands	r3, r2
 800b4d2:	2b02      	cmp	r3, #2
 800b4d4:	d113      	bne.n	800b4fe <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	330c      	adds	r3, #12
 800b4e0:	7812      	ldrb	r2, [r2, #0]
 800b4e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4e8:	1c5a      	adds	r2, r3, #1
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b4f2:	b29b      	uxth	r3, r3
 800b4f4:	3b01      	subs	r3, #1
 800b4f6:	b29a      	uxth	r2, r3
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b4fc:	e016      	b.n	800b52c <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b4fe:	f7fc ff89 	bl	8008414 <HAL_GetTick>
 800b502:	0002      	movs	r2, r0
 800b504:	69bb      	ldr	r3, [r7, #24]
 800b506:	1ad3      	subs	r3, r2, r3
 800b508:	683a      	ldr	r2, [r7, #0]
 800b50a:	429a      	cmp	r2, r3
 800b50c:	d802      	bhi.n	800b514 <HAL_SPI_Transmit+0x238>
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	3301      	adds	r3, #1
 800b512:	d102      	bne.n	800b51a <HAL_SPI_Transmit+0x23e>
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d108      	bne.n	800b52c <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 800b51a:	231f      	movs	r3, #31
 800b51c:	18fb      	adds	r3, r7, r3
 800b51e:	2203      	movs	r2, #3
 800b520:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	225d      	movs	r2, #93	@ 0x5d
 800b526:	2101      	movs	r1, #1
 800b528:	5499      	strb	r1, [r3, r2]
          goto error;
 800b52a:	e02b      	b.n	800b584 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b530:	b29b      	uxth	r3, r3
 800b532:	2b00      	cmp	r3, #0
 800b534:	d1c8      	bne.n	800b4c8 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b536:	69ba      	ldr	r2, [r7, #24]
 800b538:	6839      	ldr	r1, [r7, #0]
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	0018      	movs	r0, r3
 800b53e:	f000 f95d 	bl	800b7fc <SPI_EndRxTxTransaction>
 800b542:	1e03      	subs	r3, r0, #0
 800b544:	d002      	beq.n	800b54c <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	2220      	movs	r2, #32
 800b54a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	689b      	ldr	r3, [r3, #8]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d10a      	bne.n	800b56a <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b554:	2300      	movs	r3, #0
 800b556:	613b      	str	r3, [r7, #16]
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	68db      	ldr	r3, [r3, #12]
 800b55e:	613b      	str	r3, [r7, #16]
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	689b      	ldr	r3, [r3, #8]
 800b566:	613b      	str	r3, [r7, #16]
 800b568:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d004      	beq.n	800b57c <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 800b572:	231f      	movs	r3, #31
 800b574:	18fb      	adds	r3, r7, r3
 800b576:	2201      	movs	r2, #1
 800b578:	701a      	strb	r2, [r3, #0]
 800b57a:	e003      	b.n	800b584 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	225d      	movs	r2, #93	@ 0x5d
 800b580:	2101      	movs	r1, #1
 800b582:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	225c      	movs	r2, #92	@ 0x5c
 800b588:	2100      	movs	r1, #0
 800b58a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800b58c:	231f      	movs	r3, #31
 800b58e:	18fb      	adds	r3, r7, r3
 800b590:	781b      	ldrb	r3, [r3, #0]
}
 800b592:	0018      	movs	r0, r3
 800b594:	46bd      	mov	sp, r7
 800b596:	b008      	add	sp, #32
 800b598:	bd80      	pop	{r7, pc}
	...

0800b59c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b59c:	b580      	push	{r7, lr}
 800b59e:	b088      	sub	sp, #32
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	60f8      	str	r0, [r7, #12]
 800b5a4:	60b9      	str	r1, [r7, #8]
 800b5a6:	603b      	str	r3, [r7, #0]
 800b5a8:	1dfb      	adds	r3, r7, #7
 800b5aa:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b5ac:	f7fc ff32 	bl	8008414 <HAL_GetTick>
 800b5b0:	0002      	movs	r2, r0
 800b5b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5b4:	1a9b      	subs	r3, r3, r2
 800b5b6:	683a      	ldr	r2, [r7, #0]
 800b5b8:	18d3      	adds	r3, r2, r3
 800b5ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b5bc:	f7fc ff2a 	bl	8008414 <HAL_GetTick>
 800b5c0:	0003      	movs	r3, r0
 800b5c2:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b5c4:	4b3a      	ldr	r3, [pc, #232]	@ (800b6b0 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	015b      	lsls	r3, r3, #5
 800b5ca:	0d1b      	lsrs	r3, r3, #20
 800b5cc:	69fa      	ldr	r2, [r7, #28]
 800b5ce:	4353      	muls	r3, r2
 800b5d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b5d2:	e058      	b.n	800b686 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	3301      	adds	r3, #1
 800b5d8:	d055      	beq.n	800b686 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b5da:	f7fc ff1b 	bl	8008414 <HAL_GetTick>
 800b5de:	0002      	movs	r2, r0
 800b5e0:	69bb      	ldr	r3, [r7, #24]
 800b5e2:	1ad3      	subs	r3, r2, r3
 800b5e4:	69fa      	ldr	r2, [r7, #28]
 800b5e6:	429a      	cmp	r2, r3
 800b5e8:	d902      	bls.n	800b5f0 <SPI_WaitFlagStateUntilTimeout+0x54>
 800b5ea:	69fb      	ldr	r3, [r7, #28]
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d142      	bne.n	800b676 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	685a      	ldr	r2, [r3, #4]
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	21e0      	movs	r1, #224	@ 0xe0
 800b5fc:	438a      	bics	r2, r1
 800b5fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	685a      	ldr	r2, [r3, #4]
 800b604:	2382      	movs	r3, #130	@ 0x82
 800b606:	005b      	lsls	r3, r3, #1
 800b608:	429a      	cmp	r2, r3
 800b60a:	d113      	bne.n	800b634 <SPI_WaitFlagStateUntilTimeout+0x98>
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	689a      	ldr	r2, [r3, #8]
 800b610:	2380      	movs	r3, #128	@ 0x80
 800b612:	021b      	lsls	r3, r3, #8
 800b614:	429a      	cmp	r2, r3
 800b616:	d005      	beq.n	800b624 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	689a      	ldr	r2, [r3, #8]
 800b61c:	2380      	movs	r3, #128	@ 0x80
 800b61e:	00db      	lsls	r3, r3, #3
 800b620:	429a      	cmp	r2, r3
 800b622:	d107      	bne.n	800b634 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	681a      	ldr	r2, [r3, #0]
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	2140      	movs	r1, #64	@ 0x40
 800b630:	438a      	bics	r2, r1
 800b632:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b638:	2380      	movs	r3, #128	@ 0x80
 800b63a:	019b      	lsls	r3, r3, #6
 800b63c:	429a      	cmp	r2, r3
 800b63e:	d110      	bne.n	800b662 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	681a      	ldr	r2, [r3, #0]
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	491a      	ldr	r1, [pc, #104]	@ (800b6b4 <SPI_WaitFlagStateUntilTimeout+0x118>)
 800b64c:	400a      	ands	r2, r1
 800b64e:	601a      	str	r2, [r3, #0]
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	681a      	ldr	r2, [r3, #0]
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	2180      	movs	r1, #128	@ 0x80
 800b65c:	0189      	lsls	r1, r1, #6
 800b65e:	430a      	orrs	r2, r1
 800b660:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	225d      	movs	r2, #93	@ 0x5d
 800b666:	2101      	movs	r1, #1
 800b668:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	225c      	movs	r2, #92	@ 0x5c
 800b66e:	2100      	movs	r1, #0
 800b670:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b672:	2303      	movs	r3, #3
 800b674:	e017      	b.n	800b6a6 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b676:	697b      	ldr	r3, [r7, #20]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d101      	bne.n	800b680 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800b67c:	2300      	movs	r3, #0
 800b67e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b680:	697b      	ldr	r3, [r7, #20]
 800b682:	3b01      	subs	r3, #1
 800b684:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	689b      	ldr	r3, [r3, #8]
 800b68c:	68ba      	ldr	r2, [r7, #8]
 800b68e:	4013      	ands	r3, r2
 800b690:	68ba      	ldr	r2, [r7, #8]
 800b692:	1ad3      	subs	r3, r2, r3
 800b694:	425a      	negs	r2, r3
 800b696:	4153      	adcs	r3, r2
 800b698:	b2db      	uxtb	r3, r3
 800b69a:	001a      	movs	r2, r3
 800b69c:	1dfb      	adds	r3, r7, #7
 800b69e:	781b      	ldrb	r3, [r3, #0]
 800b6a0:	429a      	cmp	r2, r3
 800b6a2:	d197      	bne.n	800b5d4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b6a4:	2300      	movs	r3, #0
}
 800b6a6:	0018      	movs	r0, r3
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	b008      	add	sp, #32
 800b6ac:	bd80      	pop	{r7, pc}
 800b6ae:	46c0      	nop			@ (mov r8, r8)
 800b6b0:	200009ac 	.word	0x200009ac
 800b6b4:	ffffdfff 	.word	0xffffdfff

0800b6b8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b08a      	sub	sp, #40	@ 0x28
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	60f8      	str	r0, [r7, #12]
 800b6c0:	60b9      	str	r1, [r7, #8]
 800b6c2:	607a      	str	r2, [r7, #4]
 800b6c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b6c6:	2317      	movs	r3, #23
 800b6c8:	18fb      	adds	r3, r7, r3
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b6ce:	f7fc fea1 	bl	8008414 <HAL_GetTick>
 800b6d2:	0002      	movs	r2, r0
 800b6d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6d6:	1a9b      	subs	r3, r3, r2
 800b6d8:	683a      	ldr	r2, [r7, #0]
 800b6da:	18d3      	adds	r3, r2, r3
 800b6dc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800b6de:	f7fc fe99 	bl	8008414 <HAL_GetTick>
 800b6e2:	0003      	movs	r3, r0
 800b6e4:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	330c      	adds	r3, #12
 800b6ec:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b6ee:	4b41      	ldr	r3, [pc, #260]	@ (800b7f4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800b6f0:	681a      	ldr	r2, [r3, #0]
 800b6f2:	0013      	movs	r3, r2
 800b6f4:	009b      	lsls	r3, r3, #2
 800b6f6:	189b      	adds	r3, r3, r2
 800b6f8:	00da      	lsls	r2, r3, #3
 800b6fa:	1ad3      	subs	r3, r2, r3
 800b6fc:	0d1b      	lsrs	r3, r3, #20
 800b6fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b700:	4353      	muls	r3, r2
 800b702:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b704:	e068      	b.n	800b7d8 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b706:	68ba      	ldr	r2, [r7, #8]
 800b708:	23c0      	movs	r3, #192	@ 0xc0
 800b70a:	00db      	lsls	r3, r3, #3
 800b70c:	429a      	cmp	r2, r3
 800b70e:	d10a      	bne.n	800b726 <SPI_WaitFifoStateUntilTimeout+0x6e>
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d107      	bne.n	800b726 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b716:	69fb      	ldr	r3, [r7, #28]
 800b718:	781b      	ldrb	r3, [r3, #0]
 800b71a:	b2da      	uxtb	r2, r3
 800b71c:	2117      	movs	r1, #23
 800b71e:	187b      	adds	r3, r7, r1
 800b720:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b722:	187b      	adds	r3, r7, r1
 800b724:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b726:	683b      	ldr	r3, [r7, #0]
 800b728:	3301      	adds	r3, #1
 800b72a:	d055      	beq.n	800b7d8 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b72c:	f7fc fe72 	bl	8008414 <HAL_GetTick>
 800b730:	0002      	movs	r2, r0
 800b732:	6a3b      	ldr	r3, [r7, #32]
 800b734:	1ad3      	subs	r3, r2, r3
 800b736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b738:	429a      	cmp	r2, r3
 800b73a:	d902      	bls.n	800b742 <SPI_WaitFifoStateUntilTimeout+0x8a>
 800b73c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d142      	bne.n	800b7c8 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	685a      	ldr	r2, [r3, #4]
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	21e0      	movs	r1, #224	@ 0xe0
 800b74e:	438a      	bics	r2, r1
 800b750:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	685a      	ldr	r2, [r3, #4]
 800b756:	2382      	movs	r3, #130	@ 0x82
 800b758:	005b      	lsls	r3, r3, #1
 800b75a:	429a      	cmp	r2, r3
 800b75c:	d113      	bne.n	800b786 <SPI_WaitFifoStateUntilTimeout+0xce>
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	689a      	ldr	r2, [r3, #8]
 800b762:	2380      	movs	r3, #128	@ 0x80
 800b764:	021b      	lsls	r3, r3, #8
 800b766:	429a      	cmp	r2, r3
 800b768:	d005      	beq.n	800b776 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	689a      	ldr	r2, [r3, #8]
 800b76e:	2380      	movs	r3, #128	@ 0x80
 800b770:	00db      	lsls	r3, r3, #3
 800b772:	429a      	cmp	r2, r3
 800b774:	d107      	bne.n	800b786 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	681a      	ldr	r2, [r3, #0]
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	2140      	movs	r1, #64	@ 0x40
 800b782:	438a      	bics	r2, r1
 800b784:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b78a:	2380      	movs	r3, #128	@ 0x80
 800b78c:	019b      	lsls	r3, r3, #6
 800b78e:	429a      	cmp	r2, r3
 800b790:	d110      	bne.n	800b7b4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	681a      	ldr	r2, [r3, #0]
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	4916      	ldr	r1, [pc, #88]	@ (800b7f8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800b79e:	400a      	ands	r2, r1
 800b7a0:	601a      	str	r2, [r3, #0]
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	681b      	ldr	r3, [r3, #0]
 800b7a6:	681a      	ldr	r2, [r3, #0]
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	2180      	movs	r1, #128	@ 0x80
 800b7ae:	0189      	lsls	r1, r1, #6
 800b7b0:	430a      	orrs	r2, r1
 800b7b2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	225d      	movs	r2, #93	@ 0x5d
 800b7b8:	2101      	movs	r1, #1
 800b7ba:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	225c      	movs	r2, #92	@ 0x5c
 800b7c0:	2100      	movs	r1, #0
 800b7c2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b7c4:	2303      	movs	r3, #3
 800b7c6:	e010      	b.n	800b7ea <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b7c8:	69bb      	ldr	r3, [r7, #24]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d101      	bne.n	800b7d2 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800b7d2:	69bb      	ldr	r3, [r7, #24]
 800b7d4:	3b01      	subs	r3, #1
 800b7d6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	689b      	ldr	r3, [r3, #8]
 800b7de:	68ba      	ldr	r2, [r7, #8]
 800b7e0:	4013      	ands	r3, r2
 800b7e2:	687a      	ldr	r2, [r7, #4]
 800b7e4:	429a      	cmp	r2, r3
 800b7e6:	d18e      	bne.n	800b706 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800b7e8:	2300      	movs	r3, #0
}
 800b7ea:	0018      	movs	r0, r3
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	b00a      	add	sp, #40	@ 0x28
 800b7f0:	bd80      	pop	{r7, pc}
 800b7f2:	46c0      	nop			@ (mov r8, r8)
 800b7f4:	200009ac 	.word	0x200009ac
 800b7f8:	ffffdfff 	.word	0xffffdfff

0800b7fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b7fc:	b580      	push	{r7, lr}
 800b7fe:	b086      	sub	sp, #24
 800b800:	af02      	add	r7, sp, #8
 800b802:	60f8      	str	r0, [r7, #12]
 800b804:	60b9      	str	r1, [r7, #8]
 800b806:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b808:	68ba      	ldr	r2, [r7, #8]
 800b80a:	23c0      	movs	r3, #192	@ 0xc0
 800b80c:	0159      	lsls	r1, r3, #5
 800b80e:	68f8      	ldr	r0, [r7, #12]
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	9300      	str	r3, [sp, #0]
 800b814:	0013      	movs	r3, r2
 800b816:	2200      	movs	r2, #0
 800b818:	f7ff ff4e 	bl	800b6b8 <SPI_WaitFifoStateUntilTimeout>
 800b81c:	1e03      	subs	r3, r0, #0
 800b81e:	d007      	beq.n	800b830 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b824:	2220      	movs	r2, #32
 800b826:	431a      	orrs	r2, r3
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b82c:	2303      	movs	r3, #3
 800b82e:	e027      	b.n	800b880 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b830:	68ba      	ldr	r2, [r7, #8]
 800b832:	68f8      	ldr	r0, [r7, #12]
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	9300      	str	r3, [sp, #0]
 800b838:	0013      	movs	r3, r2
 800b83a:	2200      	movs	r2, #0
 800b83c:	2180      	movs	r1, #128	@ 0x80
 800b83e:	f7ff fead 	bl	800b59c <SPI_WaitFlagStateUntilTimeout>
 800b842:	1e03      	subs	r3, r0, #0
 800b844:	d007      	beq.n	800b856 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b84a:	2220      	movs	r2, #32
 800b84c:	431a      	orrs	r2, r3
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b852:	2303      	movs	r3, #3
 800b854:	e014      	b.n	800b880 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b856:	68ba      	ldr	r2, [r7, #8]
 800b858:	23c0      	movs	r3, #192	@ 0xc0
 800b85a:	00d9      	lsls	r1, r3, #3
 800b85c:	68f8      	ldr	r0, [r7, #12]
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	9300      	str	r3, [sp, #0]
 800b862:	0013      	movs	r3, r2
 800b864:	2200      	movs	r2, #0
 800b866:	f7ff ff27 	bl	800b6b8 <SPI_WaitFifoStateUntilTimeout>
 800b86a:	1e03      	subs	r3, r0, #0
 800b86c:	d007      	beq.n	800b87e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b872:	2220      	movs	r2, #32
 800b874:	431a      	orrs	r2, r3
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800b87a:	2303      	movs	r3, #3
 800b87c:	e000      	b.n	800b880 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800b87e:	2300      	movs	r3, #0
}
 800b880:	0018      	movs	r0, r3
 800b882:	46bd      	mov	sp, r7
 800b884:	b004      	add	sp, #16
 800b886:	bd80      	pop	{r7, pc}

0800b888 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b888:	b580      	push	{r7, lr}
 800b88a:	b082      	sub	sp, #8
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d101      	bne.n	800b89a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b896:	2301      	movs	r3, #1
 800b898:	e04a      	b.n	800b930 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	223d      	movs	r2, #61	@ 0x3d
 800b89e:	5c9b      	ldrb	r3, [r3, r2]
 800b8a0:	b2db      	uxtb	r3, r3
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d107      	bne.n	800b8b6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	223c      	movs	r2, #60	@ 0x3c
 800b8aa:	2100      	movs	r1, #0
 800b8ac:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	0018      	movs	r0, r3
 800b8b2:	f7fb fdb1 	bl	8007418 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	223d      	movs	r2, #61	@ 0x3d
 800b8ba:	2102      	movs	r1, #2
 800b8bc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681a      	ldr	r2, [r3, #0]
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	3304      	adds	r3, #4
 800b8c6:	0019      	movs	r1, r3
 800b8c8:	0010      	movs	r0, r2
 800b8ca:	f000 fb11 	bl	800bef0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	2248      	movs	r2, #72	@ 0x48
 800b8d2:	2101      	movs	r1, #1
 800b8d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	223e      	movs	r2, #62	@ 0x3e
 800b8da:	2101      	movs	r1, #1
 800b8dc:	5499      	strb	r1, [r3, r2]
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	223f      	movs	r2, #63	@ 0x3f
 800b8e2:	2101      	movs	r1, #1
 800b8e4:	5499      	strb	r1, [r3, r2]
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2240      	movs	r2, #64	@ 0x40
 800b8ea:	2101      	movs	r1, #1
 800b8ec:	5499      	strb	r1, [r3, r2]
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2241      	movs	r2, #65	@ 0x41
 800b8f2:	2101      	movs	r1, #1
 800b8f4:	5499      	strb	r1, [r3, r2]
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	2242      	movs	r2, #66	@ 0x42
 800b8fa:	2101      	movs	r1, #1
 800b8fc:	5499      	strb	r1, [r3, r2]
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	2243      	movs	r2, #67	@ 0x43
 800b902:	2101      	movs	r1, #1
 800b904:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2244      	movs	r2, #68	@ 0x44
 800b90a:	2101      	movs	r1, #1
 800b90c:	5499      	strb	r1, [r3, r2]
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2245      	movs	r2, #69	@ 0x45
 800b912:	2101      	movs	r1, #1
 800b914:	5499      	strb	r1, [r3, r2]
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	2246      	movs	r2, #70	@ 0x46
 800b91a:	2101      	movs	r1, #1
 800b91c:	5499      	strb	r1, [r3, r2]
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	2247      	movs	r2, #71	@ 0x47
 800b922:	2101      	movs	r1, #1
 800b924:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	223d      	movs	r2, #61	@ 0x3d
 800b92a:	2101      	movs	r1, #1
 800b92c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b92e:	2300      	movs	r3, #0
}
 800b930:	0018      	movs	r0, r3
 800b932:	46bd      	mov	sp, r7
 800b934:	b002      	add	sp, #8
 800b936:	bd80      	pop	{r7, pc}

0800b938 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b082      	sub	sp, #8
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2b00      	cmp	r3, #0
 800b944:	d101      	bne.n	800b94a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b946:	2301      	movs	r3, #1
 800b948:	e04a      	b.n	800b9e0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	223d      	movs	r2, #61	@ 0x3d
 800b94e:	5c9b      	ldrb	r3, [r3, r2]
 800b950:	b2db      	uxtb	r3, r3
 800b952:	2b00      	cmp	r3, #0
 800b954:	d107      	bne.n	800b966 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	223c      	movs	r2, #60	@ 0x3c
 800b95a:	2100      	movs	r1, #0
 800b95c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	0018      	movs	r0, r3
 800b962:	f000 f841 	bl	800b9e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	223d      	movs	r2, #61	@ 0x3d
 800b96a:	2102      	movs	r1, #2
 800b96c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	681a      	ldr	r2, [r3, #0]
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	3304      	adds	r3, #4
 800b976:	0019      	movs	r1, r3
 800b978:	0010      	movs	r0, r2
 800b97a:	f000 fab9 	bl	800bef0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	2248      	movs	r2, #72	@ 0x48
 800b982:	2101      	movs	r1, #1
 800b984:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	223e      	movs	r2, #62	@ 0x3e
 800b98a:	2101      	movs	r1, #1
 800b98c:	5499      	strb	r1, [r3, r2]
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	223f      	movs	r2, #63	@ 0x3f
 800b992:	2101      	movs	r1, #1
 800b994:	5499      	strb	r1, [r3, r2]
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2240      	movs	r2, #64	@ 0x40
 800b99a:	2101      	movs	r1, #1
 800b99c:	5499      	strb	r1, [r3, r2]
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2241      	movs	r2, #65	@ 0x41
 800b9a2:	2101      	movs	r1, #1
 800b9a4:	5499      	strb	r1, [r3, r2]
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	2242      	movs	r2, #66	@ 0x42
 800b9aa:	2101      	movs	r1, #1
 800b9ac:	5499      	strb	r1, [r3, r2]
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	2243      	movs	r2, #67	@ 0x43
 800b9b2:	2101      	movs	r1, #1
 800b9b4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	2244      	movs	r2, #68	@ 0x44
 800b9ba:	2101      	movs	r1, #1
 800b9bc:	5499      	strb	r1, [r3, r2]
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	2245      	movs	r2, #69	@ 0x45
 800b9c2:	2101      	movs	r1, #1
 800b9c4:	5499      	strb	r1, [r3, r2]
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2246      	movs	r2, #70	@ 0x46
 800b9ca:	2101      	movs	r1, #1
 800b9cc:	5499      	strb	r1, [r3, r2]
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	2247      	movs	r2, #71	@ 0x47
 800b9d2:	2101      	movs	r1, #1
 800b9d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	223d      	movs	r2, #61	@ 0x3d
 800b9da:	2101      	movs	r1, #1
 800b9dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b9de:	2300      	movs	r3, #0
}
 800b9e0:	0018      	movs	r0, r3
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	b002      	add	sp, #8
 800b9e6:	bd80      	pop	{r7, pc}

0800b9e8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b082      	sub	sp, #8
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800b9f0:	46c0      	nop			@ (mov r8, r8)
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	b002      	add	sp, #8
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b084      	sub	sp, #16
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	6078      	str	r0, [r7, #4]
 800ba00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d108      	bne.n	800ba1a <HAL_TIM_PWM_Start+0x22>
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	223e      	movs	r2, #62	@ 0x3e
 800ba0c:	5c9b      	ldrb	r3, [r3, r2]
 800ba0e:	b2db      	uxtb	r3, r3
 800ba10:	3b01      	subs	r3, #1
 800ba12:	1e5a      	subs	r2, r3, #1
 800ba14:	4193      	sbcs	r3, r2
 800ba16:	b2db      	uxtb	r3, r3
 800ba18:	e037      	b.n	800ba8a <HAL_TIM_PWM_Start+0x92>
 800ba1a:	683b      	ldr	r3, [r7, #0]
 800ba1c:	2b04      	cmp	r3, #4
 800ba1e:	d108      	bne.n	800ba32 <HAL_TIM_PWM_Start+0x3a>
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	223f      	movs	r2, #63	@ 0x3f
 800ba24:	5c9b      	ldrb	r3, [r3, r2]
 800ba26:	b2db      	uxtb	r3, r3
 800ba28:	3b01      	subs	r3, #1
 800ba2a:	1e5a      	subs	r2, r3, #1
 800ba2c:	4193      	sbcs	r3, r2
 800ba2e:	b2db      	uxtb	r3, r3
 800ba30:	e02b      	b.n	800ba8a <HAL_TIM_PWM_Start+0x92>
 800ba32:	683b      	ldr	r3, [r7, #0]
 800ba34:	2b08      	cmp	r3, #8
 800ba36:	d108      	bne.n	800ba4a <HAL_TIM_PWM_Start+0x52>
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2240      	movs	r2, #64	@ 0x40
 800ba3c:	5c9b      	ldrb	r3, [r3, r2]
 800ba3e:	b2db      	uxtb	r3, r3
 800ba40:	3b01      	subs	r3, #1
 800ba42:	1e5a      	subs	r2, r3, #1
 800ba44:	4193      	sbcs	r3, r2
 800ba46:	b2db      	uxtb	r3, r3
 800ba48:	e01f      	b.n	800ba8a <HAL_TIM_PWM_Start+0x92>
 800ba4a:	683b      	ldr	r3, [r7, #0]
 800ba4c:	2b0c      	cmp	r3, #12
 800ba4e:	d108      	bne.n	800ba62 <HAL_TIM_PWM_Start+0x6a>
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2241      	movs	r2, #65	@ 0x41
 800ba54:	5c9b      	ldrb	r3, [r3, r2]
 800ba56:	b2db      	uxtb	r3, r3
 800ba58:	3b01      	subs	r3, #1
 800ba5a:	1e5a      	subs	r2, r3, #1
 800ba5c:	4193      	sbcs	r3, r2
 800ba5e:	b2db      	uxtb	r3, r3
 800ba60:	e013      	b.n	800ba8a <HAL_TIM_PWM_Start+0x92>
 800ba62:	683b      	ldr	r3, [r7, #0]
 800ba64:	2b10      	cmp	r3, #16
 800ba66:	d108      	bne.n	800ba7a <HAL_TIM_PWM_Start+0x82>
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	2242      	movs	r2, #66	@ 0x42
 800ba6c:	5c9b      	ldrb	r3, [r3, r2]
 800ba6e:	b2db      	uxtb	r3, r3
 800ba70:	3b01      	subs	r3, #1
 800ba72:	1e5a      	subs	r2, r3, #1
 800ba74:	4193      	sbcs	r3, r2
 800ba76:	b2db      	uxtb	r3, r3
 800ba78:	e007      	b.n	800ba8a <HAL_TIM_PWM_Start+0x92>
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	2243      	movs	r2, #67	@ 0x43
 800ba7e:	5c9b      	ldrb	r3, [r3, r2]
 800ba80:	b2db      	uxtb	r3, r3
 800ba82:	3b01      	subs	r3, #1
 800ba84:	1e5a      	subs	r2, r3, #1
 800ba86:	4193      	sbcs	r3, r2
 800ba88:	b2db      	uxtb	r3, r3
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d001      	beq.n	800ba92 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800ba8e:	2301      	movs	r3, #1
 800ba90:	e090      	b.n	800bbb4 <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ba92:	683b      	ldr	r3, [r7, #0]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d104      	bne.n	800baa2 <HAL_TIM_PWM_Start+0xaa>
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	223e      	movs	r2, #62	@ 0x3e
 800ba9c:	2102      	movs	r1, #2
 800ba9e:	5499      	strb	r1, [r3, r2]
 800baa0:	e023      	b.n	800baea <HAL_TIM_PWM_Start+0xf2>
 800baa2:	683b      	ldr	r3, [r7, #0]
 800baa4:	2b04      	cmp	r3, #4
 800baa6:	d104      	bne.n	800bab2 <HAL_TIM_PWM_Start+0xba>
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	223f      	movs	r2, #63	@ 0x3f
 800baac:	2102      	movs	r1, #2
 800baae:	5499      	strb	r1, [r3, r2]
 800bab0:	e01b      	b.n	800baea <HAL_TIM_PWM_Start+0xf2>
 800bab2:	683b      	ldr	r3, [r7, #0]
 800bab4:	2b08      	cmp	r3, #8
 800bab6:	d104      	bne.n	800bac2 <HAL_TIM_PWM_Start+0xca>
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	2240      	movs	r2, #64	@ 0x40
 800babc:	2102      	movs	r1, #2
 800babe:	5499      	strb	r1, [r3, r2]
 800bac0:	e013      	b.n	800baea <HAL_TIM_PWM_Start+0xf2>
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	2b0c      	cmp	r3, #12
 800bac6:	d104      	bne.n	800bad2 <HAL_TIM_PWM_Start+0xda>
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	2241      	movs	r2, #65	@ 0x41
 800bacc:	2102      	movs	r1, #2
 800bace:	5499      	strb	r1, [r3, r2]
 800bad0:	e00b      	b.n	800baea <HAL_TIM_PWM_Start+0xf2>
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	2b10      	cmp	r3, #16
 800bad6:	d104      	bne.n	800bae2 <HAL_TIM_PWM_Start+0xea>
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2242      	movs	r2, #66	@ 0x42
 800badc:	2102      	movs	r1, #2
 800bade:	5499      	strb	r1, [r3, r2]
 800bae0:	e003      	b.n	800baea <HAL_TIM_PWM_Start+0xf2>
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	2243      	movs	r2, #67	@ 0x43
 800bae6:	2102      	movs	r1, #2
 800bae8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	6839      	ldr	r1, [r7, #0]
 800baf0:	2201      	movs	r2, #1
 800baf2:	0018      	movs	r0, r3
 800baf4:	f000 fd58 	bl	800c5a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	4a2f      	ldr	r2, [pc, #188]	@ (800bbbc <HAL_TIM_PWM_Start+0x1c4>)
 800bafe:	4293      	cmp	r3, r2
 800bb00:	d00e      	beq.n	800bb20 <HAL_TIM_PWM_Start+0x128>
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	4a2e      	ldr	r2, [pc, #184]	@ (800bbc0 <HAL_TIM_PWM_Start+0x1c8>)
 800bb08:	4293      	cmp	r3, r2
 800bb0a:	d009      	beq.n	800bb20 <HAL_TIM_PWM_Start+0x128>
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	4a2c      	ldr	r2, [pc, #176]	@ (800bbc4 <HAL_TIM_PWM_Start+0x1cc>)
 800bb12:	4293      	cmp	r3, r2
 800bb14:	d004      	beq.n	800bb20 <HAL_TIM_PWM_Start+0x128>
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	4a2b      	ldr	r2, [pc, #172]	@ (800bbc8 <HAL_TIM_PWM_Start+0x1d0>)
 800bb1c:	4293      	cmp	r3, r2
 800bb1e:	d101      	bne.n	800bb24 <HAL_TIM_PWM_Start+0x12c>
 800bb20:	2301      	movs	r3, #1
 800bb22:	e000      	b.n	800bb26 <HAL_TIM_PWM_Start+0x12e>
 800bb24:	2300      	movs	r3, #0
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d008      	beq.n	800bb3c <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	2180      	movs	r1, #128	@ 0x80
 800bb36:	0209      	lsls	r1, r1, #8
 800bb38:	430a      	orrs	r2, r1
 800bb3a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	4a1e      	ldr	r2, [pc, #120]	@ (800bbbc <HAL_TIM_PWM_Start+0x1c4>)
 800bb42:	4293      	cmp	r3, r2
 800bb44:	d014      	beq.n	800bb70 <HAL_TIM_PWM_Start+0x178>
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681a      	ldr	r2, [r3, #0]
 800bb4a:	2380      	movs	r3, #128	@ 0x80
 800bb4c:	05db      	lsls	r3, r3, #23
 800bb4e:	429a      	cmp	r2, r3
 800bb50:	d00e      	beq.n	800bb70 <HAL_TIM_PWM_Start+0x178>
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	4a1d      	ldr	r2, [pc, #116]	@ (800bbcc <HAL_TIM_PWM_Start+0x1d4>)
 800bb58:	4293      	cmp	r3, r2
 800bb5a:	d009      	beq.n	800bb70 <HAL_TIM_PWM_Start+0x178>
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	4a1b      	ldr	r2, [pc, #108]	@ (800bbd0 <HAL_TIM_PWM_Start+0x1d8>)
 800bb62:	4293      	cmp	r3, r2
 800bb64:	d004      	beq.n	800bb70 <HAL_TIM_PWM_Start+0x178>
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	4a15      	ldr	r2, [pc, #84]	@ (800bbc0 <HAL_TIM_PWM_Start+0x1c8>)
 800bb6c:	4293      	cmp	r3, r2
 800bb6e:	d116      	bne.n	800bb9e <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	689b      	ldr	r3, [r3, #8]
 800bb76:	4a17      	ldr	r2, [pc, #92]	@ (800bbd4 <HAL_TIM_PWM_Start+0x1dc>)
 800bb78:	4013      	ands	r3, r2
 800bb7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	2b06      	cmp	r3, #6
 800bb80:	d016      	beq.n	800bbb0 <HAL_TIM_PWM_Start+0x1b8>
 800bb82:	68fa      	ldr	r2, [r7, #12]
 800bb84:	2380      	movs	r3, #128	@ 0x80
 800bb86:	025b      	lsls	r3, r3, #9
 800bb88:	429a      	cmp	r2, r3
 800bb8a:	d011      	beq.n	800bbb0 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	681a      	ldr	r2, [r3, #0]
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	2101      	movs	r1, #1
 800bb98:	430a      	orrs	r2, r1
 800bb9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bb9c:	e008      	b.n	800bbb0 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	681b      	ldr	r3, [r3, #0]
 800bba2:	681a      	ldr	r2, [r3, #0]
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	681b      	ldr	r3, [r3, #0]
 800bba8:	2101      	movs	r1, #1
 800bbaa:	430a      	orrs	r2, r1
 800bbac:	601a      	str	r2, [r3, #0]
 800bbae:	e000      	b.n	800bbb2 <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bbb0:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800bbb2:	2300      	movs	r3, #0
}
 800bbb4:	0018      	movs	r0, r3
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	b004      	add	sp, #16
 800bbba:	bd80      	pop	{r7, pc}
 800bbbc:	40012c00 	.word	0x40012c00
 800bbc0:	40014000 	.word	0x40014000
 800bbc4:	40014400 	.word	0x40014400
 800bbc8:	40014800 	.word	0x40014800
 800bbcc:	40000400 	.word	0x40000400
 800bbd0:	40000800 	.word	0x40000800
 800bbd4:	00010007 	.word	0x00010007

0800bbd8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b082      	sub	sp, #8
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
 800bbe0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	6839      	ldr	r1, [r7, #0]
 800bbe8:	2200      	movs	r2, #0
 800bbea:	0018      	movs	r0, r3
 800bbec:	f000 fcdc 	bl	800c5a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	4a37      	ldr	r2, [pc, #220]	@ (800bcd4 <HAL_TIM_PWM_Stop+0xfc>)
 800bbf6:	4293      	cmp	r3, r2
 800bbf8:	d00e      	beq.n	800bc18 <HAL_TIM_PWM_Stop+0x40>
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	4a36      	ldr	r2, [pc, #216]	@ (800bcd8 <HAL_TIM_PWM_Stop+0x100>)
 800bc00:	4293      	cmp	r3, r2
 800bc02:	d009      	beq.n	800bc18 <HAL_TIM_PWM_Stop+0x40>
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	4a34      	ldr	r2, [pc, #208]	@ (800bcdc <HAL_TIM_PWM_Stop+0x104>)
 800bc0a:	4293      	cmp	r3, r2
 800bc0c:	d004      	beq.n	800bc18 <HAL_TIM_PWM_Stop+0x40>
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	4a33      	ldr	r2, [pc, #204]	@ (800bce0 <HAL_TIM_PWM_Stop+0x108>)
 800bc14:	4293      	cmp	r3, r2
 800bc16:	d101      	bne.n	800bc1c <HAL_TIM_PWM_Stop+0x44>
 800bc18:	2301      	movs	r3, #1
 800bc1a:	e000      	b.n	800bc1e <HAL_TIM_PWM_Stop+0x46>
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d013      	beq.n	800bc4a <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	6a1b      	ldr	r3, [r3, #32]
 800bc28:	4a2e      	ldr	r2, [pc, #184]	@ (800bce4 <HAL_TIM_PWM_Stop+0x10c>)
 800bc2a:	4013      	ands	r3, r2
 800bc2c:	d10d      	bne.n	800bc4a <HAL_TIM_PWM_Stop+0x72>
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	6a1b      	ldr	r3, [r3, #32]
 800bc34:	4a2c      	ldr	r2, [pc, #176]	@ (800bce8 <HAL_TIM_PWM_Stop+0x110>)
 800bc36:	4013      	ands	r3, r2
 800bc38:	d107      	bne.n	800bc4a <HAL_TIM_PWM_Stop+0x72>
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	4929      	ldr	r1, [pc, #164]	@ (800bcec <HAL_TIM_PWM_Stop+0x114>)
 800bc46:	400a      	ands	r2, r1
 800bc48:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	6a1b      	ldr	r3, [r3, #32]
 800bc50:	4a24      	ldr	r2, [pc, #144]	@ (800bce4 <HAL_TIM_PWM_Stop+0x10c>)
 800bc52:	4013      	ands	r3, r2
 800bc54:	d10d      	bne.n	800bc72 <HAL_TIM_PWM_Stop+0x9a>
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	6a1b      	ldr	r3, [r3, #32]
 800bc5c:	4a22      	ldr	r2, [pc, #136]	@ (800bce8 <HAL_TIM_PWM_Stop+0x110>)
 800bc5e:	4013      	ands	r3, r2
 800bc60:	d107      	bne.n	800bc72 <HAL_TIM_PWM_Stop+0x9a>
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	681a      	ldr	r2, [r3, #0]
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	2101      	movs	r1, #1
 800bc6e:	438a      	bics	r2, r1
 800bc70:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800bc72:	683b      	ldr	r3, [r7, #0]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d104      	bne.n	800bc82 <HAL_TIM_PWM_Stop+0xaa>
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	223e      	movs	r2, #62	@ 0x3e
 800bc7c:	2101      	movs	r1, #1
 800bc7e:	5499      	strb	r1, [r3, r2]
 800bc80:	e023      	b.n	800bcca <HAL_TIM_PWM_Stop+0xf2>
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	2b04      	cmp	r3, #4
 800bc86:	d104      	bne.n	800bc92 <HAL_TIM_PWM_Stop+0xba>
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	223f      	movs	r2, #63	@ 0x3f
 800bc8c:	2101      	movs	r1, #1
 800bc8e:	5499      	strb	r1, [r3, r2]
 800bc90:	e01b      	b.n	800bcca <HAL_TIM_PWM_Stop+0xf2>
 800bc92:	683b      	ldr	r3, [r7, #0]
 800bc94:	2b08      	cmp	r3, #8
 800bc96:	d104      	bne.n	800bca2 <HAL_TIM_PWM_Stop+0xca>
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2240      	movs	r2, #64	@ 0x40
 800bc9c:	2101      	movs	r1, #1
 800bc9e:	5499      	strb	r1, [r3, r2]
 800bca0:	e013      	b.n	800bcca <HAL_TIM_PWM_Stop+0xf2>
 800bca2:	683b      	ldr	r3, [r7, #0]
 800bca4:	2b0c      	cmp	r3, #12
 800bca6:	d104      	bne.n	800bcb2 <HAL_TIM_PWM_Stop+0xda>
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	2241      	movs	r2, #65	@ 0x41
 800bcac:	2101      	movs	r1, #1
 800bcae:	5499      	strb	r1, [r3, r2]
 800bcb0:	e00b      	b.n	800bcca <HAL_TIM_PWM_Stop+0xf2>
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	2b10      	cmp	r3, #16
 800bcb6:	d104      	bne.n	800bcc2 <HAL_TIM_PWM_Stop+0xea>
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	2242      	movs	r2, #66	@ 0x42
 800bcbc:	2101      	movs	r1, #1
 800bcbe:	5499      	strb	r1, [r3, r2]
 800bcc0:	e003      	b.n	800bcca <HAL_TIM_PWM_Stop+0xf2>
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	2243      	movs	r2, #67	@ 0x43
 800bcc6:	2101      	movs	r1, #1
 800bcc8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800bcca:	2300      	movs	r3, #0
}
 800bccc:	0018      	movs	r0, r3
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	b002      	add	sp, #8
 800bcd2:	bd80      	pop	{r7, pc}
 800bcd4:	40012c00 	.word	0x40012c00
 800bcd8:	40014000 	.word	0x40014000
 800bcdc:	40014400 	.word	0x40014400
 800bce0:	40014800 	.word	0x40014800
 800bce4:	00001111 	.word	0x00001111
 800bce8:	00000444 	.word	0x00000444
 800bcec:	ffff7fff 	.word	0xffff7fff

0800bcf0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800bcf0:	b580      	push	{r7, lr}
 800bcf2:	b086      	sub	sp, #24
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	60f8      	str	r0, [r7, #12]
 800bcf8:	60b9      	str	r1, [r7, #8]
 800bcfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bcfc:	2317      	movs	r3, #23
 800bcfe:	18fb      	adds	r3, r7, r3
 800bd00:	2200      	movs	r2, #0
 800bd02:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	223c      	movs	r2, #60	@ 0x3c
 800bd08:	5c9b      	ldrb	r3, [r3, r2]
 800bd0a:	2b01      	cmp	r3, #1
 800bd0c:	d101      	bne.n	800bd12 <HAL_TIM_PWM_ConfigChannel+0x22>
 800bd0e:	2302      	movs	r3, #2
 800bd10:	e0e5      	b.n	800bede <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	223c      	movs	r2, #60	@ 0x3c
 800bd16:	2101      	movs	r1, #1
 800bd18:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	2b14      	cmp	r3, #20
 800bd1e:	d900      	bls.n	800bd22 <HAL_TIM_PWM_ConfigChannel+0x32>
 800bd20:	e0d1      	b.n	800bec6 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	009a      	lsls	r2, r3, #2
 800bd26:	4b70      	ldr	r3, [pc, #448]	@ (800bee8 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800bd28:	18d3      	adds	r3, r2, r3
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	68ba      	ldr	r2, [r7, #8]
 800bd34:	0011      	movs	r1, r2
 800bd36:	0018      	movs	r0, r3
 800bd38:	f000 f972 	bl	800c020 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	699a      	ldr	r2, [r3, #24]
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	2108      	movs	r1, #8
 800bd48:	430a      	orrs	r2, r1
 800bd4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	699a      	ldr	r2, [r3, #24]
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	2104      	movs	r1, #4
 800bd58:	438a      	bics	r2, r1
 800bd5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	6999      	ldr	r1, [r3, #24]
 800bd62:	68bb      	ldr	r3, [r7, #8]
 800bd64:	691a      	ldr	r2, [r3, #16]
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	430a      	orrs	r2, r1
 800bd6c:	619a      	str	r2, [r3, #24]
      break;
 800bd6e:	e0af      	b.n	800bed0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	68ba      	ldr	r2, [r7, #8]
 800bd76:	0011      	movs	r1, r2
 800bd78:	0018      	movs	r0, r3
 800bd7a:	f000 f9db 	bl	800c134 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	699a      	ldr	r2, [r3, #24]
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	2180      	movs	r1, #128	@ 0x80
 800bd8a:	0109      	lsls	r1, r1, #4
 800bd8c:	430a      	orrs	r2, r1
 800bd8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	699a      	ldr	r2, [r3, #24]
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	4954      	ldr	r1, [pc, #336]	@ (800beec <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800bd9c:	400a      	ands	r2, r1
 800bd9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	6999      	ldr	r1, [r3, #24]
 800bda6:	68bb      	ldr	r3, [r7, #8]
 800bda8:	691b      	ldr	r3, [r3, #16]
 800bdaa:	021a      	lsls	r2, r3, #8
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	430a      	orrs	r2, r1
 800bdb2:	619a      	str	r2, [r3, #24]
      break;
 800bdb4:	e08c      	b.n	800bed0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	68ba      	ldr	r2, [r7, #8]
 800bdbc:	0011      	movs	r1, r2
 800bdbe:	0018      	movs	r0, r3
 800bdc0:	f000 fa3c 	bl	800c23c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	69da      	ldr	r2, [r3, #28]
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	2108      	movs	r1, #8
 800bdd0:	430a      	orrs	r2, r1
 800bdd2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	69da      	ldr	r2, [r3, #28]
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	2104      	movs	r1, #4
 800bde0:	438a      	bics	r2, r1
 800bde2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	69d9      	ldr	r1, [r3, #28]
 800bdea:	68bb      	ldr	r3, [r7, #8]
 800bdec:	691a      	ldr	r2, [r3, #16]
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	430a      	orrs	r2, r1
 800bdf4:	61da      	str	r2, [r3, #28]
      break;
 800bdf6:	e06b      	b.n	800bed0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	68ba      	ldr	r2, [r7, #8]
 800bdfe:	0011      	movs	r1, r2
 800be00:	0018      	movs	r0, r3
 800be02:	f000 faa3 	bl	800c34c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	69da      	ldr	r2, [r3, #28]
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	2180      	movs	r1, #128	@ 0x80
 800be12:	0109      	lsls	r1, r1, #4
 800be14:	430a      	orrs	r2, r1
 800be16:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	69da      	ldr	r2, [r3, #28]
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	4932      	ldr	r1, [pc, #200]	@ (800beec <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800be24:	400a      	ands	r2, r1
 800be26:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	69d9      	ldr	r1, [r3, #28]
 800be2e:	68bb      	ldr	r3, [r7, #8]
 800be30:	691b      	ldr	r3, [r3, #16]
 800be32:	021a      	lsls	r2, r3, #8
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	430a      	orrs	r2, r1
 800be3a:	61da      	str	r2, [r3, #28]
      break;
 800be3c:	e048      	b.n	800bed0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	68ba      	ldr	r2, [r7, #8]
 800be44:	0011      	movs	r1, r2
 800be46:	0018      	movs	r0, r3
 800be48:	f000 faea 	bl	800c420 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	2108      	movs	r1, #8
 800be58:	430a      	orrs	r2, r1
 800be5a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	2104      	movs	r1, #4
 800be68:	438a      	bics	r2, r1
 800be6a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800be72:	68bb      	ldr	r3, [r7, #8]
 800be74:	691a      	ldr	r2, [r3, #16]
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	430a      	orrs	r2, r1
 800be7c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800be7e:	e027      	b.n	800bed0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	68ba      	ldr	r2, [r7, #8]
 800be86:	0011      	movs	r1, r2
 800be88:	0018      	movs	r0, r3
 800be8a:	f000 fb29 	bl	800c4e0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	2180      	movs	r1, #128	@ 0x80
 800be9a:	0109      	lsls	r1, r1, #4
 800be9c:	430a      	orrs	r2, r1
 800be9e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	4910      	ldr	r1, [pc, #64]	@ (800beec <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800beac:	400a      	ands	r2, r1
 800beae:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800beb6:	68bb      	ldr	r3, [r7, #8]
 800beb8:	691b      	ldr	r3, [r3, #16]
 800beba:	021a      	lsls	r2, r3, #8
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	430a      	orrs	r2, r1
 800bec2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800bec4:	e004      	b.n	800bed0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800bec6:	2317      	movs	r3, #23
 800bec8:	18fb      	adds	r3, r7, r3
 800beca:	2201      	movs	r2, #1
 800becc:	701a      	strb	r2, [r3, #0]
      break;
 800bece:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800bed0:	68fb      	ldr	r3, [r7, #12]
 800bed2:	223c      	movs	r2, #60	@ 0x3c
 800bed4:	2100      	movs	r1, #0
 800bed6:	5499      	strb	r1, [r3, r2]

  return status;
 800bed8:	2317      	movs	r3, #23
 800beda:	18fb      	adds	r3, r7, r3
 800bedc:	781b      	ldrb	r3, [r3, #0]
}
 800bede:	0018      	movs	r0, r3
 800bee0:	46bd      	mov	sp, r7
 800bee2:	b006      	add	sp, #24
 800bee4:	bd80      	pop	{r7, pc}
 800bee6:	46c0      	nop			@ (mov r8, r8)
 800bee8:	08011ab8 	.word	0x08011ab8
 800beec:	fffffbff 	.word	0xfffffbff

0800bef0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b084      	sub	sp, #16
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
 800bef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	4a3f      	ldr	r2, [pc, #252]	@ (800c000 <TIM_Base_SetConfig+0x110>)
 800bf04:	4293      	cmp	r3, r2
 800bf06:	d00c      	beq.n	800bf22 <TIM_Base_SetConfig+0x32>
 800bf08:	687a      	ldr	r2, [r7, #4]
 800bf0a:	2380      	movs	r3, #128	@ 0x80
 800bf0c:	05db      	lsls	r3, r3, #23
 800bf0e:	429a      	cmp	r2, r3
 800bf10:	d007      	beq.n	800bf22 <TIM_Base_SetConfig+0x32>
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	4a3b      	ldr	r2, [pc, #236]	@ (800c004 <TIM_Base_SetConfig+0x114>)
 800bf16:	4293      	cmp	r3, r2
 800bf18:	d003      	beq.n	800bf22 <TIM_Base_SetConfig+0x32>
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	4a3a      	ldr	r2, [pc, #232]	@ (800c008 <TIM_Base_SetConfig+0x118>)
 800bf1e:	4293      	cmp	r3, r2
 800bf20:	d108      	bne.n	800bf34 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	2270      	movs	r2, #112	@ 0x70
 800bf26:	4393      	bics	r3, r2
 800bf28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bf2a:	683b      	ldr	r3, [r7, #0]
 800bf2c:	685b      	ldr	r3, [r3, #4]
 800bf2e:	68fa      	ldr	r2, [r7, #12]
 800bf30:	4313      	orrs	r3, r2
 800bf32:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	4a32      	ldr	r2, [pc, #200]	@ (800c000 <TIM_Base_SetConfig+0x110>)
 800bf38:	4293      	cmp	r3, r2
 800bf3a:	d01c      	beq.n	800bf76 <TIM_Base_SetConfig+0x86>
 800bf3c:	687a      	ldr	r2, [r7, #4]
 800bf3e:	2380      	movs	r3, #128	@ 0x80
 800bf40:	05db      	lsls	r3, r3, #23
 800bf42:	429a      	cmp	r2, r3
 800bf44:	d017      	beq.n	800bf76 <TIM_Base_SetConfig+0x86>
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	4a2e      	ldr	r2, [pc, #184]	@ (800c004 <TIM_Base_SetConfig+0x114>)
 800bf4a:	4293      	cmp	r3, r2
 800bf4c:	d013      	beq.n	800bf76 <TIM_Base_SetConfig+0x86>
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	4a2d      	ldr	r2, [pc, #180]	@ (800c008 <TIM_Base_SetConfig+0x118>)
 800bf52:	4293      	cmp	r3, r2
 800bf54:	d00f      	beq.n	800bf76 <TIM_Base_SetConfig+0x86>
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	4a2c      	ldr	r2, [pc, #176]	@ (800c00c <TIM_Base_SetConfig+0x11c>)
 800bf5a:	4293      	cmp	r3, r2
 800bf5c:	d00b      	beq.n	800bf76 <TIM_Base_SetConfig+0x86>
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	4a2b      	ldr	r2, [pc, #172]	@ (800c010 <TIM_Base_SetConfig+0x120>)
 800bf62:	4293      	cmp	r3, r2
 800bf64:	d007      	beq.n	800bf76 <TIM_Base_SetConfig+0x86>
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	4a2a      	ldr	r2, [pc, #168]	@ (800c014 <TIM_Base_SetConfig+0x124>)
 800bf6a:	4293      	cmp	r3, r2
 800bf6c:	d003      	beq.n	800bf76 <TIM_Base_SetConfig+0x86>
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	4a29      	ldr	r2, [pc, #164]	@ (800c018 <TIM_Base_SetConfig+0x128>)
 800bf72:	4293      	cmp	r3, r2
 800bf74:	d108      	bne.n	800bf88 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	4a28      	ldr	r2, [pc, #160]	@ (800c01c <TIM_Base_SetConfig+0x12c>)
 800bf7a:	4013      	ands	r3, r2
 800bf7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bf7e:	683b      	ldr	r3, [r7, #0]
 800bf80:	68db      	ldr	r3, [r3, #12]
 800bf82:	68fa      	ldr	r2, [r7, #12]
 800bf84:	4313      	orrs	r3, r2
 800bf86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	2280      	movs	r2, #128	@ 0x80
 800bf8c:	4393      	bics	r3, r2
 800bf8e:	001a      	movs	r2, r3
 800bf90:	683b      	ldr	r3, [r7, #0]
 800bf92:	695b      	ldr	r3, [r3, #20]
 800bf94:	4313      	orrs	r3, r2
 800bf96:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	68fa      	ldr	r2, [r7, #12]
 800bf9c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bf9e:	683b      	ldr	r3, [r7, #0]
 800bfa0:	689a      	ldr	r2, [r3, #8]
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bfa6:	683b      	ldr	r3, [r7, #0]
 800bfa8:	681a      	ldr	r2, [r3, #0]
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	4a13      	ldr	r2, [pc, #76]	@ (800c000 <TIM_Base_SetConfig+0x110>)
 800bfb2:	4293      	cmp	r3, r2
 800bfb4:	d00b      	beq.n	800bfce <TIM_Base_SetConfig+0xde>
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	4a15      	ldr	r2, [pc, #84]	@ (800c010 <TIM_Base_SetConfig+0x120>)
 800bfba:	4293      	cmp	r3, r2
 800bfbc:	d007      	beq.n	800bfce <TIM_Base_SetConfig+0xde>
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	4a14      	ldr	r2, [pc, #80]	@ (800c014 <TIM_Base_SetConfig+0x124>)
 800bfc2:	4293      	cmp	r3, r2
 800bfc4:	d003      	beq.n	800bfce <TIM_Base_SetConfig+0xde>
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	4a13      	ldr	r2, [pc, #76]	@ (800c018 <TIM_Base_SetConfig+0x128>)
 800bfca:	4293      	cmp	r3, r2
 800bfcc:	d103      	bne.n	800bfd6 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bfce:	683b      	ldr	r3, [r7, #0]
 800bfd0:	691a      	ldr	r2, [r3, #16]
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	2201      	movs	r2, #1
 800bfda:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	691b      	ldr	r3, [r3, #16]
 800bfe0:	2201      	movs	r2, #1
 800bfe2:	4013      	ands	r3, r2
 800bfe4:	2b01      	cmp	r3, #1
 800bfe6:	d106      	bne.n	800bff6 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	691b      	ldr	r3, [r3, #16]
 800bfec:	2201      	movs	r2, #1
 800bfee:	4393      	bics	r3, r2
 800bff0:	001a      	movs	r2, r3
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	611a      	str	r2, [r3, #16]
  }
}
 800bff6:	46c0      	nop			@ (mov r8, r8)
 800bff8:	46bd      	mov	sp, r7
 800bffa:	b004      	add	sp, #16
 800bffc:	bd80      	pop	{r7, pc}
 800bffe:	46c0      	nop			@ (mov r8, r8)
 800c000:	40012c00 	.word	0x40012c00
 800c004:	40000400 	.word	0x40000400
 800c008:	40000800 	.word	0x40000800
 800c00c:	40002000 	.word	0x40002000
 800c010:	40014000 	.word	0x40014000
 800c014:	40014400 	.word	0x40014400
 800c018:	40014800 	.word	0x40014800
 800c01c:	fffffcff 	.word	0xfffffcff

0800c020 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c020:	b580      	push	{r7, lr}
 800c022:	b086      	sub	sp, #24
 800c024:	af00      	add	r7, sp, #0
 800c026:	6078      	str	r0, [r7, #4]
 800c028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	6a1b      	ldr	r3, [r3, #32]
 800c02e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6a1b      	ldr	r3, [r3, #32]
 800c034:	2201      	movs	r2, #1
 800c036:	4393      	bics	r3, r2
 800c038:	001a      	movs	r2, r3
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	685b      	ldr	r3, [r3, #4]
 800c042:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	699b      	ldr	r3, [r3, #24]
 800c048:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	4a32      	ldr	r2, [pc, #200]	@ (800c118 <TIM_OC1_SetConfig+0xf8>)
 800c04e:	4013      	ands	r3, r2
 800c050:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	2203      	movs	r2, #3
 800c056:	4393      	bics	r3, r2
 800c058:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	68fa      	ldr	r2, [r7, #12]
 800c060:	4313      	orrs	r3, r2
 800c062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c064:	697b      	ldr	r3, [r7, #20]
 800c066:	2202      	movs	r2, #2
 800c068:	4393      	bics	r3, r2
 800c06a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c06c:	683b      	ldr	r3, [r7, #0]
 800c06e:	689b      	ldr	r3, [r3, #8]
 800c070:	697a      	ldr	r2, [r7, #20]
 800c072:	4313      	orrs	r3, r2
 800c074:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	4a28      	ldr	r2, [pc, #160]	@ (800c11c <TIM_OC1_SetConfig+0xfc>)
 800c07a:	4293      	cmp	r3, r2
 800c07c:	d00b      	beq.n	800c096 <TIM_OC1_SetConfig+0x76>
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	4a27      	ldr	r2, [pc, #156]	@ (800c120 <TIM_OC1_SetConfig+0x100>)
 800c082:	4293      	cmp	r3, r2
 800c084:	d007      	beq.n	800c096 <TIM_OC1_SetConfig+0x76>
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	4a26      	ldr	r2, [pc, #152]	@ (800c124 <TIM_OC1_SetConfig+0x104>)
 800c08a:	4293      	cmp	r3, r2
 800c08c:	d003      	beq.n	800c096 <TIM_OC1_SetConfig+0x76>
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	4a25      	ldr	r2, [pc, #148]	@ (800c128 <TIM_OC1_SetConfig+0x108>)
 800c092:	4293      	cmp	r3, r2
 800c094:	d10c      	bne.n	800c0b0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c096:	697b      	ldr	r3, [r7, #20]
 800c098:	2208      	movs	r2, #8
 800c09a:	4393      	bics	r3, r2
 800c09c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c09e:	683b      	ldr	r3, [r7, #0]
 800c0a0:	68db      	ldr	r3, [r3, #12]
 800c0a2:	697a      	ldr	r2, [r7, #20]
 800c0a4:	4313      	orrs	r3, r2
 800c0a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c0a8:	697b      	ldr	r3, [r7, #20]
 800c0aa:	2204      	movs	r2, #4
 800c0ac:	4393      	bics	r3, r2
 800c0ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	4a1a      	ldr	r2, [pc, #104]	@ (800c11c <TIM_OC1_SetConfig+0xfc>)
 800c0b4:	4293      	cmp	r3, r2
 800c0b6:	d00b      	beq.n	800c0d0 <TIM_OC1_SetConfig+0xb0>
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	4a19      	ldr	r2, [pc, #100]	@ (800c120 <TIM_OC1_SetConfig+0x100>)
 800c0bc:	4293      	cmp	r3, r2
 800c0be:	d007      	beq.n	800c0d0 <TIM_OC1_SetConfig+0xb0>
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	4a18      	ldr	r2, [pc, #96]	@ (800c124 <TIM_OC1_SetConfig+0x104>)
 800c0c4:	4293      	cmp	r3, r2
 800c0c6:	d003      	beq.n	800c0d0 <TIM_OC1_SetConfig+0xb0>
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	4a17      	ldr	r2, [pc, #92]	@ (800c128 <TIM_OC1_SetConfig+0x108>)
 800c0cc:	4293      	cmp	r3, r2
 800c0ce:	d111      	bne.n	800c0f4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c0d0:	693b      	ldr	r3, [r7, #16]
 800c0d2:	4a16      	ldr	r2, [pc, #88]	@ (800c12c <TIM_OC1_SetConfig+0x10c>)
 800c0d4:	4013      	ands	r3, r2
 800c0d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c0d8:	693b      	ldr	r3, [r7, #16]
 800c0da:	4a15      	ldr	r2, [pc, #84]	@ (800c130 <TIM_OC1_SetConfig+0x110>)
 800c0dc:	4013      	ands	r3, r2
 800c0de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c0e0:	683b      	ldr	r3, [r7, #0]
 800c0e2:	695b      	ldr	r3, [r3, #20]
 800c0e4:	693a      	ldr	r2, [r7, #16]
 800c0e6:	4313      	orrs	r3, r2
 800c0e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	699b      	ldr	r3, [r3, #24]
 800c0ee:	693a      	ldr	r2, [r7, #16]
 800c0f0:	4313      	orrs	r3, r2
 800c0f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	693a      	ldr	r2, [r7, #16]
 800c0f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	68fa      	ldr	r2, [r7, #12]
 800c0fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c100:	683b      	ldr	r3, [r7, #0]
 800c102:	685a      	ldr	r2, [r3, #4]
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	697a      	ldr	r2, [r7, #20]
 800c10c:	621a      	str	r2, [r3, #32]
}
 800c10e:	46c0      	nop			@ (mov r8, r8)
 800c110:	46bd      	mov	sp, r7
 800c112:	b006      	add	sp, #24
 800c114:	bd80      	pop	{r7, pc}
 800c116:	46c0      	nop			@ (mov r8, r8)
 800c118:	fffeff8f 	.word	0xfffeff8f
 800c11c:	40012c00 	.word	0x40012c00
 800c120:	40014000 	.word	0x40014000
 800c124:	40014400 	.word	0x40014400
 800c128:	40014800 	.word	0x40014800
 800c12c:	fffffeff 	.word	0xfffffeff
 800c130:	fffffdff 	.word	0xfffffdff

0800c134 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b086      	sub	sp, #24
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
 800c13c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	6a1b      	ldr	r3, [r3, #32]
 800c142:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	6a1b      	ldr	r3, [r3, #32]
 800c148:	2210      	movs	r2, #16
 800c14a:	4393      	bics	r3, r2
 800c14c:	001a      	movs	r2, r3
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	685b      	ldr	r3, [r3, #4]
 800c156:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	699b      	ldr	r3, [r3, #24]
 800c15c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	4a2e      	ldr	r2, [pc, #184]	@ (800c21c <TIM_OC2_SetConfig+0xe8>)
 800c162:	4013      	ands	r3, r2
 800c164:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	4a2d      	ldr	r2, [pc, #180]	@ (800c220 <TIM_OC2_SetConfig+0xec>)
 800c16a:	4013      	ands	r3, r2
 800c16c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c16e:	683b      	ldr	r3, [r7, #0]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	021b      	lsls	r3, r3, #8
 800c174:	68fa      	ldr	r2, [r7, #12]
 800c176:	4313      	orrs	r3, r2
 800c178:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c17a:	697b      	ldr	r3, [r7, #20]
 800c17c:	2220      	movs	r2, #32
 800c17e:	4393      	bics	r3, r2
 800c180:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c182:	683b      	ldr	r3, [r7, #0]
 800c184:	689b      	ldr	r3, [r3, #8]
 800c186:	011b      	lsls	r3, r3, #4
 800c188:	697a      	ldr	r2, [r7, #20]
 800c18a:	4313      	orrs	r3, r2
 800c18c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	4a24      	ldr	r2, [pc, #144]	@ (800c224 <TIM_OC2_SetConfig+0xf0>)
 800c192:	4293      	cmp	r3, r2
 800c194:	d10d      	bne.n	800c1b2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c196:	697b      	ldr	r3, [r7, #20]
 800c198:	2280      	movs	r2, #128	@ 0x80
 800c19a:	4393      	bics	r3, r2
 800c19c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	68db      	ldr	r3, [r3, #12]
 800c1a2:	011b      	lsls	r3, r3, #4
 800c1a4:	697a      	ldr	r2, [r7, #20]
 800c1a6:	4313      	orrs	r3, r2
 800c1a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c1aa:	697b      	ldr	r3, [r7, #20]
 800c1ac:	2240      	movs	r2, #64	@ 0x40
 800c1ae:	4393      	bics	r3, r2
 800c1b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	4a1b      	ldr	r2, [pc, #108]	@ (800c224 <TIM_OC2_SetConfig+0xf0>)
 800c1b6:	4293      	cmp	r3, r2
 800c1b8:	d00b      	beq.n	800c1d2 <TIM_OC2_SetConfig+0x9e>
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	4a1a      	ldr	r2, [pc, #104]	@ (800c228 <TIM_OC2_SetConfig+0xf4>)
 800c1be:	4293      	cmp	r3, r2
 800c1c0:	d007      	beq.n	800c1d2 <TIM_OC2_SetConfig+0x9e>
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	4a19      	ldr	r2, [pc, #100]	@ (800c22c <TIM_OC2_SetConfig+0xf8>)
 800c1c6:	4293      	cmp	r3, r2
 800c1c8:	d003      	beq.n	800c1d2 <TIM_OC2_SetConfig+0x9e>
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	4a18      	ldr	r2, [pc, #96]	@ (800c230 <TIM_OC2_SetConfig+0xfc>)
 800c1ce:	4293      	cmp	r3, r2
 800c1d0:	d113      	bne.n	800c1fa <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c1d2:	693b      	ldr	r3, [r7, #16]
 800c1d4:	4a17      	ldr	r2, [pc, #92]	@ (800c234 <TIM_OC2_SetConfig+0x100>)
 800c1d6:	4013      	ands	r3, r2
 800c1d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c1da:	693b      	ldr	r3, [r7, #16]
 800c1dc:	4a16      	ldr	r2, [pc, #88]	@ (800c238 <TIM_OC2_SetConfig+0x104>)
 800c1de:	4013      	ands	r3, r2
 800c1e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c1e2:	683b      	ldr	r3, [r7, #0]
 800c1e4:	695b      	ldr	r3, [r3, #20]
 800c1e6:	009b      	lsls	r3, r3, #2
 800c1e8:	693a      	ldr	r2, [r7, #16]
 800c1ea:	4313      	orrs	r3, r2
 800c1ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	699b      	ldr	r3, [r3, #24]
 800c1f2:	009b      	lsls	r3, r3, #2
 800c1f4:	693a      	ldr	r2, [r7, #16]
 800c1f6:	4313      	orrs	r3, r2
 800c1f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	693a      	ldr	r2, [r7, #16]
 800c1fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	68fa      	ldr	r2, [r7, #12]
 800c204:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	685a      	ldr	r2, [r3, #4]
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	697a      	ldr	r2, [r7, #20]
 800c212:	621a      	str	r2, [r3, #32]
}
 800c214:	46c0      	nop			@ (mov r8, r8)
 800c216:	46bd      	mov	sp, r7
 800c218:	b006      	add	sp, #24
 800c21a:	bd80      	pop	{r7, pc}
 800c21c:	feff8fff 	.word	0xfeff8fff
 800c220:	fffffcff 	.word	0xfffffcff
 800c224:	40012c00 	.word	0x40012c00
 800c228:	40014000 	.word	0x40014000
 800c22c:	40014400 	.word	0x40014400
 800c230:	40014800 	.word	0x40014800
 800c234:	fffffbff 	.word	0xfffffbff
 800c238:	fffff7ff 	.word	0xfffff7ff

0800c23c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c23c:	b580      	push	{r7, lr}
 800c23e:	b086      	sub	sp, #24
 800c240:	af00      	add	r7, sp, #0
 800c242:	6078      	str	r0, [r7, #4]
 800c244:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	6a1b      	ldr	r3, [r3, #32]
 800c24a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	6a1b      	ldr	r3, [r3, #32]
 800c250:	4a33      	ldr	r2, [pc, #204]	@ (800c320 <TIM_OC3_SetConfig+0xe4>)
 800c252:	401a      	ands	r2, r3
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	685b      	ldr	r3, [r3, #4]
 800c25c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	69db      	ldr	r3, [r3, #28]
 800c262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	4a2f      	ldr	r2, [pc, #188]	@ (800c324 <TIM_OC3_SetConfig+0xe8>)
 800c268:	4013      	ands	r3, r2
 800c26a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	2203      	movs	r2, #3
 800c270:	4393      	bics	r3, r2
 800c272:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	68fa      	ldr	r2, [r7, #12]
 800c27a:	4313      	orrs	r3, r2
 800c27c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c27e:	697b      	ldr	r3, [r7, #20]
 800c280:	4a29      	ldr	r2, [pc, #164]	@ (800c328 <TIM_OC3_SetConfig+0xec>)
 800c282:	4013      	ands	r3, r2
 800c284:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c286:	683b      	ldr	r3, [r7, #0]
 800c288:	689b      	ldr	r3, [r3, #8]
 800c28a:	021b      	lsls	r3, r3, #8
 800c28c:	697a      	ldr	r2, [r7, #20]
 800c28e:	4313      	orrs	r3, r2
 800c290:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	4a25      	ldr	r2, [pc, #148]	@ (800c32c <TIM_OC3_SetConfig+0xf0>)
 800c296:	4293      	cmp	r3, r2
 800c298:	d10d      	bne.n	800c2b6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c29a:	697b      	ldr	r3, [r7, #20]
 800c29c:	4a24      	ldr	r2, [pc, #144]	@ (800c330 <TIM_OC3_SetConfig+0xf4>)
 800c29e:	4013      	ands	r3, r2
 800c2a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	68db      	ldr	r3, [r3, #12]
 800c2a6:	021b      	lsls	r3, r3, #8
 800c2a8:	697a      	ldr	r2, [r7, #20]
 800c2aa:	4313      	orrs	r3, r2
 800c2ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800c2ae:	697b      	ldr	r3, [r7, #20]
 800c2b0:	4a20      	ldr	r2, [pc, #128]	@ (800c334 <TIM_OC3_SetConfig+0xf8>)
 800c2b2:	4013      	ands	r3, r2
 800c2b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	4a1c      	ldr	r2, [pc, #112]	@ (800c32c <TIM_OC3_SetConfig+0xf0>)
 800c2ba:	4293      	cmp	r3, r2
 800c2bc:	d00b      	beq.n	800c2d6 <TIM_OC3_SetConfig+0x9a>
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	4a1d      	ldr	r2, [pc, #116]	@ (800c338 <TIM_OC3_SetConfig+0xfc>)
 800c2c2:	4293      	cmp	r3, r2
 800c2c4:	d007      	beq.n	800c2d6 <TIM_OC3_SetConfig+0x9a>
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	4a1c      	ldr	r2, [pc, #112]	@ (800c33c <TIM_OC3_SetConfig+0x100>)
 800c2ca:	4293      	cmp	r3, r2
 800c2cc:	d003      	beq.n	800c2d6 <TIM_OC3_SetConfig+0x9a>
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	4a1b      	ldr	r2, [pc, #108]	@ (800c340 <TIM_OC3_SetConfig+0x104>)
 800c2d2:	4293      	cmp	r3, r2
 800c2d4:	d113      	bne.n	800c2fe <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800c2d6:	693b      	ldr	r3, [r7, #16]
 800c2d8:	4a1a      	ldr	r2, [pc, #104]	@ (800c344 <TIM_OC3_SetConfig+0x108>)
 800c2da:	4013      	ands	r3, r2
 800c2dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800c2de:	693b      	ldr	r3, [r7, #16]
 800c2e0:	4a19      	ldr	r2, [pc, #100]	@ (800c348 <TIM_OC3_SetConfig+0x10c>)
 800c2e2:	4013      	ands	r3, r2
 800c2e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800c2e6:	683b      	ldr	r3, [r7, #0]
 800c2e8:	695b      	ldr	r3, [r3, #20]
 800c2ea:	011b      	lsls	r3, r3, #4
 800c2ec:	693a      	ldr	r2, [r7, #16]
 800c2ee:	4313      	orrs	r3, r2
 800c2f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800c2f2:	683b      	ldr	r3, [r7, #0]
 800c2f4:	699b      	ldr	r3, [r3, #24]
 800c2f6:	011b      	lsls	r3, r3, #4
 800c2f8:	693a      	ldr	r2, [r7, #16]
 800c2fa:	4313      	orrs	r3, r2
 800c2fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	693a      	ldr	r2, [r7, #16]
 800c302:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	68fa      	ldr	r2, [r7, #12]
 800c308:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800c30a:	683b      	ldr	r3, [r7, #0]
 800c30c:	685a      	ldr	r2, [r3, #4]
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	697a      	ldr	r2, [r7, #20]
 800c316:	621a      	str	r2, [r3, #32]
}
 800c318:	46c0      	nop			@ (mov r8, r8)
 800c31a:	46bd      	mov	sp, r7
 800c31c:	b006      	add	sp, #24
 800c31e:	bd80      	pop	{r7, pc}
 800c320:	fffffeff 	.word	0xfffffeff
 800c324:	fffeff8f 	.word	0xfffeff8f
 800c328:	fffffdff 	.word	0xfffffdff
 800c32c:	40012c00 	.word	0x40012c00
 800c330:	fffff7ff 	.word	0xfffff7ff
 800c334:	fffffbff 	.word	0xfffffbff
 800c338:	40014000 	.word	0x40014000
 800c33c:	40014400 	.word	0x40014400
 800c340:	40014800 	.word	0x40014800
 800c344:	ffffefff 	.word	0xffffefff
 800c348:	ffffdfff 	.word	0xffffdfff

0800c34c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800c34c:	b580      	push	{r7, lr}
 800c34e:	b086      	sub	sp, #24
 800c350:	af00      	add	r7, sp, #0
 800c352:	6078      	str	r0, [r7, #4]
 800c354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	6a1b      	ldr	r3, [r3, #32]
 800c35a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	6a1b      	ldr	r3, [r3, #32]
 800c360:	4a26      	ldr	r2, [pc, #152]	@ (800c3fc <TIM_OC4_SetConfig+0xb0>)
 800c362:	401a      	ands	r2, r3
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	685b      	ldr	r3, [r3, #4]
 800c36c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	69db      	ldr	r3, [r3, #28]
 800c372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	4a22      	ldr	r2, [pc, #136]	@ (800c400 <TIM_OC4_SetConfig+0xb4>)
 800c378:	4013      	ands	r3, r2
 800c37a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	4a21      	ldr	r2, [pc, #132]	@ (800c404 <TIM_OC4_SetConfig+0xb8>)
 800c380:	4013      	ands	r3, r2
 800c382:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c384:	683b      	ldr	r3, [r7, #0]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	021b      	lsls	r3, r3, #8
 800c38a:	68fa      	ldr	r2, [r7, #12]
 800c38c:	4313      	orrs	r3, r2
 800c38e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800c390:	693b      	ldr	r3, [r7, #16]
 800c392:	4a1d      	ldr	r2, [pc, #116]	@ (800c408 <TIM_OC4_SetConfig+0xbc>)
 800c394:	4013      	ands	r3, r2
 800c396:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800c398:	683b      	ldr	r3, [r7, #0]
 800c39a:	689b      	ldr	r3, [r3, #8]
 800c39c:	031b      	lsls	r3, r3, #12
 800c39e:	693a      	ldr	r2, [r7, #16]
 800c3a0:	4313      	orrs	r3, r2
 800c3a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	4a19      	ldr	r2, [pc, #100]	@ (800c40c <TIM_OC4_SetConfig+0xc0>)
 800c3a8:	4293      	cmp	r3, r2
 800c3aa:	d00b      	beq.n	800c3c4 <TIM_OC4_SetConfig+0x78>
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	4a18      	ldr	r2, [pc, #96]	@ (800c410 <TIM_OC4_SetConfig+0xc4>)
 800c3b0:	4293      	cmp	r3, r2
 800c3b2:	d007      	beq.n	800c3c4 <TIM_OC4_SetConfig+0x78>
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	4a17      	ldr	r2, [pc, #92]	@ (800c414 <TIM_OC4_SetConfig+0xc8>)
 800c3b8:	4293      	cmp	r3, r2
 800c3ba:	d003      	beq.n	800c3c4 <TIM_OC4_SetConfig+0x78>
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	4a16      	ldr	r2, [pc, #88]	@ (800c418 <TIM_OC4_SetConfig+0xcc>)
 800c3c0:	4293      	cmp	r3, r2
 800c3c2:	d109      	bne.n	800c3d8 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800c3c4:	697b      	ldr	r3, [r7, #20]
 800c3c6:	4a15      	ldr	r2, [pc, #84]	@ (800c41c <TIM_OC4_SetConfig+0xd0>)
 800c3c8:	4013      	ands	r3, r2
 800c3ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	695b      	ldr	r3, [r3, #20]
 800c3d0:	019b      	lsls	r3, r3, #6
 800c3d2:	697a      	ldr	r2, [r7, #20]
 800c3d4:	4313      	orrs	r3, r2
 800c3d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	697a      	ldr	r2, [r7, #20]
 800c3dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	68fa      	ldr	r2, [r7, #12]
 800c3e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800c3e4:	683b      	ldr	r3, [r7, #0]
 800c3e6:	685a      	ldr	r2, [r3, #4]
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	693a      	ldr	r2, [r7, #16]
 800c3f0:	621a      	str	r2, [r3, #32]
}
 800c3f2:	46c0      	nop			@ (mov r8, r8)
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	b006      	add	sp, #24
 800c3f8:	bd80      	pop	{r7, pc}
 800c3fa:	46c0      	nop			@ (mov r8, r8)
 800c3fc:	ffffefff 	.word	0xffffefff
 800c400:	feff8fff 	.word	0xfeff8fff
 800c404:	fffffcff 	.word	0xfffffcff
 800c408:	ffffdfff 	.word	0xffffdfff
 800c40c:	40012c00 	.word	0x40012c00
 800c410:	40014000 	.word	0x40014000
 800c414:	40014400 	.word	0x40014400
 800c418:	40014800 	.word	0x40014800
 800c41c:	ffffbfff 	.word	0xffffbfff

0800c420 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c420:	b580      	push	{r7, lr}
 800c422:	b086      	sub	sp, #24
 800c424:	af00      	add	r7, sp, #0
 800c426:	6078      	str	r0, [r7, #4]
 800c428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	6a1b      	ldr	r3, [r3, #32]
 800c42e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	6a1b      	ldr	r3, [r3, #32]
 800c434:	4a23      	ldr	r2, [pc, #140]	@ (800c4c4 <TIM_OC5_SetConfig+0xa4>)
 800c436:	401a      	ands	r2, r3
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	685b      	ldr	r3, [r3, #4]
 800c440:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	4a1f      	ldr	r2, [pc, #124]	@ (800c4c8 <TIM_OC5_SetConfig+0xa8>)
 800c44c:	4013      	ands	r3, r2
 800c44e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c450:	683b      	ldr	r3, [r7, #0]
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	68fa      	ldr	r2, [r7, #12]
 800c456:	4313      	orrs	r3, r2
 800c458:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800c45a:	693b      	ldr	r3, [r7, #16]
 800c45c:	4a1b      	ldr	r2, [pc, #108]	@ (800c4cc <TIM_OC5_SetConfig+0xac>)
 800c45e:	4013      	ands	r3, r2
 800c460:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800c462:	683b      	ldr	r3, [r7, #0]
 800c464:	689b      	ldr	r3, [r3, #8]
 800c466:	041b      	lsls	r3, r3, #16
 800c468:	693a      	ldr	r2, [r7, #16]
 800c46a:	4313      	orrs	r3, r2
 800c46c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	4a17      	ldr	r2, [pc, #92]	@ (800c4d0 <TIM_OC5_SetConfig+0xb0>)
 800c472:	4293      	cmp	r3, r2
 800c474:	d00b      	beq.n	800c48e <TIM_OC5_SetConfig+0x6e>
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	4a16      	ldr	r2, [pc, #88]	@ (800c4d4 <TIM_OC5_SetConfig+0xb4>)
 800c47a:	4293      	cmp	r3, r2
 800c47c:	d007      	beq.n	800c48e <TIM_OC5_SetConfig+0x6e>
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	4a15      	ldr	r2, [pc, #84]	@ (800c4d8 <TIM_OC5_SetConfig+0xb8>)
 800c482:	4293      	cmp	r3, r2
 800c484:	d003      	beq.n	800c48e <TIM_OC5_SetConfig+0x6e>
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	4a14      	ldr	r2, [pc, #80]	@ (800c4dc <TIM_OC5_SetConfig+0xbc>)
 800c48a:	4293      	cmp	r3, r2
 800c48c:	d109      	bne.n	800c4a2 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800c48e:	697b      	ldr	r3, [r7, #20]
 800c490:	4a0c      	ldr	r2, [pc, #48]	@ (800c4c4 <TIM_OC5_SetConfig+0xa4>)
 800c492:	4013      	ands	r3, r2
 800c494:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	695b      	ldr	r3, [r3, #20]
 800c49a:	021b      	lsls	r3, r3, #8
 800c49c:	697a      	ldr	r2, [r7, #20]
 800c49e:	4313      	orrs	r3, r2
 800c4a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	697a      	ldr	r2, [r7, #20]
 800c4a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	68fa      	ldr	r2, [r7, #12]
 800c4ac:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800c4ae:	683b      	ldr	r3, [r7, #0]
 800c4b0:	685a      	ldr	r2, [r3, #4]
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	693a      	ldr	r2, [r7, #16]
 800c4ba:	621a      	str	r2, [r3, #32]
}
 800c4bc:	46c0      	nop			@ (mov r8, r8)
 800c4be:	46bd      	mov	sp, r7
 800c4c0:	b006      	add	sp, #24
 800c4c2:	bd80      	pop	{r7, pc}
 800c4c4:	fffeffff 	.word	0xfffeffff
 800c4c8:	fffeff8f 	.word	0xfffeff8f
 800c4cc:	fffdffff 	.word	0xfffdffff
 800c4d0:	40012c00 	.word	0x40012c00
 800c4d4:	40014000 	.word	0x40014000
 800c4d8:	40014400 	.word	0x40014400
 800c4dc:	40014800 	.word	0x40014800

0800c4e0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b086      	sub	sp, #24
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
 800c4e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	6a1b      	ldr	r3, [r3, #32]
 800c4ee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	6a1b      	ldr	r3, [r3, #32]
 800c4f4:	4a24      	ldr	r2, [pc, #144]	@ (800c588 <TIM_OC6_SetConfig+0xa8>)
 800c4f6:	401a      	ands	r2, r3
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	685b      	ldr	r3, [r3, #4]
 800c500:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	4a20      	ldr	r2, [pc, #128]	@ (800c58c <TIM_OC6_SetConfig+0xac>)
 800c50c:	4013      	ands	r3, r2
 800c50e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	021b      	lsls	r3, r3, #8
 800c516:	68fa      	ldr	r2, [r7, #12]
 800c518:	4313      	orrs	r3, r2
 800c51a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800c51c:	693b      	ldr	r3, [r7, #16]
 800c51e:	4a1c      	ldr	r2, [pc, #112]	@ (800c590 <TIM_OC6_SetConfig+0xb0>)
 800c520:	4013      	ands	r3, r2
 800c522:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	689b      	ldr	r3, [r3, #8]
 800c528:	051b      	lsls	r3, r3, #20
 800c52a:	693a      	ldr	r2, [r7, #16]
 800c52c:	4313      	orrs	r3, r2
 800c52e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	4a18      	ldr	r2, [pc, #96]	@ (800c594 <TIM_OC6_SetConfig+0xb4>)
 800c534:	4293      	cmp	r3, r2
 800c536:	d00b      	beq.n	800c550 <TIM_OC6_SetConfig+0x70>
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	4a17      	ldr	r2, [pc, #92]	@ (800c598 <TIM_OC6_SetConfig+0xb8>)
 800c53c:	4293      	cmp	r3, r2
 800c53e:	d007      	beq.n	800c550 <TIM_OC6_SetConfig+0x70>
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	4a16      	ldr	r2, [pc, #88]	@ (800c59c <TIM_OC6_SetConfig+0xbc>)
 800c544:	4293      	cmp	r3, r2
 800c546:	d003      	beq.n	800c550 <TIM_OC6_SetConfig+0x70>
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	4a15      	ldr	r2, [pc, #84]	@ (800c5a0 <TIM_OC6_SetConfig+0xc0>)
 800c54c:	4293      	cmp	r3, r2
 800c54e:	d109      	bne.n	800c564 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800c550:	697b      	ldr	r3, [r7, #20]
 800c552:	4a14      	ldr	r2, [pc, #80]	@ (800c5a4 <TIM_OC6_SetConfig+0xc4>)
 800c554:	4013      	ands	r3, r2
 800c556:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	695b      	ldr	r3, [r3, #20]
 800c55c:	029b      	lsls	r3, r3, #10
 800c55e:	697a      	ldr	r2, [r7, #20]
 800c560:	4313      	orrs	r3, r2
 800c562:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	697a      	ldr	r2, [r7, #20]
 800c568:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	68fa      	ldr	r2, [r7, #12]
 800c56e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800c570:	683b      	ldr	r3, [r7, #0]
 800c572:	685a      	ldr	r2, [r3, #4]
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	693a      	ldr	r2, [r7, #16]
 800c57c:	621a      	str	r2, [r3, #32]
}
 800c57e:	46c0      	nop			@ (mov r8, r8)
 800c580:	46bd      	mov	sp, r7
 800c582:	b006      	add	sp, #24
 800c584:	bd80      	pop	{r7, pc}
 800c586:	46c0      	nop			@ (mov r8, r8)
 800c588:	ffefffff 	.word	0xffefffff
 800c58c:	feff8fff 	.word	0xfeff8fff
 800c590:	ffdfffff 	.word	0xffdfffff
 800c594:	40012c00 	.word	0x40012c00
 800c598:	40014000 	.word	0x40014000
 800c59c:	40014400 	.word	0x40014400
 800c5a0:	40014800 	.word	0x40014800
 800c5a4:	fffbffff 	.word	0xfffbffff

0800c5a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b086      	sub	sp, #24
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	60f8      	str	r0, [r7, #12]
 800c5b0:	60b9      	str	r1, [r7, #8]
 800c5b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	221f      	movs	r2, #31
 800c5b8:	4013      	ands	r3, r2
 800c5ba:	2201      	movs	r2, #1
 800c5bc:	409a      	lsls	r2, r3
 800c5be:	0013      	movs	r3, r2
 800c5c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	6a1b      	ldr	r3, [r3, #32]
 800c5c6:	697a      	ldr	r2, [r7, #20]
 800c5c8:	43d2      	mvns	r2, r2
 800c5ca:	401a      	ands	r2, r3
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	6a1a      	ldr	r2, [r3, #32]
 800c5d4:	68bb      	ldr	r3, [r7, #8]
 800c5d6:	211f      	movs	r1, #31
 800c5d8:	400b      	ands	r3, r1
 800c5da:	6879      	ldr	r1, [r7, #4]
 800c5dc:	4099      	lsls	r1, r3
 800c5de:	000b      	movs	r3, r1
 800c5e0:	431a      	orrs	r2, r3
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	621a      	str	r2, [r3, #32]
}
 800c5e6:	46c0      	nop			@ (mov r8, r8)
 800c5e8:	46bd      	mov	sp, r7
 800c5ea:	b006      	add	sp, #24
 800c5ec:	bd80      	pop	{r7, pc}
	...

0800c5f0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b084      	sub	sp, #16
 800c5f4:	af00      	add	r7, sp, #0
 800c5f6:	6078      	str	r0, [r7, #4]
 800c5f8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	223c      	movs	r2, #60	@ 0x3c
 800c602:	5c9b      	ldrb	r3, [r3, r2]
 800c604:	2b01      	cmp	r3, #1
 800c606:	d101      	bne.n	800c60c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c608:	2302      	movs	r3, #2
 800c60a:	e06f      	b.n	800c6ec <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	223c      	movs	r2, #60	@ 0x3c
 800c610:	2101      	movs	r1, #1
 800c612:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	22ff      	movs	r2, #255	@ 0xff
 800c618:	4393      	bics	r3, r2
 800c61a:	001a      	movs	r2, r3
 800c61c:	683b      	ldr	r3, [r7, #0]
 800c61e:	68db      	ldr	r3, [r3, #12]
 800c620:	4313      	orrs	r3, r2
 800c622:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	4a33      	ldr	r2, [pc, #204]	@ (800c6f4 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800c628:	401a      	ands	r2, r3
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	689b      	ldr	r3, [r3, #8]
 800c62e:	4313      	orrs	r3, r2
 800c630:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	4a30      	ldr	r2, [pc, #192]	@ (800c6f8 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800c636:	401a      	ands	r2, r3
 800c638:	683b      	ldr	r3, [r7, #0]
 800c63a:	685b      	ldr	r3, [r3, #4]
 800c63c:	4313      	orrs	r3, r2
 800c63e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	4a2e      	ldr	r2, [pc, #184]	@ (800c6fc <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 800c644:	401a      	ands	r2, r3
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	4313      	orrs	r3, r2
 800c64c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	4a2b      	ldr	r2, [pc, #172]	@ (800c700 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800c652:	401a      	ands	r2, r3
 800c654:	683b      	ldr	r3, [r7, #0]
 800c656:	691b      	ldr	r3, [r3, #16]
 800c658:	4313      	orrs	r3, r2
 800c65a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	4a29      	ldr	r2, [pc, #164]	@ (800c704 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800c660:	401a      	ands	r2, r3
 800c662:	683b      	ldr	r3, [r7, #0]
 800c664:	695b      	ldr	r3, [r3, #20]
 800c666:	4313      	orrs	r3, r2
 800c668:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	4a26      	ldr	r2, [pc, #152]	@ (800c708 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800c66e:	401a      	ands	r2, r3
 800c670:	683b      	ldr	r3, [r7, #0]
 800c672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c674:	4313      	orrs	r3, r2
 800c676:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	4a24      	ldr	r2, [pc, #144]	@ (800c70c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800c67c:	401a      	ands	r2, r3
 800c67e:	683b      	ldr	r3, [r7, #0]
 800c680:	699b      	ldr	r3, [r3, #24]
 800c682:	041b      	lsls	r3, r3, #16
 800c684:	4313      	orrs	r3, r2
 800c686:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	4a21      	ldr	r2, [pc, #132]	@ (800c710 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800c68c:	401a      	ands	r2, r3
 800c68e:	683b      	ldr	r3, [r7, #0]
 800c690:	69db      	ldr	r3, [r3, #28]
 800c692:	4313      	orrs	r3, r2
 800c694:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	4a1e      	ldr	r2, [pc, #120]	@ (800c714 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800c69c:	4293      	cmp	r3, r2
 800c69e:	d11c      	bne.n	800c6da <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	4a1d      	ldr	r2, [pc, #116]	@ (800c718 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800c6a4:	401a      	ands	r2, r3
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6aa:	051b      	lsls	r3, r3, #20
 800c6ac:	4313      	orrs	r3, r2
 800c6ae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	4a1a      	ldr	r2, [pc, #104]	@ (800c71c <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800c6b4:	401a      	ands	r2, r3
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	6a1b      	ldr	r3, [r3, #32]
 800c6ba:	4313      	orrs	r3, r2
 800c6bc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	4a17      	ldr	r2, [pc, #92]	@ (800c720 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800c6c2:	401a      	ands	r2, r3
 800c6c4:	683b      	ldr	r3, [r7, #0]
 800c6c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c6c8:	4313      	orrs	r3, r2
 800c6ca:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	4a15      	ldr	r2, [pc, #84]	@ (800c724 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800c6d0:	401a      	ands	r2, r3
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6d6:	4313      	orrs	r3, r2
 800c6d8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	68fa      	ldr	r2, [r7, #12]
 800c6e0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	223c      	movs	r2, #60	@ 0x3c
 800c6e6:	2100      	movs	r1, #0
 800c6e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c6ea:	2300      	movs	r3, #0
}
 800c6ec:	0018      	movs	r0, r3
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	b004      	add	sp, #16
 800c6f2:	bd80      	pop	{r7, pc}
 800c6f4:	fffffcff 	.word	0xfffffcff
 800c6f8:	fffffbff 	.word	0xfffffbff
 800c6fc:	fffff7ff 	.word	0xfffff7ff
 800c700:	ffffefff 	.word	0xffffefff
 800c704:	ffffdfff 	.word	0xffffdfff
 800c708:	ffffbfff 	.word	0xffffbfff
 800c70c:	fff0ffff 	.word	0xfff0ffff
 800c710:	efffffff 	.word	0xefffffff
 800c714:	40012c00 	.word	0x40012c00
 800c718:	ff0fffff 	.word	0xff0fffff
 800c71c:	feffffff 	.word	0xfeffffff
 800c720:	fdffffff 	.word	0xfdffffff
 800c724:	dfffffff 	.word	0xdfffffff

0800c728 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c728:	b580      	push	{r7, lr}
 800c72a:	b082      	sub	sp, #8
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	2b00      	cmp	r3, #0
 800c734:	d101      	bne.n	800c73a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c736:	2301      	movs	r3, #1
 800c738:	e046      	b.n	800c7c8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2288      	movs	r2, #136	@ 0x88
 800c73e:	589b      	ldr	r3, [r3, r2]
 800c740:	2b00      	cmp	r3, #0
 800c742:	d107      	bne.n	800c754 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	2284      	movs	r2, #132	@ 0x84
 800c748:	2100      	movs	r1, #0
 800c74a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	0018      	movs	r0, r3
 800c750:	f7fa febe 	bl	80074d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	2288      	movs	r2, #136	@ 0x88
 800c758:	2124      	movs	r1, #36	@ 0x24
 800c75a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	681a      	ldr	r2, [r3, #0]
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	2101      	movs	r1, #1
 800c768:	438a      	bics	r2, r1
 800c76a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c770:	2b00      	cmp	r3, #0
 800c772:	d003      	beq.n	800c77c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	0018      	movs	r0, r3
 800c778:	f000 fd0c 	bl	800d194 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	0018      	movs	r0, r3
 800c780:	f000 f9b2 	bl	800cae8 <UART_SetConfig>
 800c784:	0003      	movs	r3, r0
 800c786:	2b01      	cmp	r3, #1
 800c788:	d101      	bne.n	800c78e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800c78a:	2301      	movs	r3, #1
 800c78c:	e01c      	b.n	800c7c8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	685a      	ldr	r2, [r3, #4]
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	490d      	ldr	r1, [pc, #52]	@ (800c7d0 <HAL_UART_Init+0xa8>)
 800c79a:	400a      	ands	r2, r1
 800c79c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	689a      	ldr	r2, [r3, #8]
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	212a      	movs	r1, #42	@ 0x2a
 800c7aa:	438a      	bics	r2, r1
 800c7ac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	681a      	ldr	r2, [r3, #0]
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	2101      	movs	r1, #1
 800c7ba:	430a      	orrs	r2, r1
 800c7bc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	0018      	movs	r0, r3
 800c7c2:	f000 fd9b 	bl	800d2fc <UART_CheckIdleState>
 800c7c6:	0003      	movs	r3, r0
}
 800c7c8:	0018      	movs	r0, r3
 800c7ca:	46bd      	mov	sp, r7
 800c7cc:	b002      	add	sp, #8
 800c7ce:	bd80      	pop	{r7, pc}
 800c7d0:	ffffb7ff 	.word	0xffffb7ff

0800c7d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b08a      	sub	sp, #40	@ 0x28
 800c7d8:	af02      	add	r7, sp, #8
 800c7da:	60f8      	str	r0, [r7, #12]
 800c7dc:	60b9      	str	r1, [r7, #8]
 800c7de:	603b      	str	r3, [r7, #0]
 800c7e0:	1dbb      	adds	r3, r7, #6
 800c7e2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	2288      	movs	r2, #136	@ 0x88
 800c7e8:	589b      	ldr	r3, [r3, r2]
 800c7ea:	2b20      	cmp	r3, #32
 800c7ec:	d000      	beq.n	800c7f0 <HAL_UART_Transmit+0x1c>
 800c7ee:	e090      	b.n	800c912 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d003      	beq.n	800c7fe <HAL_UART_Transmit+0x2a>
 800c7f6:	1dbb      	adds	r3, r7, #6
 800c7f8:	881b      	ldrh	r3, [r3, #0]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d101      	bne.n	800c802 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800c7fe:	2301      	movs	r3, #1
 800c800:	e088      	b.n	800c914 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	689a      	ldr	r2, [r3, #8]
 800c806:	2380      	movs	r3, #128	@ 0x80
 800c808:	015b      	lsls	r3, r3, #5
 800c80a:	429a      	cmp	r2, r3
 800c80c:	d109      	bne.n	800c822 <HAL_UART_Transmit+0x4e>
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	691b      	ldr	r3, [r3, #16]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d105      	bne.n	800c822 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800c816:	68bb      	ldr	r3, [r7, #8]
 800c818:	2201      	movs	r2, #1
 800c81a:	4013      	ands	r3, r2
 800c81c:	d001      	beq.n	800c822 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800c81e:	2301      	movs	r3, #1
 800c820:	e078      	b.n	800c914 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	2290      	movs	r2, #144	@ 0x90
 800c826:	2100      	movs	r1, #0
 800c828:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	2288      	movs	r2, #136	@ 0x88
 800c82e:	2121      	movs	r1, #33	@ 0x21
 800c830:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c832:	f7fb fdef 	bl	8008414 <HAL_GetTick>
 800c836:	0003      	movs	r3, r0
 800c838:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	1dba      	adds	r2, r7, #6
 800c83e:	2154      	movs	r1, #84	@ 0x54
 800c840:	8812      	ldrh	r2, [r2, #0]
 800c842:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	1dba      	adds	r2, r7, #6
 800c848:	2156      	movs	r1, #86	@ 0x56
 800c84a:	8812      	ldrh	r2, [r2, #0]
 800c84c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	689a      	ldr	r2, [r3, #8]
 800c852:	2380      	movs	r3, #128	@ 0x80
 800c854:	015b      	lsls	r3, r3, #5
 800c856:	429a      	cmp	r2, r3
 800c858:	d108      	bne.n	800c86c <HAL_UART_Transmit+0x98>
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	691b      	ldr	r3, [r3, #16]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d104      	bne.n	800c86c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800c862:	2300      	movs	r3, #0
 800c864:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800c866:	68bb      	ldr	r3, [r7, #8]
 800c868:	61bb      	str	r3, [r7, #24]
 800c86a:	e003      	b.n	800c874 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800c86c:	68bb      	ldr	r3, [r7, #8]
 800c86e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800c870:	2300      	movs	r3, #0
 800c872:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800c874:	e030      	b.n	800c8d8 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c876:	697a      	ldr	r2, [r7, #20]
 800c878:	68f8      	ldr	r0, [r7, #12]
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	9300      	str	r3, [sp, #0]
 800c87e:	0013      	movs	r3, r2
 800c880:	2200      	movs	r2, #0
 800c882:	2180      	movs	r1, #128	@ 0x80
 800c884:	f000 fde4 	bl	800d450 <UART_WaitOnFlagUntilTimeout>
 800c888:	1e03      	subs	r3, r0, #0
 800c88a:	d005      	beq.n	800c898 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	2288      	movs	r2, #136	@ 0x88
 800c890:	2120      	movs	r1, #32
 800c892:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800c894:	2303      	movs	r3, #3
 800c896:	e03d      	b.n	800c914 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800c898:	69fb      	ldr	r3, [r7, #28]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d10b      	bne.n	800c8b6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800c89e:	69bb      	ldr	r3, [r7, #24]
 800c8a0:	881b      	ldrh	r3, [r3, #0]
 800c8a2:	001a      	movs	r2, r3
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	05d2      	lsls	r2, r2, #23
 800c8aa:	0dd2      	lsrs	r2, r2, #23
 800c8ac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800c8ae:	69bb      	ldr	r3, [r7, #24]
 800c8b0:	3302      	adds	r3, #2
 800c8b2:	61bb      	str	r3, [r7, #24]
 800c8b4:	e007      	b.n	800c8c6 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800c8b6:	69fb      	ldr	r3, [r7, #28]
 800c8b8:	781a      	ldrb	r2, [r3, #0]
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800c8c0:	69fb      	ldr	r3, [r7, #28]
 800c8c2:	3301      	adds	r3, #1
 800c8c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	2256      	movs	r2, #86	@ 0x56
 800c8ca:	5a9b      	ldrh	r3, [r3, r2]
 800c8cc:	b29b      	uxth	r3, r3
 800c8ce:	3b01      	subs	r3, #1
 800c8d0:	b299      	uxth	r1, r3
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	2256      	movs	r2, #86	@ 0x56
 800c8d6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	2256      	movs	r2, #86	@ 0x56
 800c8dc:	5a9b      	ldrh	r3, [r3, r2]
 800c8de:	b29b      	uxth	r3, r3
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d1c8      	bne.n	800c876 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c8e4:	697a      	ldr	r2, [r7, #20]
 800c8e6:	68f8      	ldr	r0, [r7, #12]
 800c8e8:	683b      	ldr	r3, [r7, #0]
 800c8ea:	9300      	str	r3, [sp, #0]
 800c8ec:	0013      	movs	r3, r2
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	2140      	movs	r1, #64	@ 0x40
 800c8f2:	f000 fdad 	bl	800d450 <UART_WaitOnFlagUntilTimeout>
 800c8f6:	1e03      	subs	r3, r0, #0
 800c8f8:	d005      	beq.n	800c906 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	2288      	movs	r2, #136	@ 0x88
 800c8fe:	2120      	movs	r1, #32
 800c900:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800c902:	2303      	movs	r3, #3
 800c904:	e006      	b.n	800c914 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	2288      	movs	r2, #136	@ 0x88
 800c90a:	2120      	movs	r1, #32
 800c90c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800c90e:	2300      	movs	r3, #0
 800c910:	e000      	b.n	800c914 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800c912:	2302      	movs	r3, #2
  }
}
 800c914:	0018      	movs	r0, r3
 800c916:	46bd      	mov	sp, r7
 800c918:	b008      	add	sp, #32
 800c91a:	bd80      	pop	{r7, pc}

0800c91c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c91c:	b580      	push	{r7, lr}
 800c91e:	b08a      	sub	sp, #40	@ 0x28
 800c920:	af02      	add	r7, sp, #8
 800c922:	60f8      	str	r0, [r7, #12]
 800c924:	60b9      	str	r1, [r7, #8]
 800c926:	603b      	str	r3, [r7, #0]
 800c928:	1dbb      	adds	r3, r7, #6
 800c92a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	228c      	movs	r2, #140	@ 0x8c
 800c930:	589b      	ldr	r3, [r3, r2]
 800c932:	2b20      	cmp	r3, #32
 800c934:	d000      	beq.n	800c938 <HAL_UART_Receive+0x1c>
 800c936:	e0d0      	b.n	800cada <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 800c938:	68bb      	ldr	r3, [r7, #8]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d003      	beq.n	800c946 <HAL_UART_Receive+0x2a>
 800c93e:	1dbb      	adds	r3, r7, #6
 800c940:	881b      	ldrh	r3, [r3, #0]
 800c942:	2b00      	cmp	r3, #0
 800c944:	d101      	bne.n	800c94a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800c946:	2301      	movs	r3, #1
 800c948:	e0c8      	b.n	800cadc <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	689a      	ldr	r2, [r3, #8]
 800c94e:	2380      	movs	r3, #128	@ 0x80
 800c950:	015b      	lsls	r3, r3, #5
 800c952:	429a      	cmp	r2, r3
 800c954:	d109      	bne.n	800c96a <HAL_UART_Receive+0x4e>
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	691b      	ldr	r3, [r3, #16]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d105      	bne.n	800c96a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800c95e:	68bb      	ldr	r3, [r7, #8]
 800c960:	2201      	movs	r2, #1
 800c962:	4013      	ands	r3, r2
 800c964:	d001      	beq.n	800c96a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800c966:	2301      	movs	r3, #1
 800c968:	e0b8      	b.n	800cadc <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	2290      	movs	r2, #144	@ 0x90
 800c96e:	2100      	movs	r1, #0
 800c970:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	228c      	movs	r2, #140	@ 0x8c
 800c976:	2122      	movs	r1, #34	@ 0x22
 800c978:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	2200      	movs	r2, #0
 800c97e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800c980:	f7fb fd48 	bl	8008414 <HAL_GetTick>
 800c984:	0003      	movs	r3, r0
 800c986:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	1dba      	adds	r2, r7, #6
 800c98c:	215c      	movs	r1, #92	@ 0x5c
 800c98e:	8812      	ldrh	r2, [r2, #0]
 800c990:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	1dba      	adds	r2, r7, #6
 800c996:	215e      	movs	r1, #94	@ 0x5e
 800c998:	8812      	ldrh	r2, [r2, #0]
 800c99a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	689a      	ldr	r2, [r3, #8]
 800c9a0:	2380      	movs	r3, #128	@ 0x80
 800c9a2:	015b      	lsls	r3, r3, #5
 800c9a4:	429a      	cmp	r2, r3
 800c9a6:	d10d      	bne.n	800c9c4 <HAL_UART_Receive+0xa8>
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	691b      	ldr	r3, [r3, #16]
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d104      	bne.n	800c9ba <HAL_UART_Receive+0x9e>
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	2260      	movs	r2, #96	@ 0x60
 800c9b4:	494b      	ldr	r1, [pc, #300]	@ (800cae4 <HAL_UART_Receive+0x1c8>)
 800c9b6:	5299      	strh	r1, [r3, r2]
 800c9b8:	e02e      	b.n	800ca18 <HAL_UART_Receive+0xfc>
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	2260      	movs	r2, #96	@ 0x60
 800c9be:	21ff      	movs	r1, #255	@ 0xff
 800c9c0:	5299      	strh	r1, [r3, r2]
 800c9c2:	e029      	b.n	800ca18 <HAL_UART_Receive+0xfc>
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	689b      	ldr	r3, [r3, #8]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d10d      	bne.n	800c9e8 <HAL_UART_Receive+0xcc>
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	691b      	ldr	r3, [r3, #16]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d104      	bne.n	800c9de <HAL_UART_Receive+0xc2>
 800c9d4:	68fb      	ldr	r3, [r7, #12]
 800c9d6:	2260      	movs	r2, #96	@ 0x60
 800c9d8:	21ff      	movs	r1, #255	@ 0xff
 800c9da:	5299      	strh	r1, [r3, r2]
 800c9dc:	e01c      	b.n	800ca18 <HAL_UART_Receive+0xfc>
 800c9de:	68fb      	ldr	r3, [r7, #12]
 800c9e0:	2260      	movs	r2, #96	@ 0x60
 800c9e2:	217f      	movs	r1, #127	@ 0x7f
 800c9e4:	5299      	strh	r1, [r3, r2]
 800c9e6:	e017      	b.n	800ca18 <HAL_UART_Receive+0xfc>
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	689a      	ldr	r2, [r3, #8]
 800c9ec:	2380      	movs	r3, #128	@ 0x80
 800c9ee:	055b      	lsls	r3, r3, #21
 800c9f0:	429a      	cmp	r2, r3
 800c9f2:	d10d      	bne.n	800ca10 <HAL_UART_Receive+0xf4>
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	691b      	ldr	r3, [r3, #16]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d104      	bne.n	800ca06 <HAL_UART_Receive+0xea>
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	2260      	movs	r2, #96	@ 0x60
 800ca00:	217f      	movs	r1, #127	@ 0x7f
 800ca02:	5299      	strh	r1, [r3, r2]
 800ca04:	e008      	b.n	800ca18 <HAL_UART_Receive+0xfc>
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	2260      	movs	r2, #96	@ 0x60
 800ca0a:	213f      	movs	r1, #63	@ 0x3f
 800ca0c:	5299      	strh	r1, [r3, r2]
 800ca0e:	e003      	b.n	800ca18 <HAL_UART_Receive+0xfc>
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	2260      	movs	r2, #96	@ 0x60
 800ca14:	2100      	movs	r1, #0
 800ca16:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800ca18:	2312      	movs	r3, #18
 800ca1a:	18fb      	adds	r3, r7, r3
 800ca1c:	68fa      	ldr	r2, [r7, #12]
 800ca1e:	2160      	movs	r1, #96	@ 0x60
 800ca20:	5a52      	ldrh	r2, [r2, r1]
 800ca22:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	689a      	ldr	r2, [r3, #8]
 800ca28:	2380      	movs	r3, #128	@ 0x80
 800ca2a:	015b      	lsls	r3, r3, #5
 800ca2c:	429a      	cmp	r2, r3
 800ca2e:	d108      	bne.n	800ca42 <HAL_UART_Receive+0x126>
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	691b      	ldr	r3, [r3, #16]
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d104      	bne.n	800ca42 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 800ca38:	2300      	movs	r3, #0
 800ca3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ca3c:	68bb      	ldr	r3, [r7, #8]
 800ca3e:	61bb      	str	r3, [r7, #24]
 800ca40:	e003      	b.n	800ca4a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800ca42:	68bb      	ldr	r3, [r7, #8]
 800ca44:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ca46:	2300      	movs	r3, #0
 800ca48:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800ca4a:	e03a      	b.n	800cac2 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800ca4c:	697a      	ldr	r2, [r7, #20]
 800ca4e:	68f8      	ldr	r0, [r7, #12]
 800ca50:	683b      	ldr	r3, [r7, #0]
 800ca52:	9300      	str	r3, [sp, #0]
 800ca54:	0013      	movs	r3, r2
 800ca56:	2200      	movs	r2, #0
 800ca58:	2120      	movs	r1, #32
 800ca5a:	f000 fcf9 	bl	800d450 <UART_WaitOnFlagUntilTimeout>
 800ca5e:	1e03      	subs	r3, r0, #0
 800ca60:	d005      	beq.n	800ca6e <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	228c      	movs	r2, #140	@ 0x8c
 800ca66:	2120      	movs	r1, #32
 800ca68:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800ca6a:	2303      	movs	r3, #3
 800ca6c:	e036      	b.n	800cadc <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 800ca6e:	69fb      	ldr	r3, [r7, #28]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d10e      	bne.n	800ca92 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca7a:	b29b      	uxth	r3, r3
 800ca7c:	2212      	movs	r2, #18
 800ca7e:	18ba      	adds	r2, r7, r2
 800ca80:	8812      	ldrh	r2, [r2, #0]
 800ca82:	4013      	ands	r3, r2
 800ca84:	b29a      	uxth	r2, r3
 800ca86:	69bb      	ldr	r3, [r7, #24]
 800ca88:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800ca8a:	69bb      	ldr	r3, [r7, #24]
 800ca8c:	3302      	adds	r3, #2
 800ca8e:	61bb      	str	r3, [r7, #24]
 800ca90:	e00e      	b.n	800cab0 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca98:	b2db      	uxtb	r3, r3
 800ca9a:	2212      	movs	r2, #18
 800ca9c:	18ba      	adds	r2, r7, r2
 800ca9e:	8812      	ldrh	r2, [r2, #0]
 800caa0:	b2d2      	uxtb	r2, r2
 800caa2:	4013      	ands	r3, r2
 800caa4:	b2da      	uxtb	r2, r3
 800caa6:	69fb      	ldr	r3, [r7, #28]
 800caa8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800caaa:	69fb      	ldr	r3, [r7, #28]
 800caac:	3301      	adds	r3, #1
 800caae:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	225e      	movs	r2, #94	@ 0x5e
 800cab4:	5a9b      	ldrh	r3, [r3, r2]
 800cab6:	b29b      	uxth	r3, r3
 800cab8:	3b01      	subs	r3, #1
 800caba:	b299      	uxth	r1, r3
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	225e      	movs	r2, #94	@ 0x5e
 800cac0:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	225e      	movs	r2, #94	@ 0x5e
 800cac6:	5a9b      	ldrh	r3, [r3, r2]
 800cac8:	b29b      	uxth	r3, r3
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d1be      	bne.n	800ca4c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	228c      	movs	r2, #140	@ 0x8c
 800cad2:	2120      	movs	r1, #32
 800cad4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800cad6:	2300      	movs	r3, #0
 800cad8:	e000      	b.n	800cadc <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 800cada:	2302      	movs	r3, #2
  }
}
 800cadc:	0018      	movs	r0, r3
 800cade:	46bd      	mov	sp, r7
 800cae0:	b008      	add	sp, #32
 800cae2:	bd80      	pop	{r7, pc}
 800cae4:	000001ff 	.word	0x000001ff

0800cae8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cae8:	b5b0      	push	{r4, r5, r7, lr}
 800caea:	b090      	sub	sp, #64	@ 0x40
 800caec:	af00      	add	r7, sp, #0
 800caee:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800caf0:	231a      	movs	r3, #26
 800caf2:	2220      	movs	r2, #32
 800caf4:	189b      	adds	r3, r3, r2
 800caf6:	19db      	adds	r3, r3, r7
 800caf8:	2200      	movs	r2, #0
 800cafa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cafc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cafe:	689a      	ldr	r2, [r3, #8]
 800cb00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb02:	691b      	ldr	r3, [r3, #16]
 800cb04:	431a      	orrs	r2, r3
 800cb06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb08:	695b      	ldr	r3, [r3, #20]
 800cb0a:	431a      	orrs	r2, r3
 800cb0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb0e:	69db      	ldr	r3, [r3, #28]
 800cb10:	4313      	orrs	r3, r2
 800cb12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cb14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	4ac1      	ldr	r2, [pc, #772]	@ (800ce20 <UART_SetConfig+0x338>)
 800cb1c:	4013      	ands	r3, r2
 800cb1e:	0019      	movs	r1, r3
 800cb20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb22:	681a      	ldr	r2, [r3, #0]
 800cb24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb26:	430b      	orrs	r3, r1
 800cb28:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cb2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	685b      	ldr	r3, [r3, #4]
 800cb30:	4abc      	ldr	r2, [pc, #752]	@ (800ce24 <UART_SetConfig+0x33c>)
 800cb32:	4013      	ands	r3, r2
 800cb34:	0018      	movs	r0, r3
 800cb36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb38:	68d9      	ldr	r1, [r3, #12]
 800cb3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb3c:	681a      	ldr	r2, [r3, #0]
 800cb3e:	0003      	movs	r3, r0
 800cb40:	430b      	orrs	r3, r1
 800cb42:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cb44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb46:	699b      	ldr	r3, [r3, #24]
 800cb48:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cb4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	4ab6      	ldr	r2, [pc, #728]	@ (800ce28 <UART_SetConfig+0x340>)
 800cb50:	4293      	cmp	r3, r2
 800cb52:	d009      	beq.n	800cb68 <UART_SetConfig+0x80>
 800cb54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	4ab4      	ldr	r2, [pc, #720]	@ (800ce2c <UART_SetConfig+0x344>)
 800cb5a:	4293      	cmp	r3, r2
 800cb5c:	d004      	beq.n	800cb68 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cb5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb60:	6a1b      	ldr	r3, [r3, #32]
 800cb62:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cb64:	4313      	orrs	r3, r2
 800cb66:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cb68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	689b      	ldr	r3, [r3, #8]
 800cb6e:	4ab0      	ldr	r2, [pc, #704]	@ (800ce30 <UART_SetConfig+0x348>)
 800cb70:	4013      	ands	r3, r2
 800cb72:	0019      	movs	r1, r3
 800cb74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb76:	681a      	ldr	r2, [r3, #0]
 800cb78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb7a:	430b      	orrs	r3, r1
 800cb7c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cb7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb80:	681b      	ldr	r3, [r3, #0]
 800cb82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb84:	220f      	movs	r2, #15
 800cb86:	4393      	bics	r3, r2
 800cb88:	0018      	movs	r0, r3
 800cb8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb8c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800cb8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb90:	681a      	ldr	r2, [r3, #0]
 800cb92:	0003      	movs	r3, r0
 800cb94:	430b      	orrs	r3, r1
 800cb96:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cb98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	4aa5      	ldr	r2, [pc, #660]	@ (800ce34 <UART_SetConfig+0x34c>)
 800cb9e:	4293      	cmp	r3, r2
 800cba0:	d131      	bne.n	800cc06 <UART_SetConfig+0x11e>
 800cba2:	4ba5      	ldr	r3, [pc, #660]	@ (800ce38 <UART_SetConfig+0x350>)
 800cba4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cba6:	2203      	movs	r2, #3
 800cba8:	4013      	ands	r3, r2
 800cbaa:	2b03      	cmp	r3, #3
 800cbac:	d01d      	beq.n	800cbea <UART_SetConfig+0x102>
 800cbae:	d823      	bhi.n	800cbf8 <UART_SetConfig+0x110>
 800cbb0:	2b02      	cmp	r3, #2
 800cbb2:	d00c      	beq.n	800cbce <UART_SetConfig+0xe6>
 800cbb4:	d820      	bhi.n	800cbf8 <UART_SetConfig+0x110>
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d002      	beq.n	800cbc0 <UART_SetConfig+0xd8>
 800cbba:	2b01      	cmp	r3, #1
 800cbbc:	d00e      	beq.n	800cbdc <UART_SetConfig+0xf4>
 800cbbe:	e01b      	b.n	800cbf8 <UART_SetConfig+0x110>
 800cbc0:	231b      	movs	r3, #27
 800cbc2:	2220      	movs	r2, #32
 800cbc4:	189b      	adds	r3, r3, r2
 800cbc6:	19db      	adds	r3, r3, r7
 800cbc8:	2200      	movs	r2, #0
 800cbca:	701a      	strb	r2, [r3, #0]
 800cbcc:	e154      	b.n	800ce78 <UART_SetConfig+0x390>
 800cbce:	231b      	movs	r3, #27
 800cbd0:	2220      	movs	r2, #32
 800cbd2:	189b      	adds	r3, r3, r2
 800cbd4:	19db      	adds	r3, r3, r7
 800cbd6:	2202      	movs	r2, #2
 800cbd8:	701a      	strb	r2, [r3, #0]
 800cbda:	e14d      	b.n	800ce78 <UART_SetConfig+0x390>
 800cbdc:	231b      	movs	r3, #27
 800cbde:	2220      	movs	r2, #32
 800cbe0:	189b      	adds	r3, r3, r2
 800cbe2:	19db      	adds	r3, r3, r7
 800cbe4:	2204      	movs	r2, #4
 800cbe6:	701a      	strb	r2, [r3, #0]
 800cbe8:	e146      	b.n	800ce78 <UART_SetConfig+0x390>
 800cbea:	231b      	movs	r3, #27
 800cbec:	2220      	movs	r2, #32
 800cbee:	189b      	adds	r3, r3, r2
 800cbf0:	19db      	adds	r3, r3, r7
 800cbf2:	2208      	movs	r2, #8
 800cbf4:	701a      	strb	r2, [r3, #0]
 800cbf6:	e13f      	b.n	800ce78 <UART_SetConfig+0x390>
 800cbf8:	231b      	movs	r3, #27
 800cbfa:	2220      	movs	r2, #32
 800cbfc:	189b      	adds	r3, r3, r2
 800cbfe:	19db      	adds	r3, r3, r7
 800cc00:	2210      	movs	r2, #16
 800cc02:	701a      	strb	r2, [r3, #0]
 800cc04:	e138      	b.n	800ce78 <UART_SetConfig+0x390>
 800cc06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	4a8c      	ldr	r2, [pc, #560]	@ (800ce3c <UART_SetConfig+0x354>)
 800cc0c:	4293      	cmp	r3, r2
 800cc0e:	d131      	bne.n	800cc74 <UART_SetConfig+0x18c>
 800cc10:	4b89      	ldr	r3, [pc, #548]	@ (800ce38 <UART_SetConfig+0x350>)
 800cc12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc14:	220c      	movs	r2, #12
 800cc16:	4013      	ands	r3, r2
 800cc18:	2b0c      	cmp	r3, #12
 800cc1a:	d01d      	beq.n	800cc58 <UART_SetConfig+0x170>
 800cc1c:	d823      	bhi.n	800cc66 <UART_SetConfig+0x17e>
 800cc1e:	2b08      	cmp	r3, #8
 800cc20:	d00c      	beq.n	800cc3c <UART_SetConfig+0x154>
 800cc22:	d820      	bhi.n	800cc66 <UART_SetConfig+0x17e>
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d002      	beq.n	800cc2e <UART_SetConfig+0x146>
 800cc28:	2b04      	cmp	r3, #4
 800cc2a:	d00e      	beq.n	800cc4a <UART_SetConfig+0x162>
 800cc2c:	e01b      	b.n	800cc66 <UART_SetConfig+0x17e>
 800cc2e:	231b      	movs	r3, #27
 800cc30:	2220      	movs	r2, #32
 800cc32:	189b      	adds	r3, r3, r2
 800cc34:	19db      	adds	r3, r3, r7
 800cc36:	2200      	movs	r2, #0
 800cc38:	701a      	strb	r2, [r3, #0]
 800cc3a:	e11d      	b.n	800ce78 <UART_SetConfig+0x390>
 800cc3c:	231b      	movs	r3, #27
 800cc3e:	2220      	movs	r2, #32
 800cc40:	189b      	adds	r3, r3, r2
 800cc42:	19db      	adds	r3, r3, r7
 800cc44:	2202      	movs	r2, #2
 800cc46:	701a      	strb	r2, [r3, #0]
 800cc48:	e116      	b.n	800ce78 <UART_SetConfig+0x390>
 800cc4a:	231b      	movs	r3, #27
 800cc4c:	2220      	movs	r2, #32
 800cc4e:	189b      	adds	r3, r3, r2
 800cc50:	19db      	adds	r3, r3, r7
 800cc52:	2204      	movs	r2, #4
 800cc54:	701a      	strb	r2, [r3, #0]
 800cc56:	e10f      	b.n	800ce78 <UART_SetConfig+0x390>
 800cc58:	231b      	movs	r3, #27
 800cc5a:	2220      	movs	r2, #32
 800cc5c:	189b      	adds	r3, r3, r2
 800cc5e:	19db      	adds	r3, r3, r7
 800cc60:	2208      	movs	r2, #8
 800cc62:	701a      	strb	r2, [r3, #0]
 800cc64:	e108      	b.n	800ce78 <UART_SetConfig+0x390>
 800cc66:	231b      	movs	r3, #27
 800cc68:	2220      	movs	r2, #32
 800cc6a:	189b      	adds	r3, r3, r2
 800cc6c:	19db      	adds	r3, r3, r7
 800cc6e:	2210      	movs	r2, #16
 800cc70:	701a      	strb	r2, [r3, #0]
 800cc72:	e101      	b.n	800ce78 <UART_SetConfig+0x390>
 800cc74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	4a71      	ldr	r2, [pc, #452]	@ (800ce40 <UART_SetConfig+0x358>)
 800cc7a:	4293      	cmp	r3, r2
 800cc7c:	d131      	bne.n	800cce2 <UART_SetConfig+0x1fa>
 800cc7e:	4b6e      	ldr	r3, [pc, #440]	@ (800ce38 <UART_SetConfig+0x350>)
 800cc80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cc82:	2230      	movs	r2, #48	@ 0x30
 800cc84:	4013      	ands	r3, r2
 800cc86:	2b30      	cmp	r3, #48	@ 0x30
 800cc88:	d01d      	beq.n	800ccc6 <UART_SetConfig+0x1de>
 800cc8a:	d823      	bhi.n	800ccd4 <UART_SetConfig+0x1ec>
 800cc8c:	2b20      	cmp	r3, #32
 800cc8e:	d00c      	beq.n	800ccaa <UART_SetConfig+0x1c2>
 800cc90:	d820      	bhi.n	800ccd4 <UART_SetConfig+0x1ec>
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d002      	beq.n	800cc9c <UART_SetConfig+0x1b4>
 800cc96:	2b10      	cmp	r3, #16
 800cc98:	d00e      	beq.n	800ccb8 <UART_SetConfig+0x1d0>
 800cc9a:	e01b      	b.n	800ccd4 <UART_SetConfig+0x1ec>
 800cc9c:	231b      	movs	r3, #27
 800cc9e:	2220      	movs	r2, #32
 800cca0:	189b      	adds	r3, r3, r2
 800cca2:	19db      	adds	r3, r3, r7
 800cca4:	2200      	movs	r2, #0
 800cca6:	701a      	strb	r2, [r3, #0]
 800cca8:	e0e6      	b.n	800ce78 <UART_SetConfig+0x390>
 800ccaa:	231b      	movs	r3, #27
 800ccac:	2220      	movs	r2, #32
 800ccae:	189b      	adds	r3, r3, r2
 800ccb0:	19db      	adds	r3, r3, r7
 800ccb2:	2202      	movs	r2, #2
 800ccb4:	701a      	strb	r2, [r3, #0]
 800ccb6:	e0df      	b.n	800ce78 <UART_SetConfig+0x390>
 800ccb8:	231b      	movs	r3, #27
 800ccba:	2220      	movs	r2, #32
 800ccbc:	189b      	adds	r3, r3, r2
 800ccbe:	19db      	adds	r3, r3, r7
 800ccc0:	2204      	movs	r2, #4
 800ccc2:	701a      	strb	r2, [r3, #0]
 800ccc4:	e0d8      	b.n	800ce78 <UART_SetConfig+0x390>
 800ccc6:	231b      	movs	r3, #27
 800ccc8:	2220      	movs	r2, #32
 800ccca:	189b      	adds	r3, r3, r2
 800cccc:	19db      	adds	r3, r3, r7
 800ccce:	2208      	movs	r2, #8
 800ccd0:	701a      	strb	r2, [r3, #0]
 800ccd2:	e0d1      	b.n	800ce78 <UART_SetConfig+0x390>
 800ccd4:	231b      	movs	r3, #27
 800ccd6:	2220      	movs	r2, #32
 800ccd8:	189b      	adds	r3, r3, r2
 800ccda:	19db      	adds	r3, r3, r7
 800ccdc:	2210      	movs	r2, #16
 800ccde:	701a      	strb	r2, [r3, #0]
 800cce0:	e0ca      	b.n	800ce78 <UART_SetConfig+0x390>
 800cce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	4a57      	ldr	r2, [pc, #348]	@ (800ce44 <UART_SetConfig+0x35c>)
 800cce8:	4293      	cmp	r3, r2
 800ccea:	d106      	bne.n	800ccfa <UART_SetConfig+0x212>
 800ccec:	231b      	movs	r3, #27
 800ccee:	2220      	movs	r2, #32
 800ccf0:	189b      	adds	r3, r3, r2
 800ccf2:	19db      	adds	r3, r3, r7
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	701a      	strb	r2, [r3, #0]
 800ccf8:	e0be      	b.n	800ce78 <UART_SetConfig+0x390>
 800ccfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	4a52      	ldr	r2, [pc, #328]	@ (800ce48 <UART_SetConfig+0x360>)
 800cd00:	4293      	cmp	r3, r2
 800cd02:	d106      	bne.n	800cd12 <UART_SetConfig+0x22a>
 800cd04:	231b      	movs	r3, #27
 800cd06:	2220      	movs	r2, #32
 800cd08:	189b      	adds	r3, r3, r2
 800cd0a:	19db      	adds	r3, r3, r7
 800cd0c:	2200      	movs	r2, #0
 800cd0e:	701a      	strb	r2, [r3, #0]
 800cd10:	e0b2      	b.n	800ce78 <UART_SetConfig+0x390>
 800cd12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	4a4d      	ldr	r2, [pc, #308]	@ (800ce4c <UART_SetConfig+0x364>)
 800cd18:	4293      	cmp	r3, r2
 800cd1a:	d106      	bne.n	800cd2a <UART_SetConfig+0x242>
 800cd1c:	231b      	movs	r3, #27
 800cd1e:	2220      	movs	r2, #32
 800cd20:	189b      	adds	r3, r3, r2
 800cd22:	19db      	adds	r3, r3, r7
 800cd24:	2200      	movs	r2, #0
 800cd26:	701a      	strb	r2, [r3, #0]
 800cd28:	e0a6      	b.n	800ce78 <UART_SetConfig+0x390>
 800cd2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	4a3e      	ldr	r2, [pc, #248]	@ (800ce28 <UART_SetConfig+0x340>)
 800cd30:	4293      	cmp	r3, r2
 800cd32:	d13e      	bne.n	800cdb2 <UART_SetConfig+0x2ca>
 800cd34:	4b40      	ldr	r3, [pc, #256]	@ (800ce38 <UART_SetConfig+0x350>)
 800cd36:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cd38:	23c0      	movs	r3, #192	@ 0xc0
 800cd3a:	011b      	lsls	r3, r3, #4
 800cd3c:	4013      	ands	r3, r2
 800cd3e:	22c0      	movs	r2, #192	@ 0xc0
 800cd40:	0112      	lsls	r2, r2, #4
 800cd42:	4293      	cmp	r3, r2
 800cd44:	d027      	beq.n	800cd96 <UART_SetConfig+0x2ae>
 800cd46:	22c0      	movs	r2, #192	@ 0xc0
 800cd48:	0112      	lsls	r2, r2, #4
 800cd4a:	4293      	cmp	r3, r2
 800cd4c:	d82a      	bhi.n	800cda4 <UART_SetConfig+0x2bc>
 800cd4e:	2280      	movs	r2, #128	@ 0x80
 800cd50:	0112      	lsls	r2, r2, #4
 800cd52:	4293      	cmp	r3, r2
 800cd54:	d011      	beq.n	800cd7a <UART_SetConfig+0x292>
 800cd56:	2280      	movs	r2, #128	@ 0x80
 800cd58:	0112      	lsls	r2, r2, #4
 800cd5a:	4293      	cmp	r3, r2
 800cd5c:	d822      	bhi.n	800cda4 <UART_SetConfig+0x2bc>
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d004      	beq.n	800cd6c <UART_SetConfig+0x284>
 800cd62:	2280      	movs	r2, #128	@ 0x80
 800cd64:	00d2      	lsls	r2, r2, #3
 800cd66:	4293      	cmp	r3, r2
 800cd68:	d00e      	beq.n	800cd88 <UART_SetConfig+0x2a0>
 800cd6a:	e01b      	b.n	800cda4 <UART_SetConfig+0x2bc>
 800cd6c:	231b      	movs	r3, #27
 800cd6e:	2220      	movs	r2, #32
 800cd70:	189b      	adds	r3, r3, r2
 800cd72:	19db      	adds	r3, r3, r7
 800cd74:	2200      	movs	r2, #0
 800cd76:	701a      	strb	r2, [r3, #0]
 800cd78:	e07e      	b.n	800ce78 <UART_SetConfig+0x390>
 800cd7a:	231b      	movs	r3, #27
 800cd7c:	2220      	movs	r2, #32
 800cd7e:	189b      	adds	r3, r3, r2
 800cd80:	19db      	adds	r3, r3, r7
 800cd82:	2202      	movs	r2, #2
 800cd84:	701a      	strb	r2, [r3, #0]
 800cd86:	e077      	b.n	800ce78 <UART_SetConfig+0x390>
 800cd88:	231b      	movs	r3, #27
 800cd8a:	2220      	movs	r2, #32
 800cd8c:	189b      	adds	r3, r3, r2
 800cd8e:	19db      	adds	r3, r3, r7
 800cd90:	2204      	movs	r2, #4
 800cd92:	701a      	strb	r2, [r3, #0]
 800cd94:	e070      	b.n	800ce78 <UART_SetConfig+0x390>
 800cd96:	231b      	movs	r3, #27
 800cd98:	2220      	movs	r2, #32
 800cd9a:	189b      	adds	r3, r3, r2
 800cd9c:	19db      	adds	r3, r3, r7
 800cd9e:	2208      	movs	r2, #8
 800cda0:	701a      	strb	r2, [r3, #0]
 800cda2:	e069      	b.n	800ce78 <UART_SetConfig+0x390>
 800cda4:	231b      	movs	r3, #27
 800cda6:	2220      	movs	r2, #32
 800cda8:	189b      	adds	r3, r3, r2
 800cdaa:	19db      	adds	r3, r3, r7
 800cdac:	2210      	movs	r2, #16
 800cdae:	701a      	strb	r2, [r3, #0]
 800cdb0:	e062      	b.n	800ce78 <UART_SetConfig+0x390>
 800cdb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	4a1d      	ldr	r2, [pc, #116]	@ (800ce2c <UART_SetConfig+0x344>)
 800cdb8:	4293      	cmp	r3, r2
 800cdba:	d157      	bne.n	800ce6c <UART_SetConfig+0x384>
 800cdbc:	4b1e      	ldr	r3, [pc, #120]	@ (800ce38 <UART_SetConfig+0x350>)
 800cdbe:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cdc0:	23c0      	movs	r3, #192	@ 0xc0
 800cdc2:	009b      	lsls	r3, r3, #2
 800cdc4:	4013      	ands	r3, r2
 800cdc6:	22c0      	movs	r2, #192	@ 0xc0
 800cdc8:	0092      	lsls	r2, r2, #2
 800cdca:	4293      	cmp	r3, r2
 800cdcc:	d040      	beq.n	800ce50 <UART_SetConfig+0x368>
 800cdce:	22c0      	movs	r2, #192	@ 0xc0
 800cdd0:	0092      	lsls	r2, r2, #2
 800cdd2:	4293      	cmp	r3, r2
 800cdd4:	d843      	bhi.n	800ce5e <UART_SetConfig+0x376>
 800cdd6:	2280      	movs	r2, #128	@ 0x80
 800cdd8:	0092      	lsls	r2, r2, #2
 800cdda:	4293      	cmp	r3, r2
 800cddc:	d011      	beq.n	800ce02 <UART_SetConfig+0x31a>
 800cdde:	2280      	movs	r2, #128	@ 0x80
 800cde0:	0092      	lsls	r2, r2, #2
 800cde2:	4293      	cmp	r3, r2
 800cde4:	d83b      	bhi.n	800ce5e <UART_SetConfig+0x376>
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d004      	beq.n	800cdf4 <UART_SetConfig+0x30c>
 800cdea:	2280      	movs	r2, #128	@ 0x80
 800cdec:	0052      	lsls	r2, r2, #1
 800cdee:	4293      	cmp	r3, r2
 800cdf0:	d00e      	beq.n	800ce10 <UART_SetConfig+0x328>
 800cdf2:	e034      	b.n	800ce5e <UART_SetConfig+0x376>
 800cdf4:	231b      	movs	r3, #27
 800cdf6:	2220      	movs	r2, #32
 800cdf8:	189b      	adds	r3, r3, r2
 800cdfa:	19db      	adds	r3, r3, r7
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	701a      	strb	r2, [r3, #0]
 800ce00:	e03a      	b.n	800ce78 <UART_SetConfig+0x390>
 800ce02:	231b      	movs	r3, #27
 800ce04:	2220      	movs	r2, #32
 800ce06:	189b      	adds	r3, r3, r2
 800ce08:	19db      	adds	r3, r3, r7
 800ce0a:	2202      	movs	r2, #2
 800ce0c:	701a      	strb	r2, [r3, #0]
 800ce0e:	e033      	b.n	800ce78 <UART_SetConfig+0x390>
 800ce10:	231b      	movs	r3, #27
 800ce12:	2220      	movs	r2, #32
 800ce14:	189b      	adds	r3, r3, r2
 800ce16:	19db      	adds	r3, r3, r7
 800ce18:	2204      	movs	r2, #4
 800ce1a:	701a      	strb	r2, [r3, #0]
 800ce1c:	e02c      	b.n	800ce78 <UART_SetConfig+0x390>
 800ce1e:	46c0      	nop			@ (mov r8, r8)
 800ce20:	cfff69f3 	.word	0xcfff69f3
 800ce24:	ffffcfff 	.word	0xffffcfff
 800ce28:	40008000 	.word	0x40008000
 800ce2c:	40008400 	.word	0x40008400
 800ce30:	11fff4ff 	.word	0x11fff4ff
 800ce34:	40013800 	.word	0x40013800
 800ce38:	40021000 	.word	0x40021000
 800ce3c:	40004400 	.word	0x40004400
 800ce40:	40004800 	.word	0x40004800
 800ce44:	40004c00 	.word	0x40004c00
 800ce48:	40005000 	.word	0x40005000
 800ce4c:	40013c00 	.word	0x40013c00
 800ce50:	231b      	movs	r3, #27
 800ce52:	2220      	movs	r2, #32
 800ce54:	189b      	adds	r3, r3, r2
 800ce56:	19db      	adds	r3, r3, r7
 800ce58:	2208      	movs	r2, #8
 800ce5a:	701a      	strb	r2, [r3, #0]
 800ce5c:	e00c      	b.n	800ce78 <UART_SetConfig+0x390>
 800ce5e:	231b      	movs	r3, #27
 800ce60:	2220      	movs	r2, #32
 800ce62:	189b      	adds	r3, r3, r2
 800ce64:	19db      	adds	r3, r3, r7
 800ce66:	2210      	movs	r2, #16
 800ce68:	701a      	strb	r2, [r3, #0]
 800ce6a:	e005      	b.n	800ce78 <UART_SetConfig+0x390>
 800ce6c:	231b      	movs	r3, #27
 800ce6e:	2220      	movs	r2, #32
 800ce70:	189b      	adds	r3, r3, r2
 800ce72:	19db      	adds	r3, r3, r7
 800ce74:	2210      	movs	r2, #16
 800ce76:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ce78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	4ac1      	ldr	r2, [pc, #772]	@ (800d184 <UART_SetConfig+0x69c>)
 800ce7e:	4293      	cmp	r3, r2
 800ce80:	d005      	beq.n	800ce8e <UART_SetConfig+0x3a6>
 800ce82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	4ac0      	ldr	r2, [pc, #768]	@ (800d188 <UART_SetConfig+0x6a0>)
 800ce88:	4293      	cmp	r3, r2
 800ce8a:	d000      	beq.n	800ce8e <UART_SetConfig+0x3a6>
 800ce8c:	e093      	b.n	800cfb6 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ce8e:	231b      	movs	r3, #27
 800ce90:	2220      	movs	r2, #32
 800ce92:	189b      	adds	r3, r3, r2
 800ce94:	19db      	adds	r3, r3, r7
 800ce96:	781b      	ldrb	r3, [r3, #0]
 800ce98:	2b08      	cmp	r3, #8
 800ce9a:	d015      	beq.n	800cec8 <UART_SetConfig+0x3e0>
 800ce9c:	dc18      	bgt.n	800ced0 <UART_SetConfig+0x3e8>
 800ce9e:	2b04      	cmp	r3, #4
 800cea0:	d00d      	beq.n	800cebe <UART_SetConfig+0x3d6>
 800cea2:	dc15      	bgt.n	800ced0 <UART_SetConfig+0x3e8>
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d002      	beq.n	800ceae <UART_SetConfig+0x3c6>
 800cea8:	2b02      	cmp	r3, #2
 800ceaa:	d005      	beq.n	800ceb8 <UART_SetConfig+0x3d0>
 800ceac:	e010      	b.n	800ced0 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ceae:	f7fd f931 	bl	800a114 <HAL_RCC_GetPCLK1Freq>
 800ceb2:	0003      	movs	r3, r0
 800ceb4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ceb6:	e014      	b.n	800cee2 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ceb8:	4bb4      	ldr	r3, [pc, #720]	@ (800d18c <UART_SetConfig+0x6a4>)
 800ceba:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cebc:	e011      	b.n	800cee2 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cebe:	f7fd f89d 	bl	8009ffc <HAL_RCC_GetSysClockFreq>
 800cec2:	0003      	movs	r3, r0
 800cec4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cec6:	e00c      	b.n	800cee2 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cec8:	2380      	movs	r3, #128	@ 0x80
 800ceca:	021b      	lsls	r3, r3, #8
 800cecc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cece:	e008      	b.n	800cee2 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800ced0:	2300      	movs	r3, #0
 800ced2:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800ced4:	231a      	movs	r3, #26
 800ced6:	2220      	movs	r2, #32
 800ced8:	189b      	adds	r3, r3, r2
 800ceda:	19db      	adds	r3, r3, r7
 800cedc:	2201      	movs	r2, #1
 800cede:	701a      	strb	r2, [r3, #0]
        break;
 800cee0:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800cee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d100      	bne.n	800ceea <UART_SetConfig+0x402>
 800cee8:	e135      	b.n	800d156 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ceea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ceee:	4ba8      	ldr	r3, [pc, #672]	@ (800d190 <UART_SetConfig+0x6a8>)
 800cef0:	0052      	lsls	r2, r2, #1
 800cef2:	5ad3      	ldrh	r3, [r2, r3]
 800cef4:	0019      	movs	r1, r3
 800cef6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800cef8:	f7f3 f92a 	bl	8000150 <__udivsi3>
 800cefc:	0003      	movs	r3, r0
 800cefe:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cf00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf02:	685a      	ldr	r2, [r3, #4]
 800cf04:	0013      	movs	r3, r2
 800cf06:	005b      	lsls	r3, r3, #1
 800cf08:	189b      	adds	r3, r3, r2
 800cf0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf0c:	429a      	cmp	r2, r3
 800cf0e:	d305      	bcc.n	800cf1c <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800cf10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf12:	685b      	ldr	r3, [r3, #4]
 800cf14:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cf16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf18:	429a      	cmp	r2, r3
 800cf1a:	d906      	bls.n	800cf2a <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 800cf1c:	231a      	movs	r3, #26
 800cf1e:	2220      	movs	r2, #32
 800cf20:	189b      	adds	r3, r3, r2
 800cf22:	19db      	adds	r3, r3, r7
 800cf24:	2201      	movs	r2, #1
 800cf26:	701a      	strb	r2, [r3, #0]
 800cf28:	e044      	b.n	800cfb4 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cf2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf2c:	61bb      	str	r3, [r7, #24]
 800cf2e:	2300      	movs	r3, #0
 800cf30:	61fb      	str	r3, [r7, #28]
 800cf32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cf36:	4b96      	ldr	r3, [pc, #600]	@ (800d190 <UART_SetConfig+0x6a8>)
 800cf38:	0052      	lsls	r2, r2, #1
 800cf3a:	5ad3      	ldrh	r3, [r2, r3]
 800cf3c:	613b      	str	r3, [r7, #16]
 800cf3e:	2300      	movs	r3, #0
 800cf40:	617b      	str	r3, [r7, #20]
 800cf42:	693a      	ldr	r2, [r7, #16]
 800cf44:	697b      	ldr	r3, [r7, #20]
 800cf46:	69b8      	ldr	r0, [r7, #24]
 800cf48:	69f9      	ldr	r1, [r7, #28]
 800cf4a:	f7f3 faef 	bl	800052c <__aeabi_uldivmod>
 800cf4e:	0002      	movs	r2, r0
 800cf50:	000b      	movs	r3, r1
 800cf52:	0e11      	lsrs	r1, r2, #24
 800cf54:	021d      	lsls	r5, r3, #8
 800cf56:	430d      	orrs	r5, r1
 800cf58:	0214      	lsls	r4, r2, #8
 800cf5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf5c:	685b      	ldr	r3, [r3, #4]
 800cf5e:	085b      	lsrs	r3, r3, #1
 800cf60:	60bb      	str	r3, [r7, #8]
 800cf62:	2300      	movs	r3, #0
 800cf64:	60fb      	str	r3, [r7, #12]
 800cf66:	68b8      	ldr	r0, [r7, #8]
 800cf68:	68f9      	ldr	r1, [r7, #12]
 800cf6a:	1900      	adds	r0, r0, r4
 800cf6c:	4169      	adcs	r1, r5
 800cf6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf70:	685b      	ldr	r3, [r3, #4]
 800cf72:	603b      	str	r3, [r7, #0]
 800cf74:	2300      	movs	r3, #0
 800cf76:	607b      	str	r3, [r7, #4]
 800cf78:	683a      	ldr	r2, [r7, #0]
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	f7f3 fad6 	bl	800052c <__aeabi_uldivmod>
 800cf80:	0002      	movs	r2, r0
 800cf82:	000b      	movs	r3, r1
 800cf84:	0013      	movs	r3, r2
 800cf86:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cf88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cf8a:	23c0      	movs	r3, #192	@ 0xc0
 800cf8c:	009b      	lsls	r3, r3, #2
 800cf8e:	429a      	cmp	r2, r3
 800cf90:	d309      	bcc.n	800cfa6 <UART_SetConfig+0x4be>
 800cf92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cf94:	2380      	movs	r3, #128	@ 0x80
 800cf96:	035b      	lsls	r3, r3, #13
 800cf98:	429a      	cmp	r2, r3
 800cf9a:	d204      	bcs.n	800cfa6 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 800cf9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cfa2:	60da      	str	r2, [r3, #12]
 800cfa4:	e006      	b.n	800cfb4 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800cfa6:	231a      	movs	r3, #26
 800cfa8:	2220      	movs	r2, #32
 800cfaa:	189b      	adds	r3, r3, r2
 800cfac:	19db      	adds	r3, r3, r7
 800cfae:	2201      	movs	r2, #1
 800cfb0:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800cfb2:	e0d0      	b.n	800d156 <UART_SetConfig+0x66e>
 800cfb4:	e0cf      	b.n	800d156 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cfb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfb8:	69da      	ldr	r2, [r3, #28]
 800cfba:	2380      	movs	r3, #128	@ 0x80
 800cfbc:	021b      	lsls	r3, r3, #8
 800cfbe:	429a      	cmp	r2, r3
 800cfc0:	d000      	beq.n	800cfc4 <UART_SetConfig+0x4dc>
 800cfc2:	e070      	b.n	800d0a6 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 800cfc4:	231b      	movs	r3, #27
 800cfc6:	2220      	movs	r2, #32
 800cfc8:	189b      	adds	r3, r3, r2
 800cfca:	19db      	adds	r3, r3, r7
 800cfcc:	781b      	ldrb	r3, [r3, #0]
 800cfce:	2b08      	cmp	r3, #8
 800cfd0:	d015      	beq.n	800cffe <UART_SetConfig+0x516>
 800cfd2:	dc18      	bgt.n	800d006 <UART_SetConfig+0x51e>
 800cfd4:	2b04      	cmp	r3, #4
 800cfd6:	d00d      	beq.n	800cff4 <UART_SetConfig+0x50c>
 800cfd8:	dc15      	bgt.n	800d006 <UART_SetConfig+0x51e>
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d002      	beq.n	800cfe4 <UART_SetConfig+0x4fc>
 800cfde:	2b02      	cmp	r3, #2
 800cfe0:	d005      	beq.n	800cfee <UART_SetConfig+0x506>
 800cfe2:	e010      	b.n	800d006 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cfe4:	f7fd f896 	bl	800a114 <HAL_RCC_GetPCLK1Freq>
 800cfe8:	0003      	movs	r3, r0
 800cfea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cfec:	e014      	b.n	800d018 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cfee:	4b67      	ldr	r3, [pc, #412]	@ (800d18c <UART_SetConfig+0x6a4>)
 800cff0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cff2:	e011      	b.n	800d018 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cff4:	f7fd f802 	bl	8009ffc <HAL_RCC_GetSysClockFreq>
 800cff8:	0003      	movs	r3, r0
 800cffa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800cffc:	e00c      	b.n	800d018 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cffe:	2380      	movs	r3, #128	@ 0x80
 800d000:	021b      	lsls	r3, r3, #8
 800d002:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d004:	e008      	b.n	800d018 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800d006:	2300      	movs	r3, #0
 800d008:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800d00a:	231a      	movs	r3, #26
 800d00c:	2220      	movs	r2, #32
 800d00e:	189b      	adds	r3, r3, r2
 800d010:	19db      	adds	r3, r3, r7
 800d012:	2201      	movs	r2, #1
 800d014:	701a      	strb	r2, [r3, #0]
        break;
 800d016:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d100      	bne.n	800d020 <UART_SetConfig+0x538>
 800d01e:	e09a      	b.n	800d156 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d022:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d024:	4b5a      	ldr	r3, [pc, #360]	@ (800d190 <UART_SetConfig+0x6a8>)
 800d026:	0052      	lsls	r2, r2, #1
 800d028:	5ad3      	ldrh	r3, [r2, r3]
 800d02a:	0019      	movs	r1, r3
 800d02c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d02e:	f7f3 f88f 	bl	8000150 <__udivsi3>
 800d032:	0003      	movs	r3, r0
 800d034:	005a      	lsls	r2, r3, #1
 800d036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d038:	685b      	ldr	r3, [r3, #4]
 800d03a:	085b      	lsrs	r3, r3, #1
 800d03c:	18d2      	adds	r2, r2, r3
 800d03e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d040:	685b      	ldr	r3, [r3, #4]
 800d042:	0019      	movs	r1, r3
 800d044:	0010      	movs	r0, r2
 800d046:	f7f3 f883 	bl	8000150 <__udivsi3>
 800d04a:	0003      	movs	r3, r0
 800d04c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d04e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d050:	2b0f      	cmp	r3, #15
 800d052:	d921      	bls.n	800d098 <UART_SetConfig+0x5b0>
 800d054:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d056:	2380      	movs	r3, #128	@ 0x80
 800d058:	025b      	lsls	r3, r3, #9
 800d05a:	429a      	cmp	r2, r3
 800d05c:	d21c      	bcs.n	800d098 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d05e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d060:	b29a      	uxth	r2, r3
 800d062:	200e      	movs	r0, #14
 800d064:	2420      	movs	r4, #32
 800d066:	1903      	adds	r3, r0, r4
 800d068:	19db      	adds	r3, r3, r7
 800d06a:	210f      	movs	r1, #15
 800d06c:	438a      	bics	r2, r1
 800d06e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d072:	085b      	lsrs	r3, r3, #1
 800d074:	b29b      	uxth	r3, r3
 800d076:	2207      	movs	r2, #7
 800d078:	4013      	ands	r3, r2
 800d07a:	b299      	uxth	r1, r3
 800d07c:	1903      	adds	r3, r0, r4
 800d07e:	19db      	adds	r3, r3, r7
 800d080:	1902      	adds	r2, r0, r4
 800d082:	19d2      	adds	r2, r2, r7
 800d084:	8812      	ldrh	r2, [r2, #0]
 800d086:	430a      	orrs	r2, r1
 800d088:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800d08a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	1902      	adds	r2, r0, r4
 800d090:	19d2      	adds	r2, r2, r7
 800d092:	8812      	ldrh	r2, [r2, #0]
 800d094:	60da      	str	r2, [r3, #12]
 800d096:	e05e      	b.n	800d156 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800d098:	231a      	movs	r3, #26
 800d09a:	2220      	movs	r2, #32
 800d09c:	189b      	adds	r3, r3, r2
 800d09e:	19db      	adds	r3, r3, r7
 800d0a0:	2201      	movs	r2, #1
 800d0a2:	701a      	strb	r2, [r3, #0]
 800d0a4:	e057      	b.n	800d156 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d0a6:	231b      	movs	r3, #27
 800d0a8:	2220      	movs	r2, #32
 800d0aa:	189b      	adds	r3, r3, r2
 800d0ac:	19db      	adds	r3, r3, r7
 800d0ae:	781b      	ldrb	r3, [r3, #0]
 800d0b0:	2b08      	cmp	r3, #8
 800d0b2:	d015      	beq.n	800d0e0 <UART_SetConfig+0x5f8>
 800d0b4:	dc18      	bgt.n	800d0e8 <UART_SetConfig+0x600>
 800d0b6:	2b04      	cmp	r3, #4
 800d0b8:	d00d      	beq.n	800d0d6 <UART_SetConfig+0x5ee>
 800d0ba:	dc15      	bgt.n	800d0e8 <UART_SetConfig+0x600>
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d002      	beq.n	800d0c6 <UART_SetConfig+0x5de>
 800d0c0:	2b02      	cmp	r3, #2
 800d0c2:	d005      	beq.n	800d0d0 <UART_SetConfig+0x5e8>
 800d0c4:	e010      	b.n	800d0e8 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d0c6:	f7fd f825 	bl	800a114 <HAL_RCC_GetPCLK1Freq>
 800d0ca:	0003      	movs	r3, r0
 800d0cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d0ce:	e014      	b.n	800d0fa <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d0d0:	4b2e      	ldr	r3, [pc, #184]	@ (800d18c <UART_SetConfig+0x6a4>)
 800d0d2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d0d4:	e011      	b.n	800d0fa <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d0d6:	f7fc ff91 	bl	8009ffc <HAL_RCC_GetSysClockFreq>
 800d0da:	0003      	movs	r3, r0
 800d0dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d0de:	e00c      	b.n	800d0fa <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d0e0:	2380      	movs	r3, #128	@ 0x80
 800d0e2:	021b      	lsls	r3, r3, #8
 800d0e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800d0e6:	e008      	b.n	800d0fa <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800d0ec:	231a      	movs	r3, #26
 800d0ee:	2220      	movs	r2, #32
 800d0f0:	189b      	adds	r3, r3, r2
 800d0f2:	19db      	adds	r3, r3, r7
 800d0f4:	2201      	movs	r2, #1
 800d0f6:	701a      	strb	r2, [r3, #0]
        break;
 800d0f8:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800d0fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d02a      	beq.n	800d156 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d102:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d104:	4b22      	ldr	r3, [pc, #136]	@ (800d190 <UART_SetConfig+0x6a8>)
 800d106:	0052      	lsls	r2, r2, #1
 800d108:	5ad3      	ldrh	r3, [r2, r3]
 800d10a:	0019      	movs	r1, r3
 800d10c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d10e:	f7f3 f81f 	bl	8000150 <__udivsi3>
 800d112:	0003      	movs	r3, r0
 800d114:	001a      	movs	r2, r3
 800d116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d118:	685b      	ldr	r3, [r3, #4]
 800d11a:	085b      	lsrs	r3, r3, #1
 800d11c:	18d2      	adds	r2, r2, r3
 800d11e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d120:	685b      	ldr	r3, [r3, #4]
 800d122:	0019      	movs	r1, r3
 800d124:	0010      	movs	r0, r2
 800d126:	f7f3 f813 	bl	8000150 <__udivsi3>
 800d12a:	0003      	movs	r3, r0
 800d12c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d12e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d130:	2b0f      	cmp	r3, #15
 800d132:	d90a      	bls.n	800d14a <UART_SetConfig+0x662>
 800d134:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d136:	2380      	movs	r3, #128	@ 0x80
 800d138:	025b      	lsls	r3, r3, #9
 800d13a:	429a      	cmp	r2, r3
 800d13c:	d205      	bcs.n	800d14a <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d13e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d140:	b29a      	uxth	r2, r3
 800d142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	60da      	str	r2, [r3, #12]
 800d148:	e005      	b.n	800d156 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800d14a:	231a      	movs	r3, #26
 800d14c:	2220      	movs	r2, #32
 800d14e:	189b      	adds	r3, r3, r2
 800d150:	19db      	adds	r3, r3, r7
 800d152:	2201      	movs	r2, #1
 800d154:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d158:	226a      	movs	r2, #106	@ 0x6a
 800d15a:	2101      	movs	r1, #1
 800d15c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800d15e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d160:	2268      	movs	r2, #104	@ 0x68
 800d162:	2101      	movs	r1, #1
 800d164:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d168:	2200      	movs	r2, #0
 800d16a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d16c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d16e:	2200      	movs	r2, #0
 800d170:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d172:	231a      	movs	r3, #26
 800d174:	2220      	movs	r2, #32
 800d176:	189b      	adds	r3, r3, r2
 800d178:	19db      	adds	r3, r3, r7
 800d17a:	781b      	ldrb	r3, [r3, #0]
}
 800d17c:	0018      	movs	r0, r3
 800d17e:	46bd      	mov	sp, r7
 800d180:	b010      	add	sp, #64	@ 0x40
 800d182:	bdb0      	pop	{r4, r5, r7, pc}
 800d184:	40008000 	.word	0x40008000
 800d188:	40008400 	.word	0x40008400
 800d18c:	00f42400 	.word	0x00f42400
 800d190:	08011b0c 	.word	0x08011b0c

0800d194 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d194:	b580      	push	{r7, lr}
 800d196:	b082      	sub	sp, #8
 800d198:	af00      	add	r7, sp, #0
 800d19a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1a0:	2208      	movs	r2, #8
 800d1a2:	4013      	ands	r3, r2
 800d1a4:	d00b      	beq.n	800d1be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	685b      	ldr	r3, [r3, #4]
 800d1ac:	4a4a      	ldr	r2, [pc, #296]	@ (800d2d8 <UART_AdvFeatureConfig+0x144>)
 800d1ae:	4013      	ands	r3, r2
 800d1b0:	0019      	movs	r1, r3
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	430a      	orrs	r2, r1
 800d1bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1c2:	2201      	movs	r2, #1
 800d1c4:	4013      	ands	r3, r2
 800d1c6:	d00b      	beq.n	800d1e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	685b      	ldr	r3, [r3, #4]
 800d1ce:	4a43      	ldr	r2, [pc, #268]	@ (800d2dc <UART_AdvFeatureConfig+0x148>)
 800d1d0:	4013      	ands	r3, r2
 800d1d2:	0019      	movs	r1, r3
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	430a      	orrs	r2, r1
 800d1de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d1e4:	2202      	movs	r2, #2
 800d1e6:	4013      	ands	r3, r2
 800d1e8:	d00b      	beq.n	800d202 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	685b      	ldr	r3, [r3, #4]
 800d1f0:	4a3b      	ldr	r2, [pc, #236]	@ (800d2e0 <UART_AdvFeatureConfig+0x14c>)
 800d1f2:	4013      	ands	r3, r2
 800d1f4:	0019      	movs	r1, r3
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	430a      	orrs	r2, r1
 800d200:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d206:	2204      	movs	r2, #4
 800d208:	4013      	ands	r3, r2
 800d20a:	d00b      	beq.n	800d224 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	685b      	ldr	r3, [r3, #4]
 800d212:	4a34      	ldr	r2, [pc, #208]	@ (800d2e4 <UART_AdvFeatureConfig+0x150>)
 800d214:	4013      	ands	r3, r2
 800d216:	0019      	movs	r1, r3
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	430a      	orrs	r2, r1
 800d222:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d228:	2210      	movs	r2, #16
 800d22a:	4013      	ands	r3, r2
 800d22c:	d00b      	beq.n	800d246 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	689b      	ldr	r3, [r3, #8]
 800d234:	4a2c      	ldr	r2, [pc, #176]	@ (800d2e8 <UART_AdvFeatureConfig+0x154>)
 800d236:	4013      	ands	r3, r2
 800d238:	0019      	movs	r1, r3
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	430a      	orrs	r2, r1
 800d244:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d24a:	2220      	movs	r2, #32
 800d24c:	4013      	ands	r3, r2
 800d24e:	d00b      	beq.n	800d268 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	689b      	ldr	r3, [r3, #8]
 800d256:	4a25      	ldr	r2, [pc, #148]	@ (800d2ec <UART_AdvFeatureConfig+0x158>)
 800d258:	4013      	ands	r3, r2
 800d25a:	0019      	movs	r1, r3
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	430a      	orrs	r2, r1
 800d266:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d26c:	2240      	movs	r2, #64	@ 0x40
 800d26e:	4013      	ands	r3, r2
 800d270:	d01d      	beq.n	800d2ae <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	685b      	ldr	r3, [r3, #4]
 800d278:	4a1d      	ldr	r2, [pc, #116]	@ (800d2f0 <UART_AdvFeatureConfig+0x15c>)
 800d27a:	4013      	ands	r3, r2
 800d27c:	0019      	movs	r1, r3
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	430a      	orrs	r2, r1
 800d288:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d28e:	2380      	movs	r3, #128	@ 0x80
 800d290:	035b      	lsls	r3, r3, #13
 800d292:	429a      	cmp	r2, r3
 800d294:	d10b      	bne.n	800d2ae <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	685b      	ldr	r3, [r3, #4]
 800d29c:	4a15      	ldr	r2, [pc, #84]	@ (800d2f4 <UART_AdvFeatureConfig+0x160>)
 800d29e:	4013      	ands	r3, r2
 800d2a0:	0019      	movs	r1, r3
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	430a      	orrs	r2, r1
 800d2ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2b2:	2280      	movs	r2, #128	@ 0x80
 800d2b4:	4013      	ands	r3, r2
 800d2b6:	d00b      	beq.n	800d2d0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	685b      	ldr	r3, [r3, #4]
 800d2be:	4a0e      	ldr	r2, [pc, #56]	@ (800d2f8 <UART_AdvFeatureConfig+0x164>)
 800d2c0:	4013      	ands	r3, r2
 800d2c2:	0019      	movs	r1, r3
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	430a      	orrs	r2, r1
 800d2ce:	605a      	str	r2, [r3, #4]
  }
}
 800d2d0:	46c0      	nop			@ (mov r8, r8)
 800d2d2:	46bd      	mov	sp, r7
 800d2d4:	b002      	add	sp, #8
 800d2d6:	bd80      	pop	{r7, pc}
 800d2d8:	ffff7fff 	.word	0xffff7fff
 800d2dc:	fffdffff 	.word	0xfffdffff
 800d2e0:	fffeffff 	.word	0xfffeffff
 800d2e4:	fffbffff 	.word	0xfffbffff
 800d2e8:	ffffefff 	.word	0xffffefff
 800d2ec:	ffffdfff 	.word	0xffffdfff
 800d2f0:	ffefffff 	.word	0xffefffff
 800d2f4:	ff9fffff 	.word	0xff9fffff
 800d2f8:	fff7ffff 	.word	0xfff7ffff

0800d2fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d2fc:	b580      	push	{r7, lr}
 800d2fe:	b092      	sub	sp, #72	@ 0x48
 800d300:	af02      	add	r7, sp, #8
 800d302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	2290      	movs	r2, #144	@ 0x90
 800d308:	2100      	movs	r1, #0
 800d30a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d30c:	f7fb f882 	bl	8008414 <HAL_GetTick>
 800d310:	0003      	movs	r3, r0
 800d312:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	2208      	movs	r2, #8
 800d31c:	4013      	ands	r3, r2
 800d31e:	2b08      	cmp	r3, #8
 800d320:	d12d      	bne.n	800d37e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d322:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d324:	2280      	movs	r2, #128	@ 0x80
 800d326:	0391      	lsls	r1, r2, #14
 800d328:	6878      	ldr	r0, [r7, #4]
 800d32a:	4a47      	ldr	r2, [pc, #284]	@ (800d448 <UART_CheckIdleState+0x14c>)
 800d32c:	9200      	str	r2, [sp, #0]
 800d32e:	2200      	movs	r2, #0
 800d330:	f000 f88e 	bl	800d450 <UART_WaitOnFlagUntilTimeout>
 800d334:	1e03      	subs	r3, r0, #0
 800d336:	d022      	beq.n	800d37e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d338:	f3ef 8310 	mrs	r3, PRIMASK
 800d33c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800d33e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d340:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d342:	2301      	movs	r3, #1
 800d344:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d348:	f383 8810 	msr	PRIMASK, r3
}
 800d34c:	46c0      	nop			@ (mov r8, r8)
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	681a      	ldr	r2, [r3, #0]
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	2180      	movs	r1, #128	@ 0x80
 800d35a:	438a      	bics	r2, r1
 800d35c:	601a      	str	r2, [r3, #0]
 800d35e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d360:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d364:	f383 8810 	msr	PRIMASK, r3
}
 800d368:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	2288      	movs	r2, #136	@ 0x88
 800d36e:	2120      	movs	r1, #32
 800d370:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	2284      	movs	r2, #132	@ 0x84
 800d376:	2100      	movs	r1, #0
 800d378:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d37a:	2303      	movs	r3, #3
 800d37c:	e060      	b.n	800d440 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	2204      	movs	r2, #4
 800d386:	4013      	ands	r3, r2
 800d388:	2b04      	cmp	r3, #4
 800d38a:	d146      	bne.n	800d41a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d38c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d38e:	2280      	movs	r2, #128	@ 0x80
 800d390:	03d1      	lsls	r1, r2, #15
 800d392:	6878      	ldr	r0, [r7, #4]
 800d394:	4a2c      	ldr	r2, [pc, #176]	@ (800d448 <UART_CheckIdleState+0x14c>)
 800d396:	9200      	str	r2, [sp, #0]
 800d398:	2200      	movs	r2, #0
 800d39a:	f000 f859 	bl	800d450 <UART_WaitOnFlagUntilTimeout>
 800d39e:	1e03      	subs	r3, r0, #0
 800d3a0:	d03b      	beq.n	800d41a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d3a2:	f3ef 8310 	mrs	r3, PRIMASK
 800d3a6:	60fb      	str	r3, [r7, #12]
  return(result);
 800d3a8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d3aa:	637b      	str	r3, [r7, #52]	@ 0x34
 800d3ac:	2301      	movs	r3, #1
 800d3ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d3b0:	693b      	ldr	r3, [r7, #16]
 800d3b2:	f383 8810 	msr	PRIMASK, r3
}
 800d3b6:	46c0      	nop			@ (mov r8, r8)
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	681a      	ldr	r2, [r3, #0]
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	4922      	ldr	r1, [pc, #136]	@ (800d44c <UART_CheckIdleState+0x150>)
 800d3c4:	400a      	ands	r2, r1
 800d3c6:	601a      	str	r2, [r3, #0]
 800d3c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d3cc:	697b      	ldr	r3, [r7, #20]
 800d3ce:	f383 8810 	msr	PRIMASK, r3
}
 800d3d2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d3d4:	f3ef 8310 	mrs	r3, PRIMASK
 800d3d8:	61bb      	str	r3, [r7, #24]
  return(result);
 800d3da:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d3dc:	633b      	str	r3, [r7, #48]	@ 0x30
 800d3de:	2301      	movs	r3, #1
 800d3e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d3e2:	69fb      	ldr	r3, [r7, #28]
 800d3e4:	f383 8810 	msr	PRIMASK, r3
}
 800d3e8:	46c0      	nop			@ (mov r8, r8)
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	689a      	ldr	r2, [r3, #8]
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	2101      	movs	r1, #1
 800d3f6:	438a      	bics	r2, r1
 800d3f8:	609a      	str	r2, [r3, #8]
 800d3fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3fc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d3fe:	6a3b      	ldr	r3, [r7, #32]
 800d400:	f383 8810 	msr	PRIMASK, r3
}
 800d404:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	228c      	movs	r2, #140	@ 0x8c
 800d40a:	2120      	movs	r1, #32
 800d40c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	2284      	movs	r2, #132	@ 0x84
 800d412:	2100      	movs	r1, #0
 800d414:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d416:	2303      	movs	r3, #3
 800d418:	e012      	b.n	800d440 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	2288      	movs	r2, #136	@ 0x88
 800d41e:	2120      	movs	r1, #32
 800d420:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	228c      	movs	r2, #140	@ 0x8c
 800d426:	2120      	movs	r1, #32
 800d428:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	2200      	movs	r2, #0
 800d42e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	2200      	movs	r2, #0
 800d434:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	2284      	movs	r2, #132	@ 0x84
 800d43a:	2100      	movs	r1, #0
 800d43c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d43e:	2300      	movs	r3, #0
}
 800d440:	0018      	movs	r0, r3
 800d442:	46bd      	mov	sp, r7
 800d444:	b010      	add	sp, #64	@ 0x40
 800d446:	bd80      	pop	{r7, pc}
 800d448:	01ffffff 	.word	0x01ffffff
 800d44c:	fffffedf 	.word	0xfffffedf

0800d450 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d450:	b580      	push	{r7, lr}
 800d452:	b084      	sub	sp, #16
 800d454:	af00      	add	r7, sp, #0
 800d456:	60f8      	str	r0, [r7, #12]
 800d458:	60b9      	str	r1, [r7, #8]
 800d45a:	603b      	str	r3, [r7, #0]
 800d45c:	1dfb      	adds	r3, r7, #7
 800d45e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d460:	e051      	b.n	800d506 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d462:	69bb      	ldr	r3, [r7, #24]
 800d464:	3301      	adds	r3, #1
 800d466:	d04e      	beq.n	800d506 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d468:	f7fa ffd4 	bl	8008414 <HAL_GetTick>
 800d46c:	0002      	movs	r2, r0
 800d46e:	683b      	ldr	r3, [r7, #0]
 800d470:	1ad3      	subs	r3, r2, r3
 800d472:	69ba      	ldr	r2, [r7, #24]
 800d474:	429a      	cmp	r2, r3
 800d476:	d302      	bcc.n	800d47e <UART_WaitOnFlagUntilTimeout+0x2e>
 800d478:	69bb      	ldr	r3, [r7, #24]
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d101      	bne.n	800d482 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800d47e:	2303      	movs	r3, #3
 800d480:	e051      	b.n	800d526 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	2204      	movs	r2, #4
 800d48a:	4013      	ands	r3, r2
 800d48c:	d03b      	beq.n	800d506 <UART_WaitOnFlagUntilTimeout+0xb6>
 800d48e:	68bb      	ldr	r3, [r7, #8]
 800d490:	2b80      	cmp	r3, #128	@ 0x80
 800d492:	d038      	beq.n	800d506 <UART_WaitOnFlagUntilTimeout+0xb6>
 800d494:	68bb      	ldr	r3, [r7, #8]
 800d496:	2b40      	cmp	r3, #64	@ 0x40
 800d498:	d035      	beq.n	800d506 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	69db      	ldr	r3, [r3, #28]
 800d4a0:	2208      	movs	r2, #8
 800d4a2:	4013      	ands	r3, r2
 800d4a4:	2b08      	cmp	r3, #8
 800d4a6:	d111      	bne.n	800d4cc <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	2208      	movs	r2, #8
 800d4ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	0018      	movs	r0, r3
 800d4b4:	f000 f83c 	bl	800d530 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	2290      	movs	r2, #144	@ 0x90
 800d4bc:	2108      	movs	r1, #8
 800d4be:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	2284      	movs	r2, #132	@ 0x84
 800d4c4:	2100      	movs	r1, #0
 800d4c6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800d4c8:	2301      	movs	r3, #1
 800d4ca:	e02c      	b.n	800d526 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	69da      	ldr	r2, [r3, #28]
 800d4d2:	2380      	movs	r3, #128	@ 0x80
 800d4d4:	011b      	lsls	r3, r3, #4
 800d4d6:	401a      	ands	r2, r3
 800d4d8:	2380      	movs	r3, #128	@ 0x80
 800d4da:	011b      	lsls	r3, r3, #4
 800d4dc:	429a      	cmp	r2, r3
 800d4de:	d112      	bne.n	800d506 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	2280      	movs	r2, #128	@ 0x80
 800d4e6:	0112      	lsls	r2, r2, #4
 800d4e8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	0018      	movs	r0, r3
 800d4ee:	f000 f81f 	bl	800d530 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	2290      	movs	r2, #144	@ 0x90
 800d4f6:	2120      	movs	r1, #32
 800d4f8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	2284      	movs	r2, #132	@ 0x84
 800d4fe:	2100      	movs	r1, #0
 800d500:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800d502:	2303      	movs	r3, #3
 800d504:	e00f      	b.n	800d526 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	69db      	ldr	r3, [r3, #28]
 800d50c:	68ba      	ldr	r2, [r7, #8]
 800d50e:	4013      	ands	r3, r2
 800d510:	68ba      	ldr	r2, [r7, #8]
 800d512:	1ad3      	subs	r3, r2, r3
 800d514:	425a      	negs	r2, r3
 800d516:	4153      	adcs	r3, r2
 800d518:	b2db      	uxtb	r3, r3
 800d51a:	001a      	movs	r2, r3
 800d51c:	1dfb      	adds	r3, r7, #7
 800d51e:	781b      	ldrb	r3, [r3, #0]
 800d520:	429a      	cmp	r2, r3
 800d522:	d09e      	beq.n	800d462 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d524:	2300      	movs	r3, #0
}
 800d526:	0018      	movs	r0, r3
 800d528:	46bd      	mov	sp, r7
 800d52a:	b004      	add	sp, #16
 800d52c:	bd80      	pop	{r7, pc}
	...

0800d530 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d530:	b580      	push	{r7, lr}
 800d532:	b08e      	sub	sp, #56	@ 0x38
 800d534:	af00      	add	r7, sp, #0
 800d536:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d538:	f3ef 8310 	mrs	r3, PRIMASK
 800d53c:	617b      	str	r3, [r7, #20]
  return(result);
 800d53e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d540:	637b      	str	r3, [r7, #52]	@ 0x34
 800d542:	2301      	movs	r3, #1
 800d544:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d546:	69bb      	ldr	r3, [r7, #24]
 800d548:	f383 8810 	msr	PRIMASK, r3
}
 800d54c:	46c0      	nop			@ (mov r8, r8)
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	681a      	ldr	r2, [r3, #0]
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	4926      	ldr	r1, [pc, #152]	@ (800d5f4 <UART_EndRxTransfer+0xc4>)
 800d55a:	400a      	ands	r2, r1
 800d55c:	601a      	str	r2, [r3, #0]
 800d55e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d560:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d562:	69fb      	ldr	r3, [r7, #28]
 800d564:	f383 8810 	msr	PRIMASK, r3
}
 800d568:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d56a:	f3ef 8310 	mrs	r3, PRIMASK
 800d56e:	623b      	str	r3, [r7, #32]
  return(result);
 800d570:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d572:	633b      	str	r3, [r7, #48]	@ 0x30
 800d574:	2301      	movs	r3, #1
 800d576:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d57a:	f383 8810 	msr	PRIMASK, r3
}
 800d57e:	46c0      	nop			@ (mov r8, r8)
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	689a      	ldr	r2, [r3, #8]
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	491b      	ldr	r1, [pc, #108]	@ (800d5f8 <UART_EndRxTransfer+0xc8>)
 800d58c:	400a      	ands	r2, r1
 800d58e:	609a      	str	r2, [r3, #8]
 800d590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d592:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d596:	f383 8810 	msr	PRIMASK, r3
}
 800d59a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d5a0:	2b01      	cmp	r3, #1
 800d5a2:	d118      	bne.n	800d5d6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d5a4:	f3ef 8310 	mrs	r3, PRIMASK
 800d5a8:	60bb      	str	r3, [r7, #8]
  return(result);
 800d5aa:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d5ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d5ae:	2301      	movs	r3, #1
 800d5b0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	f383 8810 	msr	PRIMASK, r3
}
 800d5b8:	46c0      	nop			@ (mov r8, r8)
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	681a      	ldr	r2, [r3, #0]
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	2110      	movs	r1, #16
 800d5c6:	438a      	bics	r2, r1
 800d5c8:	601a      	str	r2, [r3, #0]
 800d5ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5cc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d5ce:	693b      	ldr	r3, [r7, #16]
 800d5d0:	f383 8810 	msr	PRIMASK, r3
}
 800d5d4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	228c      	movs	r2, #140	@ 0x8c
 800d5da:	2120      	movs	r1, #32
 800d5dc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d5ea:	46c0      	nop			@ (mov r8, r8)
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	b00e      	add	sp, #56	@ 0x38
 800d5f0:	bd80      	pop	{r7, pc}
 800d5f2:	46c0      	nop			@ (mov r8, r8)
 800d5f4:	fffffedf 	.word	0xfffffedf
 800d5f8:	effffffe 	.word	0xeffffffe

0800d5fc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b084      	sub	sp, #16
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	2284      	movs	r2, #132	@ 0x84
 800d608:	5c9b      	ldrb	r3, [r3, r2]
 800d60a:	2b01      	cmp	r3, #1
 800d60c:	d101      	bne.n	800d612 <HAL_UARTEx_DisableFifoMode+0x16>
 800d60e:	2302      	movs	r3, #2
 800d610:	e027      	b.n	800d662 <HAL_UARTEx_DisableFifoMode+0x66>
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	2284      	movs	r2, #132	@ 0x84
 800d616:	2101      	movs	r1, #1
 800d618:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	2288      	movs	r2, #136	@ 0x88
 800d61e:	2124      	movs	r1, #36	@ 0x24
 800d620:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	681a      	ldr	r2, [r3, #0]
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	2101      	movs	r1, #1
 800d636:	438a      	bics	r2, r1
 800d638:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	4a0b      	ldr	r2, [pc, #44]	@ (800d66c <HAL_UARTEx_DisableFifoMode+0x70>)
 800d63e:	4013      	ands	r3, r2
 800d640:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	2200      	movs	r2, #0
 800d646:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	68fa      	ldr	r2, [r7, #12]
 800d64e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	2288      	movs	r2, #136	@ 0x88
 800d654:	2120      	movs	r1, #32
 800d656:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	2284      	movs	r2, #132	@ 0x84
 800d65c:	2100      	movs	r1, #0
 800d65e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d660:	2300      	movs	r3, #0
}
 800d662:	0018      	movs	r0, r3
 800d664:	46bd      	mov	sp, r7
 800d666:	b004      	add	sp, #16
 800d668:	bd80      	pop	{r7, pc}
 800d66a:	46c0      	nop			@ (mov r8, r8)
 800d66c:	dfffffff 	.word	0xdfffffff

0800d670 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d670:	b580      	push	{r7, lr}
 800d672:	b084      	sub	sp, #16
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
 800d678:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	2284      	movs	r2, #132	@ 0x84
 800d67e:	5c9b      	ldrb	r3, [r3, r2]
 800d680:	2b01      	cmp	r3, #1
 800d682:	d101      	bne.n	800d688 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d684:	2302      	movs	r3, #2
 800d686:	e02e      	b.n	800d6e6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	2284      	movs	r2, #132	@ 0x84
 800d68c:	2101      	movs	r1, #1
 800d68e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	2288      	movs	r2, #136	@ 0x88
 800d694:	2124      	movs	r1, #36	@ 0x24
 800d696:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	681a      	ldr	r2, [r3, #0]
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	2101      	movs	r1, #1
 800d6ac:	438a      	bics	r2, r1
 800d6ae:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	689b      	ldr	r3, [r3, #8]
 800d6b6:	00db      	lsls	r3, r3, #3
 800d6b8:	08d9      	lsrs	r1, r3, #3
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	683a      	ldr	r2, [r7, #0]
 800d6c0:	430a      	orrs	r2, r1
 800d6c2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	0018      	movs	r0, r3
 800d6c8:	f000 f854 	bl	800d774 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	68fa      	ldr	r2, [r7, #12]
 800d6d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	2288      	movs	r2, #136	@ 0x88
 800d6d8:	2120      	movs	r1, #32
 800d6da:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	2284      	movs	r2, #132	@ 0x84
 800d6e0:	2100      	movs	r1, #0
 800d6e2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d6e4:	2300      	movs	r3, #0
}
 800d6e6:	0018      	movs	r0, r3
 800d6e8:	46bd      	mov	sp, r7
 800d6ea:	b004      	add	sp, #16
 800d6ec:	bd80      	pop	{r7, pc}
	...

0800d6f0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d6f0:	b580      	push	{r7, lr}
 800d6f2:	b084      	sub	sp, #16
 800d6f4:	af00      	add	r7, sp, #0
 800d6f6:	6078      	str	r0, [r7, #4]
 800d6f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	2284      	movs	r2, #132	@ 0x84
 800d6fe:	5c9b      	ldrb	r3, [r3, r2]
 800d700:	2b01      	cmp	r3, #1
 800d702:	d101      	bne.n	800d708 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d704:	2302      	movs	r3, #2
 800d706:	e02f      	b.n	800d768 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	2284      	movs	r2, #132	@ 0x84
 800d70c:	2101      	movs	r1, #1
 800d70e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	2288      	movs	r2, #136	@ 0x88
 800d714:	2124      	movs	r1, #36	@ 0x24
 800d716:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	681a      	ldr	r2, [r3, #0]
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	2101      	movs	r1, #1
 800d72c:	438a      	bics	r2, r1
 800d72e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	689b      	ldr	r3, [r3, #8]
 800d736:	4a0e      	ldr	r2, [pc, #56]	@ (800d770 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800d738:	4013      	ands	r3, r2
 800d73a:	0019      	movs	r1, r3
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	681b      	ldr	r3, [r3, #0]
 800d740:	683a      	ldr	r2, [r7, #0]
 800d742:	430a      	orrs	r2, r1
 800d744:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	0018      	movs	r0, r3
 800d74a:	f000 f813 	bl	800d774 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	68fa      	ldr	r2, [r7, #12]
 800d754:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	2288      	movs	r2, #136	@ 0x88
 800d75a:	2120      	movs	r1, #32
 800d75c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	2284      	movs	r2, #132	@ 0x84
 800d762:	2100      	movs	r1, #0
 800d764:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d766:	2300      	movs	r3, #0
}
 800d768:	0018      	movs	r0, r3
 800d76a:	46bd      	mov	sp, r7
 800d76c:	b004      	add	sp, #16
 800d76e:	bd80      	pop	{r7, pc}
 800d770:	f1ffffff 	.word	0xf1ffffff

0800d774 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d774:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d776:	b085      	sub	sp, #20
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d780:	2b00      	cmp	r3, #0
 800d782:	d108      	bne.n	800d796 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	226a      	movs	r2, #106	@ 0x6a
 800d788:	2101      	movs	r1, #1
 800d78a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	2268      	movs	r2, #104	@ 0x68
 800d790:	2101      	movs	r1, #1
 800d792:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d794:	e043      	b.n	800d81e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d796:	260f      	movs	r6, #15
 800d798:	19bb      	adds	r3, r7, r6
 800d79a:	2208      	movs	r2, #8
 800d79c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d79e:	200e      	movs	r0, #14
 800d7a0:	183b      	adds	r3, r7, r0
 800d7a2:	2208      	movs	r2, #8
 800d7a4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	689b      	ldr	r3, [r3, #8]
 800d7ac:	0e5b      	lsrs	r3, r3, #25
 800d7ae:	b2da      	uxtb	r2, r3
 800d7b0:	240d      	movs	r4, #13
 800d7b2:	193b      	adds	r3, r7, r4
 800d7b4:	2107      	movs	r1, #7
 800d7b6:	400a      	ands	r2, r1
 800d7b8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	689b      	ldr	r3, [r3, #8]
 800d7c0:	0f5b      	lsrs	r3, r3, #29
 800d7c2:	b2da      	uxtb	r2, r3
 800d7c4:	250c      	movs	r5, #12
 800d7c6:	197b      	adds	r3, r7, r5
 800d7c8:	2107      	movs	r1, #7
 800d7ca:	400a      	ands	r2, r1
 800d7cc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d7ce:	183b      	adds	r3, r7, r0
 800d7d0:	781b      	ldrb	r3, [r3, #0]
 800d7d2:	197a      	adds	r2, r7, r5
 800d7d4:	7812      	ldrb	r2, [r2, #0]
 800d7d6:	4914      	ldr	r1, [pc, #80]	@ (800d828 <UARTEx_SetNbDataToProcess+0xb4>)
 800d7d8:	5c8a      	ldrb	r2, [r1, r2]
 800d7da:	435a      	muls	r2, r3
 800d7dc:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800d7de:	197b      	adds	r3, r7, r5
 800d7e0:	781b      	ldrb	r3, [r3, #0]
 800d7e2:	4a12      	ldr	r2, [pc, #72]	@ (800d82c <UARTEx_SetNbDataToProcess+0xb8>)
 800d7e4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d7e6:	0019      	movs	r1, r3
 800d7e8:	f7f2 fd3c 	bl	8000264 <__divsi3>
 800d7ec:	0003      	movs	r3, r0
 800d7ee:	b299      	uxth	r1, r3
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	226a      	movs	r2, #106	@ 0x6a
 800d7f4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d7f6:	19bb      	adds	r3, r7, r6
 800d7f8:	781b      	ldrb	r3, [r3, #0]
 800d7fa:	193a      	adds	r2, r7, r4
 800d7fc:	7812      	ldrb	r2, [r2, #0]
 800d7fe:	490a      	ldr	r1, [pc, #40]	@ (800d828 <UARTEx_SetNbDataToProcess+0xb4>)
 800d800:	5c8a      	ldrb	r2, [r1, r2]
 800d802:	435a      	muls	r2, r3
 800d804:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800d806:	193b      	adds	r3, r7, r4
 800d808:	781b      	ldrb	r3, [r3, #0]
 800d80a:	4a08      	ldr	r2, [pc, #32]	@ (800d82c <UARTEx_SetNbDataToProcess+0xb8>)
 800d80c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d80e:	0019      	movs	r1, r3
 800d810:	f7f2 fd28 	bl	8000264 <__divsi3>
 800d814:	0003      	movs	r3, r0
 800d816:	b299      	uxth	r1, r3
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	2268      	movs	r2, #104	@ 0x68
 800d81c:	5299      	strh	r1, [r3, r2]
}
 800d81e:	46c0      	nop			@ (mov r8, r8)
 800d820:	46bd      	mov	sp, r7
 800d822:	b005      	add	sp, #20
 800d824:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d826:	46c0      	nop			@ (mov r8, r8)
 800d828:	08011b24 	.word	0x08011b24
 800d82c:	08011b2c 	.word	0x08011b2c

0800d830 <sulp>:
 800d830:	b570      	push	{r4, r5, r6, lr}
 800d832:	0016      	movs	r6, r2
 800d834:	000d      	movs	r5, r1
 800d836:	f002 f92b 	bl	800fa90 <__ulp>
 800d83a:	2e00      	cmp	r6, #0
 800d83c:	d00d      	beq.n	800d85a <sulp+0x2a>
 800d83e:	236b      	movs	r3, #107	@ 0x6b
 800d840:	006a      	lsls	r2, r5, #1
 800d842:	0d52      	lsrs	r2, r2, #21
 800d844:	1a9b      	subs	r3, r3, r2
 800d846:	2b00      	cmp	r3, #0
 800d848:	dd07      	ble.n	800d85a <sulp+0x2a>
 800d84a:	2400      	movs	r4, #0
 800d84c:	4a03      	ldr	r2, [pc, #12]	@ (800d85c <sulp+0x2c>)
 800d84e:	051b      	lsls	r3, r3, #20
 800d850:	189d      	adds	r5, r3, r2
 800d852:	002b      	movs	r3, r5
 800d854:	0022      	movs	r2, r4
 800d856:	f7f5 f83d 	bl	80028d4 <__aeabi_dmul>
 800d85a:	bd70      	pop	{r4, r5, r6, pc}
 800d85c:	3ff00000 	.word	0x3ff00000

0800d860 <_strtod_l>:
 800d860:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d862:	b0a3      	sub	sp, #140	@ 0x8c
 800d864:	921b      	str	r2, [sp, #108]	@ 0x6c
 800d866:	2200      	movs	r2, #0
 800d868:	2600      	movs	r6, #0
 800d86a:	2700      	movs	r7, #0
 800d86c:	9005      	str	r0, [sp, #20]
 800d86e:	9109      	str	r1, [sp, #36]	@ 0x24
 800d870:	921e      	str	r2, [sp, #120]	@ 0x78
 800d872:	911d      	str	r1, [sp, #116]	@ 0x74
 800d874:	780a      	ldrb	r2, [r1, #0]
 800d876:	2a2b      	cmp	r2, #43	@ 0x2b
 800d878:	d053      	beq.n	800d922 <_strtod_l+0xc2>
 800d87a:	d83f      	bhi.n	800d8fc <_strtod_l+0x9c>
 800d87c:	2a0d      	cmp	r2, #13
 800d87e:	d839      	bhi.n	800d8f4 <_strtod_l+0x94>
 800d880:	2a08      	cmp	r2, #8
 800d882:	d839      	bhi.n	800d8f8 <_strtod_l+0x98>
 800d884:	2a00      	cmp	r2, #0
 800d886:	d042      	beq.n	800d90e <_strtod_l+0xae>
 800d888:	2200      	movs	r2, #0
 800d88a:	9212      	str	r2, [sp, #72]	@ 0x48
 800d88c:	2100      	movs	r1, #0
 800d88e:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 800d890:	910c      	str	r1, [sp, #48]	@ 0x30
 800d892:	782a      	ldrb	r2, [r5, #0]
 800d894:	2a30      	cmp	r2, #48	@ 0x30
 800d896:	d000      	beq.n	800d89a <_strtod_l+0x3a>
 800d898:	e083      	b.n	800d9a2 <_strtod_l+0x142>
 800d89a:	786a      	ldrb	r2, [r5, #1]
 800d89c:	3120      	adds	r1, #32
 800d89e:	438a      	bics	r2, r1
 800d8a0:	2a58      	cmp	r2, #88	@ 0x58
 800d8a2:	d000      	beq.n	800d8a6 <_strtod_l+0x46>
 800d8a4:	e073      	b.n	800d98e <_strtod_l+0x12e>
 800d8a6:	9302      	str	r3, [sp, #8]
 800d8a8:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d8aa:	4a9b      	ldr	r2, [pc, #620]	@ (800db18 <_strtod_l+0x2b8>)
 800d8ac:	9301      	str	r3, [sp, #4]
 800d8ae:	ab1e      	add	r3, sp, #120	@ 0x78
 800d8b0:	9300      	str	r3, [sp, #0]
 800d8b2:	9805      	ldr	r0, [sp, #20]
 800d8b4:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d8b6:	a91d      	add	r1, sp, #116	@ 0x74
 800d8b8:	f001 f9ac 	bl	800ec14 <__gethex>
 800d8bc:	230f      	movs	r3, #15
 800d8be:	0002      	movs	r2, r0
 800d8c0:	401a      	ands	r2, r3
 800d8c2:	0004      	movs	r4, r0
 800d8c4:	9206      	str	r2, [sp, #24]
 800d8c6:	4218      	tst	r0, r3
 800d8c8:	d005      	beq.n	800d8d6 <_strtod_l+0x76>
 800d8ca:	2a06      	cmp	r2, #6
 800d8cc:	d12b      	bne.n	800d926 <_strtod_l+0xc6>
 800d8ce:	2300      	movs	r3, #0
 800d8d0:	3501      	adds	r5, #1
 800d8d2:	951d      	str	r5, [sp, #116]	@ 0x74
 800d8d4:	9312      	str	r3, [sp, #72]	@ 0x48
 800d8d6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d002      	beq.n	800d8e2 <_strtod_l+0x82>
 800d8dc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d8de:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d8e0:	6013      	str	r3, [r2, #0]
 800d8e2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d019      	beq.n	800d91c <_strtod_l+0xbc>
 800d8e8:	2380      	movs	r3, #128	@ 0x80
 800d8ea:	0030      	movs	r0, r6
 800d8ec:	061b      	lsls	r3, r3, #24
 800d8ee:	18f9      	adds	r1, r7, r3
 800d8f0:	b023      	add	sp, #140	@ 0x8c
 800d8f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d8f4:	2a20      	cmp	r2, #32
 800d8f6:	d1c7      	bne.n	800d888 <_strtod_l+0x28>
 800d8f8:	3101      	adds	r1, #1
 800d8fa:	e7ba      	b.n	800d872 <_strtod_l+0x12>
 800d8fc:	2a2d      	cmp	r2, #45	@ 0x2d
 800d8fe:	d1c3      	bne.n	800d888 <_strtod_l+0x28>
 800d900:	3a2c      	subs	r2, #44	@ 0x2c
 800d902:	9212      	str	r2, [sp, #72]	@ 0x48
 800d904:	1c4a      	adds	r2, r1, #1
 800d906:	921d      	str	r2, [sp, #116]	@ 0x74
 800d908:	784a      	ldrb	r2, [r1, #1]
 800d90a:	2a00      	cmp	r2, #0
 800d90c:	d1be      	bne.n	800d88c <_strtod_l+0x2c>
 800d90e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d910:	931d      	str	r3, [sp, #116]	@ 0x74
 800d912:	2300      	movs	r3, #0
 800d914:	9312      	str	r3, [sp, #72]	@ 0x48
 800d916:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d1df      	bne.n	800d8dc <_strtod_l+0x7c>
 800d91c:	0030      	movs	r0, r6
 800d91e:	0039      	movs	r1, r7
 800d920:	e7e6      	b.n	800d8f0 <_strtod_l+0x90>
 800d922:	2200      	movs	r2, #0
 800d924:	e7ed      	b.n	800d902 <_strtod_l+0xa2>
 800d926:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800d928:	2a00      	cmp	r2, #0
 800d92a:	d007      	beq.n	800d93c <_strtod_l+0xdc>
 800d92c:	2135      	movs	r1, #53	@ 0x35
 800d92e:	a820      	add	r0, sp, #128	@ 0x80
 800d930:	f002 f9a4 	bl	800fc7c <__copybits>
 800d934:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800d936:	9805      	ldr	r0, [sp, #20]
 800d938:	f001 fd66 	bl	800f408 <_Bfree>
 800d93c:	9806      	ldr	r0, [sp, #24]
 800d93e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800d940:	3801      	subs	r0, #1
 800d942:	2804      	cmp	r0, #4
 800d944:	d806      	bhi.n	800d954 <_strtod_l+0xf4>
 800d946:	f7f2 fbef 	bl	8000128 <__gnu_thumb1_case_uqi>
 800d94a:	0312      	.short	0x0312
 800d94c:	1e1c      	.short	0x1e1c
 800d94e:	12          	.byte	0x12
 800d94f:	00          	.byte	0x00
 800d950:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d952:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 800d954:	05e4      	lsls	r4, r4, #23
 800d956:	d502      	bpl.n	800d95e <_strtod_l+0xfe>
 800d958:	2380      	movs	r3, #128	@ 0x80
 800d95a:	061b      	lsls	r3, r3, #24
 800d95c:	431f      	orrs	r7, r3
 800d95e:	4b6f      	ldr	r3, [pc, #444]	@ (800db1c <_strtod_l+0x2bc>)
 800d960:	423b      	tst	r3, r7
 800d962:	d1b8      	bne.n	800d8d6 <_strtod_l+0x76>
 800d964:	f001 f868 	bl	800ea38 <__errno>
 800d968:	2322      	movs	r3, #34	@ 0x22
 800d96a:	6003      	str	r3, [r0, #0]
 800d96c:	e7b3      	b.n	800d8d6 <_strtod_l+0x76>
 800d96e:	496c      	ldr	r1, [pc, #432]	@ (800db20 <_strtod_l+0x2c0>)
 800d970:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d972:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d974:	400a      	ands	r2, r1
 800d976:	496b      	ldr	r1, [pc, #428]	@ (800db24 <_strtod_l+0x2c4>)
 800d978:	185b      	adds	r3, r3, r1
 800d97a:	051b      	lsls	r3, r3, #20
 800d97c:	431a      	orrs	r2, r3
 800d97e:	0017      	movs	r7, r2
 800d980:	e7e8      	b.n	800d954 <_strtod_l+0xf4>
 800d982:	4f66      	ldr	r7, [pc, #408]	@ (800db1c <_strtod_l+0x2bc>)
 800d984:	e7e6      	b.n	800d954 <_strtod_l+0xf4>
 800d986:	2601      	movs	r6, #1
 800d988:	4f67      	ldr	r7, [pc, #412]	@ (800db28 <_strtod_l+0x2c8>)
 800d98a:	4276      	negs	r6, r6
 800d98c:	e7e2      	b.n	800d954 <_strtod_l+0xf4>
 800d98e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d990:	1c5a      	adds	r2, r3, #1
 800d992:	921d      	str	r2, [sp, #116]	@ 0x74
 800d994:	785b      	ldrb	r3, [r3, #1]
 800d996:	2b30      	cmp	r3, #48	@ 0x30
 800d998:	d0f9      	beq.n	800d98e <_strtod_l+0x12e>
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d09b      	beq.n	800d8d6 <_strtod_l+0x76>
 800d99e:	2301      	movs	r3, #1
 800d9a0:	930c      	str	r3, [sp, #48]	@ 0x30
 800d9a2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d9a4:	220a      	movs	r2, #10
 800d9a6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	9310      	str	r3, [sp, #64]	@ 0x40
 800d9ac:	930d      	str	r3, [sp, #52]	@ 0x34
 800d9ae:	9308      	str	r3, [sp, #32]
 800d9b0:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800d9b2:	7804      	ldrb	r4, [r0, #0]
 800d9b4:	0023      	movs	r3, r4
 800d9b6:	3b30      	subs	r3, #48	@ 0x30
 800d9b8:	b2d9      	uxtb	r1, r3
 800d9ba:	2909      	cmp	r1, #9
 800d9bc:	d927      	bls.n	800da0e <_strtod_l+0x1ae>
 800d9be:	2201      	movs	r2, #1
 800d9c0:	495a      	ldr	r1, [pc, #360]	@ (800db2c <_strtod_l+0x2cc>)
 800d9c2:	f000 ffd9 	bl	800e978 <strncmp>
 800d9c6:	2800      	cmp	r0, #0
 800d9c8:	d033      	beq.n	800da32 <_strtod_l+0x1d2>
 800d9ca:	2000      	movs	r0, #0
 800d9cc:	0023      	movs	r3, r4
 800d9ce:	4684      	mov	ip, r0
 800d9d0:	9a08      	ldr	r2, [sp, #32]
 800d9d2:	900e      	str	r0, [sp, #56]	@ 0x38
 800d9d4:	9206      	str	r2, [sp, #24]
 800d9d6:	2220      	movs	r2, #32
 800d9d8:	0019      	movs	r1, r3
 800d9da:	4391      	bics	r1, r2
 800d9dc:	000a      	movs	r2, r1
 800d9de:	2100      	movs	r1, #0
 800d9e0:	9107      	str	r1, [sp, #28]
 800d9e2:	2a45      	cmp	r2, #69	@ 0x45
 800d9e4:	d000      	beq.n	800d9e8 <_strtod_l+0x188>
 800d9e6:	e0cb      	b.n	800db80 <_strtod_l+0x320>
 800d9e8:	9b06      	ldr	r3, [sp, #24]
 800d9ea:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d9ec:	4303      	orrs	r3, r0
 800d9ee:	4313      	orrs	r3, r2
 800d9f0:	428b      	cmp	r3, r1
 800d9f2:	d08c      	beq.n	800d90e <_strtod_l+0xae>
 800d9f4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d9f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9f8:	3301      	adds	r3, #1
 800d9fa:	931d      	str	r3, [sp, #116]	@ 0x74
 800d9fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9fe:	785b      	ldrb	r3, [r3, #1]
 800da00:	2b2b      	cmp	r3, #43	@ 0x2b
 800da02:	d07b      	beq.n	800dafc <_strtod_l+0x29c>
 800da04:	000c      	movs	r4, r1
 800da06:	2b2d      	cmp	r3, #45	@ 0x2d
 800da08:	d17e      	bne.n	800db08 <_strtod_l+0x2a8>
 800da0a:	2401      	movs	r4, #1
 800da0c:	e077      	b.n	800dafe <_strtod_l+0x29e>
 800da0e:	9908      	ldr	r1, [sp, #32]
 800da10:	2908      	cmp	r1, #8
 800da12:	dc09      	bgt.n	800da28 <_strtod_l+0x1c8>
 800da14:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800da16:	4351      	muls	r1, r2
 800da18:	185b      	adds	r3, r3, r1
 800da1a:	930d      	str	r3, [sp, #52]	@ 0x34
 800da1c:	9b08      	ldr	r3, [sp, #32]
 800da1e:	3001      	adds	r0, #1
 800da20:	3301      	adds	r3, #1
 800da22:	9308      	str	r3, [sp, #32]
 800da24:	901d      	str	r0, [sp, #116]	@ 0x74
 800da26:	e7c3      	b.n	800d9b0 <_strtod_l+0x150>
 800da28:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800da2a:	4355      	muls	r5, r2
 800da2c:	195b      	adds	r3, r3, r5
 800da2e:	9310      	str	r3, [sp, #64]	@ 0x40
 800da30:	e7f4      	b.n	800da1c <_strtod_l+0x1bc>
 800da32:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800da34:	1c5a      	adds	r2, r3, #1
 800da36:	921d      	str	r2, [sp, #116]	@ 0x74
 800da38:	9a08      	ldr	r2, [sp, #32]
 800da3a:	785b      	ldrb	r3, [r3, #1]
 800da3c:	2a00      	cmp	r2, #0
 800da3e:	d03e      	beq.n	800dabe <_strtod_l+0x25e>
 800da40:	900e      	str	r0, [sp, #56]	@ 0x38
 800da42:	9206      	str	r2, [sp, #24]
 800da44:	001a      	movs	r2, r3
 800da46:	3a30      	subs	r2, #48	@ 0x30
 800da48:	2a09      	cmp	r2, #9
 800da4a:	d912      	bls.n	800da72 <_strtod_l+0x212>
 800da4c:	2201      	movs	r2, #1
 800da4e:	4694      	mov	ip, r2
 800da50:	e7c1      	b.n	800d9d6 <_strtod_l+0x176>
 800da52:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800da54:	3001      	adds	r0, #1
 800da56:	1c5a      	adds	r2, r3, #1
 800da58:	921d      	str	r2, [sp, #116]	@ 0x74
 800da5a:	785b      	ldrb	r3, [r3, #1]
 800da5c:	2b30      	cmp	r3, #48	@ 0x30
 800da5e:	d0f8      	beq.n	800da52 <_strtod_l+0x1f2>
 800da60:	001a      	movs	r2, r3
 800da62:	3a31      	subs	r2, #49	@ 0x31
 800da64:	2a08      	cmp	r2, #8
 800da66:	d844      	bhi.n	800daf2 <_strtod_l+0x292>
 800da68:	900e      	str	r0, [sp, #56]	@ 0x38
 800da6a:	2000      	movs	r0, #0
 800da6c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800da6e:	9006      	str	r0, [sp, #24]
 800da70:	9213      	str	r2, [sp, #76]	@ 0x4c
 800da72:	001c      	movs	r4, r3
 800da74:	1c42      	adds	r2, r0, #1
 800da76:	3c30      	subs	r4, #48	@ 0x30
 800da78:	2b30      	cmp	r3, #48	@ 0x30
 800da7a:	d01a      	beq.n	800dab2 <_strtod_l+0x252>
 800da7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800da7e:	9906      	ldr	r1, [sp, #24]
 800da80:	189b      	adds	r3, r3, r2
 800da82:	930e      	str	r3, [sp, #56]	@ 0x38
 800da84:	230a      	movs	r3, #10
 800da86:	469c      	mov	ip, r3
 800da88:	9d06      	ldr	r5, [sp, #24]
 800da8a:	1c4b      	adds	r3, r1, #1
 800da8c:	1b5d      	subs	r5, r3, r5
 800da8e:	42aa      	cmp	r2, r5
 800da90:	dc17      	bgt.n	800dac2 <_strtod_l+0x262>
 800da92:	43c3      	mvns	r3, r0
 800da94:	9a06      	ldr	r2, [sp, #24]
 800da96:	17db      	asrs	r3, r3, #31
 800da98:	4003      	ands	r3, r0
 800da9a:	18d1      	adds	r1, r2, r3
 800da9c:	3201      	adds	r2, #1
 800da9e:	18d3      	adds	r3, r2, r3
 800daa0:	9306      	str	r3, [sp, #24]
 800daa2:	2908      	cmp	r1, #8
 800daa4:	dc1c      	bgt.n	800dae0 <_strtod_l+0x280>
 800daa6:	230a      	movs	r3, #10
 800daa8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800daaa:	4353      	muls	r3, r2
 800daac:	2200      	movs	r2, #0
 800daae:	18e3      	adds	r3, r4, r3
 800dab0:	930d      	str	r3, [sp, #52]	@ 0x34
 800dab2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dab4:	0010      	movs	r0, r2
 800dab6:	1c59      	adds	r1, r3, #1
 800dab8:	911d      	str	r1, [sp, #116]	@ 0x74
 800daba:	785b      	ldrb	r3, [r3, #1]
 800dabc:	e7c2      	b.n	800da44 <_strtod_l+0x1e4>
 800dabe:	9808      	ldr	r0, [sp, #32]
 800dac0:	e7cc      	b.n	800da5c <_strtod_l+0x1fc>
 800dac2:	2908      	cmp	r1, #8
 800dac4:	dc05      	bgt.n	800dad2 <_strtod_l+0x272>
 800dac6:	4665      	mov	r5, ip
 800dac8:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800daca:	4369      	muls	r1, r5
 800dacc:	910d      	str	r1, [sp, #52]	@ 0x34
 800dace:	0019      	movs	r1, r3
 800dad0:	e7da      	b.n	800da88 <_strtod_l+0x228>
 800dad2:	2b10      	cmp	r3, #16
 800dad4:	dcfb      	bgt.n	800dace <_strtod_l+0x26e>
 800dad6:	4661      	mov	r1, ip
 800dad8:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800dada:	434d      	muls	r5, r1
 800dadc:	9510      	str	r5, [sp, #64]	@ 0x40
 800dade:	e7f6      	b.n	800dace <_strtod_l+0x26e>
 800dae0:	2200      	movs	r2, #0
 800dae2:	290f      	cmp	r1, #15
 800dae4:	dce5      	bgt.n	800dab2 <_strtod_l+0x252>
 800dae6:	230a      	movs	r3, #10
 800dae8:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800daea:	435d      	muls	r5, r3
 800daec:	1963      	adds	r3, r4, r5
 800daee:	9310      	str	r3, [sp, #64]	@ 0x40
 800daf0:	e7df      	b.n	800dab2 <_strtod_l+0x252>
 800daf2:	2200      	movs	r2, #0
 800daf4:	920e      	str	r2, [sp, #56]	@ 0x38
 800daf6:	9206      	str	r2, [sp, #24]
 800daf8:	3201      	adds	r2, #1
 800dafa:	e7a8      	b.n	800da4e <_strtod_l+0x1ee>
 800dafc:	2400      	movs	r4, #0
 800dafe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db00:	3302      	adds	r3, #2
 800db02:	931d      	str	r3, [sp, #116]	@ 0x74
 800db04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db06:	789b      	ldrb	r3, [r3, #2]
 800db08:	001a      	movs	r2, r3
 800db0a:	3a30      	subs	r2, #48	@ 0x30
 800db0c:	2a09      	cmp	r2, #9
 800db0e:	d913      	bls.n	800db38 <_strtod_l+0x2d8>
 800db10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800db12:	921d      	str	r2, [sp, #116]	@ 0x74
 800db14:	2200      	movs	r2, #0
 800db16:	e032      	b.n	800db7e <_strtod_l+0x31e>
 800db18:	08011cb0 	.word	0x08011cb0
 800db1c:	7ff00000 	.word	0x7ff00000
 800db20:	ffefffff 	.word	0xffefffff
 800db24:	00000433 	.word	0x00000433
 800db28:	7fffffff 	.word	0x7fffffff
 800db2c:	08011b34 	.word	0x08011b34
 800db30:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800db32:	1c5a      	adds	r2, r3, #1
 800db34:	921d      	str	r2, [sp, #116]	@ 0x74
 800db36:	785b      	ldrb	r3, [r3, #1]
 800db38:	2b30      	cmp	r3, #48	@ 0x30
 800db3a:	d0f9      	beq.n	800db30 <_strtod_l+0x2d0>
 800db3c:	2200      	movs	r2, #0
 800db3e:	9207      	str	r2, [sp, #28]
 800db40:	001a      	movs	r2, r3
 800db42:	3a31      	subs	r2, #49	@ 0x31
 800db44:	2a08      	cmp	r2, #8
 800db46:	d81b      	bhi.n	800db80 <_strtod_l+0x320>
 800db48:	3b30      	subs	r3, #48	@ 0x30
 800db4a:	001a      	movs	r2, r3
 800db4c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800db4e:	9307      	str	r3, [sp, #28]
 800db50:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800db52:	1c59      	adds	r1, r3, #1
 800db54:	911d      	str	r1, [sp, #116]	@ 0x74
 800db56:	785b      	ldrb	r3, [r3, #1]
 800db58:	001d      	movs	r5, r3
 800db5a:	3d30      	subs	r5, #48	@ 0x30
 800db5c:	2d09      	cmp	r5, #9
 800db5e:	d93a      	bls.n	800dbd6 <_strtod_l+0x376>
 800db60:	9d07      	ldr	r5, [sp, #28]
 800db62:	1b49      	subs	r1, r1, r5
 800db64:	000d      	movs	r5, r1
 800db66:	49b3      	ldr	r1, [pc, #716]	@ (800de34 <_strtod_l+0x5d4>)
 800db68:	9107      	str	r1, [sp, #28]
 800db6a:	2d08      	cmp	r5, #8
 800db6c:	dc03      	bgt.n	800db76 <_strtod_l+0x316>
 800db6e:	9207      	str	r2, [sp, #28]
 800db70:	428a      	cmp	r2, r1
 800db72:	dd00      	ble.n	800db76 <_strtod_l+0x316>
 800db74:	9107      	str	r1, [sp, #28]
 800db76:	2c00      	cmp	r4, #0
 800db78:	d002      	beq.n	800db80 <_strtod_l+0x320>
 800db7a:	9a07      	ldr	r2, [sp, #28]
 800db7c:	4252      	negs	r2, r2
 800db7e:	9207      	str	r2, [sp, #28]
 800db80:	9a06      	ldr	r2, [sp, #24]
 800db82:	2a00      	cmp	r2, #0
 800db84:	d14b      	bne.n	800dc1e <_strtod_l+0x3be>
 800db86:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800db88:	4310      	orrs	r0, r2
 800db8a:	d000      	beq.n	800db8e <_strtod_l+0x32e>
 800db8c:	e6a3      	b.n	800d8d6 <_strtod_l+0x76>
 800db8e:	4662      	mov	r2, ip
 800db90:	2a00      	cmp	r2, #0
 800db92:	d000      	beq.n	800db96 <_strtod_l+0x336>
 800db94:	e6bb      	b.n	800d90e <_strtod_l+0xae>
 800db96:	2b69      	cmp	r3, #105	@ 0x69
 800db98:	d025      	beq.n	800dbe6 <_strtod_l+0x386>
 800db9a:	dc21      	bgt.n	800dbe0 <_strtod_l+0x380>
 800db9c:	2b49      	cmp	r3, #73	@ 0x49
 800db9e:	d022      	beq.n	800dbe6 <_strtod_l+0x386>
 800dba0:	2b4e      	cmp	r3, #78	@ 0x4e
 800dba2:	d000      	beq.n	800dba6 <_strtod_l+0x346>
 800dba4:	e6b3      	b.n	800d90e <_strtod_l+0xae>
 800dba6:	49a4      	ldr	r1, [pc, #656]	@ (800de38 <_strtod_l+0x5d8>)
 800dba8:	a81d      	add	r0, sp, #116	@ 0x74
 800dbaa:	f001 fa69 	bl	800f080 <__match>
 800dbae:	2800      	cmp	r0, #0
 800dbb0:	d100      	bne.n	800dbb4 <_strtod_l+0x354>
 800dbb2:	e6ac      	b.n	800d90e <_strtod_l+0xae>
 800dbb4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dbb6:	781b      	ldrb	r3, [r3, #0]
 800dbb8:	2b28      	cmp	r3, #40	@ 0x28
 800dbba:	d12a      	bne.n	800dc12 <_strtod_l+0x3b2>
 800dbbc:	499f      	ldr	r1, [pc, #636]	@ (800de3c <_strtod_l+0x5dc>)
 800dbbe:	aa20      	add	r2, sp, #128	@ 0x80
 800dbc0:	a81d      	add	r0, sp, #116	@ 0x74
 800dbc2:	f001 fa71 	bl	800f0a8 <__hexnan>
 800dbc6:	2805      	cmp	r0, #5
 800dbc8:	d123      	bne.n	800dc12 <_strtod_l+0x3b2>
 800dbca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dbcc:	4a9c      	ldr	r2, [pc, #624]	@ (800de40 <_strtod_l+0x5e0>)
 800dbce:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800dbd0:	431a      	orrs	r2, r3
 800dbd2:	0017      	movs	r7, r2
 800dbd4:	e67f      	b.n	800d8d6 <_strtod_l+0x76>
 800dbd6:	210a      	movs	r1, #10
 800dbd8:	434a      	muls	r2, r1
 800dbda:	18d2      	adds	r2, r2, r3
 800dbdc:	3a30      	subs	r2, #48	@ 0x30
 800dbde:	e7b7      	b.n	800db50 <_strtod_l+0x2f0>
 800dbe0:	2b6e      	cmp	r3, #110	@ 0x6e
 800dbe2:	d0e0      	beq.n	800dba6 <_strtod_l+0x346>
 800dbe4:	e693      	b.n	800d90e <_strtod_l+0xae>
 800dbe6:	4997      	ldr	r1, [pc, #604]	@ (800de44 <_strtod_l+0x5e4>)
 800dbe8:	a81d      	add	r0, sp, #116	@ 0x74
 800dbea:	f001 fa49 	bl	800f080 <__match>
 800dbee:	2800      	cmp	r0, #0
 800dbf0:	d100      	bne.n	800dbf4 <_strtod_l+0x394>
 800dbf2:	e68c      	b.n	800d90e <_strtod_l+0xae>
 800dbf4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dbf6:	4994      	ldr	r1, [pc, #592]	@ (800de48 <_strtod_l+0x5e8>)
 800dbf8:	3b01      	subs	r3, #1
 800dbfa:	a81d      	add	r0, sp, #116	@ 0x74
 800dbfc:	931d      	str	r3, [sp, #116]	@ 0x74
 800dbfe:	f001 fa3f 	bl	800f080 <__match>
 800dc02:	2800      	cmp	r0, #0
 800dc04:	d102      	bne.n	800dc0c <_strtod_l+0x3ac>
 800dc06:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dc08:	3301      	adds	r3, #1
 800dc0a:	931d      	str	r3, [sp, #116]	@ 0x74
 800dc0c:	2600      	movs	r6, #0
 800dc0e:	4f8c      	ldr	r7, [pc, #560]	@ (800de40 <_strtod_l+0x5e0>)
 800dc10:	e661      	b.n	800d8d6 <_strtod_l+0x76>
 800dc12:	488e      	ldr	r0, [pc, #568]	@ (800de4c <_strtod_l+0x5ec>)
 800dc14:	f000 ff46 	bl	800eaa4 <nan>
 800dc18:	0006      	movs	r6, r0
 800dc1a:	000f      	movs	r7, r1
 800dc1c:	e65b      	b.n	800d8d6 <_strtod_l+0x76>
 800dc1e:	9b07      	ldr	r3, [sp, #28]
 800dc20:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dc22:	1a9b      	subs	r3, r3, r2
 800dc24:	930c      	str	r3, [sp, #48]	@ 0x30
 800dc26:	9b08      	ldr	r3, [sp, #32]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d101      	bne.n	800dc30 <_strtod_l+0x3d0>
 800dc2c:	9b06      	ldr	r3, [sp, #24]
 800dc2e:	9308      	str	r3, [sp, #32]
 800dc30:	9c06      	ldr	r4, [sp, #24]
 800dc32:	2c10      	cmp	r4, #16
 800dc34:	dd00      	ble.n	800dc38 <_strtod_l+0x3d8>
 800dc36:	2410      	movs	r4, #16
 800dc38:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800dc3a:	f7f5 fdc7 	bl	80037cc <__aeabi_ui2d>
 800dc3e:	9b06      	ldr	r3, [sp, #24]
 800dc40:	0006      	movs	r6, r0
 800dc42:	000f      	movs	r7, r1
 800dc44:	2b09      	cmp	r3, #9
 800dc46:	dc13      	bgt.n	800dc70 <_strtod_l+0x410>
 800dc48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d100      	bne.n	800dc50 <_strtod_l+0x3f0>
 800dc4e:	e642      	b.n	800d8d6 <_strtod_l+0x76>
 800dc50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	dc00      	bgt.n	800dc58 <_strtod_l+0x3f8>
 800dc56:	e07e      	b.n	800dd56 <_strtod_l+0x4f6>
 800dc58:	2b16      	cmp	r3, #22
 800dc5a:	dc63      	bgt.n	800dd24 <_strtod_l+0x4c4>
 800dc5c:	497c      	ldr	r1, [pc, #496]	@ (800de50 <_strtod_l+0x5f0>)
 800dc5e:	00db      	lsls	r3, r3, #3
 800dc60:	18c9      	adds	r1, r1, r3
 800dc62:	0032      	movs	r2, r6
 800dc64:	6808      	ldr	r0, [r1, #0]
 800dc66:	6849      	ldr	r1, [r1, #4]
 800dc68:	003b      	movs	r3, r7
 800dc6a:	f7f4 fe33 	bl	80028d4 <__aeabi_dmul>
 800dc6e:	e7d3      	b.n	800dc18 <_strtod_l+0x3b8>
 800dc70:	0022      	movs	r2, r4
 800dc72:	4b77      	ldr	r3, [pc, #476]	@ (800de50 <_strtod_l+0x5f0>)
 800dc74:	3a09      	subs	r2, #9
 800dc76:	00d2      	lsls	r2, r2, #3
 800dc78:	189b      	adds	r3, r3, r2
 800dc7a:	681a      	ldr	r2, [r3, #0]
 800dc7c:	685b      	ldr	r3, [r3, #4]
 800dc7e:	f7f4 fe29 	bl	80028d4 <__aeabi_dmul>
 800dc82:	0006      	movs	r6, r0
 800dc84:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800dc86:	000f      	movs	r7, r1
 800dc88:	f7f5 fda0 	bl	80037cc <__aeabi_ui2d>
 800dc8c:	000b      	movs	r3, r1
 800dc8e:	0002      	movs	r2, r0
 800dc90:	0039      	movs	r1, r7
 800dc92:	0030      	movs	r0, r6
 800dc94:	f7f3 fe1e 	bl	80018d4 <__aeabi_dadd>
 800dc98:	9b06      	ldr	r3, [sp, #24]
 800dc9a:	0006      	movs	r6, r0
 800dc9c:	000f      	movs	r7, r1
 800dc9e:	2b0f      	cmp	r3, #15
 800dca0:	ddd2      	ble.n	800dc48 <_strtod_l+0x3e8>
 800dca2:	9b06      	ldr	r3, [sp, #24]
 800dca4:	1b1c      	subs	r4, r3, r4
 800dca6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dca8:	18e4      	adds	r4, r4, r3
 800dcaa:	2c00      	cmp	r4, #0
 800dcac:	dc00      	bgt.n	800dcb0 <_strtod_l+0x450>
 800dcae:	e09b      	b.n	800dde8 <_strtod_l+0x588>
 800dcb0:	220f      	movs	r2, #15
 800dcb2:	0023      	movs	r3, r4
 800dcb4:	4013      	ands	r3, r2
 800dcb6:	4214      	tst	r4, r2
 800dcb8:	d00a      	beq.n	800dcd0 <_strtod_l+0x470>
 800dcba:	4965      	ldr	r1, [pc, #404]	@ (800de50 <_strtod_l+0x5f0>)
 800dcbc:	00db      	lsls	r3, r3, #3
 800dcbe:	18c9      	adds	r1, r1, r3
 800dcc0:	0032      	movs	r2, r6
 800dcc2:	6808      	ldr	r0, [r1, #0]
 800dcc4:	6849      	ldr	r1, [r1, #4]
 800dcc6:	003b      	movs	r3, r7
 800dcc8:	f7f4 fe04 	bl	80028d4 <__aeabi_dmul>
 800dccc:	0006      	movs	r6, r0
 800dcce:	000f      	movs	r7, r1
 800dcd0:	230f      	movs	r3, #15
 800dcd2:	439c      	bics	r4, r3
 800dcd4:	d073      	beq.n	800ddbe <_strtod_l+0x55e>
 800dcd6:	3326      	adds	r3, #38	@ 0x26
 800dcd8:	33ff      	adds	r3, #255	@ 0xff
 800dcda:	429c      	cmp	r4, r3
 800dcdc:	dd4b      	ble.n	800dd76 <_strtod_l+0x516>
 800dcde:	2300      	movs	r3, #0
 800dce0:	9306      	str	r3, [sp, #24]
 800dce2:	9307      	str	r3, [sp, #28]
 800dce4:	930d      	str	r3, [sp, #52]	@ 0x34
 800dce6:	9308      	str	r3, [sp, #32]
 800dce8:	2322      	movs	r3, #34	@ 0x22
 800dcea:	2600      	movs	r6, #0
 800dcec:	9a05      	ldr	r2, [sp, #20]
 800dcee:	4f54      	ldr	r7, [pc, #336]	@ (800de40 <_strtod_l+0x5e0>)
 800dcf0:	6013      	str	r3, [r2, #0]
 800dcf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dcf4:	42b3      	cmp	r3, r6
 800dcf6:	d100      	bne.n	800dcfa <_strtod_l+0x49a>
 800dcf8:	e5ed      	b.n	800d8d6 <_strtod_l+0x76>
 800dcfa:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800dcfc:	9805      	ldr	r0, [sp, #20]
 800dcfe:	f001 fb83 	bl	800f408 <_Bfree>
 800dd02:	9908      	ldr	r1, [sp, #32]
 800dd04:	9805      	ldr	r0, [sp, #20]
 800dd06:	f001 fb7f 	bl	800f408 <_Bfree>
 800dd0a:	9907      	ldr	r1, [sp, #28]
 800dd0c:	9805      	ldr	r0, [sp, #20]
 800dd0e:	f001 fb7b 	bl	800f408 <_Bfree>
 800dd12:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800dd14:	9805      	ldr	r0, [sp, #20]
 800dd16:	f001 fb77 	bl	800f408 <_Bfree>
 800dd1a:	9906      	ldr	r1, [sp, #24]
 800dd1c:	9805      	ldr	r0, [sp, #20]
 800dd1e:	f001 fb73 	bl	800f408 <_Bfree>
 800dd22:	e5d8      	b.n	800d8d6 <_strtod_l+0x76>
 800dd24:	2325      	movs	r3, #37	@ 0x25
 800dd26:	9a06      	ldr	r2, [sp, #24]
 800dd28:	1a9b      	subs	r3, r3, r2
 800dd2a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800dd2c:	4293      	cmp	r3, r2
 800dd2e:	dbb8      	blt.n	800dca2 <_strtod_l+0x442>
 800dd30:	240f      	movs	r4, #15
 800dd32:	9b06      	ldr	r3, [sp, #24]
 800dd34:	4d46      	ldr	r5, [pc, #280]	@ (800de50 <_strtod_l+0x5f0>)
 800dd36:	1ae4      	subs	r4, r4, r3
 800dd38:	00e1      	lsls	r1, r4, #3
 800dd3a:	1869      	adds	r1, r5, r1
 800dd3c:	0032      	movs	r2, r6
 800dd3e:	6808      	ldr	r0, [r1, #0]
 800dd40:	6849      	ldr	r1, [r1, #4]
 800dd42:	003b      	movs	r3, r7
 800dd44:	f7f4 fdc6 	bl	80028d4 <__aeabi_dmul>
 800dd48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd4a:	1b1c      	subs	r4, r3, r4
 800dd4c:	00e4      	lsls	r4, r4, #3
 800dd4e:	192d      	adds	r5, r5, r4
 800dd50:	682a      	ldr	r2, [r5, #0]
 800dd52:	686b      	ldr	r3, [r5, #4]
 800dd54:	e789      	b.n	800dc6a <_strtod_l+0x40a>
 800dd56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd58:	3316      	adds	r3, #22
 800dd5a:	dba2      	blt.n	800dca2 <_strtod_l+0x442>
 800dd5c:	9907      	ldr	r1, [sp, #28]
 800dd5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dd60:	4b3b      	ldr	r3, [pc, #236]	@ (800de50 <_strtod_l+0x5f0>)
 800dd62:	1a52      	subs	r2, r2, r1
 800dd64:	00d2      	lsls	r2, r2, #3
 800dd66:	189b      	adds	r3, r3, r2
 800dd68:	0030      	movs	r0, r6
 800dd6a:	681a      	ldr	r2, [r3, #0]
 800dd6c:	685b      	ldr	r3, [r3, #4]
 800dd6e:	0039      	movs	r1, r7
 800dd70:	f7f4 f976 	bl	8002060 <__aeabi_ddiv>
 800dd74:	e750      	b.n	800dc18 <_strtod_l+0x3b8>
 800dd76:	2300      	movs	r3, #0
 800dd78:	0030      	movs	r0, r6
 800dd7a:	0039      	movs	r1, r7
 800dd7c:	4d35      	ldr	r5, [pc, #212]	@ (800de54 <_strtod_l+0x5f4>)
 800dd7e:	1124      	asrs	r4, r4, #4
 800dd80:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd82:	2c01      	cmp	r4, #1
 800dd84:	dc1e      	bgt.n	800ddc4 <_strtod_l+0x564>
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d001      	beq.n	800dd8e <_strtod_l+0x52e>
 800dd8a:	0006      	movs	r6, r0
 800dd8c:	000f      	movs	r7, r1
 800dd8e:	4b32      	ldr	r3, [pc, #200]	@ (800de58 <_strtod_l+0x5f8>)
 800dd90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dd92:	18ff      	adds	r7, r7, r3
 800dd94:	4b2f      	ldr	r3, [pc, #188]	@ (800de54 <_strtod_l+0x5f4>)
 800dd96:	00d5      	lsls	r5, r2, #3
 800dd98:	195d      	adds	r5, r3, r5
 800dd9a:	0032      	movs	r2, r6
 800dd9c:	6828      	ldr	r0, [r5, #0]
 800dd9e:	6869      	ldr	r1, [r5, #4]
 800dda0:	003b      	movs	r3, r7
 800dda2:	f7f4 fd97 	bl	80028d4 <__aeabi_dmul>
 800dda6:	4b26      	ldr	r3, [pc, #152]	@ (800de40 <_strtod_l+0x5e0>)
 800dda8:	4a2c      	ldr	r2, [pc, #176]	@ (800de5c <_strtod_l+0x5fc>)
 800ddaa:	0006      	movs	r6, r0
 800ddac:	400b      	ands	r3, r1
 800ddae:	4293      	cmp	r3, r2
 800ddb0:	d895      	bhi.n	800dcde <_strtod_l+0x47e>
 800ddb2:	4a2b      	ldr	r2, [pc, #172]	@ (800de60 <_strtod_l+0x600>)
 800ddb4:	4293      	cmp	r3, r2
 800ddb6:	d913      	bls.n	800dde0 <_strtod_l+0x580>
 800ddb8:	2601      	movs	r6, #1
 800ddba:	4f2a      	ldr	r7, [pc, #168]	@ (800de64 <_strtod_l+0x604>)
 800ddbc:	4276      	negs	r6, r6
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	9309      	str	r3, [sp, #36]	@ 0x24
 800ddc2:	e086      	b.n	800ded2 <_strtod_l+0x672>
 800ddc4:	2201      	movs	r2, #1
 800ddc6:	4214      	tst	r4, r2
 800ddc8:	d004      	beq.n	800ddd4 <_strtod_l+0x574>
 800ddca:	682a      	ldr	r2, [r5, #0]
 800ddcc:	686b      	ldr	r3, [r5, #4]
 800ddce:	f7f4 fd81 	bl	80028d4 <__aeabi_dmul>
 800ddd2:	2301      	movs	r3, #1
 800ddd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ddd6:	1064      	asrs	r4, r4, #1
 800ddd8:	3201      	adds	r2, #1
 800ddda:	9209      	str	r2, [sp, #36]	@ 0x24
 800dddc:	3508      	adds	r5, #8
 800ddde:	e7d0      	b.n	800dd82 <_strtod_l+0x522>
 800dde0:	23d4      	movs	r3, #212	@ 0xd4
 800dde2:	049b      	lsls	r3, r3, #18
 800dde4:	18cf      	adds	r7, r1, r3
 800dde6:	e7ea      	b.n	800ddbe <_strtod_l+0x55e>
 800dde8:	2c00      	cmp	r4, #0
 800ddea:	d0e8      	beq.n	800ddbe <_strtod_l+0x55e>
 800ddec:	4264      	negs	r4, r4
 800ddee:	230f      	movs	r3, #15
 800ddf0:	0022      	movs	r2, r4
 800ddf2:	401a      	ands	r2, r3
 800ddf4:	421c      	tst	r4, r3
 800ddf6:	d00a      	beq.n	800de0e <_strtod_l+0x5ae>
 800ddf8:	4b15      	ldr	r3, [pc, #84]	@ (800de50 <_strtod_l+0x5f0>)
 800ddfa:	00d2      	lsls	r2, r2, #3
 800ddfc:	189b      	adds	r3, r3, r2
 800ddfe:	0030      	movs	r0, r6
 800de00:	681a      	ldr	r2, [r3, #0]
 800de02:	685b      	ldr	r3, [r3, #4]
 800de04:	0039      	movs	r1, r7
 800de06:	f7f4 f92b 	bl	8002060 <__aeabi_ddiv>
 800de0a:	0006      	movs	r6, r0
 800de0c:	000f      	movs	r7, r1
 800de0e:	1124      	asrs	r4, r4, #4
 800de10:	d0d5      	beq.n	800ddbe <_strtod_l+0x55e>
 800de12:	2c1f      	cmp	r4, #31
 800de14:	dd28      	ble.n	800de68 <_strtod_l+0x608>
 800de16:	2300      	movs	r3, #0
 800de18:	9306      	str	r3, [sp, #24]
 800de1a:	9307      	str	r3, [sp, #28]
 800de1c:	930d      	str	r3, [sp, #52]	@ 0x34
 800de1e:	9308      	str	r3, [sp, #32]
 800de20:	2322      	movs	r3, #34	@ 0x22
 800de22:	9a05      	ldr	r2, [sp, #20]
 800de24:	2600      	movs	r6, #0
 800de26:	6013      	str	r3, [r2, #0]
 800de28:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800de2a:	2700      	movs	r7, #0
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d000      	beq.n	800de32 <_strtod_l+0x5d2>
 800de30:	e763      	b.n	800dcfa <_strtod_l+0x49a>
 800de32:	e550      	b.n	800d8d6 <_strtod_l+0x76>
 800de34:	00004e1f 	.word	0x00004e1f
 800de38:	08011b3f 	.word	0x08011b3f
 800de3c:	08011c9c 	.word	0x08011c9c
 800de40:	7ff00000 	.word	0x7ff00000
 800de44:	08011b36 	.word	0x08011b36
 800de48:	08011b39 	.word	0x08011b39
 800de4c:	08011c99 	.word	0x08011c99
 800de50:	08011e28 	.word	0x08011e28
 800de54:	08011e00 	.word	0x08011e00
 800de58:	fcb00000 	.word	0xfcb00000
 800de5c:	7ca00000 	.word	0x7ca00000
 800de60:	7c900000 	.word	0x7c900000
 800de64:	7fefffff 	.word	0x7fefffff
 800de68:	2310      	movs	r3, #16
 800de6a:	0022      	movs	r2, r4
 800de6c:	401a      	ands	r2, r3
 800de6e:	9209      	str	r2, [sp, #36]	@ 0x24
 800de70:	421c      	tst	r4, r3
 800de72:	d001      	beq.n	800de78 <_strtod_l+0x618>
 800de74:	335a      	adds	r3, #90	@ 0x5a
 800de76:	9309      	str	r3, [sp, #36]	@ 0x24
 800de78:	0030      	movs	r0, r6
 800de7a:	0039      	movs	r1, r7
 800de7c:	2300      	movs	r3, #0
 800de7e:	4dc0      	ldr	r5, [pc, #768]	@ (800e180 <_strtod_l+0x920>)
 800de80:	2201      	movs	r2, #1
 800de82:	4214      	tst	r4, r2
 800de84:	d004      	beq.n	800de90 <_strtod_l+0x630>
 800de86:	682a      	ldr	r2, [r5, #0]
 800de88:	686b      	ldr	r3, [r5, #4]
 800de8a:	f7f4 fd23 	bl	80028d4 <__aeabi_dmul>
 800de8e:	2301      	movs	r3, #1
 800de90:	1064      	asrs	r4, r4, #1
 800de92:	3508      	adds	r5, #8
 800de94:	2c00      	cmp	r4, #0
 800de96:	d1f3      	bne.n	800de80 <_strtod_l+0x620>
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d001      	beq.n	800dea0 <_strtod_l+0x640>
 800de9c:	0006      	movs	r6, r0
 800de9e:	000f      	movs	r7, r1
 800dea0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d00d      	beq.n	800dec2 <_strtod_l+0x662>
 800dea6:	236b      	movs	r3, #107	@ 0x6b
 800dea8:	007a      	lsls	r2, r7, #1
 800deaa:	0d52      	lsrs	r2, r2, #21
 800deac:	0039      	movs	r1, r7
 800deae:	1a9b      	subs	r3, r3, r2
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	dd06      	ble.n	800dec2 <_strtod_l+0x662>
 800deb4:	2b1f      	cmp	r3, #31
 800deb6:	dd5c      	ble.n	800df72 <_strtod_l+0x712>
 800deb8:	2600      	movs	r6, #0
 800deba:	2b34      	cmp	r3, #52	@ 0x34
 800debc:	dd52      	ble.n	800df64 <_strtod_l+0x704>
 800debe:	27dc      	movs	r7, #220	@ 0xdc
 800dec0:	04bf      	lsls	r7, r7, #18
 800dec2:	2200      	movs	r2, #0
 800dec4:	2300      	movs	r3, #0
 800dec6:	0030      	movs	r0, r6
 800dec8:	0039      	movs	r1, r7
 800deca:	f7f2 fac7 	bl	800045c <__aeabi_dcmpeq>
 800dece:	2800      	cmp	r0, #0
 800ded0:	d1a1      	bne.n	800de16 <_strtod_l+0x5b6>
 800ded2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ded4:	9a08      	ldr	r2, [sp, #32]
 800ded6:	9300      	str	r3, [sp, #0]
 800ded8:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800deda:	9b06      	ldr	r3, [sp, #24]
 800dedc:	9805      	ldr	r0, [sp, #20]
 800dede:	f001 fafb 	bl	800f4d8 <__s2b>
 800dee2:	900d      	str	r0, [sp, #52]	@ 0x34
 800dee4:	2800      	cmp	r0, #0
 800dee6:	d100      	bne.n	800deea <_strtod_l+0x68a>
 800dee8:	e6f9      	b.n	800dcde <_strtod_l+0x47e>
 800deea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800deec:	9907      	ldr	r1, [sp, #28]
 800deee:	43db      	mvns	r3, r3
 800def0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800def2:	17db      	asrs	r3, r3, #31
 800def4:	1a52      	subs	r2, r2, r1
 800def6:	9214      	str	r2, [sp, #80]	@ 0x50
 800def8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800defa:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800defc:	17d2      	asrs	r2, r2, #31
 800defe:	4011      	ands	r1, r2
 800df00:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800df02:	9114      	str	r1, [sp, #80]	@ 0x50
 800df04:	401a      	ands	r2, r3
 800df06:	2300      	movs	r3, #0
 800df08:	921a      	str	r2, [sp, #104]	@ 0x68
 800df0a:	9306      	str	r3, [sp, #24]
 800df0c:	9307      	str	r3, [sp, #28]
 800df0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800df10:	9805      	ldr	r0, [sp, #20]
 800df12:	6859      	ldr	r1, [r3, #4]
 800df14:	f001 fa34 	bl	800f380 <_Balloc>
 800df18:	9008      	str	r0, [sp, #32]
 800df1a:	2800      	cmp	r0, #0
 800df1c:	d100      	bne.n	800df20 <_strtod_l+0x6c0>
 800df1e:	e6e3      	b.n	800dce8 <_strtod_l+0x488>
 800df20:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800df22:	300c      	adds	r0, #12
 800df24:	0019      	movs	r1, r3
 800df26:	691a      	ldr	r2, [r3, #16]
 800df28:	310c      	adds	r1, #12
 800df2a:	3202      	adds	r2, #2
 800df2c:	0092      	lsls	r2, r2, #2
 800df2e:	f000 fdb0 	bl	800ea92 <memcpy>
 800df32:	ab20      	add	r3, sp, #128	@ 0x80
 800df34:	9301      	str	r3, [sp, #4]
 800df36:	ab1f      	add	r3, sp, #124	@ 0x7c
 800df38:	9300      	str	r3, [sp, #0]
 800df3a:	0032      	movs	r2, r6
 800df3c:	003b      	movs	r3, r7
 800df3e:	9805      	ldr	r0, [sp, #20]
 800df40:	9610      	str	r6, [sp, #64]	@ 0x40
 800df42:	9711      	str	r7, [sp, #68]	@ 0x44
 800df44:	f001 fe10 	bl	800fb68 <__d2b>
 800df48:	901e      	str	r0, [sp, #120]	@ 0x78
 800df4a:	2800      	cmp	r0, #0
 800df4c:	d100      	bne.n	800df50 <_strtod_l+0x6f0>
 800df4e:	e6cb      	b.n	800dce8 <_strtod_l+0x488>
 800df50:	2101      	movs	r1, #1
 800df52:	9805      	ldr	r0, [sp, #20]
 800df54:	f001 fb5c 	bl	800f610 <__i2b>
 800df58:	9007      	str	r0, [sp, #28]
 800df5a:	2800      	cmp	r0, #0
 800df5c:	d10e      	bne.n	800df7c <_strtod_l+0x71c>
 800df5e:	2300      	movs	r3, #0
 800df60:	9307      	str	r3, [sp, #28]
 800df62:	e6c1      	b.n	800dce8 <_strtod_l+0x488>
 800df64:	234b      	movs	r3, #75	@ 0x4b
 800df66:	1a9a      	subs	r2, r3, r2
 800df68:	3b4c      	subs	r3, #76	@ 0x4c
 800df6a:	4093      	lsls	r3, r2
 800df6c:	4019      	ands	r1, r3
 800df6e:	000f      	movs	r7, r1
 800df70:	e7a7      	b.n	800dec2 <_strtod_l+0x662>
 800df72:	2201      	movs	r2, #1
 800df74:	4252      	negs	r2, r2
 800df76:	409a      	lsls	r2, r3
 800df78:	4016      	ands	r6, r2
 800df7a:	e7a2      	b.n	800dec2 <_strtod_l+0x662>
 800df7c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800df7e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800df80:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800df82:	1ad4      	subs	r4, r2, r3
 800df84:	2b00      	cmp	r3, #0
 800df86:	db01      	blt.n	800df8c <_strtod_l+0x72c>
 800df88:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 800df8a:	195d      	adds	r5, r3, r5
 800df8c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800df8e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800df90:	1a5b      	subs	r3, r3, r1
 800df92:	2136      	movs	r1, #54	@ 0x36
 800df94:	189b      	adds	r3, r3, r2
 800df96:	1a8a      	subs	r2, r1, r2
 800df98:	497a      	ldr	r1, [pc, #488]	@ (800e184 <_strtod_l+0x924>)
 800df9a:	2001      	movs	r0, #1
 800df9c:	468c      	mov	ip, r1
 800df9e:	2100      	movs	r1, #0
 800dfa0:	3b01      	subs	r3, #1
 800dfa2:	9115      	str	r1, [sp, #84]	@ 0x54
 800dfa4:	9016      	str	r0, [sp, #88]	@ 0x58
 800dfa6:	4563      	cmp	r3, ip
 800dfa8:	da06      	bge.n	800dfb8 <_strtod_l+0x758>
 800dfaa:	4661      	mov	r1, ip
 800dfac:	1ac9      	subs	r1, r1, r3
 800dfae:	1a52      	subs	r2, r2, r1
 800dfb0:	291f      	cmp	r1, #31
 800dfb2:	dc3f      	bgt.n	800e034 <_strtod_l+0x7d4>
 800dfb4:	4088      	lsls	r0, r1
 800dfb6:	9016      	str	r0, [sp, #88]	@ 0x58
 800dfb8:	18ab      	adds	r3, r5, r2
 800dfba:	930e      	str	r3, [sp, #56]	@ 0x38
 800dfbc:	18a4      	adds	r4, r4, r2
 800dfbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfc0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dfc2:	191c      	adds	r4, r3, r4
 800dfc4:	002b      	movs	r3, r5
 800dfc6:	4295      	cmp	r5, r2
 800dfc8:	dd00      	ble.n	800dfcc <_strtod_l+0x76c>
 800dfca:	0013      	movs	r3, r2
 800dfcc:	42a3      	cmp	r3, r4
 800dfce:	dd00      	ble.n	800dfd2 <_strtod_l+0x772>
 800dfd0:	0023      	movs	r3, r4
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	dd04      	ble.n	800dfe0 <_strtod_l+0x780>
 800dfd6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dfd8:	1ae4      	subs	r4, r4, r3
 800dfda:	1ad2      	subs	r2, r2, r3
 800dfdc:	920e      	str	r2, [sp, #56]	@ 0x38
 800dfde:	1aed      	subs	r5, r5, r3
 800dfe0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	dd16      	ble.n	800e014 <_strtod_l+0x7b4>
 800dfe6:	001a      	movs	r2, r3
 800dfe8:	9907      	ldr	r1, [sp, #28]
 800dfea:	9805      	ldr	r0, [sp, #20]
 800dfec:	f001 fbd2 	bl	800f794 <__pow5mult>
 800dff0:	9007      	str	r0, [sp, #28]
 800dff2:	2800      	cmp	r0, #0
 800dff4:	d0b3      	beq.n	800df5e <_strtod_l+0x6fe>
 800dff6:	0001      	movs	r1, r0
 800dff8:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800dffa:	9805      	ldr	r0, [sp, #20]
 800dffc:	f001 fb20 	bl	800f640 <__multiply>
 800e000:	9013      	str	r0, [sp, #76]	@ 0x4c
 800e002:	2800      	cmp	r0, #0
 800e004:	d100      	bne.n	800e008 <_strtod_l+0x7a8>
 800e006:	e66f      	b.n	800dce8 <_strtod_l+0x488>
 800e008:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e00a:	9805      	ldr	r0, [sp, #20]
 800e00c:	f001 f9fc 	bl	800f408 <_Bfree>
 800e010:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e012:	931e      	str	r3, [sp, #120]	@ 0x78
 800e014:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e016:	2b00      	cmp	r3, #0
 800e018:	dc12      	bgt.n	800e040 <_strtod_l+0x7e0>
 800e01a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	dd18      	ble.n	800e052 <_strtod_l+0x7f2>
 800e020:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e022:	9908      	ldr	r1, [sp, #32]
 800e024:	9805      	ldr	r0, [sp, #20]
 800e026:	f001 fbb5 	bl	800f794 <__pow5mult>
 800e02a:	9008      	str	r0, [sp, #32]
 800e02c:	2800      	cmp	r0, #0
 800e02e:	d110      	bne.n	800e052 <_strtod_l+0x7f2>
 800e030:	2300      	movs	r3, #0
 800e032:	e658      	b.n	800dce6 <_strtod_l+0x486>
 800e034:	4954      	ldr	r1, [pc, #336]	@ (800e188 <_strtod_l+0x928>)
 800e036:	1acb      	subs	r3, r1, r3
 800e038:	0001      	movs	r1, r0
 800e03a:	4099      	lsls	r1, r3
 800e03c:	9115      	str	r1, [sp, #84]	@ 0x54
 800e03e:	e7ba      	b.n	800dfb6 <_strtod_l+0x756>
 800e040:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e042:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e044:	9805      	ldr	r0, [sp, #20]
 800e046:	f001 fc01 	bl	800f84c <__lshift>
 800e04a:	901e      	str	r0, [sp, #120]	@ 0x78
 800e04c:	2800      	cmp	r0, #0
 800e04e:	d1e4      	bne.n	800e01a <_strtod_l+0x7ba>
 800e050:	e64a      	b.n	800dce8 <_strtod_l+0x488>
 800e052:	2c00      	cmp	r4, #0
 800e054:	dd07      	ble.n	800e066 <_strtod_l+0x806>
 800e056:	0022      	movs	r2, r4
 800e058:	9908      	ldr	r1, [sp, #32]
 800e05a:	9805      	ldr	r0, [sp, #20]
 800e05c:	f001 fbf6 	bl	800f84c <__lshift>
 800e060:	9008      	str	r0, [sp, #32]
 800e062:	2800      	cmp	r0, #0
 800e064:	d0e4      	beq.n	800e030 <_strtod_l+0x7d0>
 800e066:	2d00      	cmp	r5, #0
 800e068:	dd08      	ble.n	800e07c <_strtod_l+0x81c>
 800e06a:	002a      	movs	r2, r5
 800e06c:	9907      	ldr	r1, [sp, #28]
 800e06e:	9805      	ldr	r0, [sp, #20]
 800e070:	f001 fbec 	bl	800f84c <__lshift>
 800e074:	9007      	str	r0, [sp, #28]
 800e076:	2800      	cmp	r0, #0
 800e078:	d100      	bne.n	800e07c <_strtod_l+0x81c>
 800e07a:	e635      	b.n	800dce8 <_strtod_l+0x488>
 800e07c:	9a08      	ldr	r2, [sp, #32]
 800e07e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e080:	9805      	ldr	r0, [sp, #20]
 800e082:	f001 fc6b 	bl	800f95c <__mdiff>
 800e086:	9006      	str	r0, [sp, #24]
 800e088:	2800      	cmp	r0, #0
 800e08a:	d100      	bne.n	800e08e <_strtod_l+0x82e>
 800e08c:	e62c      	b.n	800dce8 <_strtod_l+0x488>
 800e08e:	68c3      	ldr	r3, [r0, #12]
 800e090:	9907      	ldr	r1, [sp, #28]
 800e092:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e094:	2300      	movs	r3, #0
 800e096:	60c3      	str	r3, [r0, #12]
 800e098:	f001 fc44 	bl	800f924 <__mcmp>
 800e09c:	2800      	cmp	r0, #0
 800e09e:	da3b      	bge.n	800e118 <_strtod_l+0x8b8>
 800e0a0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e0a2:	4333      	orrs	r3, r6
 800e0a4:	d167      	bne.n	800e176 <_strtod_l+0x916>
 800e0a6:	033b      	lsls	r3, r7, #12
 800e0a8:	d165      	bne.n	800e176 <_strtod_l+0x916>
 800e0aa:	22d6      	movs	r2, #214	@ 0xd6
 800e0ac:	4b37      	ldr	r3, [pc, #220]	@ (800e18c <_strtod_l+0x92c>)
 800e0ae:	04d2      	lsls	r2, r2, #19
 800e0b0:	403b      	ands	r3, r7
 800e0b2:	4293      	cmp	r3, r2
 800e0b4:	d95f      	bls.n	800e176 <_strtod_l+0x916>
 800e0b6:	9b06      	ldr	r3, [sp, #24]
 800e0b8:	695b      	ldr	r3, [r3, #20]
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d103      	bne.n	800e0c6 <_strtod_l+0x866>
 800e0be:	9b06      	ldr	r3, [sp, #24]
 800e0c0:	691b      	ldr	r3, [r3, #16]
 800e0c2:	2b01      	cmp	r3, #1
 800e0c4:	dd57      	ble.n	800e176 <_strtod_l+0x916>
 800e0c6:	9906      	ldr	r1, [sp, #24]
 800e0c8:	2201      	movs	r2, #1
 800e0ca:	9805      	ldr	r0, [sp, #20]
 800e0cc:	f001 fbbe 	bl	800f84c <__lshift>
 800e0d0:	9907      	ldr	r1, [sp, #28]
 800e0d2:	9006      	str	r0, [sp, #24]
 800e0d4:	f001 fc26 	bl	800f924 <__mcmp>
 800e0d8:	2800      	cmp	r0, #0
 800e0da:	dd4c      	ble.n	800e176 <_strtod_l+0x916>
 800e0dc:	4b2b      	ldr	r3, [pc, #172]	@ (800e18c <_strtod_l+0x92c>)
 800e0de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e0e0:	403b      	ands	r3, r7
 800e0e2:	2a00      	cmp	r2, #0
 800e0e4:	d074      	beq.n	800e1d0 <_strtod_l+0x970>
 800e0e6:	22d6      	movs	r2, #214	@ 0xd6
 800e0e8:	04d2      	lsls	r2, r2, #19
 800e0ea:	4293      	cmp	r3, r2
 800e0ec:	d870      	bhi.n	800e1d0 <_strtod_l+0x970>
 800e0ee:	22dc      	movs	r2, #220	@ 0xdc
 800e0f0:	0492      	lsls	r2, r2, #18
 800e0f2:	4293      	cmp	r3, r2
 800e0f4:	d800      	bhi.n	800e0f8 <_strtod_l+0x898>
 800e0f6:	e693      	b.n	800de20 <_strtod_l+0x5c0>
 800e0f8:	0030      	movs	r0, r6
 800e0fa:	0039      	movs	r1, r7
 800e0fc:	4b24      	ldr	r3, [pc, #144]	@ (800e190 <_strtod_l+0x930>)
 800e0fe:	2200      	movs	r2, #0
 800e100:	f7f4 fbe8 	bl	80028d4 <__aeabi_dmul>
 800e104:	4b21      	ldr	r3, [pc, #132]	@ (800e18c <_strtod_l+0x92c>)
 800e106:	0006      	movs	r6, r0
 800e108:	000f      	movs	r7, r1
 800e10a:	420b      	tst	r3, r1
 800e10c:	d000      	beq.n	800e110 <_strtod_l+0x8b0>
 800e10e:	e5f4      	b.n	800dcfa <_strtod_l+0x49a>
 800e110:	2322      	movs	r3, #34	@ 0x22
 800e112:	9a05      	ldr	r2, [sp, #20]
 800e114:	6013      	str	r3, [r2, #0]
 800e116:	e5f0      	b.n	800dcfa <_strtod_l+0x49a>
 800e118:	970e      	str	r7, [sp, #56]	@ 0x38
 800e11a:	2800      	cmp	r0, #0
 800e11c:	d175      	bne.n	800e20a <_strtod_l+0x9aa>
 800e11e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e120:	033b      	lsls	r3, r7, #12
 800e122:	0b1b      	lsrs	r3, r3, #12
 800e124:	2a00      	cmp	r2, #0
 800e126:	d039      	beq.n	800e19c <_strtod_l+0x93c>
 800e128:	4a1a      	ldr	r2, [pc, #104]	@ (800e194 <_strtod_l+0x934>)
 800e12a:	4293      	cmp	r3, r2
 800e12c:	d138      	bne.n	800e1a0 <_strtod_l+0x940>
 800e12e:	2101      	movs	r1, #1
 800e130:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e132:	4249      	negs	r1, r1
 800e134:	0032      	movs	r2, r6
 800e136:	0008      	movs	r0, r1
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d00b      	beq.n	800e154 <_strtod_l+0x8f4>
 800e13c:	24d4      	movs	r4, #212	@ 0xd4
 800e13e:	4b13      	ldr	r3, [pc, #76]	@ (800e18c <_strtod_l+0x92c>)
 800e140:	0008      	movs	r0, r1
 800e142:	403b      	ands	r3, r7
 800e144:	04e4      	lsls	r4, r4, #19
 800e146:	42a3      	cmp	r3, r4
 800e148:	d804      	bhi.n	800e154 <_strtod_l+0x8f4>
 800e14a:	306c      	adds	r0, #108	@ 0x6c
 800e14c:	0d1b      	lsrs	r3, r3, #20
 800e14e:	1ac3      	subs	r3, r0, r3
 800e150:	4099      	lsls	r1, r3
 800e152:	0008      	movs	r0, r1
 800e154:	4282      	cmp	r2, r0
 800e156:	d123      	bne.n	800e1a0 <_strtod_l+0x940>
 800e158:	4b0f      	ldr	r3, [pc, #60]	@ (800e198 <_strtod_l+0x938>)
 800e15a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e15c:	4299      	cmp	r1, r3
 800e15e:	d102      	bne.n	800e166 <_strtod_l+0x906>
 800e160:	3201      	adds	r2, #1
 800e162:	d100      	bne.n	800e166 <_strtod_l+0x906>
 800e164:	e5c0      	b.n	800dce8 <_strtod_l+0x488>
 800e166:	4b09      	ldr	r3, [pc, #36]	@ (800e18c <_strtod_l+0x92c>)
 800e168:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e16a:	2600      	movs	r6, #0
 800e16c:	401a      	ands	r2, r3
 800e16e:	0013      	movs	r3, r2
 800e170:	2280      	movs	r2, #128	@ 0x80
 800e172:	0352      	lsls	r2, r2, #13
 800e174:	189f      	adds	r7, r3, r2
 800e176:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d1bd      	bne.n	800e0f8 <_strtod_l+0x898>
 800e17c:	e5bd      	b.n	800dcfa <_strtod_l+0x49a>
 800e17e:	46c0      	nop			@ (mov r8, r8)
 800e180:	08011cc8 	.word	0x08011cc8
 800e184:	fffffc02 	.word	0xfffffc02
 800e188:	fffffbe2 	.word	0xfffffbe2
 800e18c:	7ff00000 	.word	0x7ff00000
 800e190:	39500000 	.word	0x39500000
 800e194:	000fffff 	.word	0x000fffff
 800e198:	7fefffff 	.word	0x7fefffff
 800e19c:	4333      	orrs	r3, r6
 800e19e:	d09d      	beq.n	800e0dc <_strtod_l+0x87c>
 800e1a0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d01c      	beq.n	800e1e0 <_strtod_l+0x980>
 800e1a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e1a8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e1aa:	4213      	tst	r3, r2
 800e1ac:	d0e3      	beq.n	800e176 <_strtod_l+0x916>
 800e1ae:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e1b0:	0030      	movs	r0, r6
 800e1b2:	0039      	movs	r1, r7
 800e1b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d016      	beq.n	800e1e8 <_strtod_l+0x988>
 800e1ba:	f7ff fb39 	bl	800d830 <sulp>
 800e1be:	0002      	movs	r2, r0
 800e1c0:	000b      	movs	r3, r1
 800e1c2:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e1c4:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800e1c6:	f7f3 fb85 	bl	80018d4 <__aeabi_dadd>
 800e1ca:	0006      	movs	r6, r0
 800e1cc:	000f      	movs	r7, r1
 800e1ce:	e7d2      	b.n	800e176 <_strtod_l+0x916>
 800e1d0:	2601      	movs	r6, #1
 800e1d2:	4a92      	ldr	r2, [pc, #584]	@ (800e41c <_strtod_l+0xbbc>)
 800e1d4:	4276      	negs	r6, r6
 800e1d6:	189b      	adds	r3, r3, r2
 800e1d8:	4a91      	ldr	r2, [pc, #580]	@ (800e420 <_strtod_l+0xbc0>)
 800e1da:	431a      	orrs	r2, r3
 800e1dc:	0017      	movs	r7, r2
 800e1de:	e7ca      	b.n	800e176 <_strtod_l+0x916>
 800e1e0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e1e2:	4233      	tst	r3, r6
 800e1e4:	d0c7      	beq.n	800e176 <_strtod_l+0x916>
 800e1e6:	e7e2      	b.n	800e1ae <_strtod_l+0x94e>
 800e1e8:	f7ff fb22 	bl	800d830 <sulp>
 800e1ec:	0002      	movs	r2, r0
 800e1ee:	000b      	movs	r3, r1
 800e1f0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e1f2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800e1f4:	f7f4 fe54 	bl	8002ea0 <__aeabi_dsub>
 800e1f8:	2200      	movs	r2, #0
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	0006      	movs	r6, r0
 800e1fe:	000f      	movs	r7, r1
 800e200:	f7f2 f92c 	bl	800045c <__aeabi_dcmpeq>
 800e204:	2800      	cmp	r0, #0
 800e206:	d0b6      	beq.n	800e176 <_strtod_l+0x916>
 800e208:	e60a      	b.n	800de20 <_strtod_l+0x5c0>
 800e20a:	9907      	ldr	r1, [sp, #28]
 800e20c:	9806      	ldr	r0, [sp, #24]
 800e20e:	f001 fd0b 	bl	800fc28 <__ratio>
 800e212:	2380      	movs	r3, #128	@ 0x80
 800e214:	2200      	movs	r2, #0
 800e216:	05db      	lsls	r3, r3, #23
 800e218:	0004      	movs	r4, r0
 800e21a:	000d      	movs	r5, r1
 800e21c:	f7f2 f92e 	bl	800047c <__aeabi_dcmple>
 800e220:	2800      	cmp	r0, #0
 800e222:	d06c      	beq.n	800e2fe <_strtod_l+0xa9e>
 800e224:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e226:	2b00      	cmp	r3, #0
 800e228:	d177      	bne.n	800e31a <_strtod_l+0xaba>
 800e22a:	2e00      	cmp	r6, #0
 800e22c:	d157      	bne.n	800e2de <_strtod_l+0xa7e>
 800e22e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e230:	031b      	lsls	r3, r3, #12
 800e232:	d15a      	bne.n	800e2ea <_strtod_l+0xa8a>
 800e234:	2200      	movs	r2, #0
 800e236:	0020      	movs	r0, r4
 800e238:	0029      	movs	r1, r5
 800e23a:	4b7a      	ldr	r3, [pc, #488]	@ (800e424 <_strtod_l+0xbc4>)
 800e23c:	f7f2 f914 	bl	8000468 <__aeabi_dcmplt>
 800e240:	2800      	cmp	r0, #0
 800e242:	d159      	bne.n	800e2f8 <_strtod_l+0xa98>
 800e244:	0020      	movs	r0, r4
 800e246:	0029      	movs	r1, r5
 800e248:	2200      	movs	r2, #0
 800e24a:	4b77      	ldr	r3, [pc, #476]	@ (800e428 <_strtod_l+0xbc8>)
 800e24c:	f7f4 fb42 	bl	80028d4 <__aeabi_dmul>
 800e250:	0004      	movs	r4, r0
 800e252:	000d      	movs	r5, r1
 800e254:	2380      	movs	r3, #128	@ 0x80
 800e256:	061b      	lsls	r3, r3, #24
 800e258:	18eb      	adds	r3, r5, r3
 800e25a:	940a      	str	r4, [sp, #40]	@ 0x28
 800e25c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e25e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e260:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e262:	9216      	str	r2, [sp, #88]	@ 0x58
 800e264:	9317      	str	r3, [sp, #92]	@ 0x5c
 800e266:	4a71      	ldr	r2, [pc, #452]	@ (800e42c <_strtod_l+0xbcc>)
 800e268:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e26a:	4013      	ands	r3, r2
 800e26c:	9315      	str	r3, [sp, #84]	@ 0x54
 800e26e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e270:	4b6f      	ldr	r3, [pc, #444]	@ (800e430 <_strtod_l+0xbd0>)
 800e272:	429a      	cmp	r2, r3
 800e274:	d000      	beq.n	800e278 <_strtod_l+0xa18>
 800e276:	e087      	b.n	800e388 <_strtod_l+0xb28>
 800e278:	4a6e      	ldr	r2, [pc, #440]	@ (800e434 <_strtod_l+0xbd4>)
 800e27a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e27c:	4694      	mov	ip, r2
 800e27e:	4463      	add	r3, ip
 800e280:	001f      	movs	r7, r3
 800e282:	0030      	movs	r0, r6
 800e284:	0019      	movs	r1, r3
 800e286:	f001 fc03 	bl	800fa90 <__ulp>
 800e28a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e28c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e28e:	f7f4 fb21 	bl	80028d4 <__aeabi_dmul>
 800e292:	0032      	movs	r2, r6
 800e294:	003b      	movs	r3, r7
 800e296:	f7f3 fb1d 	bl	80018d4 <__aeabi_dadd>
 800e29a:	4a64      	ldr	r2, [pc, #400]	@ (800e42c <_strtod_l+0xbcc>)
 800e29c:	4b66      	ldr	r3, [pc, #408]	@ (800e438 <_strtod_l+0xbd8>)
 800e29e:	0006      	movs	r6, r0
 800e2a0:	400a      	ands	r2, r1
 800e2a2:	429a      	cmp	r2, r3
 800e2a4:	d940      	bls.n	800e328 <_strtod_l+0xac8>
 800e2a6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e2a8:	4a64      	ldr	r2, [pc, #400]	@ (800e43c <_strtod_l+0xbdc>)
 800e2aa:	4293      	cmp	r3, r2
 800e2ac:	d103      	bne.n	800e2b6 <_strtod_l+0xa56>
 800e2ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e2b0:	3301      	adds	r3, #1
 800e2b2:	d100      	bne.n	800e2b6 <_strtod_l+0xa56>
 800e2b4:	e518      	b.n	800dce8 <_strtod_l+0x488>
 800e2b6:	2601      	movs	r6, #1
 800e2b8:	4f60      	ldr	r7, [pc, #384]	@ (800e43c <_strtod_l+0xbdc>)
 800e2ba:	4276      	negs	r6, r6
 800e2bc:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800e2be:	9805      	ldr	r0, [sp, #20]
 800e2c0:	f001 f8a2 	bl	800f408 <_Bfree>
 800e2c4:	9908      	ldr	r1, [sp, #32]
 800e2c6:	9805      	ldr	r0, [sp, #20]
 800e2c8:	f001 f89e 	bl	800f408 <_Bfree>
 800e2cc:	9907      	ldr	r1, [sp, #28]
 800e2ce:	9805      	ldr	r0, [sp, #20]
 800e2d0:	f001 f89a 	bl	800f408 <_Bfree>
 800e2d4:	9906      	ldr	r1, [sp, #24]
 800e2d6:	9805      	ldr	r0, [sp, #20]
 800e2d8:	f001 f896 	bl	800f408 <_Bfree>
 800e2dc:	e617      	b.n	800df0e <_strtod_l+0x6ae>
 800e2de:	2e01      	cmp	r6, #1
 800e2e0:	d103      	bne.n	800e2ea <_strtod_l+0xa8a>
 800e2e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d100      	bne.n	800e2ea <_strtod_l+0xa8a>
 800e2e8:	e59a      	b.n	800de20 <_strtod_l+0x5c0>
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	4c54      	ldr	r4, [pc, #336]	@ (800e440 <_strtod_l+0xbe0>)
 800e2ee:	4d4d      	ldr	r5, [pc, #308]	@ (800e424 <_strtod_l+0xbc4>)
 800e2f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800e2f2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e2f4:	2400      	movs	r4, #0
 800e2f6:	e7b2      	b.n	800e25e <_strtod_l+0x9fe>
 800e2f8:	2400      	movs	r4, #0
 800e2fa:	4d4b      	ldr	r5, [pc, #300]	@ (800e428 <_strtod_l+0xbc8>)
 800e2fc:	e7aa      	b.n	800e254 <_strtod_l+0x9f4>
 800e2fe:	0020      	movs	r0, r4
 800e300:	0029      	movs	r1, r5
 800e302:	4b49      	ldr	r3, [pc, #292]	@ (800e428 <_strtod_l+0xbc8>)
 800e304:	2200      	movs	r2, #0
 800e306:	f7f4 fae5 	bl	80028d4 <__aeabi_dmul>
 800e30a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e30c:	0004      	movs	r4, r0
 800e30e:	000d      	movs	r5, r1
 800e310:	2b00      	cmp	r3, #0
 800e312:	d09f      	beq.n	800e254 <_strtod_l+0x9f4>
 800e314:	940a      	str	r4, [sp, #40]	@ 0x28
 800e316:	950b      	str	r5, [sp, #44]	@ 0x2c
 800e318:	e7a1      	b.n	800e25e <_strtod_l+0x9fe>
 800e31a:	2300      	movs	r3, #0
 800e31c:	4c41      	ldr	r4, [pc, #260]	@ (800e424 <_strtod_l+0xbc4>)
 800e31e:	0025      	movs	r5, r4
 800e320:	930a      	str	r3, [sp, #40]	@ 0x28
 800e322:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e324:	001c      	movs	r4, r3
 800e326:	e79a      	b.n	800e25e <_strtod_l+0x9fe>
 800e328:	23d4      	movs	r3, #212	@ 0xd4
 800e32a:	049b      	lsls	r3, r3, #18
 800e32c:	18cf      	adds	r7, r1, r3
 800e32e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e330:	9710      	str	r7, [sp, #64]	@ 0x40
 800e332:	2b00      	cmp	r3, #0
 800e334:	d1c2      	bne.n	800e2bc <_strtod_l+0xa5c>
 800e336:	4b3d      	ldr	r3, [pc, #244]	@ (800e42c <_strtod_l+0xbcc>)
 800e338:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e33a:	403b      	ands	r3, r7
 800e33c:	429a      	cmp	r2, r3
 800e33e:	d1bd      	bne.n	800e2bc <_strtod_l+0xa5c>
 800e340:	0020      	movs	r0, r4
 800e342:	0029      	movs	r1, r5
 800e344:	f7f2 f976 	bl	8000634 <__aeabi_d2lz>
 800e348:	f7f2 f9ae 	bl	80006a8 <__aeabi_l2d>
 800e34c:	0002      	movs	r2, r0
 800e34e:	000b      	movs	r3, r1
 800e350:	0020      	movs	r0, r4
 800e352:	0029      	movs	r1, r5
 800e354:	f7f4 fda4 	bl	8002ea0 <__aeabi_dsub>
 800e358:	033c      	lsls	r4, r7, #12
 800e35a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e35c:	0b24      	lsrs	r4, r4, #12
 800e35e:	4334      	orrs	r4, r6
 800e360:	900e      	str	r0, [sp, #56]	@ 0x38
 800e362:	910f      	str	r1, [sp, #60]	@ 0x3c
 800e364:	4a37      	ldr	r2, [pc, #220]	@ (800e444 <_strtod_l+0xbe4>)
 800e366:	431c      	orrs	r4, r3
 800e368:	d052      	beq.n	800e410 <_strtod_l+0xbb0>
 800e36a:	4b37      	ldr	r3, [pc, #220]	@ (800e448 <_strtod_l+0xbe8>)
 800e36c:	f7f2 f87c 	bl	8000468 <__aeabi_dcmplt>
 800e370:	2800      	cmp	r0, #0
 800e372:	d000      	beq.n	800e376 <_strtod_l+0xb16>
 800e374:	e4c1      	b.n	800dcfa <_strtod_l+0x49a>
 800e376:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800e378:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e37a:	4a34      	ldr	r2, [pc, #208]	@ (800e44c <_strtod_l+0xbec>)
 800e37c:	4b2a      	ldr	r3, [pc, #168]	@ (800e428 <_strtod_l+0xbc8>)
 800e37e:	f7f2 f887 	bl	8000490 <__aeabi_dcmpgt>
 800e382:	2800      	cmp	r0, #0
 800e384:	d09a      	beq.n	800e2bc <_strtod_l+0xa5c>
 800e386:	e4b8      	b.n	800dcfa <_strtod_l+0x49a>
 800e388:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d02a      	beq.n	800e3e4 <_strtod_l+0xb84>
 800e38e:	23d4      	movs	r3, #212	@ 0xd4
 800e390:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e392:	04db      	lsls	r3, r3, #19
 800e394:	429a      	cmp	r2, r3
 800e396:	d825      	bhi.n	800e3e4 <_strtod_l+0xb84>
 800e398:	0020      	movs	r0, r4
 800e39a:	0029      	movs	r1, r5
 800e39c:	4a2c      	ldr	r2, [pc, #176]	@ (800e450 <_strtod_l+0xbf0>)
 800e39e:	4b2d      	ldr	r3, [pc, #180]	@ (800e454 <_strtod_l+0xbf4>)
 800e3a0:	f7f2 f86c 	bl	800047c <__aeabi_dcmple>
 800e3a4:	2800      	cmp	r0, #0
 800e3a6:	d016      	beq.n	800e3d6 <_strtod_l+0xb76>
 800e3a8:	0020      	movs	r0, r4
 800e3aa:	0029      	movs	r1, r5
 800e3ac:	f7f2 f924 	bl	80005f8 <__aeabi_d2uiz>
 800e3b0:	2800      	cmp	r0, #0
 800e3b2:	d100      	bne.n	800e3b6 <_strtod_l+0xb56>
 800e3b4:	3001      	adds	r0, #1
 800e3b6:	f7f5 fa09 	bl	80037cc <__aeabi_ui2d>
 800e3ba:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e3bc:	0004      	movs	r4, r0
 800e3be:	000d      	movs	r5, r1
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d122      	bne.n	800e40a <_strtod_l+0xbaa>
 800e3c4:	2380      	movs	r3, #128	@ 0x80
 800e3c6:	061b      	lsls	r3, r3, #24
 800e3c8:	18cb      	adds	r3, r1, r3
 800e3ca:	9018      	str	r0, [sp, #96]	@ 0x60
 800e3cc:	9319      	str	r3, [sp, #100]	@ 0x64
 800e3ce:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800e3d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e3d2:	9216      	str	r2, [sp, #88]	@ 0x58
 800e3d4:	9317      	str	r3, [sp, #92]	@ 0x5c
 800e3d6:	22d6      	movs	r2, #214	@ 0xd6
 800e3d8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e3da:	04d2      	lsls	r2, r2, #19
 800e3dc:	189b      	adds	r3, r3, r2
 800e3de:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800e3e0:	1a9b      	subs	r3, r3, r2
 800e3e2:	9317      	str	r3, [sp, #92]	@ 0x5c
 800e3e4:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e3e6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800e3e8:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 800e3ea:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 800e3ec:	f001 fb50 	bl	800fa90 <__ulp>
 800e3f0:	0002      	movs	r2, r0
 800e3f2:	000b      	movs	r3, r1
 800e3f4:	0030      	movs	r0, r6
 800e3f6:	0039      	movs	r1, r7
 800e3f8:	f7f4 fa6c 	bl	80028d4 <__aeabi_dmul>
 800e3fc:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800e3fe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e400:	f7f3 fa68 	bl	80018d4 <__aeabi_dadd>
 800e404:	0006      	movs	r6, r0
 800e406:	000f      	movs	r7, r1
 800e408:	e791      	b.n	800e32e <_strtod_l+0xace>
 800e40a:	9418      	str	r4, [sp, #96]	@ 0x60
 800e40c:	9519      	str	r5, [sp, #100]	@ 0x64
 800e40e:	e7de      	b.n	800e3ce <_strtod_l+0xb6e>
 800e410:	4b11      	ldr	r3, [pc, #68]	@ (800e458 <_strtod_l+0xbf8>)
 800e412:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800e414:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e416:	f7f2 f827 	bl	8000468 <__aeabi_dcmplt>
 800e41a:	e7b2      	b.n	800e382 <_strtod_l+0xb22>
 800e41c:	fff00000 	.word	0xfff00000
 800e420:	000fffff 	.word	0x000fffff
 800e424:	3ff00000 	.word	0x3ff00000
 800e428:	3fe00000 	.word	0x3fe00000
 800e42c:	7ff00000 	.word	0x7ff00000
 800e430:	7fe00000 	.word	0x7fe00000
 800e434:	fcb00000 	.word	0xfcb00000
 800e438:	7c9fffff 	.word	0x7c9fffff
 800e43c:	7fefffff 	.word	0x7fefffff
 800e440:	bff00000 	.word	0xbff00000
 800e444:	94a03595 	.word	0x94a03595
 800e448:	3fdfffff 	.word	0x3fdfffff
 800e44c:	35afe535 	.word	0x35afe535
 800e450:	ffc00000 	.word	0xffc00000
 800e454:	41dfffff 	.word	0x41dfffff
 800e458:	3fcfffff 	.word	0x3fcfffff

0800e45c <strtod>:
 800e45c:	b510      	push	{r4, lr}
 800e45e:	4c04      	ldr	r4, [pc, #16]	@ (800e470 <strtod+0x14>)
 800e460:	000a      	movs	r2, r1
 800e462:	0001      	movs	r1, r0
 800e464:	4b03      	ldr	r3, [pc, #12]	@ (800e474 <strtod+0x18>)
 800e466:	6820      	ldr	r0, [r4, #0]
 800e468:	f7ff f9fa 	bl	800d860 <_strtod_l>
 800e46c:	bd10      	pop	{r4, pc}
 800e46e:	46c0      	nop			@ (mov r8, r8)
 800e470:	20000b30 	.word	0x20000b30
 800e474:	200009c4 	.word	0x200009c4

0800e478 <_strtol_l.isra.0>:
 800e478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e47a:	b085      	sub	sp, #20
 800e47c:	0017      	movs	r7, r2
 800e47e:	001e      	movs	r6, r3
 800e480:	9003      	str	r0, [sp, #12]
 800e482:	9101      	str	r1, [sp, #4]
 800e484:	2b24      	cmp	r3, #36	@ 0x24
 800e486:	d823      	bhi.n	800e4d0 <_strtol_l.isra.0+0x58>
 800e488:	000c      	movs	r4, r1
 800e48a:	2b01      	cmp	r3, #1
 800e48c:	d020      	beq.n	800e4d0 <_strtol_l.isra.0+0x58>
 800e48e:	4b3d      	ldr	r3, [pc, #244]	@ (800e584 <_strtol_l.isra.0+0x10c>)
 800e490:	2208      	movs	r2, #8
 800e492:	469c      	mov	ip, r3
 800e494:	0023      	movs	r3, r4
 800e496:	4661      	mov	r1, ip
 800e498:	781d      	ldrb	r5, [r3, #0]
 800e49a:	3401      	adds	r4, #1
 800e49c:	5d48      	ldrb	r0, [r1, r5]
 800e49e:	0001      	movs	r1, r0
 800e4a0:	4011      	ands	r1, r2
 800e4a2:	4210      	tst	r0, r2
 800e4a4:	d1f6      	bne.n	800e494 <_strtol_l.isra.0+0x1c>
 800e4a6:	2d2d      	cmp	r5, #45	@ 0x2d
 800e4a8:	d119      	bne.n	800e4de <_strtol_l.isra.0+0x66>
 800e4aa:	7825      	ldrb	r5, [r4, #0]
 800e4ac:	1c9c      	adds	r4, r3, #2
 800e4ae:	2301      	movs	r3, #1
 800e4b0:	9300      	str	r3, [sp, #0]
 800e4b2:	2210      	movs	r2, #16
 800e4b4:	0033      	movs	r3, r6
 800e4b6:	4393      	bics	r3, r2
 800e4b8:	d11d      	bne.n	800e4f6 <_strtol_l.isra.0+0x7e>
 800e4ba:	2d30      	cmp	r5, #48	@ 0x30
 800e4bc:	d115      	bne.n	800e4ea <_strtol_l.isra.0+0x72>
 800e4be:	2120      	movs	r1, #32
 800e4c0:	7823      	ldrb	r3, [r4, #0]
 800e4c2:	438b      	bics	r3, r1
 800e4c4:	2b58      	cmp	r3, #88	@ 0x58
 800e4c6:	d110      	bne.n	800e4ea <_strtol_l.isra.0+0x72>
 800e4c8:	7865      	ldrb	r5, [r4, #1]
 800e4ca:	3402      	adds	r4, #2
 800e4cc:	2610      	movs	r6, #16
 800e4ce:	e012      	b.n	800e4f6 <_strtol_l.isra.0+0x7e>
 800e4d0:	f000 fab2 	bl	800ea38 <__errno>
 800e4d4:	2316      	movs	r3, #22
 800e4d6:	6003      	str	r3, [r0, #0]
 800e4d8:	2000      	movs	r0, #0
 800e4da:	b005      	add	sp, #20
 800e4dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e4de:	9100      	str	r1, [sp, #0]
 800e4e0:	2d2b      	cmp	r5, #43	@ 0x2b
 800e4e2:	d1e6      	bne.n	800e4b2 <_strtol_l.isra.0+0x3a>
 800e4e4:	7825      	ldrb	r5, [r4, #0]
 800e4e6:	1c9c      	adds	r4, r3, #2
 800e4e8:	e7e3      	b.n	800e4b2 <_strtol_l.isra.0+0x3a>
 800e4ea:	2e00      	cmp	r6, #0
 800e4ec:	d1ee      	bne.n	800e4cc <_strtol_l.isra.0+0x54>
 800e4ee:	360a      	adds	r6, #10
 800e4f0:	2d30      	cmp	r5, #48	@ 0x30
 800e4f2:	d100      	bne.n	800e4f6 <_strtol_l.isra.0+0x7e>
 800e4f4:	3e02      	subs	r6, #2
 800e4f6:	4a24      	ldr	r2, [pc, #144]	@ (800e588 <_strtol_l.isra.0+0x110>)
 800e4f8:	9b00      	ldr	r3, [sp, #0]
 800e4fa:	4694      	mov	ip, r2
 800e4fc:	4463      	add	r3, ip
 800e4fe:	0031      	movs	r1, r6
 800e500:	0018      	movs	r0, r3
 800e502:	9302      	str	r3, [sp, #8]
 800e504:	f7f1 feaa 	bl	800025c <__aeabi_uidivmod>
 800e508:	2200      	movs	r2, #0
 800e50a:	4684      	mov	ip, r0
 800e50c:	0010      	movs	r0, r2
 800e50e:	002b      	movs	r3, r5
 800e510:	3b30      	subs	r3, #48	@ 0x30
 800e512:	2b09      	cmp	r3, #9
 800e514:	d811      	bhi.n	800e53a <_strtol_l.isra.0+0xc2>
 800e516:	001d      	movs	r5, r3
 800e518:	42ae      	cmp	r6, r5
 800e51a:	dd1d      	ble.n	800e558 <_strtol_l.isra.0+0xe0>
 800e51c:	1c53      	adds	r3, r2, #1
 800e51e:	d009      	beq.n	800e534 <_strtol_l.isra.0+0xbc>
 800e520:	2201      	movs	r2, #1
 800e522:	4252      	negs	r2, r2
 800e524:	4584      	cmp	ip, r0
 800e526:	d305      	bcc.n	800e534 <_strtol_l.isra.0+0xbc>
 800e528:	d101      	bne.n	800e52e <_strtol_l.isra.0+0xb6>
 800e52a:	42a9      	cmp	r1, r5
 800e52c:	db11      	blt.n	800e552 <_strtol_l.isra.0+0xda>
 800e52e:	2201      	movs	r2, #1
 800e530:	4370      	muls	r0, r6
 800e532:	1828      	adds	r0, r5, r0
 800e534:	7825      	ldrb	r5, [r4, #0]
 800e536:	3401      	adds	r4, #1
 800e538:	e7e9      	b.n	800e50e <_strtol_l.isra.0+0x96>
 800e53a:	002b      	movs	r3, r5
 800e53c:	3b41      	subs	r3, #65	@ 0x41
 800e53e:	2b19      	cmp	r3, #25
 800e540:	d801      	bhi.n	800e546 <_strtol_l.isra.0+0xce>
 800e542:	3d37      	subs	r5, #55	@ 0x37
 800e544:	e7e8      	b.n	800e518 <_strtol_l.isra.0+0xa0>
 800e546:	002b      	movs	r3, r5
 800e548:	3b61      	subs	r3, #97	@ 0x61
 800e54a:	2b19      	cmp	r3, #25
 800e54c:	d804      	bhi.n	800e558 <_strtol_l.isra.0+0xe0>
 800e54e:	3d57      	subs	r5, #87	@ 0x57
 800e550:	e7e2      	b.n	800e518 <_strtol_l.isra.0+0xa0>
 800e552:	2201      	movs	r2, #1
 800e554:	4252      	negs	r2, r2
 800e556:	e7ed      	b.n	800e534 <_strtol_l.isra.0+0xbc>
 800e558:	1c53      	adds	r3, r2, #1
 800e55a:	d108      	bne.n	800e56e <_strtol_l.isra.0+0xf6>
 800e55c:	2322      	movs	r3, #34	@ 0x22
 800e55e:	9a03      	ldr	r2, [sp, #12]
 800e560:	9802      	ldr	r0, [sp, #8]
 800e562:	6013      	str	r3, [r2, #0]
 800e564:	2f00      	cmp	r7, #0
 800e566:	d0b8      	beq.n	800e4da <_strtol_l.isra.0+0x62>
 800e568:	1e63      	subs	r3, r4, #1
 800e56a:	9301      	str	r3, [sp, #4]
 800e56c:	e007      	b.n	800e57e <_strtol_l.isra.0+0x106>
 800e56e:	9b00      	ldr	r3, [sp, #0]
 800e570:	2b00      	cmp	r3, #0
 800e572:	d000      	beq.n	800e576 <_strtol_l.isra.0+0xfe>
 800e574:	4240      	negs	r0, r0
 800e576:	2f00      	cmp	r7, #0
 800e578:	d0af      	beq.n	800e4da <_strtol_l.isra.0+0x62>
 800e57a:	2a00      	cmp	r2, #0
 800e57c:	d1f4      	bne.n	800e568 <_strtol_l.isra.0+0xf0>
 800e57e:	9b01      	ldr	r3, [sp, #4]
 800e580:	603b      	str	r3, [r7, #0]
 800e582:	e7aa      	b.n	800e4da <_strtol_l.isra.0+0x62>
 800e584:	08011cf1 	.word	0x08011cf1
 800e588:	7fffffff 	.word	0x7fffffff

0800e58c <strtol>:
 800e58c:	b510      	push	{r4, lr}
 800e58e:	4c04      	ldr	r4, [pc, #16]	@ (800e5a0 <strtol+0x14>)
 800e590:	0013      	movs	r3, r2
 800e592:	000a      	movs	r2, r1
 800e594:	0001      	movs	r1, r0
 800e596:	6820      	ldr	r0, [r4, #0]
 800e598:	f7ff ff6e 	bl	800e478 <_strtol_l.isra.0>
 800e59c:	bd10      	pop	{r4, pc}
 800e59e:	46c0      	nop			@ (mov r8, r8)
 800e5a0:	20000b30 	.word	0x20000b30

0800e5a4 <_strtoll_l.isra.0>:
 800e5a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e5a6:	b08d      	sub	sp, #52	@ 0x34
 800e5a8:	000c      	movs	r4, r1
 800e5aa:	9102      	str	r1, [sp, #8]
 800e5ac:	001e      	movs	r6, r3
 800e5ae:	2108      	movs	r1, #8
 800e5b0:	4f4c      	ldr	r7, [pc, #304]	@ (800e6e4 <_strtoll_l.isra.0+0x140>)
 800e5b2:	900a      	str	r0, [sp, #40]	@ 0x28
 800e5b4:	9203      	str	r2, [sp, #12]
 800e5b6:	0023      	movs	r3, r4
 800e5b8:	781a      	ldrb	r2, [r3, #0]
 800e5ba:	3401      	adds	r4, #1
 800e5bc:	5cbd      	ldrb	r5, [r7, r2]
 800e5be:	0028      	movs	r0, r5
 800e5c0:	4008      	ands	r0, r1
 800e5c2:	420d      	tst	r5, r1
 800e5c4:	d1f7      	bne.n	800e5b6 <_strtoll_l.isra.0+0x12>
 800e5c6:	0015      	movs	r5, r2
 800e5c8:	2a2d      	cmp	r2, #45	@ 0x2d
 800e5ca:	d112      	bne.n	800e5f2 <_strtoll_l.isra.0+0x4e>
 800e5cc:	7825      	ldrb	r5, [r4, #0]
 800e5ce:	1c9c      	adds	r4, r3, #2
 800e5d0:	2301      	movs	r3, #1
 800e5d2:	9301      	str	r3, [sp, #4]
 800e5d4:	2210      	movs	r2, #16
 800e5d6:	0033      	movs	r3, r6
 800e5d8:	4393      	bics	r3, r2
 800e5da:	d116      	bne.n	800e60a <_strtoll_l.isra.0+0x66>
 800e5dc:	2d30      	cmp	r5, #48	@ 0x30
 800e5de:	d10e      	bne.n	800e5fe <_strtoll_l.isra.0+0x5a>
 800e5e0:	2120      	movs	r1, #32
 800e5e2:	7823      	ldrb	r3, [r4, #0]
 800e5e4:	438b      	bics	r3, r1
 800e5e6:	2b58      	cmp	r3, #88	@ 0x58
 800e5e8:	d109      	bne.n	800e5fe <_strtoll_l.isra.0+0x5a>
 800e5ea:	7865      	ldrb	r5, [r4, #1]
 800e5ec:	3402      	adds	r4, #2
 800e5ee:	2610      	movs	r6, #16
 800e5f0:	e00b      	b.n	800e60a <_strtoll_l.isra.0+0x66>
 800e5f2:	9001      	str	r0, [sp, #4]
 800e5f4:	2a2b      	cmp	r2, #43	@ 0x2b
 800e5f6:	d1ed      	bne.n	800e5d4 <_strtoll_l.isra.0+0x30>
 800e5f8:	7825      	ldrb	r5, [r4, #0]
 800e5fa:	1c9c      	adds	r4, r3, #2
 800e5fc:	e7ea      	b.n	800e5d4 <_strtoll_l.isra.0+0x30>
 800e5fe:	2e00      	cmp	r6, #0
 800e600:	d1f5      	bne.n	800e5ee <_strtoll_l.isra.0+0x4a>
 800e602:	360a      	adds	r6, #10
 800e604:	2d30      	cmp	r5, #48	@ 0x30
 800e606:	d100      	bne.n	800e60a <_strtoll_l.isra.0+0x66>
 800e608:	3e02      	subs	r6, #2
 800e60a:	2001      	movs	r0, #1
 800e60c:	2300      	movs	r3, #0
 800e60e:	4936      	ldr	r1, [pc, #216]	@ (800e6e8 <_strtoll_l.isra.0+0x144>)
 800e610:	9a01      	ldr	r2, [sp, #4]
 800e612:	4240      	negs	r0, r0
 800e614:	1812      	adds	r2, r2, r0
 800e616:	414b      	adcs	r3, r1
 800e618:	9204      	str	r2, [sp, #16]
 800e61a:	9305      	str	r3, [sp, #20]
 800e61c:	9804      	ldr	r0, [sp, #16]
 800e61e:	9905      	ldr	r1, [sp, #20]
 800e620:	17f3      	asrs	r3, r6, #31
 800e622:	0032      	movs	r2, r6
 800e624:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e626:	f7f1 ff81 	bl	800052c <__aeabi_uldivmod>
 800e62a:	2300      	movs	r3, #0
 800e62c:	000f      	movs	r7, r1
 800e62e:	9008      	str	r0, [sp, #32]
 800e630:	2100      	movs	r1, #0
 800e632:	2000      	movs	r0, #0
 800e634:	9209      	str	r2, [sp, #36]	@ 0x24
 800e636:	002a      	movs	r2, r5
 800e638:	3a30      	subs	r2, #48	@ 0x30
 800e63a:	2a09      	cmp	r2, #9
 800e63c:	d823      	bhi.n	800e686 <_strtoll_l.isra.0+0xe2>
 800e63e:	0015      	movs	r5, r2
 800e640:	42ae      	cmp	r6, r5
 800e642:	dd2f      	ble.n	800e6a4 <_strtoll_l.isra.0+0x100>
 800e644:	1c5a      	adds	r2, r3, #1
 800e646:	d01b      	beq.n	800e680 <_strtoll_l.isra.0+0xdc>
 800e648:	42b9      	cmp	r1, r7
 800e64a:	d828      	bhi.n	800e69e <_strtoll_l.isra.0+0xfa>
 800e64c:	d102      	bne.n	800e654 <_strtoll_l.isra.0+0xb0>
 800e64e:	9b08      	ldr	r3, [sp, #32]
 800e650:	4298      	cmp	r0, r3
 800e652:	d824      	bhi.n	800e69e <_strtoll_l.isra.0+0xfa>
 800e654:	9b08      	ldr	r3, [sp, #32]
 800e656:	4283      	cmp	r3, r0
 800e658:	d104      	bne.n	800e664 <_strtoll_l.isra.0+0xc0>
 800e65a:	428f      	cmp	r7, r1
 800e65c:	d102      	bne.n	800e664 <_strtoll_l.isra.0+0xc0>
 800e65e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e660:	42ab      	cmp	r3, r5
 800e662:	db1c      	blt.n	800e69e <_strtoll_l.isra.0+0xfa>
 800e664:	0002      	movs	r2, r0
 800e666:	000b      	movs	r3, r1
 800e668:	0030      	movs	r0, r6
 800e66a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e66c:	f7f1 ff7e 	bl	800056c <__aeabi_lmul>
 800e670:	17eb      	asrs	r3, r5, #31
 800e672:	9506      	str	r5, [sp, #24]
 800e674:	9307      	str	r3, [sp, #28]
 800e676:	9a06      	ldr	r2, [sp, #24]
 800e678:	9b07      	ldr	r3, [sp, #28]
 800e67a:	1880      	adds	r0, r0, r2
 800e67c:	4159      	adcs	r1, r3
 800e67e:	2301      	movs	r3, #1
 800e680:	7825      	ldrb	r5, [r4, #0]
 800e682:	3401      	adds	r4, #1
 800e684:	e7d7      	b.n	800e636 <_strtoll_l.isra.0+0x92>
 800e686:	002a      	movs	r2, r5
 800e688:	3a41      	subs	r2, #65	@ 0x41
 800e68a:	2a19      	cmp	r2, #25
 800e68c:	d801      	bhi.n	800e692 <_strtoll_l.isra.0+0xee>
 800e68e:	3d37      	subs	r5, #55	@ 0x37
 800e690:	e7d6      	b.n	800e640 <_strtoll_l.isra.0+0x9c>
 800e692:	002a      	movs	r2, r5
 800e694:	3a61      	subs	r2, #97	@ 0x61
 800e696:	2a19      	cmp	r2, #25
 800e698:	d804      	bhi.n	800e6a4 <_strtoll_l.isra.0+0x100>
 800e69a:	3d57      	subs	r5, #87	@ 0x57
 800e69c:	e7d0      	b.n	800e640 <_strtoll_l.isra.0+0x9c>
 800e69e:	2301      	movs	r3, #1
 800e6a0:	425b      	negs	r3, r3
 800e6a2:	e7ed      	b.n	800e680 <_strtoll_l.isra.0+0xdc>
 800e6a4:	1c5a      	adds	r2, r3, #1
 800e6a6:	d109      	bne.n	800e6bc <_strtoll_l.isra.0+0x118>
 800e6a8:	9804      	ldr	r0, [sp, #16]
 800e6aa:	9905      	ldr	r1, [sp, #20]
 800e6ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e6ae:	3323      	adds	r3, #35	@ 0x23
 800e6b0:	6013      	str	r3, [r2, #0]
 800e6b2:	9b03      	ldr	r3, [sp, #12]
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d10e      	bne.n	800e6d6 <_strtoll_l.isra.0+0x132>
 800e6b8:	b00d      	add	sp, #52	@ 0x34
 800e6ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e6bc:	9a01      	ldr	r2, [sp, #4]
 800e6be:	2a00      	cmp	r2, #0
 800e6c0:	d004      	beq.n	800e6cc <_strtoll_l.isra.0+0x128>
 800e6c2:	0005      	movs	r5, r0
 800e6c4:	000e      	movs	r6, r1
 800e6c6:	2100      	movs	r1, #0
 800e6c8:	4268      	negs	r0, r5
 800e6ca:	41b1      	sbcs	r1, r6
 800e6cc:	9a03      	ldr	r2, [sp, #12]
 800e6ce:	2a00      	cmp	r2, #0
 800e6d0:	d0f2      	beq.n	800e6b8 <_strtoll_l.isra.0+0x114>
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d001      	beq.n	800e6da <_strtoll_l.isra.0+0x136>
 800e6d6:	1e63      	subs	r3, r4, #1
 800e6d8:	9302      	str	r3, [sp, #8]
 800e6da:	9b03      	ldr	r3, [sp, #12]
 800e6dc:	9a02      	ldr	r2, [sp, #8]
 800e6de:	601a      	str	r2, [r3, #0]
 800e6e0:	e7ea      	b.n	800e6b8 <_strtoll_l.isra.0+0x114>
 800e6e2:	46c0      	nop			@ (mov r8, r8)
 800e6e4:	08011cf1 	.word	0x08011cf1
 800e6e8:	7fffffff 	.word	0x7fffffff

0800e6ec <strtoll>:
 800e6ec:	b510      	push	{r4, lr}
 800e6ee:	4c04      	ldr	r4, [pc, #16]	@ (800e700 <strtoll+0x14>)
 800e6f0:	0013      	movs	r3, r2
 800e6f2:	000a      	movs	r2, r1
 800e6f4:	0001      	movs	r1, r0
 800e6f6:	6820      	ldr	r0, [r4, #0]
 800e6f8:	f7ff ff54 	bl	800e5a4 <_strtoll_l.isra.0>
 800e6fc:	bd10      	pop	{r4, pc}
 800e6fe:	46c0      	nop			@ (mov r8, r8)
 800e700:	20000b30 	.word	0x20000b30

0800e704 <std>:
 800e704:	2300      	movs	r3, #0
 800e706:	b510      	push	{r4, lr}
 800e708:	0004      	movs	r4, r0
 800e70a:	6003      	str	r3, [r0, #0]
 800e70c:	6043      	str	r3, [r0, #4]
 800e70e:	6083      	str	r3, [r0, #8]
 800e710:	8181      	strh	r1, [r0, #12]
 800e712:	6643      	str	r3, [r0, #100]	@ 0x64
 800e714:	81c2      	strh	r2, [r0, #14]
 800e716:	6103      	str	r3, [r0, #16]
 800e718:	6143      	str	r3, [r0, #20]
 800e71a:	6183      	str	r3, [r0, #24]
 800e71c:	0019      	movs	r1, r3
 800e71e:	2208      	movs	r2, #8
 800e720:	305c      	adds	r0, #92	@ 0x5c
 800e722:	f000 f921 	bl	800e968 <memset>
 800e726:	4b0b      	ldr	r3, [pc, #44]	@ (800e754 <std+0x50>)
 800e728:	6224      	str	r4, [r4, #32]
 800e72a:	6263      	str	r3, [r4, #36]	@ 0x24
 800e72c:	4b0a      	ldr	r3, [pc, #40]	@ (800e758 <std+0x54>)
 800e72e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e730:	4b0a      	ldr	r3, [pc, #40]	@ (800e75c <std+0x58>)
 800e732:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e734:	4b0a      	ldr	r3, [pc, #40]	@ (800e760 <std+0x5c>)
 800e736:	6323      	str	r3, [r4, #48]	@ 0x30
 800e738:	4b0a      	ldr	r3, [pc, #40]	@ (800e764 <std+0x60>)
 800e73a:	429c      	cmp	r4, r3
 800e73c:	d005      	beq.n	800e74a <std+0x46>
 800e73e:	4b0a      	ldr	r3, [pc, #40]	@ (800e768 <std+0x64>)
 800e740:	429c      	cmp	r4, r3
 800e742:	d002      	beq.n	800e74a <std+0x46>
 800e744:	4b09      	ldr	r3, [pc, #36]	@ (800e76c <std+0x68>)
 800e746:	429c      	cmp	r4, r3
 800e748:	d103      	bne.n	800e752 <std+0x4e>
 800e74a:	0020      	movs	r0, r4
 800e74c:	3058      	adds	r0, #88	@ 0x58
 800e74e:	f000 f99d 	bl	800ea8c <__retarget_lock_init_recursive>
 800e752:	bd10      	pop	{r4, pc}
 800e754:	0800e8d1 	.word	0x0800e8d1
 800e758:	0800e8f9 	.word	0x0800e8f9
 800e75c:	0800e931 	.word	0x0800e931
 800e760:	0800e95d 	.word	0x0800e95d
 800e764:	20001e1c 	.word	0x20001e1c
 800e768:	20001e84 	.word	0x20001e84
 800e76c:	20001eec 	.word	0x20001eec

0800e770 <stdio_exit_handler>:
 800e770:	b510      	push	{r4, lr}
 800e772:	4a03      	ldr	r2, [pc, #12]	@ (800e780 <stdio_exit_handler+0x10>)
 800e774:	4903      	ldr	r1, [pc, #12]	@ (800e784 <stdio_exit_handler+0x14>)
 800e776:	4804      	ldr	r0, [pc, #16]	@ (800e788 <stdio_exit_handler+0x18>)
 800e778:	f000 f86c 	bl	800e854 <_fwalk_sglue>
 800e77c:	bd10      	pop	{r4, pc}
 800e77e:	46c0      	nop			@ (mov r8, r8)
 800e780:	200009b8 	.word	0x200009b8
 800e784:	08010669 	.word	0x08010669
 800e788:	20000b34 	.word	0x20000b34

0800e78c <cleanup_stdio>:
 800e78c:	6841      	ldr	r1, [r0, #4]
 800e78e:	4b0b      	ldr	r3, [pc, #44]	@ (800e7bc <cleanup_stdio+0x30>)
 800e790:	b510      	push	{r4, lr}
 800e792:	0004      	movs	r4, r0
 800e794:	4299      	cmp	r1, r3
 800e796:	d001      	beq.n	800e79c <cleanup_stdio+0x10>
 800e798:	f001 ff66 	bl	8010668 <_fflush_r>
 800e79c:	68a1      	ldr	r1, [r4, #8]
 800e79e:	4b08      	ldr	r3, [pc, #32]	@ (800e7c0 <cleanup_stdio+0x34>)
 800e7a0:	4299      	cmp	r1, r3
 800e7a2:	d002      	beq.n	800e7aa <cleanup_stdio+0x1e>
 800e7a4:	0020      	movs	r0, r4
 800e7a6:	f001 ff5f 	bl	8010668 <_fflush_r>
 800e7aa:	68e1      	ldr	r1, [r4, #12]
 800e7ac:	4b05      	ldr	r3, [pc, #20]	@ (800e7c4 <cleanup_stdio+0x38>)
 800e7ae:	4299      	cmp	r1, r3
 800e7b0:	d002      	beq.n	800e7b8 <cleanup_stdio+0x2c>
 800e7b2:	0020      	movs	r0, r4
 800e7b4:	f001 ff58 	bl	8010668 <_fflush_r>
 800e7b8:	bd10      	pop	{r4, pc}
 800e7ba:	46c0      	nop			@ (mov r8, r8)
 800e7bc:	20001e1c 	.word	0x20001e1c
 800e7c0:	20001e84 	.word	0x20001e84
 800e7c4:	20001eec 	.word	0x20001eec

0800e7c8 <global_stdio_init.part.0>:
 800e7c8:	b510      	push	{r4, lr}
 800e7ca:	4b09      	ldr	r3, [pc, #36]	@ (800e7f0 <global_stdio_init.part.0+0x28>)
 800e7cc:	4a09      	ldr	r2, [pc, #36]	@ (800e7f4 <global_stdio_init.part.0+0x2c>)
 800e7ce:	2104      	movs	r1, #4
 800e7d0:	601a      	str	r2, [r3, #0]
 800e7d2:	4809      	ldr	r0, [pc, #36]	@ (800e7f8 <global_stdio_init.part.0+0x30>)
 800e7d4:	2200      	movs	r2, #0
 800e7d6:	f7ff ff95 	bl	800e704 <std>
 800e7da:	2201      	movs	r2, #1
 800e7dc:	2109      	movs	r1, #9
 800e7de:	4807      	ldr	r0, [pc, #28]	@ (800e7fc <global_stdio_init.part.0+0x34>)
 800e7e0:	f7ff ff90 	bl	800e704 <std>
 800e7e4:	2202      	movs	r2, #2
 800e7e6:	2112      	movs	r1, #18
 800e7e8:	4805      	ldr	r0, [pc, #20]	@ (800e800 <global_stdio_init.part.0+0x38>)
 800e7ea:	f7ff ff8b 	bl	800e704 <std>
 800e7ee:	bd10      	pop	{r4, pc}
 800e7f0:	20001f54 	.word	0x20001f54
 800e7f4:	0800e771 	.word	0x0800e771
 800e7f8:	20001e1c 	.word	0x20001e1c
 800e7fc:	20001e84 	.word	0x20001e84
 800e800:	20001eec 	.word	0x20001eec

0800e804 <__sfp_lock_acquire>:
 800e804:	b510      	push	{r4, lr}
 800e806:	4802      	ldr	r0, [pc, #8]	@ (800e810 <__sfp_lock_acquire+0xc>)
 800e808:	f000 f941 	bl	800ea8e <__retarget_lock_acquire_recursive>
 800e80c:	bd10      	pop	{r4, pc}
 800e80e:	46c0      	nop			@ (mov r8, r8)
 800e810:	20001f5d 	.word	0x20001f5d

0800e814 <__sfp_lock_release>:
 800e814:	b510      	push	{r4, lr}
 800e816:	4802      	ldr	r0, [pc, #8]	@ (800e820 <__sfp_lock_release+0xc>)
 800e818:	f000 f93a 	bl	800ea90 <__retarget_lock_release_recursive>
 800e81c:	bd10      	pop	{r4, pc}
 800e81e:	46c0      	nop			@ (mov r8, r8)
 800e820:	20001f5d 	.word	0x20001f5d

0800e824 <__sinit>:
 800e824:	b510      	push	{r4, lr}
 800e826:	0004      	movs	r4, r0
 800e828:	f7ff ffec 	bl	800e804 <__sfp_lock_acquire>
 800e82c:	6a23      	ldr	r3, [r4, #32]
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d002      	beq.n	800e838 <__sinit+0x14>
 800e832:	f7ff ffef 	bl	800e814 <__sfp_lock_release>
 800e836:	bd10      	pop	{r4, pc}
 800e838:	4b04      	ldr	r3, [pc, #16]	@ (800e84c <__sinit+0x28>)
 800e83a:	6223      	str	r3, [r4, #32]
 800e83c:	4b04      	ldr	r3, [pc, #16]	@ (800e850 <__sinit+0x2c>)
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	2b00      	cmp	r3, #0
 800e842:	d1f6      	bne.n	800e832 <__sinit+0xe>
 800e844:	f7ff ffc0 	bl	800e7c8 <global_stdio_init.part.0>
 800e848:	e7f3      	b.n	800e832 <__sinit+0xe>
 800e84a:	46c0      	nop			@ (mov r8, r8)
 800e84c:	0800e78d 	.word	0x0800e78d
 800e850:	20001f54 	.word	0x20001f54

0800e854 <_fwalk_sglue>:
 800e854:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e856:	0014      	movs	r4, r2
 800e858:	2600      	movs	r6, #0
 800e85a:	9000      	str	r0, [sp, #0]
 800e85c:	9101      	str	r1, [sp, #4]
 800e85e:	68a5      	ldr	r5, [r4, #8]
 800e860:	6867      	ldr	r7, [r4, #4]
 800e862:	3f01      	subs	r7, #1
 800e864:	d504      	bpl.n	800e870 <_fwalk_sglue+0x1c>
 800e866:	6824      	ldr	r4, [r4, #0]
 800e868:	2c00      	cmp	r4, #0
 800e86a:	d1f8      	bne.n	800e85e <_fwalk_sglue+0xa>
 800e86c:	0030      	movs	r0, r6
 800e86e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e870:	89ab      	ldrh	r3, [r5, #12]
 800e872:	2b01      	cmp	r3, #1
 800e874:	d908      	bls.n	800e888 <_fwalk_sglue+0x34>
 800e876:	220e      	movs	r2, #14
 800e878:	5eab      	ldrsh	r3, [r5, r2]
 800e87a:	3301      	adds	r3, #1
 800e87c:	d004      	beq.n	800e888 <_fwalk_sglue+0x34>
 800e87e:	0029      	movs	r1, r5
 800e880:	9800      	ldr	r0, [sp, #0]
 800e882:	9b01      	ldr	r3, [sp, #4]
 800e884:	4798      	blx	r3
 800e886:	4306      	orrs	r6, r0
 800e888:	3568      	adds	r5, #104	@ 0x68
 800e88a:	e7ea      	b.n	800e862 <_fwalk_sglue+0xe>

0800e88c <siprintf>:
 800e88c:	b40e      	push	{r1, r2, r3}
 800e88e:	b510      	push	{r4, lr}
 800e890:	2400      	movs	r4, #0
 800e892:	490c      	ldr	r1, [pc, #48]	@ (800e8c4 <siprintf+0x38>)
 800e894:	b09d      	sub	sp, #116	@ 0x74
 800e896:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e898:	9002      	str	r0, [sp, #8]
 800e89a:	9006      	str	r0, [sp, #24]
 800e89c:	9107      	str	r1, [sp, #28]
 800e89e:	9104      	str	r1, [sp, #16]
 800e8a0:	4809      	ldr	r0, [pc, #36]	@ (800e8c8 <siprintf+0x3c>)
 800e8a2:	490a      	ldr	r1, [pc, #40]	@ (800e8cc <siprintf+0x40>)
 800e8a4:	cb04      	ldmia	r3!, {r2}
 800e8a6:	9105      	str	r1, [sp, #20]
 800e8a8:	6800      	ldr	r0, [r0, #0]
 800e8aa:	a902      	add	r1, sp, #8
 800e8ac:	9301      	str	r3, [sp, #4]
 800e8ae:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e8b0:	f001 fa96 	bl	800fde0 <_svfiprintf_r>
 800e8b4:	9b02      	ldr	r3, [sp, #8]
 800e8b6:	701c      	strb	r4, [r3, #0]
 800e8b8:	b01d      	add	sp, #116	@ 0x74
 800e8ba:	bc10      	pop	{r4}
 800e8bc:	bc08      	pop	{r3}
 800e8be:	b003      	add	sp, #12
 800e8c0:	4718      	bx	r3
 800e8c2:	46c0      	nop			@ (mov r8, r8)
 800e8c4:	7fffffff 	.word	0x7fffffff
 800e8c8:	20000b30 	.word	0x20000b30
 800e8cc:	ffff0208 	.word	0xffff0208

0800e8d0 <__sread>:
 800e8d0:	b570      	push	{r4, r5, r6, lr}
 800e8d2:	000c      	movs	r4, r1
 800e8d4:	250e      	movs	r5, #14
 800e8d6:	5f49      	ldrsh	r1, [r1, r5]
 800e8d8:	f000 f886 	bl	800e9e8 <_read_r>
 800e8dc:	2800      	cmp	r0, #0
 800e8de:	db03      	blt.n	800e8e8 <__sread+0x18>
 800e8e0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800e8e2:	181b      	adds	r3, r3, r0
 800e8e4:	6563      	str	r3, [r4, #84]	@ 0x54
 800e8e6:	bd70      	pop	{r4, r5, r6, pc}
 800e8e8:	89a3      	ldrh	r3, [r4, #12]
 800e8ea:	4a02      	ldr	r2, [pc, #8]	@ (800e8f4 <__sread+0x24>)
 800e8ec:	4013      	ands	r3, r2
 800e8ee:	81a3      	strh	r3, [r4, #12]
 800e8f0:	e7f9      	b.n	800e8e6 <__sread+0x16>
 800e8f2:	46c0      	nop			@ (mov r8, r8)
 800e8f4:	ffffefff 	.word	0xffffefff

0800e8f8 <__swrite>:
 800e8f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8fa:	001f      	movs	r7, r3
 800e8fc:	898b      	ldrh	r3, [r1, #12]
 800e8fe:	0005      	movs	r5, r0
 800e900:	000c      	movs	r4, r1
 800e902:	0016      	movs	r6, r2
 800e904:	05db      	lsls	r3, r3, #23
 800e906:	d505      	bpl.n	800e914 <__swrite+0x1c>
 800e908:	230e      	movs	r3, #14
 800e90a:	5ec9      	ldrsh	r1, [r1, r3]
 800e90c:	2200      	movs	r2, #0
 800e90e:	2302      	movs	r3, #2
 800e910:	f000 f856 	bl	800e9c0 <_lseek_r>
 800e914:	89a3      	ldrh	r3, [r4, #12]
 800e916:	4a05      	ldr	r2, [pc, #20]	@ (800e92c <__swrite+0x34>)
 800e918:	0028      	movs	r0, r5
 800e91a:	4013      	ands	r3, r2
 800e91c:	81a3      	strh	r3, [r4, #12]
 800e91e:	0032      	movs	r2, r6
 800e920:	230e      	movs	r3, #14
 800e922:	5ee1      	ldrsh	r1, [r4, r3]
 800e924:	003b      	movs	r3, r7
 800e926:	f000 f873 	bl	800ea10 <_write_r>
 800e92a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e92c:	ffffefff 	.word	0xffffefff

0800e930 <__sseek>:
 800e930:	b570      	push	{r4, r5, r6, lr}
 800e932:	000c      	movs	r4, r1
 800e934:	250e      	movs	r5, #14
 800e936:	5f49      	ldrsh	r1, [r1, r5]
 800e938:	f000 f842 	bl	800e9c0 <_lseek_r>
 800e93c:	89a3      	ldrh	r3, [r4, #12]
 800e93e:	1c42      	adds	r2, r0, #1
 800e940:	d103      	bne.n	800e94a <__sseek+0x1a>
 800e942:	4a05      	ldr	r2, [pc, #20]	@ (800e958 <__sseek+0x28>)
 800e944:	4013      	ands	r3, r2
 800e946:	81a3      	strh	r3, [r4, #12]
 800e948:	bd70      	pop	{r4, r5, r6, pc}
 800e94a:	2280      	movs	r2, #128	@ 0x80
 800e94c:	0152      	lsls	r2, r2, #5
 800e94e:	4313      	orrs	r3, r2
 800e950:	81a3      	strh	r3, [r4, #12]
 800e952:	6560      	str	r0, [r4, #84]	@ 0x54
 800e954:	e7f8      	b.n	800e948 <__sseek+0x18>
 800e956:	46c0      	nop			@ (mov r8, r8)
 800e958:	ffffefff 	.word	0xffffefff

0800e95c <__sclose>:
 800e95c:	b510      	push	{r4, lr}
 800e95e:	230e      	movs	r3, #14
 800e960:	5ec9      	ldrsh	r1, [r1, r3]
 800e962:	f000 f81b 	bl	800e99c <_close_r>
 800e966:	bd10      	pop	{r4, pc}

0800e968 <memset>:
 800e968:	0003      	movs	r3, r0
 800e96a:	1882      	adds	r2, r0, r2
 800e96c:	4293      	cmp	r3, r2
 800e96e:	d100      	bne.n	800e972 <memset+0xa>
 800e970:	4770      	bx	lr
 800e972:	7019      	strb	r1, [r3, #0]
 800e974:	3301      	adds	r3, #1
 800e976:	e7f9      	b.n	800e96c <memset+0x4>

0800e978 <strncmp>:
 800e978:	b530      	push	{r4, r5, lr}
 800e97a:	0005      	movs	r5, r0
 800e97c:	1e10      	subs	r0, r2, #0
 800e97e:	d00b      	beq.n	800e998 <strncmp+0x20>
 800e980:	2400      	movs	r4, #0
 800e982:	3a01      	subs	r2, #1
 800e984:	5d2b      	ldrb	r3, [r5, r4]
 800e986:	5d08      	ldrb	r0, [r1, r4]
 800e988:	4283      	cmp	r3, r0
 800e98a:	d104      	bne.n	800e996 <strncmp+0x1e>
 800e98c:	4294      	cmp	r4, r2
 800e98e:	d002      	beq.n	800e996 <strncmp+0x1e>
 800e990:	3401      	adds	r4, #1
 800e992:	2b00      	cmp	r3, #0
 800e994:	d1f6      	bne.n	800e984 <strncmp+0xc>
 800e996:	1a18      	subs	r0, r3, r0
 800e998:	bd30      	pop	{r4, r5, pc}
	...

0800e99c <_close_r>:
 800e99c:	2300      	movs	r3, #0
 800e99e:	b570      	push	{r4, r5, r6, lr}
 800e9a0:	4d06      	ldr	r5, [pc, #24]	@ (800e9bc <_close_r+0x20>)
 800e9a2:	0004      	movs	r4, r0
 800e9a4:	0008      	movs	r0, r1
 800e9a6:	602b      	str	r3, [r5, #0]
 800e9a8:	f7f8 fedc 	bl	8007764 <_close>
 800e9ac:	1c43      	adds	r3, r0, #1
 800e9ae:	d103      	bne.n	800e9b8 <_close_r+0x1c>
 800e9b0:	682b      	ldr	r3, [r5, #0]
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d000      	beq.n	800e9b8 <_close_r+0x1c>
 800e9b6:	6023      	str	r3, [r4, #0]
 800e9b8:	bd70      	pop	{r4, r5, r6, pc}
 800e9ba:	46c0      	nop			@ (mov r8, r8)
 800e9bc:	20001f58 	.word	0x20001f58

0800e9c0 <_lseek_r>:
 800e9c0:	b570      	push	{r4, r5, r6, lr}
 800e9c2:	0004      	movs	r4, r0
 800e9c4:	0008      	movs	r0, r1
 800e9c6:	0011      	movs	r1, r2
 800e9c8:	001a      	movs	r2, r3
 800e9ca:	2300      	movs	r3, #0
 800e9cc:	4d05      	ldr	r5, [pc, #20]	@ (800e9e4 <_lseek_r+0x24>)
 800e9ce:	602b      	str	r3, [r5, #0]
 800e9d0:	f7f8 fee9 	bl	80077a6 <_lseek>
 800e9d4:	1c43      	adds	r3, r0, #1
 800e9d6:	d103      	bne.n	800e9e0 <_lseek_r+0x20>
 800e9d8:	682b      	ldr	r3, [r5, #0]
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d000      	beq.n	800e9e0 <_lseek_r+0x20>
 800e9de:	6023      	str	r3, [r4, #0]
 800e9e0:	bd70      	pop	{r4, r5, r6, pc}
 800e9e2:	46c0      	nop			@ (mov r8, r8)
 800e9e4:	20001f58 	.word	0x20001f58

0800e9e8 <_read_r>:
 800e9e8:	b570      	push	{r4, r5, r6, lr}
 800e9ea:	0004      	movs	r4, r0
 800e9ec:	0008      	movs	r0, r1
 800e9ee:	0011      	movs	r1, r2
 800e9f0:	001a      	movs	r2, r3
 800e9f2:	2300      	movs	r3, #0
 800e9f4:	4d05      	ldr	r5, [pc, #20]	@ (800ea0c <_read_r+0x24>)
 800e9f6:	602b      	str	r3, [r5, #0]
 800e9f8:	f7f8 fe7b 	bl	80076f2 <_read>
 800e9fc:	1c43      	adds	r3, r0, #1
 800e9fe:	d103      	bne.n	800ea08 <_read_r+0x20>
 800ea00:	682b      	ldr	r3, [r5, #0]
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d000      	beq.n	800ea08 <_read_r+0x20>
 800ea06:	6023      	str	r3, [r4, #0]
 800ea08:	bd70      	pop	{r4, r5, r6, pc}
 800ea0a:	46c0      	nop			@ (mov r8, r8)
 800ea0c:	20001f58 	.word	0x20001f58

0800ea10 <_write_r>:
 800ea10:	b570      	push	{r4, r5, r6, lr}
 800ea12:	0004      	movs	r4, r0
 800ea14:	0008      	movs	r0, r1
 800ea16:	0011      	movs	r1, r2
 800ea18:	001a      	movs	r2, r3
 800ea1a:	2300      	movs	r3, #0
 800ea1c:	4d05      	ldr	r5, [pc, #20]	@ (800ea34 <_write_r+0x24>)
 800ea1e:	602b      	str	r3, [r5, #0]
 800ea20:	f7f8 fe84 	bl	800772c <_write>
 800ea24:	1c43      	adds	r3, r0, #1
 800ea26:	d103      	bne.n	800ea30 <_write_r+0x20>
 800ea28:	682b      	ldr	r3, [r5, #0]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d000      	beq.n	800ea30 <_write_r+0x20>
 800ea2e:	6023      	str	r3, [r4, #0]
 800ea30:	bd70      	pop	{r4, r5, r6, pc}
 800ea32:	46c0      	nop			@ (mov r8, r8)
 800ea34:	20001f58 	.word	0x20001f58

0800ea38 <__errno>:
 800ea38:	4b01      	ldr	r3, [pc, #4]	@ (800ea40 <__errno+0x8>)
 800ea3a:	6818      	ldr	r0, [r3, #0]
 800ea3c:	4770      	bx	lr
 800ea3e:	46c0      	nop			@ (mov r8, r8)
 800ea40:	20000b30 	.word	0x20000b30

0800ea44 <__libc_init_array>:
 800ea44:	b570      	push	{r4, r5, r6, lr}
 800ea46:	2600      	movs	r6, #0
 800ea48:	4c0c      	ldr	r4, [pc, #48]	@ (800ea7c <__libc_init_array+0x38>)
 800ea4a:	4d0d      	ldr	r5, [pc, #52]	@ (800ea80 <__libc_init_array+0x3c>)
 800ea4c:	1b64      	subs	r4, r4, r5
 800ea4e:	10a4      	asrs	r4, r4, #2
 800ea50:	42a6      	cmp	r6, r4
 800ea52:	d109      	bne.n	800ea68 <__libc_init_array+0x24>
 800ea54:	2600      	movs	r6, #0
 800ea56:	f002 facd 	bl	8010ff4 <_init>
 800ea5a:	4c0a      	ldr	r4, [pc, #40]	@ (800ea84 <__libc_init_array+0x40>)
 800ea5c:	4d0a      	ldr	r5, [pc, #40]	@ (800ea88 <__libc_init_array+0x44>)
 800ea5e:	1b64      	subs	r4, r4, r5
 800ea60:	10a4      	asrs	r4, r4, #2
 800ea62:	42a6      	cmp	r6, r4
 800ea64:	d105      	bne.n	800ea72 <__libc_init_array+0x2e>
 800ea66:	bd70      	pop	{r4, r5, r6, pc}
 800ea68:	00b3      	lsls	r3, r6, #2
 800ea6a:	58eb      	ldr	r3, [r5, r3]
 800ea6c:	4798      	blx	r3
 800ea6e:	3601      	adds	r6, #1
 800ea70:	e7ee      	b.n	800ea50 <__libc_init_array+0xc>
 800ea72:	00b3      	lsls	r3, r6, #2
 800ea74:	58eb      	ldr	r3, [r5, r3]
 800ea76:	4798      	blx	r3
 800ea78:	3601      	adds	r6, #1
 800ea7a:	e7f2      	b.n	800ea62 <__libc_init_array+0x1e>
 800ea7c:	08011f18 	.word	0x08011f18
 800ea80:	08011f18 	.word	0x08011f18
 800ea84:	08011f1c 	.word	0x08011f1c
 800ea88:	08011f18 	.word	0x08011f18

0800ea8c <__retarget_lock_init_recursive>:
 800ea8c:	4770      	bx	lr

0800ea8e <__retarget_lock_acquire_recursive>:
 800ea8e:	4770      	bx	lr

0800ea90 <__retarget_lock_release_recursive>:
 800ea90:	4770      	bx	lr

0800ea92 <memcpy>:
 800ea92:	2300      	movs	r3, #0
 800ea94:	b510      	push	{r4, lr}
 800ea96:	429a      	cmp	r2, r3
 800ea98:	d100      	bne.n	800ea9c <memcpy+0xa>
 800ea9a:	bd10      	pop	{r4, pc}
 800ea9c:	5ccc      	ldrb	r4, [r1, r3]
 800ea9e:	54c4      	strb	r4, [r0, r3]
 800eaa0:	3301      	adds	r3, #1
 800eaa2:	e7f8      	b.n	800ea96 <memcpy+0x4>

0800eaa4 <nan>:
 800eaa4:	2000      	movs	r0, #0
 800eaa6:	4901      	ldr	r1, [pc, #4]	@ (800eaac <nan+0x8>)
 800eaa8:	4770      	bx	lr
 800eaaa:	46c0      	nop			@ (mov r8, r8)
 800eaac:	7ff80000 	.word	0x7ff80000

0800eab0 <_free_r>:
 800eab0:	b570      	push	{r4, r5, r6, lr}
 800eab2:	0005      	movs	r5, r0
 800eab4:	1e0c      	subs	r4, r1, #0
 800eab6:	d010      	beq.n	800eada <_free_r+0x2a>
 800eab8:	3c04      	subs	r4, #4
 800eaba:	6823      	ldr	r3, [r4, #0]
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	da00      	bge.n	800eac2 <_free_r+0x12>
 800eac0:	18e4      	adds	r4, r4, r3
 800eac2:	0028      	movs	r0, r5
 800eac4:	f000 fc4c 	bl	800f360 <__malloc_lock>
 800eac8:	4a1d      	ldr	r2, [pc, #116]	@ (800eb40 <_free_r+0x90>)
 800eaca:	6813      	ldr	r3, [r2, #0]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d105      	bne.n	800eadc <_free_r+0x2c>
 800ead0:	6063      	str	r3, [r4, #4]
 800ead2:	6014      	str	r4, [r2, #0]
 800ead4:	0028      	movs	r0, r5
 800ead6:	f000 fc4b 	bl	800f370 <__malloc_unlock>
 800eada:	bd70      	pop	{r4, r5, r6, pc}
 800eadc:	42a3      	cmp	r3, r4
 800eade:	d908      	bls.n	800eaf2 <_free_r+0x42>
 800eae0:	6820      	ldr	r0, [r4, #0]
 800eae2:	1821      	adds	r1, r4, r0
 800eae4:	428b      	cmp	r3, r1
 800eae6:	d1f3      	bne.n	800ead0 <_free_r+0x20>
 800eae8:	6819      	ldr	r1, [r3, #0]
 800eaea:	685b      	ldr	r3, [r3, #4]
 800eaec:	1809      	adds	r1, r1, r0
 800eaee:	6021      	str	r1, [r4, #0]
 800eaf0:	e7ee      	b.n	800ead0 <_free_r+0x20>
 800eaf2:	001a      	movs	r2, r3
 800eaf4:	685b      	ldr	r3, [r3, #4]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d001      	beq.n	800eafe <_free_r+0x4e>
 800eafa:	42a3      	cmp	r3, r4
 800eafc:	d9f9      	bls.n	800eaf2 <_free_r+0x42>
 800eafe:	6811      	ldr	r1, [r2, #0]
 800eb00:	1850      	adds	r0, r2, r1
 800eb02:	42a0      	cmp	r0, r4
 800eb04:	d10b      	bne.n	800eb1e <_free_r+0x6e>
 800eb06:	6820      	ldr	r0, [r4, #0]
 800eb08:	1809      	adds	r1, r1, r0
 800eb0a:	1850      	adds	r0, r2, r1
 800eb0c:	6011      	str	r1, [r2, #0]
 800eb0e:	4283      	cmp	r3, r0
 800eb10:	d1e0      	bne.n	800ead4 <_free_r+0x24>
 800eb12:	6818      	ldr	r0, [r3, #0]
 800eb14:	685b      	ldr	r3, [r3, #4]
 800eb16:	1841      	adds	r1, r0, r1
 800eb18:	6011      	str	r1, [r2, #0]
 800eb1a:	6053      	str	r3, [r2, #4]
 800eb1c:	e7da      	b.n	800ead4 <_free_r+0x24>
 800eb1e:	42a0      	cmp	r0, r4
 800eb20:	d902      	bls.n	800eb28 <_free_r+0x78>
 800eb22:	230c      	movs	r3, #12
 800eb24:	602b      	str	r3, [r5, #0]
 800eb26:	e7d5      	b.n	800ead4 <_free_r+0x24>
 800eb28:	6820      	ldr	r0, [r4, #0]
 800eb2a:	1821      	adds	r1, r4, r0
 800eb2c:	428b      	cmp	r3, r1
 800eb2e:	d103      	bne.n	800eb38 <_free_r+0x88>
 800eb30:	6819      	ldr	r1, [r3, #0]
 800eb32:	685b      	ldr	r3, [r3, #4]
 800eb34:	1809      	adds	r1, r1, r0
 800eb36:	6021      	str	r1, [r4, #0]
 800eb38:	6063      	str	r3, [r4, #4]
 800eb3a:	6054      	str	r4, [r2, #4]
 800eb3c:	e7ca      	b.n	800ead4 <_free_r+0x24>
 800eb3e:	46c0      	nop			@ (mov r8, r8)
 800eb40:	20001f64 	.word	0x20001f64

0800eb44 <rshift>:
 800eb44:	0002      	movs	r2, r0
 800eb46:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb48:	6904      	ldr	r4, [r0, #16]
 800eb4a:	b085      	sub	sp, #20
 800eb4c:	3214      	adds	r2, #20
 800eb4e:	114b      	asrs	r3, r1, #5
 800eb50:	0016      	movs	r6, r2
 800eb52:	9302      	str	r3, [sp, #8]
 800eb54:	429c      	cmp	r4, r3
 800eb56:	dd31      	ble.n	800ebbc <rshift+0x78>
 800eb58:	261f      	movs	r6, #31
 800eb5a:	000f      	movs	r7, r1
 800eb5c:	009b      	lsls	r3, r3, #2
 800eb5e:	00a5      	lsls	r5, r4, #2
 800eb60:	18d3      	adds	r3, r2, r3
 800eb62:	4037      	ands	r7, r6
 800eb64:	1955      	adds	r5, r2, r5
 800eb66:	9300      	str	r3, [sp, #0]
 800eb68:	9701      	str	r7, [sp, #4]
 800eb6a:	4231      	tst	r1, r6
 800eb6c:	d10d      	bne.n	800eb8a <rshift+0x46>
 800eb6e:	0016      	movs	r6, r2
 800eb70:	0019      	movs	r1, r3
 800eb72:	428d      	cmp	r5, r1
 800eb74:	d836      	bhi.n	800ebe4 <rshift+0xa0>
 800eb76:	9b00      	ldr	r3, [sp, #0]
 800eb78:	2600      	movs	r6, #0
 800eb7a:	3b03      	subs	r3, #3
 800eb7c:	429d      	cmp	r5, r3
 800eb7e:	d302      	bcc.n	800eb86 <rshift+0x42>
 800eb80:	9b02      	ldr	r3, [sp, #8]
 800eb82:	1ae4      	subs	r4, r4, r3
 800eb84:	00a6      	lsls	r6, r4, #2
 800eb86:	1996      	adds	r6, r2, r6
 800eb88:	e018      	b.n	800ebbc <rshift+0x78>
 800eb8a:	2120      	movs	r1, #32
 800eb8c:	9e01      	ldr	r6, [sp, #4]
 800eb8e:	9f01      	ldr	r7, [sp, #4]
 800eb90:	1b89      	subs	r1, r1, r6
 800eb92:	9e00      	ldr	r6, [sp, #0]
 800eb94:	9103      	str	r1, [sp, #12]
 800eb96:	ce02      	ldmia	r6!, {r1}
 800eb98:	4694      	mov	ip, r2
 800eb9a:	40f9      	lsrs	r1, r7
 800eb9c:	42b5      	cmp	r5, r6
 800eb9e:	d816      	bhi.n	800ebce <rshift+0x8a>
 800eba0:	9b00      	ldr	r3, [sp, #0]
 800eba2:	2600      	movs	r6, #0
 800eba4:	3301      	adds	r3, #1
 800eba6:	429d      	cmp	r5, r3
 800eba8:	d303      	bcc.n	800ebb2 <rshift+0x6e>
 800ebaa:	9b02      	ldr	r3, [sp, #8]
 800ebac:	1ae4      	subs	r4, r4, r3
 800ebae:	00a6      	lsls	r6, r4, #2
 800ebb0:	3e04      	subs	r6, #4
 800ebb2:	1996      	adds	r6, r2, r6
 800ebb4:	6031      	str	r1, [r6, #0]
 800ebb6:	2900      	cmp	r1, #0
 800ebb8:	d000      	beq.n	800ebbc <rshift+0x78>
 800ebba:	3604      	adds	r6, #4
 800ebbc:	1ab1      	subs	r1, r6, r2
 800ebbe:	1089      	asrs	r1, r1, #2
 800ebc0:	6101      	str	r1, [r0, #16]
 800ebc2:	4296      	cmp	r6, r2
 800ebc4:	d101      	bne.n	800ebca <rshift+0x86>
 800ebc6:	2300      	movs	r3, #0
 800ebc8:	6143      	str	r3, [r0, #20]
 800ebca:	b005      	add	sp, #20
 800ebcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ebce:	6837      	ldr	r7, [r6, #0]
 800ebd0:	9b03      	ldr	r3, [sp, #12]
 800ebd2:	409f      	lsls	r7, r3
 800ebd4:	430f      	orrs	r7, r1
 800ebd6:	4661      	mov	r1, ip
 800ebd8:	c180      	stmia	r1!, {r7}
 800ebda:	468c      	mov	ip, r1
 800ebdc:	9b01      	ldr	r3, [sp, #4]
 800ebde:	ce02      	ldmia	r6!, {r1}
 800ebe0:	40d9      	lsrs	r1, r3
 800ebe2:	e7db      	b.n	800eb9c <rshift+0x58>
 800ebe4:	c980      	ldmia	r1!, {r7}
 800ebe6:	c680      	stmia	r6!, {r7}
 800ebe8:	e7c3      	b.n	800eb72 <rshift+0x2e>

0800ebea <__hexdig_fun>:
 800ebea:	0002      	movs	r2, r0
 800ebec:	3a30      	subs	r2, #48	@ 0x30
 800ebee:	0003      	movs	r3, r0
 800ebf0:	2a09      	cmp	r2, #9
 800ebf2:	d802      	bhi.n	800ebfa <__hexdig_fun+0x10>
 800ebf4:	3b20      	subs	r3, #32
 800ebf6:	b2d8      	uxtb	r0, r3
 800ebf8:	4770      	bx	lr
 800ebfa:	0002      	movs	r2, r0
 800ebfc:	3a61      	subs	r2, #97	@ 0x61
 800ebfe:	2a05      	cmp	r2, #5
 800ec00:	d801      	bhi.n	800ec06 <__hexdig_fun+0x1c>
 800ec02:	3b47      	subs	r3, #71	@ 0x47
 800ec04:	e7f7      	b.n	800ebf6 <__hexdig_fun+0xc>
 800ec06:	001a      	movs	r2, r3
 800ec08:	3a41      	subs	r2, #65	@ 0x41
 800ec0a:	2000      	movs	r0, #0
 800ec0c:	2a05      	cmp	r2, #5
 800ec0e:	d8f3      	bhi.n	800ebf8 <__hexdig_fun+0xe>
 800ec10:	3b27      	subs	r3, #39	@ 0x27
 800ec12:	e7f0      	b.n	800ebf6 <__hexdig_fun+0xc>

0800ec14 <__gethex>:
 800ec14:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec16:	b089      	sub	sp, #36	@ 0x24
 800ec18:	9307      	str	r3, [sp, #28]
 800ec1a:	680b      	ldr	r3, [r1, #0]
 800ec1c:	9201      	str	r2, [sp, #4]
 800ec1e:	9003      	str	r0, [sp, #12]
 800ec20:	9106      	str	r1, [sp, #24]
 800ec22:	1c9a      	adds	r2, r3, #2
 800ec24:	0011      	movs	r1, r2
 800ec26:	3201      	adds	r2, #1
 800ec28:	1e50      	subs	r0, r2, #1
 800ec2a:	7800      	ldrb	r0, [r0, #0]
 800ec2c:	2830      	cmp	r0, #48	@ 0x30
 800ec2e:	d0f9      	beq.n	800ec24 <__gethex+0x10>
 800ec30:	1acb      	subs	r3, r1, r3
 800ec32:	3b02      	subs	r3, #2
 800ec34:	9305      	str	r3, [sp, #20]
 800ec36:	9100      	str	r1, [sp, #0]
 800ec38:	f7ff ffd7 	bl	800ebea <__hexdig_fun>
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	001d      	movs	r5, r3
 800ec40:	9302      	str	r3, [sp, #8]
 800ec42:	4298      	cmp	r0, r3
 800ec44:	d11e      	bne.n	800ec84 <__gethex+0x70>
 800ec46:	2201      	movs	r2, #1
 800ec48:	49a6      	ldr	r1, [pc, #664]	@ (800eee4 <__gethex+0x2d0>)
 800ec4a:	9800      	ldr	r0, [sp, #0]
 800ec4c:	f7ff fe94 	bl	800e978 <strncmp>
 800ec50:	0007      	movs	r7, r0
 800ec52:	42a8      	cmp	r0, r5
 800ec54:	d000      	beq.n	800ec58 <__gethex+0x44>
 800ec56:	e06a      	b.n	800ed2e <__gethex+0x11a>
 800ec58:	9b00      	ldr	r3, [sp, #0]
 800ec5a:	7858      	ldrb	r0, [r3, #1]
 800ec5c:	1c5c      	adds	r4, r3, #1
 800ec5e:	f7ff ffc4 	bl	800ebea <__hexdig_fun>
 800ec62:	2301      	movs	r3, #1
 800ec64:	9302      	str	r3, [sp, #8]
 800ec66:	42a8      	cmp	r0, r5
 800ec68:	d02f      	beq.n	800ecca <__gethex+0xb6>
 800ec6a:	9400      	str	r4, [sp, #0]
 800ec6c:	9b00      	ldr	r3, [sp, #0]
 800ec6e:	7818      	ldrb	r0, [r3, #0]
 800ec70:	2830      	cmp	r0, #48	@ 0x30
 800ec72:	d009      	beq.n	800ec88 <__gethex+0x74>
 800ec74:	f7ff ffb9 	bl	800ebea <__hexdig_fun>
 800ec78:	4242      	negs	r2, r0
 800ec7a:	4142      	adcs	r2, r0
 800ec7c:	2301      	movs	r3, #1
 800ec7e:	0025      	movs	r5, r4
 800ec80:	9202      	str	r2, [sp, #8]
 800ec82:	9305      	str	r3, [sp, #20]
 800ec84:	9c00      	ldr	r4, [sp, #0]
 800ec86:	e004      	b.n	800ec92 <__gethex+0x7e>
 800ec88:	9b00      	ldr	r3, [sp, #0]
 800ec8a:	3301      	adds	r3, #1
 800ec8c:	9300      	str	r3, [sp, #0]
 800ec8e:	e7ed      	b.n	800ec6c <__gethex+0x58>
 800ec90:	3401      	adds	r4, #1
 800ec92:	7820      	ldrb	r0, [r4, #0]
 800ec94:	f7ff ffa9 	bl	800ebea <__hexdig_fun>
 800ec98:	1e07      	subs	r7, r0, #0
 800ec9a:	d1f9      	bne.n	800ec90 <__gethex+0x7c>
 800ec9c:	2201      	movs	r2, #1
 800ec9e:	0020      	movs	r0, r4
 800eca0:	4990      	ldr	r1, [pc, #576]	@ (800eee4 <__gethex+0x2d0>)
 800eca2:	f7ff fe69 	bl	800e978 <strncmp>
 800eca6:	2800      	cmp	r0, #0
 800eca8:	d10d      	bne.n	800ecc6 <__gethex+0xb2>
 800ecaa:	2d00      	cmp	r5, #0
 800ecac:	d106      	bne.n	800ecbc <__gethex+0xa8>
 800ecae:	3401      	adds	r4, #1
 800ecb0:	0025      	movs	r5, r4
 800ecb2:	7820      	ldrb	r0, [r4, #0]
 800ecb4:	f7ff ff99 	bl	800ebea <__hexdig_fun>
 800ecb8:	2800      	cmp	r0, #0
 800ecba:	d102      	bne.n	800ecc2 <__gethex+0xae>
 800ecbc:	1b2d      	subs	r5, r5, r4
 800ecbe:	00af      	lsls	r7, r5, #2
 800ecc0:	e003      	b.n	800ecca <__gethex+0xb6>
 800ecc2:	3401      	adds	r4, #1
 800ecc4:	e7f5      	b.n	800ecb2 <__gethex+0x9e>
 800ecc6:	2d00      	cmp	r5, #0
 800ecc8:	d1f8      	bne.n	800ecbc <__gethex+0xa8>
 800ecca:	2220      	movs	r2, #32
 800eccc:	7823      	ldrb	r3, [r4, #0]
 800ecce:	0026      	movs	r6, r4
 800ecd0:	4393      	bics	r3, r2
 800ecd2:	2b50      	cmp	r3, #80	@ 0x50
 800ecd4:	d11d      	bne.n	800ed12 <__gethex+0xfe>
 800ecd6:	7863      	ldrb	r3, [r4, #1]
 800ecd8:	2b2b      	cmp	r3, #43	@ 0x2b
 800ecda:	d02d      	beq.n	800ed38 <__gethex+0x124>
 800ecdc:	2b2d      	cmp	r3, #45	@ 0x2d
 800ecde:	d02f      	beq.n	800ed40 <__gethex+0x12c>
 800ece0:	2300      	movs	r3, #0
 800ece2:	1c66      	adds	r6, r4, #1
 800ece4:	9304      	str	r3, [sp, #16]
 800ece6:	7830      	ldrb	r0, [r6, #0]
 800ece8:	f7ff ff7f 	bl	800ebea <__hexdig_fun>
 800ecec:	1e43      	subs	r3, r0, #1
 800ecee:	b2db      	uxtb	r3, r3
 800ecf0:	0005      	movs	r5, r0
 800ecf2:	2b18      	cmp	r3, #24
 800ecf4:	d82a      	bhi.n	800ed4c <__gethex+0x138>
 800ecf6:	7870      	ldrb	r0, [r6, #1]
 800ecf8:	f7ff ff77 	bl	800ebea <__hexdig_fun>
 800ecfc:	1e43      	subs	r3, r0, #1
 800ecfe:	b2db      	uxtb	r3, r3
 800ed00:	3601      	adds	r6, #1
 800ed02:	3d10      	subs	r5, #16
 800ed04:	2b18      	cmp	r3, #24
 800ed06:	d91d      	bls.n	800ed44 <__gethex+0x130>
 800ed08:	9b04      	ldr	r3, [sp, #16]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d000      	beq.n	800ed10 <__gethex+0xfc>
 800ed0e:	426d      	negs	r5, r5
 800ed10:	197f      	adds	r7, r7, r5
 800ed12:	9b06      	ldr	r3, [sp, #24]
 800ed14:	601e      	str	r6, [r3, #0]
 800ed16:	9b02      	ldr	r3, [sp, #8]
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d019      	beq.n	800ed50 <__gethex+0x13c>
 800ed1c:	9b05      	ldr	r3, [sp, #20]
 800ed1e:	2606      	movs	r6, #6
 800ed20:	425a      	negs	r2, r3
 800ed22:	4153      	adcs	r3, r2
 800ed24:	425b      	negs	r3, r3
 800ed26:	401e      	ands	r6, r3
 800ed28:	0030      	movs	r0, r6
 800ed2a:	b009      	add	sp, #36	@ 0x24
 800ed2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed2e:	2301      	movs	r3, #1
 800ed30:	2700      	movs	r7, #0
 800ed32:	9c00      	ldr	r4, [sp, #0]
 800ed34:	9302      	str	r3, [sp, #8]
 800ed36:	e7c8      	b.n	800ecca <__gethex+0xb6>
 800ed38:	2300      	movs	r3, #0
 800ed3a:	9304      	str	r3, [sp, #16]
 800ed3c:	1ca6      	adds	r6, r4, #2
 800ed3e:	e7d2      	b.n	800ece6 <__gethex+0xd2>
 800ed40:	2301      	movs	r3, #1
 800ed42:	e7fa      	b.n	800ed3a <__gethex+0x126>
 800ed44:	230a      	movs	r3, #10
 800ed46:	435d      	muls	r5, r3
 800ed48:	182d      	adds	r5, r5, r0
 800ed4a:	e7d4      	b.n	800ecf6 <__gethex+0xe2>
 800ed4c:	0026      	movs	r6, r4
 800ed4e:	e7e0      	b.n	800ed12 <__gethex+0xfe>
 800ed50:	9b00      	ldr	r3, [sp, #0]
 800ed52:	9902      	ldr	r1, [sp, #8]
 800ed54:	1ae3      	subs	r3, r4, r3
 800ed56:	3b01      	subs	r3, #1
 800ed58:	2b07      	cmp	r3, #7
 800ed5a:	dc0a      	bgt.n	800ed72 <__gethex+0x15e>
 800ed5c:	9803      	ldr	r0, [sp, #12]
 800ed5e:	f000 fb0f 	bl	800f380 <_Balloc>
 800ed62:	1e05      	subs	r5, r0, #0
 800ed64:	d108      	bne.n	800ed78 <__gethex+0x164>
 800ed66:	002a      	movs	r2, r5
 800ed68:	21e4      	movs	r1, #228	@ 0xe4
 800ed6a:	4b5f      	ldr	r3, [pc, #380]	@ (800eee8 <__gethex+0x2d4>)
 800ed6c:	485f      	ldr	r0, [pc, #380]	@ (800eeec <__gethex+0x2d8>)
 800ed6e:	f001 fd77 	bl	8010860 <__assert_func>
 800ed72:	3101      	adds	r1, #1
 800ed74:	105b      	asrs	r3, r3, #1
 800ed76:	e7ef      	b.n	800ed58 <__gethex+0x144>
 800ed78:	0003      	movs	r3, r0
 800ed7a:	3314      	adds	r3, #20
 800ed7c:	9302      	str	r3, [sp, #8]
 800ed7e:	9305      	str	r3, [sp, #20]
 800ed80:	2300      	movs	r3, #0
 800ed82:	001e      	movs	r6, r3
 800ed84:	9304      	str	r3, [sp, #16]
 800ed86:	9b00      	ldr	r3, [sp, #0]
 800ed88:	42a3      	cmp	r3, r4
 800ed8a:	d338      	bcc.n	800edfe <__gethex+0x1ea>
 800ed8c:	9c05      	ldr	r4, [sp, #20]
 800ed8e:	9b02      	ldr	r3, [sp, #8]
 800ed90:	c440      	stmia	r4!, {r6}
 800ed92:	1ae4      	subs	r4, r4, r3
 800ed94:	10a4      	asrs	r4, r4, #2
 800ed96:	0030      	movs	r0, r6
 800ed98:	612c      	str	r4, [r5, #16]
 800ed9a:	f000 fbe9 	bl	800f570 <__hi0bits>
 800ed9e:	9b01      	ldr	r3, [sp, #4]
 800eda0:	0164      	lsls	r4, r4, #5
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	1a26      	subs	r6, r4, r0
 800eda6:	9300      	str	r3, [sp, #0]
 800eda8:	429e      	cmp	r6, r3
 800edaa:	dd52      	ble.n	800ee52 <__gethex+0x23e>
 800edac:	1af6      	subs	r6, r6, r3
 800edae:	0031      	movs	r1, r6
 800edb0:	0028      	movs	r0, r5
 800edb2:	f000 ff84 	bl	800fcbe <__any_on>
 800edb6:	1e04      	subs	r4, r0, #0
 800edb8:	d00f      	beq.n	800edda <__gethex+0x1c6>
 800edba:	2401      	movs	r4, #1
 800edbc:	211f      	movs	r1, #31
 800edbe:	0020      	movs	r0, r4
 800edc0:	1e73      	subs	r3, r6, #1
 800edc2:	4019      	ands	r1, r3
 800edc4:	4088      	lsls	r0, r1
 800edc6:	0001      	movs	r1, r0
 800edc8:	115a      	asrs	r2, r3, #5
 800edca:	9802      	ldr	r0, [sp, #8]
 800edcc:	0092      	lsls	r2, r2, #2
 800edce:	5812      	ldr	r2, [r2, r0]
 800edd0:	420a      	tst	r2, r1
 800edd2:	d002      	beq.n	800edda <__gethex+0x1c6>
 800edd4:	42a3      	cmp	r3, r4
 800edd6:	dc34      	bgt.n	800ee42 <__gethex+0x22e>
 800edd8:	2402      	movs	r4, #2
 800edda:	0031      	movs	r1, r6
 800eddc:	0028      	movs	r0, r5
 800edde:	f7ff feb1 	bl	800eb44 <rshift>
 800ede2:	19bf      	adds	r7, r7, r6
 800ede4:	9b01      	ldr	r3, [sp, #4]
 800ede6:	689b      	ldr	r3, [r3, #8]
 800ede8:	42bb      	cmp	r3, r7
 800edea:	da42      	bge.n	800ee72 <__gethex+0x25e>
 800edec:	0029      	movs	r1, r5
 800edee:	9803      	ldr	r0, [sp, #12]
 800edf0:	f000 fb0a 	bl	800f408 <_Bfree>
 800edf4:	2300      	movs	r3, #0
 800edf6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800edf8:	26a3      	movs	r6, #163	@ 0xa3
 800edfa:	6013      	str	r3, [r2, #0]
 800edfc:	e794      	b.n	800ed28 <__gethex+0x114>
 800edfe:	3c01      	subs	r4, #1
 800ee00:	7823      	ldrb	r3, [r4, #0]
 800ee02:	2b2e      	cmp	r3, #46	@ 0x2e
 800ee04:	d012      	beq.n	800ee2c <__gethex+0x218>
 800ee06:	9b04      	ldr	r3, [sp, #16]
 800ee08:	2b20      	cmp	r3, #32
 800ee0a:	d104      	bne.n	800ee16 <__gethex+0x202>
 800ee0c:	9b05      	ldr	r3, [sp, #20]
 800ee0e:	c340      	stmia	r3!, {r6}
 800ee10:	2600      	movs	r6, #0
 800ee12:	9305      	str	r3, [sp, #20]
 800ee14:	9604      	str	r6, [sp, #16]
 800ee16:	7820      	ldrb	r0, [r4, #0]
 800ee18:	f7ff fee7 	bl	800ebea <__hexdig_fun>
 800ee1c:	230f      	movs	r3, #15
 800ee1e:	4018      	ands	r0, r3
 800ee20:	9b04      	ldr	r3, [sp, #16]
 800ee22:	4098      	lsls	r0, r3
 800ee24:	3304      	adds	r3, #4
 800ee26:	4306      	orrs	r6, r0
 800ee28:	9304      	str	r3, [sp, #16]
 800ee2a:	e7ac      	b.n	800ed86 <__gethex+0x172>
 800ee2c:	9b00      	ldr	r3, [sp, #0]
 800ee2e:	42a3      	cmp	r3, r4
 800ee30:	d8e9      	bhi.n	800ee06 <__gethex+0x1f2>
 800ee32:	2201      	movs	r2, #1
 800ee34:	0020      	movs	r0, r4
 800ee36:	492b      	ldr	r1, [pc, #172]	@ (800eee4 <__gethex+0x2d0>)
 800ee38:	f7ff fd9e 	bl	800e978 <strncmp>
 800ee3c:	2800      	cmp	r0, #0
 800ee3e:	d1e2      	bne.n	800ee06 <__gethex+0x1f2>
 800ee40:	e7a1      	b.n	800ed86 <__gethex+0x172>
 800ee42:	0028      	movs	r0, r5
 800ee44:	1eb1      	subs	r1, r6, #2
 800ee46:	f000 ff3a 	bl	800fcbe <__any_on>
 800ee4a:	2800      	cmp	r0, #0
 800ee4c:	d0c4      	beq.n	800edd8 <__gethex+0x1c4>
 800ee4e:	2403      	movs	r4, #3
 800ee50:	e7c3      	b.n	800edda <__gethex+0x1c6>
 800ee52:	9b00      	ldr	r3, [sp, #0]
 800ee54:	2400      	movs	r4, #0
 800ee56:	429e      	cmp	r6, r3
 800ee58:	dac4      	bge.n	800ede4 <__gethex+0x1d0>
 800ee5a:	1b9e      	subs	r6, r3, r6
 800ee5c:	0029      	movs	r1, r5
 800ee5e:	0032      	movs	r2, r6
 800ee60:	9803      	ldr	r0, [sp, #12]
 800ee62:	f000 fcf3 	bl	800f84c <__lshift>
 800ee66:	0003      	movs	r3, r0
 800ee68:	3314      	adds	r3, #20
 800ee6a:	0005      	movs	r5, r0
 800ee6c:	1bbf      	subs	r7, r7, r6
 800ee6e:	9302      	str	r3, [sp, #8]
 800ee70:	e7b8      	b.n	800ede4 <__gethex+0x1d0>
 800ee72:	9b01      	ldr	r3, [sp, #4]
 800ee74:	685e      	ldr	r6, [r3, #4]
 800ee76:	42be      	cmp	r6, r7
 800ee78:	dd6f      	ble.n	800ef5a <__gethex+0x346>
 800ee7a:	9b00      	ldr	r3, [sp, #0]
 800ee7c:	1bf6      	subs	r6, r6, r7
 800ee7e:	42b3      	cmp	r3, r6
 800ee80:	dc36      	bgt.n	800eef0 <__gethex+0x2dc>
 800ee82:	9b01      	ldr	r3, [sp, #4]
 800ee84:	68db      	ldr	r3, [r3, #12]
 800ee86:	2b02      	cmp	r3, #2
 800ee88:	d024      	beq.n	800eed4 <__gethex+0x2c0>
 800ee8a:	2b03      	cmp	r3, #3
 800ee8c:	d026      	beq.n	800eedc <__gethex+0x2c8>
 800ee8e:	2b01      	cmp	r3, #1
 800ee90:	d117      	bne.n	800eec2 <__gethex+0x2ae>
 800ee92:	9b00      	ldr	r3, [sp, #0]
 800ee94:	42b3      	cmp	r3, r6
 800ee96:	d114      	bne.n	800eec2 <__gethex+0x2ae>
 800ee98:	2b01      	cmp	r3, #1
 800ee9a:	d10b      	bne.n	800eeb4 <__gethex+0x2a0>
 800ee9c:	9b01      	ldr	r3, [sp, #4]
 800ee9e:	9a07      	ldr	r2, [sp, #28]
 800eea0:	685b      	ldr	r3, [r3, #4]
 800eea2:	2662      	movs	r6, #98	@ 0x62
 800eea4:	6013      	str	r3, [r2, #0]
 800eea6:	2301      	movs	r3, #1
 800eea8:	9a02      	ldr	r2, [sp, #8]
 800eeaa:	612b      	str	r3, [r5, #16]
 800eeac:	6013      	str	r3, [r2, #0]
 800eeae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eeb0:	601d      	str	r5, [r3, #0]
 800eeb2:	e739      	b.n	800ed28 <__gethex+0x114>
 800eeb4:	9900      	ldr	r1, [sp, #0]
 800eeb6:	0028      	movs	r0, r5
 800eeb8:	3901      	subs	r1, #1
 800eeba:	f000 ff00 	bl	800fcbe <__any_on>
 800eebe:	2800      	cmp	r0, #0
 800eec0:	d1ec      	bne.n	800ee9c <__gethex+0x288>
 800eec2:	0029      	movs	r1, r5
 800eec4:	9803      	ldr	r0, [sp, #12]
 800eec6:	f000 fa9f 	bl	800f408 <_Bfree>
 800eeca:	2300      	movs	r3, #0
 800eecc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eece:	2650      	movs	r6, #80	@ 0x50
 800eed0:	6013      	str	r3, [r2, #0]
 800eed2:	e729      	b.n	800ed28 <__gethex+0x114>
 800eed4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d1f3      	bne.n	800eec2 <__gethex+0x2ae>
 800eeda:	e7df      	b.n	800ee9c <__gethex+0x288>
 800eedc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d1dc      	bne.n	800ee9c <__gethex+0x288>
 800eee2:	e7ee      	b.n	800eec2 <__gethex+0x2ae>
 800eee4:	08011b34 	.word	0x08011b34
 800eee8:	08011b4a 	.word	0x08011b4a
 800eeec:	08011b5b 	.word	0x08011b5b
 800eef0:	1e77      	subs	r7, r6, #1
 800eef2:	2c00      	cmp	r4, #0
 800eef4:	d12f      	bne.n	800ef56 <__gethex+0x342>
 800eef6:	2f00      	cmp	r7, #0
 800eef8:	d004      	beq.n	800ef04 <__gethex+0x2f0>
 800eefa:	0039      	movs	r1, r7
 800eefc:	0028      	movs	r0, r5
 800eefe:	f000 fede 	bl	800fcbe <__any_on>
 800ef02:	0004      	movs	r4, r0
 800ef04:	231f      	movs	r3, #31
 800ef06:	117a      	asrs	r2, r7, #5
 800ef08:	401f      	ands	r7, r3
 800ef0a:	3b1e      	subs	r3, #30
 800ef0c:	40bb      	lsls	r3, r7
 800ef0e:	9902      	ldr	r1, [sp, #8]
 800ef10:	0092      	lsls	r2, r2, #2
 800ef12:	5852      	ldr	r2, [r2, r1]
 800ef14:	421a      	tst	r2, r3
 800ef16:	d001      	beq.n	800ef1c <__gethex+0x308>
 800ef18:	2302      	movs	r3, #2
 800ef1a:	431c      	orrs	r4, r3
 800ef1c:	9b00      	ldr	r3, [sp, #0]
 800ef1e:	0031      	movs	r1, r6
 800ef20:	1b9b      	subs	r3, r3, r6
 800ef22:	2602      	movs	r6, #2
 800ef24:	0028      	movs	r0, r5
 800ef26:	9300      	str	r3, [sp, #0]
 800ef28:	f7ff fe0c 	bl	800eb44 <rshift>
 800ef2c:	9b01      	ldr	r3, [sp, #4]
 800ef2e:	685f      	ldr	r7, [r3, #4]
 800ef30:	2c00      	cmp	r4, #0
 800ef32:	d03f      	beq.n	800efb4 <__gethex+0x3a0>
 800ef34:	9b01      	ldr	r3, [sp, #4]
 800ef36:	68db      	ldr	r3, [r3, #12]
 800ef38:	2b02      	cmp	r3, #2
 800ef3a:	d010      	beq.n	800ef5e <__gethex+0x34a>
 800ef3c:	2b03      	cmp	r3, #3
 800ef3e:	d012      	beq.n	800ef66 <__gethex+0x352>
 800ef40:	2b01      	cmp	r3, #1
 800ef42:	d106      	bne.n	800ef52 <__gethex+0x33e>
 800ef44:	07a2      	lsls	r2, r4, #30
 800ef46:	d504      	bpl.n	800ef52 <__gethex+0x33e>
 800ef48:	9a02      	ldr	r2, [sp, #8]
 800ef4a:	6812      	ldr	r2, [r2, #0]
 800ef4c:	4314      	orrs	r4, r2
 800ef4e:	421c      	tst	r4, r3
 800ef50:	d10c      	bne.n	800ef6c <__gethex+0x358>
 800ef52:	2310      	movs	r3, #16
 800ef54:	e02d      	b.n	800efb2 <__gethex+0x39e>
 800ef56:	2401      	movs	r4, #1
 800ef58:	e7d4      	b.n	800ef04 <__gethex+0x2f0>
 800ef5a:	2601      	movs	r6, #1
 800ef5c:	e7e8      	b.n	800ef30 <__gethex+0x31c>
 800ef5e:	2301      	movs	r3, #1
 800ef60:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ef62:	1a9b      	subs	r3, r3, r2
 800ef64:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ef66:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d0f2      	beq.n	800ef52 <__gethex+0x33e>
 800ef6c:	692b      	ldr	r3, [r5, #16]
 800ef6e:	2000      	movs	r0, #0
 800ef70:	9302      	str	r3, [sp, #8]
 800ef72:	009b      	lsls	r3, r3, #2
 800ef74:	9304      	str	r3, [sp, #16]
 800ef76:	002b      	movs	r3, r5
 800ef78:	9a04      	ldr	r2, [sp, #16]
 800ef7a:	3314      	adds	r3, #20
 800ef7c:	1899      	adds	r1, r3, r2
 800ef7e:	681a      	ldr	r2, [r3, #0]
 800ef80:	1c54      	adds	r4, r2, #1
 800ef82:	d01c      	beq.n	800efbe <__gethex+0x3aa>
 800ef84:	3201      	adds	r2, #1
 800ef86:	601a      	str	r2, [r3, #0]
 800ef88:	002b      	movs	r3, r5
 800ef8a:	3314      	adds	r3, #20
 800ef8c:	2e02      	cmp	r6, #2
 800ef8e:	d13f      	bne.n	800f010 <__gethex+0x3fc>
 800ef90:	9a01      	ldr	r2, [sp, #4]
 800ef92:	9900      	ldr	r1, [sp, #0]
 800ef94:	6812      	ldr	r2, [r2, #0]
 800ef96:	3a01      	subs	r2, #1
 800ef98:	428a      	cmp	r2, r1
 800ef9a:	d109      	bne.n	800efb0 <__gethex+0x39c>
 800ef9c:	000a      	movs	r2, r1
 800ef9e:	201f      	movs	r0, #31
 800efa0:	4010      	ands	r0, r2
 800efa2:	2201      	movs	r2, #1
 800efa4:	4082      	lsls	r2, r0
 800efa6:	1149      	asrs	r1, r1, #5
 800efa8:	0089      	lsls	r1, r1, #2
 800efaa:	58cb      	ldr	r3, [r1, r3]
 800efac:	4213      	tst	r3, r2
 800efae:	d13d      	bne.n	800f02c <__gethex+0x418>
 800efb0:	2320      	movs	r3, #32
 800efb2:	431e      	orrs	r6, r3
 800efb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800efb6:	601d      	str	r5, [r3, #0]
 800efb8:	9b07      	ldr	r3, [sp, #28]
 800efba:	601f      	str	r7, [r3, #0]
 800efbc:	e6b4      	b.n	800ed28 <__gethex+0x114>
 800efbe:	c301      	stmia	r3!, {r0}
 800efc0:	4299      	cmp	r1, r3
 800efc2:	d8dc      	bhi.n	800ef7e <__gethex+0x36a>
 800efc4:	68ab      	ldr	r3, [r5, #8]
 800efc6:	9a02      	ldr	r2, [sp, #8]
 800efc8:	429a      	cmp	r2, r3
 800efca:	db18      	blt.n	800effe <__gethex+0x3ea>
 800efcc:	6869      	ldr	r1, [r5, #4]
 800efce:	9803      	ldr	r0, [sp, #12]
 800efd0:	3101      	adds	r1, #1
 800efd2:	f000 f9d5 	bl	800f380 <_Balloc>
 800efd6:	1e04      	subs	r4, r0, #0
 800efd8:	d104      	bne.n	800efe4 <__gethex+0x3d0>
 800efda:	0022      	movs	r2, r4
 800efdc:	2184      	movs	r1, #132	@ 0x84
 800efde:	4b1d      	ldr	r3, [pc, #116]	@ (800f054 <__gethex+0x440>)
 800efe0:	481d      	ldr	r0, [pc, #116]	@ (800f058 <__gethex+0x444>)
 800efe2:	e6c4      	b.n	800ed6e <__gethex+0x15a>
 800efe4:	0029      	movs	r1, r5
 800efe6:	692a      	ldr	r2, [r5, #16]
 800efe8:	310c      	adds	r1, #12
 800efea:	3202      	adds	r2, #2
 800efec:	0092      	lsls	r2, r2, #2
 800efee:	300c      	adds	r0, #12
 800eff0:	f7ff fd4f 	bl	800ea92 <memcpy>
 800eff4:	0029      	movs	r1, r5
 800eff6:	9803      	ldr	r0, [sp, #12]
 800eff8:	f000 fa06 	bl	800f408 <_Bfree>
 800effc:	0025      	movs	r5, r4
 800effe:	692b      	ldr	r3, [r5, #16]
 800f000:	1c5a      	adds	r2, r3, #1
 800f002:	612a      	str	r2, [r5, #16]
 800f004:	2201      	movs	r2, #1
 800f006:	3304      	adds	r3, #4
 800f008:	009b      	lsls	r3, r3, #2
 800f00a:	18eb      	adds	r3, r5, r3
 800f00c:	605a      	str	r2, [r3, #4]
 800f00e:	e7bb      	b.n	800ef88 <__gethex+0x374>
 800f010:	692a      	ldr	r2, [r5, #16]
 800f012:	9902      	ldr	r1, [sp, #8]
 800f014:	428a      	cmp	r2, r1
 800f016:	dd0b      	ble.n	800f030 <__gethex+0x41c>
 800f018:	2101      	movs	r1, #1
 800f01a:	0028      	movs	r0, r5
 800f01c:	f7ff fd92 	bl	800eb44 <rshift>
 800f020:	9b01      	ldr	r3, [sp, #4]
 800f022:	3701      	adds	r7, #1
 800f024:	689b      	ldr	r3, [r3, #8]
 800f026:	42bb      	cmp	r3, r7
 800f028:	da00      	bge.n	800f02c <__gethex+0x418>
 800f02a:	e6df      	b.n	800edec <__gethex+0x1d8>
 800f02c:	2601      	movs	r6, #1
 800f02e:	e7bf      	b.n	800efb0 <__gethex+0x39c>
 800f030:	221f      	movs	r2, #31
 800f032:	9c00      	ldr	r4, [sp, #0]
 800f034:	9900      	ldr	r1, [sp, #0]
 800f036:	4014      	ands	r4, r2
 800f038:	4211      	tst	r1, r2
 800f03a:	d0f7      	beq.n	800f02c <__gethex+0x418>
 800f03c:	9a04      	ldr	r2, [sp, #16]
 800f03e:	189b      	adds	r3, r3, r2
 800f040:	3b04      	subs	r3, #4
 800f042:	6818      	ldr	r0, [r3, #0]
 800f044:	f000 fa94 	bl	800f570 <__hi0bits>
 800f048:	2320      	movs	r3, #32
 800f04a:	1b1b      	subs	r3, r3, r4
 800f04c:	4298      	cmp	r0, r3
 800f04e:	dbe3      	blt.n	800f018 <__gethex+0x404>
 800f050:	e7ec      	b.n	800f02c <__gethex+0x418>
 800f052:	46c0      	nop			@ (mov r8, r8)
 800f054:	08011b4a 	.word	0x08011b4a
 800f058:	08011b5b 	.word	0x08011b5b

0800f05c <L_shift>:
 800f05c:	2308      	movs	r3, #8
 800f05e:	b570      	push	{r4, r5, r6, lr}
 800f060:	2520      	movs	r5, #32
 800f062:	1a9a      	subs	r2, r3, r2
 800f064:	0092      	lsls	r2, r2, #2
 800f066:	1aad      	subs	r5, r5, r2
 800f068:	6843      	ldr	r3, [r0, #4]
 800f06a:	6804      	ldr	r4, [r0, #0]
 800f06c:	001e      	movs	r6, r3
 800f06e:	40ae      	lsls	r6, r5
 800f070:	40d3      	lsrs	r3, r2
 800f072:	4334      	orrs	r4, r6
 800f074:	6004      	str	r4, [r0, #0]
 800f076:	6043      	str	r3, [r0, #4]
 800f078:	3004      	adds	r0, #4
 800f07a:	4288      	cmp	r0, r1
 800f07c:	d3f4      	bcc.n	800f068 <L_shift+0xc>
 800f07e:	bd70      	pop	{r4, r5, r6, pc}

0800f080 <__match>:
 800f080:	b530      	push	{r4, r5, lr}
 800f082:	6803      	ldr	r3, [r0, #0]
 800f084:	780c      	ldrb	r4, [r1, #0]
 800f086:	3301      	adds	r3, #1
 800f088:	2c00      	cmp	r4, #0
 800f08a:	d102      	bne.n	800f092 <__match+0x12>
 800f08c:	6003      	str	r3, [r0, #0]
 800f08e:	2001      	movs	r0, #1
 800f090:	bd30      	pop	{r4, r5, pc}
 800f092:	781a      	ldrb	r2, [r3, #0]
 800f094:	0015      	movs	r5, r2
 800f096:	3d41      	subs	r5, #65	@ 0x41
 800f098:	2d19      	cmp	r5, #25
 800f09a:	d800      	bhi.n	800f09e <__match+0x1e>
 800f09c:	3220      	adds	r2, #32
 800f09e:	3101      	adds	r1, #1
 800f0a0:	42a2      	cmp	r2, r4
 800f0a2:	d0ef      	beq.n	800f084 <__match+0x4>
 800f0a4:	2000      	movs	r0, #0
 800f0a6:	e7f3      	b.n	800f090 <__match+0x10>

0800f0a8 <__hexnan>:
 800f0a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f0aa:	680b      	ldr	r3, [r1, #0]
 800f0ac:	b08b      	sub	sp, #44	@ 0x2c
 800f0ae:	9201      	str	r2, [sp, #4]
 800f0b0:	9901      	ldr	r1, [sp, #4]
 800f0b2:	115a      	asrs	r2, r3, #5
 800f0b4:	0092      	lsls	r2, r2, #2
 800f0b6:	188a      	adds	r2, r1, r2
 800f0b8:	9202      	str	r2, [sp, #8]
 800f0ba:	0019      	movs	r1, r3
 800f0bc:	221f      	movs	r2, #31
 800f0be:	4011      	ands	r1, r2
 800f0c0:	9008      	str	r0, [sp, #32]
 800f0c2:	9106      	str	r1, [sp, #24]
 800f0c4:	4213      	tst	r3, r2
 800f0c6:	d002      	beq.n	800f0ce <__hexnan+0x26>
 800f0c8:	9b02      	ldr	r3, [sp, #8]
 800f0ca:	3304      	adds	r3, #4
 800f0cc:	9302      	str	r3, [sp, #8]
 800f0ce:	9b02      	ldr	r3, [sp, #8]
 800f0d0:	2500      	movs	r5, #0
 800f0d2:	1f1f      	subs	r7, r3, #4
 800f0d4:	003e      	movs	r6, r7
 800f0d6:	003c      	movs	r4, r7
 800f0d8:	9b08      	ldr	r3, [sp, #32]
 800f0da:	603d      	str	r5, [r7, #0]
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	9507      	str	r5, [sp, #28]
 800f0e0:	9305      	str	r3, [sp, #20]
 800f0e2:	9503      	str	r5, [sp, #12]
 800f0e4:	9b05      	ldr	r3, [sp, #20]
 800f0e6:	3301      	adds	r3, #1
 800f0e8:	9309      	str	r3, [sp, #36]	@ 0x24
 800f0ea:	9b05      	ldr	r3, [sp, #20]
 800f0ec:	785b      	ldrb	r3, [r3, #1]
 800f0ee:	9304      	str	r3, [sp, #16]
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d028      	beq.n	800f146 <__hexnan+0x9e>
 800f0f4:	9804      	ldr	r0, [sp, #16]
 800f0f6:	f7ff fd78 	bl	800ebea <__hexdig_fun>
 800f0fa:	2800      	cmp	r0, #0
 800f0fc:	d155      	bne.n	800f1aa <__hexnan+0x102>
 800f0fe:	9b04      	ldr	r3, [sp, #16]
 800f100:	2b20      	cmp	r3, #32
 800f102:	d819      	bhi.n	800f138 <__hexnan+0x90>
 800f104:	9b03      	ldr	r3, [sp, #12]
 800f106:	9a07      	ldr	r2, [sp, #28]
 800f108:	4293      	cmp	r3, r2
 800f10a:	dd12      	ble.n	800f132 <__hexnan+0x8a>
 800f10c:	42b4      	cmp	r4, r6
 800f10e:	d206      	bcs.n	800f11e <__hexnan+0x76>
 800f110:	2d07      	cmp	r5, #7
 800f112:	dc04      	bgt.n	800f11e <__hexnan+0x76>
 800f114:	002a      	movs	r2, r5
 800f116:	0031      	movs	r1, r6
 800f118:	0020      	movs	r0, r4
 800f11a:	f7ff ff9f 	bl	800f05c <L_shift>
 800f11e:	9b01      	ldr	r3, [sp, #4]
 800f120:	2508      	movs	r5, #8
 800f122:	429c      	cmp	r4, r3
 800f124:	d905      	bls.n	800f132 <__hexnan+0x8a>
 800f126:	1f26      	subs	r6, r4, #4
 800f128:	2500      	movs	r5, #0
 800f12a:	0034      	movs	r4, r6
 800f12c:	9b03      	ldr	r3, [sp, #12]
 800f12e:	6035      	str	r5, [r6, #0]
 800f130:	9307      	str	r3, [sp, #28]
 800f132:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f134:	9305      	str	r3, [sp, #20]
 800f136:	e7d5      	b.n	800f0e4 <__hexnan+0x3c>
 800f138:	9b04      	ldr	r3, [sp, #16]
 800f13a:	2b29      	cmp	r3, #41	@ 0x29
 800f13c:	d15a      	bne.n	800f1f4 <__hexnan+0x14c>
 800f13e:	9b05      	ldr	r3, [sp, #20]
 800f140:	9a08      	ldr	r2, [sp, #32]
 800f142:	3302      	adds	r3, #2
 800f144:	6013      	str	r3, [r2, #0]
 800f146:	9b03      	ldr	r3, [sp, #12]
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d053      	beq.n	800f1f4 <__hexnan+0x14c>
 800f14c:	42b4      	cmp	r4, r6
 800f14e:	d206      	bcs.n	800f15e <__hexnan+0xb6>
 800f150:	2d07      	cmp	r5, #7
 800f152:	dc04      	bgt.n	800f15e <__hexnan+0xb6>
 800f154:	002a      	movs	r2, r5
 800f156:	0031      	movs	r1, r6
 800f158:	0020      	movs	r0, r4
 800f15a:	f7ff ff7f 	bl	800f05c <L_shift>
 800f15e:	9b01      	ldr	r3, [sp, #4]
 800f160:	429c      	cmp	r4, r3
 800f162:	d936      	bls.n	800f1d2 <__hexnan+0x12a>
 800f164:	001a      	movs	r2, r3
 800f166:	0023      	movs	r3, r4
 800f168:	cb02      	ldmia	r3!, {r1}
 800f16a:	c202      	stmia	r2!, {r1}
 800f16c:	429f      	cmp	r7, r3
 800f16e:	d2fb      	bcs.n	800f168 <__hexnan+0xc0>
 800f170:	9b02      	ldr	r3, [sp, #8]
 800f172:	1c62      	adds	r2, r4, #1
 800f174:	1ed9      	subs	r1, r3, #3
 800f176:	2304      	movs	r3, #4
 800f178:	4291      	cmp	r1, r2
 800f17a:	d305      	bcc.n	800f188 <__hexnan+0xe0>
 800f17c:	9b02      	ldr	r3, [sp, #8]
 800f17e:	3b04      	subs	r3, #4
 800f180:	1b1b      	subs	r3, r3, r4
 800f182:	089b      	lsrs	r3, r3, #2
 800f184:	3301      	adds	r3, #1
 800f186:	009b      	lsls	r3, r3, #2
 800f188:	9a01      	ldr	r2, [sp, #4]
 800f18a:	18d3      	adds	r3, r2, r3
 800f18c:	2200      	movs	r2, #0
 800f18e:	c304      	stmia	r3!, {r2}
 800f190:	429f      	cmp	r7, r3
 800f192:	d2fc      	bcs.n	800f18e <__hexnan+0xe6>
 800f194:	683b      	ldr	r3, [r7, #0]
 800f196:	2b00      	cmp	r3, #0
 800f198:	d104      	bne.n	800f1a4 <__hexnan+0xfc>
 800f19a:	9b01      	ldr	r3, [sp, #4]
 800f19c:	429f      	cmp	r7, r3
 800f19e:	d127      	bne.n	800f1f0 <__hexnan+0x148>
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	603b      	str	r3, [r7, #0]
 800f1a4:	2005      	movs	r0, #5
 800f1a6:	b00b      	add	sp, #44	@ 0x2c
 800f1a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f1aa:	9b03      	ldr	r3, [sp, #12]
 800f1ac:	3501      	adds	r5, #1
 800f1ae:	3301      	adds	r3, #1
 800f1b0:	9303      	str	r3, [sp, #12]
 800f1b2:	2d08      	cmp	r5, #8
 800f1b4:	dd06      	ble.n	800f1c4 <__hexnan+0x11c>
 800f1b6:	9b01      	ldr	r3, [sp, #4]
 800f1b8:	429c      	cmp	r4, r3
 800f1ba:	d9ba      	bls.n	800f132 <__hexnan+0x8a>
 800f1bc:	2300      	movs	r3, #0
 800f1be:	2501      	movs	r5, #1
 800f1c0:	3c04      	subs	r4, #4
 800f1c2:	6023      	str	r3, [r4, #0]
 800f1c4:	220f      	movs	r2, #15
 800f1c6:	6823      	ldr	r3, [r4, #0]
 800f1c8:	4010      	ands	r0, r2
 800f1ca:	011b      	lsls	r3, r3, #4
 800f1cc:	4303      	orrs	r3, r0
 800f1ce:	6023      	str	r3, [r4, #0]
 800f1d0:	e7af      	b.n	800f132 <__hexnan+0x8a>
 800f1d2:	9b06      	ldr	r3, [sp, #24]
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d0dd      	beq.n	800f194 <__hexnan+0xec>
 800f1d8:	2320      	movs	r3, #32
 800f1da:	9a06      	ldr	r2, [sp, #24]
 800f1dc:	9902      	ldr	r1, [sp, #8]
 800f1de:	1a9b      	subs	r3, r3, r2
 800f1e0:	2201      	movs	r2, #1
 800f1e2:	4252      	negs	r2, r2
 800f1e4:	40da      	lsrs	r2, r3
 800f1e6:	3904      	subs	r1, #4
 800f1e8:	680b      	ldr	r3, [r1, #0]
 800f1ea:	4013      	ands	r3, r2
 800f1ec:	600b      	str	r3, [r1, #0]
 800f1ee:	e7d1      	b.n	800f194 <__hexnan+0xec>
 800f1f0:	3f04      	subs	r7, #4
 800f1f2:	e7cf      	b.n	800f194 <__hexnan+0xec>
 800f1f4:	2004      	movs	r0, #4
 800f1f6:	e7d6      	b.n	800f1a6 <__hexnan+0xfe>

0800f1f8 <sbrk_aligned>:
 800f1f8:	b570      	push	{r4, r5, r6, lr}
 800f1fa:	4e0f      	ldr	r6, [pc, #60]	@ (800f238 <sbrk_aligned+0x40>)
 800f1fc:	000d      	movs	r5, r1
 800f1fe:	6831      	ldr	r1, [r6, #0]
 800f200:	0004      	movs	r4, r0
 800f202:	2900      	cmp	r1, #0
 800f204:	d102      	bne.n	800f20c <sbrk_aligned+0x14>
 800f206:	f001 fb0d 	bl	8010824 <_sbrk_r>
 800f20a:	6030      	str	r0, [r6, #0]
 800f20c:	0029      	movs	r1, r5
 800f20e:	0020      	movs	r0, r4
 800f210:	f001 fb08 	bl	8010824 <_sbrk_r>
 800f214:	1c43      	adds	r3, r0, #1
 800f216:	d103      	bne.n	800f220 <sbrk_aligned+0x28>
 800f218:	2501      	movs	r5, #1
 800f21a:	426d      	negs	r5, r5
 800f21c:	0028      	movs	r0, r5
 800f21e:	bd70      	pop	{r4, r5, r6, pc}
 800f220:	2303      	movs	r3, #3
 800f222:	1cc5      	adds	r5, r0, #3
 800f224:	439d      	bics	r5, r3
 800f226:	42a8      	cmp	r0, r5
 800f228:	d0f8      	beq.n	800f21c <sbrk_aligned+0x24>
 800f22a:	1a29      	subs	r1, r5, r0
 800f22c:	0020      	movs	r0, r4
 800f22e:	f001 faf9 	bl	8010824 <_sbrk_r>
 800f232:	3001      	adds	r0, #1
 800f234:	d1f2      	bne.n	800f21c <sbrk_aligned+0x24>
 800f236:	e7ef      	b.n	800f218 <sbrk_aligned+0x20>
 800f238:	20001f60 	.word	0x20001f60

0800f23c <_malloc_r>:
 800f23c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f23e:	2203      	movs	r2, #3
 800f240:	1ccb      	adds	r3, r1, #3
 800f242:	4393      	bics	r3, r2
 800f244:	3308      	adds	r3, #8
 800f246:	0005      	movs	r5, r0
 800f248:	001f      	movs	r7, r3
 800f24a:	2b0c      	cmp	r3, #12
 800f24c:	d234      	bcs.n	800f2b8 <_malloc_r+0x7c>
 800f24e:	270c      	movs	r7, #12
 800f250:	42b9      	cmp	r1, r7
 800f252:	d833      	bhi.n	800f2bc <_malloc_r+0x80>
 800f254:	0028      	movs	r0, r5
 800f256:	f000 f883 	bl	800f360 <__malloc_lock>
 800f25a:	4e37      	ldr	r6, [pc, #220]	@ (800f338 <_malloc_r+0xfc>)
 800f25c:	6833      	ldr	r3, [r6, #0]
 800f25e:	001c      	movs	r4, r3
 800f260:	2c00      	cmp	r4, #0
 800f262:	d12f      	bne.n	800f2c4 <_malloc_r+0x88>
 800f264:	0039      	movs	r1, r7
 800f266:	0028      	movs	r0, r5
 800f268:	f7ff ffc6 	bl	800f1f8 <sbrk_aligned>
 800f26c:	0004      	movs	r4, r0
 800f26e:	1c43      	adds	r3, r0, #1
 800f270:	d15f      	bne.n	800f332 <_malloc_r+0xf6>
 800f272:	6834      	ldr	r4, [r6, #0]
 800f274:	9400      	str	r4, [sp, #0]
 800f276:	9b00      	ldr	r3, [sp, #0]
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d14a      	bne.n	800f312 <_malloc_r+0xd6>
 800f27c:	2c00      	cmp	r4, #0
 800f27e:	d052      	beq.n	800f326 <_malloc_r+0xea>
 800f280:	6823      	ldr	r3, [r4, #0]
 800f282:	0028      	movs	r0, r5
 800f284:	18e3      	adds	r3, r4, r3
 800f286:	9900      	ldr	r1, [sp, #0]
 800f288:	9301      	str	r3, [sp, #4]
 800f28a:	f001 facb 	bl	8010824 <_sbrk_r>
 800f28e:	9b01      	ldr	r3, [sp, #4]
 800f290:	4283      	cmp	r3, r0
 800f292:	d148      	bne.n	800f326 <_malloc_r+0xea>
 800f294:	6823      	ldr	r3, [r4, #0]
 800f296:	0028      	movs	r0, r5
 800f298:	1aff      	subs	r7, r7, r3
 800f29a:	0039      	movs	r1, r7
 800f29c:	f7ff ffac 	bl	800f1f8 <sbrk_aligned>
 800f2a0:	3001      	adds	r0, #1
 800f2a2:	d040      	beq.n	800f326 <_malloc_r+0xea>
 800f2a4:	6823      	ldr	r3, [r4, #0]
 800f2a6:	19db      	adds	r3, r3, r7
 800f2a8:	6023      	str	r3, [r4, #0]
 800f2aa:	6833      	ldr	r3, [r6, #0]
 800f2ac:	685a      	ldr	r2, [r3, #4]
 800f2ae:	2a00      	cmp	r2, #0
 800f2b0:	d133      	bne.n	800f31a <_malloc_r+0xde>
 800f2b2:	9b00      	ldr	r3, [sp, #0]
 800f2b4:	6033      	str	r3, [r6, #0]
 800f2b6:	e019      	b.n	800f2ec <_malloc_r+0xb0>
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	dac9      	bge.n	800f250 <_malloc_r+0x14>
 800f2bc:	230c      	movs	r3, #12
 800f2be:	602b      	str	r3, [r5, #0]
 800f2c0:	2000      	movs	r0, #0
 800f2c2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f2c4:	6821      	ldr	r1, [r4, #0]
 800f2c6:	1bc9      	subs	r1, r1, r7
 800f2c8:	d420      	bmi.n	800f30c <_malloc_r+0xd0>
 800f2ca:	290b      	cmp	r1, #11
 800f2cc:	d90a      	bls.n	800f2e4 <_malloc_r+0xa8>
 800f2ce:	19e2      	adds	r2, r4, r7
 800f2d0:	6027      	str	r7, [r4, #0]
 800f2d2:	42a3      	cmp	r3, r4
 800f2d4:	d104      	bne.n	800f2e0 <_malloc_r+0xa4>
 800f2d6:	6032      	str	r2, [r6, #0]
 800f2d8:	6863      	ldr	r3, [r4, #4]
 800f2da:	6011      	str	r1, [r2, #0]
 800f2dc:	6053      	str	r3, [r2, #4]
 800f2de:	e005      	b.n	800f2ec <_malloc_r+0xb0>
 800f2e0:	605a      	str	r2, [r3, #4]
 800f2e2:	e7f9      	b.n	800f2d8 <_malloc_r+0x9c>
 800f2e4:	6862      	ldr	r2, [r4, #4]
 800f2e6:	42a3      	cmp	r3, r4
 800f2e8:	d10e      	bne.n	800f308 <_malloc_r+0xcc>
 800f2ea:	6032      	str	r2, [r6, #0]
 800f2ec:	0028      	movs	r0, r5
 800f2ee:	f000 f83f 	bl	800f370 <__malloc_unlock>
 800f2f2:	0020      	movs	r0, r4
 800f2f4:	2207      	movs	r2, #7
 800f2f6:	300b      	adds	r0, #11
 800f2f8:	1d23      	adds	r3, r4, #4
 800f2fa:	4390      	bics	r0, r2
 800f2fc:	1ac2      	subs	r2, r0, r3
 800f2fe:	4298      	cmp	r0, r3
 800f300:	d0df      	beq.n	800f2c2 <_malloc_r+0x86>
 800f302:	1a1b      	subs	r3, r3, r0
 800f304:	50a3      	str	r3, [r4, r2]
 800f306:	e7dc      	b.n	800f2c2 <_malloc_r+0x86>
 800f308:	605a      	str	r2, [r3, #4]
 800f30a:	e7ef      	b.n	800f2ec <_malloc_r+0xb0>
 800f30c:	0023      	movs	r3, r4
 800f30e:	6864      	ldr	r4, [r4, #4]
 800f310:	e7a6      	b.n	800f260 <_malloc_r+0x24>
 800f312:	9c00      	ldr	r4, [sp, #0]
 800f314:	6863      	ldr	r3, [r4, #4]
 800f316:	9300      	str	r3, [sp, #0]
 800f318:	e7ad      	b.n	800f276 <_malloc_r+0x3a>
 800f31a:	001a      	movs	r2, r3
 800f31c:	685b      	ldr	r3, [r3, #4]
 800f31e:	42a3      	cmp	r3, r4
 800f320:	d1fb      	bne.n	800f31a <_malloc_r+0xde>
 800f322:	2300      	movs	r3, #0
 800f324:	e7da      	b.n	800f2dc <_malloc_r+0xa0>
 800f326:	230c      	movs	r3, #12
 800f328:	0028      	movs	r0, r5
 800f32a:	602b      	str	r3, [r5, #0]
 800f32c:	f000 f820 	bl	800f370 <__malloc_unlock>
 800f330:	e7c6      	b.n	800f2c0 <_malloc_r+0x84>
 800f332:	6007      	str	r7, [r0, #0]
 800f334:	e7da      	b.n	800f2ec <_malloc_r+0xb0>
 800f336:	46c0      	nop			@ (mov r8, r8)
 800f338:	20001f64 	.word	0x20001f64

0800f33c <__ascii_mbtowc>:
 800f33c:	b082      	sub	sp, #8
 800f33e:	2900      	cmp	r1, #0
 800f340:	d100      	bne.n	800f344 <__ascii_mbtowc+0x8>
 800f342:	a901      	add	r1, sp, #4
 800f344:	1e10      	subs	r0, r2, #0
 800f346:	d006      	beq.n	800f356 <__ascii_mbtowc+0x1a>
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d006      	beq.n	800f35a <__ascii_mbtowc+0x1e>
 800f34c:	7813      	ldrb	r3, [r2, #0]
 800f34e:	600b      	str	r3, [r1, #0]
 800f350:	7810      	ldrb	r0, [r2, #0]
 800f352:	1e43      	subs	r3, r0, #1
 800f354:	4198      	sbcs	r0, r3
 800f356:	b002      	add	sp, #8
 800f358:	4770      	bx	lr
 800f35a:	2002      	movs	r0, #2
 800f35c:	4240      	negs	r0, r0
 800f35e:	e7fa      	b.n	800f356 <__ascii_mbtowc+0x1a>

0800f360 <__malloc_lock>:
 800f360:	b510      	push	{r4, lr}
 800f362:	4802      	ldr	r0, [pc, #8]	@ (800f36c <__malloc_lock+0xc>)
 800f364:	f7ff fb93 	bl	800ea8e <__retarget_lock_acquire_recursive>
 800f368:	bd10      	pop	{r4, pc}
 800f36a:	46c0      	nop			@ (mov r8, r8)
 800f36c:	20001f5c 	.word	0x20001f5c

0800f370 <__malloc_unlock>:
 800f370:	b510      	push	{r4, lr}
 800f372:	4802      	ldr	r0, [pc, #8]	@ (800f37c <__malloc_unlock+0xc>)
 800f374:	f7ff fb8c 	bl	800ea90 <__retarget_lock_release_recursive>
 800f378:	bd10      	pop	{r4, pc}
 800f37a:	46c0      	nop			@ (mov r8, r8)
 800f37c:	20001f5c 	.word	0x20001f5c

0800f380 <_Balloc>:
 800f380:	b570      	push	{r4, r5, r6, lr}
 800f382:	69c5      	ldr	r5, [r0, #28]
 800f384:	0006      	movs	r6, r0
 800f386:	000c      	movs	r4, r1
 800f388:	2d00      	cmp	r5, #0
 800f38a:	d10e      	bne.n	800f3aa <_Balloc+0x2a>
 800f38c:	2010      	movs	r0, #16
 800f38e:	f001 fab3 	bl	80108f8 <malloc>
 800f392:	1e02      	subs	r2, r0, #0
 800f394:	61f0      	str	r0, [r6, #28]
 800f396:	d104      	bne.n	800f3a2 <_Balloc+0x22>
 800f398:	216b      	movs	r1, #107	@ 0x6b
 800f39a:	4b19      	ldr	r3, [pc, #100]	@ (800f400 <_Balloc+0x80>)
 800f39c:	4819      	ldr	r0, [pc, #100]	@ (800f404 <_Balloc+0x84>)
 800f39e:	f001 fa5f 	bl	8010860 <__assert_func>
 800f3a2:	6045      	str	r5, [r0, #4]
 800f3a4:	6085      	str	r5, [r0, #8]
 800f3a6:	6005      	str	r5, [r0, #0]
 800f3a8:	60c5      	str	r5, [r0, #12]
 800f3aa:	69f5      	ldr	r5, [r6, #28]
 800f3ac:	68eb      	ldr	r3, [r5, #12]
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d013      	beq.n	800f3da <_Balloc+0x5a>
 800f3b2:	69f3      	ldr	r3, [r6, #28]
 800f3b4:	00a2      	lsls	r2, r4, #2
 800f3b6:	68db      	ldr	r3, [r3, #12]
 800f3b8:	189b      	adds	r3, r3, r2
 800f3ba:	6818      	ldr	r0, [r3, #0]
 800f3bc:	2800      	cmp	r0, #0
 800f3be:	d118      	bne.n	800f3f2 <_Balloc+0x72>
 800f3c0:	2101      	movs	r1, #1
 800f3c2:	000d      	movs	r5, r1
 800f3c4:	40a5      	lsls	r5, r4
 800f3c6:	1d6a      	adds	r2, r5, #5
 800f3c8:	0030      	movs	r0, r6
 800f3ca:	0092      	lsls	r2, r2, #2
 800f3cc:	f001 fa66 	bl	801089c <_calloc_r>
 800f3d0:	2800      	cmp	r0, #0
 800f3d2:	d00c      	beq.n	800f3ee <_Balloc+0x6e>
 800f3d4:	6044      	str	r4, [r0, #4]
 800f3d6:	6085      	str	r5, [r0, #8]
 800f3d8:	e00d      	b.n	800f3f6 <_Balloc+0x76>
 800f3da:	2221      	movs	r2, #33	@ 0x21
 800f3dc:	2104      	movs	r1, #4
 800f3de:	0030      	movs	r0, r6
 800f3e0:	f001 fa5c 	bl	801089c <_calloc_r>
 800f3e4:	69f3      	ldr	r3, [r6, #28]
 800f3e6:	60e8      	str	r0, [r5, #12]
 800f3e8:	68db      	ldr	r3, [r3, #12]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d1e1      	bne.n	800f3b2 <_Balloc+0x32>
 800f3ee:	2000      	movs	r0, #0
 800f3f0:	bd70      	pop	{r4, r5, r6, pc}
 800f3f2:	6802      	ldr	r2, [r0, #0]
 800f3f4:	601a      	str	r2, [r3, #0]
 800f3f6:	2300      	movs	r3, #0
 800f3f8:	6103      	str	r3, [r0, #16]
 800f3fa:	60c3      	str	r3, [r0, #12]
 800f3fc:	e7f8      	b.n	800f3f0 <_Balloc+0x70>
 800f3fe:	46c0      	nop			@ (mov r8, r8)
 800f400:	08011bbb 	.word	0x08011bbb
 800f404:	08011bd2 	.word	0x08011bd2

0800f408 <_Bfree>:
 800f408:	b570      	push	{r4, r5, r6, lr}
 800f40a:	69c6      	ldr	r6, [r0, #28]
 800f40c:	0005      	movs	r5, r0
 800f40e:	000c      	movs	r4, r1
 800f410:	2e00      	cmp	r6, #0
 800f412:	d10e      	bne.n	800f432 <_Bfree+0x2a>
 800f414:	2010      	movs	r0, #16
 800f416:	f001 fa6f 	bl	80108f8 <malloc>
 800f41a:	1e02      	subs	r2, r0, #0
 800f41c:	61e8      	str	r0, [r5, #28]
 800f41e:	d104      	bne.n	800f42a <_Bfree+0x22>
 800f420:	218f      	movs	r1, #143	@ 0x8f
 800f422:	4b09      	ldr	r3, [pc, #36]	@ (800f448 <_Bfree+0x40>)
 800f424:	4809      	ldr	r0, [pc, #36]	@ (800f44c <_Bfree+0x44>)
 800f426:	f001 fa1b 	bl	8010860 <__assert_func>
 800f42a:	6046      	str	r6, [r0, #4]
 800f42c:	6086      	str	r6, [r0, #8]
 800f42e:	6006      	str	r6, [r0, #0]
 800f430:	60c6      	str	r6, [r0, #12]
 800f432:	2c00      	cmp	r4, #0
 800f434:	d007      	beq.n	800f446 <_Bfree+0x3e>
 800f436:	69eb      	ldr	r3, [r5, #28]
 800f438:	6862      	ldr	r2, [r4, #4]
 800f43a:	68db      	ldr	r3, [r3, #12]
 800f43c:	0092      	lsls	r2, r2, #2
 800f43e:	189b      	adds	r3, r3, r2
 800f440:	681a      	ldr	r2, [r3, #0]
 800f442:	6022      	str	r2, [r4, #0]
 800f444:	601c      	str	r4, [r3, #0]
 800f446:	bd70      	pop	{r4, r5, r6, pc}
 800f448:	08011bbb 	.word	0x08011bbb
 800f44c:	08011bd2 	.word	0x08011bd2

0800f450 <__multadd>:
 800f450:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f452:	000f      	movs	r7, r1
 800f454:	9001      	str	r0, [sp, #4]
 800f456:	000c      	movs	r4, r1
 800f458:	001e      	movs	r6, r3
 800f45a:	2000      	movs	r0, #0
 800f45c:	690d      	ldr	r5, [r1, #16]
 800f45e:	3714      	adds	r7, #20
 800f460:	683b      	ldr	r3, [r7, #0]
 800f462:	3001      	adds	r0, #1
 800f464:	b299      	uxth	r1, r3
 800f466:	4351      	muls	r1, r2
 800f468:	0c1b      	lsrs	r3, r3, #16
 800f46a:	4353      	muls	r3, r2
 800f46c:	1989      	adds	r1, r1, r6
 800f46e:	0c0e      	lsrs	r6, r1, #16
 800f470:	199b      	adds	r3, r3, r6
 800f472:	0c1e      	lsrs	r6, r3, #16
 800f474:	b289      	uxth	r1, r1
 800f476:	041b      	lsls	r3, r3, #16
 800f478:	185b      	adds	r3, r3, r1
 800f47a:	c708      	stmia	r7!, {r3}
 800f47c:	4285      	cmp	r5, r0
 800f47e:	dcef      	bgt.n	800f460 <__multadd+0x10>
 800f480:	2e00      	cmp	r6, #0
 800f482:	d022      	beq.n	800f4ca <__multadd+0x7a>
 800f484:	68a3      	ldr	r3, [r4, #8]
 800f486:	42ab      	cmp	r3, r5
 800f488:	dc19      	bgt.n	800f4be <__multadd+0x6e>
 800f48a:	6861      	ldr	r1, [r4, #4]
 800f48c:	9801      	ldr	r0, [sp, #4]
 800f48e:	3101      	adds	r1, #1
 800f490:	f7ff ff76 	bl	800f380 <_Balloc>
 800f494:	1e07      	subs	r7, r0, #0
 800f496:	d105      	bne.n	800f4a4 <__multadd+0x54>
 800f498:	003a      	movs	r2, r7
 800f49a:	21ba      	movs	r1, #186	@ 0xba
 800f49c:	4b0c      	ldr	r3, [pc, #48]	@ (800f4d0 <__multadd+0x80>)
 800f49e:	480d      	ldr	r0, [pc, #52]	@ (800f4d4 <__multadd+0x84>)
 800f4a0:	f001 f9de 	bl	8010860 <__assert_func>
 800f4a4:	0021      	movs	r1, r4
 800f4a6:	6922      	ldr	r2, [r4, #16]
 800f4a8:	310c      	adds	r1, #12
 800f4aa:	3202      	adds	r2, #2
 800f4ac:	0092      	lsls	r2, r2, #2
 800f4ae:	300c      	adds	r0, #12
 800f4b0:	f7ff faef 	bl	800ea92 <memcpy>
 800f4b4:	0021      	movs	r1, r4
 800f4b6:	9801      	ldr	r0, [sp, #4]
 800f4b8:	f7ff ffa6 	bl	800f408 <_Bfree>
 800f4bc:	003c      	movs	r4, r7
 800f4be:	1d2b      	adds	r3, r5, #4
 800f4c0:	009b      	lsls	r3, r3, #2
 800f4c2:	18e3      	adds	r3, r4, r3
 800f4c4:	3501      	adds	r5, #1
 800f4c6:	605e      	str	r6, [r3, #4]
 800f4c8:	6125      	str	r5, [r4, #16]
 800f4ca:	0020      	movs	r0, r4
 800f4cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f4ce:	46c0      	nop			@ (mov r8, r8)
 800f4d0:	08011b4a 	.word	0x08011b4a
 800f4d4:	08011bd2 	.word	0x08011bd2

0800f4d8 <__s2b>:
 800f4d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f4da:	0007      	movs	r7, r0
 800f4dc:	0018      	movs	r0, r3
 800f4de:	000c      	movs	r4, r1
 800f4e0:	3008      	adds	r0, #8
 800f4e2:	2109      	movs	r1, #9
 800f4e4:	9301      	str	r3, [sp, #4]
 800f4e6:	0015      	movs	r5, r2
 800f4e8:	f7f0 febc 	bl	8000264 <__divsi3>
 800f4ec:	2301      	movs	r3, #1
 800f4ee:	2100      	movs	r1, #0
 800f4f0:	4283      	cmp	r3, r0
 800f4f2:	db0a      	blt.n	800f50a <__s2b+0x32>
 800f4f4:	0038      	movs	r0, r7
 800f4f6:	f7ff ff43 	bl	800f380 <_Balloc>
 800f4fa:	1e01      	subs	r1, r0, #0
 800f4fc:	d108      	bne.n	800f510 <__s2b+0x38>
 800f4fe:	000a      	movs	r2, r1
 800f500:	4b19      	ldr	r3, [pc, #100]	@ (800f568 <__s2b+0x90>)
 800f502:	481a      	ldr	r0, [pc, #104]	@ (800f56c <__s2b+0x94>)
 800f504:	31d3      	adds	r1, #211	@ 0xd3
 800f506:	f001 f9ab 	bl	8010860 <__assert_func>
 800f50a:	005b      	lsls	r3, r3, #1
 800f50c:	3101      	adds	r1, #1
 800f50e:	e7ef      	b.n	800f4f0 <__s2b+0x18>
 800f510:	9b08      	ldr	r3, [sp, #32]
 800f512:	6143      	str	r3, [r0, #20]
 800f514:	2301      	movs	r3, #1
 800f516:	6103      	str	r3, [r0, #16]
 800f518:	2d09      	cmp	r5, #9
 800f51a:	dd18      	ble.n	800f54e <__s2b+0x76>
 800f51c:	0023      	movs	r3, r4
 800f51e:	3309      	adds	r3, #9
 800f520:	001e      	movs	r6, r3
 800f522:	9300      	str	r3, [sp, #0]
 800f524:	1964      	adds	r4, r4, r5
 800f526:	7833      	ldrb	r3, [r6, #0]
 800f528:	220a      	movs	r2, #10
 800f52a:	0038      	movs	r0, r7
 800f52c:	3b30      	subs	r3, #48	@ 0x30
 800f52e:	f7ff ff8f 	bl	800f450 <__multadd>
 800f532:	3601      	adds	r6, #1
 800f534:	0001      	movs	r1, r0
 800f536:	42a6      	cmp	r6, r4
 800f538:	d1f5      	bne.n	800f526 <__s2b+0x4e>
 800f53a:	002c      	movs	r4, r5
 800f53c:	9b00      	ldr	r3, [sp, #0]
 800f53e:	3c08      	subs	r4, #8
 800f540:	191c      	adds	r4, r3, r4
 800f542:	002e      	movs	r6, r5
 800f544:	9b01      	ldr	r3, [sp, #4]
 800f546:	429e      	cmp	r6, r3
 800f548:	db04      	blt.n	800f554 <__s2b+0x7c>
 800f54a:	0008      	movs	r0, r1
 800f54c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f54e:	2509      	movs	r5, #9
 800f550:	340a      	adds	r4, #10
 800f552:	e7f6      	b.n	800f542 <__s2b+0x6a>
 800f554:	1b63      	subs	r3, r4, r5
 800f556:	5d9b      	ldrb	r3, [r3, r6]
 800f558:	220a      	movs	r2, #10
 800f55a:	0038      	movs	r0, r7
 800f55c:	3b30      	subs	r3, #48	@ 0x30
 800f55e:	f7ff ff77 	bl	800f450 <__multadd>
 800f562:	3601      	adds	r6, #1
 800f564:	0001      	movs	r1, r0
 800f566:	e7ed      	b.n	800f544 <__s2b+0x6c>
 800f568:	08011b4a 	.word	0x08011b4a
 800f56c:	08011bd2 	.word	0x08011bd2

0800f570 <__hi0bits>:
 800f570:	2280      	movs	r2, #128	@ 0x80
 800f572:	0003      	movs	r3, r0
 800f574:	0252      	lsls	r2, r2, #9
 800f576:	2000      	movs	r0, #0
 800f578:	4293      	cmp	r3, r2
 800f57a:	d201      	bcs.n	800f580 <__hi0bits+0x10>
 800f57c:	041b      	lsls	r3, r3, #16
 800f57e:	3010      	adds	r0, #16
 800f580:	2280      	movs	r2, #128	@ 0x80
 800f582:	0452      	lsls	r2, r2, #17
 800f584:	4293      	cmp	r3, r2
 800f586:	d201      	bcs.n	800f58c <__hi0bits+0x1c>
 800f588:	3008      	adds	r0, #8
 800f58a:	021b      	lsls	r3, r3, #8
 800f58c:	2280      	movs	r2, #128	@ 0x80
 800f58e:	0552      	lsls	r2, r2, #21
 800f590:	4293      	cmp	r3, r2
 800f592:	d201      	bcs.n	800f598 <__hi0bits+0x28>
 800f594:	3004      	adds	r0, #4
 800f596:	011b      	lsls	r3, r3, #4
 800f598:	2280      	movs	r2, #128	@ 0x80
 800f59a:	05d2      	lsls	r2, r2, #23
 800f59c:	4293      	cmp	r3, r2
 800f59e:	d201      	bcs.n	800f5a4 <__hi0bits+0x34>
 800f5a0:	3002      	adds	r0, #2
 800f5a2:	009b      	lsls	r3, r3, #2
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	db03      	blt.n	800f5b0 <__hi0bits+0x40>
 800f5a8:	3001      	adds	r0, #1
 800f5aa:	4213      	tst	r3, r2
 800f5ac:	d100      	bne.n	800f5b0 <__hi0bits+0x40>
 800f5ae:	2020      	movs	r0, #32
 800f5b0:	4770      	bx	lr

0800f5b2 <__lo0bits>:
 800f5b2:	6803      	ldr	r3, [r0, #0]
 800f5b4:	0001      	movs	r1, r0
 800f5b6:	2207      	movs	r2, #7
 800f5b8:	0018      	movs	r0, r3
 800f5ba:	4010      	ands	r0, r2
 800f5bc:	4213      	tst	r3, r2
 800f5be:	d00d      	beq.n	800f5dc <__lo0bits+0x2a>
 800f5c0:	3a06      	subs	r2, #6
 800f5c2:	2000      	movs	r0, #0
 800f5c4:	4213      	tst	r3, r2
 800f5c6:	d105      	bne.n	800f5d4 <__lo0bits+0x22>
 800f5c8:	3002      	adds	r0, #2
 800f5ca:	4203      	tst	r3, r0
 800f5cc:	d003      	beq.n	800f5d6 <__lo0bits+0x24>
 800f5ce:	40d3      	lsrs	r3, r2
 800f5d0:	0010      	movs	r0, r2
 800f5d2:	600b      	str	r3, [r1, #0]
 800f5d4:	4770      	bx	lr
 800f5d6:	089b      	lsrs	r3, r3, #2
 800f5d8:	600b      	str	r3, [r1, #0]
 800f5da:	e7fb      	b.n	800f5d4 <__lo0bits+0x22>
 800f5dc:	b29a      	uxth	r2, r3
 800f5de:	2a00      	cmp	r2, #0
 800f5e0:	d101      	bne.n	800f5e6 <__lo0bits+0x34>
 800f5e2:	2010      	movs	r0, #16
 800f5e4:	0c1b      	lsrs	r3, r3, #16
 800f5e6:	b2da      	uxtb	r2, r3
 800f5e8:	2a00      	cmp	r2, #0
 800f5ea:	d101      	bne.n	800f5f0 <__lo0bits+0x3e>
 800f5ec:	3008      	adds	r0, #8
 800f5ee:	0a1b      	lsrs	r3, r3, #8
 800f5f0:	071a      	lsls	r2, r3, #28
 800f5f2:	d101      	bne.n	800f5f8 <__lo0bits+0x46>
 800f5f4:	3004      	adds	r0, #4
 800f5f6:	091b      	lsrs	r3, r3, #4
 800f5f8:	079a      	lsls	r2, r3, #30
 800f5fa:	d101      	bne.n	800f600 <__lo0bits+0x4e>
 800f5fc:	3002      	adds	r0, #2
 800f5fe:	089b      	lsrs	r3, r3, #2
 800f600:	07da      	lsls	r2, r3, #31
 800f602:	d4e9      	bmi.n	800f5d8 <__lo0bits+0x26>
 800f604:	3001      	adds	r0, #1
 800f606:	085b      	lsrs	r3, r3, #1
 800f608:	d1e6      	bne.n	800f5d8 <__lo0bits+0x26>
 800f60a:	2020      	movs	r0, #32
 800f60c:	e7e2      	b.n	800f5d4 <__lo0bits+0x22>
	...

0800f610 <__i2b>:
 800f610:	b510      	push	{r4, lr}
 800f612:	000c      	movs	r4, r1
 800f614:	2101      	movs	r1, #1
 800f616:	f7ff feb3 	bl	800f380 <_Balloc>
 800f61a:	2800      	cmp	r0, #0
 800f61c:	d107      	bne.n	800f62e <__i2b+0x1e>
 800f61e:	2146      	movs	r1, #70	@ 0x46
 800f620:	4c05      	ldr	r4, [pc, #20]	@ (800f638 <__i2b+0x28>)
 800f622:	0002      	movs	r2, r0
 800f624:	4b05      	ldr	r3, [pc, #20]	@ (800f63c <__i2b+0x2c>)
 800f626:	0020      	movs	r0, r4
 800f628:	31ff      	adds	r1, #255	@ 0xff
 800f62a:	f001 f919 	bl	8010860 <__assert_func>
 800f62e:	2301      	movs	r3, #1
 800f630:	6144      	str	r4, [r0, #20]
 800f632:	6103      	str	r3, [r0, #16]
 800f634:	bd10      	pop	{r4, pc}
 800f636:	46c0      	nop			@ (mov r8, r8)
 800f638:	08011bd2 	.word	0x08011bd2
 800f63c:	08011b4a 	.word	0x08011b4a

0800f640 <__multiply>:
 800f640:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f642:	0014      	movs	r4, r2
 800f644:	690a      	ldr	r2, [r1, #16]
 800f646:	6923      	ldr	r3, [r4, #16]
 800f648:	000d      	movs	r5, r1
 800f64a:	b089      	sub	sp, #36	@ 0x24
 800f64c:	429a      	cmp	r2, r3
 800f64e:	db02      	blt.n	800f656 <__multiply+0x16>
 800f650:	0023      	movs	r3, r4
 800f652:	000c      	movs	r4, r1
 800f654:	001d      	movs	r5, r3
 800f656:	6927      	ldr	r7, [r4, #16]
 800f658:	692e      	ldr	r6, [r5, #16]
 800f65a:	6861      	ldr	r1, [r4, #4]
 800f65c:	19bb      	adds	r3, r7, r6
 800f65e:	9300      	str	r3, [sp, #0]
 800f660:	68a3      	ldr	r3, [r4, #8]
 800f662:	19ba      	adds	r2, r7, r6
 800f664:	4293      	cmp	r3, r2
 800f666:	da00      	bge.n	800f66a <__multiply+0x2a>
 800f668:	3101      	adds	r1, #1
 800f66a:	f7ff fe89 	bl	800f380 <_Balloc>
 800f66e:	4684      	mov	ip, r0
 800f670:	2800      	cmp	r0, #0
 800f672:	d106      	bne.n	800f682 <__multiply+0x42>
 800f674:	21b1      	movs	r1, #177	@ 0xb1
 800f676:	4662      	mov	r2, ip
 800f678:	4b44      	ldr	r3, [pc, #272]	@ (800f78c <__multiply+0x14c>)
 800f67a:	4845      	ldr	r0, [pc, #276]	@ (800f790 <__multiply+0x150>)
 800f67c:	0049      	lsls	r1, r1, #1
 800f67e:	f001 f8ef 	bl	8010860 <__assert_func>
 800f682:	0002      	movs	r2, r0
 800f684:	19bb      	adds	r3, r7, r6
 800f686:	3214      	adds	r2, #20
 800f688:	009b      	lsls	r3, r3, #2
 800f68a:	18d3      	adds	r3, r2, r3
 800f68c:	9301      	str	r3, [sp, #4]
 800f68e:	2100      	movs	r1, #0
 800f690:	0013      	movs	r3, r2
 800f692:	9801      	ldr	r0, [sp, #4]
 800f694:	4283      	cmp	r3, r0
 800f696:	d328      	bcc.n	800f6ea <__multiply+0xaa>
 800f698:	0023      	movs	r3, r4
 800f69a:	00bf      	lsls	r7, r7, #2
 800f69c:	3314      	adds	r3, #20
 800f69e:	9304      	str	r3, [sp, #16]
 800f6a0:	3514      	adds	r5, #20
 800f6a2:	19db      	adds	r3, r3, r7
 800f6a4:	00b6      	lsls	r6, r6, #2
 800f6a6:	9302      	str	r3, [sp, #8]
 800f6a8:	19ab      	adds	r3, r5, r6
 800f6aa:	9307      	str	r3, [sp, #28]
 800f6ac:	2304      	movs	r3, #4
 800f6ae:	9305      	str	r3, [sp, #20]
 800f6b0:	0023      	movs	r3, r4
 800f6b2:	9902      	ldr	r1, [sp, #8]
 800f6b4:	3315      	adds	r3, #21
 800f6b6:	4299      	cmp	r1, r3
 800f6b8:	d305      	bcc.n	800f6c6 <__multiply+0x86>
 800f6ba:	1b0c      	subs	r4, r1, r4
 800f6bc:	3c15      	subs	r4, #21
 800f6be:	08a4      	lsrs	r4, r4, #2
 800f6c0:	3401      	adds	r4, #1
 800f6c2:	00a3      	lsls	r3, r4, #2
 800f6c4:	9305      	str	r3, [sp, #20]
 800f6c6:	9b07      	ldr	r3, [sp, #28]
 800f6c8:	429d      	cmp	r5, r3
 800f6ca:	d310      	bcc.n	800f6ee <__multiply+0xae>
 800f6cc:	9b00      	ldr	r3, [sp, #0]
 800f6ce:	2b00      	cmp	r3, #0
 800f6d0:	dd05      	ble.n	800f6de <__multiply+0x9e>
 800f6d2:	9b01      	ldr	r3, [sp, #4]
 800f6d4:	3b04      	subs	r3, #4
 800f6d6:	9301      	str	r3, [sp, #4]
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d052      	beq.n	800f784 <__multiply+0x144>
 800f6de:	4663      	mov	r3, ip
 800f6e0:	4660      	mov	r0, ip
 800f6e2:	9a00      	ldr	r2, [sp, #0]
 800f6e4:	611a      	str	r2, [r3, #16]
 800f6e6:	b009      	add	sp, #36	@ 0x24
 800f6e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f6ea:	c302      	stmia	r3!, {r1}
 800f6ec:	e7d1      	b.n	800f692 <__multiply+0x52>
 800f6ee:	682c      	ldr	r4, [r5, #0]
 800f6f0:	b2a4      	uxth	r4, r4
 800f6f2:	2c00      	cmp	r4, #0
 800f6f4:	d01f      	beq.n	800f736 <__multiply+0xf6>
 800f6f6:	2300      	movs	r3, #0
 800f6f8:	0017      	movs	r7, r2
 800f6fa:	9e04      	ldr	r6, [sp, #16]
 800f6fc:	9303      	str	r3, [sp, #12]
 800f6fe:	ce08      	ldmia	r6!, {r3}
 800f700:	6839      	ldr	r1, [r7, #0]
 800f702:	9306      	str	r3, [sp, #24]
 800f704:	466b      	mov	r3, sp
 800f706:	8b1b      	ldrh	r3, [r3, #24]
 800f708:	b288      	uxth	r0, r1
 800f70a:	4363      	muls	r3, r4
 800f70c:	181b      	adds	r3, r3, r0
 800f70e:	9803      	ldr	r0, [sp, #12]
 800f710:	0c09      	lsrs	r1, r1, #16
 800f712:	181b      	adds	r3, r3, r0
 800f714:	9806      	ldr	r0, [sp, #24]
 800f716:	0c00      	lsrs	r0, r0, #16
 800f718:	4360      	muls	r0, r4
 800f71a:	1840      	adds	r0, r0, r1
 800f71c:	0c19      	lsrs	r1, r3, #16
 800f71e:	1841      	adds	r1, r0, r1
 800f720:	0c08      	lsrs	r0, r1, #16
 800f722:	b29b      	uxth	r3, r3
 800f724:	0409      	lsls	r1, r1, #16
 800f726:	4319      	orrs	r1, r3
 800f728:	9b02      	ldr	r3, [sp, #8]
 800f72a:	9003      	str	r0, [sp, #12]
 800f72c:	c702      	stmia	r7!, {r1}
 800f72e:	42b3      	cmp	r3, r6
 800f730:	d8e5      	bhi.n	800f6fe <__multiply+0xbe>
 800f732:	9b05      	ldr	r3, [sp, #20]
 800f734:	50d0      	str	r0, [r2, r3]
 800f736:	682c      	ldr	r4, [r5, #0]
 800f738:	0c24      	lsrs	r4, r4, #16
 800f73a:	d020      	beq.n	800f77e <__multiply+0x13e>
 800f73c:	2100      	movs	r1, #0
 800f73e:	0010      	movs	r0, r2
 800f740:	6813      	ldr	r3, [r2, #0]
 800f742:	9e04      	ldr	r6, [sp, #16]
 800f744:	9103      	str	r1, [sp, #12]
 800f746:	6831      	ldr	r1, [r6, #0]
 800f748:	6807      	ldr	r7, [r0, #0]
 800f74a:	b289      	uxth	r1, r1
 800f74c:	4361      	muls	r1, r4
 800f74e:	0c3f      	lsrs	r7, r7, #16
 800f750:	19c9      	adds	r1, r1, r7
 800f752:	9f03      	ldr	r7, [sp, #12]
 800f754:	b29b      	uxth	r3, r3
 800f756:	19c9      	adds	r1, r1, r7
 800f758:	040f      	lsls	r7, r1, #16
 800f75a:	431f      	orrs	r7, r3
 800f75c:	6007      	str	r7, [r0, #0]
 800f75e:	ce80      	ldmia	r6!, {r7}
 800f760:	6843      	ldr	r3, [r0, #4]
 800f762:	0c3f      	lsrs	r7, r7, #16
 800f764:	4367      	muls	r7, r4
 800f766:	b29b      	uxth	r3, r3
 800f768:	0c09      	lsrs	r1, r1, #16
 800f76a:	18fb      	adds	r3, r7, r3
 800f76c:	185b      	adds	r3, r3, r1
 800f76e:	0c19      	lsrs	r1, r3, #16
 800f770:	9103      	str	r1, [sp, #12]
 800f772:	9902      	ldr	r1, [sp, #8]
 800f774:	3004      	adds	r0, #4
 800f776:	42b1      	cmp	r1, r6
 800f778:	d8e5      	bhi.n	800f746 <__multiply+0x106>
 800f77a:	9905      	ldr	r1, [sp, #20]
 800f77c:	5053      	str	r3, [r2, r1]
 800f77e:	3504      	adds	r5, #4
 800f780:	3204      	adds	r2, #4
 800f782:	e7a0      	b.n	800f6c6 <__multiply+0x86>
 800f784:	9b00      	ldr	r3, [sp, #0]
 800f786:	3b01      	subs	r3, #1
 800f788:	9300      	str	r3, [sp, #0]
 800f78a:	e79f      	b.n	800f6cc <__multiply+0x8c>
 800f78c:	08011b4a 	.word	0x08011b4a
 800f790:	08011bd2 	.word	0x08011bd2

0800f794 <__pow5mult>:
 800f794:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f796:	2303      	movs	r3, #3
 800f798:	0015      	movs	r5, r2
 800f79a:	0007      	movs	r7, r0
 800f79c:	000e      	movs	r6, r1
 800f79e:	401a      	ands	r2, r3
 800f7a0:	421d      	tst	r5, r3
 800f7a2:	d008      	beq.n	800f7b6 <__pow5mult+0x22>
 800f7a4:	4925      	ldr	r1, [pc, #148]	@ (800f83c <__pow5mult+0xa8>)
 800f7a6:	3a01      	subs	r2, #1
 800f7a8:	0092      	lsls	r2, r2, #2
 800f7aa:	5852      	ldr	r2, [r2, r1]
 800f7ac:	2300      	movs	r3, #0
 800f7ae:	0031      	movs	r1, r6
 800f7b0:	f7ff fe4e 	bl	800f450 <__multadd>
 800f7b4:	0006      	movs	r6, r0
 800f7b6:	10ad      	asrs	r5, r5, #2
 800f7b8:	d03d      	beq.n	800f836 <__pow5mult+0xa2>
 800f7ba:	69fc      	ldr	r4, [r7, #28]
 800f7bc:	2c00      	cmp	r4, #0
 800f7be:	d10f      	bne.n	800f7e0 <__pow5mult+0x4c>
 800f7c0:	2010      	movs	r0, #16
 800f7c2:	f001 f899 	bl	80108f8 <malloc>
 800f7c6:	1e02      	subs	r2, r0, #0
 800f7c8:	61f8      	str	r0, [r7, #28]
 800f7ca:	d105      	bne.n	800f7d8 <__pow5mult+0x44>
 800f7cc:	21b4      	movs	r1, #180	@ 0xb4
 800f7ce:	4b1c      	ldr	r3, [pc, #112]	@ (800f840 <__pow5mult+0xac>)
 800f7d0:	481c      	ldr	r0, [pc, #112]	@ (800f844 <__pow5mult+0xb0>)
 800f7d2:	31ff      	adds	r1, #255	@ 0xff
 800f7d4:	f001 f844 	bl	8010860 <__assert_func>
 800f7d8:	6044      	str	r4, [r0, #4]
 800f7da:	6084      	str	r4, [r0, #8]
 800f7dc:	6004      	str	r4, [r0, #0]
 800f7de:	60c4      	str	r4, [r0, #12]
 800f7e0:	69fb      	ldr	r3, [r7, #28]
 800f7e2:	689c      	ldr	r4, [r3, #8]
 800f7e4:	9301      	str	r3, [sp, #4]
 800f7e6:	2c00      	cmp	r4, #0
 800f7e8:	d108      	bne.n	800f7fc <__pow5mult+0x68>
 800f7ea:	0038      	movs	r0, r7
 800f7ec:	4916      	ldr	r1, [pc, #88]	@ (800f848 <__pow5mult+0xb4>)
 800f7ee:	f7ff ff0f 	bl	800f610 <__i2b>
 800f7f2:	9b01      	ldr	r3, [sp, #4]
 800f7f4:	0004      	movs	r4, r0
 800f7f6:	6098      	str	r0, [r3, #8]
 800f7f8:	2300      	movs	r3, #0
 800f7fa:	6003      	str	r3, [r0, #0]
 800f7fc:	2301      	movs	r3, #1
 800f7fe:	421d      	tst	r5, r3
 800f800:	d00a      	beq.n	800f818 <__pow5mult+0x84>
 800f802:	0031      	movs	r1, r6
 800f804:	0022      	movs	r2, r4
 800f806:	0038      	movs	r0, r7
 800f808:	f7ff ff1a 	bl	800f640 <__multiply>
 800f80c:	0031      	movs	r1, r6
 800f80e:	9001      	str	r0, [sp, #4]
 800f810:	0038      	movs	r0, r7
 800f812:	f7ff fdf9 	bl	800f408 <_Bfree>
 800f816:	9e01      	ldr	r6, [sp, #4]
 800f818:	106d      	asrs	r5, r5, #1
 800f81a:	d00c      	beq.n	800f836 <__pow5mult+0xa2>
 800f81c:	6820      	ldr	r0, [r4, #0]
 800f81e:	2800      	cmp	r0, #0
 800f820:	d107      	bne.n	800f832 <__pow5mult+0x9e>
 800f822:	0022      	movs	r2, r4
 800f824:	0021      	movs	r1, r4
 800f826:	0038      	movs	r0, r7
 800f828:	f7ff ff0a 	bl	800f640 <__multiply>
 800f82c:	2300      	movs	r3, #0
 800f82e:	6020      	str	r0, [r4, #0]
 800f830:	6003      	str	r3, [r0, #0]
 800f832:	0004      	movs	r4, r0
 800f834:	e7e2      	b.n	800f7fc <__pow5mult+0x68>
 800f836:	0030      	movs	r0, r6
 800f838:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f83a:	46c0      	nop			@ (mov r8, r8)
 800f83c:	08011df4 	.word	0x08011df4
 800f840:	08011bbb 	.word	0x08011bbb
 800f844:	08011bd2 	.word	0x08011bd2
 800f848:	00000271 	.word	0x00000271

0800f84c <__lshift>:
 800f84c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f84e:	000c      	movs	r4, r1
 800f850:	0016      	movs	r6, r2
 800f852:	6923      	ldr	r3, [r4, #16]
 800f854:	1157      	asrs	r7, r2, #5
 800f856:	b085      	sub	sp, #20
 800f858:	18fb      	adds	r3, r7, r3
 800f85a:	9301      	str	r3, [sp, #4]
 800f85c:	3301      	adds	r3, #1
 800f85e:	9300      	str	r3, [sp, #0]
 800f860:	6849      	ldr	r1, [r1, #4]
 800f862:	68a3      	ldr	r3, [r4, #8]
 800f864:	9002      	str	r0, [sp, #8]
 800f866:	9a00      	ldr	r2, [sp, #0]
 800f868:	4293      	cmp	r3, r2
 800f86a:	db10      	blt.n	800f88e <__lshift+0x42>
 800f86c:	9802      	ldr	r0, [sp, #8]
 800f86e:	f7ff fd87 	bl	800f380 <_Balloc>
 800f872:	2300      	movs	r3, #0
 800f874:	0001      	movs	r1, r0
 800f876:	0005      	movs	r5, r0
 800f878:	001a      	movs	r2, r3
 800f87a:	3114      	adds	r1, #20
 800f87c:	4298      	cmp	r0, r3
 800f87e:	d10c      	bne.n	800f89a <__lshift+0x4e>
 800f880:	21ef      	movs	r1, #239	@ 0xef
 800f882:	002a      	movs	r2, r5
 800f884:	4b25      	ldr	r3, [pc, #148]	@ (800f91c <__lshift+0xd0>)
 800f886:	4826      	ldr	r0, [pc, #152]	@ (800f920 <__lshift+0xd4>)
 800f888:	0049      	lsls	r1, r1, #1
 800f88a:	f000 ffe9 	bl	8010860 <__assert_func>
 800f88e:	3101      	adds	r1, #1
 800f890:	005b      	lsls	r3, r3, #1
 800f892:	e7e8      	b.n	800f866 <__lshift+0x1a>
 800f894:	0098      	lsls	r0, r3, #2
 800f896:	500a      	str	r2, [r1, r0]
 800f898:	3301      	adds	r3, #1
 800f89a:	42bb      	cmp	r3, r7
 800f89c:	dbfa      	blt.n	800f894 <__lshift+0x48>
 800f89e:	43fb      	mvns	r3, r7
 800f8a0:	17db      	asrs	r3, r3, #31
 800f8a2:	401f      	ands	r7, r3
 800f8a4:	00bf      	lsls	r7, r7, #2
 800f8a6:	0023      	movs	r3, r4
 800f8a8:	201f      	movs	r0, #31
 800f8aa:	19c9      	adds	r1, r1, r7
 800f8ac:	0037      	movs	r7, r6
 800f8ae:	6922      	ldr	r2, [r4, #16]
 800f8b0:	3314      	adds	r3, #20
 800f8b2:	0092      	lsls	r2, r2, #2
 800f8b4:	189a      	adds	r2, r3, r2
 800f8b6:	4007      	ands	r7, r0
 800f8b8:	4206      	tst	r6, r0
 800f8ba:	d029      	beq.n	800f910 <__lshift+0xc4>
 800f8bc:	3001      	adds	r0, #1
 800f8be:	1bc0      	subs	r0, r0, r7
 800f8c0:	9003      	str	r0, [sp, #12]
 800f8c2:	468c      	mov	ip, r1
 800f8c4:	2000      	movs	r0, #0
 800f8c6:	681e      	ldr	r6, [r3, #0]
 800f8c8:	40be      	lsls	r6, r7
 800f8ca:	4306      	orrs	r6, r0
 800f8cc:	4660      	mov	r0, ip
 800f8ce:	c040      	stmia	r0!, {r6}
 800f8d0:	4684      	mov	ip, r0
 800f8d2:	9e03      	ldr	r6, [sp, #12]
 800f8d4:	cb01      	ldmia	r3!, {r0}
 800f8d6:	40f0      	lsrs	r0, r6
 800f8d8:	429a      	cmp	r2, r3
 800f8da:	d8f4      	bhi.n	800f8c6 <__lshift+0x7a>
 800f8dc:	0026      	movs	r6, r4
 800f8de:	3615      	adds	r6, #21
 800f8e0:	2304      	movs	r3, #4
 800f8e2:	42b2      	cmp	r2, r6
 800f8e4:	d304      	bcc.n	800f8f0 <__lshift+0xa4>
 800f8e6:	1b13      	subs	r3, r2, r4
 800f8e8:	3b15      	subs	r3, #21
 800f8ea:	089b      	lsrs	r3, r3, #2
 800f8ec:	3301      	adds	r3, #1
 800f8ee:	009b      	lsls	r3, r3, #2
 800f8f0:	50c8      	str	r0, [r1, r3]
 800f8f2:	2800      	cmp	r0, #0
 800f8f4:	d002      	beq.n	800f8fc <__lshift+0xb0>
 800f8f6:	9b01      	ldr	r3, [sp, #4]
 800f8f8:	3302      	adds	r3, #2
 800f8fa:	9300      	str	r3, [sp, #0]
 800f8fc:	9b00      	ldr	r3, [sp, #0]
 800f8fe:	9802      	ldr	r0, [sp, #8]
 800f900:	3b01      	subs	r3, #1
 800f902:	0021      	movs	r1, r4
 800f904:	612b      	str	r3, [r5, #16]
 800f906:	f7ff fd7f 	bl	800f408 <_Bfree>
 800f90a:	0028      	movs	r0, r5
 800f90c:	b005      	add	sp, #20
 800f90e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f910:	cb01      	ldmia	r3!, {r0}
 800f912:	c101      	stmia	r1!, {r0}
 800f914:	429a      	cmp	r2, r3
 800f916:	d8fb      	bhi.n	800f910 <__lshift+0xc4>
 800f918:	e7f0      	b.n	800f8fc <__lshift+0xb0>
 800f91a:	46c0      	nop			@ (mov r8, r8)
 800f91c:	08011b4a 	.word	0x08011b4a
 800f920:	08011bd2 	.word	0x08011bd2

0800f924 <__mcmp>:
 800f924:	b530      	push	{r4, r5, lr}
 800f926:	690b      	ldr	r3, [r1, #16]
 800f928:	6904      	ldr	r4, [r0, #16]
 800f92a:	0002      	movs	r2, r0
 800f92c:	1ae0      	subs	r0, r4, r3
 800f92e:	429c      	cmp	r4, r3
 800f930:	d10f      	bne.n	800f952 <__mcmp+0x2e>
 800f932:	3214      	adds	r2, #20
 800f934:	009b      	lsls	r3, r3, #2
 800f936:	3114      	adds	r1, #20
 800f938:	0014      	movs	r4, r2
 800f93a:	18c9      	adds	r1, r1, r3
 800f93c:	18d2      	adds	r2, r2, r3
 800f93e:	3a04      	subs	r2, #4
 800f940:	3904      	subs	r1, #4
 800f942:	6815      	ldr	r5, [r2, #0]
 800f944:	680b      	ldr	r3, [r1, #0]
 800f946:	429d      	cmp	r5, r3
 800f948:	d004      	beq.n	800f954 <__mcmp+0x30>
 800f94a:	2001      	movs	r0, #1
 800f94c:	429d      	cmp	r5, r3
 800f94e:	d200      	bcs.n	800f952 <__mcmp+0x2e>
 800f950:	3802      	subs	r0, #2
 800f952:	bd30      	pop	{r4, r5, pc}
 800f954:	4294      	cmp	r4, r2
 800f956:	d3f2      	bcc.n	800f93e <__mcmp+0x1a>
 800f958:	e7fb      	b.n	800f952 <__mcmp+0x2e>
	...

0800f95c <__mdiff>:
 800f95c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f95e:	000c      	movs	r4, r1
 800f960:	b087      	sub	sp, #28
 800f962:	9000      	str	r0, [sp, #0]
 800f964:	0011      	movs	r1, r2
 800f966:	0020      	movs	r0, r4
 800f968:	0017      	movs	r7, r2
 800f96a:	f7ff ffdb 	bl	800f924 <__mcmp>
 800f96e:	1e05      	subs	r5, r0, #0
 800f970:	d110      	bne.n	800f994 <__mdiff+0x38>
 800f972:	0001      	movs	r1, r0
 800f974:	9800      	ldr	r0, [sp, #0]
 800f976:	f7ff fd03 	bl	800f380 <_Balloc>
 800f97a:	1e02      	subs	r2, r0, #0
 800f97c:	d104      	bne.n	800f988 <__mdiff+0x2c>
 800f97e:	4b40      	ldr	r3, [pc, #256]	@ (800fa80 <__mdiff+0x124>)
 800f980:	4840      	ldr	r0, [pc, #256]	@ (800fa84 <__mdiff+0x128>)
 800f982:	4941      	ldr	r1, [pc, #260]	@ (800fa88 <__mdiff+0x12c>)
 800f984:	f000 ff6c 	bl	8010860 <__assert_func>
 800f988:	2301      	movs	r3, #1
 800f98a:	6145      	str	r5, [r0, #20]
 800f98c:	6103      	str	r3, [r0, #16]
 800f98e:	0010      	movs	r0, r2
 800f990:	b007      	add	sp, #28
 800f992:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f994:	2600      	movs	r6, #0
 800f996:	42b0      	cmp	r0, r6
 800f998:	da03      	bge.n	800f9a2 <__mdiff+0x46>
 800f99a:	0023      	movs	r3, r4
 800f99c:	003c      	movs	r4, r7
 800f99e:	001f      	movs	r7, r3
 800f9a0:	3601      	adds	r6, #1
 800f9a2:	6861      	ldr	r1, [r4, #4]
 800f9a4:	9800      	ldr	r0, [sp, #0]
 800f9a6:	f7ff fceb 	bl	800f380 <_Balloc>
 800f9aa:	1e02      	subs	r2, r0, #0
 800f9ac:	d103      	bne.n	800f9b6 <__mdiff+0x5a>
 800f9ae:	4b34      	ldr	r3, [pc, #208]	@ (800fa80 <__mdiff+0x124>)
 800f9b0:	4834      	ldr	r0, [pc, #208]	@ (800fa84 <__mdiff+0x128>)
 800f9b2:	4936      	ldr	r1, [pc, #216]	@ (800fa8c <__mdiff+0x130>)
 800f9b4:	e7e6      	b.n	800f984 <__mdiff+0x28>
 800f9b6:	6923      	ldr	r3, [r4, #16]
 800f9b8:	3414      	adds	r4, #20
 800f9ba:	9300      	str	r3, [sp, #0]
 800f9bc:	009b      	lsls	r3, r3, #2
 800f9be:	18e3      	adds	r3, r4, r3
 800f9c0:	0021      	movs	r1, r4
 800f9c2:	9401      	str	r4, [sp, #4]
 800f9c4:	003c      	movs	r4, r7
 800f9c6:	9302      	str	r3, [sp, #8]
 800f9c8:	693b      	ldr	r3, [r7, #16]
 800f9ca:	3414      	adds	r4, #20
 800f9cc:	009b      	lsls	r3, r3, #2
 800f9ce:	18e3      	adds	r3, r4, r3
 800f9d0:	9303      	str	r3, [sp, #12]
 800f9d2:	0003      	movs	r3, r0
 800f9d4:	60c6      	str	r6, [r0, #12]
 800f9d6:	468c      	mov	ip, r1
 800f9d8:	2000      	movs	r0, #0
 800f9da:	3314      	adds	r3, #20
 800f9dc:	9304      	str	r3, [sp, #16]
 800f9de:	9305      	str	r3, [sp, #20]
 800f9e0:	4663      	mov	r3, ip
 800f9e2:	cb20      	ldmia	r3!, {r5}
 800f9e4:	b2a9      	uxth	r1, r5
 800f9e6:	000e      	movs	r6, r1
 800f9e8:	469c      	mov	ip, r3
 800f9ea:	cc08      	ldmia	r4!, {r3}
 800f9ec:	0c2d      	lsrs	r5, r5, #16
 800f9ee:	b299      	uxth	r1, r3
 800f9f0:	1a71      	subs	r1, r6, r1
 800f9f2:	1809      	adds	r1, r1, r0
 800f9f4:	0c1b      	lsrs	r3, r3, #16
 800f9f6:	1408      	asrs	r0, r1, #16
 800f9f8:	1aeb      	subs	r3, r5, r3
 800f9fa:	181b      	adds	r3, r3, r0
 800f9fc:	1418      	asrs	r0, r3, #16
 800f9fe:	b289      	uxth	r1, r1
 800fa00:	041b      	lsls	r3, r3, #16
 800fa02:	4319      	orrs	r1, r3
 800fa04:	9b05      	ldr	r3, [sp, #20]
 800fa06:	c302      	stmia	r3!, {r1}
 800fa08:	9305      	str	r3, [sp, #20]
 800fa0a:	9b03      	ldr	r3, [sp, #12]
 800fa0c:	42a3      	cmp	r3, r4
 800fa0e:	d8e7      	bhi.n	800f9e0 <__mdiff+0x84>
 800fa10:	0039      	movs	r1, r7
 800fa12:	9c03      	ldr	r4, [sp, #12]
 800fa14:	3115      	adds	r1, #21
 800fa16:	2304      	movs	r3, #4
 800fa18:	428c      	cmp	r4, r1
 800fa1a:	d304      	bcc.n	800fa26 <__mdiff+0xca>
 800fa1c:	1be3      	subs	r3, r4, r7
 800fa1e:	3b15      	subs	r3, #21
 800fa20:	089b      	lsrs	r3, r3, #2
 800fa22:	3301      	adds	r3, #1
 800fa24:	009b      	lsls	r3, r3, #2
 800fa26:	9901      	ldr	r1, [sp, #4]
 800fa28:	18cd      	adds	r5, r1, r3
 800fa2a:	9904      	ldr	r1, [sp, #16]
 800fa2c:	002e      	movs	r6, r5
 800fa2e:	18cb      	adds	r3, r1, r3
 800fa30:	001f      	movs	r7, r3
 800fa32:	9902      	ldr	r1, [sp, #8]
 800fa34:	428e      	cmp	r6, r1
 800fa36:	d311      	bcc.n	800fa5c <__mdiff+0x100>
 800fa38:	9c02      	ldr	r4, [sp, #8]
 800fa3a:	1ee9      	subs	r1, r5, #3
 800fa3c:	2000      	movs	r0, #0
 800fa3e:	428c      	cmp	r4, r1
 800fa40:	d304      	bcc.n	800fa4c <__mdiff+0xf0>
 800fa42:	0021      	movs	r1, r4
 800fa44:	3103      	adds	r1, #3
 800fa46:	1b49      	subs	r1, r1, r5
 800fa48:	0889      	lsrs	r1, r1, #2
 800fa4a:	0088      	lsls	r0, r1, #2
 800fa4c:	181b      	adds	r3, r3, r0
 800fa4e:	3b04      	subs	r3, #4
 800fa50:	6819      	ldr	r1, [r3, #0]
 800fa52:	2900      	cmp	r1, #0
 800fa54:	d010      	beq.n	800fa78 <__mdiff+0x11c>
 800fa56:	9b00      	ldr	r3, [sp, #0]
 800fa58:	6113      	str	r3, [r2, #16]
 800fa5a:	e798      	b.n	800f98e <__mdiff+0x32>
 800fa5c:	4684      	mov	ip, r0
 800fa5e:	ce02      	ldmia	r6!, {r1}
 800fa60:	b288      	uxth	r0, r1
 800fa62:	4460      	add	r0, ip
 800fa64:	1400      	asrs	r0, r0, #16
 800fa66:	0c0c      	lsrs	r4, r1, #16
 800fa68:	1904      	adds	r4, r0, r4
 800fa6a:	4461      	add	r1, ip
 800fa6c:	1420      	asrs	r0, r4, #16
 800fa6e:	b289      	uxth	r1, r1
 800fa70:	0424      	lsls	r4, r4, #16
 800fa72:	4321      	orrs	r1, r4
 800fa74:	c702      	stmia	r7!, {r1}
 800fa76:	e7dc      	b.n	800fa32 <__mdiff+0xd6>
 800fa78:	9900      	ldr	r1, [sp, #0]
 800fa7a:	3901      	subs	r1, #1
 800fa7c:	9100      	str	r1, [sp, #0]
 800fa7e:	e7e6      	b.n	800fa4e <__mdiff+0xf2>
 800fa80:	08011b4a 	.word	0x08011b4a
 800fa84:	08011bd2 	.word	0x08011bd2
 800fa88:	00000237 	.word	0x00000237
 800fa8c:	00000245 	.word	0x00000245

0800fa90 <__ulp>:
 800fa90:	b510      	push	{r4, lr}
 800fa92:	2400      	movs	r4, #0
 800fa94:	4b0c      	ldr	r3, [pc, #48]	@ (800fac8 <__ulp+0x38>)
 800fa96:	4a0d      	ldr	r2, [pc, #52]	@ (800facc <__ulp+0x3c>)
 800fa98:	400b      	ands	r3, r1
 800fa9a:	189b      	adds	r3, r3, r2
 800fa9c:	42a3      	cmp	r3, r4
 800fa9e:	dc06      	bgt.n	800faae <__ulp+0x1e>
 800faa0:	425b      	negs	r3, r3
 800faa2:	151a      	asrs	r2, r3, #20
 800faa4:	2a13      	cmp	r2, #19
 800faa6:	dc05      	bgt.n	800fab4 <__ulp+0x24>
 800faa8:	2380      	movs	r3, #128	@ 0x80
 800faaa:	031b      	lsls	r3, r3, #12
 800faac:	4113      	asrs	r3, r2
 800faae:	0019      	movs	r1, r3
 800fab0:	0020      	movs	r0, r4
 800fab2:	bd10      	pop	{r4, pc}
 800fab4:	3a14      	subs	r2, #20
 800fab6:	2401      	movs	r4, #1
 800fab8:	2a1e      	cmp	r2, #30
 800faba:	dc02      	bgt.n	800fac2 <__ulp+0x32>
 800fabc:	2480      	movs	r4, #128	@ 0x80
 800fabe:	0624      	lsls	r4, r4, #24
 800fac0:	40d4      	lsrs	r4, r2
 800fac2:	2300      	movs	r3, #0
 800fac4:	e7f3      	b.n	800faae <__ulp+0x1e>
 800fac6:	46c0      	nop			@ (mov r8, r8)
 800fac8:	7ff00000 	.word	0x7ff00000
 800facc:	fcc00000 	.word	0xfcc00000

0800fad0 <__b2d>:
 800fad0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fad2:	0006      	movs	r6, r0
 800fad4:	6903      	ldr	r3, [r0, #16]
 800fad6:	3614      	adds	r6, #20
 800fad8:	009b      	lsls	r3, r3, #2
 800fada:	18f3      	adds	r3, r6, r3
 800fadc:	1f1d      	subs	r5, r3, #4
 800fade:	682c      	ldr	r4, [r5, #0]
 800fae0:	000f      	movs	r7, r1
 800fae2:	0020      	movs	r0, r4
 800fae4:	9301      	str	r3, [sp, #4]
 800fae6:	f7ff fd43 	bl	800f570 <__hi0bits>
 800faea:	2220      	movs	r2, #32
 800faec:	1a12      	subs	r2, r2, r0
 800faee:	603a      	str	r2, [r7, #0]
 800faf0:	0003      	movs	r3, r0
 800faf2:	4a1c      	ldr	r2, [pc, #112]	@ (800fb64 <__b2d+0x94>)
 800faf4:	280a      	cmp	r0, #10
 800faf6:	dc15      	bgt.n	800fb24 <__b2d+0x54>
 800faf8:	210b      	movs	r1, #11
 800fafa:	0027      	movs	r7, r4
 800fafc:	1a09      	subs	r1, r1, r0
 800fafe:	40cf      	lsrs	r7, r1
 800fb00:	433a      	orrs	r2, r7
 800fb02:	468c      	mov	ip, r1
 800fb04:	0011      	movs	r1, r2
 800fb06:	2200      	movs	r2, #0
 800fb08:	42ae      	cmp	r6, r5
 800fb0a:	d202      	bcs.n	800fb12 <__b2d+0x42>
 800fb0c:	9a01      	ldr	r2, [sp, #4]
 800fb0e:	3a08      	subs	r2, #8
 800fb10:	6812      	ldr	r2, [r2, #0]
 800fb12:	3315      	adds	r3, #21
 800fb14:	409c      	lsls	r4, r3
 800fb16:	4663      	mov	r3, ip
 800fb18:	0027      	movs	r7, r4
 800fb1a:	40da      	lsrs	r2, r3
 800fb1c:	4317      	orrs	r7, r2
 800fb1e:	0038      	movs	r0, r7
 800fb20:	b003      	add	sp, #12
 800fb22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb24:	2700      	movs	r7, #0
 800fb26:	42ae      	cmp	r6, r5
 800fb28:	d202      	bcs.n	800fb30 <__b2d+0x60>
 800fb2a:	9d01      	ldr	r5, [sp, #4]
 800fb2c:	3d08      	subs	r5, #8
 800fb2e:	682f      	ldr	r7, [r5, #0]
 800fb30:	210b      	movs	r1, #11
 800fb32:	4249      	negs	r1, r1
 800fb34:	468c      	mov	ip, r1
 800fb36:	449c      	add	ip, r3
 800fb38:	2b0b      	cmp	r3, #11
 800fb3a:	d010      	beq.n	800fb5e <__b2d+0x8e>
 800fb3c:	4661      	mov	r1, ip
 800fb3e:	2320      	movs	r3, #32
 800fb40:	408c      	lsls	r4, r1
 800fb42:	1a5b      	subs	r3, r3, r1
 800fb44:	0039      	movs	r1, r7
 800fb46:	40d9      	lsrs	r1, r3
 800fb48:	430c      	orrs	r4, r1
 800fb4a:	4322      	orrs	r2, r4
 800fb4c:	0011      	movs	r1, r2
 800fb4e:	2200      	movs	r2, #0
 800fb50:	42b5      	cmp	r5, r6
 800fb52:	d901      	bls.n	800fb58 <__b2d+0x88>
 800fb54:	3d04      	subs	r5, #4
 800fb56:	682a      	ldr	r2, [r5, #0]
 800fb58:	4664      	mov	r4, ip
 800fb5a:	40a7      	lsls	r7, r4
 800fb5c:	e7dd      	b.n	800fb1a <__b2d+0x4a>
 800fb5e:	4322      	orrs	r2, r4
 800fb60:	0011      	movs	r1, r2
 800fb62:	e7dc      	b.n	800fb1e <__b2d+0x4e>
 800fb64:	3ff00000 	.word	0x3ff00000

0800fb68 <__d2b>:
 800fb68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fb6a:	2101      	movs	r1, #1
 800fb6c:	0016      	movs	r6, r2
 800fb6e:	001f      	movs	r7, r3
 800fb70:	f7ff fc06 	bl	800f380 <_Balloc>
 800fb74:	1e04      	subs	r4, r0, #0
 800fb76:	d105      	bne.n	800fb84 <__d2b+0x1c>
 800fb78:	0022      	movs	r2, r4
 800fb7a:	4b25      	ldr	r3, [pc, #148]	@ (800fc10 <__d2b+0xa8>)
 800fb7c:	4825      	ldr	r0, [pc, #148]	@ (800fc14 <__d2b+0xac>)
 800fb7e:	4926      	ldr	r1, [pc, #152]	@ (800fc18 <__d2b+0xb0>)
 800fb80:	f000 fe6e 	bl	8010860 <__assert_func>
 800fb84:	033b      	lsls	r3, r7, #12
 800fb86:	007d      	lsls	r5, r7, #1
 800fb88:	0b1b      	lsrs	r3, r3, #12
 800fb8a:	0d6d      	lsrs	r5, r5, #21
 800fb8c:	d002      	beq.n	800fb94 <__d2b+0x2c>
 800fb8e:	2280      	movs	r2, #128	@ 0x80
 800fb90:	0352      	lsls	r2, r2, #13
 800fb92:	4313      	orrs	r3, r2
 800fb94:	9301      	str	r3, [sp, #4]
 800fb96:	2e00      	cmp	r6, #0
 800fb98:	d025      	beq.n	800fbe6 <__d2b+0x7e>
 800fb9a:	4668      	mov	r0, sp
 800fb9c:	9600      	str	r6, [sp, #0]
 800fb9e:	f7ff fd08 	bl	800f5b2 <__lo0bits>
 800fba2:	9b01      	ldr	r3, [sp, #4]
 800fba4:	9900      	ldr	r1, [sp, #0]
 800fba6:	2800      	cmp	r0, #0
 800fba8:	d01b      	beq.n	800fbe2 <__d2b+0x7a>
 800fbaa:	2220      	movs	r2, #32
 800fbac:	001e      	movs	r6, r3
 800fbae:	1a12      	subs	r2, r2, r0
 800fbb0:	4096      	lsls	r6, r2
 800fbb2:	0032      	movs	r2, r6
 800fbb4:	40c3      	lsrs	r3, r0
 800fbb6:	430a      	orrs	r2, r1
 800fbb8:	6162      	str	r2, [r4, #20]
 800fbba:	9301      	str	r3, [sp, #4]
 800fbbc:	9e01      	ldr	r6, [sp, #4]
 800fbbe:	61a6      	str	r6, [r4, #24]
 800fbc0:	1e73      	subs	r3, r6, #1
 800fbc2:	419e      	sbcs	r6, r3
 800fbc4:	3601      	adds	r6, #1
 800fbc6:	6126      	str	r6, [r4, #16]
 800fbc8:	2d00      	cmp	r5, #0
 800fbca:	d014      	beq.n	800fbf6 <__d2b+0x8e>
 800fbcc:	2635      	movs	r6, #53	@ 0x35
 800fbce:	4b13      	ldr	r3, [pc, #76]	@ (800fc1c <__d2b+0xb4>)
 800fbd0:	18ed      	adds	r5, r5, r3
 800fbd2:	9b08      	ldr	r3, [sp, #32]
 800fbd4:	182d      	adds	r5, r5, r0
 800fbd6:	601d      	str	r5, [r3, #0]
 800fbd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbda:	1a36      	subs	r6, r6, r0
 800fbdc:	601e      	str	r6, [r3, #0]
 800fbde:	0020      	movs	r0, r4
 800fbe0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fbe2:	6161      	str	r1, [r4, #20]
 800fbe4:	e7ea      	b.n	800fbbc <__d2b+0x54>
 800fbe6:	a801      	add	r0, sp, #4
 800fbe8:	f7ff fce3 	bl	800f5b2 <__lo0bits>
 800fbec:	9b01      	ldr	r3, [sp, #4]
 800fbee:	2601      	movs	r6, #1
 800fbf0:	6163      	str	r3, [r4, #20]
 800fbf2:	3020      	adds	r0, #32
 800fbf4:	e7e7      	b.n	800fbc6 <__d2b+0x5e>
 800fbf6:	4b0a      	ldr	r3, [pc, #40]	@ (800fc20 <__d2b+0xb8>)
 800fbf8:	18c0      	adds	r0, r0, r3
 800fbfa:	9b08      	ldr	r3, [sp, #32]
 800fbfc:	6018      	str	r0, [r3, #0]
 800fbfe:	4b09      	ldr	r3, [pc, #36]	@ (800fc24 <__d2b+0xbc>)
 800fc00:	18f3      	adds	r3, r6, r3
 800fc02:	009b      	lsls	r3, r3, #2
 800fc04:	18e3      	adds	r3, r4, r3
 800fc06:	6958      	ldr	r0, [r3, #20]
 800fc08:	f7ff fcb2 	bl	800f570 <__hi0bits>
 800fc0c:	0176      	lsls	r6, r6, #5
 800fc0e:	e7e3      	b.n	800fbd8 <__d2b+0x70>
 800fc10:	08011b4a 	.word	0x08011b4a
 800fc14:	08011bd2 	.word	0x08011bd2
 800fc18:	0000030f 	.word	0x0000030f
 800fc1c:	fffffbcd 	.word	0xfffffbcd
 800fc20:	fffffbce 	.word	0xfffffbce
 800fc24:	3fffffff 	.word	0x3fffffff

0800fc28 <__ratio>:
 800fc28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fc2a:	b087      	sub	sp, #28
 800fc2c:	000f      	movs	r7, r1
 800fc2e:	a904      	add	r1, sp, #16
 800fc30:	0006      	movs	r6, r0
 800fc32:	f7ff ff4d 	bl	800fad0 <__b2d>
 800fc36:	9000      	str	r0, [sp, #0]
 800fc38:	9101      	str	r1, [sp, #4]
 800fc3a:	9b00      	ldr	r3, [sp, #0]
 800fc3c:	9c01      	ldr	r4, [sp, #4]
 800fc3e:	0038      	movs	r0, r7
 800fc40:	a905      	add	r1, sp, #20
 800fc42:	9302      	str	r3, [sp, #8]
 800fc44:	9403      	str	r4, [sp, #12]
 800fc46:	f7ff ff43 	bl	800fad0 <__b2d>
 800fc4a:	000d      	movs	r5, r1
 800fc4c:	0002      	movs	r2, r0
 800fc4e:	000b      	movs	r3, r1
 800fc50:	6930      	ldr	r0, [r6, #16]
 800fc52:	6939      	ldr	r1, [r7, #16]
 800fc54:	9e04      	ldr	r6, [sp, #16]
 800fc56:	1a40      	subs	r0, r0, r1
 800fc58:	9905      	ldr	r1, [sp, #20]
 800fc5a:	0140      	lsls	r0, r0, #5
 800fc5c:	1a71      	subs	r1, r6, r1
 800fc5e:	1841      	adds	r1, r0, r1
 800fc60:	0508      	lsls	r0, r1, #20
 800fc62:	2900      	cmp	r1, #0
 800fc64:	dd08      	ble.n	800fc78 <__ratio+0x50>
 800fc66:	9901      	ldr	r1, [sp, #4]
 800fc68:	1841      	adds	r1, r0, r1
 800fc6a:	9103      	str	r1, [sp, #12]
 800fc6c:	9802      	ldr	r0, [sp, #8]
 800fc6e:	9903      	ldr	r1, [sp, #12]
 800fc70:	f7f2 f9f6 	bl	8002060 <__aeabi_ddiv>
 800fc74:	b007      	add	sp, #28
 800fc76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc78:	1a2b      	subs	r3, r5, r0
 800fc7a:	e7f7      	b.n	800fc6c <__ratio+0x44>

0800fc7c <__copybits>:
 800fc7c:	b570      	push	{r4, r5, r6, lr}
 800fc7e:	0014      	movs	r4, r2
 800fc80:	0005      	movs	r5, r0
 800fc82:	3901      	subs	r1, #1
 800fc84:	6913      	ldr	r3, [r2, #16]
 800fc86:	1149      	asrs	r1, r1, #5
 800fc88:	3101      	adds	r1, #1
 800fc8a:	0089      	lsls	r1, r1, #2
 800fc8c:	3414      	adds	r4, #20
 800fc8e:	009b      	lsls	r3, r3, #2
 800fc90:	1841      	adds	r1, r0, r1
 800fc92:	18e3      	adds	r3, r4, r3
 800fc94:	42a3      	cmp	r3, r4
 800fc96:	d80d      	bhi.n	800fcb4 <__copybits+0x38>
 800fc98:	0014      	movs	r4, r2
 800fc9a:	3411      	adds	r4, #17
 800fc9c:	2500      	movs	r5, #0
 800fc9e:	42a3      	cmp	r3, r4
 800fca0:	d303      	bcc.n	800fcaa <__copybits+0x2e>
 800fca2:	1a9b      	subs	r3, r3, r2
 800fca4:	3b11      	subs	r3, #17
 800fca6:	089b      	lsrs	r3, r3, #2
 800fca8:	009d      	lsls	r5, r3, #2
 800fcaa:	2300      	movs	r3, #0
 800fcac:	1940      	adds	r0, r0, r5
 800fcae:	4281      	cmp	r1, r0
 800fcb0:	d803      	bhi.n	800fcba <__copybits+0x3e>
 800fcb2:	bd70      	pop	{r4, r5, r6, pc}
 800fcb4:	cc40      	ldmia	r4!, {r6}
 800fcb6:	c540      	stmia	r5!, {r6}
 800fcb8:	e7ec      	b.n	800fc94 <__copybits+0x18>
 800fcba:	c008      	stmia	r0!, {r3}
 800fcbc:	e7f7      	b.n	800fcae <__copybits+0x32>

0800fcbe <__any_on>:
 800fcbe:	0002      	movs	r2, r0
 800fcc0:	6900      	ldr	r0, [r0, #16]
 800fcc2:	b510      	push	{r4, lr}
 800fcc4:	3214      	adds	r2, #20
 800fcc6:	114b      	asrs	r3, r1, #5
 800fcc8:	4298      	cmp	r0, r3
 800fcca:	db13      	blt.n	800fcf4 <__any_on+0x36>
 800fccc:	dd0c      	ble.n	800fce8 <__any_on+0x2a>
 800fcce:	241f      	movs	r4, #31
 800fcd0:	0008      	movs	r0, r1
 800fcd2:	4020      	ands	r0, r4
 800fcd4:	4221      	tst	r1, r4
 800fcd6:	d007      	beq.n	800fce8 <__any_on+0x2a>
 800fcd8:	0099      	lsls	r1, r3, #2
 800fcda:	588c      	ldr	r4, [r1, r2]
 800fcdc:	0021      	movs	r1, r4
 800fcde:	40c1      	lsrs	r1, r0
 800fce0:	4081      	lsls	r1, r0
 800fce2:	2001      	movs	r0, #1
 800fce4:	428c      	cmp	r4, r1
 800fce6:	d104      	bne.n	800fcf2 <__any_on+0x34>
 800fce8:	009b      	lsls	r3, r3, #2
 800fcea:	18d3      	adds	r3, r2, r3
 800fcec:	4293      	cmp	r3, r2
 800fcee:	d803      	bhi.n	800fcf8 <__any_on+0x3a>
 800fcf0:	2000      	movs	r0, #0
 800fcf2:	bd10      	pop	{r4, pc}
 800fcf4:	0003      	movs	r3, r0
 800fcf6:	e7f7      	b.n	800fce8 <__any_on+0x2a>
 800fcf8:	3b04      	subs	r3, #4
 800fcfa:	6819      	ldr	r1, [r3, #0]
 800fcfc:	2900      	cmp	r1, #0
 800fcfe:	d0f5      	beq.n	800fcec <__any_on+0x2e>
 800fd00:	2001      	movs	r0, #1
 800fd02:	e7f6      	b.n	800fcf2 <__any_on+0x34>

0800fd04 <__ascii_wctomb>:
 800fd04:	0003      	movs	r3, r0
 800fd06:	1e08      	subs	r0, r1, #0
 800fd08:	d005      	beq.n	800fd16 <__ascii_wctomb+0x12>
 800fd0a:	2aff      	cmp	r2, #255	@ 0xff
 800fd0c:	d904      	bls.n	800fd18 <__ascii_wctomb+0x14>
 800fd0e:	228a      	movs	r2, #138	@ 0x8a
 800fd10:	2001      	movs	r0, #1
 800fd12:	601a      	str	r2, [r3, #0]
 800fd14:	4240      	negs	r0, r0
 800fd16:	4770      	bx	lr
 800fd18:	2001      	movs	r0, #1
 800fd1a:	700a      	strb	r2, [r1, #0]
 800fd1c:	e7fb      	b.n	800fd16 <__ascii_wctomb+0x12>
	...

0800fd20 <__ssputs_r>:
 800fd20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fd22:	688e      	ldr	r6, [r1, #8]
 800fd24:	b085      	sub	sp, #20
 800fd26:	001f      	movs	r7, r3
 800fd28:	000c      	movs	r4, r1
 800fd2a:	680b      	ldr	r3, [r1, #0]
 800fd2c:	9002      	str	r0, [sp, #8]
 800fd2e:	9203      	str	r2, [sp, #12]
 800fd30:	42be      	cmp	r6, r7
 800fd32:	d830      	bhi.n	800fd96 <__ssputs_r+0x76>
 800fd34:	210c      	movs	r1, #12
 800fd36:	5e62      	ldrsh	r2, [r4, r1]
 800fd38:	2190      	movs	r1, #144	@ 0x90
 800fd3a:	00c9      	lsls	r1, r1, #3
 800fd3c:	420a      	tst	r2, r1
 800fd3e:	d028      	beq.n	800fd92 <__ssputs_r+0x72>
 800fd40:	2003      	movs	r0, #3
 800fd42:	6921      	ldr	r1, [r4, #16]
 800fd44:	1a5b      	subs	r3, r3, r1
 800fd46:	9301      	str	r3, [sp, #4]
 800fd48:	6963      	ldr	r3, [r4, #20]
 800fd4a:	4343      	muls	r3, r0
 800fd4c:	9801      	ldr	r0, [sp, #4]
 800fd4e:	0fdd      	lsrs	r5, r3, #31
 800fd50:	18ed      	adds	r5, r5, r3
 800fd52:	1c7b      	adds	r3, r7, #1
 800fd54:	181b      	adds	r3, r3, r0
 800fd56:	106d      	asrs	r5, r5, #1
 800fd58:	42ab      	cmp	r3, r5
 800fd5a:	d900      	bls.n	800fd5e <__ssputs_r+0x3e>
 800fd5c:	001d      	movs	r5, r3
 800fd5e:	0552      	lsls	r2, r2, #21
 800fd60:	d528      	bpl.n	800fdb4 <__ssputs_r+0x94>
 800fd62:	0029      	movs	r1, r5
 800fd64:	9802      	ldr	r0, [sp, #8]
 800fd66:	f7ff fa69 	bl	800f23c <_malloc_r>
 800fd6a:	1e06      	subs	r6, r0, #0
 800fd6c:	d02c      	beq.n	800fdc8 <__ssputs_r+0xa8>
 800fd6e:	9a01      	ldr	r2, [sp, #4]
 800fd70:	6921      	ldr	r1, [r4, #16]
 800fd72:	f7fe fe8e 	bl	800ea92 <memcpy>
 800fd76:	89a2      	ldrh	r2, [r4, #12]
 800fd78:	4b18      	ldr	r3, [pc, #96]	@ (800fddc <__ssputs_r+0xbc>)
 800fd7a:	401a      	ands	r2, r3
 800fd7c:	2380      	movs	r3, #128	@ 0x80
 800fd7e:	4313      	orrs	r3, r2
 800fd80:	81a3      	strh	r3, [r4, #12]
 800fd82:	9b01      	ldr	r3, [sp, #4]
 800fd84:	6126      	str	r6, [r4, #16]
 800fd86:	18f6      	adds	r6, r6, r3
 800fd88:	6026      	str	r6, [r4, #0]
 800fd8a:	003e      	movs	r6, r7
 800fd8c:	6165      	str	r5, [r4, #20]
 800fd8e:	1aed      	subs	r5, r5, r3
 800fd90:	60a5      	str	r5, [r4, #8]
 800fd92:	42be      	cmp	r6, r7
 800fd94:	d900      	bls.n	800fd98 <__ssputs_r+0x78>
 800fd96:	003e      	movs	r6, r7
 800fd98:	0032      	movs	r2, r6
 800fd9a:	9903      	ldr	r1, [sp, #12]
 800fd9c:	6820      	ldr	r0, [r4, #0]
 800fd9e:	f000 fd2f 	bl	8010800 <memmove>
 800fda2:	2000      	movs	r0, #0
 800fda4:	68a3      	ldr	r3, [r4, #8]
 800fda6:	1b9b      	subs	r3, r3, r6
 800fda8:	60a3      	str	r3, [r4, #8]
 800fdaa:	6823      	ldr	r3, [r4, #0]
 800fdac:	199b      	adds	r3, r3, r6
 800fdae:	6023      	str	r3, [r4, #0]
 800fdb0:	b005      	add	sp, #20
 800fdb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fdb4:	002a      	movs	r2, r5
 800fdb6:	9802      	ldr	r0, [sp, #8]
 800fdb8:	f000 fda8 	bl	801090c <_realloc_r>
 800fdbc:	1e06      	subs	r6, r0, #0
 800fdbe:	d1e0      	bne.n	800fd82 <__ssputs_r+0x62>
 800fdc0:	6921      	ldr	r1, [r4, #16]
 800fdc2:	9802      	ldr	r0, [sp, #8]
 800fdc4:	f7fe fe74 	bl	800eab0 <_free_r>
 800fdc8:	230c      	movs	r3, #12
 800fdca:	2001      	movs	r0, #1
 800fdcc:	9a02      	ldr	r2, [sp, #8]
 800fdce:	4240      	negs	r0, r0
 800fdd0:	6013      	str	r3, [r2, #0]
 800fdd2:	89a2      	ldrh	r2, [r4, #12]
 800fdd4:	3334      	adds	r3, #52	@ 0x34
 800fdd6:	4313      	orrs	r3, r2
 800fdd8:	81a3      	strh	r3, [r4, #12]
 800fdda:	e7e9      	b.n	800fdb0 <__ssputs_r+0x90>
 800fddc:	fffffb7f 	.word	0xfffffb7f

0800fde0 <_svfiprintf_r>:
 800fde0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fde2:	b0a1      	sub	sp, #132	@ 0x84
 800fde4:	9003      	str	r0, [sp, #12]
 800fde6:	001d      	movs	r5, r3
 800fde8:	898b      	ldrh	r3, [r1, #12]
 800fdea:	000f      	movs	r7, r1
 800fdec:	0016      	movs	r6, r2
 800fdee:	061b      	lsls	r3, r3, #24
 800fdf0:	d511      	bpl.n	800fe16 <_svfiprintf_r+0x36>
 800fdf2:	690b      	ldr	r3, [r1, #16]
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	d10e      	bne.n	800fe16 <_svfiprintf_r+0x36>
 800fdf8:	2140      	movs	r1, #64	@ 0x40
 800fdfa:	f7ff fa1f 	bl	800f23c <_malloc_r>
 800fdfe:	6038      	str	r0, [r7, #0]
 800fe00:	6138      	str	r0, [r7, #16]
 800fe02:	2800      	cmp	r0, #0
 800fe04:	d105      	bne.n	800fe12 <_svfiprintf_r+0x32>
 800fe06:	230c      	movs	r3, #12
 800fe08:	9a03      	ldr	r2, [sp, #12]
 800fe0a:	6013      	str	r3, [r2, #0]
 800fe0c:	2001      	movs	r0, #1
 800fe0e:	4240      	negs	r0, r0
 800fe10:	e0cf      	b.n	800ffb2 <_svfiprintf_r+0x1d2>
 800fe12:	2340      	movs	r3, #64	@ 0x40
 800fe14:	617b      	str	r3, [r7, #20]
 800fe16:	2300      	movs	r3, #0
 800fe18:	ac08      	add	r4, sp, #32
 800fe1a:	6163      	str	r3, [r4, #20]
 800fe1c:	3320      	adds	r3, #32
 800fe1e:	7663      	strb	r3, [r4, #25]
 800fe20:	3310      	adds	r3, #16
 800fe22:	76a3      	strb	r3, [r4, #26]
 800fe24:	9507      	str	r5, [sp, #28]
 800fe26:	0035      	movs	r5, r6
 800fe28:	782b      	ldrb	r3, [r5, #0]
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d001      	beq.n	800fe32 <_svfiprintf_r+0x52>
 800fe2e:	2b25      	cmp	r3, #37	@ 0x25
 800fe30:	d148      	bne.n	800fec4 <_svfiprintf_r+0xe4>
 800fe32:	1bab      	subs	r3, r5, r6
 800fe34:	9305      	str	r3, [sp, #20]
 800fe36:	42b5      	cmp	r5, r6
 800fe38:	d00b      	beq.n	800fe52 <_svfiprintf_r+0x72>
 800fe3a:	0032      	movs	r2, r6
 800fe3c:	0039      	movs	r1, r7
 800fe3e:	9803      	ldr	r0, [sp, #12]
 800fe40:	f7ff ff6e 	bl	800fd20 <__ssputs_r>
 800fe44:	3001      	adds	r0, #1
 800fe46:	d100      	bne.n	800fe4a <_svfiprintf_r+0x6a>
 800fe48:	e0ae      	b.n	800ffa8 <_svfiprintf_r+0x1c8>
 800fe4a:	6963      	ldr	r3, [r4, #20]
 800fe4c:	9a05      	ldr	r2, [sp, #20]
 800fe4e:	189b      	adds	r3, r3, r2
 800fe50:	6163      	str	r3, [r4, #20]
 800fe52:	782b      	ldrb	r3, [r5, #0]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d100      	bne.n	800fe5a <_svfiprintf_r+0x7a>
 800fe58:	e0a6      	b.n	800ffa8 <_svfiprintf_r+0x1c8>
 800fe5a:	2201      	movs	r2, #1
 800fe5c:	2300      	movs	r3, #0
 800fe5e:	4252      	negs	r2, r2
 800fe60:	6062      	str	r2, [r4, #4]
 800fe62:	a904      	add	r1, sp, #16
 800fe64:	3254      	adds	r2, #84	@ 0x54
 800fe66:	1852      	adds	r2, r2, r1
 800fe68:	1c6e      	adds	r6, r5, #1
 800fe6a:	6023      	str	r3, [r4, #0]
 800fe6c:	60e3      	str	r3, [r4, #12]
 800fe6e:	60a3      	str	r3, [r4, #8]
 800fe70:	7013      	strb	r3, [r2, #0]
 800fe72:	65a3      	str	r3, [r4, #88]	@ 0x58
 800fe74:	4b54      	ldr	r3, [pc, #336]	@ (800ffc8 <_svfiprintf_r+0x1e8>)
 800fe76:	2205      	movs	r2, #5
 800fe78:	0018      	movs	r0, r3
 800fe7a:	7831      	ldrb	r1, [r6, #0]
 800fe7c:	9305      	str	r3, [sp, #20]
 800fe7e:	f000 fce3 	bl	8010848 <memchr>
 800fe82:	1c75      	adds	r5, r6, #1
 800fe84:	2800      	cmp	r0, #0
 800fe86:	d11f      	bne.n	800fec8 <_svfiprintf_r+0xe8>
 800fe88:	6822      	ldr	r2, [r4, #0]
 800fe8a:	06d3      	lsls	r3, r2, #27
 800fe8c:	d504      	bpl.n	800fe98 <_svfiprintf_r+0xb8>
 800fe8e:	2353      	movs	r3, #83	@ 0x53
 800fe90:	a904      	add	r1, sp, #16
 800fe92:	185b      	adds	r3, r3, r1
 800fe94:	2120      	movs	r1, #32
 800fe96:	7019      	strb	r1, [r3, #0]
 800fe98:	0713      	lsls	r3, r2, #28
 800fe9a:	d504      	bpl.n	800fea6 <_svfiprintf_r+0xc6>
 800fe9c:	2353      	movs	r3, #83	@ 0x53
 800fe9e:	a904      	add	r1, sp, #16
 800fea0:	185b      	adds	r3, r3, r1
 800fea2:	212b      	movs	r1, #43	@ 0x2b
 800fea4:	7019      	strb	r1, [r3, #0]
 800fea6:	7833      	ldrb	r3, [r6, #0]
 800fea8:	2b2a      	cmp	r3, #42	@ 0x2a
 800feaa:	d016      	beq.n	800feda <_svfiprintf_r+0xfa>
 800feac:	0035      	movs	r5, r6
 800feae:	2100      	movs	r1, #0
 800feb0:	200a      	movs	r0, #10
 800feb2:	68e3      	ldr	r3, [r4, #12]
 800feb4:	782a      	ldrb	r2, [r5, #0]
 800feb6:	1c6e      	adds	r6, r5, #1
 800feb8:	3a30      	subs	r2, #48	@ 0x30
 800feba:	2a09      	cmp	r2, #9
 800febc:	d950      	bls.n	800ff60 <_svfiprintf_r+0x180>
 800febe:	2900      	cmp	r1, #0
 800fec0:	d111      	bne.n	800fee6 <_svfiprintf_r+0x106>
 800fec2:	e017      	b.n	800fef4 <_svfiprintf_r+0x114>
 800fec4:	3501      	adds	r5, #1
 800fec6:	e7af      	b.n	800fe28 <_svfiprintf_r+0x48>
 800fec8:	9b05      	ldr	r3, [sp, #20]
 800feca:	6822      	ldr	r2, [r4, #0]
 800fecc:	1ac0      	subs	r0, r0, r3
 800fece:	2301      	movs	r3, #1
 800fed0:	4083      	lsls	r3, r0
 800fed2:	4313      	orrs	r3, r2
 800fed4:	002e      	movs	r6, r5
 800fed6:	6023      	str	r3, [r4, #0]
 800fed8:	e7cc      	b.n	800fe74 <_svfiprintf_r+0x94>
 800feda:	9b07      	ldr	r3, [sp, #28]
 800fedc:	1d19      	adds	r1, r3, #4
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	9107      	str	r1, [sp, #28]
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	db01      	blt.n	800feea <_svfiprintf_r+0x10a>
 800fee6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800fee8:	e004      	b.n	800fef4 <_svfiprintf_r+0x114>
 800feea:	425b      	negs	r3, r3
 800feec:	60e3      	str	r3, [r4, #12]
 800feee:	2302      	movs	r3, #2
 800fef0:	4313      	orrs	r3, r2
 800fef2:	6023      	str	r3, [r4, #0]
 800fef4:	782b      	ldrb	r3, [r5, #0]
 800fef6:	2b2e      	cmp	r3, #46	@ 0x2e
 800fef8:	d10c      	bne.n	800ff14 <_svfiprintf_r+0x134>
 800fefa:	786b      	ldrb	r3, [r5, #1]
 800fefc:	2b2a      	cmp	r3, #42	@ 0x2a
 800fefe:	d134      	bne.n	800ff6a <_svfiprintf_r+0x18a>
 800ff00:	9b07      	ldr	r3, [sp, #28]
 800ff02:	3502      	adds	r5, #2
 800ff04:	1d1a      	adds	r2, r3, #4
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	9207      	str	r2, [sp, #28]
 800ff0a:	2b00      	cmp	r3, #0
 800ff0c:	da01      	bge.n	800ff12 <_svfiprintf_r+0x132>
 800ff0e:	2301      	movs	r3, #1
 800ff10:	425b      	negs	r3, r3
 800ff12:	9309      	str	r3, [sp, #36]	@ 0x24
 800ff14:	4e2d      	ldr	r6, [pc, #180]	@ (800ffcc <_svfiprintf_r+0x1ec>)
 800ff16:	2203      	movs	r2, #3
 800ff18:	0030      	movs	r0, r6
 800ff1a:	7829      	ldrb	r1, [r5, #0]
 800ff1c:	f000 fc94 	bl	8010848 <memchr>
 800ff20:	2800      	cmp	r0, #0
 800ff22:	d006      	beq.n	800ff32 <_svfiprintf_r+0x152>
 800ff24:	2340      	movs	r3, #64	@ 0x40
 800ff26:	1b80      	subs	r0, r0, r6
 800ff28:	4083      	lsls	r3, r0
 800ff2a:	6822      	ldr	r2, [r4, #0]
 800ff2c:	3501      	adds	r5, #1
 800ff2e:	4313      	orrs	r3, r2
 800ff30:	6023      	str	r3, [r4, #0]
 800ff32:	7829      	ldrb	r1, [r5, #0]
 800ff34:	2206      	movs	r2, #6
 800ff36:	4826      	ldr	r0, [pc, #152]	@ (800ffd0 <_svfiprintf_r+0x1f0>)
 800ff38:	1c6e      	adds	r6, r5, #1
 800ff3a:	7621      	strb	r1, [r4, #24]
 800ff3c:	f000 fc84 	bl	8010848 <memchr>
 800ff40:	2800      	cmp	r0, #0
 800ff42:	d038      	beq.n	800ffb6 <_svfiprintf_r+0x1d6>
 800ff44:	4b23      	ldr	r3, [pc, #140]	@ (800ffd4 <_svfiprintf_r+0x1f4>)
 800ff46:	2b00      	cmp	r3, #0
 800ff48:	d122      	bne.n	800ff90 <_svfiprintf_r+0x1b0>
 800ff4a:	2207      	movs	r2, #7
 800ff4c:	9b07      	ldr	r3, [sp, #28]
 800ff4e:	3307      	adds	r3, #7
 800ff50:	4393      	bics	r3, r2
 800ff52:	3308      	adds	r3, #8
 800ff54:	9307      	str	r3, [sp, #28]
 800ff56:	6963      	ldr	r3, [r4, #20]
 800ff58:	9a04      	ldr	r2, [sp, #16]
 800ff5a:	189b      	adds	r3, r3, r2
 800ff5c:	6163      	str	r3, [r4, #20]
 800ff5e:	e762      	b.n	800fe26 <_svfiprintf_r+0x46>
 800ff60:	4343      	muls	r3, r0
 800ff62:	0035      	movs	r5, r6
 800ff64:	2101      	movs	r1, #1
 800ff66:	189b      	adds	r3, r3, r2
 800ff68:	e7a4      	b.n	800feb4 <_svfiprintf_r+0xd4>
 800ff6a:	2300      	movs	r3, #0
 800ff6c:	200a      	movs	r0, #10
 800ff6e:	0019      	movs	r1, r3
 800ff70:	3501      	adds	r5, #1
 800ff72:	6063      	str	r3, [r4, #4]
 800ff74:	782a      	ldrb	r2, [r5, #0]
 800ff76:	1c6e      	adds	r6, r5, #1
 800ff78:	3a30      	subs	r2, #48	@ 0x30
 800ff7a:	2a09      	cmp	r2, #9
 800ff7c:	d903      	bls.n	800ff86 <_svfiprintf_r+0x1a6>
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	d0c8      	beq.n	800ff14 <_svfiprintf_r+0x134>
 800ff82:	9109      	str	r1, [sp, #36]	@ 0x24
 800ff84:	e7c6      	b.n	800ff14 <_svfiprintf_r+0x134>
 800ff86:	4341      	muls	r1, r0
 800ff88:	0035      	movs	r5, r6
 800ff8a:	2301      	movs	r3, #1
 800ff8c:	1889      	adds	r1, r1, r2
 800ff8e:	e7f1      	b.n	800ff74 <_svfiprintf_r+0x194>
 800ff90:	aa07      	add	r2, sp, #28
 800ff92:	9200      	str	r2, [sp, #0]
 800ff94:	0021      	movs	r1, r4
 800ff96:	003a      	movs	r2, r7
 800ff98:	4b0f      	ldr	r3, [pc, #60]	@ (800ffd8 <_svfiprintf_r+0x1f8>)
 800ff9a:	9803      	ldr	r0, [sp, #12]
 800ff9c:	e000      	b.n	800ffa0 <_svfiprintf_r+0x1c0>
 800ff9e:	bf00      	nop
 800ffa0:	9004      	str	r0, [sp, #16]
 800ffa2:	9b04      	ldr	r3, [sp, #16]
 800ffa4:	3301      	adds	r3, #1
 800ffa6:	d1d6      	bne.n	800ff56 <_svfiprintf_r+0x176>
 800ffa8:	89bb      	ldrh	r3, [r7, #12]
 800ffaa:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800ffac:	065b      	lsls	r3, r3, #25
 800ffae:	d500      	bpl.n	800ffb2 <_svfiprintf_r+0x1d2>
 800ffb0:	e72c      	b.n	800fe0c <_svfiprintf_r+0x2c>
 800ffb2:	b021      	add	sp, #132	@ 0x84
 800ffb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ffb6:	aa07      	add	r2, sp, #28
 800ffb8:	9200      	str	r2, [sp, #0]
 800ffba:	0021      	movs	r1, r4
 800ffbc:	003a      	movs	r2, r7
 800ffbe:	4b06      	ldr	r3, [pc, #24]	@ (800ffd8 <_svfiprintf_r+0x1f8>)
 800ffc0:	9803      	ldr	r0, [sp, #12]
 800ffc2:	f000 f9bf 	bl	8010344 <_printf_i>
 800ffc6:	e7eb      	b.n	800ffa0 <_svfiprintf_r+0x1c0>
 800ffc8:	08011c2b 	.word	0x08011c2b
 800ffcc:	08011c31 	.word	0x08011c31
 800ffd0:	08011c35 	.word	0x08011c35
 800ffd4:	00000000 	.word	0x00000000
 800ffd8:	0800fd21 	.word	0x0800fd21

0800ffdc <__sfputc_r>:
 800ffdc:	6893      	ldr	r3, [r2, #8]
 800ffde:	b510      	push	{r4, lr}
 800ffe0:	3b01      	subs	r3, #1
 800ffe2:	6093      	str	r3, [r2, #8]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	da04      	bge.n	800fff2 <__sfputc_r+0x16>
 800ffe8:	6994      	ldr	r4, [r2, #24]
 800ffea:	42a3      	cmp	r3, r4
 800ffec:	db07      	blt.n	800fffe <__sfputc_r+0x22>
 800ffee:	290a      	cmp	r1, #10
 800fff0:	d005      	beq.n	800fffe <__sfputc_r+0x22>
 800fff2:	6813      	ldr	r3, [r2, #0]
 800fff4:	1c58      	adds	r0, r3, #1
 800fff6:	6010      	str	r0, [r2, #0]
 800fff8:	7019      	strb	r1, [r3, #0]
 800fffa:	0008      	movs	r0, r1
 800fffc:	bd10      	pop	{r4, pc}
 800fffe:	f000 fb5e 	bl	80106be <__swbuf_r>
 8010002:	0001      	movs	r1, r0
 8010004:	e7f9      	b.n	800fffa <__sfputc_r+0x1e>

08010006 <__sfputs_r>:
 8010006:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010008:	0006      	movs	r6, r0
 801000a:	000f      	movs	r7, r1
 801000c:	0014      	movs	r4, r2
 801000e:	18d5      	adds	r5, r2, r3
 8010010:	42ac      	cmp	r4, r5
 8010012:	d101      	bne.n	8010018 <__sfputs_r+0x12>
 8010014:	2000      	movs	r0, #0
 8010016:	e007      	b.n	8010028 <__sfputs_r+0x22>
 8010018:	7821      	ldrb	r1, [r4, #0]
 801001a:	003a      	movs	r2, r7
 801001c:	0030      	movs	r0, r6
 801001e:	f7ff ffdd 	bl	800ffdc <__sfputc_r>
 8010022:	3401      	adds	r4, #1
 8010024:	1c43      	adds	r3, r0, #1
 8010026:	d1f3      	bne.n	8010010 <__sfputs_r+0xa>
 8010028:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801002c <_vfiprintf_r>:
 801002c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801002e:	b0a1      	sub	sp, #132	@ 0x84
 8010030:	000f      	movs	r7, r1
 8010032:	0015      	movs	r5, r2
 8010034:	001e      	movs	r6, r3
 8010036:	9003      	str	r0, [sp, #12]
 8010038:	2800      	cmp	r0, #0
 801003a:	d004      	beq.n	8010046 <_vfiprintf_r+0x1a>
 801003c:	6a03      	ldr	r3, [r0, #32]
 801003e:	2b00      	cmp	r3, #0
 8010040:	d101      	bne.n	8010046 <_vfiprintf_r+0x1a>
 8010042:	f7fe fbef 	bl	800e824 <__sinit>
 8010046:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010048:	07db      	lsls	r3, r3, #31
 801004a:	d405      	bmi.n	8010058 <_vfiprintf_r+0x2c>
 801004c:	89bb      	ldrh	r3, [r7, #12]
 801004e:	059b      	lsls	r3, r3, #22
 8010050:	d402      	bmi.n	8010058 <_vfiprintf_r+0x2c>
 8010052:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8010054:	f7fe fd1b 	bl	800ea8e <__retarget_lock_acquire_recursive>
 8010058:	89bb      	ldrh	r3, [r7, #12]
 801005a:	071b      	lsls	r3, r3, #28
 801005c:	d502      	bpl.n	8010064 <_vfiprintf_r+0x38>
 801005e:	693b      	ldr	r3, [r7, #16]
 8010060:	2b00      	cmp	r3, #0
 8010062:	d113      	bne.n	801008c <_vfiprintf_r+0x60>
 8010064:	0039      	movs	r1, r7
 8010066:	9803      	ldr	r0, [sp, #12]
 8010068:	f000 fb6c 	bl	8010744 <__swsetup_r>
 801006c:	2800      	cmp	r0, #0
 801006e:	d00d      	beq.n	801008c <_vfiprintf_r+0x60>
 8010070:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010072:	07db      	lsls	r3, r3, #31
 8010074:	d503      	bpl.n	801007e <_vfiprintf_r+0x52>
 8010076:	2001      	movs	r0, #1
 8010078:	4240      	negs	r0, r0
 801007a:	b021      	add	sp, #132	@ 0x84
 801007c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801007e:	89bb      	ldrh	r3, [r7, #12]
 8010080:	059b      	lsls	r3, r3, #22
 8010082:	d4f8      	bmi.n	8010076 <_vfiprintf_r+0x4a>
 8010084:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8010086:	f7fe fd03 	bl	800ea90 <__retarget_lock_release_recursive>
 801008a:	e7f4      	b.n	8010076 <_vfiprintf_r+0x4a>
 801008c:	2300      	movs	r3, #0
 801008e:	ac08      	add	r4, sp, #32
 8010090:	6163      	str	r3, [r4, #20]
 8010092:	3320      	adds	r3, #32
 8010094:	7663      	strb	r3, [r4, #25]
 8010096:	3310      	adds	r3, #16
 8010098:	76a3      	strb	r3, [r4, #26]
 801009a:	9607      	str	r6, [sp, #28]
 801009c:	002e      	movs	r6, r5
 801009e:	7833      	ldrb	r3, [r6, #0]
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d001      	beq.n	80100a8 <_vfiprintf_r+0x7c>
 80100a4:	2b25      	cmp	r3, #37	@ 0x25
 80100a6:	d148      	bne.n	801013a <_vfiprintf_r+0x10e>
 80100a8:	1b73      	subs	r3, r6, r5
 80100aa:	9305      	str	r3, [sp, #20]
 80100ac:	42ae      	cmp	r6, r5
 80100ae:	d00b      	beq.n	80100c8 <_vfiprintf_r+0x9c>
 80100b0:	002a      	movs	r2, r5
 80100b2:	0039      	movs	r1, r7
 80100b4:	9803      	ldr	r0, [sp, #12]
 80100b6:	f7ff ffa6 	bl	8010006 <__sfputs_r>
 80100ba:	3001      	adds	r0, #1
 80100bc:	d100      	bne.n	80100c0 <_vfiprintf_r+0x94>
 80100be:	e0ae      	b.n	801021e <_vfiprintf_r+0x1f2>
 80100c0:	6963      	ldr	r3, [r4, #20]
 80100c2:	9a05      	ldr	r2, [sp, #20]
 80100c4:	189b      	adds	r3, r3, r2
 80100c6:	6163      	str	r3, [r4, #20]
 80100c8:	7833      	ldrb	r3, [r6, #0]
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d100      	bne.n	80100d0 <_vfiprintf_r+0xa4>
 80100ce:	e0a6      	b.n	801021e <_vfiprintf_r+0x1f2>
 80100d0:	2201      	movs	r2, #1
 80100d2:	2300      	movs	r3, #0
 80100d4:	4252      	negs	r2, r2
 80100d6:	6062      	str	r2, [r4, #4]
 80100d8:	a904      	add	r1, sp, #16
 80100da:	3254      	adds	r2, #84	@ 0x54
 80100dc:	1852      	adds	r2, r2, r1
 80100de:	1c75      	adds	r5, r6, #1
 80100e0:	6023      	str	r3, [r4, #0]
 80100e2:	60e3      	str	r3, [r4, #12]
 80100e4:	60a3      	str	r3, [r4, #8]
 80100e6:	7013      	strb	r3, [r2, #0]
 80100e8:	65a3      	str	r3, [r4, #88]	@ 0x58
 80100ea:	4b59      	ldr	r3, [pc, #356]	@ (8010250 <_vfiprintf_r+0x224>)
 80100ec:	2205      	movs	r2, #5
 80100ee:	0018      	movs	r0, r3
 80100f0:	7829      	ldrb	r1, [r5, #0]
 80100f2:	9305      	str	r3, [sp, #20]
 80100f4:	f000 fba8 	bl	8010848 <memchr>
 80100f8:	1c6e      	adds	r6, r5, #1
 80100fa:	2800      	cmp	r0, #0
 80100fc:	d11f      	bne.n	801013e <_vfiprintf_r+0x112>
 80100fe:	6822      	ldr	r2, [r4, #0]
 8010100:	06d3      	lsls	r3, r2, #27
 8010102:	d504      	bpl.n	801010e <_vfiprintf_r+0xe2>
 8010104:	2353      	movs	r3, #83	@ 0x53
 8010106:	a904      	add	r1, sp, #16
 8010108:	185b      	adds	r3, r3, r1
 801010a:	2120      	movs	r1, #32
 801010c:	7019      	strb	r1, [r3, #0]
 801010e:	0713      	lsls	r3, r2, #28
 8010110:	d504      	bpl.n	801011c <_vfiprintf_r+0xf0>
 8010112:	2353      	movs	r3, #83	@ 0x53
 8010114:	a904      	add	r1, sp, #16
 8010116:	185b      	adds	r3, r3, r1
 8010118:	212b      	movs	r1, #43	@ 0x2b
 801011a:	7019      	strb	r1, [r3, #0]
 801011c:	782b      	ldrb	r3, [r5, #0]
 801011e:	2b2a      	cmp	r3, #42	@ 0x2a
 8010120:	d016      	beq.n	8010150 <_vfiprintf_r+0x124>
 8010122:	002e      	movs	r6, r5
 8010124:	2100      	movs	r1, #0
 8010126:	200a      	movs	r0, #10
 8010128:	68e3      	ldr	r3, [r4, #12]
 801012a:	7832      	ldrb	r2, [r6, #0]
 801012c:	1c75      	adds	r5, r6, #1
 801012e:	3a30      	subs	r2, #48	@ 0x30
 8010130:	2a09      	cmp	r2, #9
 8010132:	d950      	bls.n	80101d6 <_vfiprintf_r+0x1aa>
 8010134:	2900      	cmp	r1, #0
 8010136:	d111      	bne.n	801015c <_vfiprintf_r+0x130>
 8010138:	e017      	b.n	801016a <_vfiprintf_r+0x13e>
 801013a:	3601      	adds	r6, #1
 801013c:	e7af      	b.n	801009e <_vfiprintf_r+0x72>
 801013e:	9b05      	ldr	r3, [sp, #20]
 8010140:	6822      	ldr	r2, [r4, #0]
 8010142:	1ac0      	subs	r0, r0, r3
 8010144:	2301      	movs	r3, #1
 8010146:	4083      	lsls	r3, r0
 8010148:	4313      	orrs	r3, r2
 801014a:	0035      	movs	r5, r6
 801014c:	6023      	str	r3, [r4, #0]
 801014e:	e7cc      	b.n	80100ea <_vfiprintf_r+0xbe>
 8010150:	9b07      	ldr	r3, [sp, #28]
 8010152:	1d19      	adds	r1, r3, #4
 8010154:	681b      	ldr	r3, [r3, #0]
 8010156:	9107      	str	r1, [sp, #28]
 8010158:	2b00      	cmp	r3, #0
 801015a:	db01      	blt.n	8010160 <_vfiprintf_r+0x134>
 801015c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801015e:	e004      	b.n	801016a <_vfiprintf_r+0x13e>
 8010160:	425b      	negs	r3, r3
 8010162:	60e3      	str	r3, [r4, #12]
 8010164:	2302      	movs	r3, #2
 8010166:	4313      	orrs	r3, r2
 8010168:	6023      	str	r3, [r4, #0]
 801016a:	7833      	ldrb	r3, [r6, #0]
 801016c:	2b2e      	cmp	r3, #46	@ 0x2e
 801016e:	d10c      	bne.n	801018a <_vfiprintf_r+0x15e>
 8010170:	7873      	ldrb	r3, [r6, #1]
 8010172:	2b2a      	cmp	r3, #42	@ 0x2a
 8010174:	d134      	bne.n	80101e0 <_vfiprintf_r+0x1b4>
 8010176:	9b07      	ldr	r3, [sp, #28]
 8010178:	3602      	adds	r6, #2
 801017a:	1d1a      	adds	r2, r3, #4
 801017c:	681b      	ldr	r3, [r3, #0]
 801017e:	9207      	str	r2, [sp, #28]
 8010180:	2b00      	cmp	r3, #0
 8010182:	da01      	bge.n	8010188 <_vfiprintf_r+0x15c>
 8010184:	2301      	movs	r3, #1
 8010186:	425b      	negs	r3, r3
 8010188:	9309      	str	r3, [sp, #36]	@ 0x24
 801018a:	4d32      	ldr	r5, [pc, #200]	@ (8010254 <_vfiprintf_r+0x228>)
 801018c:	2203      	movs	r2, #3
 801018e:	0028      	movs	r0, r5
 8010190:	7831      	ldrb	r1, [r6, #0]
 8010192:	f000 fb59 	bl	8010848 <memchr>
 8010196:	2800      	cmp	r0, #0
 8010198:	d006      	beq.n	80101a8 <_vfiprintf_r+0x17c>
 801019a:	2340      	movs	r3, #64	@ 0x40
 801019c:	1b40      	subs	r0, r0, r5
 801019e:	4083      	lsls	r3, r0
 80101a0:	6822      	ldr	r2, [r4, #0]
 80101a2:	3601      	adds	r6, #1
 80101a4:	4313      	orrs	r3, r2
 80101a6:	6023      	str	r3, [r4, #0]
 80101a8:	7831      	ldrb	r1, [r6, #0]
 80101aa:	2206      	movs	r2, #6
 80101ac:	482a      	ldr	r0, [pc, #168]	@ (8010258 <_vfiprintf_r+0x22c>)
 80101ae:	1c75      	adds	r5, r6, #1
 80101b0:	7621      	strb	r1, [r4, #24]
 80101b2:	f000 fb49 	bl	8010848 <memchr>
 80101b6:	2800      	cmp	r0, #0
 80101b8:	d040      	beq.n	801023c <_vfiprintf_r+0x210>
 80101ba:	4b28      	ldr	r3, [pc, #160]	@ (801025c <_vfiprintf_r+0x230>)
 80101bc:	2b00      	cmp	r3, #0
 80101be:	d122      	bne.n	8010206 <_vfiprintf_r+0x1da>
 80101c0:	2207      	movs	r2, #7
 80101c2:	9b07      	ldr	r3, [sp, #28]
 80101c4:	3307      	adds	r3, #7
 80101c6:	4393      	bics	r3, r2
 80101c8:	3308      	adds	r3, #8
 80101ca:	9307      	str	r3, [sp, #28]
 80101cc:	6963      	ldr	r3, [r4, #20]
 80101ce:	9a04      	ldr	r2, [sp, #16]
 80101d0:	189b      	adds	r3, r3, r2
 80101d2:	6163      	str	r3, [r4, #20]
 80101d4:	e762      	b.n	801009c <_vfiprintf_r+0x70>
 80101d6:	4343      	muls	r3, r0
 80101d8:	002e      	movs	r6, r5
 80101da:	2101      	movs	r1, #1
 80101dc:	189b      	adds	r3, r3, r2
 80101de:	e7a4      	b.n	801012a <_vfiprintf_r+0xfe>
 80101e0:	2300      	movs	r3, #0
 80101e2:	200a      	movs	r0, #10
 80101e4:	0019      	movs	r1, r3
 80101e6:	3601      	adds	r6, #1
 80101e8:	6063      	str	r3, [r4, #4]
 80101ea:	7832      	ldrb	r2, [r6, #0]
 80101ec:	1c75      	adds	r5, r6, #1
 80101ee:	3a30      	subs	r2, #48	@ 0x30
 80101f0:	2a09      	cmp	r2, #9
 80101f2:	d903      	bls.n	80101fc <_vfiprintf_r+0x1d0>
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d0c8      	beq.n	801018a <_vfiprintf_r+0x15e>
 80101f8:	9109      	str	r1, [sp, #36]	@ 0x24
 80101fa:	e7c6      	b.n	801018a <_vfiprintf_r+0x15e>
 80101fc:	4341      	muls	r1, r0
 80101fe:	002e      	movs	r6, r5
 8010200:	2301      	movs	r3, #1
 8010202:	1889      	adds	r1, r1, r2
 8010204:	e7f1      	b.n	80101ea <_vfiprintf_r+0x1be>
 8010206:	aa07      	add	r2, sp, #28
 8010208:	9200      	str	r2, [sp, #0]
 801020a:	0021      	movs	r1, r4
 801020c:	003a      	movs	r2, r7
 801020e:	4b14      	ldr	r3, [pc, #80]	@ (8010260 <_vfiprintf_r+0x234>)
 8010210:	9803      	ldr	r0, [sp, #12]
 8010212:	e000      	b.n	8010216 <_vfiprintf_r+0x1ea>
 8010214:	bf00      	nop
 8010216:	9004      	str	r0, [sp, #16]
 8010218:	9b04      	ldr	r3, [sp, #16]
 801021a:	3301      	adds	r3, #1
 801021c:	d1d6      	bne.n	80101cc <_vfiprintf_r+0x1a0>
 801021e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010220:	07db      	lsls	r3, r3, #31
 8010222:	d405      	bmi.n	8010230 <_vfiprintf_r+0x204>
 8010224:	89bb      	ldrh	r3, [r7, #12]
 8010226:	059b      	lsls	r3, r3, #22
 8010228:	d402      	bmi.n	8010230 <_vfiprintf_r+0x204>
 801022a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801022c:	f7fe fc30 	bl	800ea90 <__retarget_lock_release_recursive>
 8010230:	89bb      	ldrh	r3, [r7, #12]
 8010232:	065b      	lsls	r3, r3, #25
 8010234:	d500      	bpl.n	8010238 <_vfiprintf_r+0x20c>
 8010236:	e71e      	b.n	8010076 <_vfiprintf_r+0x4a>
 8010238:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801023a:	e71e      	b.n	801007a <_vfiprintf_r+0x4e>
 801023c:	aa07      	add	r2, sp, #28
 801023e:	9200      	str	r2, [sp, #0]
 8010240:	0021      	movs	r1, r4
 8010242:	003a      	movs	r2, r7
 8010244:	4b06      	ldr	r3, [pc, #24]	@ (8010260 <_vfiprintf_r+0x234>)
 8010246:	9803      	ldr	r0, [sp, #12]
 8010248:	f000 f87c 	bl	8010344 <_printf_i>
 801024c:	e7e3      	b.n	8010216 <_vfiprintf_r+0x1ea>
 801024e:	46c0      	nop			@ (mov r8, r8)
 8010250:	08011c2b 	.word	0x08011c2b
 8010254:	08011c31 	.word	0x08011c31
 8010258:	08011c35 	.word	0x08011c35
 801025c:	00000000 	.word	0x00000000
 8010260:	08010007 	.word	0x08010007

08010264 <_printf_common>:
 8010264:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010266:	0016      	movs	r6, r2
 8010268:	9301      	str	r3, [sp, #4]
 801026a:	688a      	ldr	r2, [r1, #8]
 801026c:	690b      	ldr	r3, [r1, #16]
 801026e:	000c      	movs	r4, r1
 8010270:	9000      	str	r0, [sp, #0]
 8010272:	4293      	cmp	r3, r2
 8010274:	da00      	bge.n	8010278 <_printf_common+0x14>
 8010276:	0013      	movs	r3, r2
 8010278:	0022      	movs	r2, r4
 801027a:	6033      	str	r3, [r6, #0]
 801027c:	3243      	adds	r2, #67	@ 0x43
 801027e:	7812      	ldrb	r2, [r2, #0]
 8010280:	2a00      	cmp	r2, #0
 8010282:	d001      	beq.n	8010288 <_printf_common+0x24>
 8010284:	3301      	adds	r3, #1
 8010286:	6033      	str	r3, [r6, #0]
 8010288:	6823      	ldr	r3, [r4, #0]
 801028a:	069b      	lsls	r3, r3, #26
 801028c:	d502      	bpl.n	8010294 <_printf_common+0x30>
 801028e:	6833      	ldr	r3, [r6, #0]
 8010290:	3302      	adds	r3, #2
 8010292:	6033      	str	r3, [r6, #0]
 8010294:	6822      	ldr	r2, [r4, #0]
 8010296:	2306      	movs	r3, #6
 8010298:	0015      	movs	r5, r2
 801029a:	401d      	ands	r5, r3
 801029c:	421a      	tst	r2, r3
 801029e:	d027      	beq.n	80102f0 <_printf_common+0x8c>
 80102a0:	0023      	movs	r3, r4
 80102a2:	3343      	adds	r3, #67	@ 0x43
 80102a4:	781b      	ldrb	r3, [r3, #0]
 80102a6:	1e5a      	subs	r2, r3, #1
 80102a8:	4193      	sbcs	r3, r2
 80102aa:	6822      	ldr	r2, [r4, #0]
 80102ac:	0692      	lsls	r2, r2, #26
 80102ae:	d430      	bmi.n	8010312 <_printf_common+0xae>
 80102b0:	0022      	movs	r2, r4
 80102b2:	9901      	ldr	r1, [sp, #4]
 80102b4:	9800      	ldr	r0, [sp, #0]
 80102b6:	9d08      	ldr	r5, [sp, #32]
 80102b8:	3243      	adds	r2, #67	@ 0x43
 80102ba:	47a8      	blx	r5
 80102bc:	3001      	adds	r0, #1
 80102be:	d025      	beq.n	801030c <_printf_common+0xa8>
 80102c0:	2206      	movs	r2, #6
 80102c2:	6823      	ldr	r3, [r4, #0]
 80102c4:	2500      	movs	r5, #0
 80102c6:	4013      	ands	r3, r2
 80102c8:	2b04      	cmp	r3, #4
 80102ca:	d105      	bne.n	80102d8 <_printf_common+0x74>
 80102cc:	6833      	ldr	r3, [r6, #0]
 80102ce:	68e5      	ldr	r5, [r4, #12]
 80102d0:	1aed      	subs	r5, r5, r3
 80102d2:	43eb      	mvns	r3, r5
 80102d4:	17db      	asrs	r3, r3, #31
 80102d6:	401d      	ands	r5, r3
 80102d8:	68a3      	ldr	r3, [r4, #8]
 80102da:	6922      	ldr	r2, [r4, #16]
 80102dc:	4293      	cmp	r3, r2
 80102de:	dd01      	ble.n	80102e4 <_printf_common+0x80>
 80102e0:	1a9b      	subs	r3, r3, r2
 80102e2:	18ed      	adds	r5, r5, r3
 80102e4:	2600      	movs	r6, #0
 80102e6:	42b5      	cmp	r5, r6
 80102e8:	d120      	bne.n	801032c <_printf_common+0xc8>
 80102ea:	2000      	movs	r0, #0
 80102ec:	e010      	b.n	8010310 <_printf_common+0xac>
 80102ee:	3501      	adds	r5, #1
 80102f0:	68e3      	ldr	r3, [r4, #12]
 80102f2:	6832      	ldr	r2, [r6, #0]
 80102f4:	1a9b      	subs	r3, r3, r2
 80102f6:	42ab      	cmp	r3, r5
 80102f8:	ddd2      	ble.n	80102a0 <_printf_common+0x3c>
 80102fa:	0022      	movs	r2, r4
 80102fc:	2301      	movs	r3, #1
 80102fe:	9901      	ldr	r1, [sp, #4]
 8010300:	9800      	ldr	r0, [sp, #0]
 8010302:	9f08      	ldr	r7, [sp, #32]
 8010304:	3219      	adds	r2, #25
 8010306:	47b8      	blx	r7
 8010308:	3001      	adds	r0, #1
 801030a:	d1f0      	bne.n	80102ee <_printf_common+0x8a>
 801030c:	2001      	movs	r0, #1
 801030e:	4240      	negs	r0, r0
 8010310:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010312:	2030      	movs	r0, #48	@ 0x30
 8010314:	18e1      	adds	r1, r4, r3
 8010316:	3143      	adds	r1, #67	@ 0x43
 8010318:	7008      	strb	r0, [r1, #0]
 801031a:	0021      	movs	r1, r4
 801031c:	1c5a      	adds	r2, r3, #1
 801031e:	3145      	adds	r1, #69	@ 0x45
 8010320:	7809      	ldrb	r1, [r1, #0]
 8010322:	18a2      	adds	r2, r4, r2
 8010324:	3243      	adds	r2, #67	@ 0x43
 8010326:	3302      	adds	r3, #2
 8010328:	7011      	strb	r1, [r2, #0]
 801032a:	e7c1      	b.n	80102b0 <_printf_common+0x4c>
 801032c:	0022      	movs	r2, r4
 801032e:	2301      	movs	r3, #1
 8010330:	9901      	ldr	r1, [sp, #4]
 8010332:	9800      	ldr	r0, [sp, #0]
 8010334:	9f08      	ldr	r7, [sp, #32]
 8010336:	321a      	adds	r2, #26
 8010338:	47b8      	blx	r7
 801033a:	3001      	adds	r0, #1
 801033c:	d0e6      	beq.n	801030c <_printf_common+0xa8>
 801033e:	3601      	adds	r6, #1
 8010340:	e7d1      	b.n	80102e6 <_printf_common+0x82>
	...

08010344 <_printf_i>:
 8010344:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010346:	b08b      	sub	sp, #44	@ 0x2c
 8010348:	9206      	str	r2, [sp, #24]
 801034a:	000a      	movs	r2, r1
 801034c:	3243      	adds	r2, #67	@ 0x43
 801034e:	9307      	str	r3, [sp, #28]
 8010350:	9005      	str	r0, [sp, #20]
 8010352:	9203      	str	r2, [sp, #12]
 8010354:	7e0a      	ldrb	r2, [r1, #24]
 8010356:	000c      	movs	r4, r1
 8010358:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801035a:	2a78      	cmp	r2, #120	@ 0x78
 801035c:	d809      	bhi.n	8010372 <_printf_i+0x2e>
 801035e:	2a62      	cmp	r2, #98	@ 0x62
 8010360:	d80b      	bhi.n	801037a <_printf_i+0x36>
 8010362:	2a00      	cmp	r2, #0
 8010364:	d100      	bne.n	8010368 <_printf_i+0x24>
 8010366:	e0ba      	b.n	80104de <_printf_i+0x19a>
 8010368:	497a      	ldr	r1, [pc, #488]	@ (8010554 <_printf_i+0x210>)
 801036a:	9104      	str	r1, [sp, #16]
 801036c:	2a58      	cmp	r2, #88	@ 0x58
 801036e:	d100      	bne.n	8010372 <_printf_i+0x2e>
 8010370:	e08e      	b.n	8010490 <_printf_i+0x14c>
 8010372:	0025      	movs	r5, r4
 8010374:	3542      	adds	r5, #66	@ 0x42
 8010376:	702a      	strb	r2, [r5, #0]
 8010378:	e022      	b.n	80103c0 <_printf_i+0x7c>
 801037a:	0010      	movs	r0, r2
 801037c:	3863      	subs	r0, #99	@ 0x63
 801037e:	2815      	cmp	r0, #21
 8010380:	d8f7      	bhi.n	8010372 <_printf_i+0x2e>
 8010382:	f7ef fedb 	bl	800013c <__gnu_thumb1_case_shi>
 8010386:	0016      	.short	0x0016
 8010388:	fff6001f 	.word	0xfff6001f
 801038c:	fff6fff6 	.word	0xfff6fff6
 8010390:	001ffff6 	.word	0x001ffff6
 8010394:	fff6fff6 	.word	0xfff6fff6
 8010398:	fff6fff6 	.word	0xfff6fff6
 801039c:	0036009f 	.word	0x0036009f
 80103a0:	fff6007e 	.word	0xfff6007e
 80103a4:	00b0fff6 	.word	0x00b0fff6
 80103a8:	0036fff6 	.word	0x0036fff6
 80103ac:	fff6fff6 	.word	0xfff6fff6
 80103b0:	0082      	.short	0x0082
 80103b2:	0025      	movs	r5, r4
 80103b4:	681a      	ldr	r2, [r3, #0]
 80103b6:	3542      	adds	r5, #66	@ 0x42
 80103b8:	1d11      	adds	r1, r2, #4
 80103ba:	6019      	str	r1, [r3, #0]
 80103bc:	6813      	ldr	r3, [r2, #0]
 80103be:	702b      	strb	r3, [r5, #0]
 80103c0:	2301      	movs	r3, #1
 80103c2:	e09e      	b.n	8010502 <_printf_i+0x1be>
 80103c4:	6818      	ldr	r0, [r3, #0]
 80103c6:	6809      	ldr	r1, [r1, #0]
 80103c8:	1d02      	adds	r2, r0, #4
 80103ca:	060d      	lsls	r5, r1, #24
 80103cc:	d50b      	bpl.n	80103e6 <_printf_i+0xa2>
 80103ce:	6806      	ldr	r6, [r0, #0]
 80103d0:	601a      	str	r2, [r3, #0]
 80103d2:	2e00      	cmp	r6, #0
 80103d4:	da03      	bge.n	80103de <_printf_i+0x9a>
 80103d6:	232d      	movs	r3, #45	@ 0x2d
 80103d8:	9a03      	ldr	r2, [sp, #12]
 80103da:	4276      	negs	r6, r6
 80103dc:	7013      	strb	r3, [r2, #0]
 80103de:	4b5d      	ldr	r3, [pc, #372]	@ (8010554 <_printf_i+0x210>)
 80103e0:	270a      	movs	r7, #10
 80103e2:	9304      	str	r3, [sp, #16]
 80103e4:	e018      	b.n	8010418 <_printf_i+0xd4>
 80103e6:	6806      	ldr	r6, [r0, #0]
 80103e8:	601a      	str	r2, [r3, #0]
 80103ea:	0649      	lsls	r1, r1, #25
 80103ec:	d5f1      	bpl.n	80103d2 <_printf_i+0x8e>
 80103ee:	b236      	sxth	r6, r6
 80103f0:	e7ef      	b.n	80103d2 <_printf_i+0x8e>
 80103f2:	6808      	ldr	r0, [r1, #0]
 80103f4:	6819      	ldr	r1, [r3, #0]
 80103f6:	c940      	ldmia	r1!, {r6}
 80103f8:	0605      	lsls	r5, r0, #24
 80103fa:	d402      	bmi.n	8010402 <_printf_i+0xbe>
 80103fc:	0640      	lsls	r0, r0, #25
 80103fe:	d500      	bpl.n	8010402 <_printf_i+0xbe>
 8010400:	b2b6      	uxth	r6, r6
 8010402:	6019      	str	r1, [r3, #0]
 8010404:	4b53      	ldr	r3, [pc, #332]	@ (8010554 <_printf_i+0x210>)
 8010406:	270a      	movs	r7, #10
 8010408:	9304      	str	r3, [sp, #16]
 801040a:	2a6f      	cmp	r2, #111	@ 0x6f
 801040c:	d100      	bne.n	8010410 <_printf_i+0xcc>
 801040e:	3f02      	subs	r7, #2
 8010410:	0023      	movs	r3, r4
 8010412:	2200      	movs	r2, #0
 8010414:	3343      	adds	r3, #67	@ 0x43
 8010416:	701a      	strb	r2, [r3, #0]
 8010418:	6863      	ldr	r3, [r4, #4]
 801041a:	60a3      	str	r3, [r4, #8]
 801041c:	2b00      	cmp	r3, #0
 801041e:	db06      	blt.n	801042e <_printf_i+0xea>
 8010420:	2104      	movs	r1, #4
 8010422:	6822      	ldr	r2, [r4, #0]
 8010424:	9d03      	ldr	r5, [sp, #12]
 8010426:	438a      	bics	r2, r1
 8010428:	6022      	str	r2, [r4, #0]
 801042a:	4333      	orrs	r3, r6
 801042c:	d00c      	beq.n	8010448 <_printf_i+0x104>
 801042e:	9d03      	ldr	r5, [sp, #12]
 8010430:	0030      	movs	r0, r6
 8010432:	0039      	movs	r1, r7
 8010434:	f7ef ff12 	bl	800025c <__aeabi_uidivmod>
 8010438:	9b04      	ldr	r3, [sp, #16]
 801043a:	3d01      	subs	r5, #1
 801043c:	5c5b      	ldrb	r3, [r3, r1]
 801043e:	702b      	strb	r3, [r5, #0]
 8010440:	0033      	movs	r3, r6
 8010442:	0006      	movs	r6, r0
 8010444:	429f      	cmp	r7, r3
 8010446:	d9f3      	bls.n	8010430 <_printf_i+0xec>
 8010448:	2f08      	cmp	r7, #8
 801044a:	d109      	bne.n	8010460 <_printf_i+0x11c>
 801044c:	6823      	ldr	r3, [r4, #0]
 801044e:	07db      	lsls	r3, r3, #31
 8010450:	d506      	bpl.n	8010460 <_printf_i+0x11c>
 8010452:	6862      	ldr	r2, [r4, #4]
 8010454:	6923      	ldr	r3, [r4, #16]
 8010456:	429a      	cmp	r2, r3
 8010458:	dc02      	bgt.n	8010460 <_printf_i+0x11c>
 801045a:	2330      	movs	r3, #48	@ 0x30
 801045c:	3d01      	subs	r5, #1
 801045e:	702b      	strb	r3, [r5, #0]
 8010460:	9b03      	ldr	r3, [sp, #12]
 8010462:	1b5b      	subs	r3, r3, r5
 8010464:	6123      	str	r3, [r4, #16]
 8010466:	9b07      	ldr	r3, [sp, #28]
 8010468:	0021      	movs	r1, r4
 801046a:	9300      	str	r3, [sp, #0]
 801046c:	9805      	ldr	r0, [sp, #20]
 801046e:	9b06      	ldr	r3, [sp, #24]
 8010470:	aa09      	add	r2, sp, #36	@ 0x24
 8010472:	f7ff fef7 	bl	8010264 <_printf_common>
 8010476:	3001      	adds	r0, #1
 8010478:	d148      	bne.n	801050c <_printf_i+0x1c8>
 801047a:	2001      	movs	r0, #1
 801047c:	4240      	negs	r0, r0
 801047e:	b00b      	add	sp, #44	@ 0x2c
 8010480:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010482:	2220      	movs	r2, #32
 8010484:	6809      	ldr	r1, [r1, #0]
 8010486:	430a      	orrs	r2, r1
 8010488:	6022      	str	r2, [r4, #0]
 801048a:	2278      	movs	r2, #120	@ 0x78
 801048c:	4932      	ldr	r1, [pc, #200]	@ (8010558 <_printf_i+0x214>)
 801048e:	9104      	str	r1, [sp, #16]
 8010490:	0021      	movs	r1, r4
 8010492:	3145      	adds	r1, #69	@ 0x45
 8010494:	700a      	strb	r2, [r1, #0]
 8010496:	6819      	ldr	r1, [r3, #0]
 8010498:	6822      	ldr	r2, [r4, #0]
 801049a:	c940      	ldmia	r1!, {r6}
 801049c:	0610      	lsls	r0, r2, #24
 801049e:	d402      	bmi.n	80104a6 <_printf_i+0x162>
 80104a0:	0650      	lsls	r0, r2, #25
 80104a2:	d500      	bpl.n	80104a6 <_printf_i+0x162>
 80104a4:	b2b6      	uxth	r6, r6
 80104a6:	6019      	str	r1, [r3, #0]
 80104a8:	07d3      	lsls	r3, r2, #31
 80104aa:	d502      	bpl.n	80104b2 <_printf_i+0x16e>
 80104ac:	2320      	movs	r3, #32
 80104ae:	4313      	orrs	r3, r2
 80104b0:	6023      	str	r3, [r4, #0]
 80104b2:	2e00      	cmp	r6, #0
 80104b4:	d001      	beq.n	80104ba <_printf_i+0x176>
 80104b6:	2710      	movs	r7, #16
 80104b8:	e7aa      	b.n	8010410 <_printf_i+0xcc>
 80104ba:	2220      	movs	r2, #32
 80104bc:	6823      	ldr	r3, [r4, #0]
 80104be:	4393      	bics	r3, r2
 80104c0:	6023      	str	r3, [r4, #0]
 80104c2:	e7f8      	b.n	80104b6 <_printf_i+0x172>
 80104c4:	681a      	ldr	r2, [r3, #0]
 80104c6:	680d      	ldr	r5, [r1, #0]
 80104c8:	1d10      	adds	r0, r2, #4
 80104ca:	6949      	ldr	r1, [r1, #20]
 80104cc:	6018      	str	r0, [r3, #0]
 80104ce:	6813      	ldr	r3, [r2, #0]
 80104d0:	062e      	lsls	r6, r5, #24
 80104d2:	d501      	bpl.n	80104d8 <_printf_i+0x194>
 80104d4:	6019      	str	r1, [r3, #0]
 80104d6:	e002      	b.n	80104de <_printf_i+0x19a>
 80104d8:	066d      	lsls	r5, r5, #25
 80104da:	d5fb      	bpl.n	80104d4 <_printf_i+0x190>
 80104dc:	8019      	strh	r1, [r3, #0]
 80104de:	2300      	movs	r3, #0
 80104e0:	9d03      	ldr	r5, [sp, #12]
 80104e2:	6123      	str	r3, [r4, #16]
 80104e4:	e7bf      	b.n	8010466 <_printf_i+0x122>
 80104e6:	681a      	ldr	r2, [r3, #0]
 80104e8:	1d11      	adds	r1, r2, #4
 80104ea:	6019      	str	r1, [r3, #0]
 80104ec:	6815      	ldr	r5, [r2, #0]
 80104ee:	2100      	movs	r1, #0
 80104f0:	0028      	movs	r0, r5
 80104f2:	6862      	ldr	r2, [r4, #4]
 80104f4:	f000 f9a8 	bl	8010848 <memchr>
 80104f8:	2800      	cmp	r0, #0
 80104fa:	d001      	beq.n	8010500 <_printf_i+0x1bc>
 80104fc:	1b40      	subs	r0, r0, r5
 80104fe:	6060      	str	r0, [r4, #4]
 8010500:	6863      	ldr	r3, [r4, #4]
 8010502:	6123      	str	r3, [r4, #16]
 8010504:	2300      	movs	r3, #0
 8010506:	9a03      	ldr	r2, [sp, #12]
 8010508:	7013      	strb	r3, [r2, #0]
 801050a:	e7ac      	b.n	8010466 <_printf_i+0x122>
 801050c:	002a      	movs	r2, r5
 801050e:	6923      	ldr	r3, [r4, #16]
 8010510:	9906      	ldr	r1, [sp, #24]
 8010512:	9805      	ldr	r0, [sp, #20]
 8010514:	9d07      	ldr	r5, [sp, #28]
 8010516:	47a8      	blx	r5
 8010518:	3001      	adds	r0, #1
 801051a:	d0ae      	beq.n	801047a <_printf_i+0x136>
 801051c:	6823      	ldr	r3, [r4, #0]
 801051e:	079b      	lsls	r3, r3, #30
 8010520:	d415      	bmi.n	801054e <_printf_i+0x20a>
 8010522:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010524:	68e0      	ldr	r0, [r4, #12]
 8010526:	4298      	cmp	r0, r3
 8010528:	daa9      	bge.n	801047e <_printf_i+0x13a>
 801052a:	0018      	movs	r0, r3
 801052c:	e7a7      	b.n	801047e <_printf_i+0x13a>
 801052e:	0022      	movs	r2, r4
 8010530:	2301      	movs	r3, #1
 8010532:	9906      	ldr	r1, [sp, #24]
 8010534:	9805      	ldr	r0, [sp, #20]
 8010536:	9e07      	ldr	r6, [sp, #28]
 8010538:	3219      	adds	r2, #25
 801053a:	47b0      	blx	r6
 801053c:	3001      	adds	r0, #1
 801053e:	d09c      	beq.n	801047a <_printf_i+0x136>
 8010540:	3501      	adds	r5, #1
 8010542:	68e3      	ldr	r3, [r4, #12]
 8010544:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010546:	1a9b      	subs	r3, r3, r2
 8010548:	42ab      	cmp	r3, r5
 801054a:	dcf0      	bgt.n	801052e <_printf_i+0x1ea>
 801054c:	e7e9      	b.n	8010522 <_printf_i+0x1de>
 801054e:	2500      	movs	r5, #0
 8010550:	e7f7      	b.n	8010542 <_printf_i+0x1fe>
 8010552:	46c0      	nop			@ (mov r8, r8)
 8010554:	08011c3c 	.word	0x08011c3c
 8010558:	08011c4d 	.word	0x08011c4d

0801055c <__sflush_r>:
 801055c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801055e:	220c      	movs	r2, #12
 8010560:	5e8b      	ldrsh	r3, [r1, r2]
 8010562:	0005      	movs	r5, r0
 8010564:	000c      	movs	r4, r1
 8010566:	071a      	lsls	r2, r3, #28
 8010568:	d456      	bmi.n	8010618 <__sflush_r+0xbc>
 801056a:	684a      	ldr	r2, [r1, #4]
 801056c:	2a00      	cmp	r2, #0
 801056e:	dc02      	bgt.n	8010576 <__sflush_r+0x1a>
 8010570:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8010572:	2a00      	cmp	r2, #0
 8010574:	dd4e      	ble.n	8010614 <__sflush_r+0xb8>
 8010576:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8010578:	2f00      	cmp	r7, #0
 801057a:	d04b      	beq.n	8010614 <__sflush_r+0xb8>
 801057c:	2200      	movs	r2, #0
 801057e:	2080      	movs	r0, #128	@ 0x80
 8010580:	682e      	ldr	r6, [r5, #0]
 8010582:	602a      	str	r2, [r5, #0]
 8010584:	001a      	movs	r2, r3
 8010586:	0140      	lsls	r0, r0, #5
 8010588:	6a21      	ldr	r1, [r4, #32]
 801058a:	4002      	ands	r2, r0
 801058c:	4203      	tst	r3, r0
 801058e:	d033      	beq.n	80105f8 <__sflush_r+0x9c>
 8010590:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010592:	89a3      	ldrh	r3, [r4, #12]
 8010594:	075b      	lsls	r3, r3, #29
 8010596:	d506      	bpl.n	80105a6 <__sflush_r+0x4a>
 8010598:	6863      	ldr	r3, [r4, #4]
 801059a:	1ad2      	subs	r2, r2, r3
 801059c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d001      	beq.n	80105a6 <__sflush_r+0x4a>
 80105a2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80105a4:	1ad2      	subs	r2, r2, r3
 80105a6:	2300      	movs	r3, #0
 80105a8:	0028      	movs	r0, r5
 80105aa:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80105ac:	6a21      	ldr	r1, [r4, #32]
 80105ae:	47b8      	blx	r7
 80105b0:	89a2      	ldrh	r2, [r4, #12]
 80105b2:	1c43      	adds	r3, r0, #1
 80105b4:	d106      	bne.n	80105c4 <__sflush_r+0x68>
 80105b6:	6829      	ldr	r1, [r5, #0]
 80105b8:	291d      	cmp	r1, #29
 80105ba:	d846      	bhi.n	801064a <__sflush_r+0xee>
 80105bc:	4b29      	ldr	r3, [pc, #164]	@ (8010664 <__sflush_r+0x108>)
 80105be:	40cb      	lsrs	r3, r1
 80105c0:	07db      	lsls	r3, r3, #31
 80105c2:	d542      	bpl.n	801064a <__sflush_r+0xee>
 80105c4:	2300      	movs	r3, #0
 80105c6:	6063      	str	r3, [r4, #4]
 80105c8:	6923      	ldr	r3, [r4, #16]
 80105ca:	6023      	str	r3, [r4, #0]
 80105cc:	04d2      	lsls	r2, r2, #19
 80105ce:	d505      	bpl.n	80105dc <__sflush_r+0x80>
 80105d0:	1c43      	adds	r3, r0, #1
 80105d2:	d102      	bne.n	80105da <__sflush_r+0x7e>
 80105d4:	682b      	ldr	r3, [r5, #0]
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	d100      	bne.n	80105dc <__sflush_r+0x80>
 80105da:	6560      	str	r0, [r4, #84]	@ 0x54
 80105dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80105de:	602e      	str	r6, [r5, #0]
 80105e0:	2900      	cmp	r1, #0
 80105e2:	d017      	beq.n	8010614 <__sflush_r+0xb8>
 80105e4:	0023      	movs	r3, r4
 80105e6:	3344      	adds	r3, #68	@ 0x44
 80105e8:	4299      	cmp	r1, r3
 80105ea:	d002      	beq.n	80105f2 <__sflush_r+0x96>
 80105ec:	0028      	movs	r0, r5
 80105ee:	f7fe fa5f 	bl	800eab0 <_free_r>
 80105f2:	2300      	movs	r3, #0
 80105f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80105f6:	e00d      	b.n	8010614 <__sflush_r+0xb8>
 80105f8:	2301      	movs	r3, #1
 80105fa:	0028      	movs	r0, r5
 80105fc:	47b8      	blx	r7
 80105fe:	0002      	movs	r2, r0
 8010600:	1c43      	adds	r3, r0, #1
 8010602:	d1c6      	bne.n	8010592 <__sflush_r+0x36>
 8010604:	682b      	ldr	r3, [r5, #0]
 8010606:	2b00      	cmp	r3, #0
 8010608:	d0c3      	beq.n	8010592 <__sflush_r+0x36>
 801060a:	2b1d      	cmp	r3, #29
 801060c:	d001      	beq.n	8010612 <__sflush_r+0xb6>
 801060e:	2b16      	cmp	r3, #22
 8010610:	d11a      	bne.n	8010648 <__sflush_r+0xec>
 8010612:	602e      	str	r6, [r5, #0]
 8010614:	2000      	movs	r0, #0
 8010616:	e01e      	b.n	8010656 <__sflush_r+0xfa>
 8010618:	690e      	ldr	r6, [r1, #16]
 801061a:	2e00      	cmp	r6, #0
 801061c:	d0fa      	beq.n	8010614 <__sflush_r+0xb8>
 801061e:	680f      	ldr	r7, [r1, #0]
 8010620:	600e      	str	r6, [r1, #0]
 8010622:	1bba      	subs	r2, r7, r6
 8010624:	9201      	str	r2, [sp, #4]
 8010626:	2200      	movs	r2, #0
 8010628:	079b      	lsls	r3, r3, #30
 801062a:	d100      	bne.n	801062e <__sflush_r+0xd2>
 801062c:	694a      	ldr	r2, [r1, #20]
 801062e:	60a2      	str	r2, [r4, #8]
 8010630:	9b01      	ldr	r3, [sp, #4]
 8010632:	2b00      	cmp	r3, #0
 8010634:	ddee      	ble.n	8010614 <__sflush_r+0xb8>
 8010636:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8010638:	0032      	movs	r2, r6
 801063a:	001f      	movs	r7, r3
 801063c:	0028      	movs	r0, r5
 801063e:	9b01      	ldr	r3, [sp, #4]
 8010640:	6a21      	ldr	r1, [r4, #32]
 8010642:	47b8      	blx	r7
 8010644:	2800      	cmp	r0, #0
 8010646:	dc07      	bgt.n	8010658 <__sflush_r+0xfc>
 8010648:	89a2      	ldrh	r2, [r4, #12]
 801064a:	2340      	movs	r3, #64	@ 0x40
 801064c:	2001      	movs	r0, #1
 801064e:	4313      	orrs	r3, r2
 8010650:	b21b      	sxth	r3, r3
 8010652:	81a3      	strh	r3, [r4, #12]
 8010654:	4240      	negs	r0, r0
 8010656:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010658:	9b01      	ldr	r3, [sp, #4]
 801065a:	1836      	adds	r6, r6, r0
 801065c:	1a1b      	subs	r3, r3, r0
 801065e:	9301      	str	r3, [sp, #4]
 8010660:	e7e6      	b.n	8010630 <__sflush_r+0xd4>
 8010662:	46c0      	nop			@ (mov r8, r8)
 8010664:	20400001 	.word	0x20400001

08010668 <_fflush_r>:
 8010668:	690b      	ldr	r3, [r1, #16]
 801066a:	b570      	push	{r4, r5, r6, lr}
 801066c:	0005      	movs	r5, r0
 801066e:	000c      	movs	r4, r1
 8010670:	2b00      	cmp	r3, #0
 8010672:	d102      	bne.n	801067a <_fflush_r+0x12>
 8010674:	2500      	movs	r5, #0
 8010676:	0028      	movs	r0, r5
 8010678:	bd70      	pop	{r4, r5, r6, pc}
 801067a:	2800      	cmp	r0, #0
 801067c:	d004      	beq.n	8010688 <_fflush_r+0x20>
 801067e:	6a03      	ldr	r3, [r0, #32]
 8010680:	2b00      	cmp	r3, #0
 8010682:	d101      	bne.n	8010688 <_fflush_r+0x20>
 8010684:	f7fe f8ce 	bl	800e824 <__sinit>
 8010688:	220c      	movs	r2, #12
 801068a:	5ea3      	ldrsh	r3, [r4, r2]
 801068c:	2b00      	cmp	r3, #0
 801068e:	d0f1      	beq.n	8010674 <_fflush_r+0xc>
 8010690:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010692:	07d2      	lsls	r2, r2, #31
 8010694:	d404      	bmi.n	80106a0 <_fflush_r+0x38>
 8010696:	059b      	lsls	r3, r3, #22
 8010698:	d402      	bmi.n	80106a0 <_fflush_r+0x38>
 801069a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801069c:	f7fe f9f7 	bl	800ea8e <__retarget_lock_acquire_recursive>
 80106a0:	0028      	movs	r0, r5
 80106a2:	0021      	movs	r1, r4
 80106a4:	f7ff ff5a 	bl	801055c <__sflush_r>
 80106a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80106aa:	0005      	movs	r5, r0
 80106ac:	07db      	lsls	r3, r3, #31
 80106ae:	d4e2      	bmi.n	8010676 <_fflush_r+0xe>
 80106b0:	89a3      	ldrh	r3, [r4, #12]
 80106b2:	059b      	lsls	r3, r3, #22
 80106b4:	d4df      	bmi.n	8010676 <_fflush_r+0xe>
 80106b6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80106b8:	f7fe f9ea 	bl	800ea90 <__retarget_lock_release_recursive>
 80106bc:	e7db      	b.n	8010676 <_fflush_r+0xe>

080106be <__swbuf_r>:
 80106be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106c0:	0006      	movs	r6, r0
 80106c2:	000d      	movs	r5, r1
 80106c4:	0014      	movs	r4, r2
 80106c6:	2800      	cmp	r0, #0
 80106c8:	d004      	beq.n	80106d4 <__swbuf_r+0x16>
 80106ca:	6a03      	ldr	r3, [r0, #32]
 80106cc:	2b00      	cmp	r3, #0
 80106ce:	d101      	bne.n	80106d4 <__swbuf_r+0x16>
 80106d0:	f7fe f8a8 	bl	800e824 <__sinit>
 80106d4:	69a3      	ldr	r3, [r4, #24]
 80106d6:	60a3      	str	r3, [r4, #8]
 80106d8:	89a3      	ldrh	r3, [r4, #12]
 80106da:	071b      	lsls	r3, r3, #28
 80106dc:	d502      	bpl.n	80106e4 <__swbuf_r+0x26>
 80106de:	6923      	ldr	r3, [r4, #16]
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d109      	bne.n	80106f8 <__swbuf_r+0x3a>
 80106e4:	0021      	movs	r1, r4
 80106e6:	0030      	movs	r0, r6
 80106e8:	f000 f82c 	bl	8010744 <__swsetup_r>
 80106ec:	2800      	cmp	r0, #0
 80106ee:	d003      	beq.n	80106f8 <__swbuf_r+0x3a>
 80106f0:	2501      	movs	r5, #1
 80106f2:	426d      	negs	r5, r5
 80106f4:	0028      	movs	r0, r5
 80106f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80106f8:	6923      	ldr	r3, [r4, #16]
 80106fa:	6820      	ldr	r0, [r4, #0]
 80106fc:	b2ef      	uxtb	r7, r5
 80106fe:	1ac0      	subs	r0, r0, r3
 8010700:	6963      	ldr	r3, [r4, #20]
 8010702:	b2ed      	uxtb	r5, r5
 8010704:	4283      	cmp	r3, r0
 8010706:	dc05      	bgt.n	8010714 <__swbuf_r+0x56>
 8010708:	0021      	movs	r1, r4
 801070a:	0030      	movs	r0, r6
 801070c:	f7ff ffac 	bl	8010668 <_fflush_r>
 8010710:	2800      	cmp	r0, #0
 8010712:	d1ed      	bne.n	80106f0 <__swbuf_r+0x32>
 8010714:	68a3      	ldr	r3, [r4, #8]
 8010716:	3001      	adds	r0, #1
 8010718:	3b01      	subs	r3, #1
 801071a:	60a3      	str	r3, [r4, #8]
 801071c:	6823      	ldr	r3, [r4, #0]
 801071e:	1c5a      	adds	r2, r3, #1
 8010720:	6022      	str	r2, [r4, #0]
 8010722:	701f      	strb	r7, [r3, #0]
 8010724:	6963      	ldr	r3, [r4, #20]
 8010726:	4283      	cmp	r3, r0
 8010728:	d004      	beq.n	8010734 <__swbuf_r+0x76>
 801072a:	89a3      	ldrh	r3, [r4, #12]
 801072c:	07db      	lsls	r3, r3, #31
 801072e:	d5e1      	bpl.n	80106f4 <__swbuf_r+0x36>
 8010730:	2d0a      	cmp	r5, #10
 8010732:	d1df      	bne.n	80106f4 <__swbuf_r+0x36>
 8010734:	0021      	movs	r1, r4
 8010736:	0030      	movs	r0, r6
 8010738:	f7ff ff96 	bl	8010668 <_fflush_r>
 801073c:	2800      	cmp	r0, #0
 801073e:	d0d9      	beq.n	80106f4 <__swbuf_r+0x36>
 8010740:	e7d6      	b.n	80106f0 <__swbuf_r+0x32>
	...

08010744 <__swsetup_r>:
 8010744:	4b2d      	ldr	r3, [pc, #180]	@ (80107fc <__swsetup_r+0xb8>)
 8010746:	b570      	push	{r4, r5, r6, lr}
 8010748:	0005      	movs	r5, r0
 801074a:	6818      	ldr	r0, [r3, #0]
 801074c:	000c      	movs	r4, r1
 801074e:	2800      	cmp	r0, #0
 8010750:	d004      	beq.n	801075c <__swsetup_r+0x18>
 8010752:	6a03      	ldr	r3, [r0, #32]
 8010754:	2b00      	cmp	r3, #0
 8010756:	d101      	bne.n	801075c <__swsetup_r+0x18>
 8010758:	f7fe f864 	bl	800e824 <__sinit>
 801075c:	220c      	movs	r2, #12
 801075e:	5ea3      	ldrsh	r3, [r4, r2]
 8010760:	071a      	lsls	r2, r3, #28
 8010762:	d423      	bmi.n	80107ac <__swsetup_r+0x68>
 8010764:	06da      	lsls	r2, r3, #27
 8010766:	d407      	bmi.n	8010778 <__swsetup_r+0x34>
 8010768:	2209      	movs	r2, #9
 801076a:	602a      	str	r2, [r5, #0]
 801076c:	2240      	movs	r2, #64	@ 0x40
 801076e:	2001      	movs	r0, #1
 8010770:	4313      	orrs	r3, r2
 8010772:	81a3      	strh	r3, [r4, #12]
 8010774:	4240      	negs	r0, r0
 8010776:	e03a      	b.n	80107ee <__swsetup_r+0xaa>
 8010778:	075b      	lsls	r3, r3, #29
 801077a:	d513      	bpl.n	80107a4 <__swsetup_r+0x60>
 801077c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801077e:	2900      	cmp	r1, #0
 8010780:	d008      	beq.n	8010794 <__swsetup_r+0x50>
 8010782:	0023      	movs	r3, r4
 8010784:	3344      	adds	r3, #68	@ 0x44
 8010786:	4299      	cmp	r1, r3
 8010788:	d002      	beq.n	8010790 <__swsetup_r+0x4c>
 801078a:	0028      	movs	r0, r5
 801078c:	f7fe f990 	bl	800eab0 <_free_r>
 8010790:	2300      	movs	r3, #0
 8010792:	6363      	str	r3, [r4, #52]	@ 0x34
 8010794:	2224      	movs	r2, #36	@ 0x24
 8010796:	89a3      	ldrh	r3, [r4, #12]
 8010798:	4393      	bics	r3, r2
 801079a:	81a3      	strh	r3, [r4, #12]
 801079c:	2300      	movs	r3, #0
 801079e:	6063      	str	r3, [r4, #4]
 80107a0:	6923      	ldr	r3, [r4, #16]
 80107a2:	6023      	str	r3, [r4, #0]
 80107a4:	2308      	movs	r3, #8
 80107a6:	89a2      	ldrh	r2, [r4, #12]
 80107a8:	4313      	orrs	r3, r2
 80107aa:	81a3      	strh	r3, [r4, #12]
 80107ac:	6923      	ldr	r3, [r4, #16]
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d10b      	bne.n	80107ca <__swsetup_r+0x86>
 80107b2:	21a0      	movs	r1, #160	@ 0xa0
 80107b4:	2280      	movs	r2, #128	@ 0x80
 80107b6:	89a3      	ldrh	r3, [r4, #12]
 80107b8:	0089      	lsls	r1, r1, #2
 80107ba:	0092      	lsls	r2, r2, #2
 80107bc:	400b      	ands	r3, r1
 80107be:	4293      	cmp	r3, r2
 80107c0:	d003      	beq.n	80107ca <__swsetup_r+0x86>
 80107c2:	0021      	movs	r1, r4
 80107c4:	0028      	movs	r0, r5
 80107c6:	f000 f90b 	bl	80109e0 <__smakebuf_r>
 80107ca:	220c      	movs	r2, #12
 80107cc:	5ea3      	ldrsh	r3, [r4, r2]
 80107ce:	2101      	movs	r1, #1
 80107d0:	001a      	movs	r2, r3
 80107d2:	400a      	ands	r2, r1
 80107d4:	420b      	tst	r3, r1
 80107d6:	d00b      	beq.n	80107f0 <__swsetup_r+0xac>
 80107d8:	2200      	movs	r2, #0
 80107da:	60a2      	str	r2, [r4, #8]
 80107dc:	6962      	ldr	r2, [r4, #20]
 80107de:	4252      	negs	r2, r2
 80107e0:	61a2      	str	r2, [r4, #24]
 80107e2:	2000      	movs	r0, #0
 80107e4:	6922      	ldr	r2, [r4, #16]
 80107e6:	4282      	cmp	r2, r0
 80107e8:	d101      	bne.n	80107ee <__swsetup_r+0xaa>
 80107ea:	061a      	lsls	r2, r3, #24
 80107ec:	d4be      	bmi.n	801076c <__swsetup_r+0x28>
 80107ee:	bd70      	pop	{r4, r5, r6, pc}
 80107f0:	0799      	lsls	r1, r3, #30
 80107f2:	d400      	bmi.n	80107f6 <__swsetup_r+0xb2>
 80107f4:	6962      	ldr	r2, [r4, #20]
 80107f6:	60a2      	str	r2, [r4, #8]
 80107f8:	e7f3      	b.n	80107e2 <__swsetup_r+0x9e>
 80107fa:	46c0      	nop			@ (mov r8, r8)
 80107fc:	20000b30 	.word	0x20000b30

08010800 <memmove>:
 8010800:	b510      	push	{r4, lr}
 8010802:	4288      	cmp	r0, r1
 8010804:	d902      	bls.n	801080c <memmove+0xc>
 8010806:	188b      	adds	r3, r1, r2
 8010808:	4298      	cmp	r0, r3
 801080a:	d308      	bcc.n	801081e <memmove+0x1e>
 801080c:	2300      	movs	r3, #0
 801080e:	429a      	cmp	r2, r3
 8010810:	d007      	beq.n	8010822 <memmove+0x22>
 8010812:	5ccc      	ldrb	r4, [r1, r3]
 8010814:	54c4      	strb	r4, [r0, r3]
 8010816:	3301      	adds	r3, #1
 8010818:	e7f9      	b.n	801080e <memmove+0xe>
 801081a:	5c8b      	ldrb	r3, [r1, r2]
 801081c:	5483      	strb	r3, [r0, r2]
 801081e:	3a01      	subs	r2, #1
 8010820:	d2fb      	bcs.n	801081a <memmove+0x1a>
 8010822:	bd10      	pop	{r4, pc}

08010824 <_sbrk_r>:
 8010824:	2300      	movs	r3, #0
 8010826:	b570      	push	{r4, r5, r6, lr}
 8010828:	4d06      	ldr	r5, [pc, #24]	@ (8010844 <_sbrk_r+0x20>)
 801082a:	0004      	movs	r4, r0
 801082c:	0008      	movs	r0, r1
 801082e:	602b      	str	r3, [r5, #0]
 8010830:	f7f6 ffc4 	bl	80077bc <_sbrk>
 8010834:	1c43      	adds	r3, r0, #1
 8010836:	d103      	bne.n	8010840 <_sbrk_r+0x1c>
 8010838:	682b      	ldr	r3, [r5, #0]
 801083a:	2b00      	cmp	r3, #0
 801083c:	d000      	beq.n	8010840 <_sbrk_r+0x1c>
 801083e:	6023      	str	r3, [r4, #0]
 8010840:	bd70      	pop	{r4, r5, r6, pc}
 8010842:	46c0      	nop			@ (mov r8, r8)
 8010844:	20001f58 	.word	0x20001f58

08010848 <memchr>:
 8010848:	b2c9      	uxtb	r1, r1
 801084a:	1882      	adds	r2, r0, r2
 801084c:	4290      	cmp	r0, r2
 801084e:	d101      	bne.n	8010854 <memchr+0xc>
 8010850:	2000      	movs	r0, #0
 8010852:	4770      	bx	lr
 8010854:	7803      	ldrb	r3, [r0, #0]
 8010856:	428b      	cmp	r3, r1
 8010858:	d0fb      	beq.n	8010852 <memchr+0xa>
 801085a:	3001      	adds	r0, #1
 801085c:	e7f6      	b.n	801084c <memchr+0x4>
	...

08010860 <__assert_func>:
 8010860:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8010862:	0014      	movs	r4, r2
 8010864:	001a      	movs	r2, r3
 8010866:	4b09      	ldr	r3, [pc, #36]	@ (801088c <__assert_func+0x2c>)
 8010868:	0005      	movs	r5, r0
 801086a:	681b      	ldr	r3, [r3, #0]
 801086c:	000e      	movs	r6, r1
 801086e:	68d8      	ldr	r0, [r3, #12]
 8010870:	4b07      	ldr	r3, [pc, #28]	@ (8010890 <__assert_func+0x30>)
 8010872:	2c00      	cmp	r4, #0
 8010874:	d101      	bne.n	801087a <__assert_func+0x1a>
 8010876:	4b07      	ldr	r3, [pc, #28]	@ (8010894 <__assert_func+0x34>)
 8010878:	001c      	movs	r4, r3
 801087a:	4907      	ldr	r1, [pc, #28]	@ (8010898 <__assert_func+0x38>)
 801087c:	9301      	str	r3, [sp, #4]
 801087e:	9402      	str	r4, [sp, #8]
 8010880:	002b      	movs	r3, r5
 8010882:	9600      	str	r6, [sp, #0]
 8010884:	f000 f872 	bl	801096c <fiprintf>
 8010888:	f000 f910 	bl	8010aac <abort>
 801088c:	20000b30 	.word	0x20000b30
 8010890:	08011c5e 	.word	0x08011c5e
 8010894:	08011c99 	.word	0x08011c99
 8010898:	08011c6b 	.word	0x08011c6b

0801089c <_calloc_r>:
 801089c:	b570      	push	{r4, r5, r6, lr}
 801089e:	0c0b      	lsrs	r3, r1, #16
 80108a0:	0c15      	lsrs	r5, r2, #16
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	d11e      	bne.n	80108e4 <_calloc_r+0x48>
 80108a6:	2d00      	cmp	r5, #0
 80108a8:	d10c      	bne.n	80108c4 <_calloc_r+0x28>
 80108aa:	b289      	uxth	r1, r1
 80108ac:	b294      	uxth	r4, r2
 80108ae:	434c      	muls	r4, r1
 80108b0:	0021      	movs	r1, r4
 80108b2:	f7fe fcc3 	bl	800f23c <_malloc_r>
 80108b6:	1e05      	subs	r5, r0, #0
 80108b8:	d01b      	beq.n	80108f2 <_calloc_r+0x56>
 80108ba:	0022      	movs	r2, r4
 80108bc:	2100      	movs	r1, #0
 80108be:	f7fe f853 	bl	800e968 <memset>
 80108c2:	e016      	b.n	80108f2 <_calloc_r+0x56>
 80108c4:	1c2b      	adds	r3, r5, #0
 80108c6:	1c0c      	adds	r4, r1, #0
 80108c8:	b289      	uxth	r1, r1
 80108ca:	b292      	uxth	r2, r2
 80108cc:	434a      	muls	r2, r1
 80108ce:	b29b      	uxth	r3, r3
 80108d0:	b2a1      	uxth	r1, r4
 80108d2:	4359      	muls	r1, r3
 80108d4:	0c14      	lsrs	r4, r2, #16
 80108d6:	190c      	adds	r4, r1, r4
 80108d8:	0c23      	lsrs	r3, r4, #16
 80108da:	d107      	bne.n	80108ec <_calloc_r+0x50>
 80108dc:	0424      	lsls	r4, r4, #16
 80108de:	b292      	uxth	r2, r2
 80108e0:	4314      	orrs	r4, r2
 80108e2:	e7e5      	b.n	80108b0 <_calloc_r+0x14>
 80108e4:	2d00      	cmp	r5, #0
 80108e6:	d101      	bne.n	80108ec <_calloc_r+0x50>
 80108e8:	1c14      	adds	r4, r2, #0
 80108ea:	e7ed      	b.n	80108c8 <_calloc_r+0x2c>
 80108ec:	230c      	movs	r3, #12
 80108ee:	2500      	movs	r5, #0
 80108f0:	6003      	str	r3, [r0, #0]
 80108f2:	0028      	movs	r0, r5
 80108f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080108f8 <malloc>:
 80108f8:	b510      	push	{r4, lr}
 80108fa:	4b03      	ldr	r3, [pc, #12]	@ (8010908 <malloc+0x10>)
 80108fc:	0001      	movs	r1, r0
 80108fe:	6818      	ldr	r0, [r3, #0]
 8010900:	f7fe fc9c 	bl	800f23c <_malloc_r>
 8010904:	bd10      	pop	{r4, pc}
 8010906:	46c0      	nop			@ (mov r8, r8)
 8010908:	20000b30 	.word	0x20000b30

0801090c <_realloc_r>:
 801090c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801090e:	0006      	movs	r6, r0
 8010910:	000c      	movs	r4, r1
 8010912:	0015      	movs	r5, r2
 8010914:	2900      	cmp	r1, #0
 8010916:	d105      	bne.n	8010924 <_realloc_r+0x18>
 8010918:	0011      	movs	r1, r2
 801091a:	f7fe fc8f 	bl	800f23c <_malloc_r>
 801091e:	0004      	movs	r4, r0
 8010920:	0020      	movs	r0, r4
 8010922:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010924:	2a00      	cmp	r2, #0
 8010926:	d103      	bne.n	8010930 <_realloc_r+0x24>
 8010928:	f7fe f8c2 	bl	800eab0 <_free_r>
 801092c:	002c      	movs	r4, r5
 801092e:	e7f7      	b.n	8010920 <_realloc_r+0x14>
 8010930:	f000 f8c3 	bl	8010aba <_malloc_usable_size_r>
 8010934:	0007      	movs	r7, r0
 8010936:	4285      	cmp	r5, r0
 8010938:	d802      	bhi.n	8010940 <_realloc_r+0x34>
 801093a:	0843      	lsrs	r3, r0, #1
 801093c:	42ab      	cmp	r3, r5
 801093e:	d3ef      	bcc.n	8010920 <_realloc_r+0x14>
 8010940:	0029      	movs	r1, r5
 8010942:	0030      	movs	r0, r6
 8010944:	f7fe fc7a 	bl	800f23c <_malloc_r>
 8010948:	9001      	str	r0, [sp, #4]
 801094a:	2800      	cmp	r0, #0
 801094c:	d101      	bne.n	8010952 <_realloc_r+0x46>
 801094e:	9c01      	ldr	r4, [sp, #4]
 8010950:	e7e6      	b.n	8010920 <_realloc_r+0x14>
 8010952:	002a      	movs	r2, r5
 8010954:	42bd      	cmp	r5, r7
 8010956:	d900      	bls.n	801095a <_realloc_r+0x4e>
 8010958:	003a      	movs	r2, r7
 801095a:	0021      	movs	r1, r4
 801095c:	9801      	ldr	r0, [sp, #4]
 801095e:	f7fe f898 	bl	800ea92 <memcpy>
 8010962:	0021      	movs	r1, r4
 8010964:	0030      	movs	r0, r6
 8010966:	f7fe f8a3 	bl	800eab0 <_free_r>
 801096a:	e7f0      	b.n	801094e <_realloc_r+0x42>

0801096c <fiprintf>:
 801096c:	b40e      	push	{r1, r2, r3}
 801096e:	b517      	push	{r0, r1, r2, r4, lr}
 8010970:	4c05      	ldr	r4, [pc, #20]	@ (8010988 <fiprintf+0x1c>)
 8010972:	ab05      	add	r3, sp, #20
 8010974:	cb04      	ldmia	r3!, {r2}
 8010976:	0001      	movs	r1, r0
 8010978:	6820      	ldr	r0, [r4, #0]
 801097a:	9301      	str	r3, [sp, #4]
 801097c:	f7ff fb56 	bl	801002c <_vfiprintf_r>
 8010980:	bc1e      	pop	{r1, r2, r3, r4}
 8010982:	bc08      	pop	{r3}
 8010984:	b003      	add	sp, #12
 8010986:	4718      	bx	r3
 8010988:	20000b30 	.word	0x20000b30

0801098c <__swhatbuf_r>:
 801098c:	b570      	push	{r4, r5, r6, lr}
 801098e:	000e      	movs	r6, r1
 8010990:	001d      	movs	r5, r3
 8010992:	230e      	movs	r3, #14
 8010994:	5ec9      	ldrsh	r1, [r1, r3]
 8010996:	0014      	movs	r4, r2
 8010998:	b096      	sub	sp, #88	@ 0x58
 801099a:	2900      	cmp	r1, #0
 801099c:	da0c      	bge.n	80109b8 <__swhatbuf_r+0x2c>
 801099e:	89b2      	ldrh	r2, [r6, #12]
 80109a0:	2380      	movs	r3, #128	@ 0x80
 80109a2:	0011      	movs	r1, r2
 80109a4:	4019      	ands	r1, r3
 80109a6:	421a      	tst	r2, r3
 80109a8:	d114      	bne.n	80109d4 <__swhatbuf_r+0x48>
 80109aa:	2380      	movs	r3, #128	@ 0x80
 80109ac:	00db      	lsls	r3, r3, #3
 80109ae:	2000      	movs	r0, #0
 80109b0:	6029      	str	r1, [r5, #0]
 80109b2:	6023      	str	r3, [r4, #0]
 80109b4:	b016      	add	sp, #88	@ 0x58
 80109b6:	bd70      	pop	{r4, r5, r6, pc}
 80109b8:	466a      	mov	r2, sp
 80109ba:	f000 f853 	bl	8010a64 <_fstat_r>
 80109be:	2800      	cmp	r0, #0
 80109c0:	dbed      	blt.n	801099e <__swhatbuf_r+0x12>
 80109c2:	23f0      	movs	r3, #240	@ 0xf0
 80109c4:	9901      	ldr	r1, [sp, #4]
 80109c6:	021b      	lsls	r3, r3, #8
 80109c8:	4019      	ands	r1, r3
 80109ca:	4b04      	ldr	r3, [pc, #16]	@ (80109dc <__swhatbuf_r+0x50>)
 80109cc:	18c9      	adds	r1, r1, r3
 80109ce:	424b      	negs	r3, r1
 80109d0:	4159      	adcs	r1, r3
 80109d2:	e7ea      	b.n	80109aa <__swhatbuf_r+0x1e>
 80109d4:	2100      	movs	r1, #0
 80109d6:	2340      	movs	r3, #64	@ 0x40
 80109d8:	e7e9      	b.n	80109ae <__swhatbuf_r+0x22>
 80109da:	46c0      	nop			@ (mov r8, r8)
 80109dc:	ffffe000 	.word	0xffffe000

080109e0 <__smakebuf_r>:
 80109e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80109e2:	2602      	movs	r6, #2
 80109e4:	898b      	ldrh	r3, [r1, #12]
 80109e6:	0005      	movs	r5, r0
 80109e8:	000c      	movs	r4, r1
 80109ea:	b085      	sub	sp, #20
 80109ec:	4233      	tst	r3, r6
 80109ee:	d007      	beq.n	8010a00 <__smakebuf_r+0x20>
 80109f0:	0023      	movs	r3, r4
 80109f2:	3347      	adds	r3, #71	@ 0x47
 80109f4:	6023      	str	r3, [r4, #0]
 80109f6:	6123      	str	r3, [r4, #16]
 80109f8:	2301      	movs	r3, #1
 80109fa:	6163      	str	r3, [r4, #20]
 80109fc:	b005      	add	sp, #20
 80109fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a00:	ab03      	add	r3, sp, #12
 8010a02:	aa02      	add	r2, sp, #8
 8010a04:	f7ff ffc2 	bl	801098c <__swhatbuf_r>
 8010a08:	9f02      	ldr	r7, [sp, #8]
 8010a0a:	9001      	str	r0, [sp, #4]
 8010a0c:	0039      	movs	r1, r7
 8010a0e:	0028      	movs	r0, r5
 8010a10:	f7fe fc14 	bl	800f23c <_malloc_r>
 8010a14:	2800      	cmp	r0, #0
 8010a16:	d108      	bne.n	8010a2a <__smakebuf_r+0x4a>
 8010a18:	220c      	movs	r2, #12
 8010a1a:	5ea3      	ldrsh	r3, [r4, r2]
 8010a1c:	059a      	lsls	r2, r3, #22
 8010a1e:	d4ed      	bmi.n	80109fc <__smakebuf_r+0x1c>
 8010a20:	2203      	movs	r2, #3
 8010a22:	4393      	bics	r3, r2
 8010a24:	431e      	orrs	r6, r3
 8010a26:	81a6      	strh	r6, [r4, #12]
 8010a28:	e7e2      	b.n	80109f0 <__smakebuf_r+0x10>
 8010a2a:	2380      	movs	r3, #128	@ 0x80
 8010a2c:	89a2      	ldrh	r2, [r4, #12]
 8010a2e:	6020      	str	r0, [r4, #0]
 8010a30:	4313      	orrs	r3, r2
 8010a32:	81a3      	strh	r3, [r4, #12]
 8010a34:	9b03      	ldr	r3, [sp, #12]
 8010a36:	6120      	str	r0, [r4, #16]
 8010a38:	6167      	str	r7, [r4, #20]
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d00c      	beq.n	8010a58 <__smakebuf_r+0x78>
 8010a3e:	0028      	movs	r0, r5
 8010a40:	230e      	movs	r3, #14
 8010a42:	5ee1      	ldrsh	r1, [r4, r3]
 8010a44:	f000 f820 	bl	8010a88 <_isatty_r>
 8010a48:	2800      	cmp	r0, #0
 8010a4a:	d005      	beq.n	8010a58 <__smakebuf_r+0x78>
 8010a4c:	2303      	movs	r3, #3
 8010a4e:	89a2      	ldrh	r2, [r4, #12]
 8010a50:	439a      	bics	r2, r3
 8010a52:	3b02      	subs	r3, #2
 8010a54:	4313      	orrs	r3, r2
 8010a56:	81a3      	strh	r3, [r4, #12]
 8010a58:	89a3      	ldrh	r3, [r4, #12]
 8010a5a:	9a01      	ldr	r2, [sp, #4]
 8010a5c:	4313      	orrs	r3, r2
 8010a5e:	81a3      	strh	r3, [r4, #12]
 8010a60:	e7cc      	b.n	80109fc <__smakebuf_r+0x1c>
	...

08010a64 <_fstat_r>:
 8010a64:	2300      	movs	r3, #0
 8010a66:	b570      	push	{r4, r5, r6, lr}
 8010a68:	4d06      	ldr	r5, [pc, #24]	@ (8010a84 <_fstat_r+0x20>)
 8010a6a:	0004      	movs	r4, r0
 8010a6c:	0008      	movs	r0, r1
 8010a6e:	0011      	movs	r1, r2
 8010a70:	602b      	str	r3, [r5, #0]
 8010a72:	f7f6 fe81 	bl	8007778 <_fstat>
 8010a76:	1c43      	adds	r3, r0, #1
 8010a78:	d103      	bne.n	8010a82 <_fstat_r+0x1e>
 8010a7a:	682b      	ldr	r3, [r5, #0]
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d000      	beq.n	8010a82 <_fstat_r+0x1e>
 8010a80:	6023      	str	r3, [r4, #0]
 8010a82:	bd70      	pop	{r4, r5, r6, pc}
 8010a84:	20001f58 	.word	0x20001f58

08010a88 <_isatty_r>:
 8010a88:	2300      	movs	r3, #0
 8010a8a:	b570      	push	{r4, r5, r6, lr}
 8010a8c:	4d06      	ldr	r5, [pc, #24]	@ (8010aa8 <_isatty_r+0x20>)
 8010a8e:	0004      	movs	r4, r0
 8010a90:	0008      	movs	r0, r1
 8010a92:	602b      	str	r3, [r5, #0]
 8010a94:	f7f6 fe7e 	bl	8007794 <_isatty>
 8010a98:	1c43      	adds	r3, r0, #1
 8010a9a:	d103      	bne.n	8010aa4 <_isatty_r+0x1c>
 8010a9c:	682b      	ldr	r3, [r5, #0]
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d000      	beq.n	8010aa4 <_isatty_r+0x1c>
 8010aa2:	6023      	str	r3, [r4, #0]
 8010aa4:	bd70      	pop	{r4, r5, r6, pc}
 8010aa6:	46c0      	nop			@ (mov r8, r8)
 8010aa8:	20001f58 	.word	0x20001f58

08010aac <abort>:
 8010aac:	2006      	movs	r0, #6
 8010aae:	b510      	push	{r4, lr}
 8010ab0:	f000 f834 	bl	8010b1c <raise>
 8010ab4:	2001      	movs	r0, #1
 8010ab6:	f7f6 fe0f 	bl	80076d8 <_exit>

08010aba <_malloc_usable_size_r>:
 8010aba:	1f0b      	subs	r3, r1, #4
 8010abc:	681b      	ldr	r3, [r3, #0]
 8010abe:	1f18      	subs	r0, r3, #4
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	da01      	bge.n	8010ac8 <_malloc_usable_size_r+0xe>
 8010ac4:	580b      	ldr	r3, [r1, r0]
 8010ac6:	18c0      	adds	r0, r0, r3
 8010ac8:	4770      	bx	lr

08010aca <_raise_r>:
 8010aca:	b570      	push	{r4, r5, r6, lr}
 8010acc:	0004      	movs	r4, r0
 8010ace:	000d      	movs	r5, r1
 8010ad0:	291f      	cmp	r1, #31
 8010ad2:	d904      	bls.n	8010ade <_raise_r+0x14>
 8010ad4:	2316      	movs	r3, #22
 8010ad6:	6003      	str	r3, [r0, #0]
 8010ad8:	2001      	movs	r0, #1
 8010ada:	4240      	negs	r0, r0
 8010adc:	bd70      	pop	{r4, r5, r6, pc}
 8010ade:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d004      	beq.n	8010aee <_raise_r+0x24>
 8010ae4:	008a      	lsls	r2, r1, #2
 8010ae6:	189b      	adds	r3, r3, r2
 8010ae8:	681a      	ldr	r2, [r3, #0]
 8010aea:	2a00      	cmp	r2, #0
 8010aec:	d108      	bne.n	8010b00 <_raise_r+0x36>
 8010aee:	0020      	movs	r0, r4
 8010af0:	f000 f830 	bl	8010b54 <_getpid_r>
 8010af4:	002a      	movs	r2, r5
 8010af6:	0001      	movs	r1, r0
 8010af8:	0020      	movs	r0, r4
 8010afa:	f000 f819 	bl	8010b30 <_kill_r>
 8010afe:	e7ed      	b.n	8010adc <_raise_r+0x12>
 8010b00:	2a01      	cmp	r2, #1
 8010b02:	d009      	beq.n	8010b18 <_raise_r+0x4e>
 8010b04:	1c51      	adds	r1, r2, #1
 8010b06:	d103      	bne.n	8010b10 <_raise_r+0x46>
 8010b08:	2316      	movs	r3, #22
 8010b0a:	6003      	str	r3, [r0, #0]
 8010b0c:	2001      	movs	r0, #1
 8010b0e:	e7e5      	b.n	8010adc <_raise_r+0x12>
 8010b10:	2100      	movs	r1, #0
 8010b12:	0028      	movs	r0, r5
 8010b14:	6019      	str	r1, [r3, #0]
 8010b16:	4790      	blx	r2
 8010b18:	2000      	movs	r0, #0
 8010b1a:	e7df      	b.n	8010adc <_raise_r+0x12>

08010b1c <raise>:
 8010b1c:	b510      	push	{r4, lr}
 8010b1e:	4b03      	ldr	r3, [pc, #12]	@ (8010b2c <raise+0x10>)
 8010b20:	0001      	movs	r1, r0
 8010b22:	6818      	ldr	r0, [r3, #0]
 8010b24:	f7ff ffd1 	bl	8010aca <_raise_r>
 8010b28:	bd10      	pop	{r4, pc}
 8010b2a:	46c0      	nop			@ (mov r8, r8)
 8010b2c:	20000b30 	.word	0x20000b30

08010b30 <_kill_r>:
 8010b30:	2300      	movs	r3, #0
 8010b32:	b570      	push	{r4, r5, r6, lr}
 8010b34:	4d06      	ldr	r5, [pc, #24]	@ (8010b50 <_kill_r+0x20>)
 8010b36:	0004      	movs	r4, r0
 8010b38:	0008      	movs	r0, r1
 8010b3a:	0011      	movs	r1, r2
 8010b3c:	602b      	str	r3, [r5, #0]
 8010b3e:	f7f6 fdbb 	bl	80076b8 <_kill>
 8010b42:	1c43      	adds	r3, r0, #1
 8010b44:	d103      	bne.n	8010b4e <_kill_r+0x1e>
 8010b46:	682b      	ldr	r3, [r5, #0]
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d000      	beq.n	8010b4e <_kill_r+0x1e>
 8010b4c:	6023      	str	r3, [r4, #0]
 8010b4e:	bd70      	pop	{r4, r5, r6, pc}
 8010b50:	20001f58 	.word	0x20001f58

08010b54 <_getpid_r>:
 8010b54:	b510      	push	{r4, lr}
 8010b56:	f7f6 fda9 	bl	80076ac <_getpid>
 8010b5a:	bd10      	pop	{r4, pc}

08010b5c <fmod>:
 8010b5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010b5e:	0014      	movs	r4, r2
 8010b60:	001d      	movs	r5, r3
 8010b62:	9000      	str	r0, [sp, #0]
 8010b64:	9101      	str	r1, [sp, #4]
 8010b66:	f000 f92d 	bl	8010dc4 <__ieee754_fmod>
 8010b6a:	0022      	movs	r2, r4
 8010b6c:	0006      	movs	r6, r0
 8010b6e:	000f      	movs	r7, r1
 8010b70:	9800      	ldr	r0, [sp, #0]
 8010b72:	9901      	ldr	r1, [sp, #4]
 8010b74:	002b      	movs	r3, r5
 8010b76:	f7f2 fd9d 	bl	80036b4 <__aeabi_dcmpun>
 8010b7a:	2800      	cmp	r0, #0
 8010b7c:	d113      	bne.n	8010ba6 <fmod+0x4a>
 8010b7e:	2200      	movs	r2, #0
 8010b80:	2300      	movs	r3, #0
 8010b82:	0020      	movs	r0, r4
 8010b84:	0029      	movs	r1, r5
 8010b86:	f7ef fc69 	bl	800045c <__aeabi_dcmpeq>
 8010b8a:	2800      	cmp	r0, #0
 8010b8c:	d00b      	beq.n	8010ba6 <fmod+0x4a>
 8010b8e:	f7fd ff53 	bl	800ea38 <__errno>
 8010b92:	2321      	movs	r3, #33	@ 0x21
 8010b94:	2200      	movs	r2, #0
 8010b96:	6003      	str	r3, [r0, #0]
 8010b98:	2300      	movs	r3, #0
 8010b9a:	0010      	movs	r0, r2
 8010b9c:	0019      	movs	r1, r3
 8010b9e:	f7f1 fa5f 	bl	8002060 <__aeabi_ddiv>
 8010ba2:	0006      	movs	r6, r0
 8010ba4:	000f      	movs	r7, r1
 8010ba6:	0030      	movs	r0, r6
 8010ba8:	0039      	movs	r1, r7
 8010baa:	b003      	add	sp, #12
 8010bac:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010bae <sqrt>:
 8010bae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010bb0:	0004      	movs	r4, r0
 8010bb2:	000d      	movs	r5, r1
 8010bb4:	f000 f822 	bl	8010bfc <__ieee754_sqrt>
 8010bb8:	0022      	movs	r2, r4
 8010bba:	0006      	movs	r6, r0
 8010bbc:	000f      	movs	r7, r1
 8010bbe:	002b      	movs	r3, r5
 8010bc0:	0020      	movs	r0, r4
 8010bc2:	0029      	movs	r1, r5
 8010bc4:	f7f2 fd76 	bl	80036b4 <__aeabi_dcmpun>
 8010bc8:	2800      	cmp	r0, #0
 8010bca:	d113      	bne.n	8010bf4 <sqrt+0x46>
 8010bcc:	2200      	movs	r2, #0
 8010bce:	2300      	movs	r3, #0
 8010bd0:	0020      	movs	r0, r4
 8010bd2:	0029      	movs	r1, r5
 8010bd4:	f7ef fc48 	bl	8000468 <__aeabi_dcmplt>
 8010bd8:	2800      	cmp	r0, #0
 8010bda:	d00b      	beq.n	8010bf4 <sqrt+0x46>
 8010bdc:	f7fd ff2c 	bl	800ea38 <__errno>
 8010be0:	2321      	movs	r3, #33	@ 0x21
 8010be2:	2200      	movs	r2, #0
 8010be4:	6003      	str	r3, [r0, #0]
 8010be6:	2300      	movs	r3, #0
 8010be8:	0010      	movs	r0, r2
 8010bea:	0019      	movs	r1, r3
 8010bec:	f7f1 fa38 	bl	8002060 <__aeabi_ddiv>
 8010bf0:	0006      	movs	r6, r0
 8010bf2:	000f      	movs	r7, r1
 8010bf4:	0030      	movs	r0, r6
 8010bf6:	0039      	movs	r1, r7
 8010bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010bfc <__ieee754_sqrt>:
 8010bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010bfe:	000a      	movs	r2, r1
 8010c00:	000d      	movs	r5, r1
 8010c02:	496b      	ldr	r1, [pc, #428]	@ (8010db0 <__ieee754_sqrt+0x1b4>)
 8010c04:	0004      	movs	r4, r0
 8010c06:	0003      	movs	r3, r0
 8010c08:	0008      	movs	r0, r1
 8010c0a:	b087      	sub	sp, #28
 8010c0c:	4028      	ands	r0, r5
 8010c0e:	4288      	cmp	r0, r1
 8010c10:	d111      	bne.n	8010c36 <__ieee754_sqrt+0x3a>
 8010c12:	0022      	movs	r2, r4
 8010c14:	002b      	movs	r3, r5
 8010c16:	0020      	movs	r0, r4
 8010c18:	0029      	movs	r1, r5
 8010c1a:	f7f1 fe5b 	bl	80028d4 <__aeabi_dmul>
 8010c1e:	0002      	movs	r2, r0
 8010c20:	000b      	movs	r3, r1
 8010c22:	0020      	movs	r0, r4
 8010c24:	0029      	movs	r1, r5
 8010c26:	f7f0 fe55 	bl	80018d4 <__aeabi_dadd>
 8010c2a:	0004      	movs	r4, r0
 8010c2c:	000d      	movs	r5, r1
 8010c2e:	0020      	movs	r0, r4
 8010c30:	0029      	movs	r1, r5
 8010c32:	b007      	add	sp, #28
 8010c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010c36:	2d00      	cmp	r5, #0
 8010c38:	dc11      	bgt.n	8010c5e <__ieee754_sqrt+0x62>
 8010c3a:	0069      	lsls	r1, r5, #1
 8010c3c:	0849      	lsrs	r1, r1, #1
 8010c3e:	4321      	orrs	r1, r4
 8010c40:	d0f5      	beq.n	8010c2e <__ieee754_sqrt+0x32>
 8010c42:	2000      	movs	r0, #0
 8010c44:	4285      	cmp	r5, r0
 8010c46:	d010      	beq.n	8010c6a <__ieee754_sqrt+0x6e>
 8010c48:	0022      	movs	r2, r4
 8010c4a:	002b      	movs	r3, r5
 8010c4c:	0020      	movs	r0, r4
 8010c4e:	0029      	movs	r1, r5
 8010c50:	f7f2 f926 	bl	8002ea0 <__aeabi_dsub>
 8010c54:	0002      	movs	r2, r0
 8010c56:	000b      	movs	r3, r1
 8010c58:	f7f1 fa02 	bl	8002060 <__aeabi_ddiv>
 8010c5c:	e7e5      	b.n	8010c2a <__ieee754_sqrt+0x2e>
 8010c5e:	1528      	asrs	r0, r5, #20
 8010c60:	d115      	bne.n	8010c8e <__ieee754_sqrt+0x92>
 8010c62:	2480      	movs	r4, #128	@ 0x80
 8010c64:	2100      	movs	r1, #0
 8010c66:	0364      	lsls	r4, r4, #13
 8010c68:	e007      	b.n	8010c7a <__ieee754_sqrt+0x7e>
 8010c6a:	0ada      	lsrs	r2, r3, #11
 8010c6c:	3815      	subs	r0, #21
 8010c6e:	055b      	lsls	r3, r3, #21
 8010c70:	2a00      	cmp	r2, #0
 8010c72:	d0fa      	beq.n	8010c6a <__ieee754_sqrt+0x6e>
 8010c74:	e7f5      	b.n	8010c62 <__ieee754_sqrt+0x66>
 8010c76:	0052      	lsls	r2, r2, #1
 8010c78:	3101      	adds	r1, #1
 8010c7a:	4222      	tst	r2, r4
 8010c7c:	d0fb      	beq.n	8010c76 <__ieee754_sqrt+0x7a>
 8010c7e:	1e4c      	subs	r4, r1, #1
 8010c80:	1b00      	subs	r0, r0, r4
 8010c82:	2420      	movs	r4, #32
 8010c84:	001d      	movs	r5, r3
 8010c86:	1a64      	subs	r4, r4, r1
 8010c88:	40e5      	lsrs	r5, r4
 8010c8a:	408b      	lsls	r3, r1
 8010c8c:	432a      	orrs	r2, r5
 8010c8e:	4949      	ldr	r1, [pc, #292]	@ (8010db4 <__ieee754_sqrt+0x1b8>)
 8010c90:	0312      	lsls	r2, r2, #12
 8010c92:	1844      	adds	r4, r0, r1
 8010c94:	2180      	movs	r1, #128	@ 0x80
 8010c96:	0b12      	lsrs	r2, r2, #12
 8010c98:	0349      	lsls	r1, r1, #13
 8010c9a:	4311      	orrs	r1, r2
 8010c9c:	07c0      	lsls	r0, r0, #31
 8010c9e:	d403      	bmi.n	8010ca8 <__ieee754_sqrt+0xac>
 8010ca0:	0fda      	lsrs	r2, r3, #31
 8010ca2:	0049      	lsls	r1, r1, #1
 8010ca4:	1851      	adds	r1, r2, r1
 8010ca6:	005b      	lsls	r3, r3, #1
 8010ca8:	2500      	movs	r5, #0
 8010caa:	1062      	asrs	r2, r4, #1
 8010cac:	0049      	lsls	r1, r1, #1
 8010cae:	2480      	movs	r4, #128	@ 0x80
 8010cb0:	9205      	str	r2, [sp, #20]
 8010cb2:	0fda      	lsrs	r2, r3, #31
 8010cb4:	1852      	adds	r2, r2, r1
 8010cb6:	2016      	movs	r0, #22
 8010cb8:	0029      	movs	r1, r5
 8010cba:	005b      	lsls	r3, r3, #1
 8010cbc:	03a4      	lsls	r4, r4, #14
 8010cbe:	190e      	adds	r6, r1, r4
 8010cc0:	4296      	cmp	r6, r2
 8010cc2:	dc02      	bgt.n	8010cca <__ieee754_sqrt+0xce>
 8010cc4:	1931      	adds	r1, r6, r4
 8010cc6:	1b92      	subs	r2, r2, r6
 8010cc8:	192d      	adds	r5, r5, r4
 8010cca:	0fde      	lsrs	r6, r3, #31
 8010ccc:	0052      	lsls	r2, r2, #1
 8010cce:	3801      	subs	r0, #1
 8010cd0:	1992      	adds	r2, r2, r6
 8010cd2:	005b      	lsls	r3, r3, #1
 8010cd4:	0864      	lsrs	r4, r4, #1
 8010cd6:	2800      	cmp	r0, #0
 8010cd8:	d1f1      	bne.n	8010cbe <__ieee754_sqrt+0xc2>
 8010cda:	2620      	movs	r6, #32
 8010cdc:	2780      	movs	r7, #128	@ 0x80
 8010cde:	0004      	movs	r4, r0
 8010ce0:	9604      	str	r6, [sp, #16]
 8010ce2:	063f      	lsls	r7, r7, #24
 8010ce4:	183e      	adds	r6, r7, r0
 8010ce6:	46b4      	mov	ip, r6
 8010ce8:	428a      	cmp	r2, r1
 8010cea:	dc02      	bgt.n	8010cf2 <__ieee754_sqrt+0xf6>
 8010cec:	d114      	bne.n	8010d18 <__ieee754_sqrt+0x11c>
 8010cee:	429e      	cmp	r6, r3
 8010cf0:	d812      	bhi.n	8010d18 <__ieee754_sqrt+0x11c>
 8010cf2:	4660      	mov	r0, ip
 8010cf4:	4666      	mov	r6, ip
 8010cf6:	19c0      	adds	r0, r0, r7
 8010cf8:	9100      	str	r1, [sp, #0]
 8010cfa:	2e00      	cmp	r6, #0
 8010cfc:	da03      	bge.n	8010d06 <__ieee754_sqrt+0x10a>
 8010cfe:	43c6      	mvns	r6, r0
 8010d00:	0ff6      	lsrs	r6, r6, #31
 8010d02:	198e      	adds	r6, r1, r6
 8010d04:	9600      	str	r6, [sp, #0]
 8010d06:	1a52      	subs	r2, r2, r1
 8010d08:	4563      	cmp	r3, ip
 8010d0a:	4189      	sbcs	r1, r1
 8010d0c:	4249      	negs	r1, r1
 8010d0e:	1a52      	subs	r2, r2, r1
 8010d10:	4661      	mov	r1, ip
 8010d12:	1a5b      	subs	r3, r3, r1
 8010d14:	9900      	ldr	r1, [sp, #0]
 8010d16:	19e4      	adds	r4, r4, r7
 8010d18:	0fde      	lsrs	r6, r3, #31
 8010d1a:	0052      	lsls	r2, r2, #1
 8010d1c:	1992      	adds	r2, r2, r6
 8010d1e:	9e04      	ldr	r6, [sp, #16]
 8010d20:	005b      	lsls	r3, r3, #1
 8010d22:	3e01      	subs	r6, #1
 8010d24:	087f      	lsrs	r7, r7, #1
 8010d26:	9604      	str	r6, [sp, #16]
 8010d28:	2e00      	cmp	r6, #0
 8010d2a:	d1db      	bne.n	8010ce4 <__ieee754_sqrt+0xe8>
 8010d2c:	431a      	orrs	r2, r3
 8010d2e:	d01f      	beq.n	8010d70 <__ieee754_sqrt+0x174>
 8010d30:	4e21      	ldr	r6, [pc, #132]	@ (8010db8 <__ieee754_sqrt+0x1bc>)
 8010d32:	4f22      	ldr	r7, [pc, #136]	@ (8010dbc <__ieee754_sqrt+0x1c0>)
 8010d34:	6830      	ldr	r0, [r6, #0]
 8010d36:	6871      	ldr	r1, [r6, #4]
 8010d38:	683a      	ldr	r2, [r7, #0]
 8010d3a:	687b      	ldr	r3, [r7, #4]
 8010d3c:	9200      	str	r2, [sp, #0]
 8010d3e:	9301      	str	r3, [sp, #4]
 8010d40:	6832      	ldr	r2, [r6, #0]
 8010d42:	6873      	ldr	r3, [r6, #4]
 8010d44:	9202      	str	r2, [sp, #8]
 8010d46:	9303      	str	r3, [sp, #12]
 8010d48:	9a00      	ldr	r2, [sp, #0]
 8010d4a:	9b01      	ldr	r3, [sp, #4]
 8010d4c:	f7f2 f8a8 	bl	8002ea0 <__aeabi_dsub>
 8010d50:	0002      	movs	r2, r0
 8010d52:	000b      	movs	r3, r1
 8010d54:	9802      	ldr	r0, [sp, #8]
 8010d56:	9903      	ldr	r1, [sp, #12]
 8010d58:	f7ef fb90 	bl	800047c <__aeabi_dcmple>
 8010d5c:	2800      	cmp	r0, #0
 8010d5e:	d007      	beq.n	8010d70 <__ieee754_sqrt+0x174>
 8010d60:	6830      	ldr	r0, [r6, #0]
 8010d62:	6871      	ldr	r1, [r6, #4]
 8010d64:	683a      	ldr	r2, [r7, #0]
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	1c67      	adds	r7, r4, #1
 8010d6a:	d10c      	bne.n	8010d86 <__ieee754_sqrt+0x18a>
 8010d6c:	9c04      	ldr	r4, [sp, #16]
 8010d6e:	3501      	adds	r5, #1
 8010d70:	4a13      	ldr	r2, [pc, #76]	@ (8010dc0 <__ieee754_sqrt+0x1c4>)
 8010d72:	106b      	asrs	r3, r5, #1
 8010d74:	189b      	adds	r3, r3, r2
 8010d76:	9a05      	ldr	r2, [sp, #20]
 8010d78:	07ed      	lsls	r5, r5, #31
 8010d7a:	0864      	lsrs	r4, r4, #1
 8010d7c:	0512      	lsls	r2, r2, #20
 8010d7e:	4325      	orrs	r5, r4
 8010d80:	0028      	movs	r0, r5
 8010d82:	18d1      	adds	r1, r2, r3
 8010d84:	e751      	b.n	8010c2a <__ieee754_sqrt+0x2e>
 8010d86:	f7f0 fda5 	bl	80018d4 <__aeabi_dadd>
 8010d8a:	6877      	ldr	r7, [r6, #4]
 8010d8c:	6836      	ldr	r6, [r6, #0]
 8010d8e:	0002      	movs	r2, r0
 8010d90:	000b      	movs	r3, r1
 8010d92:	0030      	movs	r0, r6
 8010d94:	0039      	movs	r1, r7
 8010d96:	f7ef fb67 	bl	8000468 <__aeabi_dcmplt>
 8010d9a:	2800      	cmp	r0, #0
 8010d9c:	d004      	beq.n	8010da8 <__ieee754_sqrt+0x1ac>
 8010d9e:	3402      	adds	r4, #2
 8010da0:	4263      	negs	r3, r4
 8010da2:	4163      	adcs	r3, r4
 8010da4:	18ed      	adds	r5, r5, r3
 8010da6:	e7e3      	b.n	8010d70 <__ieee754_sqrt+0x174>
 8010da8:	2301      	movs	r3, #1
 8010daa:	3401      	adds	r4, #1
 8010dac:	439c      	bics	r4, r3
 8010dae:	e7df      	b.n	8010d70 <__ieee754_sqrt+0x174>
 8010db0:	7ff00000 	.word	0x7ff00000
 8010db4:	fffffc01 	.word	0xfffffc01
 8010db8:	08011ef8 	.word	0x08011ef8
 8010dbc:	08011ef0 	.word	0x08011ef0
 8010dc0:	3fe00000 	.word	0x3fe00000

08010dc4 <__ieee754_fmod>:
 8010dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010dc6:	b087      	sub	sp, #28
 8010dc8:	9200      	str	r2, [sp, #0]
 8010dca:	9301      	str	r3, [sp, #4]
 8010dcc:	9b01      	ldr	r3, [sp, #4]
 8010dce:	9e00      	ldr	r6, [sp, #0]
 8010dd0:	005c      	lsls	r4, r3, #1
 8010dd2:	0863      	lsrs	r3, r4, #1
 8010dd4:	001c      	movs	r4, r3
 8010dd6:	469c      	mov	ip, r3
 8010dd8:	9604      	str	r6, [sp, #16]
 8010dda:	4334      	orrs	r4, r6
 8010ddc:	d00d      	beq.n	8010dfa <__ieee754_fmod+0x36>
 8010dde:	4d7b      	ldr	r5, [pc, #492]	@ (8010fcc <__ieee754_fmod+0x208>)
 8010de0:	004c      	lsls	r4, r1, #1
 8010de2:	9105      	str	r1, [sp, #20]
 8010de4:	0864      	lsrs	r4, r4, #1
 8010de6:	42ac      	cmp	r4, r5
 8010de8:	d807      	bhi.n	8010dfa <__ieee754_fmod+0x36>
 8010dea:	4663      	mov	r3, ip
 8010dec:	4275      	negs	r5, r6
 8010dee:	4335      	orrs	r5, r6
 8010df0:	0fed      	lsrs	r5, r5, #31
 8010df2:	431d      	orrs	r5, r3
 8010df4:	4b76      	ldr	r3, [pc, #472]	@ (8010fd0 <__ieee754_fmod+0x20c>)
 8010df6:	429d      	cmp	r5, r3
 8010df8:	d909      	bls.n	8010e0e <__ieee754_fmod+0x4a>
 8010dfa:	9a00      	ldr	r2, [sp, #0]
 8010dfc:	9b01      	ldr	r3, [sp, #4]
 8010dfe:	f7f1 fd69 	bl	80028d4 <__aeabi_dmul>
 8010e02:	0002      	movs	r2, r0
 8010e04:	000b      	movs	r3, r1
 8010e06:	f7f1 f92b 	bl	8002060 <__aeabi_ddiv>
 8010e0a:	b007      	add	sp, #28
 8010e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e0e:	9b05      	ldr	r3, [sp, #20]
 8010e10:	0007      	movs	r7, r0
 8010e12:	0fdb      	lsrs	r3, r3, #31
 8010e14:	07db      	lsls	r3, r3, #31
 8010e16:	0005      	movs	r5, r0
 8010e18:	9303      	str	r3, [sp, #12]
 8010e1a:	4564      	cmp	r4, ip
 8010e1c:	dc0a      	bgt.n	8010e34 <__ieee754_fmod+0x70>
 8010e1e:	dbf4      	blt.n	8010e0a <__ieee754_fmod+0x46>
 8010e20:	4286      	cmp	r6, r0
 8010e22:	d8f2      	bhi.n	8010e0a <__ieee754_fmod+0x46>
 8010e24:	d106      	bne.n	8010e34 <__ieee754_fmod+0x70>
 8010e26:	9a03      	ldr	r2, [sp, #12]
 8010e28:	4b6a      	ldr	r3, [pc, #424]	@ (8010fd4 <__ieee754_fmod+0x210>)
 8010e2a:	0f12      	lsrs	r2, r2, #28
 8010e2c:	189b      	adds	r3, r3, r2
 8010e2e:	6818      	ldr	r0, [r3, #0]
 8010e30:	6859      	ldr	r1, [r3, #4]
 8010e32:	e7ea      	b.n	8010e0a <__ieee754_fmod+0x46>
 8010e34:	9b05      	ldr	r3, [sp, #20]
 8010e36:	4a66      	ldr	r2, [pc, #408]	@ (8010fd0 <__ieee754_fmod+0x20c>)
 8010e38:	4213      	tst	r3, r2
 8010e3a:	d14e      	bne.n	8010eda <__ieee754_fmod+0x116>
 8010e3c:	2c00      	cmp	r4, #0
 8010e3e:	d145      	bne.n	8010ecc <__ieee754_fmod+0x108>
 8010e40:	0039      	movs	r1, r7
 8010e42:	4865      	ldr	r0, [pc, #404]	@ (8010fd8 <__ieee754_fmod+0x214>)
 8010e44:	2900      	cmp	r1, #0
 8010e46:	dc3e      	bgt.n	8010ec6 <__ieee754_fmod+0x102>
 8010e48:	4b61      	ldr	r3, [pc, #388]	@ (8010fd0 <__ieee754_fmod+0x20c>)
 8010e4a:	9a01      	ldr	r2, [sp, #4]
 8010e4c:	4213      	tst	r3, r2
 8010e4e:	d152      	bne.n	8010ef6 <__ieee754_fmod+0x132>
 8010e50:	4663      	mov	r3, ip
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d148      	bne.n	8010ee8 <__ieee754_fmod+0x124>
 8010e56:	4960      	ldr	r1, [pc, #384]	@ (8010fd8 <__ieee754_fmod+0x214>)
 8010e58:	2e00      	cmp	r6, #0
 8010e5a:	dc42      	bgt.n	8010ee2 <__ieee754_fmod+0x11e>
 8010e5c:	4e5f      	ldr	r6, [pc, #380]	@ (8010fdc <__ieee754_fmod+0x218>)
 8010e5e:	42b0      	cmp	r0, r6
 8010e60:	db4e      	blt.n	8010f00 <__ieee754_fmod+0x13c>
 8010e62:	2480      	movs	r4, #128	@ 0x80
 8010e64:	9b05      	ldr	r3, [sp, #20]
 8010e66:	0364      	lsls	r4, r4, #13
 8010e68:	031f      	lsls	r7, r3, #12
 8010e6a:	0b3f      	lsrs	r7, r7, #12
 8010e6c:	433c      	orrs	r4, r7
 8010e6e:	42b1      	cmp	r1, r6
 8010e70:	db5a      	blt.n	8010f28 <__ieee754_fmod+0x164>
 8010e72:	2280      	movs	r2, #128	@ 0x80
 8010e74:	9b01      	ldr	r3, [sp, #4]
 8010e76:	0352      	lsls	r2, r2, #13
 8010e78:	031b      	lsls	r3, r3, #12
 8010e7a:	0b1b      	lsrs	r3, r3, #12
 8010e7c:	431a      	orrs	r2, r3
 8010e7e:	4694      	mov	ip, r2
 8010e80:	1a40      	subs	r0, r0, r1
 8010e82:	4663      	mov	r3, ip
 8010e84:	9a04      	ldr	r2, [sp, #16]
 8010e86:	1ae3      	subs	r3, r4, r3
 8010e88:	1aaa      	subs	r2, r5, r2
 8010e8a:	2800      	cmp	r0, #0
 8010e8c:	d166      	bne.n	8010f5c <__ieee754_fmod+0x198>
 8010e8e:	9804      	ldr	r0, [sp, #16]
 8010e90:	4285      	cmp	r5, r0
 8010e92:	4180      	sbcs	r0, r0
 8010e94:	4240      	negs	r0, r0
 8010e96:	1a1b      	subs	r3, r3, r0
 8010e98:	d501      	bpl.n	8010e9e <__ieee754_fmod+0xda>
 8010e9a:	002a      	movs	r2, r5
 8010e9c:	0023      	movs	r3, r4
 8010e9e:	0018      	movs	r0, r3
 8010ea0:	4310      	orrs	r0, r2
 8010ea2:	d0c0      	beq.n	8010e26 <__ieee754_fmod+0x62>
 8010ea4:	2080      	movs	r0, #128	@ 0x80
 8010ea6:	0340      	lsls	r0, r0, #13
 8010ea8:	4283      	cmp	r3, r0
 8010eaa:	db6c      	blt.n	8010f86 <__ieee754_fmod+0x1c2>
 8010eac:	42b1      	cmp	r1, r6
 8010eae:	db70      	blt.n	8010f92 <__ieee754_fmod+0x1ce>
 8010eb0:	484b      	ldr	r0, [pc, #300]	@ (8010fe0 <__ieee754_fmod+0x21c>)
 8010eb2:	181b      	adds	r3, r3, r0
 8010eb4:	9803      	ldr	r0, [sp, #12]
 8010eb6:	4303      	orrs	r3, r0
 8010eb8:	484a      	ldr	r0, [pc, #296]	@ (8010fe4 <__ieee754_fmod+0x220>)
 8010eba:	1809      	adds	r1, r1, r0
 8010ebc:	050c      	lsls	r4, r1, #20
 8010ebe:	4323      	orrs	r3, r4
 8010ec0:	0019      	movs	r1, r3
 8010ec2:	0010      	movs	r0, r2
 8010ec4:	e7a1      	b.n	8010e0a <__ieee754_fmod+0x46>
 8010ec6:	3801      	subs	r0, #1
 8010ec8:	0049      	lsls	r1, r1, #1
 8010eca:	e7bb      	b.n	8010e44 <__ieee754_fmod+0x80>
 8010ecc:	4843      	ldr	r0, [pc, #268]	@ (8010fdc <__ieee754_fmod+0x218>)
 8010ece:	02e1      	lsls	r1, r4, #11
 8010ed0:	2900      	cmp	r1, #0
 8010ed2:	ddb9      	ble.n	8010e48 <__ieee754_fmod+0x84>
 8010ed4:	3801      	subs	r0, #1
 8010ed6:	0049      	lsls	r1, r1, #1
 8010ed8:	e7fa      	b.n	8010ed0 <__ieee754_fmod+0x10c>
 8010eda:	4b43      	ldr	r3, [pc, #268]	@ (8010fe8 <__ieee754_fmod+0x224>)
 8010edc:	1520      	asrs	r0, r4, #20
 8010ede:	18c0      	adds	r0, r0, r3
 8010ee0:	e7b2      	b.n	8010e48 <__ieee754_fmod+0x84>
 8010ee2:	3901      	subs	r1, #1
 8010ee4:	0076      	lsls	r6, r6, #1
 8010ee6:	e7b7      	b.n	8010e58 <__ieee754_fmod+0x94>
 8010ee8:	493c      	ldr	r1, [pc, #240]	@ (8010fdc <__ieee754_fmod+0x218>)
 8010eea:	02de      	lsls	r6, r3, #11
 8010eec:	2e00      	cmp	r6, #0
 8010eee:	ddb5      	ble.n	8010e5c <__ieee754_fmod+0x98>
 8010ef0:	3901      	subs	r1, #1
 8010ef2:	0076      	lsls	r6, r6, #1
 8010ef4:	e7fa      	b.n	8010eec <__ieee754_fmod+0x128>
 8010ef6:	4663      	mov	r3, ip
 8010ef8:	1519      	asrs	r1, r3, #20
 8010efa:	4b3b      	ldr	r3, [pc, #236]	@ (8010fe8 <__ieee754_fmod+0x224>)
 8010efc:	18c9      	adds	r1, r1, r3
 8010efe:	e7ad      	b.n	8010e5c <__ieee754_fmod+0x98>
 8010f00:	1a35      	subs	r5, r6, r0
 8010f02:	2d1f      	cmp	r5, #31
 8010f04:	dc0a      	bgt.n	8010f1c <__ieee754_fmod+0x158>
 8010f06:	40ac      	lsls	r4, r5
 8010f08:	4b38      	ldr	r3, [pc, #224]	@ (8010fec <__ieee754_fmod+0x228>)
 8010f0a:	0022      	movs	r2, r4
 8010f0c:	18c4      	adds	r4, r0, r3
 8010f0e:	003b      	movs	r3, r7
 8010f10:	40e3      	lsrs	r3, r4
 8010f12:	40af      	lsls	r7, r5
 8010f14:	001c      	movs	r4, r3
 8010f16:	003d      	movs	r5, r7
 8010f18:	4314      	orrs	r4, r2
 8010f1a:	e7a8      	b.n	8010e6e <__ieee754_fmod+0xaa>
 8010f1c:	4c34      	ldr	r4, [pc, #208]	@ (8010ff0 <__ieee754_fmod+0x22c>)
 8010f1e:	2500      	movs	r5, #0
 8010f20:	1a24      	subs	r4, r4, r0
 8010f22:	40a7      	lsls	r7, r4
 8010f24:	003c      	movs	r4, r7
 8010f26:	e7a2      	b.n	8010e6e <__ieee754_fmod+0xaa>
 8010f28:	1a77      	subs	r7, r6, r1
 8010f2a:	2f1f      	cmp	r7, #31
 8010f2c:	dc0f      	bgt.n	8010f4e <__ieee754_fmod+0x18a>
 8010f2e:	4663      	mov	r3, ip
 8010f30:	4a2e      	ldr	r2, [pc, #184]	@ (8010fec <__ieee754_fmod+0x228>)
 8010f32:	40bb      	lsls	r3, r7
 8010f34:	4694      	mov	ip, r2
 8010f36:	448c      	add	ip, r1
 8010f38:	9304      	str	r3, [sp, #16]
 8010f3a:	4663      	mov	r3, ip
 8010f3c:	9a00      	ldr	r2, [sp, #0]
 8010f3e:	40da      	lsrs	r2, r3
 8010f40:	9b04      	ldr	r3, [sp, #16]
 8010f42:	431a      	orrs	r2, r3
 8010f44:	9b00      	ldr	r3, [sp, #0]
 8010f46:	4694      	mov	ip, r2
 8010f48:	40bb      	lsls	r3, r7
 8010f4a:	9304      	str	r3, [sp, #16]
 8010f4c:	e798      	b.n	8010e80 <__ieee754_fmod+0xbc>
 8010f4e:	4b28      	ldr	r3, [pc, #160]	@ (8010ff0 <__ieee754_fmod+0x22c>)
 8010f50:	9a00      	ldr	r2, [sp, #0]
 8010f52:	1a5b      	subs	r3, r3, r1
 8010f54:	409a      	lsls	r2, r3
 8010f56:	2300      	movs	r3, #0
 8010f58:	4694      	mov	ip, r2
 8010f5a:	e7f6      	b.n	8010f4a <__ieee754_fmod+0x186>
 8010f5c:	9f04      	ldr	r7, [sp, #16]
 8010f5e:	42bd      	cmp	r5, r7
 8010f60:	41bf      	sbcs	r7, r7
 8010f62:	427f      	negs	r7, r7
 8010f64:	1bdb      	subs	r3, r3, r7
 8010f66:	d505      	bpl.n	8010f74 <__ieee754_fmod+0x1b0>
 8010f68:	0feb      	lsrs	r3, r5, #31
 8010f6a:	0064      	lsls	r4, r4, #1
 8010f6c:	18e4      	adds	r4, r4, r3
 8010f6e:	006d      	lsls	r5, r5, #1
 8010f70:	3801      	subs	r0, #1
 8010f72:	e786      	b.n	8010e82 <__ieee754_fmod+0xbe>
 8010f74:	001c      	movs	r4, r3
 8010f76:	4314      	orrs	r4, r2
 8010f78:	d100      	bne.n	8010f7c <__ieee754_fmod+0x1b8>
 8010f7a:	e754      	b.n	8010e26 <__ieee754_fmod+0x62>
 8010f7c:	005b      	lsls	r3, r3, #1
 8010f7e:	0fd4      	lsrs	r4, r2, #31
 8010f80:	191c      	adds	r4, r3, r4
 8010f82:	0055      	lsls	r5, r2, #1
 8010f84:	e7f4      	b.n	8010f70 <__ieee754_fmod+0x1ac>
 8010f86:	0fd4      	lsrs	r4, r2, #31
 8010f88:	005b      	lsls	r3, r3, #1
 8010f8a:	191b      	adds	r3, r3, r4
 8010f8c:	0052      	lsls	r2, r2, #1
 8010f8e:	3901      	subs	r1, #1
 8010f90:	e78a      	b.n	8010ea8 <__ieee754_fmod+0xe4>
 8010f92:	1a76      	subs	r6, r6, r1
 8010f94:	2e14      	cmp	r6, #20
 8010f96:	dc0b      	bgt.n	8010fb0 <__ieee754_fmod+0x1ec>
 8010f98:	40f2      	lsrs	r2, r6
 8010f9a:	0010      	movs	r0, r2
 8010f9c:	4a13      	ldr	r2, [pc, #76]	@ (8010fec <__ieee754_fmod+0x228>)
 8010f9e:	1889      	adds	r1, r1, r2
 8010fa0:	001a      	movs	r2, r3
 8010fa2:	408a      	lsls	r2, r1
 8010fa4:	4133      	asrs	r3, r6
 8010fa6:	4302      	orrs	r2, r0
 8010fa8:	9c03      	ldr	r4, [sp, #12]
 8010faa:	431c      	orrs	r4, r3
 8010fac:	0021      	movs	r1, r4
 8010fae:	e788      	b.n	8010ec2 <__ieee754_fmod+0xfe>
 8010fb0:	2e1f      	cmp	r6, #31
 8010fb2:	dc06      	bgt.n	8010fc2 <__ieee754_fmod+0x1fe>
 8010fb4:	480d      	ldr	r0, [pc, #52]	@ (8010fec <__ieee754_fmod+0x228>)
 8010fb6:	40f2      	lsrs	r2, r6
 8010fb8:	1809      	adds	r1, r1, r0
 8010fba:	408b      	lsls	r3, r1
 8010fbc:	431a      	orrs	r2, r3
 8010fbe:	9b03      	ldr	r3, [sp, #12]
 8010fc0:	e7f2      	b.n	8010fa8 <__ieee754_fmod+0x1e4>
 8010fc2:	4a0b      	ldr	r2, [pc, #44]	@ (8010ff0 <__ieee754_fmod+0x22c>)
 8010fc4:	1a52      	subs	r2, r2, r1
 8010fc6:	4113      	asrs	r3, r2
 8010fc8:	001a      	movs	r2, r3
 8010fca:	e7f8      	b.n	8010fbe <__ieee754_fmod+0x1fa>
 8010fcc:	7fefffff 	.word	0x7fefffff
 8010fd0:	7ff00000 	.word	0x7ff00000
 8010fd4:	08011f00 	.word	0x08011f00
 8010fd8:	fffffbed 	.word	0xfffffbed
 8010fdc:	fffffc02 	.word	0xfffffc02
 8010fe0:	fff00000 	.word	0xfff00000
 8010fe4:	000003ff 	.word	0x000003ff
 8010fe8:	fffffc01 	.word	0xfffffc01
 8010fec:	0000041e 	.word	0x0000041e
 8010ff0:	fffffbe2 	.word	0xfffffbe2

08010ff4 <_init>:
 8010ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ff6:	46c0      	nop			@ (mov r8, r8)
 8010ff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010ffa:	bc08      	pop	{r3}
 8010ffc:	469e      	mov	lr, r3
 8010ffe:	4770      	bx	lr

08011000 <_fini>:
 8011000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011002:	46c0      	nop			@ (mov r8, r8)
 8011004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011006:	bc08      	pop	{r3}
 8011008:	469e      	mov	lr, r3
 801100a:	4770      	bx	lr
