<stg><name>multi_axim</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="3" to="4">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="4" to="5">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="5" to="6">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="6" to="7">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="7" to="8">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="8" to="17">
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="8" to="9">
<condition id="52">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="9" to="10">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="10" to="11">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="11" to="12">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="12" to="13">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="13" to="14">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="14" to="15">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="15" to="16">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="16" to="8">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="17" to="18">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="18" to="19">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="19" to="20">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %y_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %y)

]]></node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %x)

]]></node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %x_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="64" op_0_bw="30">
<![CDATA[
:14  %tmp_6 = zext i30 %tmp_4 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %gmem_addr_1 = getelementptr inbounds i32* %gmem, i64 %tmp_6

]]></node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="6" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="28" st_id="3" stage="5" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="4" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="3" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="31" st_id="6" stage="2" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @multi_axim_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32 %y, [10 x i8]* @mode1, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @bundle2, [6 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %x, [10 x i8]* @mode, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @bundle, [6 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="64" op_0_bw="30">
<![CDATA[
:11  %tmp_5 = zext i30 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %gmem_addr = getelementptr inbounds i32* %gmem, i64 %tmp_5

]]></node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr, i32 10)

]]></node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="6">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 10)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="44" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond = icmp eq i4 %i, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %i_1 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="48" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)

]]></node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="49" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_1 = add nsw i32 %gmem_addr_1_read, 1

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="51" st_id="11" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="52" st_id="12" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="53" st_id="13" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="54" st_id="14" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="55" st_id="15" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_2 = mul nsw i32 %gmem_addr_1_read, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="56" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="58" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr, i32 %tmp_2, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="61" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="62" st_id="17" stage="4" lat="4">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="63" st_id="18" stage="3" lat="4">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="64" st_id="19" stage="2" lat="4">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="65" st_id="20" stage="1" lat="4">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="66" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="98" name="gmem" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="99" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="100" name="y" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="102" from="_ssdm_op_Read.s_axilite.i32" to="y_read" fromId="101" toId="21">
</dataflow>
<dataflow id="103" from="y" to="y_read" fromId="100" toId="21">
</dataflow>
<dataflow id="104" from="_ssdm_op_Read.s_axilite.i32" to="x_read" fromId="101" toId="22">
</dataflow>
<dataflow id="105" from="x" to="x_read" fromId="99" toId="22">
</dataflow>
<dataflow id="107" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="tmp" fromId="106" toId="23">
</dataflow>
<dataflow id="108" from="y_read" to="tmp" fromId="21" toId="23">
</dataflow>
<dataflow id="110" from="stg_109" to="tmp" fromId="109" toId="23">
</dataflow>
<dataflow id="112" from="stg_111" to="tmp" fromId="111" toId="23">
</dataflow>
<dataflow id="113" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="tmp_4" fromId="106" toId="24">
</dataflow>
<dataflow id="114" from="x_read" to="tmp_4" fromId="22" toId="24">
</dataflow>
<dataflow id="115" from="stg_109" to="tmp_4" fromId="109" toId="24">
</dataflow>
<dataflow id="116" from="stg_111" to="tmp_4" fromId="111" toId="24">
</dataflow>
<dataflow id="117" from="tmp_4" to="tmp_6" fromId="24" toId="25">
</dataflow>
<dataflow id="118" from="gmem" to="gmem_addr_1" fromId="98" toId="26">
</dataflow>
<dataflow id="119" from="tmp_6" to="gmem_addr_1" fromId="25" toId="26">
</dataflow>
<dataflow id="121" from="_ssdm_op_ReadReq.m_axi.i32P" to="p_rd_req" fromId="120" toId="27">
</dataflow>
<dataflow id="122" from="gmem_addr_1" to="p_rd_req" fromId="26" toId="27">
</dataflow>
<dataflow id="124" from="stg_123" to="p_rd_req" fromId="123" toId="27">
</dataflow>
<dataflow id="125" from="_ssdm_op_ReadReq.m_axi.i32P" to="p_rd_req" fromId="120" toId="28">
</dataflow>
<dataflow id="126" from="gmem_addr_1" to="p_rd_req" fromId="26" toId="28">
</dataflow>
<dataflow id="127" from="stg_123" to="p_rd_req" fromId="123" toId="28">
</dataflow>
<dataflow id="128" from="_ssdm_op_ReadReq.m_axi.i32P" to="p_rd_req" fromId="120" toId="29">
</dataflow>
<dataflow id="129" from="gmem_addr_1" to="p_rd_req" fromId="26" toId="29">
</dataflow>
<dataflow id="130" from="stg_123" to="p_rd_req" fromId="123" toId="29">
</dataflow>
<dataflow id="131" from="_ssdm_op_ReadReq.m_axi.i32P" to="p_rd_req" fromId="120" toId="30">
</dataflow>
<dataflow id="132" from="gmem_addr_1" to="p_rd_req" fromId="26" toId="30">
</dataflow>
<dataflow id="133" from="stg_123" to="p_rd_req" fromId="123" toId="30">
</dataflow>
<dataflow id="134" from="_ssdm_op_ReadReq.m_axi.i32P" to="p_rd_req" fromId="120" toId="31">
</dataflow>
<dataflow id="135" from="gmem_addr_1" to="p_rd_req" fromId="26" toId="31">
</dataflow>
<dataflow id="136" from="stg_123" to="p_rd_req" fromId="123" toId="31">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecBitsMap" to="stg_32" fromId="137" toId="32">
</dataflow>
<dataflow id="139" from="gmem" to="stg_32" fromId="98" toId="32">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecBitsMap" to="stg_33" fromId="137" toId="33">
</dataflow>
<dataflow id="142" from="stg_141" to="stg_33" fromId="141" toId="33">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecTopModule" to="stg_34" fromId="143" toId="34">
</dataflow>
<dataflow id="146" from="multi_axim_str" to="stg_34" fromId="145" toId="34">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecInterface" to="stg_35" fromId="147" toId="35">
</dataflow>
<dataflow id="149" from="y" to="stg_35" fromId="100" toId="35">
</dataflow>
<dataflow id="151" from="mode1" to="stg_35" fromId="150" toId="35">
</dataflow>
<dataflow id="152" from="stg_141" to="stg_35" fromId="141" toId="35">
</dataflow>
<dataflow id="153" from="stg_141" to="stg_35" fromId="141" toId="35">
</dataflow>
<dataflow id="154" from="stg_141" to="stg_35" fromId="141" toId="35">
</dataflow>
<dataflow id="155" from="stg_123" to="stg_35" fromId="123" toId="35">
</dataflow>
<dataflow id="157" from="bundle2" to="stg_35" fromId="156" toId="35">
</dataflow>
<dataflow id="159" from="p_str2" to="stg_35" fromId="158" toId="35">
</dataflow>
<dataflow id="161" from="p_str1" to="stg_35" fromId="160" toId="35">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecInterface" to="stg_36" fromId="147" toId="36">
</dataflow>
<dataflow id="163" from="gmem" to="stg_36" fromId="98" toId="36">
</dataflow>
<dataflow id="165" from="p_str" to="stg_36" fromId="164" toId="36">
</dataflow>
<dataflow id="166" from="stg_141" to="stg_36" fromId="141" toId="36">
</dataflow>
<dataflow id="167" from="stg_141" to="stg_36" fromId="141" toId="36">
</dataflow>
<dataflow id="168" from="stg_141" to="stg_36" fromId="141" toId="36">
</dataflow>
<dataflow id="169" from="stg_123" to="stg_36" fromId="123" toId="36">
</dataflow>
<dataflow id="170" from="p_str1" to="stg_36" fromId="160" toId="36">
</dataflow>
<dataflow id="171" from="p_str2" to="stg_36" fromId="158" toId="36">
</dataflow>
<dataflow id="172" from="p_str1" to="stg_36" fromId="160" toId="36">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecInterface" to="stg_37" fromId="147" toId="37">
</dataflow>
<dataflow id="174" from="x" to="stg_37" fromId="99" toId="37">
</dataflow>
<dataflow id="176" from="mode" to="stg_37" fromId="175" toId="37">
</dataflow>
<dataflow id="177" from="stg_141" to="stg_37" fromId="141" toId="37">
</dataflow>
<dataflow id="178" from="stg_141" to="stg_37" fromId="141" toId="37">
</dataflow>
<dataflow id="179" from="stg_141" to="stg_37" fromId="141" toId="37">
</dataflow>
<dataflow id="180" from="stg_123" to="stg_37" fromId="123" toId="37">
</dataflow>
<dataflow id="182" from="bundle" to="stg_37" fromId="181" toId="37">
</dataflow>
<dataflow id="183" from="p_str2" to="stg_37" fromId="158" toId="37">
</dataflow>
<dataflow id="184" from="p_str1" to="stg_37" fromId="160" toId="37">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecInterface" to="stg_38" fromId="147" toId="38">
</dataflow>
<dataflow id="186" from="stg_141" to="stg_38" fromId="141" toId="38">
</dataflow>
<dataflow id="188" from="p_str3" to="stg_38" fromId="187" toId="38">
</dataflow>
<dataflow id="189" from="stg_141" to="stg_38" fromId="141" toId="38">
</dataflow>
<dataflow id="190" from="stg_141" to="stg_38" fromId="141" toId="38">
</dataflow>
<dataflow id="191" from="stg_141" to="stg_38" fromId="141" toId="38">
</dataflow>
<dataflow id="192" from="stg_141" to="stg_38" fromId="141" toId="38">
</dataflow>
<dataflow id="193" from="p_str1" to="stg_38" fromId="160" toId="38">
</dataflow>
<dataflow id="194" from="p_str1" to="stg_38" fromId="160" toId="38">
</dataflow>
<dataflow id="195" from="p_str1" to="stg_38" fromId="160" toId="38">
</dataflow>
<dataflow id="196" from="tmp" to="tmp_5" fromId="23" toId="39">
</dataflow>
<dataflow id="197" from="gmem" to="gmem_addr" fromId="98" toId="40">
</dataflow>
<dataflow id="198" from="tmp_5" to="gmem_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="200" from="_ssdm_op_WriteReq.m_axi.i32P" to="p_wr_req" fromId="199" toId="41">
</dataflow>
<dataflow id="201" from="gmem_addr" to="p_wr_req" fromId="40" toId="41">
</dataflow>
<dataflow id="202" from="stg_123" to="p_wr_req" fromId="123" toId="41">
</dataflow>
<dataflow id="203" from="_ssdm_op_ReadReq.m_axi.i32P" to="p_rd_req" fromId="120" toId="42">
</dataflow>
<dataflow id="204" from="gmem_addr_1" to="p_rd_req" fromId="26" toId="42">
</dataflow>
<dataflow id="205" from="stg_123" to="p_rd_req" fromId="123" toId="42">
</dataflow>
<dataflow id="207" from="stg_206" to="i" fromId="206" toId="44">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="208" from="stg_43" to="i" fromId="43" toId="44">
</dataflow>
<dataflow id="209" from="i_1" to="i" fromId="46" toId="44">
<BackEdge/>
<condition id="74">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="210" from="stg_61" to="i" fromId="61" toId="44">
<BackEdge/>
</dataflow>
<dataflow id="211" from="i" to="exitcond" fromId="44" toId="45">
</dataflow>
<dataflow id="213" from="stg_212" to="exitcond" fromId="212" toId="45">
</dataflow>
<dataflow id="214" from="i" to="i_1" fromId="44" toId="46">
</dataflow>
<dataflow id="216" from="stg_215" to="i_1" fromId="215" toId="46">
</dataflow>
<dataflow id="217" from="exitcond" to="stg_47" fromId="45" toId="47">
</dataflow>
<dataflow id="219" from="_ssdm_op_Read.m_axi.i32P" to="gmem_addr_1_read" fromId="218" toId="48">
</dataflow>
<dataflow id="220" from="gmem_addr_1" to="gmem_addr_1_read" fromId="26" toId="48">
</dataflow>
<dataflow id="221" from="gmem_addr_1_read" to="tmp_1" fromId="48" toId="49">
</dataflow>
<dataflow id="223" from="stg_222" to="tmp_1" fromId="222" toId="49">
</dataflow>
<dataflow id="224" from="gmem_addr_1_read" to="tmp_2" fromId="48" toId="50">
</dataflow>
<dataflow id="225" from="tmp_1" to="tmp_2" fromId="49" toId="50">
</dataflow>
<dataflow id="226" from="gmem_addr_1_read" to="tmp_2" fromId="48" toId="51">
</dataflow>
<dataflow id="227" from="tmp_1" to="tmp_2" fromId="49" toId="51">
</dataflow>
<dataflow id="228" from="gmem_addr_1_read" to="tmp_2" fromId="48" toId="52">
</dataflow>
<dataflow id="229" from="tmp_1" to="tmp_2" fromId="49" toId="52">
</dataflow>
<dataflow id="230" from="gmem_addr_1_read" to="tmp_2" fromId="48" toId="53">
</dataflow>
<dataflow id="231" from="tmp_1" to="tmp_2" fromId="49" toId="53">
</dataflow>
<dataflow id="232" from="gmem_addr_1_read" to="tmp_2" fromId="48" toId="54">
</dataflow>
<dataflow id="233" from="tmp_1" to="tmp_2" fromId="49" toId="54">
</dataflow>
<dataflow id="234" from="gmem_addr_1_read" to="tmp_2" fromId="48" toId="55">
</dataflow>
<dataflow id="235" from="tmp_1" to="tmp_2" fromId="49" toId="55">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="236" toId="56">
</dataflow>
<dataflow id="239" from="stg_238" to="empty" fromId="238" toId="56">
</dataflow>
<dataflow id="240" from="stg_238" to="empty" fromId="238" toId="56">
</dataflow>
<dataflow id="241" from="stg_238" to="empty" fromId="238" toId="56">
</dataflow>
<dataflow id="243" from="_ssdm_op_SpecRegionBegin" to="tmp_3" fromId="242" toId="57">
</dataflow>
<dataflow id="245" from="p_str4" to="tmp_3" fromId="244" toId="57">
</dataflow>
<dataflow id="247" from="_ssdm_op_SpecPipeline" to="stg_58" fromId="246" toId="58">
</dataflow>
<dataflow id="248" from="stg_222" to="stg_58" fromId="222" toId="58">
</dataflow>
<dataflow id="249" from="stg_222" to="stg_58" fromId="222" toId="58">
</dataflow>
<dataflow id="250" from="stg_222" to="stg_58" fromId="222" toId="58">
</dataflow>
<dataflow id="251" from="stg_141" to="stg_58" fromId="141" toId="58">
</dataflow>
<dataflow id="252" from="p_str1" to="stg_58" fromId="160" toId="58">
</dataflow>
<dataflow id="254" from="_ssdm_op_Write.m_axi.i32P" to="stg_59" fromId="253" toId="59">
</dataflow>
<dataflow id="255" from="gmem_addr" to="stg_59" fromId="40" toId="59">
</dataflow>
<dataflow id="256" from="tmp_2" to="stg_59" fromId="55" toId="59">
</dataflow>
<dataflow id="258" from="stg_257" to="stg_59" fromId="257" toId="59">
</dataflow>
<dataflow id="260" from="_ssdm_op_SpecRegionEnd" to="empty_4" fromId="259" toId="60">
</dataflow>
<dataflow id="261" from="p_str4" to="empty_4" fromId="244" toId="60">
</dataflow>
<dataflow id="262" from="tmp_3" to="empty_4" fromId="57" toId="60">
</dataflow>
<dataflow id="264" from="_ssdm_op_WriteResp.m_axi.i32P" to="p_wr_resp" fromId="263" toId="62">
</dataflow>
<dataflow id="265" from="gmem_addr" to="p_wr_resp" fromId="40" toId="62">
</dataflow>
<dataflow id="266" from="_ssdm_op_WriteResp.m_axi.i32P" to="p_wr_resp" fromId="263" toId="63">
</dataflow>
<dataflow id="267" from="gmem_addr" to="p_wr_resp" fromId="40" toId="63">
</dataflow>
<dataflow id="268" from="_ssdm_op_WriteResp.m_axi.i32P" to="p_wr_resp" fromId="263" toId="64">
</dataflow>
<dataflow id="269" from="gmem_addr" to="p_wr_resp" fromId="40" toId="64">
</dataflow>
<dataflow id="270" from="_ssdm_op_WriteResp.m_axi.i32P" to="p_wr_resp" fromId="263" toId="65">
</dataflow>
<dataflow id="271" from="gmem_addr" to="p_wr_resp" fromId="40" toId="65">
</dataflow>
<dataflow id="272" from="stg_141" to="stg_66" fromId="141" toId="66">
</dataflow>
<dataflow id="273" from="exitcond" to="stg_9" fromId="45" toId="9">
</dataflow>
<dataflow id="274" from="exitcond" to="stg_10" fromId="45" toId="10">
</dataflow>
<dataflow id="275" from="exitcond" to="stg_11" fromId="45" toId="11">
</dataflow>
<dataflow id="276" from="exitcond" to="stg_12" fromId="45" toId="12">
</dataflow>
<dataflow id="277" from="exitcond" to="stg_13" fromId="45" toId="13">
</dataflow>
<dataflow id="278" from="exitcond" to="stg_14" fromId="45" toId="14">
</dataflow>
<dataflow id="279" from="exitcond" to="stg_15" fromId="45" toId="15">
</dataflow>
<dataflow id="280" from="exitcond" to="stg_16" fromId="45" toId="16">
</dataflow>
<dataflow id="281" from="exitcond" to="stg_8" fromId="45" toId="8">
</dataflow>
</dataflows>


</stg>
