0.7
2020.2
Oct 14 2022
05:20:55
D:/Third Year/COA Lab/Verilog Lab3/Group7_Single_Bit_Error_Correction/Single_Bit_Error_Correction.sim/sim_1/behav/xsim/glbl.v,1724784030,verilog,,,,glbl,,,,,,,,
D:/Third Year/COA Lab/Verilog Lab3/Group7_Single_Bit_Error_Correction/Single_Bit_Error_Correction.srcs/sources_1/new/error_correct.v,1724784031,verilog,,D:/Third Year/COA Lab/Verilog Lab3/Group7_Single_Bit_Error_Correction/Single_Bit_Error_Correction.srcs/sources_1/new/error_inject.v,,error_correct,,,,,,,,
D:/Third Year/COA Lab/Verilog Lab3/Group7_Single_Bit_Error_Correction/Single_Bit_Error_Correction.srcs/sources_1/new/error_inject.v,1724784031,verilog,,D:/Third Year/COA Lab/Verilog Lab3/Group7_Single_Bit_Error_Correction/Single_Bit_Error_Correction.srcs/sources_1/new/master.v,,error_inject,,,,,,,,
D:/Third Year/COA Lab/Verilog Lab3/Group7_Single_Bit_Error_Correction/Single_Bit_Error_Correction.srcs/sources_1/new/master.v,1724784031,verilog,,D:/Third Year/COA Lab/Verilog Lab3/Group7_Single_Bit_Error_Correction/Single_Bit_Error_Correction.srcs/sources_1/new/secure_router.v,,master,,,,,,,,
D:/Third Year/COA Lab/Verilog Lab3/Group7_Single_Bit_Error_Correction/Single_Bit_Error_Correction.srcs/sources_1/new/master_tb.v,1724829740,verilog,,,,master_tb,,,,,,,,
D:/Third Year/COA Lab/Verilog Lab3/Group7_Single_Bit_Error_Correction/Single_Bit_Error_Correction.srcs/sources_1/new/secure_router.v,1724784031,verilog,,D:/Third Year/COA Lab/Verilog Lab3/Group7_Single_Bit_Error_Correction/Single_Bit_Error_Correction.srcs/sources_1/new/master_tb.v,,secure_router,,,,,,,,
