# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_4/RAM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:37:08 on Aug 20,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_4/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity RAM
# -- Compiling architecture Ram_Bhe of RAM
# ** Error: /home/ms21.41/Desktop/project/phase_4/RAM.vhd(32): near ")": (vcom-1576) expecting STRING or IDENTIFIER or ALL or <<.
# End time: 16:37:08 on Aug 20,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_4/RAM.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:37:23 on Aug 20,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/project/phase_4/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity RAM
# -- Compiling architecture Ram_Bhe of RAM
# ** Warning: /home/ms21.41/Desktop/project/phase_4/RAM.vhd(46): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 16:37:23 on Aug 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
