-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=13;
DEPTH=256;

ADDRESS_RADIX=UNS;
DATA_RADIX=BIN;

CONTENT BEGIN
	0    :   0000100000101;
	1    :   0000000000010;
	2    :   0010000000000;
	3    :   0001100000000;
	4    :   0001000000000;
	5    :   0000100000010;
	6    :   0010000000000;
	7    :   0000100000011;
	8    :   0011000000000;
	9    :   0000100110110;
	10    :   0011100000000;
	11    :   0000100001000;
	12    :   0010100000000;
	13    :   0000100000100;
	14    :   0010100000000;
	15    :   0000100000010;
	16    :   0011100000000;
	17    :   0000100010010;
	18    :   0011000000000;
	19    :   0000100010001;
	20    :   0010000000000;
	21    :   1000100000100;
	22    :   0000100010101;
	23    :   0000100010110;
	24    :   0111000000101;
	25    :   0000100011010;
	26    :   0000100011011;
	27    :   1000000000110;
	28    :   0000100011100;
	29    :   0000100011101;
	30    :   0000100000000;
	31    :   0111100000111;
	32    :   0000100011111;
	33    :   0000100100000;
	34    :   1001000001000;
	35    :   0000100100001;
	36    :   0000100100010;
	37    :   0000100000000;
	38    :   1001000001001;
	39    :   0000100100011;
	40    :   0000100100100;
	41    :   0000100000000;
	42    :   1001100001010;
	43    :   0000100100101;
	44    :   0000111011011;
	45    :   1001100001011;
	46    :   0000111011010;
	47    :   0000100100110;
	48    :   1010000001100;
	49    :   0000100010000;
	50    :   0100000000000;
	51    :   0000100001111;
	52    :   0101000000000;
	53    :   0110100000000;
	54    :   0000101000010;
	55    :   0100100000000;
	56    :   0000101000100;
	57    :   0101100000000;
	58    :   0000101001111;
	59    :   0110000000000;
	60    :   0000110101111;
	61    :   0110000000000;
	62    :   0000111111111;
	63    :   0110000000000;
	64    :   1111100000000;
	65    :   0000100001100;
	66    :   1010100000000;
	[67..255]  :   1111111111111;
END;





