use pgl_defs,pgl50h_defs;

/*******************************************************************************

       4 IO banks are defined, 2 on each edge. The banks are named 

                            BANK0

             BANK3                      BANK1

                            BANK2

********************************************************************************/       
structure arch_nl define_io_bank of PGL50H
{

  &wire ntRef_ntVDDIO0_L = <wire ntVDDIO0_L>;  
  &wire ntRef_ntVDDIO0_R = <wire ntVDDIO0_R>;  
  &wire ntRef_ntVDDIO1 = <wire ntVDDIO1>;
  &wire ntRef_ntVDDIO2 = <wire ntVDDIO2>;
  &wire ntRef_ntVDDIO3 = <wire ntVDDIO3>;
  &wire ntRef_ntVSSIO0_L = <wire ntVSSIO0_L>;
  &wire ntRef_ntVSSIO0_R = <wire ntVSSIO0_R>;
  &wire ntRef_ntVSSIO1 = <wire ntVSSIO1>;
  &wire ntRef_ntVSSIO2 = <wire ntVSSIO2>;
  &wire ntRef_ntVSSIO3 = <wire ntVSSIO3>;

  int sx,sy;

  //==================================//
  //            BANK0                //
  //==================================//
  device group BANK0 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:0:0"

  sx = IOB0_TILE_X * NUM_GRID_X ; 
  sy = IOB0_TILE_Y * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO_L of <device IOB0_TILE @ [sx,sy]>> => ntRef_ntVDDIO0_L,
      <pin VDDIO_R of <device IOB0_TILE @ [sx,sy]>> => ntRef_ntVDDIO0_R,
      <pin VSSIO_L of <device IOB0_TILE @ [sx,sy]>> => ntRef_ntVSSIO0_L,
      <pin VSSIO_R of <device IOB0_TILE @ [sx,sy]>> => ntRef_ntVSSIO0_R
    );
  BANK0 += { <device IOB0_TILE @ [sx,sy]> };


  //==================================//
  //            BANK1                //
  //==================================//
  device group BANK1 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;// pragma PAP_ARC_COLOR="191:191:0"

  sx = IOB1_TILE_X * NUM_GRID_X ;  
  sy = IOB1_TILE_Y * NUM_GRID_Y; 

  connect
    (
      <pin VDDIO of <device IOB1_TILE @ [sx,sy]>> => ntRef_ntVDDIO1,
      <pin VSSIO of <device IOB1_TILE @ [sx,sy]>> => ntRef_ntVSSIO1
    );
  BANK1 +={ <device IOB1_TILE @ [sx,sy]>};

  //==================================//
  //            BANK2                //
  //==================================//
  device group BANK2 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;  // pragma PAP_ARC_COLOR="0:0:191"

  sx = IOB2_TILE_X * NUM_GRID_X ; 
  sy = IOB2_TILE_Y * NUM_GRID_Y;
  connect
    (
      <pin VDDIO of <device IOB2_TILE @ [sx,sy]>> => ntRef_ntVDDIO2,
      <pin VSSIO of <device IOB2_TILE @ [sx,sy]>> => ntRef_ntVSSIO2
    );
  BANK2 +={ <device IOB2_TILE @ [sx,sy]> };


  //==================================//
  //            BANK3                //
  //==================================//
  device group BANK3 /*pragma PAP_ARC_GROUP_TYPE="IO_BANK"*/;  // pragma PAP_ARC_COLOR="0:191:191"

  sx = IOB3_TILE_X * NUM_GRID_X ; 
  sy = IOB3_TILE_Y * NUM_GRID_Y ;

  connect
    (
      <pin VDDIO of <device IOB3_TILE @ [sx,sy]>> => ntRef_ntVDDIO3,
      <pin VSSIO of <device IOB3_TILE @ [sx,sy]>> => ntRef_ntVSSIO3
    );
  BANK3 +={ <device IOB3_TILE @ [sx,sy]> };

 

}//end of structure arch_nl define_io_bank of PGL50H
