{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722819827826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722819827829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug  4 22:03:47 2024 " "Processing started: Sun Aug  4 22:03:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722819827829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722819827829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722819827830 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1722819828118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODER2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_4 " "Found entity 1: DECODER2_4" {  } { { "DECODER2_4.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/DECODER2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819828184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819828184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODER3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER3_8 " "Found entity 1: DECODER3_8" {  } { { "DECODER3_8.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/DECODER3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819828185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819828185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FULL_ADDER_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FULL_ADDER_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1bit " "Found entity 1: FULL_ADDER_1bit" {  } { { "FULL_ADDER_1bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/FULL_ADDER_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819828186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819828186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FULL_ADDER_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FULL_ADDER_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_8bit " "Found entity 1: FULL_ADDER_8bit" {  } { { "FULL_ADDER_8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/FULL_ADDER_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819828188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819828188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819828189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819828189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819828190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819828190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819828192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819828192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SHIFTER.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SHIFTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819828193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819828193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file REGISTER8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819828194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819828194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file REGISTER32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722819828195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1722819828195 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REGISTER32bit " "Elaborating entity \"REGISTER32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722819828243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER8bit REGISTER8bit:inst " "Elaborating entity \"REGISTER8bit\" for hierarchy \"REGISTER8bit:inst\"" {  } { { "REGISTER32bit.bdf" "inst" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER32bit.bdf" { { 232 488 680 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722819828254 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst23\|inst REGISTER8bit:inst23\|inst~_emulated REGISTER8bit:inst23\|inst~1 " "Register \"REGISTER8bit:inst23\|inst\" is converted into an equivalent circuit using register \"REGISTER8bit:inst23\|inst~_emulated\" and latch \"REGISTER8bit:inst23\|inst~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst23|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst23\|inst5 REGISTER8bit:inst23\|inst5~_emulated REGISTER8bit:inst23\|inst5~1 " "Register \"REGISTER8bit:inst23\|inst5\" is converted into an equivalent circuit using register \"REGISTER8bit:inst23\|inst5~_emulated\" and latch \"REGISTER8bit:inst23\|inst5~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst23|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst23\|inst8 REGISTER8bit:inst23\|inst8~_emulated REGISTER8bit:inst23\|inst8~1 " "Register \"REGISTER8bit:inst23\|inst8\" is converted into an equivalent circuit using register \"REGISTER8bit:inst23\|inst8~_emulated\" and latch \"REGISTER8bit:inst23\|inst8~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 552 616 680 632 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst23|inst8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst23\|inst12 REGISTER8bit:inst23\|inst12~_emulated REGISTER8bit:inst23\|inst12~1 " "Register \"REGISTER8bit:inst23\|inst12\" is converted into an equivalent circuit using register \"REGISTER8bit:inst23\|inst12~_emulated\" and latch \"REGISTER8bit:inst23\|inst12~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 744 616 680 824 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst23|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst23\|inst16 REGISTER8bit:inst23\|inst16~_emulated REGISTER8bit:inst23\|inst16~1 " "Register \"REGISTER8bit:inst23\|inst16\" is converted into an equivalent circuit using register \"REGISTER8bit:inst23\|inst16~_emulated\" and latch \"REGISTER8bit:inst23\|inst16~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst23|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst23\|inst20 REGISTER8bit:inst23\|inst20~_emulated REGISTER8bit:inst23\|inst20~1 " "Register \"REGISTER8bit:inst23\|inst20\" is converted into an equivalent circuit using register \"REGISTER8bit:inst23\|inst20~_emulated\" and latch \"REGISTER8bit:inst23\|inst20~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst23|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst23\|inst24 REGISTER8bit:inst23\|inst24~_emulated REGISTER8bit:inst23\|inst24~1 " "Register \"REGISTER8bit:inst23\|inst24\" is converted into an equivalent circuit using register \"REGISTER8bit:inst23\|inst24~_emulated\" and latch \"REGISTER8bit:inst23\|inst24~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 552 928 992 632 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst23|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst23\|inst28 REGISTER8bit:inst23\|inst28~_emulated REGISTER8bit:inst23\|inst28~1 " "Register \"REGISTER8bit:inst23\|inst28\" is converted into an equivalent circuit using register \"REGISTER8bit:inst23\|inst28~_emulated\" and latch \"REGISTER8bit:inst23\|inst28~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 744 928 992 824 "inst28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst23|inst28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst22\|inst REGISTER8bit:inst22\|inst~_emulated REGISTER8bit:inst22\|inst~1 " "Register \"REGISTER8bit:inst22\|inst\" is converted into an equivalent circuit using register \"REGISTER8bit:inst22\|inst~_emulated\" and latch \"REGISTER8bit:inst22\|inst~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst22|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst22\|inst5 REGISTER8bit:inst22\|inst5~_emulated REGISTER8bit:inst22\|inst5~1 " "Register \"REGISTER8bit:inst22\|inst5\" is converted into an equivalent circuit using register \"REGISTER8bit:inst22\|inst5~_emulated\" and latch \"REGISTER8bit:inst22\|inst5~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst22|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst22\|inst8 REGISTER8bit:inst22\|inst8~_emulated REGISTER8bit:inst22\|inst8~1 " "Register \"REGISTER8bit:inst22\|inst8\" is converted into an equivalent circuit using register \"REGISTER8bit:inst22\|inst8~_emulated\" and latch \"REGISTER8bit:inst22\|inst8~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 552 616 680 632 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst22|inst8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst22\|inst12 REGISTER8bit:inst22\|inst12~_emulated REGISTER8bit:inst22\|inst12~1 " "Register \"REGISTER8bit:inst22\|inst12\" is converted into an equivalent circuit using register \"REGISTER8bit:inst22\|inst12~_emulated\" and latch \"REGISTER8bit:inst22\|inst12~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 744 616 680 824 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst22|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst22\|inst16 REGISTER8bit:inst22\|inst16~_emulated REGISTER8bit:inst22\|inst16~1 " "Register \"REGISTER8bit:inst22\|inst16\" is converted into an equivalent circuit using register \"REGISTER8bit:inst22\|inst16~_emulated\" and latch \"REGISTER8bit:inst22\|inst16~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst22|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst22\|inst20 REGISTER8bit:inst22\|inst20~_emulated REGISTER8bit:inst22\|inst20~1 " "Register \"REGISTER8bit:inst22\|inst20\" is converted into an equivalent circuit using register \"REGISTER8bit:inst22\|inst20~_emulated\" and latch \"REGISTER8bit:inst22\|inst20~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst22|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst22\|inst24 REGISTER8bit:inst22\|inst24~_emulated REGISTER8bit:inst22\|inst24~1 " "Register \"REGISTER8bit:inst22\|inst24\" is converted into an equivalent circuit using register \"REGISTER8bit:inst22\|inst24~_emulated\" and latch \"REGISTER8bit:inst22\|inst24~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 552 928 992 632 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst22|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst22\|inst28 REGISTER8bit:inst22\|inst28~_emulated REGISTER8bit:inst22\|inst28~1 " "Register \"REGISTER8bit:inst22\|inst28\" is converted into an equivalent circuit using register \"REGISTER8bit:inst22\|inst28~_emulated\" and latch \"REGISTER8bit:inst22\|inst28~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 744 928 992 824 "inst28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst22|inst28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst20\|inst REGISTER8bit:inst20\|inst~_emulated REGISTER8bit:inst20\|inst~1 " "Register \"REGISTER8bit:inst20\|inst\" is converted into an equivalent circuit using register \"REGISTER8bit:inst20\|inst~_emulated\" and latch \"REGISTER8bit:inst20\|inst~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst20|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst20\|inst5 REGISTER8bit:inst20\|inst5~_emulated REGISTER8bit:inst20\|inst5~1 " "Register \"REGISTER8bit:inst20\|inst5\" is converted into an equivalent circuit using register \"REGISTER8bit:inst20\|inst5~_emulated\" and latch \"REGISTER8bit:inst20\|inst5~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst20|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst20\|inst8 REGISTER8bit:inst20\|inst8~_emulated REGISTER8bit:inst20\|inst8~1 " "Register \"REGISTER8bit:inst20\|inst8\" is converted into an equivalent circuit using register \"REGISTER8bit:inst20\|inst8~_emulated\" and latch \"REGISTER8bit:inst20\|inst8~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 552 616 680 632 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst20|inst8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst20\|inst12 REGISTER8bit:inst20\|inst12~_emulated REGISTER8bit:inst20\|inst12~1 " "Register \"REGISTER8bit:inst20\|inst12\" is converted into an equivalent circuit using register \"REGISTER8bit:inst20\|inst12~_emulated\" and latch \"REGISTER8bit:inst20\|inst12~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 744 616 680 824 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst20|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst20\|inst16 REGISTER8bit:inst20\|inst16~_emulated REGISTER8bit:inst20\|inst16~1 " "Register \"REGISTER8bit:inst20\|inst16\" is converted into an equivalent circuit using register \"REGISTER8bit:inst20\|inst16~_emulated\" and latch \"REGISTER8bit:inst20\|inst16~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst20|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst20\|inst20 REGISTER8bit:inst20\|inst20~_emulated REGISTER8bit:inst20\|inst20~1 " "Register \"REGISTER8bit:inst20\|inst20\" is converted into an equivalent circuit using register \"REGISTER8bit:inst20\|inst20~_emulated\" and latch \"REGISTER8bit:inst20\|inst20~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst20|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst20\|inst24 REGISTER8bit:inst20\|inst24~_emulated REGISTER8bit:inst20\|inst24~1 " "Register \"REGISTER8bit:inst20\|inst24\" is converted into an equivalent circuit using register \"REGISTER8bit:inst20\|inst24~_emulated\" and latch \"REGISTER8bit:inst20\|inst24~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 552 928 992 632 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst20|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst20\|inst28 REGISTER8bit:inst20\|inst28~_emulated REGISTER8bit:inst20\|inst28~1 " "Register \"REGISTER8bit:inst20\|inst28\" is converted into an equivalent circuit using register \"REGISTER8bit:inst20\|inst28~_emulated\" and latch \"REGISTER8bit:inst20\|inst28~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 744 928 992 824 "inst28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst20|inst28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst\|inst28 REGISTER8bit:inst\|inst28~_emulated REGISTER8bit:inst\|inst28~1 " "Register \"REGISTER8bit:inst\|inst28\" is converted into an equivalent circuit using register \"REGISTER8bit:inst\|inst28~_emulated\" and latch \"REGISTER8bit:inst\|inst28~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 744 928 992 824 "inst28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst|inst28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst\|inst24 REGISTER8bit:inst\|inst24~_emulated REGISTER8bit:inst\|inst24~1 " "Register \"REGISTER8bit:inst\|inst24\" is converted into an equivalent circuit using register \"REGISTER8bit:inst\|inst24~_emulated\" and latch \"REGISTER8bit:inst\|inst24~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 552 928 992 632 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst\|inst20 REGISTER8bit:inst\|inst20~_emulated REGISTER8bit:inst\|inst20~1 " "Register \"REGISTER8bit:inst\|inst20\" is converted into an equivalent circuit using register \"REGISTER8bit:inst\|inst20~_emulated\" and latch \"REGISTER8bit:inst\|inst20~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 368 928 992 448 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst\|inst16 REGISTER8bit:inst\|inst16~_emulated REGISTER8bit:inst\|inst16~1 " "Register \"REGISTER8bit:inst\|inst16\" is converted into an equivalent circuit using register \"REGISTER8bit:inst\|inst16~_emulated\" and latch \"REGISTER8bit:inst\|inst16~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst\|inst12 REGISTER8bit:inst\|inst12~_emulated REGISTER8bit:inst\|inst12~1 " "Register \"REGISTER8bit:inst\|inst12\" is converted into an equivalent circuit using register \"REGISTER8bit:inst\|inst12~_emulated\" and latch \"REGISTER8bit:inst\|inst12~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 744 616 680 824 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst\|inst8 REGISTER8bit:inst\|inst8~_emulated REGISTER8bit:inst\|inst8~1 " "Register \"REGISTER8bit:inst\|inst8\" is converted into an equivalent circuit using register \"REGISTER8bit:inst\|inst8~_emulated\" and latch \"REGISTER8bit:inst\|inst8~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 552 616 680 632 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst|inst8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst\|inst5 REGISTER8bit:inst\|inst5~_emulated REGISTER8bit:inst\|inst5~1 " "Register \"REGISTER8bit:inst\|inst5\" is converted into an equivalent circuit using register \"REGISTER8bit:inst\|inst5~_emulated\" and latch \"REGISTER8bit:inst\|inst5~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 368 616 680 448 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "REGISTER8bit:inst\|inst REGISTER8bit:inst\|inst~_emulated REGISTER8bit:inst\|inst~1 " "Register \"REGISTER8bit:inst\|inst\" is converted into an equivalent circuit using register \"REGISTER8bit:inst\|inst~_emulated\" and latch \"REGISTER8bit:inst\|inst~1\"" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/shared/Projeto MC1/REGISTER8bit.bdf" { { 176 616 680 256 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1722819828490 "|REGISTER32bit|REGISTER8bit:inst|inst"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1722819828490 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1722819828664 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1722819828664 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "263 " "Implemented 263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1722819828713 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1722819828713 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1722819828713 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1722819828713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722819828723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug  4 22:03:48 2024 " "Processing ended: Sun Aug  4 22:03:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722819828723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722819828723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722819828723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722819828723 ""}
