#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 31 09:44:41 2024
# Process ID: 7919
# Current directory: /home/yonn/vivado_project/20240530_RISC_V_I_Rtype
# Command line: vivado
# Log file: /home/yonn/vivado_project/20240530_RISC_V_I_Rtype/vivado.log
# Journal file: /home/yonn/vivado_project/20240530_RISC_V_I_Rtype/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.xpr
INFO: [Project 1-313] Project file moved from '/home/yonn/vivado_project/20240530_RISC_V_Rtype' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.gen/sources_1', nor could it be found using path '/home/yonn/vivado_project/20240530_RISC_V_Rtype/20240530_RISC_V_Rtype.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yonn/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project /home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.xpr
INFO: [Project 1-313] Project file moved from '/home/yonn/vivado_project/20240530_RISC_V_Rtype' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.gen/sources_1', nor could it be found using path '/home/yonn/vivado_project/20240530_RISC_V_Rtype/20240530_RISC_V_Rtype.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yonn/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RV32I
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7817.012 ; gain = 0.000 ; free physical = 3501 ; free virtual = 7432
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPUCore' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:143]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:143]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:103]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (4#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:72]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:162]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (5#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:162]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:119]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPUCore' (9#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (10#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (12#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 7817.012 ; gain = 0.000 ; free physical = 3465 ; free virtual = 7397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7817.012 ; gain = 0.000 ; free physical = 3461 ; free virtual = 7393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7817.012 ; gain = 0.000 ; free physical = 3461 ; free virtual = 7393
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7817.012 ; gain = 0.000 ; free physical = 3455 ; free virtual = 7386
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7881.008 ; gain = 0.000 ; free physical = 3311 ; free virtual = 7243
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7943.406 ; gain = 126.395 ; free physical = 3207 ; free virtual = 7139
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7943.406 ; gain = 126.422 ; free physical = 3207 ; free virtual = 7139
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 7990.695 ; gain = 0.000 ; free physical = 3199 ; free virtual = 7131
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPUCore' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:143]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:143]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:103]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (4#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:72]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:162]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (5#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:162]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:119]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPUCore' (9#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (10#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (12#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8007.688 ; gain = 16.992 ; free physical = 3231 ; free virtual = 7164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8022.531 ; gain = 31.836 ; free physical = 3231 ; free virtual = 7163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8022.531 ; gain = 31.836 ; free physical = 3231 ; free virtual = 7163
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8028.531 ; gain = 0.000 ; free physical = 3272 ; free virtual = 7204
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 8049.531 ; gain = 58.836 ; free physical = 3212 ; free virtual = 7144
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8049.531 ; gain = 0.000 ; free physical = 3173 ; free virtual = 7106
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPUCore' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:143]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:143]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:103]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (4#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:72]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:162]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:169]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (5#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:162]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:119]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPUCore' (9#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (10#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (12#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8049.531 ; gain = 0.000 ; free physical = 3220 ; free virtual = 7153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8049.531 ; gain = 0.000 ; free physical = 3219 ; free virtual = 7153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8049.531 ; gain = 0.000 ; free physical = 3219 ; free virtual = 7153
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8049.531 ; gain = 0.000 ; free physical = 3283 ; free virtual = 7216
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RV32I_behav -key {Behavioral:sim_1:Functional:tb_RV32I} -tclbatch {tb_RV32I.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_RV32I.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RV32I_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 8231.348 ; gain = 162.852 ; free physical = 3052 ; free virtual = 7054
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 8899.660 ; gain = 0.000 ; free physical = 2813 ; free virtual = 7035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPUCore' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:147]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:107]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (4#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:76]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:176]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:183]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (5#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:176]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:123]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:123]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPUCore' (9#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (10#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (12#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8899.660 ; gain = 0.000 ; free physical = 2859 ; free virtual = 7082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8899.660 ; gain = 0.000 ; free physical = 2858 ; free virtual = 7081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8899.660 ; gain = 0.000 ; free physical = 2858 ; free virtual = 7081
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8899.660 ; gain = 0.000 ; free physical = 2900 ; free virtual = 7122
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8899.660 ; gain = 0.000 ; free physical = 2804 ; free virtual = 7026
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8935.543 ; gain = 0.000 ; free physical = 2860 ; free virtual = 7083
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9066.605 ; gain = 0.000 ; free physical = 2817 ; free virtual = 7040
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPUCore' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:147]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:107]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (4#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:76]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:176]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:183]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (5#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:176]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:123]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:123]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPUCore' (9#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (10#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (12#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9066.605 ; gain = 0.000 ; free physical = 2854 ; free virtual = 7077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9066.605 ; gain = 0.000 ; free physical = 2858 ; free virtual = 7082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9066.605 ; gain = 0.000 ; free physical = 2858 ; free virtual = 7082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9066.605 ; gain = 0.000 ; free physical = 2877 ; free virtual = 7100
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9066.605 ; gain = 0.000 ; free physical = 2800 ; free virtual = 7023
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9066.605 ; gain = 0.000 ; free physical = 2740 ; free virtual = 6964
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPUCore' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:147]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:107]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (4#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:76]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:176]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:183]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (5#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:176]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:123]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:123]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPUCore' (9#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (10#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (12#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9066.605 ; gain = 0.000 ; free physical = 2788 ; free virtual = 7012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9066.605 ; gain = 0.000 ; free physical = 2789 ; free virtual = 7013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9066.605 ; gain = 0.000 ; free physical = 2789 ; free virtual = 7013
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9066.605 ; gain = 0.000 ; free physical = 2837 ; free virtual = 7061
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9165.613 ; gain = 0.000 ; free physical = 2720 ; free virtual = 6944
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPUCore' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:147]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'Register' (3#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:107]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (4#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:76]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:176]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:183]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (5#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:176]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:123]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:123]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPUCore' (9#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (10#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (12#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9165.613 ; gain = 0.000 ; free physical = 2763 ; free virtual = 6988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9165.613 ; gain = 0.000 ; free physical = 2766 ; free virtual = 6991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9165.613 ; gain = 0.000 ; free physical = 2766 ; free virtual = 6991
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9165.613 ; gain = 0.000 ; free physical = 2798 ; free virtual = 7022
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9165.613 ; gain = 0.000 ; free physical = 2733 ; free virtual = 6958
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RV32I_behav -key {Behavioral:sim_1:Functional:tb_RV32I} -tclbatch {tb_RV32I.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_RV32I.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RV32I_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9618.844 ; gain = 0.000 ; free physical = 2734 ; free virtual = 6971
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPUCore' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:206]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:213]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:206]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:31]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'adder' (3#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:171]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:120]
INFO: [Synth 8-6155] done synthesizing module 'Register' (4#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:120]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (5#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:89]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:136]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:136]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPUCore' (9#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (10#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (12#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9618.844 ; gain = 0.000 ; free physical = 2770 ; free virtual = 7007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9628.750 ; gain = 9.906 ; free physical = 2770 ; free virtual = 7007
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9628.750 ; gain = 9.906 ; free physical = 2770 ; free virtual = 7007
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9645.754 ; gain = 0.000 ; free physical = 2736 ; free virtual = 6973
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9666.754 ; gain = 47.910 ; free physical = 2681 ; free virtual = 6917
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9667.758 ; gain = 0.000 ; free physical = 2637 ; free virtual = 6874
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPUCore' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:206]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:213]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:206]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:31]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'adder' (3#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:171]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:120]
INFO: [Synth 8-6155] done synthesizing module 'Register' (4#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:120]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (5#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:89]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:136]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:136]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPUCore' (9#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (10#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (12#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9667.758 ; gain = 0.000 ; free physical = 2676 ; free virtual = 6914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9667.758 ; gain = 0.000 ; free physical = 2676 ; free virtual = 6913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9667.758 ; gain = 0.000 ; free physical = 2676 ; free virtual = 6913
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9671.754 ; gain = 0.000 ; free physical = 2723 ; free virtual = 6961
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9702.766 ; gain = 35.008 ; free physical = 2676 ; free virtual = 6913
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'b' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'b' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'b' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9828.824 ; gain = 0.000 ; free physical = 2540 ; free virtual = 6778
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPUCore' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:206]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:213]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:206]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:31]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'adder' (3#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:171]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:120]
INFO: [Synth 8-6155] done synthesizing module 'Register' (4#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:120]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (5#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:89]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:136]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:136]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPUCore' (9#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (10#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (12#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9828.824 ; gain = 0.000 ; free physical = 2580 ; free virtual = 6818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9828.824 ; gain = 0.000 ; free physical = 2579 ; free virtual = 6817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9828.824 ; gain = 0.000 ; free physical = 2579 ; free virtual = 6817
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9828.824 ; gain = 0.000 ; free physical = 2621 ; free virtual = 6859
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9828.824 ; gain = 0.000 ; free physical = 2566 ; free virtual = 6803
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9828.824 ; gain = 0.000 ; free physical = 2504 ; free virtual = 6742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPUCore' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:206]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:213]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:206]
WARNING: [Synth 8-689] width (1) of port connection 'y' does not match port width (32) of module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:31]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:171]
INFO: [Synth 8-6155] done synthesizing module 'adder' (3#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:171]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:120]
INFO: [Synth 8-6155] done synthesizing module 'Register' (4#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:120]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (5#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:89]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:136]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:159]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:136]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:181]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPUCore' (9#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (10#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (12#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9828.824 ; gain = 0.000 ; free physical = 2544 ; free virtual = 6783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9828.824 ; gain = 0.000 ; free physical = 2544 ; free virtual = 6783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9828.824 ; gain = 0.000 ; free physical = 2544 ; free virtual = 6783
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9828.824 ; gain = 0.000 ; free physical = 2599 ; free virtual = 6838
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9828.824 ; gain = 0.000 ; free physical = 2542 ; free virtual = 6780
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'b' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RV32I_behav -key {Behavioral:sim_1:Functional:tb_RV32I} -tclbatch {tb_RV32I.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_RV32I.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RV32I_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'b' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim/xsim.dir/tb_RV32I_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 31 14:27:31 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9937.879 ; gain = 41.012 ; free physical = 2516 ; free virtual = 6757
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9937.879 ; gain = 0.000 ; free physical = 2526 ; free virtual = 6768
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9937.879 ; gain = 0.000 ; free physical = 2523 ; free virtual = 6765
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPUCore' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:205]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:212]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:205]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'adder' (3#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:170]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'Register' (4#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:119]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (5#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:88]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:135]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:180]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:180]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPUCore' (9#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (10#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (12#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9937.879 ; gain = 0.000 ; free physical = 2560 ; free virtual = 6802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9937.879 ; gain = 0.000 ; free physical = 2565 ; free virtual = 6807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9937.879 ; gain = 0.000 ; free physical = 2565 ; free virtual = 6807
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9937.879 ; gain = 0.000 ; free physical = 2598 ; free virtual = 6840
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9937.879 ; gain = 0.000 ; free physical = 2559 ; free virtual = 6801
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9937.879 ; gain = 0.000 ; free physical = 2530 ; free virtual = 6773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPUCore' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:205]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:212]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:205]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'adder' (3#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:170]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'Register' (4#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:119]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (5#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:88]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:135]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:180]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:180]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPUCore' (9#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (10#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (12#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9937.879 ; gain = 0.000 ; free physical = 2570 ; free virtual = 6812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9937.879 ; gain = 0.000 ; free physical = 2568 ; free virtual = 6811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9937.879 ; gain = 0.000 ; free physical = 2568 ; free virtual = 6811
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9937.879 ; gain = 0.000 ; free physical = 2607 ; free virtual = 6849
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9937.879 ; gain = 0.000 ; free physical = 2564 ; free virtual = 6806
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 10014.910 ; gain = 0.000 ; free physical = 2490 ; free virtual = 6734
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
INFO: [Synth 8-6157] synthesizing module 'CPUCore' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:205]
INFO: [Synth 8-226] default block is never used [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:212]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (2#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:205]
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'adder' (3#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:170]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'Register' (4#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:119]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (5#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:88]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:158]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (6#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:135]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:180]
INFO: [Synth 8-6155] done synthesizing module 'extend' (7#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:180]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (8#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'CPUCore' (9#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (10#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (11#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'RV32I' (12#1) [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 10014.910 ; gain = 0.000 ; free physical = 2524 ; free virtual = 6768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 10014.910 ; gain = 0.000 ; free physical = 2527 ; free virtual = 6770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 10014.910 ; gain = 0.000 ; free physical = 2527 ; free virtual = 6770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 10014.910 ; gain = 0.000 ; free physical = 2527 ; free virtual = 6770
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/constrs_1/imports/vivado_project/MY_Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10014.910 ; gain = 0.000 ; free physical = 2473 ; free virtual = 6717
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 10177.988 ; gain = 0.000 ; free physical = 2489 ; free virtual = 6735
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32I' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_RV32I_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/CPUCore.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUCore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/InstuctionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sources_1/new/RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.srcs/sim_1/new/tb_RV32I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32I
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yonn/vivado_project/20240530_RISC_V_I_Rtype/20240530_RISC_V_Rtype.sim/sim_1/behav/xsim'
xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/yonn/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d1d942f22b914d1cafeec0525102c428 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32I_behav xil_defaultlib.tb_RV32I xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.CPUCore
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.tb_RV32I
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32I_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project 20240531_RV32I_CPU_Design /home/yonn/vivado_project/20240531_RV32I_CPU_Design -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yonn/Xilinx/Vivado/2020.2/data/ip'.
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
file mkdir /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new
close [ open /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/RV32I.sv w ]
add_files /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/RV32I.sv
close [ open /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/CPU_core.sv w ]
add_files /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/CPU_core.sv
close [ open /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/ControlUnit.sv w ]
add_files /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/ControlUnit.sv
close [ open /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Instruction_Memory.sv w ]
add_files /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Instruction_Memory.sv
close [ open /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/DataPath.sv w ]
add_files /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/DataPath.sv
close [ open /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Data_RAM.sv w ]
add_files /home/yonn/vivado_project/20240531_RV32I_CPU_Design/20240531_RV32I_CPU_Design.srcs/sources_1/new/Data_RAM.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 31 20:36:17 2024...
