
---------- Begin Simulation Statistics ----------
final_tick                               1661803846500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 206247                       # Simulator instruction rate (inst/s)
host_mem_usage                                4585568                       # Number of bytes of host memory used
host_op_rate                                   364412                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9939.55                       # Real time elapsed on the host
host_tick_rate                               40830137                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000005                       # Number of instructions simulated
sim_ops                                    3622091860                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.405833                       # Number of seconds simulated
sim_ticks                                405833281750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   278                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       637491                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1274752                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          437                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      7881180                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    130838572                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     46174542                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     63137257                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     16962715                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     139532387                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       3367797                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      5560081                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       582405702                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      414405408                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      7920360                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         93355099                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    117464837                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    250954776                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000003                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1588221853                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    774928664                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.049507                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.960892                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    419645709     54.15%     54.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     77908161     10.05%     64.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     55112665      7.11%     71.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     40974148      5.29%     76.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     20083895      2.59%     79.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     18580248      2.40%     81.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     11902605      1.54%     83.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13256396      1.71%     84.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    117464837     15.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    774928664                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        736513454                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2550541                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1038783176                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           242962017                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2815232      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    809570724     50.97%     51.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       509917      0.03%     51.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4249994      0.27%     51.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    109285470      6.88%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           32      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       324302      0.02%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     58.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       249720      0.02%     58.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       250519      0.02%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    153382151      9.66%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     30122413      1.90%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    145223210      9.14%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     98880731      6.23%     85.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     43203164      2.72%     88.03% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    144081286      9.07%     97.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     46072988      2.90%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1588221853                       # Class of committed instruction
system.switch_cpus_1.commit.refs            332238169                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1588221853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.811667                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.811667                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    422679121                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1958635648                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       99521507                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       237668121                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      7944163                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     43789043                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         261252205                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              262286                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          94257587                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              280270                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         139532387                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       126626932                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           671688365                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2143753                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          287                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1239991248                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        33551                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       355516                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      15888326                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                2                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.171909                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    131580076                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     49542339                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.527710                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    811601960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.481003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.452182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      490602200     60.45%     60.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       24895670      3.07%     63.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       27345653      3.37%     66.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       12296912      1.52%     68.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       16599069      2.05%     70.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       17222235      2.12%     72.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       12881382      1.59%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       10757030      1.33%     75.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      199001809     24.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    811601960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      1238345732                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      692904961                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 64603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     10477218                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      105756642                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.143095                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          356157249                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         94257586                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     179438653                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    272184807                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        36800                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       649540                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    100584894                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1839240879                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    261899663                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20785495                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1739478265                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      2520771                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     12144451                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      7944163                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     17973525                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       207223                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     16784792                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        39792                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        55995                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        34406                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     29222787                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     11308741                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        55995                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      9549095                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       928123                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2216603295                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1730271997                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.568440                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1260004940                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.131752                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1733542965                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1828973882                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     835637543                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.232033                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.232033                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      5536047      0.31%      0.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    942594784     53.55%     53.86% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       522193      0.03%     53.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4530776      0.26%     54.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    112942377      6.42%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          742      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            2      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       421189      0.02%     60.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     60.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       249780      0.01%     60.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       250586      0.01%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    155032610      8.81%     69.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     30633822      1.74%     71.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.17% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    146202260      8.31%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    118968623      6.76%     86.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     49302735      2.80%     89.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    146665266      8.33%     97.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     46409976      2.64%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1760263768                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     780228322                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   1533337894                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    749063264                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    792216514                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          45672868                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.025947                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      14356703     31.43%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            1      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           61      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            2      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     31.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd      5737827     12.56%     44.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     44.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     44.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        22356      0.05%     44.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     44.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     44.05% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult      9565497     20.94%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     64.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      5136178     11.25%     76.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        65959      0.14%     76.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead     10775376     23.59%     99.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        12908      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1020172267                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2847229731                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    981208733                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1298061506                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1839131365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1760263768                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       109514                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    251018994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2765269                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       109218                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    341459596                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    811601960                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.168876                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.569419                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    381180394     46.97%     46.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     58870069      7.25%     54.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     65290699      8.04%     62.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     59544266      7.34%     69.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     64543905      7.95%     77.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     61862411      7.62%     85.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     53860776      6.64%     91.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     30068348      3.70%     95.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     36381092      4.48%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    811601960                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.168703                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         126683533                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               56699                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     33741880                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5284490                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    272184807                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    100584894                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     584157598                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           18                       # number of misc regfile writes
system.switch_cpus_1.numCycles              811666563                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     228641097                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1776116293                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     66327536                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      121030464                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1531929                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1258865                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4758994001                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1919532418                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2162018450                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       257852533                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    116813619                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      7944163                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    196111712                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      385902113                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   1278894148                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   2108538270                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        21986                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          360                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       212771734                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          367                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2496531620                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3715463915                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  4469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1717                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9049002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1153                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17092828                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1153                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      6652371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        21079                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     13294982                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          21079                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              32981                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       631316                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5464                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              709                       # Transaction distribution
system.membus.trans_dist::ReadExReq            604282                       # Transaction distribution
system.membus.trans_dist::ReadExResp           604282                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32981                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1912015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1912015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1912015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     81189056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     81189056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81189056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            637972                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  637972    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              637972                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3907136995                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3356153000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1661803846500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1661803846500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7247614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2416190                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        18642                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6243071                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         1007423                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1007423                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           795436                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          795436                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7247614                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        56605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26085985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26142590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2385152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    628877952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              631263104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          636259                       # Total snoops (count)
system.tol2bus.snoopTraffic                  39321344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9686021                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000296                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017211                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9683151     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2870      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9686021                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10367563495                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12539322417                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29007995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst        17826                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      1381879                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1399705                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst        17826                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      1381879                       # number of overall hits
system.l2.overall_hits::total                 1399705                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          800                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      6641834                       # number of demand (read+write) misses
system.l2.demand_misses::total                6642634                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          800                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      6641834                       # number of overall misses
system.l2.overall_misses::total               6642634                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     72595500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 235506006500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     235578602000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     72595500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 235506006500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    235578602000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst        18626                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      8023713                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8042339                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst        18626                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      8023713                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8042339                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.042951                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.827776                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.825958                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.042951                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.827776                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.825958                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 90744.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 35457.978399                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 35464.636769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 90744.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 35457.978399                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 35464.636769                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              613685                       # number of writebacks
system.l2.writebacks::total                    613685                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      6641834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6642634                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      6641834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6642634                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     64595500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 169087666500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 169152262000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     64595500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 169087666500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 169152262000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.042951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.827776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825958                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.042951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.827776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.825958                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 80744.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 25457.978399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 25464.636769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 80744.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 25457.978399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 25464.636769                       # average overall mshr miss latency
system.l2.replacements                         614469                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1802505                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1802505                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1802505                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1802505                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        18605                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            18605                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        18605                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        18605                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      6028217                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       6028217                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       997761                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               997761                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         9662                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9662                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data        90000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        90000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      1007423                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1007423                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.009591                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.009591                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data     9.314842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     9.314842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         9662                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          9662                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    173218495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    173218495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.009591                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.009591                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 17927.809460                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17927.809460                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       191117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                191117                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       604319                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              604319                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  58834167500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   58834167500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       795436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            795436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.759733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.759733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 97356.143858                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97356.143858                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       604319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         604319                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  52790977500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52790977500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.759733                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.759733                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 87356.143858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87356.143858                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst        17826                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      1190762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1208588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      6037515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6038315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     72595500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 176671839000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 176744434500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst        18626                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      7228277                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7246903                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.042951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.835263                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.833227                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 90744.375000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 29262.343696                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 29270.489284                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          800                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      6037515                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6038315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     64595500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 116296689000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 116361284500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.042951                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.835263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.833227                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 80744.375000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 19262.343696                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 19270.489284                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3982.143614                       # Cycle average of tags in use
system.l2.tags.total_refs                     4416142                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1825171                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.419577                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3982.143614                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.972203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972203                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3997                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3545                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.975830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 138557726                       # Number of tag accesses
system.l2.tags.data_accesses                138557726                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          146                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      6005225                       # number of demand (read+write) hits
system.l3.demand_hits::total                  6005371                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          146                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      6005225                       # number of overall hits
system.l3.overall_hits::total                 6005371                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          654                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       636609                       # number of demand (read+write) misses
system.l3.demand_misses::total                 637263                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          654                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       636609                       # number of overall misses
system.l3.overall_misses::total                637263                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     57934000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  52230228500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      52288162500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     57934000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  52230228500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     52288162500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          800                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      6641834                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              6642634                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          800                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      6641834                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             6642634                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.817500                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.095848                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.095935                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.817500                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.095848                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.095935                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 88584.097859                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 82044.439365                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 82051.150781                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 88584.097859                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 82044.439365                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 82051.150781                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              631316                       # number of writebacks
system.l3.writebacks::total                    631316                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          654                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       636609                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            637263                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          654                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       636609                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           637263                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     51394000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  45864138001                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  45915532001                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     51394000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  45864138001                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  45915532001                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.817500                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.095848                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.095935                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.817500                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.095848                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.095935                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78584.097859                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72044.438582                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 72051.149998                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78584.097859                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72044.438582                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 72051.149998                       # average overall mshr miss latency
system.l3.replacements                         657192                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       613685                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           613685                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       613685                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       613685                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          667                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           667                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         8953                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 8953                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          709                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                709                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         9662                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             9662                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.073380                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.073380                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          709                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           709                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     13446500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total     13446500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.073380                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.073380                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18965.444288                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18965.444288                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data           37                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       604282                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              604282                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  49163472500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   49163472500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       604319                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            604319                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.999939                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999939                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81358.492393                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 81358.492393                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       604282                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         604282                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  43120652500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  43120652500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999939                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999939                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71358.492393                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71358.492393                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst          146                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      6005188                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            6005334                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          654                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        32327                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            32981                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     57934000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   3066756000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   3124690000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          800                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      6037515                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        6038315                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.817500                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.005354                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.005462                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88584.097859                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 94866.705850                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 94742.124253                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          654                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        32327                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        32981                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     51394000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   2743485501                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   2794879501                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.817500                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.005354                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.005462                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78584.097859                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 84866.690414                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 84742.109123                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    13393945                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    689960                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     19.412640                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     518.977589                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         4.517247                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      1697.069520                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1418.334826                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    97.814694                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 29031.286124                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.015838                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000138                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.051790                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.043284                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.002985                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.885965                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          976                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31733                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 213376904                       # Number of tag accesses
system.l3.tags.data_accesses                213376904                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           6038315                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1245001                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         6054877                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            9662                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           9662                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           604319                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          604319                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       6038315                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     19947278                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    464404416                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          657192                       # Total snoops (count)
system.tol3bus.snoopTraffic                  40404224                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          7309488                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.002884                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.053623                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                7288409     99.71%     99.71% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  21079      0.29%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            7309488                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         7261176005                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        9968782000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        41856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     40742976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40784832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        41856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     40404224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40404224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       636609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              637263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       631316                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             631316                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       103136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    100393383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             100496519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       103136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           103136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99558675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99558675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99558675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       103136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    100393383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            200055194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    631316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    636607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013450694500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39322                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1966943                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             593101                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      637263                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     631316                       # Number of write requests accepted
system.mem_ctrls.readBursts                    637263                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   631316                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             37891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             39033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            37951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41150                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7876653500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3186305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19825297250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12360.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31110.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   570211                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  556687                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                637263                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               631316                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  627273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  39496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  39443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  39494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       141663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    573.105920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   375.934079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.344387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25458     17.97%     17.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20439     14.43%     32.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9297      6.56%     38.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8277      5.84%     44.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9814      6.93%     51.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6020      4.25%     55.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5981      4.22%     60.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13140      9.28%     69.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43237     30.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       141663                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.206093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.143223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.286969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           1408      3.58%      3.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         37718     95.92%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            98      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            38      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            16      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             9      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             8      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39322                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.054626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.051207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.346269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38315     97.44%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               62      0.16%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              754      1.92%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              186      0.47%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39322                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               40784704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40403200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40784832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40404224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       100.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    100.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  406061866500                       # Total gap between requests
system.mem_ctrls.avgGap                     320091.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        41856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     40742848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40403200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 103135.947400647114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 100393067.380556210876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99556152.284447282553                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       636609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       631316                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     24451750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  19800845500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9657052261750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37388.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     31103.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15296701.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            505126440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            268481070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2280558840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1651874220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32035651440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30315270450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130311331680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       197368294140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        486.328507                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 338141667000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13551460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54140154750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            506347380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            269130015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2269484700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1643511780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32035651440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30499888320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     130155864000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       197379877635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        486.357050                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 337739115250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13551460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54542706500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1399279352                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69491990                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    126605394                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1595376736                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1399279352                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69491990                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    126605394                       # number of overall hits
system.cpu.icache.overall_hits::total      1595376736                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11952                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          249                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst        21534                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          33735                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11952                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          249                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst        21534                       # number of overall misses
system.cpu.icache.overall_misses::total         33735                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3293000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    349063999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    352356999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3293000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    349063999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    352356999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1399291304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69492239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    126626928                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1595410471                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1399291304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69492239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    126626928                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1595410471                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000170                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000170                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13224.899598                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 16209.900576                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10444.849533                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13224.899598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 16209.900576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10444.849533                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1334                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.407407                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        30331                       # number of writebacks
system.cpu.icache.writebacks::total             30331                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         2197                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2197                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         2197                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2197                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          249                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst        19337                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19586                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          249                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst        19337                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19586                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    290464999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    293508999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3044000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    290464999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    293508999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12224.899598                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 15021.202824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14985.652966                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12224.899598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 15021.202824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14985.652966                       # average overall mshr miss latency
system.cpu.icache.replacements                  30331                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1399279352                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69491990                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    126605394                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1595376736                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11952                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          249                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst        21534                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         33735                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3293000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    349063999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    352356999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1399291304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69492239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    126626928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1595410471                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000170                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13224.899598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 16209.900576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10444.849533                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         2197                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2197                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          249                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst        19337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19586                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3044000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    290464999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    293508999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12224.899598                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 15021.202824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14985.652966                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.676733                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1595408274                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             31538                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          50586.856300                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.300702                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.863372                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    91.512659                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.818947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001686                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.178736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6381673422                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6381673422                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    367776058                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     17360206                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    297791840                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        682928104                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    367776058                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     17360206                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    297791840                       # number of overall hits
system.cpu.dcache.overall_hits::total       682928104                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       234177                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18194                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     35621942                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       35874313                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       234177                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18194                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     35621942                       # number of overall misses
system.cpu.dcache.overall_misses::total      35874313                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1086798000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 1079536060908                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1080622858908                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1086798000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 1079536060908                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1080622858908                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    368010235                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17378400                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    333413782                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    718802417                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    368010235                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17378400                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    333413782                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    718802417                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001047                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.106840                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049908                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000636                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001047                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.106840                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049908                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 59733.868308                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 30305.367992                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30122.468378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 59733.868308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 30305.367992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30122.468378                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4362891                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          859                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            225903                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.313117                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    95.444444                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2001132                       # number of writebacks
system.cpu.dcache.writebacks::total           2001132                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     26598678                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     26598678                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     26598678                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     26598678                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        18194                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      9023264                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9041458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        18194                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      9023264                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9041458                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1068604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 269489338408                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 270557942408                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1068604000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 269489338408                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 270557942408                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001047                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.027063                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012579                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.027063                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012579                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58733.868308                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 29866.059378                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29924.149668                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58733.868308                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 29866.059378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29924.149668                       # average overall mshr miss latency
system.cpu.dcache.replacements                8256217                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231033982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11297718                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    210318547                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       452650247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     33819083                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      33872372                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     80810500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1008349851500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1008430662000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231083260                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11301729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    244137630                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    486522619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000213                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.138525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069621                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20147.220145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 29816.002152                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29771.480486                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     26590804                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     26590804                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4011                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      7228279                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7232290                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     76799500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 200106013000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 200182812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000355                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.029607                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19147.220145                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 27683.769954                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27679.035617                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    136742076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6062488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     87473293                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      230277857                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       184899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1802859                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2001941                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1005987500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  71186209408                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  72192196908                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    136926975                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6076671                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     89276152                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    232279798                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001350                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.002334                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.020194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70929.105267                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 39485.178490                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36061.101155                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         7874                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7874                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1794985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1809168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    991804500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  69383325408                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  70375129908                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.002334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.020106                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007789                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69929.105267                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 38653.986194                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38899.167965                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994162                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           692603256                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8256729                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.883491                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   361.635734                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    25.719742                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   124.638686                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.706320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.050234                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.243435                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2883466397                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2883466397                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661803846500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1168016811000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 493787035500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
