
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037650    0.000782    0.195614 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001851    0.027064    0.254945    0.450559 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027064    0.000069    0.450628 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009036    0.087044    0.618882    1.069510 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.087044    0.000383    1.069894 v fanout78/A (sg13g2_buf_8)
     7    0.044991    0.050599    0.153105    1.222999 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.051024    0.002653    1.225652 v fanout77/A (sg13g2_buf_8)
     8    0.037975    0.046162    0.130449    1.356101 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.046222    0.001502    1.357604 v _146_/A2 (sg13g2_o21ai_1)
     4    0.026678    0.436726    0.374380    1.731984 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.436737    0.001837    1.733821 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.009543    0.164104    0.273077    2.006898 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.164104    0.000537    2.007435 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004670    0.130426    0.194080    2.201515 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.130426    0.000300    2.201815 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003475    0.082689    0.124116    2.325931 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.082689    0.000138    2.326069 v _273_/A (sg13g2_nor2_1)
     1    0.007623    0.128288    0.148048    2.474118 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.128294    0.000693    2.474810 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006118    0.107696    0.139469    2.614279 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.107696    0.000406    2.614685 v output15/A (sg13g2_buf_2)
     1    0.053863    0.149920    0.248678    2.863363 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.149942    0.001819    2.865182 v sine_out[1] (out)
                                              2.865182   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.865182   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.015182   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037650    0.000782    0.195614 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001851    0.027064    0.254945    0.450559 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.027064    0.000069    0.450628 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009036    0.087044    0.618882    1.069510 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.087044    0.000383    1.069894 v fanout78/A (sg13g2_buf_8)
     7    0.044991    0.050599    0.153105    1.222999 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.051024    0.002653    1.225652 v fanout77/A (sg13g2_buf_8)
     8    0.037975    0.046162    0.130449    1.356101 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.046222    0.001502    1.357604 v _146_/A2 (sg13g2_o21ai_1)
     4    0.026678    0.436726    0.374380    1.731984 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.436737    0.001837    1.733821 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.009543    0.164104    0.273077    2.006898 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.164104    0.000537    2.007435 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004670    0.130426    0.194080    2.201515 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.130426    0.000300    2.201815 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003475    0.082689    0.124116    2.325931 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.082689    0.000138    2.326069 v _273_/A (sg13g2_nor2_1)
     1    0.007623    0.128288    0.148048    2.474118 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.128294    0.000693    2.474810 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006118    0.107696    0.139469    2.614279 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.107696    0.000406    2.614685 v output15/A (sg13g2_buf_2)
     1    0.053863    0.149920    0.248678    2.863363 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.149942    0.001819    2.865182 v sine_out[1] (out)
                                              2.865182   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -2.865182   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.015182   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
