// Seed: 4242148939
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input wire id_2
    , id_5,
    output uwire id_3
);
endmodule
module module_1 #(
    parameter id_4 = 32'd72,
    parameter id_6 = 32'd8
) (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    output tri0 id_3,
    input tri _id_4[-1 : id_6],
    input tri id_5,
    output wor _id_6,
    output tri id_7[-1 : 1],
    output tri1 id_8,
    output uwire id_9,
    input wor id_10,
    output supply1 id_11,
    output tri1 id_12,
    input tri1 id_13,
    output uwire id_14,
    output uwire id_15,
    input tri1 id_16,
    output tri1 id_17,
    output wire id_18,
    output wor id_19
);
  logic id_21;
  ;
  wire id_22, id_23;
  if (1) begin : LABEL_0
    begin : LABEL_1
      logic id_24 = -1;
      wire [-1 : 1] id_25, id_26;
    end
    integer id_27;
  end
  wire  id_28;
  logic id_29;
  ;
  logic id_30;
  ;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_13,
      id_14
  );
  assign modCall_1.id_1 = 0;
  logic [7:0][id_4] id_31;
  ;
endmodule
