###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        87051   # Number of WRITE/WRITEP commands
num_reads_done                 =       580473   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       449272   # Number of read row buffer hits
num_read_cmds                  =       580471   # Number of READ/READP commands
num_writes_done                =        87074   # Number of read requests issued
num_write_row_hits             =        57479   # Number of write row buffer hits
num_act_cmds                   =       161411   # Number of ACT commands
num_pre_cmds                   =       161380   # Number of PRE commands
num_ondemand_pres              =       139649   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9353967   # Cyles of rank active rank.0
rank_active_cycles.1           =      9042140   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       646033   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       957860   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       621248   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7959   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4322   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8404   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1818   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          396   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          570   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          940   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1122   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          542   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20229   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =           74   # Write cmd latency (cycles)
write_latency[40-59]           =          111   # Write cmd latency (cycles)
write_latency[60-79]           =          270   # Write cmd latency (cycles)
write_latency[80-99]           =          541   # Write cmd latency (cycles)
write_latency[100-119]         =          961   # Write cmd latency (cycles)
write_latency[120-139]         =         1787   # Write cmd latency (cycles)
write_latency[140-159]         =         2539   # Write cmd latency (cycles)
write_latency[160-179]         =         3272   # Write cmd latency (cycles)
write_latency[180-199]         =         3720   # Write cmd latency (cycles)
write_latency[200-]            =        73769   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       241516   # Read request latency (cycles)
read_latency[40-59]            =        72214   # Read request latency (cycles)
read_latency[60-79]            =        81665   # Read request latency (cycles)
read_latency[80-99]            =        34745   # Read request latency (cycles)
read_latency[100-119]          =        25757   # Read request latency (cycles)
read_latency[120-139]          =        20082   # Read request latency (cycles)
read_latency[140-159]          =        12609   # Read request latency (cycles)
read_latency[160-179]          =         9691   # Read request latency (cycles)
read_latency[180-199]          =         7838   # Read request latency (cycles)
read_latency[200-]             =        74352   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.34559e+08   # Write energy
read_energy                    =  2.34046e+09   # Read energy
act_energy                     =   4.4162e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.10096e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.59773e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83688e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6423e+09   # Active standby energy rank.1
average_read_latency           =      110.844   # Average read request latency (cycles)
average_interarrival           =      14.9799   # Average request interarrival latency (cycles)
total_energy                   =  1.61703e+10   # Total energy (pJ)
average_power                  =      1617.03   # Average power (mW)
average_bandwidth              =       5.6964   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        95551   # Number of WRITE/WRITEP commands
num_reads_done                 =       645923   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       503686   # Number of read row buffer hits
num_read_cmds                  =       645924   # Number of READ/READP commands
num_writes_done                =        95566   # Number of read requests issued
num_write_row_hits             =        60398   # Number of write row buffer hits
num_act_cmds                   =       178095   # Number of ACT commands
num_pre_cmds                   =       178065   # Number of PRE commands
num_ondemand_pres              =       154185   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9157902   # Cyles of rank active rank.0
rank_active_cycles.1           =      9183318   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       842098   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       816682   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       696050   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7194   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4377   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8500   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1519   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          391   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          581   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          986   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1116   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          546   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20234   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           77   # Write cmd latency (cycles)
write_latency[40-59]           =           70   # Write cmd latency (cycles)
write_latency[60-79]           =          214   # Write cmd latency (cycles)
write_latency[80-99]           =          441   # Write cmd latency (cycles)
write_latency[100-119]         =          844   # Write cmd latency (cycles)
write_latency[120-139]         =         1598   # Write cmd latency (cycles)
write_latency[140-159]         =         2321   # Write cmd latency (cycles)
write_latency[160-179]         =         3162   # Write cmd latency (cycles)
write_latency[180-199]         =         3721   # Write cmd latency (cycles)
write_latency[200-]            =        83098   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       249419   # Read request latency (cycles)
read_latency[40-59]            =        84964   # Read request latency (cycles)
read_latency[60-79]            =        90033   # Read request latency (cycles)
read_latency[80-99]            =        41778   # Read request latency (cycles)
read_latency[100-119]          =        30490   # Read request latency (cycles)
read_latency[120-139]          =        23870   # Read request latency (cycles)
read_latency[140-159]          =        15528   # Read request latency (cycles)
read_latency[160-179]          =        11949   # Read request latency (cycles)
read_latency[180-199]          =         9361   # Read request latency (cycles)
read_latency[200-]             =        88530   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.76991e+08   # Write energy
read_energy                    =  2.60437e+09   # Read energy
act_energy                     =  4.87268e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.04207e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.92007e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.71453e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73039e+09   # Active standby energy rank.1
average_read_latency           =      117.323   # Average read request latency (cycles)
average_interarrival           =      13.4861   # Average request interarrival latency (cycles)
total_energy                   =  1.65144e+10   # Total energy (pJ)
average_power                  =      1651.44   # Average power (mW)
average_bandwidth              =      6.32737   # Average bandwidth
