/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_15z;
  wire [20:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [19:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_21z;
  reg [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  reg [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  reg [8:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  reg [11:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[81] | in_data[70]) & in_data[40]);
  assign celloutsig_0_12z = ~((celloutsig_0_7z[7] | celloutsig_0_11z) & celloutsig_0_8z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z[1] | celloutsig_0_1z[0]) & (in_data[68] | celloutsig_0_0z));
  assign celloutsig_1_8z = ~((1'h1 | celloutsig_1_1z) & (celloutsig_1_1z | celloutsig_1_3z[4]));
  assign celloutsig_0_5z = ~((celloutsig_0_1z[9] | celloutsig_0_2z[1]) & (celloutsig_0_0z | celloutsig_0_1z[3]));
  assign celloutsig_0_11z = ~((celloutsig_0_2z[1] | celloutsig_0_6z[5]) & (celloutsig_0_10z[11] | celloutsig_0_6z[5]));
  assign celloutsig_0_17z = ~((celloutsig_0_7z[8] | celloutsig_0_3z) & (celloutsig_0_7z[8] | celloutsig_0_16z[10]));
  assign celloutsig_1_2z = ~((in_data[178] | celloutsig_1_0z[1]) & (celloutsig_1_0z[1] | celloutsig_1_0z[2]));
  assign celloutsig_1_1z = in_data[191] ^ celloutsig_1_0z[1];
  assign celloutsig_1_7z = in_data[153:144] & { celloutsig_1_4z[0], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = in_data[112:96] && 1'h1;
  assign celloutsig_0_8z = { celloutsig_0_1z[5], celloutsig_0_5z, celloutsig_0_5z } && celloutsig_0_7z[2:0];
  assign celloutsig_0_23z = { celloutsig_0_15z[2], celloutsig_0_22z } && { in_data[92:87], celloutsig_0_2z };
  assign celloutsig_1_10z = { celloutsig_1_0z[1:0], celloutsig_1_1z, celloutsig_1_0z } * { celloutsig_1_3z[3:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_21z = { celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_13z } * { in_data[35:26], celloutsig_0_3z };
  assign celloutsig_0_7z = ~ celloutsig_0_1z[17:7];
  assign celloutsig_0_1z = ~ in_data[53:34];
  assign celloutsig_0_13z = ~ celloutsig_0_1z[16:12];
  assign celloutsig_0_15z = ~ celloutsig_0_1z[8:4];
  assign celloutsig_0_24z = ~ { celloutsig_0_16z[14:11], celloutsig_0_8z };
  assign celloutsig_1_19z = { in_data[99:96], celloutsig_1_2z } ~^ celloutsig_1_10z[5:1];
  assign celloutsig_1_0z = in_data[187:185] ~^ in_data[103:101];
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_18z = { celloutsig_1_10z[3:2], celloutsig_1_7z[9:7], celloutsig_1_11z[6:0] };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_6z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_1z[7:1], celloutsig_0_5z, celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_2z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[89:86];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_22z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_22z = celloutsig_0_21z[8:0];
  assign { celloutsig_0_10z[6], celloutsig_0_10z[17:9], celloutsig_0_10z[4], celloutsig_0_10z[8], celloutsig_0_10z[3:0], celloutsig_0_10z[7] } = ~ { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign { celloutsig_0_16z[0], celloutsig_0_16z[2], celloutsig_0_16z[20:3] } = ~ { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_1z[19:3], celloutsig_0_0z };
  assign { celloutsig_1_3z[5], celloutsig_1_3z[13], celloutsig_1_3z[0], celloutsig_1_3z[4], celloutsig_1_3z[12], celloutsig_1_3z[3:1] } = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } ~^ { celloutsig_1_0z[2], in_data[108], celloutsig_1_2z, celloutsig_1_0z[1], in_data[107], celloutsig_1_0z[0], celloutsig_1_1z, celloutsig_1_1z };
  assign { celloutsig_1_4z[0], celloutsig_1_4z[2:1] } = { celloutsig_1_2z, celloutsig_1_3z[5:4] } ~^ { celloutsig_1_3z[1], celloutsig_1_3z[3:2] };
  assign { celloutsig_1_11z[12], celloutsig_1_11z[6:0] } = { celloutsig_1_10z[4], celloutsig_1_7z[6:0] } & { celloutsig_1_3z[12], celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_10z[5] = celloutsig_0_10z[7];
  assign celloutsig_0_16z[1] = celloutsig_0_16z[2];
  assign celloutsig_1_11z[11:7] = { celloutsig_1_10z[3:2], celloutsig_1_7z[9:7] };
  assign celloutsig_1_3z[11:6] = 6'h3f;
  assign celloutsig_1_4z[6:3] = { 2'h3, celloutsig_1_3z[5:4] };
  assign { out_data[139:128], out_data[100:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
