static T_1 T_2 F_1 ( void )\r\n{\r\nreturn F_2 ( V_1 ) ;\r\n}\r\nstatic int F_3 ( unsigned long V_2 ,\r\nstruct V_3 * V_4 )\r\n{\r\nstruct V_5 * V_6 = F_4 ( V_4 ,\r\nstruct V_5 , V_7 ) ;\r\nF_5 ( F_2 ( V_1 ) + V_2 ,\r\nV_6 -> V_8 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_3 F_6 ( int V_9 , void * V_10 )\r\n{\r\nstruct V_5 * V_6 = V_10 ;\r\nvoid (* F_7)( struct V_3 * );\r\nif ( F_2 ( V_6 -> V_11 ) & V_6 -> V_12 ) {\r\nF_5 ( V_6 -> V_12 , V_6 -> V_11 ) ;\r\nF_7 = F_8 ( V_6 -> V_7 . F_7 ) ;\r\nif ( F_7 )\r\nF_7 ( & V_6 -> V_7 ) ;\r\nreturn V_13 ;\r\n} else {\r\nreturn V_14 ;\r\n}\r\n}\r\nstatic void T_4 F_9 ( struct V_15 * V_16 )\r\n{\r\nvoid T_5 * V_17 ;\r\nT_6 V_18 ;\r\nint V_9 ;\r\nstruct V_5 * V_6 ;\r\nV_17 = F_10 ( V_16 , 0 ) ;\r\nif ( ! V_17 )\r\nF_11 ( L_1 ) ;\r\nif ( F_12 ( V_16 , L_2 , & V_18 ) )\r\nF_11 ( L_3 ) ;\r\nV_1 = V_17 + V_19 ;\r\nF_13 ( F_1 , 32 , V_18 ) ;\r\nF_14 ( V_17 + V_19 , V_16 -> V_20 ,\r\nV_18 , 300 , 32 , V_21 ) ;\r\nV_9 = F_15 ( V_16 , V_22 ) ;\r\nif ( V_9 <= 0 )\r\nF_11 ( L_4 ) ;\r\nV_6 = F_16 ( sizeof( * V_6 ) , V_23 ) ;\r\nif ( ! V_6 )\r\nF_11 ( L_5 ) ;\r\nV_6 -> V_11 = V_17 + V_24 ;\r\nV_6 -> V_8 = V_17 + F_17 ( V_22 ) ;\r\nV_6 -> V_12 = F_18 ( V_22 ) ;\r\nV_6 -> V_7 . V_20 = V_16 -> V_20 ;\r\nV_6 -> V_7 . V_25 = 300 ;\r\nV_6 -> V_7 . V_26 = V_27 ;\r\nV_6 -> V_7 . V_28 = F_3 ;\r\nV_6 -> V_7 . V_29 = F_19 ( 0 ) ;\r\nV_6 -> V_30 . V_20 = V_16 -> V_20 ;\r\nV_6 -> V_30 . V_31 = V_32 | V_33 ;\r\nV_6 -> V_30 . V_10 = V_6 ;\r\nV_6 -> V_30 . V_34 = F_6 ;\r\nif ( F_20 ( V_9 , & V_6 -> V_30 ) )\r\nF_11 ( L_6 ) ;\r\nF_21 ( & V_6 -> V_7 , V_18 , 0xf , 0xffffffff ) ;\r\nF_22 ( L_7 , V_9 ) ;\r\n}
