library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use small_8_types_and_constants.all;

entity alu is
generic
(
	WIDTH : natural := CPU_WIDTH
);
port
(
	A,D : in std_logic_vector(WIDTH-1 downto 0);
	