// ***********************/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**\**\****/**/**
// timing_gen            /**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/****\**\**/**/***
// *********************/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/******\**\/**/****
+incdir+$RTL_ROOT/soc/dip_timing_gen
+incdir+$RTL_ROOT/soc/dip_timing_gen/include
+incdir+$ROOT/2-sim/sim_timing_gen/image_in
+incdir+$ROOT/2-sim/sim_timing_gen/image_out
$RTL_ROOT/soc/dip_timing_gen/image_capture.v
$RTL_ROOT/soc/dip_timing_gen/image_source.v
$RTL_ROOT/soc/dip_timing_gen/tmg_pass.v
$RTL_ROOT/soc/dip_timing_gen/timing_gen.sv
$RTL_ROOT/soc/dip_timing_gen/sim_timing_gen.sv
