0x00000000 "PMU200: /\/ Exporting 2D eyes\n"
0x00010000 "PMU200: /\/ Exporting Channel A\n"
0x00020000 "PMU200: /\/ Exporting Channel B\n"
0x00030000 "PMU200: /\/ Exporting RX eyes\n"
0x00040000 "PMU200: /\/ Exporting TX eyes\n"
0x00050001 "num_of_ranks = %d;\n"
0x00060001 "dbyte_start = %d;\n"
0x00070001 "dbyte_end = %d;\n"
0x00080001 "laneMask = 0x%03x;\n"
0x00090001 "messgBlock->RX2D_Delay_Weight = %d;\n"
0x000a0001 "messgBlock->RX2D_Voltage_Weight = %d;\n"
0x000b0001 "messgBlock->TX2D_Delay_Weight = %d;\n"
0x000c0001 "messgBlock->TX2D_Voltage_Weight = %d;\n"
0x000d0001 "messgBlock->CsPresentChA = %d;\n"
0x000e0001 "messgBlock->CsPresentChB = %d;\n"
0x000f0001 "#define MAX_LANES %d\n"
0x00100001 "#define MAX_DBYTES %d\n"
0x00110000 "twoD_Eye_t eye[2][2][MAX_DBYTES][MAX_LANES] = {\n"
0x00120004 "[%d][%d][%d][%d] = {\n"
0x00130000 "\t\t{ /\/ data:   {vlo,vhi}; if vhi==0 no passing points\n"
0x00140003 "\t\t\t{%4d,%4d}, /\/ %d\n"
0x00150000 "\t\t}, /\/ end data\n"
0x00160000 "/\/ center\n"
0x00170000 "\t\t{\n"
0x00180003 "\t\t.anchorVoltage = %d,\n\t\t.optimalVoltageOffset = %d,\n\t\t.Delay = %d\n"
0x00190003 "\t\t.anchorDelay = %d,\n\t\t.optimalDelayOffset = %d,\n\t\t.voltage = %d\n"
0x001a0000 "\t\t}\n\t}, /\/ end eye\n"
0x001b0000 "};/\/ end eye array\n"
0x001c0040 "PMU4: %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d\n"
0x001d001f "PMU4: %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d\n"
0x001e0005 "PMU4: -- DB%d L%d -- centers: anchor voltage = %d, optimal voltage offset = %d delay = %d\n"
0x001f0005 "PMU4: -- DB%d L%d -- centers: anchor delay = %d, optimal delay offset = %d voltage = %d\n"
0x00200003 "PMU4: -------- 2D Read Scanning TG %d (CS 0x%x) Lanes 0x%03x --------\n"
0x00210003 "PMU4: -------- 2D Write Scanning TG %d (CS 0x%x) Lanes 0x%03x --------\n"
0x00220000 "PMU: ***** Assertion Error - terminating *****\n"
0x00280000 "Unable to program pulse registers for alt latency\n"
0x002c0000 "PMU: Error: Polling on ACSM done failed to complete in acsm_poll_done()...\n"
0x002f0001 "PMU Error: Invalid Mux selection for Pattern Mode: %d \n"
0x00300001 "PMU Error: Invalid DB selection for Pattern Mask Mode: %d \n"
0x003d0000 "PMU5: Writing new TxImpedances and Slew rates HMAC:\n"
0x003e0001 "PMU5: LSTxImpedanceCK TxImpedanceAC HMAC[5,12] = 0x%x\n"
0x003f0001 "PMU5: LSTxImpedanceCS TxImpedanceAC HMAC[4] = 0x%x\n"
0x00400001 "PMU5: LSTxImpedanceCA TxImpedanceAC HMAC[0-3,7-10] = 0x%x\n"
0x00410001 "PMU5: LSTxSlewCK TxSlewAC HMAC[5,12] = 0x%x\n"
0x00420001 "PMU5: LSTxCSlewCS TxSlewAC HMAC[4] = 0x%x\n"
0x00430001 "PMU5: LSTxSlewCA TxSlewAC HMAC[0-3,7-10] = 0x%x\n"
0x00450000 "PMU5: Restoring original TxImpedances and Slew rates:\n"
0x004c0001 "enable_channel_lp(%d) called with invalid parameter\n"
0x005a0007 "PMU4: Dbyte%d: RxReplicaPathPhase 0: %d, 1: %d, 2: %d, 3: %d, 4: %d RxReplicaLcdlPh1UI2UI %d  \n"
0x005d0000 "PMU: Error: Path Phase not found.\n"
0x00630003 "PMU4: WARNING PClk DCD min offset has max value, CSR 0x%x min=%d max=%d\n"
0x00640003 "PMU4: WARNING PClk DCD max offset has min value, CSR 0x%x min=%d max=%d\n"
0x00650004 "PMU4: PClk DCD offset calibration DB CSR 0x%x min=%d max=%d avg=%d\n"
0x00660004 "PMU4: PClk DCD offset calibration AC CSR 0x%x min=%d max=%d avg=%d\n"
0x00680001 "PMU: Error, unexpected number of DCD instances (%d).\n"
0x00690008 "PMU5: Pclk DCA code Pstate%d AC CH%d HM%d AcLn%d: coarse = %2d (0x%02x) fine = %2d (0x%02x)\n"
0x006a0008 "PMU5: Pclk DCA code Pstate%d DBYTE%d HM%d DqLn%d: coarse = %2d (0x%02x) fine = %2d (0x%02x)\n"
0x006d0002 "PMU10: PClk DCA calibration, PclkDCAEn=%d PclkDCACalMode=%d\n"
0x006e0001 "PMU10: PClk DCA calibration disabled for PState %d.\n"
0x006f0002 "PMU10: PClk DCA calibration complete for PState %d (PclkDCACalMode %d).\n"
0x00700002 "PMU4: SaveLcdlSeed: Saving seed seed dx:%x ac:%x\n"
0x00710001 "PMU4: SaveLcdlSeed: Updating GPR10 and GPR11 with seed 0x%0x\n"
0x00740003 "PMU Error: Invalid DFIMRL calculated. destTg=%d chan=%d DFIMRL=0x%x  \n"
0x00760000 "PMU4: Storing frequency change results to ACSM for multiple Pstate case\n"
0x00770005 "PMU4: Writing Pstate %d Rank %d Channel %d MR%d mrVal:0x%x\n"
0x00780005 "PMU4: Writing Pstate %d Rank %d Channel %d MR%d mrVal:0x%x\n"
0x00790002 "PMU4: Storing MR%d mrVal:0x%x\n"
0x007a0000 "PMU4: Reading Trained MRS from previous pstate(s)\n"
0x007b0005 "PMU4: Reading Pstate %d Rank %d Channel %d MR%d mrVal:0x%x\n"
0x00860001 "PMU Error: Invalid filterMode_t Enum Selected %d.\n"
0x00870000 "VMRS may only be written at boot frequency\n"
0x00880000 "PMU200: /\/ Exporting 2D eyes\n"
0x00890000 "PMU200: /\/ Exporting Channel A\n"
0x008a0000 "PMU200: /\/ Exporting Channel B\n"
0x008b0000 "PMU200: /\/ Exporting RX eyes\n"
0x008c0000 "PMU200: /\/ Exporting TX eyes\n"
0x008d0001 "num_of_ranks = %d;\n"
0x008e0001 "dbyte_start = %d;\n"
0x008f0001 "dbyte_end = %d;\n"
0x00900001 "laneMask = 0x%03x;\n"
0x00910001 "messgBlock->RX2D_Delay_Weight = %d;\n"
0x00920001 "messgBlock->RX2D_Voltage_Weight = %d;\n"
0x00930001 "messgBlock->TX2D_Delay_Weight = %d;\n"
0x00940001 "messgBlock->TX2D_Voltage_Weight = %d;\n"
0x00950001 "messgBlock->CsPresentChA = %d;\n"
0x00960001 "messgBlock->CsPresentChB = %d;\n"
0x00970001 "#define MAX_LANES %d\n"
0x00980001 "#define MAX_DBYTES %d\n"
0x00990000 "twoD_Eye_t eye[2][2][MAX_DBYTES][MAX_LANES] = {\n"
0x009a0004 "[%d][%d][%d][%d] = {\n"
0x009b0000 "\t\t{ /\/ data:   {vlo,vhi}; if vhi==0 no passing points\n"
0x009c0003 "\t\t\t{%4d,%4d}, /\/ %d\n"
0x009d0000 "\t\t}, /\/ end data\n"
0x009e0000 "/\/ center\n"
0x009f0000 "\t\t{\n"
0x00a00003 "\t\t.anchorVoltage = %d,\n\t\t.optimalVoltageOffset = %d,\n\t\t.Delay = %d\n"
0x00a10003 "\t\t.anchorDelay = %d,\n\t\t.optimalDelayOffset = %d,\n\t\t.voltage = %d\n"
0x00a20000 "\t\t}\n\t}, /\/ end eye\n"
0x00a30000 "};/\/ end eye array\n"
0x00a40040 "PMU4: %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d\n"
0x00a5001f "PMU4: %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d %3d\n"
0x00a60005 "PMU4: -- DB%d L%d -- centers: anchor voltage = %d, optimal voltage offset = %d delay = %d\n"
0x00a70005 "PMU4: -- DB%d L%d -- centers: anchor delay = %d, optimal delay offset = %d voltage = %d\n"
0x00a80003 "PMU4: -------- 2D Read Scanning TG %d (CS 0x%x) Lanes 0x%03x --------\n"
0x00a90003 "PMU4: -------- 2D Write Scanning TG %d (CS 0x%x) Lanes 0x%03x --------\n"
0x00aa0000 "PMU4: pmu_2Dtrain()\n"
0x00ab0000 "PMU4: pmu_2Dtrain() - RX-C EYES\n"
0x00ac0000 "PMU4: pmu_2Dtrain() -RX-T EYES\n"
0x00ad0000 "PMU4: pmu_2Dtrain() -TX EYES\n"
0x00ae0000 "PMU4: Force first rank only training\n"
0x00af0000 "PMU4: pmu_2Dtrain() - COLLECTEYES\n"
0x00b00000 "PMU4: pmu_2Dtrain() - EXPORT COLLECTED EYES\n"
0x00b10000 "PMU4: pmu_2Dtrain() - PROCESS EYES\n"
0x00b20000 "PMU4: pmu_2Dtrain() - EXPORT PROCESSED EYES\n"
0x00b30000 "PMU4: pmu_2Dtrain() - WRITING TX TRAINED VALUES\n"
0x00b40000 "PMU4: pmu_2Dtrain() - WRITING RX TRAINED VALUES\n"
0x00b50000 "PMU4: pmu_2Dtrain() - ADJUSTING RX TRAINED VALUES\n"
0x00b60000 "PMU4: pmu_2Dtrain() - ADJUSTING RX TRAINED VALUES for PPT\n"
0x00b70000 "PMU4: Force second rank training\n"
0x00b80000 "PMU4: pmu_2Dtrain() - WRITING TX TRAINED VALUES\n"
0x00b90000 "PMU4: pmu_2Dtrain() - WRITING RX TRAINED VALUES\n"
0x00ba0002 "PMU4: EYE OPTIMIZATION rx/tx = %d ranks = %d\n"
0x00bb0000 "PMU4: lpddr4; FIND BEST VREF FOR SINGLE INTERSECTED EYE\n"
0x00bc0002 "PMU4: compounded eye center: (%d,%d)\n"
0x00bd0002 "PMU4: Compounded eye solution: (%d,%d)\n"
0x00be0000 "PMU4: FIND OPTIMAL DELAY FOR EACH EYE GIVEN THE OPTIMAL COMMON VREF\n"
0x00bf0004 "PMU4: [%d][%d][%d] optimal delay = %d\n"
0x00c00000 "PMU4: lpddr4; FIND SOME SORT OF OPTIMAL DELAY FOR ALL AND ATTACH TO EACH EYE\n"
0x00c10000 "PMU4: lpddr4; FIND INTERSECTION OF ALL INVOLVED EYES WITH DELAY ALIGNMENT\n"
0x00c20000 "PMU4: lpddr4; FIND BEST VREF FOR SINGLE INTERSECTED EYE\n"
0x00c30002 "PMU4: compounded eye center: (%d,%d)\n"
0x00c40002 "PMU4: Compounded eye solution: (%d,%d)\n"
0x00c50000 "PMU4: (lpddr4) FIND OPTIMAL DELAY FOR EACH EYE GIVEN THE OPTIMAL COMMON VREF\n"
0x00c60004 "PMU4: [%d][%d][%d] optimal delay = %d\n"
0x00c70002 "PMU4: lpddr5 x16; compound all lanes and high/low dbytes; dbytes:%d lane:%d\n"
0x00c80002 "PMU4: Compounded eye solution: (%d,%d)\n"
0x00c90002 "PMU4: Compounded eye hi solution: (%d,%d)\n"
0x00ca0002 "PMU4: lpddr5 x16; Find optimal delays given common Vref odd/even dbytes; dbytes:%d lane:%d\n"
0x00cb0004 "PMU4: [%d][%d][%d] optimal delay = %d\n"
0x00cc0001 "PMU: Bad status during tstage: 0x%04x\n"
0x00cd0003 "PMU: Error: Margins are zero. 2D Training Failed cs = %d, dbyte = %d, lane = %d\n"
0x00ce0003 "PMU: Four Eye Optimization 2D Training Failed cs = %d, dbyte = %d, lane = %d\n"
0x00cf0003 "PMU: 2D Training Failed for Weighted Mean cs = %d, dbyte = %d, lane = %d\n"
0x00d00003 "PMU: Error: 2D Training Failed. eye_optimal_delay_for_vref - cs = %d, dbyte = %d, lane = %d\n"
0x00d10003 "PMU: 2D Training Failed - largest_empty_circle - cs = %d, dbyte = %d, lane = %d\n"
0x00d20004 "PMU: Error: Training Failure: Eye width less than %d/64 - create_search_seeds - cs = %d, dbyte = %d, lane = %d\n"
0x00d30003 "PMU: Error: Training Failure: Eye failure at new offset - adjust_delay_for_eye_collapse - cs = %d, dbyte = %d, lane = %d\n"
0x00d40005 "PMU4: running roundCoarse() C->coarse:%d, C->fine:%d T->coarse:%d, T->fine:%d numUIs:%d\n"
0x00d50003 "C->coarse (%d) != T->coarse (%d) numUIs=%d\n"
0x00e10001 "PMU4: CAA%d "
0x00e20001 "%02x"
0x00e30000 "\n"
0x00e40001 "PMU4: CAB%d "
0x00e50001 "%02x"
0x00e60000 "\n"
0x00fb0000 "PMU: Unexplained error during loading CA rising edge resident sequence\n"
0x01040000 "PMU: Unexplained error during loading CA rising edge resident sequence\n"
0x010e0000 "PMU: Unexplained error during loading CA rising edge resident sequence\n"
0x01150000 "PMU: Unexplained error during loading CA falling edge resident sequence\n"
0x01400000 "PMU10:Optimizing vref\n"
0x01420002 "PMU4: CA Vref bitmap for rank%d chan%d : "
0x01430001 "%d"
0x01440000 "\n"
0x01460002 "Failed to find sufficient CA Vref Passing Region for CS %d channel %d\n"
0x01470003 "PMU4: StartIdx:%2d EndIdx:%2d Result:%2d\n"
0x01480005 "PMU5: Found %d.%d%% MR12:%x for cs:%d chan %d\n"
0x01510003 "PMU5: Begin CS training for channel %u, rank %u, lane %u\n"
0x01550000 "PMU: LP5 CS Training Error! CS is Late wrt CA! Unable to proceed further\n"
0x01580000 "PMU4: CS bitmap is\n"
0x01590002 "PMU4: CS%d (CA[%u]) "
0x015a0001 "%02x"
0x015b0000 "\n"
0x015c0000 "PMU: CS Training Error: No 0->1 transition as bitmap is all 0s\n"
0x015d0001 "PMU4: At delay:%u, 0->1 transition occurred\n"
0x015e0001 "PMU4: CSBACKOFF = %u\n"
0x015f0001 "PMU4: Subtracting %u from the delay\n"
0x016a0003 "PMU5: Begin CS Scan for channel %u, rank %u, lane %u\n"
0x016d0000 "PMU: LP5 CS Training Error! CS is Late wrt CA! Unable to proceed further\n"
0x01700000 "PMU4: CS bitmap is\n"
0x01710002 "PMU4: CS%d (CA[%u]) "
0x01720001 "%02x"
0x01730000 "\n"
0x01740000 "PMU: CS Scan Error: No 0->1 transition as bitmap is all 0s\n"
0x01750001 "PMU4: At delay:%u, 0->1 transition occurred\n"
0x01780003 "PMU5: csdly determined from CS training of channel %u, CS %u is: %i\n"
0x017d0000 "CA TRAINING ERROR: MsgMisc[3] is 1 => Boot frequency clock is disabled. Reset to execute CA training "
0x017f0000 "PMU4: Invalid channel and rank selection\n"
0x01810002 "PMU4: Channel %u CA bitmap after rising edge CA training of rank %u is\n"
0x01820002 "PMU4: Channel %u CA bitmap after falling edge CA training of rank %u is\n"
0x01830006 "PMU4: CA scanned data = %u: Channel %u, lane %u, error %u, dly %u, vref %u\n"
0x01850002 "PMU4: Left Edge Lane=%u, minPassDly=%d\n"
0x01860002 "PMU4: Right Edge Lane=%u, minPassDly=%d\n"
0x01890003 "PMU5: csdly determined from CS training of channel %u, CS %u is: %i\n"
0x018c0005 "PMU4: Fast CA Training start for Channel %u, CS %u, CoarseCaTrain=%u, startSweepDly=%u,endSweepDly=%u\n"
0x018e0003 "PMU4: Fast CA Training ended for Channel %u, CS %u, CoarseCaTrain %u\n"
0x018f0000 "PMU4: fine CA train starts\n"
0x01900007 "PMU4: chan=%u, rank=%u, RisingEdge=%u, leftStart=%u, leftEnd=%u,rightStart=%u, rightEnd=%u\n"
0x01910000 "PMU4:Invalid Condition\n"
0x01920002 "PMU4: CA Training CPclkDivRatio_val=0x%x, lptr.AcQuarterDataRateEn=%u\n"
0x01930000 "CA TRAINING ERROR: MsgMisc[3] is 1 => Boot frequency clock is disabled. Reset to execute CA training "
0x01960002 "PMU4: Channel %u CA bitmap after rising edge CA training of rank %u is\n"
0x01980002 "PMU4: Channel %u CA bitmap after rising edge CA training of rank %u is\n"
0x01990002 "PMU4: Channel %u CA bitmap after falling edge CA training of rank %u is\n"
0x019a0002 "PMU4: Channel %u uses normal clock (offset = %u)\n"
0x019b0002 "PMU4: Channel %u uses delayed clock (offset = %u)\n"
0x019d0004 "PMU4: lane %u, valid range from min_dly:%d to max_dly:%d span:%d\n"
0x01a10001 "\nPMU10: CA training - eye is less than %d steps wide.\n"
0x01a20004 "PMU5: Setting ACTxDly for channel %u, lane %u to %u, (offset = %u)\n"
0x01a30003 "PMU5: Setting ACTxDly for CS1 of channel %u to %i, (offset = %u)\n"
0x01a40003 "PMU5: Setting ACTxDly for CS2 of channel %u to %i, (offset = %u)\n"
0x01a50002 "PMU5: Setting CKTxDly for channel %u to %i\n"
0x01a60000 "PMU: Error: CA Training Failed.\n"
0x01a90002 "PMU5: VID read as 0x%x from db %d\n"
0x01aa0002 "PMU5: rev read as 0x%x from db %d\n"
0x01b60001 "PMU5: DCA result of rank %u as read by sweeping MR30 is\n"
0x01b70000 "PMU4: DCA val     "
0x01b80001 "%3i"
0x01b90000 "\n"
0x01ba0001 "PMU4: DB%u flip0   "
0x01bb0001 "%3u"
0x01bc0000 "\n"
0x01bd0001 "PMU4: DB%u flip1   "
0x01be0001 "%3u"
0x01bf0000 "\n"
0x01c30003 "PMU4: Rank %u, DB%d calculated as = %i\n"
0x01c40001 "cannot find crossover at DB%d, duty cycle too small\n"
0x01c50001 "cannot find crossover at DB%d, duty cycle too large\n"
0x01c70003 "PMU5: Setting MR30 for cs %d chan %d to 0x%x\n"
0x01c90004 "PMU4: DB%u lane %u, Saving RxClkT = 0x%x, RxClkC = 0x%x\n"
0x01ca0000 "PMU4: Restoring trained values of RxClkT, RxClkC\n"
0x01cb0004 "PMU4: DB%u lane %u, restoring RxClkT = 0x%x, RxClkC = 0x%x\n"
0x01d10000 "PMU4: average_out_phy_dca_delays function called\n"
0x01d20003 "PMU4: rdwr_dca_dly [%d][%d]=%d\n"
0x01d30002 "PMU4: PHY DCA delays min=%d max=%d \n"
0x01d40002 "PMU4: PHY DCA VALUES avg pd = %d avg pu = %d \n"
0x01d50003 "PMU5: Setting MR69 for cs %d chan %d to 0x%x\n"
0x01d60003 "PMU5: Setting MR30 for cs %d chan %d to 0x%x\n"
0x01d70005 "PMU4: In train_phy_dca, csn = %u, iterations = %u, doDBI = 0x%x, stage = %u, alt = %u\n"
0x01d80002 "PMU4: coarse_t = 0x%x, coarse_c = 0x%x\n"
0x01dd0003 "PMU4:  DB:%d rdca %d duty %d\n"
0x01e60004 "PMU4: DB:%u, delay for DCA dcaIndex %u = %i cumulative = %d\n"
0x01e70003 "PMU4: DB:%u, DCA %u gives the max eye width in all lanes as %u\n"
0x01e80002 "PMU4: DB:%u, programming pd DCA %u\n"
0x01e90003 "PMU4: DB:%u, read_write_dly %u rdwr_dca_dly_count = %u \n"
0x01ea0003 "PMU4: DB:%d, DCA index %u gives best duty cycle with a deviation of %u\n"
0x01eb0003 "PMU4: DB:%u, DCA index %u gives the max eye width in all lanes as %u\n"
0x01ec0002 "PMU4: DB:%u, programming MR69 to RDCA %d\n"
0x01ed0003 "PMU4: DB:%u, DCA index %u gives the max eye width in all lanes as %u\n"
0x01ee0002 "PMU4: DB:%u, programming MR30 to DCA %d\n"
0x01ef0000 "\nPMU200: Running compound_and_optimize_4_eyes_hill_climb()\n"
0x01f00001 "PMU200: seeds set %d\n"
0x01f10001 "PMU200: delay_tg0 = %d\n"
0x01f20001 "PMU200: delay_tg1 = %d\n"
0x01f30001 "PMU200: vref0 = %d\n"
0x01f40001 "PMU200: vref2 = %d\n"
0x01f50000 "\nPMU200: Create Edge Lists\n"
0x01f60001 "PMU200: (*e00).center.anchorDelay = %d\n"
0x01f70001 "PMU200: (*e20).center.anchorDelay = %d\n"
0x01f80001 "PMU200: (*e01).center.anchorDelay = %d\n"
0x01f90001 "PMU200: (*e21).center.anchorDelay = %d\n"
0x01fa0000 "PMU200: New anchorDelays:\n"
0x01fb0001 "PMU200: (*e00).center.anchorDelay = %d\n"
0x01fc0001 "PMU200: (*e20).center.anchorDelay = %d\n"
0x01fd0001 "PMU200: (*e01).center.anchorDelay = %d\n"
0x01fe0001 "PMU200: (*e21).center.anchorDelay = %d\n"
0x01ff0001 "PMU200: anchorDelay_offset_00 = %d\n"
0x02000001 "PMU200: anchorDelay_offset_20 = %d\n"
0x02010001 "PMU200: anchorDelay_offset_01 = %d\n"
0x02020001 "PMU200: anchorDelay_offset_21 = %d\n"
0x02030000 "\nPMU200: Iterate Over Seeds\n"
0x02040001 "\nPMU200: Explore Seed Set: %d\n"
0x02050004 "PMU200: (margin_eye00,margin_eye01,margin_eye20,margin_eye21) = (%d,%d,%d,%d)\n"
0x02060000 "PMU200: Terminating exploration of seed set due to one margin being zero.\n"
0x02070003 "PMU200: initial t=%d delay0 = %d delay1 = %d\n"
0x02080001 "PMU200: vref0 = %d\n"
0x02090001 "PMU200: vref2 = %d\n"
0x020a0004 "PMU200: margin = 0x%08x %08x %08x %08x\n"
0x020b0004 "PMU200: %d t=%d delay0 = %d delay1 = %d\n"
0x020c0001 "PMU200: vref0 = %d\n"
0x020d0001 "PMU200: vref2 = %d\n"
0x020e0004 "PMU200: last_margin = 0x%08x %08x %08x %08x\n"
0x020f0004 "PMU200: current_margin = 0x%08x %08x %08x %08x\n"
0x02100000 "PMU4: compound_and_optimize_four_eyes() STEP 1\n"
0x02110000 "PMU4: compound_and_optimize_four_eyes() STEP 2\n"
0x02120000 "PMU4: compound_and_optimize_four_eyes() STEP 3\n"
0x02130000 "PMU4: running compound_2_eyes()\n"
0x02140004 "PMU4: cs: %d polarity:%d dbyte: %d lane: %d\n"
0x02150002 "PMU200: compound_2_eyes() x_offset=%d, y_offset=%d\n"
0x02160002 "PMU201: mass_sum = 0 momentx_sum = %d, momenty_sum = %d\n"
0x02170000 "PMU201: no eye opening\n"
0x02180001 "PMU4: running eye_optimal_delay_for_vref() for  vref_constraint: %d\n"
0x02190002 "PMU4: running eye_optimal_delay_for_vref_fastscan() for  vref_constraint: %d rounded: %d\n"
0x021a0002 "PMU4: Empty eye section (%d <xs %d)\n"
0x021b0004 "\nPMU200: Running hill_climb_2d() with seed (%d,%d) weights: voltage^2=%d delay^2=%d\n"
0x021c0004 "PMU200: hill_climb_2d() Initial point: (%d,%d) cost: %d 0x%08x\n"
0x021d0007 "PMU200: %u point: (%d,%d) cost: %d 0x%08x , temp:%d, count_down = %d\n"
0x021e0003 "PMU201 Left Edge of Eye at delay: %d, Right Edge: %d, Width: %d\n"
0x021f0003 "Error:Failed to find Si Friendly Offset offset for cs %d dbyte %d lane %d\n"
0x02200003 "PMU200: adjust_delay_for_eye_collapse() new point is outside eye: Vdef = %d, delay = %d, offset = %d\n"
0x02210002 "PMU4: msgblock margin A[%d]: %d\n"
0x02220002 "PMU4: msgblock margin B[%d]: %d\n"
0x02240001 "PMU Error: Invalid Training Pattern Enum Selected %d.\n"
0x02250001 "PMU: Error: Invalid Training CSR %d specified in training.\n"
0x02270003 "PMU: Error: tx/rx (%u) user provided vrefEnd (%u) is bigger than max allowed (%u)!\n"
0x02280004 "PMU4: start %d stop %d  step %d fixed %d\n"
0x02370005 "PMU: Error: CS%d DB%d L%d 1D eye width of %d <= %d\n"
0x023e0002 "PMU: Error: fastscan dataIndex %d is greater than %d\n"
0x02450005 "PMU4: Data Collection iterations 0x%x trainingCsr %d traininPatternEnum %d doDBI %d vrefStepSize %d\n"
0x024b0003 "PMU4: CS %d Dbyte %d worked with DFIMRL = %d DFICLKs \n"
0x02500001 "PMU: Error: CS%d failed to find a DFIMRL setting that worked for all bytes during MaxRdLat training\n"
0x02520000 "PMU: Error: No passing DFIMRL value found for any chip select during MaxRdLat training\n"
0x025a0007 "CS%d DB%d L%d optimalDelays true = %dc %df, complement = %dc %df\n"
0x02860000 "PMU4: 2d recenter rdqs after DFE training\n"
0x02870000 "PMU4: 1d recenter rdqs after DFE training\n"
0x02880000 "PMU4 running pmu_rxdfe_gen3()\n"
0x02890000 "PMU: Both Skip True and Skip complement are set\n"
0x028a0003 "PMU4: Skip true eye gathering %d, Skip complement eye gathering %d, perform negative tap scans %d \n"
0x028b0001 "PMU4: rxdfe_gen3 using eye scoring criteria %d \n"
0x028c0005 "PMU4: CSN%x DB%u lane %u, Saving RxClkT = 0x%x, RxClkC = 0x%x\n"
0x028d0003 "PMU4: RxDFE eye process for Tap%dIndex=%X  csn=%x\n"
0x028e0005 "PMU4:RxClkC rxdfe score calc DB%d CSN%d LN%d dfe setting %d total score %d\n"
0x028f0005 "PMU4:RxClkT rxdfe score calc DB%d CSN%d LN%d dfe setting %d total score %d\n"
0x02900005 "PMU4:RxClkC rxdfe score calc DB%d CSN%d LN%d dfe setting %d total score %d\n"
0x02910005 "PMU4:RxClkT rxdfe score calc DB%d CSN%d LN%d dfe setting %d total score %d\n"
0x02920005 "PMU4: Worst case rxdfe score calc DB%d CSN%d LN%d dfe setting %d total score %d\n"
0x02930007 "PMU4: for csn: %d db: %d lane: %d tapIndex %d, best dfe is %x total score %d maxLaneScore %d \n"
0x02940003 "PMU: Training failed for cs = %d, db = %d, lane %d\n"
0x02950005 "PMU4: CSN%x DB%u lane %u, Restoring RxClkT = 0x%x, RxClkC = 0x%x\n"
0x02960000 "PMU4: 2d recenter rdqs after DFE training\n"
0x02970000 "PMU4: 1d recenter rdqs after DFE training\n"
0x02980000 "PMU: configuration error, check EnabledDQsChB and CsPresentChB\n"
0x02990000 "PMU: configuration error, EnabledDQsChB and CsPresentChB must both be zero to disable ChB\n"
0x029a0002 "PMU10: PHY TOTALS - NUM_DBYTES %d NUM_NIBBLES %d \n"
0x029b0006 "PMU10: CSA=0x%02X, CSB=0x%02X, TSTAGES=0x%04X, HDTOUT=%d, MMISC=%d DRAMFreq=%dMT DramType=LPDDR4\n"
0x029c0006 "PMU10: CSA=0x%02X, CSB=0x%02X, TSTAGES=0x%04X, HDTOUT=%d, MMISC=%d DRAMFreq=%dMT DramType=LPDDR5\n"
0x029d0005 "PMU10: Pstate%d MRS MR01_A0=0x%02X MR02_A0=0x%02X MR03_A0=0x%02X MR11_A0=0x%02X\n"
0x029e0005 "PMU10: Pstate%d MRS MR12_A0=0x%02X MR13_A0=0x%02X MR14_A0=0x%02X MR22_A0=0x%02X\n"
0x029f0005 "PMU10: Pstate%d MRS MR01_A1=0x%02X MR02_A1=0x%02X MR03_A1=0x%02X MR11_A1=0x%02X\n"
0x02a00005 "PMU10: Pstate%d MRS MR12_A1=0x%02X MR13_A1=0x%02X MR14_A1=0x%02X MR22_A1=0x%02X\n"
0x02a10005 "PMU10: Pstate%d MRS MR01_B0=0x%02X MR02_B0=0x%02X MR03_B0=0x%02X MR11_B0=0x%02X\n"
0x02a20005 "PMU10: Pstate%d MRS MR12_B0=0x%02X MR13_B0=0x%02X MR14_B0=0x%02X MR22_B0=0x%02X\n"
0x02a30005 "PMU10: Pstate%d MRS MR01_B1=0x%02X MR02_B1=0x%02X MR03_B1=0x%02X MR11_B1=0x%02X\n"
0x02a40005 "PMU10: Pstate%d MRS MR12_B1=0x%02X MR13_B1=0x%02X MR14_B1=0x%02X MR22_B1=0x%02X\n"
0x02a50005 "PMU10: Pstate%d MRS MR01_A0=0x%02X MR02_A0=0x%02X MR03_A0=0x%02X MR10_A0=0x%02X\n"
0x02a60005 "PMU10: Pstate%d MRS MR11_A0=0x%02X MR12_A0=0x%02X MR13_A0=0x%02X MR14_A0=0x%02X\n"
0x02a70005 "PMU10: Pstate%d MRS MR15_A0=0x%02X MR16_A0=0x%02X MR17_A0=0x%02X MR18_A0=0x%02X\n"
0x02a80005 "PMU10: Pstate%d MRS MR19_A0=0x%02X MR20_A0=0x%02X MR21_A0=0x%02X MR22_A0=0x%02X\n"
0x02a90005 "PMU10: Pstate%d MRS MR24_A0=0x%02X MR25_A0=0x%02X MR26_A0=0x%02X MR27_A0=0x%02X\n"
0x02aa0005 "PMU10: Pstate%d MRS MR28_A0=0x%02X MR30_A0=0x%02X MR31_A0=0x%02X MR32_A0=0x%02X\n"
0x02ab0005 "PMU10: Pstate%d MRS MR33_A0=0x%02X MR34_A0=0x%02X MR37_A0=0x%02X MR40_A0=0x%02X\n"
0x02ac0003 "PMU10: Pstate%d MRS MR41_A0=0x%02X MR57_A0=0x%02X\n"
0x02ad0005 "PMU10: Pstate%d MRS MR58_A0=0x%02X MR69_A0=0x%02X MR70_A0=0x%02X MR71_A0=0x%02X\n"
0x02ae0004 "PMU10: Pstate%d MRS MR72_A0=0x%02X MR73_A0=0x%02X MR74_A0=0x%02X\n"
0x02af0005 "PMU10: Pstate%d MRS MR01_A1=0x%02X MR02_A1=0x%02X MR03_A1=0x%02X MR10_A1=0x%02X\n"
0x02b00005 "PMU10: Pstate%d MRS MR11_A1=0x%02X MR12_A1=0x%02X MR13_A1=0x%02X MR14_A1=0x%02X\n"
0x02b10005 "PMU10: Pstate%d MRS MR15_A1=0x%02X MR16_A1=0x%02X MR17_A1=0x%02X MR18_A1=0x%02X\n"
0x02b20005 "PMU10: Pstate%d MRS MR19_A1=0x%02X MR20_A1=0x%02X MR21_A1=0x%02X MR22_A1=0x%02X\n"
0x02b30005 "PMU10: Pstate%d MRS MR24_A1=0x%02X MR25_A1=0x%02X MR26_A1=0x%02X MR27_A1=0x%02X\n"
0x02b40005 "PMU10: Pstate%d MRS MR28_A1=0x%02X MR30_A1=0x%02X MR31_A1=0x%02X MR32_A1=0x%02X\n"
0x02b50005 "PMU10: Pstate%d MRS MR33_A1=0x%02X MR34_A1=0x%02X MR37_A1=0x%02X MR40_A1=0x%02X\n"
0x02b60003 "PMU10: Pstate%d MRS MR41_A1=0x%02X MR57_A1=0x%02X\n"
0x02b70005 "PMU10: Pstate%d MRS MR58_A1=0x%02X MR69_A1=0x%02X MR70_A1=0x%02X MR71_A1=0x%02X\n"
0x02b80004 "PMU10: Pstate%d MRS MR72_A1=0x%02X MR73_A1=0x%02X MR74_A1=0x%02X\n"
0x02b90005 "PMU10: Pstate%d MRS MR01_B0=0x%02X MR02_B0=0x%02X MR03_B0=0x%02X MR10_B0=0x%02X\n"
0x02ba0005 "PMU10: Pstate%d MRS MR11_B0=0x%02X MR12_B0=0x%02X MR13_B0=0x%02X MR14_B0=0x%02X\n"
0x02bb0005 "PMU10: Pstate%d MRS MR15_B0=0x%02X MR16_B0=0x%02X MR17_B0=0x%02X MR18_B0=0x%02X\n"
0x02bc0005 "PMU10: Pstate%d MRS MR19_B0=0x%02X MR20_B0=0x%02X MR21_B0=0x%02X MR22_B0=0x%02X\n"
0x02bd0005 "PMU10: Pstate%d MRS MR24_B0=0x%02X MR25_B0=0x%02X MR26_B0=0x%02X MR27_B0=0x%02X\n"
0x02be0005 "PMU10: Pstate%d MRS MR28_B0=0x%02X MR30_B0=0x%02X MR31_B0=0x%02X MR32_B0=0x%02X\n"
0x02bf0005 "PMU10: Pstate%d MRS MR33_B0=0x%02X MR34_B0=0x%02X MR37_B0=0x%02X MR40_B0=0x%02X\n"
0x02c00003 "PMU10: Pstate%d MRS MR41_B0=0x%02X MR57_B0=0x%02X\n"
0x02c10005 "PMU10: Pstate%d MRS MR58_B0=0x%02X MR69_B0=0x%02X MR70_B0=0x%02X MR71_B0=0x%02X\n"
0x02c20004 "PMU10: Pstate%d MRS MR72_B0=0x%02X MR73_B0=0x%02X MR74_B0=0x%02X\n"
0x02c30005 "PMU10: Pstate%d MRS MR01_B1=0x%02X MR02_B1=0x%02X MR03_B1=0x%02X MR10_B1=0x%02X\n"
0x02c40005 "PMU10: Pstate%d MRS MR11_B1=0x%02X MR12_B1=0x%02X MR13_B1=0x%02X MR14_B1=0x%02X\n"
0x02c50005 "PMU10: Pstate%d MRS MR15_B1=0x%02X MR16_B1=0x%02X MR17_B1=0x%02X MR18_B1=0x%02X\n"
0x02c60005 "PMU10: Pstate%d MRS MR19_B1=0x%02X MR20_B1=0x%02X MR21_B1=0x%02X MR22_B1=0x%02X\n"
0x02c70005 "PMU10: Pstate%d MRS MR24_B1=0x%02X MR25_B1=0x%02X MR26_B1=0x%02X MR27_B1=0x%02X\n"
0x02c80005 "PMU10: Pstate%d MRS MR28_B1=0x%02X MR30_B1=0x%02X MR31_B1=0x%02X MR32_B1=0x%02X\n"
0x02c90005 "PMU10: Pstate%d MRS MR33_B1=0x%02X MR34_B1=0x%02X MR37_B1=0x%02X MR40_B1=0x%02X\n"
0x02ca0003 "PMU10: Pstate%d MRS MR41_B1=0x%02X MR57_B1=0x%02X\n"
0x02cb0005 "PMU10: Pstate%d MRS MR58_B1=0x%02X MR69_B1=0x%02X MR70_B1=0x%02X MR71_B1=0x%02X\n"
0x02cc0004 "PMU10: Pstate%d MRS MR72_B1=0x%02X MR73_B1=0x%02X MR74_B1=0x%02X\n"
0x02cd0001 "PMU4: DfiFreqRatio is %d\n"
0x02ce0000 "PMU5: LP5Mode CSR Programmed to LP4\n"
0x02cf0001 "PMU4: DfiFreqRatio is %d\n"
0x02d00000 "PMU5: LP5Mode CSR Programmed to LP5\n"
0x02d10000 "PMU4: writeRxenAcsm()\n"
0x02d40000 "PMU4: Finding DQS falling edge\n"
0x02d50000 "PMU4: Searching for  read preamble\n"
0x02d60004 "PMU4: dtsm failed Bytes : %2x %2x %2x %2x \n"
0x02d80000 "PMU: Error: RxEn training preamble not found\n"
0x02d90000 "PMU4: Found DQS pre-amble\n"
0x02da0000 "PMU4: RxEn aligning to first rising edge of burst\n"
0x02de0001 "PMU Error: RxDigStrbDly did not find a passing value for rank%d\n"
0x02e00000 "PMU4: pre-scan software Tx with hardware scans \n"
0x02e40000 "PMU4: starting devinit\n"
0x02e50000 "PMU200: devinit before reset \n"
0x02e60000 "PMU10:Quickboot mode.\n"
0x02e90000 "PMU10: Send VMRS Sequence for all ranks\n"
0x02ec0000 "PMU10: Starting RXEN training for all ranks\n"
0x02ed0000 "PMU10: Starting Dram Rx Offset Calibration Training for all ranks\n"
0x02ee0000 "PMU10: Starting Rx Dig Strobe training for all ranks\n"
0x02ef0000 "PMU10: Starting RXEN training for all ranks\n"
0x02f00000 "PMU10: Starting RxRcvr - Vref Offset training for all ranks\n"
0x02f10000 "PMU10: Starting RxRcvr - Rx DFE training for all ranks\n"
0x02f20000 "PMU10: Starting write leveling fine delay training for all ranks\n"
0x02f30000 "PMU10: Starting write leveling coarse delay training for all ranks\n"
0x02f40001 "PMU10: forcing UseAltRxPath to 0x%x \n"
0x02f50000 "PMU10: Starting SI friendly RdDqs training for all ranks\n"
0x02f60000 "PMU10: Starting RdDqs training for all ranks\n"
0x02f70000 "PMU10: SKipping SI friendly RdDqs training in Strobeless mode\n"
0x02f80000 "PMU10: Starting Tx DRAM DCA training for all ranks\n"
0x02f90000 "PMU10: Starting Rx DCA training for all ranks\n"
0x02fa0000 "PMU10: Skipping Rx DCA training in Strobeless mode\n"
0x02fb0000 "PMU10: Starting DRAM TxDFE training for all ranks\n"
0x02fc0000 "PMU10: Starting WrDq training for all ranks\n"
0x02fd0000 "PMU4: WrDq training disabled. Fixing WrDq timings for all ranks.\n"
0x02fe0000 "PM10: Starting PPT2 Tx training for all ranks\n"
0x02ff0000 "PMU4: pmu_2Dtrain() - PPT2 WECC Training\n"
0x03000000 "PM10: Starting PPT2 Rx training for all ranks\n"
0x03010000 "PM10: Skipping PPT2 Rx training for all ranks\n"
0x03020000 "PMU10: Starting MaxRdLat training\n"
0x03030001 "PMU Error: Invalid Reserved13 Selected:  0x%x \n"
0x03040003 "PMU10: global_PUBREV:0x%x  csr_PUBREV:0x%x  msgReserved13:0x%x  \n"
0x03060000 "PMU10:Firmware Message Mode Started\n"
0x03070001 "PMU10:PMU Firmware Revision: 0x%04x\n"
0x03080004 "PMU4:Test Message 1: %d %d %d %d \n"
0x03090004 "PMU4:Test Message 2: %d %d 0x%x 0x%x \n"
0x030a0001 "PMU10:PHYCHK mem error at 0x%x \n"
0x030b0000 "Memory Error\n"
0x030c0001 "PMU10:PHYCHK mem checksum error 0x%x!=0 \n"
0x030d0000 "Memory Checksum Error\n"
0x030e0000 "PMU10:PHYCHK check_mem pass\n"
0x030f0001 "PMU10:PHYCHK mem error at 0x%x \n"
0x03100000 "Memory Error\n"
0x03110001 "PMU10:PHYCHK mem checksum error 0x%x!=0 \n"
0x03120000 "Memory Checksum Error\n"
0x03130000 "PMU10:PHYCHK check_mem pass\n"
0x03140000 "PMU10:PHYCHK checking dmem\n"
0x03150000 "PMU10:PHYCHK dmem pass\n"
0x03160001 "PMU10: dmem run time = %li\n"
0x03170001 "PMU10:PHYCHK checking imem B from 0 to 0x%x\n"
0x03180000 "PMU10:PHYCHK checking imem A\n"
0x03190001 "PMU10:PHYCHK checking imem A from 0 to 0x%x\n"
0x031a0000 "PMU10:PHYCHK checking imem B\n"
0x031b0000 "PMU10:PHYCHK imem pass\n"
0x031c0001 "PMU10: imem run time = %li\n"
0x031d0000 "PMU10: Imem Runtime slower than expected... \n"
0x031e0000 "Imem Runtime slower than expected...\n"
0x031f0000 "PMU200: ABOUT TO RUN FLAG INSTRUCTION\n"
0x03200000 "PMU200: ABOUT TO TRIGGER DIVIDE BY ZERO TRAP\n"
0x03210001 "PMU200: TRIGGERED DIVIDE BY ZERO TRAP temp2 = %d\n"
0x03220000 "PMU Error: Failed to take halt handler on divide by zero\n"
0x03230000 "PMU10: Starting Device init\n"
0x03240001 "PMU10: **** Start LPDDR4 Training. PMU Firmware Revision 0x%04x ****\n"
0x03250001 "PMU10: **** Start LPDDR5 Training. PMU Firmware Revision 0x%04x ****\n"
0x03260005 "PMU10:  PUBVAR=%x  PUBREV=%x CUSTPUBREV=%x PHYREV=%x CUSTPHYREV=%x \n"
0x03270000 "PMU: Error: Mismatched internal revision between DCCM and ICCM images\n"
0x03280000 "PMU: Error: Mismatched internal revision between DCCM and ICCM images\n"
0x03290001 "PMU10: **** Testchip %d Specific Firmware ****\n"
0x032d0000 "PMU4: pmu_init() complete\n"
0x032f0000 "PMU200: after reset \n"
0x03300000 "PMU10: Starting CA training for all ranks\n"
0x03310000 "PMU10: Skipping RX DFE Training\n"
0x03320000 "PMU10: Running DQS2DQ Oscillator for all ranks\n"
0x03330000 "PMU200: done with pass_controll_dct()\n"
0x03340000 "PMU200: done with training firmware execution after reset\n"
0x03350000 "PMU10: Starting LP3\n"
0x03380002 "PMU4: MR24[7] DFE Support (DFES) read as 0x%x from db %d\n"
0x03390002 "PMU4: MR0[7] Per-pin DFE read as 0x%x from db %d\n"
0x033a0000 "PMU10: TxDFE training ended, DRAM does not support DFE \n"
0x03400004 "PMU: Training failed for cs = %d, ch = %d, upper(1)/lower(0) = %d, mem DQ Lane %d\n"
0x03410003 "PMU: Training failed for cs = %d, ch = %d, upper(1)/lower(0) = %d\n"
0x03420008 "PMU4: TxDFE results ch%dcs%d MR24 0x%x, MR70 0x%x, MR71 0x%x, MR72 0x%x, MR73 0x%x, MR74 0x%x.\n"
0x03480001 "PMU: Error: read_fifo() +/- %dUI did not return the same result\n"
0x03490001 "PMU: Error: read_fifo() +%dUI did not return the same result\n"
0x034a0000 "PMU: ERROR: Wrong strobe mode chosen for lpEnterExitAsyncMode\n"
0x03550002 "PMU4: Dbyte %d dqs2dq = %d/64\n"
0x03560002 "PMU4: Dbyte %d wck2dqo = %d/64\n"
0x03570002 "PMU4: Dbyte %d wck2dqi = %d/64\n"
0x03590000 "PMU4: Enter self refresh\n"
0x035e0001 "PMU5: ID=%d -- db0  db1  db2  db3 --\n"
0x035f0005 "PMU5: [%d]:0x %4x %4x %4x %4x \n"
0x03620001 "PMU5: CS%d <<KEY>> 0 TrainingCntr <<KEY>> coarse(15:10) fine(9:0)\n"
0x03630001 "PMU5: CS%d <<KEY>> 0 RxEnDly, 1 RxClkTDly, 2 RxClkCDly, 3 DqRxVrefDac <<KEY>> coarse(10:6) fine(5:0)\n"
0x03640001 "PMU5: CS%d <<KEY>> 0 TxDqsDly, 1 TxDqDly, 2 MR14 <<KEY>> coarse(9:6) fine(5:0)\n"
0x03650001 "PMU5: CS%d <<KEY>> 0 WckDly, 1 TxDqDly, 2 MR14/MR15, 3 TxDqsDly  <<KEY>> coarse(9:6) fine(5:0)\n"
0x03670000 "PMU5: all CS <<KEY>> 0 MR24 <<KEY>>\n"
0x03680000 "PMU5: all CS <<KEY>> 0 DFIMRL <<KEY>> Units = DFI clocks\n"
0x03690000 "PMU5: all CS <<KEY>> DqRxVrefDac <<KEY>> DAC(8:0)\n"
0x036a0000 "PMU5: <<KEY>> 0 RxOffsetSelEven, 1 RxOffsetSelOdd, 2 RxDFEBiasSel, 3 RxDFETap1SelTg0, 4 RxDFETap1SelTg1 ,5 RxDFETap2SelTg0, 6 RxDFETap2SelTg1, 7 trainedVIH<<KEY>>\n"
0x036b0001 "PMU5: ID=%1d --hmd0 hmd1 hmd2 hmd3  hmd4 hmd5 hmd6 hmd7 --\n"
0x036c0009 "PMU5: [%1d]:0x %04x %04x %04x %04x  %04x %04x %04x %04x\n"
0x036d0001 "PMU5: ID=7 CS%1d --db0  db1  db2  db3 --\n"
0x036e0005 "PMU5:    [%1d]:0x %04x %04x %04x %04x\n"
0x03790003 "PMU4: CDD_RR_%d_%d = %d MEMCLK\n"
0x037a0003 "PMU4: CDD_WW_%d_%d = %d MEMCLK\n"
0x037d0003 "PMU4: CDD_RW_%d_%d = %d MEMCLK\n"
0x037e0003 "PMU4: CDD_WR_%d_%d = %d MEMCLK\n"
0x038a0003 "PMU4: CDD_RR_%d_%d = %d MEMCLK\n"
0x038b0003 "PMU4: CDD_WW_%d_%d = %d MEMCLK\n"
0x038e0003 "PMU4: CDD_RW_%d_%d = %d MEMCLK\n"
0x038f0003 "PMU4: CDD_WR_%d_%d = %d MEMCLK\n"
0x03990006 "PMU4: calculated RxClkT2uiDly for dbyte %d coarse  %d fine %d tPhyDQS2DQ: %d select phase %d raw path phase %d\n"
0x039f0001 "PMU: Error: Invalid Training CSR %d specified in training.\n"
0x03a00001 "PMU201:rtc_meas %d ns\n"
0x03a10001 "PMU201:rtc_meas %d us\n"
0x03a20001 "PMU201:rtc_meas %d ms\n"
0x03a30001 "PMU201:rtc_meas %d s\n"
0x03a70001 "PMU200: DByte%d's DBI/DM lane is not found!!  \n"
0x03a80001 "PMU200: DByte%d's lane swizzle detection is not successful!!!...  \n"
0x03a90000 "PMU Error: Dbyte Swizzle detection failed ...  \n"
0x03aa0000 "\nPMU200: [SWIZZLEDETECT] CSR of DBYTE?_Dq?LnSel should be programmed as follows:  \n"
0x03ab0003 "PMU200: Program DBYTE%d_Dq%dLnSel = 0x%d \n"
0x03ac0000 "PMU10: [SWIZZLEDETECT] DByte swap detection does not support x8 DRAM devices in LP4 \n"
0x03ad0000 "PMU200: [SWIZZLEDETECT] DByte swap information is presented below:  \n"
0x03ae0000 "PMU200: DRAM Byte0 maps to PHY Byte0 \n"
0x03af0000 "PMU200: DRAM Byte1 maps to PHY Byte1 \n"
0x03b00000 "PMU200: DRAM Byte0 maps to PHY Byte1 \n"
0x03b10000 "PMU200: DRAM Byte1 maps to PHY Byte0 \n"
0x03b20000 "PMU200: DRAM Byte2 maps to PHY Byte2 \n"
0x03b30000 "PMU200: DRAM Byte3 maps to PHY Byte3 \n"
0x03b40000 "PMU200: DRAM Byte2 maps to PHY Byte3 \n"
0x03b50000 "PMU200: DRAM Byte3 maps to PHY Byte2 \n"
0x03b60002 "PMU200: Warning. Invalid pUserInputAdvanced->DramByteSwap=0x%x. The Swizzle Detect FW found the correct value to be 0x%x  \n"
0x03b70001 "PMU200: Program pUserInputAdvanced->DramByteSwap = 0x%x \n"
0x03b80000 "PMU Error: Legit value are either 1(ChannelA) or 2(ChannelB) \n"
0x03b90001 "PMU10: [SWIZZLEDETECT] CAS Cmd = 0x%x   \n"
0x03ba0001 "PMU10: [SWIZZLEDETECT] RDC Cmd = 0x%x   \n"
0x03bb0001 "PMU10: [SWIZZLEDETECT] RDC fifo_data = 0x%x   \n"
0x03bc0001 "PMU10: [SWIZZLEDETECT] RDC numberOfAllBitSet = 0x%x   \n"
0x03bd0001 "PMU10: [SWIZZLEDETECT] MRR cmd = 0x%x   \n"
0x03be0001 "PMU10: [SWIZZLEDETECT]  MR3 addr = 0x%x   \n"
0x03bf0001 "PMU10: [SWIZZLEDETECT]  MR3 = 0x%x   \n"
0x03c00001 "PMU10: [SWIZZLEDETECT]  MR3 numberOfAllBitSet = 0x%x   \n"
0x03c10001 "PMU10: [SWIZZLEDETECT]  MR12 Addr = 0x%x   \n"
0x03c20001 "PMU10: [SWIZZLEDETECT]  MR12 = 0x%x   \n"
0x03c30001 "PMU10: [SWIZZLEDETECT]  MR12 numberOfAllBitSet = 0x%x   \n"
0x03c40001 "PMU10: [SWIZZLEDETECT]  MR17 Addr = 0x%x   \n"
0x03c50001 "PMU10: [SWIZZLEDETECT]  MR17 = 0x%x   \n"
0x03c60001 "PMU10: [SWIZZLEDETECT]  MR17 numberOfAllBitSet = 0x%x   \n"
0x03c70005 "PMU10: [SWIZZLEDETECT]  mr3=0x%x mr12=0x%x mr14=0x%x mr15=0x%x mr17=0x%x   \n"
0x03c80000 "PMU10: [SWIZZLEDETECT]  All MR value are compared and match to default value!!  \n"
0x03c90007 "PMU10: [SWIZZLEDETECT]  ca0=%d ca1=%d ca2=%d ca3=%d ca4=%d ca5=%d ca6=%d    \n"
0x03ca0001 "PMU10: [SWIZZLEDETECT] MPC    Cmd = 0x%x   \n"
0x03cb0001 "PMU10: [SWIZZLEDETECT] MPC_OP Cmd = 0x%x   \n"
0x03cc0001 "PMU10: [SWIZZLEDETECT] CAS2   Cmd = 0x%x   \n"
0x03cd0006 "PMU10: [SWIZZLEDETECT] 1st round ca0=%d ca1=%d ca2=%d ca3=%d ca4=%d ca5=%d    \n"
0x03ce0001 "PMU10: [SWIZZLEDETECT] mr14_addr  = %d   \n"
0x03cf0001 "PMU10: [SWIZZLEDETECT] mrw1       = 0x%x   \n"
0x03d00001 "PMU10: [SWIZZLEDETECT] mrw2       = 0x%x   \n"
0x03d10001 "PMU10: [SWIZZLEDETECT] mrr1       = 0x%x   \n"
0x03d20001 "PMU10: [SWIZZLEDETECT] cas2       = 0x%x   \n"
0x03d30006 "PMU10: [SWIZZLEDETECT] val1=0x%x  val2=0x%x  val3=0x%x  val4=0x%x  val5=0x%x  val6=0x%x   \n"
0x03d40006 "PMU10: [SWIZZLEDETECT] 2nd round ca0=%d ca1=%d ca2=%d ca3=%d ca4=%d ca5=%d    \n"
0x03d50000 "\nPMU200: [SWIZZLEDETECT] starting swizzle detect \n"
0x03d60000 "PMU200: Swizzle Detection Failed..\n"
0x03d70000 "\nPMU200: [SWIZZLEDETECT] CSR of AC?_MapCA?toDfi should be programmed as follows:  \n"
0x03d80003 "PMU200: Program AC%d_MapCA%dtoDfi = 0x%d \n"
0x03d90000 "PMU4: running train_rxvref_and_offset()\n"
0x03dc0001 "PMU4: fine_wrlvl_iterations = %u\n"
0x03df0001 "PMU4: fine_wrlvl_iterations = %u\n"
0x03e20000 "PMU4: LP5 WrLvl Coarse:  ACSMLowSpeedClock divider was 0, setting it to 1\n"
0x03e30001 "PMU4: Programming LP5 coarse write leveling sequence, rcnt = %u\n"
0x03e60001 "PMU4: strb2dq64ths = %u\n"
0x03e70004 "PMU4: lane = %u, strbFine = %u, txdq_delays[%u] = %u\n"
0x03e80003 "PMU4: db = %u:: initial coarse = %u, fine = %u \n"
0x03e90000 "PMU4: Changing coarse to minimum value\n"
0x03ea0002 "PMU4: New: coarse = %u, fine = %u \n"
0x03eb0002 "PMU4: After increase by 32 :: coarse = %u, fine = %u \n"
0x03ec0002 "PMU4: After decrease by 32 :: coarse = %u, fine = %u \n"
0x03ed0004 "PMU5: Dbyte%2d, csr 0x%x (coarse: %u, fine: %u)\n"
0x03ee0001 "PMU5: CSR values of rank %d after fine write leveling phase are:\n"
0x03ef0001 "PMU4: WrLvlTrainOpt is 0x%x\n"
0x03f00000 "PMU10: Skipping LP5 WrLvl coarse training\n"
0x03f10001 "PMU4: Starting WrLvl Coarse training for rank %u\n"
0x03f50002 "PMU4: Generating WrLvl coarse shmoo with step_size = %u, for rank %d\n"
0x03f60001 "PMU4: WCK[%d]"
0x03f70002 "\nPMU4:UI%02u - UI%02u "
0x03f80008 "%x%x%x%x%x%x%x%x"
0x03f90000 "\n"
0x03fa0000 "PMU4: Coarse write leveling hardware search starts\n"
0x03fb0002 "PMU4: Coarse write leveling value for DBYTE %u found, TxWckDly=0x%04x\n"
0x03fc0000 "PMU4: Setting first_iteration_sampled_ck_high\n"
0x03fd0004 "PMU4: Coarse write leveling dbyte%2d fails for coarse: %u, fine =%u, DtsmErrCount =%u\n"
0x03fe0000 "PMU4: Coarse write leveling special case\n"
0x03ff0003 "PMU4: Coarse write leveling special case, dbyte%2d: coarse: %u, fine =%u\n"
0x04000003 "PMU4: Coarse write leveling corner case: DBYTE %u, coarse = %d, TxWckDly=0x%04x\n"
0x04010003 "PMU4: Coarse write leveling dbyte%2d failed even for coarse: %u, fine =%u\n"
0x04020000 "PMU: Error: Failed write leveling coarse\n"
0x04030000 "PMU5: CSR values after coarse write leveling phase are:\n"
0x04040002 "PMU4: Generating WrLvl fine shmoo with step_size = %u, for rank %d\n"
0x04050001 "PMU4: WCK[%d]"
0x04060002 "\nPMU4:UI%02u - UI%02u "
0x04070008 "%x%x%x%x%x%x%x%x"
0x04080000 "\n"
0x04090002 "PMU5: Starting WrLvl fine for rank %d, pstate %d\n"
0x040a0000 "PMU: Error: use of UseAltRxPath only supported on LPDDR5/5X devices.\n"
0x040b0000 "PMU4: Doing fine write leveling with large step\n"
0x040c0000 "PMU4: Doing fine write leveling with small steps\n"
0x040d0000 "PMU4: Doing software-driven fine write leveling\n"
0x040e0005 "PMU4: wrlvl db %d delay 0x%08x incr:%d dir:%d  val2 0x%x\n"
0x04100001 "PMU: Error: Invalid Setting of UseAltRxPath %d specified in training.\n"
0x04110000 "PMU4: Exiting write leveling mode\n"
0x041a0000 "PMU: Error: Failed write leveling coarse\n"
0x041e0006 "PMU4: (Chan %x Rank %x db %x ) : Average = %x Average Coarse = %x, Average Fine = %x\n"
