"g45p1svt(MOS)" "g45p1svt(MOS)"
"g45n1svt(MOS)" "g45n1svt(MOS)"
"2nand layout SRAM" "2nand schematic SRAM" "g45n1svt(MOS)" "g45p1svt(MOS)"
Devices filtered from layout
"TIE"
