Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,2357
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0000909311420400627
power__switching__total,0.000015296856872737408
power__leakage__total,0.0000015906027783785248
power__total,0.00010781860328279436
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25283520437374596
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25257635586823385
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12629311842671623
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.132572512276013
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.126293
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.898514
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2551033900772038
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2548522576219311
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6563032525427717
timing__setup__ws__corner:nom_slow_1p08V_125C,10.292465837603899
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.656303
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.347100
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2536980697328881
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2534429959857665
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3155716888235732
timing__setup__ws__corner:nom_typ_1p20V_25C,10.816142954097051
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.315572
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.991833
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25283520437374596
clock__skew__worst_setup,0.25257635586823385
timing__hold__ws,0.12629311842671623
timing__setup__ws,10.292465837603899
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.126293
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.347100
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,260
design__instance__area__stdcell,3928.18
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.135728
design__instance__utilization__stdcell,0.135728
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,7
design__instance__area__class:inverter,39.9168
design__instance__count__class:sequential_cell,26
design__instance__area__class:sequential_cell,1290.04
design__instance__count__class:multi_input_combinational_cell,148
design__instance__area__class:multi_input_combinational_cell,1424.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,71
design__instance__area__class:timing_repair_buffer,1037.84
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5141.4
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,117.936
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,54
global_route__vias,1420
global_route__wirelength,7900
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,277
route__net__special,2
route__drc_errors__iter:0,90
route__wirelength__iter:0,5233
route__drc_errors__iter:1,10
route__wirelength__iter:1,5143
route__drc_errors__iter:2,1
route__wirelength__iter:2,5187
route__drc_errors__iter:3,0
route__wirelength__iter:3,5187
route__drc_errors,0
route__wirelength,5187
route__vias,1308
route__vias__singlecut,1308
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,130.755
design__instance__count__class:fill_cell,2097
design__instance__area__class:fill_cell,25013.3
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,5
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,5
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,5
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,5
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19991
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000920001
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000105384
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000163196
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000105384
design_powergrid__voltage__worst,0.000105384
design_powergrid__voltage__worst__net:VPWR,1.19991
design_powergrid__drop__worst,0.000105384
design_powergrid__drop__worst__net:VPWR,0.0000920001
design_powergrid__voltage__worst__net:VGND,0.000105384
design_powergrid__drop__worst__net:VGND,0.000105384
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00001690000000000000082342986595929090753998025320470333099365234375
ir__drop__worst,0.000092000000000000000071991024253037494418094865977764129638671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
