m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design
Priscv_core_config_bench
Z1 w1513958765
R0
8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/RISCV_CORE_CONFIG_BENCH.vhd
F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/RISCV_CORE_CONFIG_BENCH.vhd
l0
L1
V<IWA8]9fW084SzDl:OaoS3
!s100 N974k3UkFRCICK>ZJo[3m3
Z2 OV;C;10.5c;63
33
!s110 1515772648
!i10b 1
!s108 1515772648.000000
!s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/RISCV_CORE_CONFIG_BENCH.vhd|
!s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/RISCV_CORE_CONFIG_BENCH.vhd|
!i113 1
Z3 o-quiet -2008 -work LIB_CORE_BENCH
Z4 tExplicit 1 CvgOpt 0
Etb_alu
R1
Z5 D^#x9 vunit_lib 13 vunit_context 0 22 A1MU5C4TX7dH]K[HOQTSn1
Z6 DPx9 vunit_lib 7 run_pkg 0 22 :>o4znSG5`<A<F;hHMKhH1
Z7 DPx9 vunit_lib 12 run_base_pkg 0 22 KULGL@1dU0BHc9b;g7igZ0
Z8 DPx9 vunit_lib 21 run_special_types_pkg 0 22 XN>`bQV`R61M<DU>4G8]g3
Z9 DPx9 vunit_lib 13 run_types_pkg 0 22 gnB71ZYIDP@G^<`Dze<Ol0
Z10 DPx9 vunit_lib 4 path 0 22 Nc7]mO6O0HNNXT_k^Qgoe1
Z11 DPx9 vunit_lib 14 check_base_pkg 0 22 6khlF7jlG3XP5Bc9=lSF=3
Z12 DPx9 vunit_lib 23 check_special_types_pkg 0 22 >]VMHj]2_dakO@]Sz1fG81
Z13 DPx9 vunit_lib 12 log_base_pkg 0 22 egmiOA0jOkn22SNYghHMm3
Z14 DPx9 vunit_lib 7 log_pkg 0 22 J_?2_QhlQe2KAS=2e8Pa`0
Z15 DPx9 vunit_lib 18 log_formatting_pkg 0 22 d75lM?2@3AXKRIPYgPWH<2
Z16 DPx9 vunit_lib 21 log_special_types_pkg 0 22 n@GoB6`YUERo9zKGHQ[gh3
Z17 DPx9 vunit_lib 15 check_types_pkg 0 22 b]H]`_JWR;NHO0NZ^?z_>2
Z18 DPx9 vunit_lib 9 check_pkg 0 22 zYkYR9M:QdZ]9l[8]3dW]3
Z19 DPx9 vunit_lib 13 log_types_pkg 0 22 IbPmRVYKU2TLnChTMB`EL2
Z20 DPx9 vunit_lib 10 dictionary 0 22 T[>mL5_]X3QImm^UB7Y=53
Z21 DPx9 vunit_lib 10 string_ops 0 22 >6lVd?dSYVCeeU;1?_=bg2
Z22 DPx9 vunit_lib 4 lang 0 22 ;:Mg0N:Ff<C2R`d>MPj;Q2
Z23 DPx14 lib_core_bench 23 riscv_core_config_bench 0 22 <IWA8]9fW084SzDl:OaoS3
Z24 DPx8 lib_core 17 riscv_core_config 0 22 UgQPEIPYkJc_G<z7ZJkWN2
Z25 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z26 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z27 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z28 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z29 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z30 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/alu_bench.vhd
Z31 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/alu_bench.vhd
l0
L16
Ve3;7CZTJgh8Y3L[I[oWlN3
!s100 G[G;ke^VBDjC38PX?ZVi:0
R2
33
Z32 !s110 1515772652
!i10b 1
Z33 !s108 1515772652.000000
Z34 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/alu_bench.vhd|
Z35 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/alu_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 6 tb_alu 0 22 e3;7CZTJgh8Y3L[I[oWlN3
l36
L20
VeoGn<c_Kj1lY>2>ZWOhjL3
!s100 A;3i0_J3AVPb_Sl>jdf6=0
R2
33
R32
!i10b 1
R33
R34
R35
!i113 1
R3
R4
Etb_decode
Z36 w1515768509
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R0
Z37 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/decode_bench.vhd
Z38 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/decode_bench.vhd
l0
L16
V`V9cgAP>f7:eQ;P39M1^a2
!s100 hED33jojO][GaB3>nd7Y_1
R2
33
R32
!i10b 1
R33
Z39 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/decode_bench.vhd|
Z40 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/decode_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 9 tb_decode 0 22 `V9cgAP>f7:eQ;P39M1^a2
l92
L20
VX?TEJZ<F3Qklkn?@6f3L11
!s100 ;8Y0D2]hTa7@S0<7]`UaB0
R2
33
R32
!i10b 1
R33
R39
R40
!i113 1
R3
R4
Etb_demo
Z41 w1515771508
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
Z42 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R25
R26
R27
R28
R29
R0
Z43 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/demo_bench.vhd
Z44 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/demo_bench.vhd
l0
L18
VNX:neP?A?83hmfSB;h>_R0
!s100 [m6Q?j6];^WVQ@8NIBR=:2
R2
33
R32
!i10b 1
R33
Z45 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/demo_bench.vhd|
Z46 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/demo_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R42
R25
R26
R27
R28
R29
DEx4 work 7 tb_demo 0 22 NX:neP?A?83hmfSB;h>_R0
l57
L22
V>c[P>lj5Oo@;R9=E=enBg0
!s100 _5Egk@b60H:3^EMFRG5ld3
R2
33
R32
!i10b 1
R33
R45
R46
!i113 1
R3
R4
Etb_fetch
Z47 w1515769111
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R0
Z48 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/fetch_bench.vhd
Z49 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/fetch_bench.vhd
l0
L17
V72^OW[gbXFJlo?C9MOkP70
!s100 <?l1aTD0:=0_iEeE6Mo_o1
R2
33
R32
!i10b 1
R33
Z50 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/fetch_bench.vhd|
Z51 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/fetch_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 8 tb_fetch 0 22 72^OW[gbXFJlo?C9MOkP70
l53
L21
V`70i@CG2<ZH;?AzSYIBBi1
!s100 `a45>127Do<IoN`TBQ=250
R2
33
R32
!i10b 1
R33
R50
R51
!i113 1
R3
R4
Etb_memory_access
Z52 w1515769558
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R42
R25
R26
R27
R28
R29
R0
Z53 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/memory_access_bench.vhd
Z54 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/memory_access_bench.vhd
l0
L18
VobeVF[ZWI49NOM8Q2AF^?3
!s100 BNfTHi^<Ijc`j9KF99Zb<3
R2
33
Z55 !s110 1515772651
!i10b 1
Z56 !s108 1515772651.000000
Z57 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/memory_access_bench.vhd|
Z58 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/memory_access_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R42
R25
R26
R27
R28
R29
DEx4 work 16 tb_memory_access 0 22 obeVF[ZWI49NOM8Q2AF^?3
l63
L22
V3PgFbU::n=8XP5kzT7m1G3
!s100 Xm<n_2e9]K_X^KiimPnH:3
R2
33
R55
!i10b 1
R56
R57
R58
!i113 1
R3
R4
Etb_pipeline
Z59 w1515772836
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R42
R25
R26
R27
R28
R29
R0
Z60 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/pipeline_bench.vhd
Z61 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/pipeline_bench.vhd
l0
L18
V<SRo8lW>OAJ9S`5Um[M;H0
!s100 RWZc0Th?oz2iO:ISc:HId3
R2
33
Z62 !s110 1515772842
!i10b 1
Z63 !s108 1515772842.000000
Z64 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/pipeline_bench.vhd|
Z65 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/pipeline_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R42
R25
R26
R27
R28
R29
Z66 DEx4 work 11 tb_pipeline 0 22 <SRo8lW>OAJ9S`5Um[M;H0
l57
L22
Vaf0@<SOLonW3NZ;`3`H8S1
!s100 25]Wn8n7Q=S<GhMJijVU`2
R2
33
R62
!i10b 1
R63
R64
R65
!i113 1
R3
R4
Etb_registerfile
Z67 w1515769441
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R0
Z68 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/registerfile_bench.vhd
Z69 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/registerfile_bench.vhd
l0
L16
VV:Yc4lCHY`M<dE1@Zg]Hj0
!s100 Mm03?IiHI@]iJG^3`XdB[3
R2
33
R55
!i10b 1
R56
Z70 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/registerfile_bench.vhd|
Z71 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/registerfile_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 15 tb_registerfile 0 22 V:Yc4lCHY`M<dE1@Zg]Hj0
l44
L20
V]2K:dP5L80^]UUN9zKZVG2
!s100 ::hg:BnYYUB0@0A>kOY<50
R2
33
R55
!i10b 1
R56
R70
R71
!i113 1
R3
R4
Etb_writeback
Z72 w1515769368
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R0
Z73 8/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/writeback_bench.vhd
Z74 F/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/writeback_bench.vhd
l0
L16
VUOW^[5`<7ZZAVkl9QJ6fe1
!s100 <Md?kzbTR:^d8D>8N;P2@3
R2
33
R55
!i10b 1
R56
Z75 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/writeback_bench.vhd|
Z76 !s107 /media/data/Projects/RISC-V-Core-32-bits/CORE/design/bench/writeback_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 12 tb_writeback 0 22 UOW^[5`<7ZZAVkl9QJ6fe1
l62
L20
VnkaCf=S4[3I`2S<1e9;2W2
!s100 0_^b^2dRU@Yj;IJmlJWQo1
R2
33
R55
!i10b 1
R56
R75
R76
!i113 1
R3
R4
