Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Mar  5 10:56:51 2020
| Host              : eee-bumblebee running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_map -file timing_post_map.rpt
| Design            : Hybrid_LHT
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

clk_enable
reset
s_axis_tdata[0]
s_axis_tdata[1]
s_axis_tdata[2]
s_axis_tdata[3]
s_axis_tdata[4]
s_axis_tdata[5]
s_axis_tdata[6]
s_axis_tdata[7]
s_axis_tdata[8]
s_axis_tlast
s_axis_tuser
s_axis_tvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

m_axis_tdata[0]
m_axis_tdata[1]
m_axis_tdata[2]
m_axis_tdata[3]
m_axis_tdata[4]
m_axis_tdata[5]
m_axis_tdata[6]
m_axis_tdata[7]
m_axis_tdata[8]
m_axis_tdata[9]
m_axis_tlast
m_axis_tuser
m_axis_tvalid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.764        0.000                      0                14190        0.068        0.000                      0                14190        3.625        0.000                       0                  7825  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
MWCLK  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               4.764        0.000                      0                14190        0.068        0.000                      0                14190        3.625        0.000                       0                  7825  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.935ns (28.769%)  route 2.315ns (71.231%))
  Logic Levels:           14  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__13/Q
                         net (fo=109, unplaced)       0.224     0.301    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__13_n_0
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.371 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3291/O
                         net (fo=18, unplaced)        0.232     0.603    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[0]_110[1]
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.641 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2602__0/O
                         net (fo=8, unplaced)         0.213     0.854    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2602__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.037     0.891 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2097__0/O
                         net (fo=1, unplaced)         0.024     0.915    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2097__0_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     0.982 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1384/O
                         net (fo=1, unplaced)         0.183     1.165    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1384_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.203 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_890/O
                         net (fo=1, unplaced)         0.185     1.388    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_420_3
                         LUT6 (Prop_LUT6_I1_O)        0.037     1.425 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_675/O
                         net (fo=1, unplaced)         0.023     1.448    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_675_n_0
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.204     1.652 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_420/O[4]
                         net (fo=10, unplaced)        0.216     1.868    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[48][0]
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.958 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_514__0/O
                         net (fo=6, unplaced)         0.207     2.165    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_171__45_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.203 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_339__3/O
                         net (fo=3, unplaced)         0.191     2.394    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_339__3_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.070     2.464 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_329__3/O
                         net (fo=10, unplaced)        0.218     2.682    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_329__3_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.720 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_197__50/O
                         net (fo=1, unplaced)         0.018     2.738    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_197__50_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.065     2.803 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_123/O
                         net (fo=1, unplaced)         0.000     2.803    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_123_n_0
                         MUXF8 (Prop_MUXF8_I1_O)      0.028     2.831 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_53__58/O
                         net (fo=1, unplaced)         0.185     3.016    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_53__58_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.038     3.054 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_3__9/O
                         net (fo=3, unplaced)         0.196     3.250    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_1[7]
                         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.000     8.333    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
                         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.333    
                         clock uncertainty           -0.035     8.298    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284     8.014    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.014    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.935ns (28.769%)  route 2.315ns (71.231%))
  Logic Levels:           14  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__13/Q
                         net (fo=109, unplaced)       0.224     0.301    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__13_n_0
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.371 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3291/O
                         net (fo=18, unplaced)        0.232     0.603    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[0]_110[1]
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.641 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2602__0/O
                         net (fo=8, unplaced)         0.213     0.854    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2602__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.037     0.891 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2097__0/O
                         net (fo=1, unplaced)         0.024     0.915    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2097__0_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     0.982 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1384/O
                         net (fo=1, unplaced)         0.183     1.165    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1384_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.203 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_890/O
                         net (fo=1, unplaced)         0.185     1.388    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_420_3
                         LUT6 (Prop_LUT6_I1_O)        0.037     1.425 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_675/O
                         net (fo=1, unplaced)         0.023     1.448    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_675_n_0
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.204     1.652 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_420/O[4]
                         net (fo=10, unplaced)        0.216     1.868    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[48][0]
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.958 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_514__0/O
                         net (fo=6, unplaced)         0.207     2.165    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_171__45_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.203 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_339__3/O
                         net (fo=3, unplaced)         0.191     2.394    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_339__3_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.070     2.464 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_329__3/O
                         net (fo=10, unplaced)        0.218     2.682    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_329__3_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.720 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_197__50/O
                         net (fo=1, unplaced)         0.018     2.738    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_197__50_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.065     2.803 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_123/O
                         net (fo=1, unplaced)         0.000     2.803    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_123_n_0
                         MUXF8 (Prop_MUXF8_I1_O)      0.028     2.831 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_53__58/O
                         net (fo=1, unplaced)         0.185     3.016    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_53__58_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.038     3.054 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_3__9/O
                         net (fo=3, unplaced)         0.196     3.250    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_1[7]
                         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.000     8.333    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
                         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.333    
                         clock uncertainty           -0.035     8.298    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284     8.014    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.014    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MWCLK rise@8.333ns - MWCLK rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.935ns (28.769%)  route 2.315ns (71.231%))
  Logic Levels:           14  (CARRY8=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/clk
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__13/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.077     0.077 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__13/Q
                         net (fo=109, unplaced)       0.224     0.301    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/delayMatch_reg_reg[1]_rep__13_n_0
                         LUT2 (Prop_LUT2_I1_O)        0.070     0.371 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_3291/O
                         net (fo=18, unplaced)        0.232     0.603    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/Look_Ahead_Hough_out1[0]_110[1]
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.641 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2602__0/O
                         net (fo=8, unplaced)         0.213     0.854    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2602__0_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.037     0.891 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2097__0/O
                         net (fo=1, unplaced)         0.024     0.915    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_2097__0_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     0.982 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1384/O
                         net (fo=1, unplaced)         0.183     1.165    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_1384_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.203 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Look_Ahead_Hough/u_Look_Ahead_Hough_Symmetric/ram_reg_bram_0_i_890/O
                         net (fo=1, unplaced)         0.185     1.388    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_420_3
                         LUT6 (Prop_LUT6_I1_O)        0.037     1.425 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_675/O
                         net (fo=1, unplaced)         0.023     1.448    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_675_n_0
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.204     1.652 f  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/ram_reg_bram_0_i_420/O[4]
                         net (fo=10, unplaced)        0.216     1.868    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/Rho[48][0]
                         LUT4 (Prop_LUT4_I1_O)        0.090     1.958 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[19].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_514__0/O
                         net (fo=6, unplaced)         0.207     2.165    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_171__45_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.203 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_339__3/O
                         net (fo=3, unplaced)         0.191     2.394    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_339__3_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.070     2.464 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_329__3/O
                         net (fo=10, unplaced)        0.218     2.682    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_329__3_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.720 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_197__50/O
                         net (fo=1, unplaced)         0.018     2.738    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_197__50_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.065     2.803 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_123/O
                         net (fo=1, unplaced)         0.000     2.803    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_123_n_0
                         MUXF8 (Prop_MUXF8_I1_O)      0.028     2.831 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_53__58/O
                         net (fo=1, unplaced)         0.185     3.016    u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_53__58_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.038     3.054 r  u_Hybrid_LHT_Kernel/ram_reg_bram_0_i_3__9/O
                         net (fo=3, unplaced)         0.196     3.250    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_1[7]
                         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      8.333     8.333 r  
                                                      0.000     8.333 r  clk (IN)
                         net (fo=8129, unset)         0.000     8.333    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
                         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     8.333    
                         clock uncertainty           -0.035     8.298    
                         RAMB36E2 (Setup_RAMB36E2_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284     8.014    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          8.014    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                  4.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay5_out1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay5_out1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.052ns (45.614%)  route 0.062ns (54.386%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/clk
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay5_out1_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay5_out1_reg[6]/Q
                         net (fo=2, unplaced)         0.046     0.084    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_2[6]
                         LUT6 (Prop_LUT6_I3_O)        0.014     0.098 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_36/O
                         net (fo=2, unplaced)         0.016     0.114    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/or[6]
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay5_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/clk
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay5_out1_reg[6]/C
                         clock pessimism              0.000     0.000    
                         FDCE (Hold_FDCE_C_D)         0.046     0.046    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay5_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay5_out1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay5_out1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.052ns (45.614%)  route 0.062ns (54.386%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/clk
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay5_out1_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay5_out1_reg[6]/Q
                         net (fo=2, unplaced)         0.046     0.084    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_2[6]
                         LUT6 (Prop_LUT6_I3_O)        0.014     0.098 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_36/O
                         net (fo=2, unplaced)         0.016     0.114    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/or[6]
                         FDCE                                         f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay5_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/clk
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay5_out1_reg[6]/C
                         clock pessimism              0.000     0.000    
                         FDCE (Hold_FDCE_C_D)         0.046     0.046    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[0].u_Accumulator/Delay5_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/Delay5_out1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/Delay5_out1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.052ns (45.614%)  route 0.062ns (54.386%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/clk
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/Delay5_out1_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/Delay5_out1_reg[6]/Q
                         net (fo=2, unplaced)         0.046     0.084    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_2[6]
                         LUT6 (Prop_LUT6_I3_O)        0.014     0.098 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_36__49/O
                         net (fo=2, unplaced)         0.016     0.114    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/or[6]
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/Delay5_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/clk
                         FDCE                                         r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/Delay5_out1_reg[6]/C
                         clock pessimism              0.000     0.000    
                         FDCE (Hold_FDCE_C_D)         0.046     0.046    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[10].u_Accumulator/Delay5_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[46].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.333       6.764                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[47].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.167       3.625                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.167       3.625                u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[45].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.657ns  (logic 1.298ns (48.852%)  route 1.359ns (51.148%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
                         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[25])
                                                      0.879     0.879 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/DOUTBDOUT[25]
                         net (fo=2, unplaced)         0.199     1.078    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/rd_data[25]
                         LUT6 (Prop_LUT6_I1_O)        0.125     1.203 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_399/O
                         net (fo=2, unplaced)         0.185     1.388    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_399_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.038     1.426 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_272__1/O
                         net (fo=3, unplaced)         0.191     1.617    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_272__1_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.655 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_267__1/O
                         net (fo=2, unplaced)         0.185     1.840    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_267__1_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.038     1.878 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_159__55/O
                         net (fo=6, unplaced)         0.207     2.085    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_159__55_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.122 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[7]_INST_0_i_28/O
                         net (fo=1, unplaced)         0.024     2.146    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[7]_INST_0_i_28_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     2.213 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[7]_INST_0_i_12/O
                         net (fo=1, unplaced)         0.183     2.396    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[7]_1
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.434 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[7]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.185     2.619    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata_7_sn_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.657 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[7]_INST_0/O
                         net (fo=0)                   0.000     2.657    m_axis_tdata[7]
                                                                      r  m_axis_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.657ns  (logic 1.298ns (48.852%)  route 1.359ns (51.148%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
                         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[25])
                                                      0.879     0.879 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/DOUTBDOUT[25]
                         net (fo=2, unplaced)         0.199     1.078    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/rd_data[25]
                         LUT6 (Prop_LUT6_I1_O)        0.125     1.203 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_399/O
                         net (fo=2, unplaced)         0.185     1.388    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_399_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.038     1.426 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_272__1/O
                         net (fo=3, unplaced)         0.191     1.617    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_272__1_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.655 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_267__1/O
                         net (fo=2, unplaced)         0.185     1.840    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_267__1_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.038     1.878 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_159__55/O
                         net (fo=6, unplaced)         0.207     2.085    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_159__55_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.122 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[7]_INST_0_i_28/O
                         net (fo=1, unplaced)         0.024     2.146    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[7]_INST_0_i_28_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     2.213 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[7]_INST_0_i_12/O
                         net (fo=1, unplaced)         0.183     2.396    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[7]_1
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.434 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[7]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.185     2.619    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata_7_sn_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.657 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[7]_INST_0/O
                         net (fo=0)                   0.000     2.657    m_axis_tdata[7]
                                                                      f  m_axis_tdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.639ns  (logic 1.327ns (50.284%)  route 1.312ns (49.716%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/clk
                         RAMB36E2                                     r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.876     0.876 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0/DOUTBDOUT[8]
                         net (fo=2, unplaced)         0.149     1.025    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/rd_data[8]
                         LUT6 (Prop_LUT6_I1_O)        0.125     1.150 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_387/O
                         net (fo=2, unplaced)         0.185     1.335    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_387_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     1.373 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_257__4/O
                         net (fo=3, unplaced)         0.191     1.564    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_257__4_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.602 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_269__1/O
                         net (fo=2, unplaced)         0.185     1.787    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_269__1_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.070     1.857 f  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_161__1/O
                         net (fo=7, unplaced)         0.210     2.067    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/ram_reg_bram_0_i_161__1_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.037     2.104 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[6]_INST_0_i_28/O
                         net (fo=1, unplaced)         0.024     2.128    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[6]_INST_0_i_28_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.067     2.195 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[2].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[6]_INST_0_i_12/O
                         net (fo=1, unplaced)         0.183     2.378    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[6]_1
                         LUT6 (Prop_LUT6_I5_O)        0.038     2.416 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[27].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[6]_INST_0_i_3/O
                         net (fo=1, unplaced)         0.185     2.601    u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata_6_sn_1
                         LUT6 (Prop_LUT6_I3_O)        0.038     2.639 r  u_Hybrid_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[59].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM_Generator/u_simple_ram_0/m_axis_tdata[6]_INST_0/O
                         net (fo=0)                   0.000     2.639    m_axis_tdata[6]
                                                                      r  m_axis_tdata[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delayMatch1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    clk
                         FDCE                                         r  delayMatch1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  delayMatch1_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.038    m_axis_tlast
                                                                      r  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayMatch1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tlast
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    clk
                         FDCE                                         r  delayMatch1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 f  delayMatch1_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.038    m_axis_tlast
                                                                      f  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delayMatch_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            m_axis_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    clk
                         FDCE                                         r  delayMatch_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_FDCE_C_Q)         0.038     0.038 r  delayMatch_reg_reg[1]/Q
                         net (fo=0)                   0.000     0.038    m_axis_tvalid
                                                                      r  m_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay         17068 Endpoints
Min Delay         17068 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axis_tdata[6]
                            (input port)
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[52][15]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.068ns  (logic 0.408ns (38.202%)  route 0.660ns (61.798%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axis_tdata[6] (IN)
                         net (fo=147, unset)          0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[6]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_54[0][2]_i_1/O
                         net (fo=50, unplaced)        0.175     0.325    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[2]_3[0]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.475 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_52[0][2]_i_1/O
                         net (fo=45, unplaced)        0.252     0.727    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Get_Index_and_Fix_Limits_out1[52]_250[0]
                         LUT4 (Prop_LUT4_I2_O)        0.070     0.797 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_60[52][15]_i_2/O
                         net (fo=2, unplaced)         0.185     0.982    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[52][15]_0
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.020 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__9/Selector_out1_60[52][15]_i_1/O
                         net (fo=1, unplaced)         0.048     1.068    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__9/Selector_out1_60[52][15]_i_1_n_0
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[52][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[52][15]/C

Slack:                    inf
  Source:                 s_axis_tdata[6]
                            (input port)
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[52][15]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.068ns  (logic 0.408ns (38.202%)  route 0.660ns (61.798%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axis_tdata[6] (IN)
                         net (fo=147, unset)          0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[6]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_54[0][2]_i_1/O
                         net (fo=50, unplaced)        0.175     0.325    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[2]_3[0]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.475 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_52[0][2]_i_1/O
                         net (fo=45, unplaced)        0.252     0.727    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Get_Index_and_Fix_Limits_out1[52]_250[0]
                         LUT4 (Prop_LUT4_I2_O)        0.070     0.797 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_60[52][15]_i_2/O
                         net (fo=2, unplaced)         0.185     0.982    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[52][15]_0
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.020 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__9/Selector_out1_60[52][15]_i_1/O
                         net (fo=1, unplaced)         0.048     1.068    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__9/Selector_out1_60[52][15]_i_1_n_0
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[52][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[52][15]/C

Slack:                    inf
  Source:                 s_axis_tdata[6]
                            (input port)
  Destination:            u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[52][15]/D
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.068ns  (logic 0.408ns (38.202%)  route 0.660ns (61.798%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axis_tdata[6] (IN)
                         net (fo=147, unset)          0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[6]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.150 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_54[0][2]_i_1/O
                         net (fo=50, unplaced)        0.175     0.325    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/s_axis_tdata[2]_3[0]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.475 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/delayMatch_1_reg_52[0][2]_i_1/O
                         net (fo=45, unplaced)        0.252     0.727    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Get_Index_and_Fix_Limits_out1[52]_250[0]
                         LUT4 (Prop_LUT4_I2_O)        0.070     0.797 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Get_Index_and_Fix_Limits/Selector_out1_60[52][15]_i_2/O
                         net (fo=2, unplaced)         0.185     0.982    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[52][15]_0
                         LUT5 (Prop_LUT5_I2_O)        0.038     1.020 r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__9/Selector_out1_60[52][15]_i_1/O
                         net (fo=1, unplaced)         0.048     1.068    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/p_0_out_inferred__9/Selector_out1_60[52][15]_i_1_n_0
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[52][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/clk
                         FDCE                                         r  u_Hybrid_LHT_Kernel/u_Gradient_Kernel_System/u_Hough_Kernel/u_Hough_Kernel/Selector_out1_60_reg[52][15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    clk
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    clk
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
                            (rising edge-triggered cell FDCE clocked by MWCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=6403, unset)         0.000     0.000    clk_enable
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8129, unset)         0.000     0.000    clk
                         FDCE                                         r  Unit_Delay_Enabled_Synchronous_out1_reg[8]_i_5/C





