#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Sep 19 22:25:28 2024
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 9)] Syntax error near output
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 9)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 14)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 15)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Syntax error near assign
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Syntax error near }
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Syntax error near 8
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 19)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 20)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 22)] Syntax error near (
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 22)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 24)] Syntax error near (
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 24)] Syntax error near )
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 24)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v". 
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 9)] Syntax error near output
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 9)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 14)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 15)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Syntax error near assign
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Syntax error near }
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Syntax error near 8
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 19)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 20)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 22)] Syntax error near (
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 22)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 31)] Syntax error near (
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 31)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v". 
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 9)] Syntax error near output
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 9)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 14)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 15)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Syntax error near assign
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Syntax error near }
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Syntax error near 8
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 17)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 19)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 20)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 22)] Syntax error near (
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 22)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 31)] Syntax error near (
E: Verilog-4163: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 31)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME files/SME309/codes/SME209_codes/lab1/project/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v". 
