#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Mar 28 22:58:55 2022
# Process ID: 14856
# Current directory: C:/Users/rikir/Documents/FPGA_projects/project_getting_started_Vivado_Vitis/project_getting_started_Vivado_Vitis.runs/design_1_rst_clk_wiz_0_100M_3_synth_1
# Command line: vivado.exe -log design_1_rst_clk_wiz_0_100M_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rst_clk_wiz_0_100M_3.tcl
# Log file: C:/Users/rikir/Documents/FPGA_projects/project_getting_started_Vivado_Vitis/project_getting_started_Vivado_Vitis.runs/design_1_rst_clk_wiz_0_100M_3_synth_1/design_1_rst_clk_wiz_0_100M_3.vds
# Journal file: C:/Users/rikir/Documents/FPGA_projects/project_getting_started_Vivado_Vitis/project_getting_started_Vivado_Vitis.runs/design_1_rst_clk_wiz_0_100M_3_synth_1\vivado.jou
# Running On: LAPTOP-LB6J3CUA, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 8415 MB
#-----------------------------------------------------------
source design_1_rst_clk_wiz_0_100M_3.tcl -notrace
