{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651790308754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651790308755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  5 19:38:28 2022 " "Processing started: Thu May  5 19:38:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651790308755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651790308755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FUNCAO_LOGICA -c FUNCAO_LOGICA " "Command: quartus_map --read_settings_files=on --write_settings_files=off FUNCAO_LOGICA -c FUNCAO_LOGICA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651790308755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651790309212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651790309212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOGICA_AND-Behavioral " "Found design unit 1: LOGICA_AND-Behavioral" {  } { { "LOGICA_AND.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/FUNCAO_LOGICA/LOGICA_AND.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651790318539 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOGICA_AND " "Found entity 1: LOGICA_AND" {  } { { "LOGICA_AND.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/FUNCAO_LOGICA/LOGICA_AND.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651790318539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651790318539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funcao_logica.vhd 2 1 " "Found 2 design units, including 1 entities, in source file funcao_logica.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FUNCAO_LOGICA-Behavioral " "Found design unit 1: FUNCAO_LOGICA-Behavioral" {  } { { "FUNCAO_LOGICA.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/FUNCAO_LOGICA/FUNCAO_LOGICA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651790318542 ""} { "Info" "ISGN_ENTITY_NAME" "1 FUNCAO_LOGICA " "Found entity 1: FUNCAO_LOGICA" {  } { { "FUNCAO_LOGICA.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/FUNCAO_LOGICA/FUNCAO_LOGICA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651790318542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651790318542 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "o_F FUNCAO_LOGICA.vhd(56) " "VHDL Interface Declaration error in FUNCAO_LOGICA.vhd(56): interface object \"o_F\" of mode out cannot be read. Change object mode to buffer." {  } { { "FUNCAO_LOGICA.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/FUNCAO_LOGICA/FUNCAO_LOGICA.vhd" 56 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1651790318545 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "i_E in o_F out FUNCAO_LOGICA.vhd(56) " "VHDL error at FUNCAO_LOGICA.vhd(56): actual port \"o_F\" of mode \"out\" cannot be associated with formal port \"i_E\" of mode \"in\"" {  } { { "FUNCAO_LOGICA.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/FUNCAO_LOGICA/FUNCAO_LOGICA.vhd" 56 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651790318547 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "o_F FUNCAO_LOGICA.vhd(56) " "VHDL error at FUNCAO_LOGICA.vhd(56): can't read value of interface object \"o_F\" of mode OUT" {  } { { "FUNCAO_LOGICA.vhd" "" { Text "C:/Users/64017451934/Documents/DEC7555/2022B/FUNCAO_LOGICA/FUNCAO_LOGICA.vhd" 56 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Analysis & Synthesis" 0 -1 1651790318547 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651790318666 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May  5 19:38:38 2022 " "Processing ended: Thu May  5 19:38:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651790318666 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651790318666 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651790318666 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651790318666 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651790319304 ""}
