// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_PE_wrapper_2_1_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_A_PE_2_1_x023_dout,
        fifo_A_PE_2_1_x023_empty_n,
        fifo_A_PE_2_1_x023_read,
        fifo_A_PE_2_2_x024_din,
        fifo_A_PE_2_2_x024_full_n,
        fifo_A_PE_2_2_x024_write,
        fifo_B_PE_2_1_x071_dout,
        fifo_B_PE_2_1_x071_empty_n,
        fifo_B_PE_2_1_x071_read,
        fifo_B_PE_3_1_x072_din,
        fifo_B_PE_3_1_x072_full_n,
        fifo_B_PE_3_1_x072_write,
        fifo_C_drain_PE_2_1_x098_din,
        fifo_C_drain_PE_2_1_x098_full_n,
        fifo_C_drain_PE_2_1_x098_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_pp1_stage0 = 7'd16;
parameter    ap_ST_fsm_pp1_stage1 = 7'd32;
parameter    ap_ST_fsm_state68 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] fifo_A_PE_2_1_x023_dout;
input   fifo_A_PE_2_1_x023_empty_n;
output   fifo_A_PE_2_1_x023_read;
output  [255:0] fifo_A_PE_2_2_x024_din;
input   fifo_A_PE_2_2_x024_full_n;
output   fifo_A_PE_2_2_x024_write;
input  [255:0] fifo_B_PE_2_1_x071_dout;
input   fifo_B_PE_2_1_x071_empty_n;
output   fifo_B_PE_2_1_x071_read;
output  [255:0] fifo_B_PE_3_1_x072_din;
input   fifo_B_PE_3_1_x072_full_n;
output   fifo_B_PE_3_1_x072_write;
output  [31:0] fifo_C_drain_PE_2_1_x098_din;
input   fifo_C_drain_PE_2_1_x098_full_n;
output   fifo_C_drain_PE_2_1_x098_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_A_PE_2_1_x023_read;
reg fifo_A_PE_2_2_x024_write;
reg fifo_B_PE_2_1_x071_read;
reg fifo_B_PE_3_1_x072_write;
reg fifo_C_drain_PE_2_1_x098_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_A_PE_2_1_x023_blk_n;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] icmp_ln890_163_reg_778;
reg    fifo_A_PE_2_2_x024_blk_n;
reg    fifo_B_PE_2_1_x071_blk_n;
reg    fifo_B_PE_3_1_x072_blk_n;
reg    fifo_C_drain_PE_2_1_x098_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter31;
wire    ap_block_pp1_stage0;
reg   [0:0] select_ln2919_1_reg_867;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter30_reg;
reg   [15:0] indvar_flatten21_reg_224;
reg   [5:0] c5_V_reg_236;
reg   [11:0] indvar_flatten7_reg_247;
reg   [6:0] c6_V_45_reg_258;
reg   [4:0] c7_V_45_reg_269;
wire   [10:0] add_ln890_fu_312_p2;
reg   [10:0] add_ln890_reg_749;
wire    ap_CS_fsm_state2;
wire   [4:0] select_ln890_fu_336_p3;
reg   [4:0] select_ln890_reg_757;
wire   [0:0] icmp_ln890_fu_318_p2;
wire   [6:0] select_ln890_191_fu_344_p3;
reg   [6:0] select_ln890_191_reg_762;
wire   [3:0] trunc_ln2914_fu_352_p1;
reg   [3:0] trunc_ln2914_reg_768;
wire   [4:0] add_ln691_224_fu_377_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln890_163_fu_382_p2;
wire    ap_block_state5_pp1_stage0_iter0;
wire    ap_block_state7_pp1_stage0_iter1;
wire    ap_block_state9_pp1_stage0_iter2;
wire    ap_block_state11_pp1_stage0_iter3;
wire    ap_block_state13_pp1_stage0_iter4;
wire    ap_block_state15_pp1_stage0_iter5;
wire    ap_block_state17_pp1_stage0_iter6;
wire    ap_block_state19_pp1_stage0_iter7;
wire    ap_block_state21_pp1_stage0_iter8;
wire    ap_block_state23_pp1_stage0_iter9;
wire    ap_block_state25_pp1_stage0_iter10;
wire    ap_block_state27_pp1_stage0_iter11;
wire    ap_block_state29_pp1_stage0_iter12;
wire    ap_block_state31_pp1_stage0_iter13;
wire    ap_block_state33_pp1_stage0_iter14;
wire    ap_block_state35_pp1_stage0_iter15;
wire    ap_block_state37_pp1_stage0_iter16;
wire    ap_block_state39_pp1_stage0_iter17;
wire    ap_block_state41_pp1_stage0_iter18;
wire    ap_block_state43_pp1_stage0_iter19;
wire    ap_block_state45_pp1_stage0_iter20;
wire    ap_block_state47_pp1_stage0_iter21;
wire    ap_block_state49_pp1_stage0_iter22;
wire    ap_block_state51_pp1_stage0_iter23;
wire    ap_block_state53_pp1_stage0_iter24;
wire    ap_block_state55_pp1_stage0_iter25;
wire    ap_block_state57_pp1_stage0_iter26;
wire    ap_block_state59_pp1_stage0_iter27;
wire    ap_block_state61_pp1_stage0_iter28;
wire    ap_block_state63_pp1_stage0_iter29;
wire    ap_block_state65_pp1_stage0_iter30;
reg    ap_block_state67_pp1_stage0_iter31;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter1_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter2_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter3_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter4_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter5_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter6_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter7_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter8_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter9_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter10_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter11_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter12_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter13_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter14_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter15_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter16_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter17_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter18_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter19_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter20_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter21_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter22_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter23_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter24_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter25_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter26_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter27_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter28_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter29_reg;
reg   [0:0] icmp_ln890_163_reg_778_pp1_iter30_reg;
wire   [15:0] add_ln890_75_fu_388_p2;
reg   [15:0] add_ln890_75_reg_782;
reg    ap_block_state6_pp1_stage1_iter0;
wire    ap_block_state8_pp1_stage1_iter1;
wire    ap_block_state10_pp1_stage1_iter2;
wire    ap_block_state12_pp1_stage1_iter3;
wire    ap_block_state14_pp1_stage1_iter4;
wire    ap_block_state16_pp1_stage1_iter5;
wire    ap_block_state18_pp1_stage1_iter6;
wire    ap_block_state20_pp1_stage1_iter7;
wire    ap_block_state22_pp1_stage1_iter8;
wire    ap_block_state24_pp1_stage1_iter9;
wire    ap_block_state26_pp1_stage1_iter10;
wire    ap_block_state28_pp1_stage1_iter11;
wire    ap_block_state30_pp1_stage1_iter12;
wire    ap_block_state32_pp1_stage1_iter13;
wire    ap_block_state34_pp1_stage1_iter14;
wire    ap_block_state36_pp1_stage1_iter15;
wire    ap_block_state38_pp1_stage1_iter16;
wire    ap_block_state40_pp1_stage1_iter17;
wire    ap_block_state42_pp1_stage1_iter18;
wire    ap_block_state44_pp1_stage1_iter19;
wire    ap_block_state46_pp1_stage1_iter20;
wire    ap_block_state48_pp1_stage1_iter21;
wire    ap_block_state50_pp1_stage1_iter22;
wire    ap_block_state52_pp1_stage1_iter23;
wire    ap_block_state54_pp1_stage1_iter24;
wire    ap_block_state56_pp1_stage1_iter25;
wire    ap_block_state58_pp1_stage1_iter26;
wire    ap_block_state60_pp1_stage1_iter27;
wire    ap_block_state62_pp1_stage1_iter28;
wire    ap_block_state64_pp1_stage1_iter29;
wire    ap_block_state66_pp1_stage1_iter30;
reg    ap_block_pp1_stage1_11001;
wire   [31:0] v2_V_798_fu_394_p1;
reg   [31:0] v2_V_798_reg_787;
reg   [31:0] v2_V_799_reg_792;
reg   [31:0] v2_V_800_reg_797;
reg   [31:0] v2_V_801_reg_802;
reg   [31:0] v2_V_802_reg_807;
reg   [31:0] v2_V_803_reg_812;
reg   [31:0] v2_V_804_reg_817;
reg   [31:0] v1_V_45_reg_822;
wire   [31:0] v2_V_fu_468_p1;
reg   [31:0] v2_V_reg_827;
reg   [31:0] v2_V_792_reg_832;
reg   [31:0] v2_V_793_reg_837;
reg   [31:0] v2_V_794_reg_842;
reg   [31:0] v2_V_795_reg_847;
reg   [31:0] v2_V_796_reg_852;
reg   [31:0] v2_V_797_reg_857;
reg   [31:0] v1_V_reg_862;
wire   [0:0] select_ln2919_1_fu_574_p3;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter2_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter3_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter4_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter5_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter6_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter7_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter8_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter9_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter10_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter11_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter12_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter13_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter14_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter15_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter16_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter17_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter18_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter19_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter20_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter21_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter22_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter23_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter24_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter25_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter26_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter27_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter28_reg;
reg   [0:0] select_ln2919_1_reg_867_pp1_iter29_reg;
wire   [5:0] select_ln890_192_fu_600_p3;
reg   [5:0] select_ln890_192_reg_871;
reg    ap_enable_reg_pp1_iter1;
wire   [6:0] select_ln890_194_fu_628_p3;
reg   [6:0] select_ln890_194_reg_876;
wire   [3:0] empty_fu_636_p1;
reg   [3:0] empty_reg_882;
wire   [31:0] u0_45_fu_640_p1;
wire   [31:0] u1_45_fu_644_p1;
wire   [31:0] u2_45_fu_648_p1;
wire   [31:0] u3_45_fu_652_p1;
wire   [31:0] u0_fu_656_p1;
wire   [31:0] u1_fu_660_p1;
wire   [31:0] u2_fu_664_p1;
wire   [31:0] u3_fu_668_p1;
wire   [4:0] add_ln691_227_fu_672_p2;
reg   [4:0] add_ln691_227_reg_927;
wire   [11:0] select_ln890_195_fu_684_p3;
reg   [11:0] select_ln890_195_reg_932;
reg   [9:0] local_C_addr_45_reg_937;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter2_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter3_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter4_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter5_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter6_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter7_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter8_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter9_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter10_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter11_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter12_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter13_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter14_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter15_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter16_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter17_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter18_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter19_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter20_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter21_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter22_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter23_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter24_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter25_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter26_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter27_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter28_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter29_reg;
reg   [9:0] local_C_addr_45_reg_937_pp1_iter30_reg;
wire   [31:0] u4_45_fu_713_p1;
wire   [31:0] u5_45_fu_717_p1;
wire   [31:0] u6_45_fu_721_p1;
wire   [31:0] u7_45_fu_725_p1;
wire   [31:0] u4_fu_729_p1;
wire   [31:0] u5_fu_733_p1;
wire   [31:0] u6_fu_737_p1;
wire   [31:0] u7_fu_741_p1;
wire   [31:0] local_C_q0;
reg   [31:0] local_C_load_reg_983;
reg    ap_enable_reg_pp1_iter2;
wire   [31:0] grp_fu_296_p2;
reg   [31:0] mul_reg_988;
wire   [31:0] grp_fu_300_p2;
reg   [31:0] mul_1_reg_993;
reg   [31:0] mul_1_reg_993_pp1_iter3_reg;
reg   [31:0] mul_1_reg_993_pp1_iter4_reg;
reg   [31:0] mul_1_reg_993_pp1_iter5_reg;
wire   [31:0] grp_fu_304_p2;
reg   [31:0] mul_2_reg_998;
reg   [31:0] mul_2_reg_998_pp1_iter3_reg;
reg   [31:0] mul_2_reg_998_pp1_iter4_reg;
reg   [31:0] mul_2_reg_998_pp1_iter5_reg;
reg   [31:0] mul_2_reg_998_pp1_iter6_reg;
reg   [31:0] mul_2_reg_998_pp1_iter7_reg;
reg   [31:0] mul_2_reg_998_pp1_iter8_reg;
reg   [31:0] mul_2_reg_998_pp1_iter9_reg;
wire   [31:0] grp_fu_308_p2;
reg   [31:0] mul_3_reg_1003;
reg   [31:0] mul_3_reg_1003_pp1_iter3_reg;
reg   [31:0] mul_3_reg_1003_pp1_iter4_reg;
reg   [31:0] mul_3_reg_1003_pp1_iter5_reg;
reg   [31:0] mul_3_reg_1003_pp1_iter6_reg;
reg   [31:0] mul_3_reg_1003_pp1_iter7_reg;
reg   [31:0] mul_3_reg_1003_pp1_iter8_reg;
reg   [31:0] mul_3_reg_1003_pp1_iter9_reg;
reg   [31:0] mul_3_reg_1003_pp1_iter10_reg;
reg   [31:0] mul_3_reg_1003_pp1_iter11_reg;
reg   [31:0] mul_3_reg_1003_pp1_iter12_reg;
reg   [31:0] mul_4_reg_1008;
reg    ap_enable_reg_pp1_iter3;
reg   [31:0] mul_4_reg_1008_pp1_iter4_reg;
reg   [31:0] mul_4_reg_1008_pp1_iter5_reg;
reg   [31:0] mul_4_reg_1008_pp1_iter6_reg;
reg   [31:0] mul_4_reg_1008_pp1_iter7_reg;
reg   [31:0] mul_4_reg_1008_pp1_iter8_reg;
reg   [31:0] mul_4_reg_1008_pp1_iter9_reg;
reg   [31:0] mul_4_reg_1008_pp1_iter10_reg;
reg   [31:0] mul_4_reg_1008_pp1_iter11_reg;
reg   [31:0] mul_4_reg_1008_pp1_iter12_reg;
reg   [31:0] mul_4_reg_1008_pp1_iter13_reg;
reg   [31:0] mul_4_reg_1008_pp1_iter14_reg;
reg   [31:0] mul_4_reg_1008_pp1_iter15_reg;
reg   [31:0] mul_4_reg_1008_pp1_iter16_reg;
reg   [31:0] mul_5_reg_1013;
reg   [31:0] mul_5_reg_1013_pp1_iter4_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter5_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter6_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter7_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter8_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter9_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter10_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter11_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter12_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter13_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter14_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter15_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter16_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter17_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter18_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter19_reg;
reg   [31:0] mul_5_reg_1013_pp1_iter20_reg;
reg   [31:0] mul_6_reg_1018;
reg   [31:0] mul_6_reg_1018_pp1_iter4_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter5_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter6_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter7_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter8_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter9_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter10_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter11_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter12_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter13_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter14_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter15_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter16_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter17_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter18_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter19_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter20_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter21_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter22_reg;
reg   [31:0] mul_6_reg_1018_pp1_iter23_reg;
reg   [31:0] mul_7_reg_1023;
reg   [31:0] mul_7_reg_1023_pp1_iter4_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter5_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter6_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter7_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter8_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter9_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter10_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter11_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter12_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter13_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter14_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter15_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter16_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter17_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter18_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter19_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter20_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter21_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter22_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter23_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter24_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter25_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter26_reg;
reg   [31:0] mul_7_reg_1023_pp1_iter27_reg;
wire   [31:0] grp_fu_280_p2;
reg   [31:0] add_reg_1028;
reg    ap_enable_reg_pp1_iter6;
reg   [31:0] add_1_reg_1033;
reg    ap_enable_reg_pp1_iter9;
wire   [31:0] grp_fu_284_p2;
reg   [31:0] add_2_reg_1038;
reg    ap_enable_reg_pp1_iter13;
reg   [31:0] add_3_reg_1043;
reg    ap_enable_reg_pp1_iter16;
wire   [31:0] grp_fu_288_p2;
reg   [31:0] add_4_reg_1048;
reg    ap_enable_reg_pp1_iter20;
reg   [31:0] add_5_reg_1053;
reg    ap_enable_reg_pp1_iter23;
wire   [31:0] grp_fu_292_p2;
reg   [31:0] add_6_reg_1058;
reg    ap_enable_reg_pp1_iter27;
reg   [31:0] add_7_reg_1063;
reg    ap_enable_reg_pp1_iter30;
wire    ap_CS_fsm_state4;
reg    ap_block_pp1_stage1_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter1_state7;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter14;
reg    ap_enable_reg_pp1_iter15;
reg    ap_enable_reg_pp1_iter17;
reg    ap_enable_reg_pp1_iter18;
reg    ap_enable_reg_pp1_iter19;
reg    ap_enable_reg_pp1_iter21;
reg    ap_enable_reg_pp1_iter22;
reg    ap_enable_reg_pp1_iter24;
reg    ap_enable_reg_pp1_iter25;
reg    ap_enable_reg_pp1_iter26;
reg    ap_enable_reg_pp1_iter28;
reg    ap_enable_reg_pp1_iter29;
wire   [9:0] local_C_address0;
reg    local_C_ce0;
reg   [9:0] local_C_address1;
reg    local_C_ce1;
reg    local_C_we1;
reg   [31:0] local_C_d1;
reg   [10:0] indvar_flatten_reg_191;
reg    ap_block_state1;
reg   [6:0] c6_V_reg_202;
reg   [4:0] c7_V_reg_213;
reg   [15:0] ap_phi_mux_indvar_flatten21_phi_fu_228_p4;
reg   [5:0] ap_phi_mux_c5_V_phi_fu_240_p4;
reg   [11:0] ap_phi_mux_indvar_flatten7_phi_fu_251_p4;
reg   [6:0] ap_phi_mux_c6_V_45_phi_fu_262_p4;
reg   [4:0] ap_phi_mux_c7_V_45_phi_fu_273_p4;
wire   [63:0] zext_ln2914_1_fu_372_p1;
wire   [63:0] p_cast_fu_708_p1;
reg    ap_block_pp1_stage1_01001;
reg    ap_block_pp1_stage0_01001;
reg   [31:0] grp_fu_280_p0;
reg   [31:0] grp_fu_280_p1;
reg   [31:0] grp_fu_284_p0;
reg   [31:0] grp_fu_284_p1;
reg   [31:0] grp_fu_288_p0;
reg   [31:0] grp_fu_288_p1;
reg   [31:0] grp_fu_292_p0;
reg   [31:0] grp_fu_292_p1;
reg   [31:0] grp_fu_296_p0;
reg   [31:0] grp_fu_296_p1;
reg   [31:0] grp_fu_300_p0;
reg   [31:0] grp_fu_300_p1;
reg   [31:0] grp_fu_304_p0;
reg   [31:0] grp_fu_304_p1;
reg   [31:0] grp_fu_308_p0;
reg   [31:0] grp_fu_308_p1;
wire   [0:0] icmp_ln89033_fu_330_p2;
wire   [6:0] add_ln691_fu_324_p2;
wire   [9:0] tmp_126_cast_fu_359_p3;
wire   [9:0] zext_ln2914_fu_356_p1;
wire   [9:0] add_ln2914_fu_366_p2;
wire   [0:0] icmp_ln890_164_fu_548_p2;
wire   [5:0] add_ln691_225_fu_542_p2;
wire   [0:0] cmp_i_i_mid1_fu_562_p2;
wire   [0:0] cmp_i_i34_fu_568_p2;
wire   [0:0] icmp_ln890_165_fu_588_p2;
wire   [0:0] xor_ln2919_fu_582_p2;
wire   [6:0] select_ln2919_fu_554_p3;
wire   [0:0] and_ln2919_fu_594_p2;
wire   [0:0] or_ln890_fu_614_p2;
wire   [6:0] add_ln691_226_fu_608_p2;
wire   [4:0] select_ln890_193_fu_620_p3;
wire   [11:0] add_ln890_74_fu_678_p2;
wire   [9:0] tmp_127_cast_fu_695_p3;
wire   [9:0] zext_ln890_fu_692_p1;
wire   [9:0] empty_1418_fu_702_p2;
reg    grp_fu_280_ce;
reg    grp_fu_284_ce;
reg    grp_fu_288_ce;
reg    grp_fu_292_ce;
reg    grp_fu_296_ce;
reg    grp_fu_300_ce;
reg    grp_fu_304_ce;
reg    grp_fu_308_ce;
wire    ap_CS_fsm_state68;
reg   [6:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter31 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter16 = 1'b0;
#0 ap_enable_reg_pp1_iter20 = 1'b0;
#0 ap_enable_reg_pp1_iter23 = 1'b0;
#0 ap_enable_reg_pp1_iter27 = 1'b0;
#0 ap_enable_reg_pp1_iter30 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp1_iter17 = 1'b0;
#0 ap_enable_reg_pp1_iter18 = 1'b0;
#0 ap_enable_reg_pp1_iter19 = 1'b0;
#0 ap_enable_reg_pp1_iter21 = 1'b0;
#0 ap_enable_reg_pp1_iter22 = 1'b0;
#0 ap_enable_reg_pp1_iter24 = 1'b0;
#0 ap_enable_reg_pp1_iter25 = 1'b0;
#0 ap_enable_reg_pp1_iter26 = 1'b0;
#0 ap_enable_reg_pp1_iter28 = 1'b0;
#0 ap_enable_reg_pp1_iter29 = 1'b0;
end

top_PE_wrapper_0_0_x0_local_C #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
local_C_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_address0),
    .ce0(local_C_ce0),
    .q0(local_C_q0),
    .address1(local_C_address1),
    .ce1(local_C_ce1),
    .we1(local_C_we1),
    .d1(local_C_d1)
);

top_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_280_p0),
    .din1(grp_fu_280_p1),
    .ce(grp_fu_280_ce),
    .dout(grp_fu_280_p2)
);

top_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_284_p0),
    .din1(grp_fu_284_p1),
    .ce(grp_fu_284_ce),
    .dout(grp_fu_284_p2)
);

top_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_288_p0),
    .din1(grp_fu_288_p1),
    .ce(grp_fu_288_ce),
    .dout(grp_fu_288_p2)
);

top_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_292_p0),
    .din1(grp_fu_292_p1),
    .ce(grp_fu_292_ce),
    .dout(grp_fu_292_p2)
);

top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_296_p0),
    .din1(grp_fu_296_p1),
    .ce(grp_fu_296_ce),
    .dout(grp_fu_296_p2)
);

top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_300_p0),
    .din1(grp_fu_300_p1),
    .ce(grp_fu_300_ce),
    .dout(grp_fu_300_p2)
);

top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_304_p0),
    .din1(grp_fu_304_p1),
    .ce(grp_fu_304_ce),
    .dout(grp_fu_304_p2)
);

top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_308_p0),
    .din1(grp_fu_308_p1),
    .ce(grp_fu_308_ce),
    .dout(grp_fu_308_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state68)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter16 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter17 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter17 <= ap_enable_reg_pp1_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter18 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter18 <= ap_enable_reg_pp1_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter19 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter19 <= ap_enable_reg_pp1_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            if ((1'b1 == ap_condition_pp1_exit_iter1_state7)) begin
                ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter20 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter20 <= ap_enable_reg_pp1_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter21 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter21 <= ap_enable_reg_pp1_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter22 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter22 <= ap_enable_reg_pp1_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter23 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter23 <= ap_enable_reg_pp1_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter24 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter24 <= ap_enable_reg_pp1_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter25 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter25 <= ap_enable_reg_pp1_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter26 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter26 <= ap_enable_reg_pp1_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter27 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter27 <= ap_enable_reg_pp1_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter28 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter28 <= ap_enable_reg_pp1_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter29 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter29 <= ap_enable_reg_pp1_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter30 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter30 <= ap_enable_reg_pp1_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter31 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp1_iter30 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
            ap_enable_reg_pp1_iter31 <= ap_enable_reg_pp1_iter30;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter31 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c5_V_reg_236 <= 6'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_163_reg_778_pp1_iter1_reg == 1'd0))) begin
        c5_V_reg_236 <= select_ln890_192_reg_871;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c6_V_45_reg_258 <= 7'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_163_reg_778_pp1_iter1_reg == 1'd0))) begin
        c6_V_45_reg_258 <= select_ln890_194_reg_876;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c6_V_reg_202 <= select_ln890_191_reg_762;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c6_V_reg_202 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c7_V_45_reg_269 <= 5'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_163_reg_778_pp1_iter1_reg == 1'd0))) begin
        c7_V_45_reg_269 <= add_ln691_227_reg_927;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        c7_V_reg_213 <= add_ln691_224_fu_377_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c7_V_reg_213 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        indvar_flatten21_reg_224 <= 16'd0;
    end else if (((icmp_ln890_163_reg_778 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten21_reg_224 <= add_ln890_75_reg_782;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        indvar_flatten7_reg_247 <= 12'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_163_reg_778_pp1_iter1_reg == 1'd0))) begin
        indvar_flatten7_reg_247 <= select_ln890_195_reg_932;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten_reg_191 <= add_ln890_reg_749;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_191 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln890_163_reg_778_pp1_iter9_reg == 1'd0))) begin
        add_1_reg_1033 <= grp_fu_280_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_163_reg_778_pp1_iter12_reg == 1'd0))) begin
        add_2_reg_1038 <= grp_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln890_163_reg_778_pp1_iter16_reg == 1'd0))) begin
        add_3_reg_1043 <= grp_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter20 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_163_reg_778_pp1_iter19_reg == 1'd0))) begin
        add_4_reg_1048 <= grp_fu_288_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter23 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln890_163_reg_778_pp1_iter23_reg == 1'd0))) begin
        add_5_reg_1053 <= grp_fu_288_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter27 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_163_reg_778_pp1_iter26_reg == 1'd0))) begin
        add_6_reg_1058 <= grp_fu_292_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter30 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln890_163_reg_778_pp1_iter30_reg == 1'd0))) begin
        add_7_reg_1063 <= grp_fu_292_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_163_reg_778 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln691_227_reg_927 <= add_ln691_227_fu_672_p2;
        select_ln890_192_reg_871 <= select_ln890_192_fu_600_p3;
        select_ln890_194_reg_876 <= select_ln890_194_fu_628_p3;
        select_ln890_195_reg_932 <= select_ln890_195_fu_684_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        add_ln890_75_reg_782 <= add_ln890_75_fu_388_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln890_reg_749 <= add_ln890_fu_312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_163_reg_778_pp1_iter5_reg == 1'd0))) begin
        add_reg_1028 <= grp_fu_280_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_163_reg_778 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        empty_reg_882 <= empty_fu_636_p1;
        select_ln2919_1_reg_867 <= select_ln2919_1_fu_574_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln890_163_reg_778 <= icmp_ln890_163_fu_382_p2;
        icmp_ln890_163_reg_778_pp1_iter10_reg <= icmp_ln890_163_reg_778_pp1_iter9_reg;
        icmp_ln890_163_reg_778_pp1_iter11_reg <= icmp_ln890_163_reg_778_pp1_iter10_reg;
        icmp_ln890_163_reg_778_pp1_iter12_reg <= icmp_ln890_163_reg_778_pp1_iter11_reg;
        icmp_ln890_163_reg_778_pp1_iter13_reg <= icmp_ln890_163_reg_778_pp1_iter12_reg;
        icmp_ln890_163_reg_778_pp1_iter14_reg <= icmp_ln890_163_reg_778_pp1_iter13_reg;
        icmp_ln890_163_reg_778_pp1_iter15_reg <= icmp_ln890_163_reg_778_pp1_iter14_reg;
        icmp_ln890_163_reg_778_pp1_iter16_reg <= icmp_ln890_163_reg_778_pp1_iter15_reg;
        icmp_ln890_163_reg_778_pp1_iter17_reg <= icmp_ln890_163_reg_778_pp1_iter16_reg;
        icmp_ln890_163_reg_778_pp1_iter18_reg <= icmp_ln890_163_reg_778_pp1_iter17_reg;
        icmp_ln890_163_reg_778_pp1_iter19_reg <= icmp_ln890_163_reg_778_pp1_iter18_reg;
        icmp_ln890_163_reg_778_pp1_iter1_reg <= icmp_ln890_163_reg_778;
        icmp_ln890_163_reg_778_pp1_iter20_reg <= icmp_ln890_163_reg_778_pp1_iter19_reg;
        icmp_ln890_163_reg_778_pp1_iter21_reg <= icmp_ln890_163_reg_778_pp1_iter20_reg;
        icmp_ln890_163_reg_778_pp1_iter22_reg <= icmp_ln890_163_reg_778_pp1_iter21_reg;
        icmp_ln890_163_reg_778_pp1_iter23_reg <= icmp_ln890_163_reg_778_pp1_iter22_reg;
        icmp_ln890_163_reg_778_pp1_iter24_reg <= icmp_ln890_163_reg_778_pp1_iter23_reg;
        icmp_ln890_163_reg_778_pp1_iter25_reg <= icmp_ln890_163_reg_778_pp1_iter24_reg;
        icmp_ln890_163_reg_778_pp1_iter26_reg <= icmp_ln890_163_reg_778_pp1_iter25_reg;
        icmp_ln890_163_reg_778_pp1_iter27_reg <= icmp_ln890_163_reg_778_pp1_iter26_reg;
        icmp_ln890_163_reg_778_pp1_iter28_reg <= icmp_ln890_163_reg_778_pp1_iter27_reg;
        icmp_ln890_163_reg_778_pp1_iter29_reg <= icmp_ln890_163_reg_778_pp1_iter28_reg;
        icmp_ln890_163_reg_778_pp1_iter2_reg <= icmp_ln890_163_reg_778_pp1_iter1_reg;
        icmp_ln890_163_reg_778_pp1_iter30_reg <= icmp_ln890_163_reg_778_pp1_iter29_reg;
        icmp_ln890_163_reg_778_pp1_iter3_reg <= icmp_ln890_163_reg_778_pp1_iter2_reg;
        icmp_ln890_163_reg_778_pp1_iter4_reg <= icmp_ln890_163_reg_778_pp1_iter3_reg;
        icmp_ln890_163_reg_778_pp1_iter5_reg <= icmp_ln890_163_reg_778_pp1_iter4_reg;
        icmp_ln890_163_reg_778_pp1_iter6_reg <= icmp_ln890_163_reg_778_pp1_iter5_reg;
        icmp_ln890_163_reg_778_pp1_iter7_reg <= icmp_ln890_163_reg_778_pp1_iter6_reg;
        icmp_ln890_163_reg_778_pp1_iter8_reg <= icmp_ln890_163_reg_778_pp1_iter7_reg;
        icmp_ln890_163_reg_778_pp1_iter9_reg <= icmp_ln890_163_reg_778_pp1_iter8_reg;
        mul_4_reg_1008_pp1_iter10_reg <= mul_4_reg_1008_pp1_iter9_reg;
        mul_4_reg_1008_pp1_iter11_reg <= mul_4_reg_1008_pp1_iter10_reg;
        mul_4_reg_1008_pp1_iter12_reg <= mul_4_reg_1008_pp1_iter11_reg;
        mul_4_reg_1008_pp1_iter13_reg <= mul_4_reg_1008_pp1_iter12_reg;
        mul_4_reg_1008_pp1_iter14_reg <= mul_4_reg_1008_pp1_iter13_reg;
        mul_4_reg_1008_pp1_iter15_reg <= mul_4_reg_1008_pp1_iter14_reg;
        mul_4_reg_1008_pp1_iter16_reg <= mul_4_reg_1008_pp1_iter15_reg;
        mul_4_reg_1008_pp1_iter4_reg <= mul_4_reg_1008;
        mul_4_reg_1008_pp1_iter5_reg <= mul_4_reg_1008_pp1_iter4_reg;
        mul_4_reg_1008_pp1_iter6_reg <= mul_4_reg_1008_pp1_iter5_reg;
        mul_4_reg_1008_pp1_iter7_reg <= mul_4_reg_1008_pp1_iter6_reg;
        mul_4_reg_1008_pp1_iter8_reg <= mul_4_reg_1008_pp1_iter7_reg;
        mul_4_reg_1008_pp1_iter9_reg <= mul_4_reg_1008_pp1_iter8_reg;
        mul_5_reg_1013_pp1_iter10_reg <= mul_5_reg_1013_pp1_iter9_reg;
        mul_5_reg_1013_pp1_iter11_reg <= mul_5_reg_1013_pp1_iter10_reg;
        mul_5_reg_1013_pp1_iter12_reg <= mul_5_reg_1013_pp1_iter11_reg;
        mul_5_reg_1013_pp1_iter13_reg <= mul_5_reg_1013_pp1_iter12_reg;
        mul_5_reg_1013_pp1_iter14_reg <= mul_5_reg_1013_pp1_iter13_reg;
        mul_5_reg_1013_pp1_iter15_reg <= mul_5_reg_1013_pp1_iter14_reg;
        mul_5_reg_1013_pp1_iter16_reg <= mul_5_reg_1013_pp1_iter15_reg;
        mul_5_reg_1013_pp1_iter17_reg <= mul_5_reg_1013_pp1_iter16_reg;
        mul_5_reg_1013_pp1_iter18_reg <= mul_5_reg_1013_pp1_iter17_reg;
        mul_5_reg_1013_pp1_iter19_reg <= mul_5_reg_1013_pp1_iter18_reg;
        mul_5_reg_1013_pp1_iter20_reg <= mul_5_reg_1013_pp1_iter19_reg;
        mul_5_reg_1013_pp1_iter4_reg <= mul_5_reg_1013;
        mul_5_reg_1013_pp1_iter5_reg <= mul_5_reg_1013_pp1_iter4_reg;
        mul_5_reg_1013_pp1_iter6_reg <= mul_5_reg_1013_pp1_iter5_reg;
        mul_5_reg_1013_pp1_iter7_reg <= mul_5_reg_1013_pp1_iter6_reg;
        mul_5_reg_1013_pp1_iter8_reg <= mul_5_reg_1013_pp1_iter7_reg;
        mul_5_reg_1013_pp1_iter9_reg <= mul_5_reg_1013_pp1_iter8_reg;
        mul_6_reg_1018_pp1_iter10_reg <= mul_6_reg_1018_pp1_iter9_reg;
        mul_6_reg_1018_pp1_iter11_reg <= mul_6_reg_1018_pp1_iter10_reg;
        mul_6_reg_1018_pp1_iter12_reg <= mul_6_reg_1018_pp1_iter11_reg;
        mul_6_reg_1018_pp1_iter13_reg <= mul_6_reg_1018_pp1_iter12_reg;
        mul_6_reg_1018_pp1_iter14_reg <= mul_6_reg_1018_pp1_iter13_reg;
        mul_6_reg_1018_pp1_iter15_reg <= mul_6_reg_1018_pp1_iter14_reg;
        mul_6_reg_1018_pp1_iter16_reg <= mul_6_reg_1018_pp1_iter15_reg;
        mul_6_reg_1018_pp1_iter17_reg <= mul_6_reg_1018_pp1_iter16_reg;
        mul_6_reg_1018_pp1_iter18_reg <= mul_6_reg_1018_pp1_iter17_reg;
        mul_6_reg_1018_pp1_iter19_reg <= mul_6_reg_1018_pp1_iter18_reg;
        mul_6_reg_1018_pp1_iter20_reg <= mul_6_reg_1018_pp1_iter19_reg;
        mul_6_reg_1018_pp1_iter21_reg <= mul_6_reg_1018_pp1_iter20_reg;
        mul_6_reg_1018_pp1_iter22_reg <= mul_6_reg_1018_pp1_iter21_reg;
        mul_6_reg_1018_pp1_iter23_reg <= mul_6_reg_1018_pp1_iter22_reg;
        mul_6_reg_1018_pp1_iter4_reg <= mul_6_reg_1018;
        mul_6_reg_1018_pp1_iter5_reg <= mul_6_reg_1018_pp1_iter4_reg;
        mul_6_reg_1018_pp1_iter6_reg <= mul_6_reg_1018_pp1_iter5_reg;
        mul_6_reg_1018_pp1_iter7_reg <= mul_6_reg_1018_pp1_iter6_reg;
        mul_6_reg_1018_pp1_iter8_reg <= mul_6_reg_1018_pp1_iter7_reg;
        mul_6_reg_1018_pp1_iter9_reg <= mul_6_reg_1018_pp1_iter8_reg;
        mul_7_reg_1023_pp1_iter10_reg <= mul_7_reg_1023_pp1_iter9_reg;
        mul_7_reg_1023_pp1_iter11_reg <= mul_7_reg_1023_pp1_iter10_reg;
        mul_7_reg_1023_pp1_iter12_reg <= mul_7_reg_1023_pp1_iter11_reg;
        mul_7_reg_1023_pp1_iter13_reg <= mul_7_reg_1023_pp1_iter12_reg;
        mul_7_reg_1023_pp1_iter14_reg <= mul_7_reg_1023_pp1_iter13_reg;
        mul_7_reg_1023_pp1_iter15_reg <= mul_7_reg_1023_pp1_iter14_reg;
        mul_7_reg_1023_pp1_iter16_reg <= mul_7_reg_1023_pp1_iter15_reg;
        mul_7_reg_1023_pp1_iter17_reg <= mul_7_reg_1023_pp1_iter16_reg;
        mul_7_reg_1023_pp1_iter18_reg <= mul_7_reg_1023_pp1_iter17_reg;
        mul_7_reg_1023_pp1_iter19_reg <= mul_7_reg_1023_pp1_iter18_reg;
        mul_7_reg_1023_pp1_iter20_reg <= mul_7_reg_1023_pp1_iter19_reg;
        mul_7_reg_1023_pp1_iter21_reg <= mul_7_reg_1023_pp1_iter20_reg;
        mul_7_reg_1023_pp1_iter22_reg <= mul_7_reg_1023_pp1_iter21_reg;
        mul_7_reg_1023_pp1_iter23_reg <= mul_7_reg_1023_pp1_iter22_reg;
        mul_7_reg_1023_pp1_iter24_reg <= mul_7_reg_1023_pp1_iter23_reg;
        mul_7_reg_1023_pp1_iter25_reg <= mul_7_reg_1023_pp1_iter24_reg;
        mul_7_reg_1023_pp1_iter26_reg <= mul_7_reg_1023_pp1_iter25_reg;
        mul_7_reg_1023_pp1_iter27_reg <= mul_7_reg_1023_pp1_iter26_reg;
        mul_7_reg_1023_pp1_iter4_reg <= mul_7_reg_1023;
        mul_7_reg_1023_pp1_iter5_reg <= mul_7_reg_1023_pp1_iter4_reg;
        mul_7_reg_1023_pp1_iter6_reg <= mul_7_reg_1023_pp1_iter5_reg;
        mul_7_reg_1023_pp1_iter7_reg <= mul_7_reg_1023_pp1_iter6_reg;
        mul_7_reg_1023_pp1_iter8_reg <= mul_7_reg_1023_pp1_iter7_reg;
        mul_7_reg_1023_pp1_iter9_reg <= mul_7_reg_1023_pp1_iter8_reg;
        select_ln2919_1_reg_867_pp1_iter10_reg <= select_ln2919_1_reg_867_pp1_iter9_reg;
        select_ln2919_1_reg_867_pp1_iter11_reg <= select_ln2919_1_reg_867_pp1_iter10_reg;
        select_ln2919_1_reg_867_pp1_iter12_reg <= select_ln2919_1_reg_867_pp1_iter11_reg;
        select_ln2919_1_reg_867_pp1_iter13_reg <= select_ln2919_1_reg_867_pp1_iter12_reg;
        select_ln2919_1_reg_867_pp1_iter14_reg <= select_ln2919_1_reg_867_pp1_iter13_reg;
        select_ln2919_1_reg_867_pp1_iter15_reg <= select_ln2919_1_reg_867_pp1_iter14_reg;
        select_ln2919_1_reg_867_pp1_iter16_reg <= select_ln2919_1_reg_867_pp1_iter15_reg;
        select_ln2919_1_reg_867_pp1_iter17_reg <= select_ln2919_1_reg_867_pp1_iter16_reg;
        select_ln2919_1_reg_867_pp1_iter18_reg <= select_ln2919_1_reg_867_pp1_iter17_reg;
        select_ln2919_1_reg_867_pp1_iter19_reg <= select_ln2919_1_reg_867_pp1_iter18_reg;
        select_ln2919_1_reg_867_pp1_iter20_reg <= select_ln2919_1_reg_867_pp1_iter19_reg;
        select_ln2919_1_reg_867_pp1_iter21_reg <= select_ln2919_1_reg_867_pp1_iter20_reg;
        select_ln2919_1_reg_867_pp1_iter22_reg <= select_ln2919_1_reg_867_pp1_iter21_reg;
        select_ln2919_1_reg_867_pp1_iter23_reg <= select_ln2919_1_reg_867_pp1_iter22_reg;
        select_ln2919_1_reg_867_pp1_iter24_reg <= select_ln2919_1_reg_867_pp1_iter23_reg;
        select_ln2919_1_reg_867_pp1_iter25_reg <= select_ln2919_1_reg_867_pp1_iter24_reg;
        select_ln2919_1_reg_867_pp1_iter26_reg <= select_ln2919_1_reg_867_pp1_iter25_reg;
        select_ln2919_1_reg_867_pp1_iter27_reg <= select_ln2919_1_reg_867_pp1_iter26_reg;
        select_ln2919_1_reg_867_pp1_iter28_reg <= select_ln2919_1_reg_867_pp1_iter27_reg;
        select_ln2919_1_reg_867_pp1_iter29_reg <= select_ln2919_1_reg_867_pp1_iter28_reg;
        select_ln2919_1_reg_867_pp1_iter2_reg <= select_ln2919_1_reg_867;
        select_ln2919_1_reg_867_pp1_iter30_reg <= select_ln2919_1_reg_867_pp1_iter29_reg;
        select_ln2919_1_reg_867_pp1_iter3_reg <= select_ln2919_1_reg_867_pp1_iter2_reg;
        select_ln2919_1_reg_867_pp1_iter4_reg <= select_ln2919_1_reg_867_pp1_iter3_reg;
        select_ln2919_1_reg_867_pp1_iter5_reg <= select_ln2919_1_reg_867_pp1_iter4_reg;
        select_ln2919_1_reg_867_pp1_iter6_reg <= select_ln2919_1_reg_867_pp1_iter5_reg;
        select_ln2919_1_reg_867_pp1_iter7_reg <= select_ln2919_1_reg_867_pp1_iter6_reg;
        select_ln2919_1_reg_867_pp1_iter8_reg <= select_ln2919_1_reg_867_pp1_iter7_reg;
        select_ln2919_1_reg_867_pp1_iter9_reg <= select_ln2919_1_reg_867_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln890_163_reg_778_pp1_iter1_reg == 1'd0))) begin
        local_C_addr_45_reg_937 <= p_cast_fu_708_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        local_C_addr_45_reg_937_pp1_iter10_reg <= local_C_addr_45_reg_937_pp1_iter9_reg;
        local_C_addr_45_reg_937_pp1_iter11_reg <= local_C_addr_45_reg_937_pp1_iter10_reg;
        local_C_addr_45_reg_937_pp1_iter12_reg <= local_C_addr_45_reg_937_pp1_iter11_reg;
        local_C_addr_45_reg_937_pp1_iter13_reg <= local_C_addr_45_reg_937_pp1_iter12_reg;
        local_C_addr_45_reg_937_pp1_iter14_reg <= local_C_addr_45_reg_937_pp1_iter13_reg;
        local_C_addr_45_reg_937_pp1_iter15_reg <= local_C_addr_45_reg_937_pp1_iter14_reg;
        local_C_addr_45_reg_937_pp1_iter16_reg <= local_C_addr_45_reg_937_pp1_iter15_reg;
        local_C_addr_45_reg_937_pp1_iter17_reg <= local_C_addr_45_reg_937_pp1_iter16_reg;
        local_C_addr_45_reg_937_pp1_iter18_reg <= local_C_addr_45_reg_937_pp1_iter17_reg;
        local_C_addr_45_reg_937_pp1_iter19_reg <= local_C_addr_45_reg_937_pp1_iter18_reg;
        local_C_addr_45_reg_937_pp1_iter20_reg <= local_C_addr_45_reg_937_pp1_iter19_reg;
        local_C_addr_45_reg_937_pp1_iter21_reg <= local_C_addr_45_reg_937_pp1_iter20_reg;
        local_C_addr_45_reg_937_pp1_iter22_reg <= local_C_addr_45_reg_937_pp1_iter21_reg;
        local_C_addr_45_reg_937_pp1_iter23_reg <= local_C_addr_45_reg_937_pp1_iter22_reg;
        local_C_addr_45_reg_937_pp1_iter24_reg <= local_C_addr_45_reg_937_pp1_iter23_reg;
        local_C_addr_45_reg_937_pp1_iter25_reg <= local_C_addr_45_reg_937_pp1_iter24_reg;
        local_C_addr_45_reg_937_pp1_iter26_reg <= local_C_addr_45_reg_937_pp1_iter25_reg;
        local_C_addr_45_reg_937_pp1_iter27_reg <= local_C_addr_45_reg_937_pp1_iter26_reg;
        local_C_addr_45_reg_937_pp1_iter28_reg <= local_C_addr_45_reg_937_pp1_iter27_reg;
        local_C_addr_45_reg_937_pp1_iter29_reg <= local_C_addr_45_reg_937_pp1_iter28_reg;
        local_C_addr_45_reg_937_pp1_iter2_reg <= local_C_addr_45_reg_937;
        local_C_addr_45_reg_937_pp1_iter30_reg <= local_C_addr_45_reg_937_pp1_iter29_reg;
        local_C_addr_45_reg_937_pp1_iter3_reg <= local_C_addr_45_reg_937_pp1_iter2_reg;
        local_C_addr_45_reg_937_pp1_iter4_reg <= local_C_addr_45_reg_937_pp1_iter3_reg;
        local_C_addr_45_reg_937_pp1_iter5_reg <= local_C_addr_45_reg_937_pp1_iter4_reg;
        local_C_addr_45_reg_937_pp1_iter6_reg <= local_C_addr_45_reg_937_pp1_iter5_reg;
        local_C_addr_45_reg_937_pp1_iter7_reg <= local_C_addr_45_reg_937_pp1_iter6_reg;
        local_C_addr_45_reg_937_pp1_iter8_reg <= local_C_addr_45_reg_937_pp1_iter7_reg;
        local_C_addr_45_reg_937_pp1_iter9_reg <= local_C_addr_45_reg_937_pp1_iter8_reg;
        mul_1_reg_993_pp1_iter3_reg <= mul_1_reg_993;
        mul_1_reg_993_pp1_iter4_reg <= mul_1_reg_993_pp1_iter3_reg;
        mul_1_reg_993_pp1_iter5_reg <= mul_1_reg_993_pp1_iter4_reg;
        mul_2_reg_998_pp1_iter3_reg <= mul_2_reg_998;
        mul_2_reg_998_pp1_iter4_reg <= mul_2_reg_998_pp1_iter3_reg;
        mul_2_reg_998_pp1_iter5_reg <= mul_2_reg_998_pp1_iter4_reg;
        mul_2_reg_998_pp1_iter6_reg <= mul_2_reg_998_pp1_iter5_reg;
        mul_2_reg_998_pp1_iter7_reg <= mul_2_reg_998_pp1_iter6_reg;
        mul_2_reg_998_pp1_iter8_reg <= mul_2_reg_998_pp1_iter7_reg;
        mul_2_reg_998_pp1_iter9_reg <= mul_2_reg_998_pp1_iter8_reg;
        mul_3_reg_1003_pp1_iter10_reg <= mul_3_reg_1003_pp1_iter9_reg;
        mul_3_reg_1003_pp1_iter11_reg <= mul_3_reg_1003_pp1_iter10_reg;
        mul_3_reg_1003_pp1_iter12_reg <= mul_3_reg_1003_pp1_iter11_reg;
        mul_3_reg_1003_pp1_iter3_reg <= mul_3_reg_1003;
        mul_3_reg_1003_pp1_iter4_reg <= mul_3_reg_1003_pp1_iter3_reg;
        mul_3_reg_1003_pp1_iter5_reg <= mul_3_reg_1003_pp1_iter4_reg;
        mul_3_reg_1003_pp1_iter6_reg <= mul_3_reg_1003_pp1_iter5_reg;
        mul_3_reg_1003_pp1_iter7_reg <= mul_3_reg_1003_pp1_iter6_reg;
        mul_3_reg_1003_pp1_iter8_reg <= mul_3_reg_1003_pp1_iter7_reg;
        mul_3_reg_1003_pp1_iter9_reg <= mul_3_reg_1003_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_163_reg_778_pp1_iter1_reg == 1'd0))) begin
        local_C_load_reg_983 <= local_C_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln890_163_reg_778_pp1_iter2_reg == 1'd0))) begin
        mul_1_reg_993 <= grp_fu_300_p2;
        mul_2_reg_998 <= grp_fu_304_p2;
        mul_3_reg_1003 <= grp_fu_308_p2;
        mul_reg_988 <= grp_fu_296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_163_reg_778_pp1_iter2_reg == 1'd0))) begin
        mul_4_reg_1008 <= grp_fu_296_p2;
        mul_5_reg_1013 <= grp_fu_300_p2;
        mul_6_reg_1018 <= grp_fu_304_p2;
        mul_7_reg_1023 <= grp_fu_308_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_318_p2 == 1'd0))) begin
        select_ln890_191_reg_762 <= select_ln890_191_fu_344_p3;
        select_ln890_reg_757 <= select_ln890_fu_336_p3;
        trunc_ln2914_reg_768 <= trunc_ln2914_fu_352_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_163_reg_778 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        v1_V_45_reg_822 <= {{fifo_A_PE_2_1_x023_dout[255:224]}};
        v1_V_reg_862 <= {{fifo_B_PE_2_1_x071_dout[255:224]}};
        v2_V_792_reg_832 <= {{fifo_B_PE_2_1_x071_dout[63:32]}};
        v2_V_793_reg_837 <= {{fifo_B_PE_2_1_x071_dout[95:64]}};
        v2_V_794_reg_842 <= {{fifo_B_PE_2_1_x071_dout[127:96]}};
        v2_V_795_reg_847 <= {{fifo_B_PE_2_1_x071_dout[159:128]}};
        v2_V_796_reg_852 <= {{fifo_B_PE_2_1_x071_dout[191:160]}};
        v2_V_797_reg_857 <= {{fifo_B_PE_2_1_x071_dout[223:192]}};
        v2_V_798_reg_787 <= v2_V_798_fu_394_p1;
        v2_V_799_reg_792 <= {{fifo_A_PE_2_1_x023_dout[63:32]}};
        v2_V_800_reg_797 <= {{fifo_A_PE_2_1_x023_dout[95:64]}};
        v2_V_801_reg_802 <= {{fifo_A_PE_2_1_x023_dout[127:96]}};
        v2_V_802_reg_807 <= {{fifo_A_PE_2_1_x023_dout[159:128]}};
        v2_V_803_reg_812 <= {{fifo_A_PE_2_1_x023_dout[191:160]}};
        v2_V_804_reg_817 <= {{fifo_A_PE_2_1_x023_dout[223:192]}};
        v2_V_reg_827 <= v2_V_fu_468_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_condition_pp1_exit_iter1_state7 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter1_state7 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_163_reg_778 == 1'd1) & (1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter31 == 1'b0) & (ap_enable_reg_pp1_iter29 == 1'b0) & (ap_enable_reg_pp1_iter28 == 1'b0) & (ap_enable_reg_pp1_iter26 == 1'b0) & (ap_enable_reg_pp1_iter25 == 1'b0) & (ap_enable_reg_pp1_iter24 == 1'b0) & (ap_enable_reg_pp1_iter22 == 1'b0) & (ap_enable_reg_pp1_iter21 == 1'b0) & (ap_enable_reg_pp1_iter19 == 1'b0) & (ap_enable_reg_pp1_iter18 == 1'b0) & (ap_enable_reg_pp1_iter17 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter30 == 1'b0) & (ap_enable_reg_pp1_iter27 == 1'b0) & (ap_enable_reg_pp1_iter23 == 1'b0) & (ap_enable_reg_pp1_iter20 == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_163_reg_778_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_c5_V_phi_fu_240_p4 = select_ln890_192_reg_871;
    end else begin
        ap_phi_mux_c5_V_phi_fu_240_p4 = c5_V_reg_236;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_163_reg_778_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_c6_V_45_phi_fu_262_p4 = select_ln890_194_reg_876;
    end else begin
        ap_phi_mux_c6_V_45_phi_fu_262_p4 = c6_V_45_reg_258;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_163_reg_778_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_c7_V_45_phi_fu_273_p4 = add_ln691_227_reg_927;
    end else begin
        ap_phi_mux_c7_V_45_phi_fu_273_p4 = c7_V_45_reg_269;
    end
end

always @ (*) begin
    if (((icmp_ln890_163_reg_778 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_indvar_flatten21_phi_fu_228_p4 = add_ln890_75_reg_782;
    end else begin
        ap_phi_mux_indvar_flatten21_phi_fu_228_p4 = indvar_flatten21_reg_224;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_163_reg_778_pp1_iter1_reg == 1'd0))) begin
        ap_phi_mux_indvar_flatten7_phi_fu_251_p4 = select_ln890_195_reg_932;
    end else begin
        ap_phi_mux_indvar_flatten7_phi_fu_251_p4 = indvar_flatten7_reg_247;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_163_reg_778 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_A_PE_2_1_x023_blk_n = fifo_A_PE_2_1_x023_empty_n;
    end else begin
        fifo_A_PE_2_1_x023_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_163_reg_778 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_A_PE_2_1_x023_read = 1'b1;
    end else begin
        fifo_A_PE_2_1_x023_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_163_reg_778 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_A_PE_2_2_x024_blk_n = fifo_A_PE_2_2_x024_full_n;
    end else begin
        fifo_A_PE_2_2_x024_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_163_reg_778 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_A_PE_2_2_x024_write = 1'b1;
    end else begin
        fifo_A_PE_2_2_x024_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_163_reg_778 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_B_PE_2_1_x071_blk_n = fifo_B_PE_2_1_x071_empty_n;
    end else begin
        fifo_B_PE_2_1_x071_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_163_reg_778 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_B_PE_2_1_x071_read = 1'b1;
    end else begin
        fifo_B_PE_2_1_x071_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_163_reg_778 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_B_PE_3_1_x072_blk_n = fifo_B_PE_3_1_x072_full_n;
    end else begin
        fifo_B_PE_3_1_x072_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_163_reg_778 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        fifo_B_PE_3_1_x072_write = 1'b1;
    end else begin
        fifo_B_PE_3_1_x072_write = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln2919_1_reg_867_pp1_iter30_reg == 1'd1) & (ap_enable_reg_pp1_iter31 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        fifo_C_drain_PE_2_1_x098_blk_n = fifo_C_drain_PE_2_1_x098_full_n;
    end else begin
        fifo_C_drain_PE_2_1_x098_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((select_ln2919_1_reg_867_pp1_iter30_reg == 1'd1) & (ap_enable_reg_pp1_iter31 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        fifo_C_drain_PE_2_1_x098_write = 1'b1;
    end else begin
        fifo_C_drain_PE_2_1_x098_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_fu_280_ce = 1'b1;
    end else begin
        grp_fu_280_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_280_p0 = add_reg_1028;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_280_p0 = local_C_load_reg_983;
    end else begin
        grp_fu_280_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_280_p1 = mul_1_reg_993_pp1_iter5_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_280_p1 = mul_reg_988;
    end else begin
        grp_fu_280_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_fu_284_ce = 1'b1;
    end else begin
        grp_fu_284_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_284_p0 = add_2_reg_1038;
    end else if (((ap_enable_reg_pp1_iter10 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_284_p0 = add_1_reg_1033;
    end else begin
        grp_fu_284_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_284_p1 = mul_3_reg_1003_pp1_iter12_reg;
    end else if (((ap_enable_reg_pp1_iter10 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_284_p1 = mul_2_reg_998_pp1_iter9_reg;
    end else begin
        grp_fu_284_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_fu_288_ce = 1'b1;
    end else begin
        grp_fu_288_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter20 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_288_p0 = add_4_reg_1048;
    end else if (((ap_enable_reg_pp1_iter17 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_288_p0 = add_3_reg_1043;
    end else begin
        grp_fu_288_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter20 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_288_p1 = mul_5_reg_1013_pp1_iter20_reg;
    end else if (((ap_enable_reg_pp1_iter17 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_288_p1 = mul_4_reg_1008_pp1_iter16_reg;
    end else begin
        grp_fu_288_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_fu_292_ce = 1'b1;
    end else begin
        grp_fu_292_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter27 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_292_p0 = add_6_reg_1058;
    end else if (((ap_enable_reg_pp1_iter24 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_292_p0 = add_5_reg_1053;
    end else begin
        grp_fu_292_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter27 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_fu_292_p1 = mul_7_reg_1023_pp1_iter27_reg;
    end else if (((ap_enable_reg_pp1_iter24 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_292_p1 = mul_6_reg_1018_pp1_iter23_reg;
    end else begin
        grp_fu_292_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_fu_296_ce = 1'b1;
    end else begin
        grp_fu_296_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_296_p0 = u4_45_fu_713_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_296_p0 = u0_45_fu_640_p1;
        end else begin
            grp_fu_296_p0 = 'bx;
        end
    end else begin
        grp_fu_296_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_296_p1 = u4_fu_729_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_296_p1 = u0_fu_656_p1;
        end else begin
            grp_fu_296_p1 = 'bx;
        end
    end else begin
        grp_fu_296_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_fu_300_ce = 1'b1;
    end else begin
        grp_fu_300_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_300_p0 = u5_45_fu_717_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_300_p0 = u1_45_fu_644_p1;
        end else begin
            grp_fu_300_p0 = 'bx;
        end
    end else begin
        grp_fu_300_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_300_p1 = u5_fu_733_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_300_p1 = u1_fu_660_p1;
        end else begin
            grp_fu_300_p1 = 'bx;
        end
    end else begin
        grp_fu_300_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_fu_304_ce = 1'b1;
    end else begin
        grp_fu_304_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_304_p0 = u6_45_fu_721_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_304_p0 = u2_45_fu_648_p1;
        end else begin
            grp_fu_304_p0 = 'bx;
        end
    end else begin
        grp_fu_304_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_304_p1 = u6_fu_737_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_304_p1 = u2_fu_664_p1;
        end else begin
            grp_fu_304_p1 = 'bx;
        end
    end else begin
        grp_fu_304_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_fu_308_ce = 1'b1;
    end else begin
        grp_fu_308_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_308_p0 = u7_45_fu_725_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_308_p0 = u3_45_fu_652_p1;
        end else begin
            grp_fu_308_p0 = 'bx;
        end
    end else begin
        grp_fu_308_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_308_p1 = u7_fu_741_p1;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_308_p1 = u3_fu_668_p1;
        end else begin
            grp_fu_308_p1 = 'bx;
        end
    end else begin
        grp_fu_308_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter31 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        local_C_address1 = local_C_addr_45_reg_937_pp1_iter30_reg;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        local_C_address1 = zext_ln2914_1_fu_372_p1;
    end else begin
        local_C_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        local_C_ce0 = 1'b1;
    end else begin
        local_C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter31 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        local_C_ce1 = 1'b1;
    end else begin
        local_C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter31 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        local_C_d1 = add_7_reg_1063;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        local_C_d1 = 32'd0;
    end else begin
        local_C_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter31 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_163_reg_778_pp1_iter30_reg == 1'd0)))) begin
        local_C_we1 = 1'b1;
    end else begin
        local_C_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_318_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) & ~((ap_enable_reg_pp1_iter31 == 1'b1) & (ap_enable_reg_pp1_iter30 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if ((((ap_enable_reg_pp1_iter31 == 1'b1) & (ap_enable_reg_pp1_iter30 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln2914_fu_366_p2 = (tmp_126_cast_fu_359_p3 + zext_ln2914_fu_356_p1);

assign add_ln691_224_fu_377_p2 = (select_ln890_reg_757 + 5'd1);

assign add_ln691_225_fu_542_p2 = (ap_phi_mux_c5_V_phi_fu_240_p4 + 6'd1);

assign add_ln691_226_fu_608_p2 = (select_ln2919_fu_554_p3 + 7'd1);

assign add_ln691_227_fu_672_p2 = (select_ln890_193_fu_620_p3 + 5'd1);

assign add_ln691_fu_324_p2 = (c6_V_reg_202 + 7'd1);

assign add_ln890_74_fu_678_p2 = (ap_phi_mux_indvar_flatten7_phi_fu_251_p4 + 12'd1);

assign add_ln890_75_fu_388_p2 = (indvar_flatten21_reg_224 + 16'd1);

assign add_ln890_fu_312_p2 = (indvar_flatten_reg_191 + 11'd1);

assign and_ln2919_fu_594_p2 = (xor_ln2919_fu_582_p2 & icmp_ln890_165_fu_588_p2);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd6];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((select_ln2919_1_reg_867_pp1_iter30_reg == 1'd1) & (ap_enable_reg_pp1_iter31 == 1'b1) & (fifo_C_drain_PE_2_1_x098_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((select_ln2919_1_reg_867_pp1_iter30_reg == 1'd1) & (ap_enable_reg_pp1_iter31 == 1'b1) & (fifo_C_drain_PE_2_1_x098_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((select_ln2919_1_reg_867_pp1_iter30_reg == 1'd1) & (ap_enable_reg_pp1_iter31 == 1'b1) & (fifo_C_drain_PE_2_1_x098_full_n == 1'b0));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((icmp_ln890_163_reg_778 == 1'd0) & (fifo_A_PE_2_2_x024_full_n == 1'b0)) | ((icmp_ln890_163_reg_778 == 1'd0) & (fifo_B_PE_3_1_x072_full_n == 1'b0)) | ((icmp_ln890_163_reg_778 == 1'd0) & (fifo_B_PE_2_1_x071_empty_n == 1'b0)) | ((icmp_ln890_163_reg_778 == 1'd0) & (fifo_A_PE_2_1_x023_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((icmp_ln890_163_reg_778 == 1'd0) & (fifo_A_PE_2_2_x024_full_n == 1'b0)) | ((icmp_ln890_163_reg_778 == 1'd0) & (fifo_B_PE_3_1_x072_full_n == 1'b0)) | ((icmp_ln890_163_reg_778 == 1'd0) & (fifo_B_PE_2_1_x071_empty_n == 1'b0)) | ((icmp_ln890_163_reg_778 == 1'd0) & (fifo_A_PE_2_1_x023_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((icmp_ln890_163_reg_778 == 1'd0) & (fifo_A_PE_2_2_x024_full_n == 1'b0)) | ((icmp_ln890_163_reg_778 == 1'd0) & (fifo_B_PE_3_1_x072_full_n == 1'b0)) | ((icmp_ln890_163_reg_778 == 1'd0) & (fifo_B_PE_2_1_x071_empty_n == 1'b0)) | ((icmp_ln890_163_reg_778 == 1'd0) & (fifo_A_PE_2_1_x023_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state10_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp1_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp1_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp1_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp1_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp1_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp1_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp1_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp1_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp1_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp1_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp1_stage1_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp1_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp1_stage1_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp1_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp1_stage1_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp1_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp1_stage1_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp1_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp1_stage1_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp1_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp1_stage1_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp1_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp1_stage1_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp1_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp1_stage1_iter30 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state67_pp1_stage0_iter31 = ((select_ln2919_1_reg_867_pp1_iter30_reg == 1'd1) & (fifo_C_drain_PE_2_1_x098_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp1_stage1_iter0 = (((icmp_ln890_163_reg_778 == 1'd0) & (fifo_A_PE_2_2_x024_full_n == 1'b0)) | ((icmp_ln890_163_reg_778 == 1'd0) & (fifo_B_PE_3_1_x072_full_n == 1'b0)) | ((icmp_ln890_163_reg_778 == 1'd0) & (fifo_B_PE_2_1_x071_empty_n == 1'b0)) | ((icmp_ln890_163_reg_778 == 1'd0) & (fifo_A_PE_2_1_x023_empty_n == 1'b0)));
end

assign ap_block_state7_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign cmp_i_i34_fu_568_p2 = ((ap_phi_mux_c5_V_phi_fu_240_p4 == 6'd31) ? 1'b1 : 1'b0);

assign cmp_i_i_mid1_fu_562_p2 = ((add_ln691_225_fu_542_p2 == 6'd31) ? 1'b1 : 1'b0);

assign empty_1418_fu_702_p2 = (tmp_127_cast_fu_695_p3 + zext_ln890_fu_692_p1);

assign empty_fu_636_p1 = select_ln890_193_fu_620_p3[3:0];

assign fifo_A_PE_2_2_x024_din = fifo_A_PE_2_1_x023_dout;

assign fifo_B_PE_3_1_x072_din = fifo_B_PE_2_1_x071_dout;

assign fifo_C_drain_PE_2_1_x098_din = add_7_reg_1063;

assign icmp_ln89033_fu_330_p2 = ((c7_V_reg_213 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_163_fu_382_p2 = ((ap_phi_mux_indvar_flatten21_phi_fu_228_p4 == 16'd32768) ? 1'b1 : 1'b0);

assign icmp_ln890_164_fu_548_p2 = ((ap_phi_mux_indvar_flatten7_phi_fu_251_p4 == 12'd1024) ? 1'b1 : 1'b0);

assign icmp_ln890_165_fu_588_p2 = ((ap_phi_mux_c7_V_45_phi_fu_273_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_318_p2 = ((indvar_flatten_reg_191 == 11'd1024) ? 1'b1 : 1'b0);

assign local_C_address0 = p_cast_fu_708_p1;

assign or_ln890_fu_614_p2 = (icmp_ln890_164_fu_548_p2 | and_ln2919_fu_594_p2);

assign p_cast_fu_708_p1 = empty_1418_fu_702_p2;

assign select_ln2919_1_fu_574_p3 = ((icmp_ln890_164_fu_548_p2[0:0] == 1'b1) ? cmp_i_i_mid1_fu_562_p2 : cmp_i_i34_fu_568_p2);

assign select_ln2919_fu_554_p3 = ((icmp_ln890_164_fu_548_p2[0:0] == 1'b1) ? 7'd0 : ap_phi_mux_c6_V_45_phi_fu_262_p4);

assign select_ln890_191_fu_344_p3 = ((icmp_ln89033_fu_330_p2[0:0] == 1'b1) ? add_ln691_fu_324_p2 : c6_V_reg_202);

assign select_ln890_192_fu_600_p3 = ((icmp_ln890_164_fu_548_p2[0:0] == 1'b1) ? add_ln691_225_fu_542_p2 : ap_phi_mux_c5_V_phi_fu_240_p4);

assign select_ln890_193_fu_620_p3 = ((or_ln890_fu_614_p2[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_c7_V_45_phi_fu_273_p4);

assign select_ln890_194_fu_628_p3 = ((and_ln2919_fu_594_p2[0:0] == 1'b1) ? add_ln691_226_fu_608_p2 : select_ln2919_fu_554_p3);

assign select_ln890_195_fu_684_p3 = ((icmp_ln890_164_fu_548_p2[0:0] == 1'b1) ? 12'd1 : add_ln890_74_fu_678_p2);

assign select_ln890_fu_336_p3 = ((icmp_ln89033_fu_330_p2[0:0] == 1'b1) ? 5'd0 : c7_V_reg_213);

assign tmp_126_cast_fu_359_p3 = {{trunc_ln2914_reg_768}, {6'd0}};

assign tmp_127_cast_fu_695_p3 = {{empty_reg_882}, {6'd0}};

assign trunc_ln2914_fu_352_p1 = select_ln890_fu_336_p3[3:0];

assign u0_45_fu_640_p1 = v2_V_798_reg_787;

assign u0_fu_656_p1 = v2_V_reg_827;

assign u1_45_fu_644_p1 = v2_V_799_reg_792;

assign u1_fu_660_p1 = v2_V_792_reg_832;

assign u2_45_fu_648_p1 = v2_V_800_reg_797;

assign u2_fu_664_p1 = v2_V_793_reg_837;

assign u3_45_fu_652_p1 = v2_V_801_reg_802;

assign u3_fu_668_p1 = v2_V_794_reg_842;

assign u4_45_fu_713_p1 = v2_V_802_reg_807;

assign u4_fu_729_p1 = v2_V_795_reg_847;

assign u5_45_fu_717_p1 = v2_V_803_reg_812;

assign u5_fu_733_p1 = v2_V_796_reg_852;

assign u6_45_fu_721_p1 = v2_V_804_reg_817;

assign u6_fu_737_p1 = v2_V_797_reg_857;

assign u7_45_fu_725_p1 = v1_V_45_reg_822;

assign u7_fu_741_p1 = v1_V_reg_862;

assign v2_V_798_fu_394_p1 = fifo_A_PE_2_1_x023_dout[31:0];

assign v2_V_fu_468_p1 = fifo_B_PE_2_1_x071_dout[31:0];

assign xor_ln2919_fu_582_p2 = (icmp_ln890_164_fu_548_p2 ^ 1'd1);

assign zext_ln2914_1_fu_372_p1 = add_ln2914_fu_366_p2;

assign zext_ln2914_fu_356_p1 = select_ln890_191_reg_762;

assign zext_ln890_fu_692_p1 = select_ln890_194_reg_876;

endmodule //top_PE_wrapper_2_1_x0
