INFO: [HLS 200-10] Running 'G:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Stepan' on host 'desktop-mgf3pmh' (Windows NT_amd64 version 6.2) on Wed Dec 06 16:12:53 +0300 2023
INFO: [HLS 200-10] In directory 'G:/Xilinx_lab/lab7_z3'
Sourcing Tcl script 'G:/Xilinx_lab/lab7_z3/lab7_z3/sol2/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project lab7_z3 
INFO: [HLS 200-10] Opening project 'G:/Xilinx_lab/lab7_z3/lab7_z3'.
INFO: [HLS 200-1510] Running: set_top lab7_z3 
INFO: [HLS 200-1510] Running: add_files ./source/lab7_z3.cpp 
INFO: [HLS 200-10] Adding design file './source/lab7_z3.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb source/lab7_z3_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'source/lab7_z3_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution sol2 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'G:/Xilinx_lab/lab7_z3/lab7_z3/sol2'.
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline lab7_z3/Mult 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 lab7_z3/Mult 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 lab7_z3 a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 lab7_z3 b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 lab7_z3 c 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl meddsp lab7_z3 temp_mult 
INFO: [HLS 200-1510] Running: set_directive_top -name lab7_z3 lab7_z3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab7_z3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'Mult' (./source/lab7_z3.cpp:8:7) in function 'lab7_z3' partially with a factor of 16 (./source/lab7_z3.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Cyclic partitioning with factor 16 on dimension 1. (./source/lab7_z3.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Cyclic partitioning with factor 16 on dimension 1. (./source/lab7_z3.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Cyclic partitioning with factor 16 on dimension 1. (./source/lab7_z3.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.482 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab7_z3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab7_z3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Mult'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'Mult'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab7_z3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/a_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/b_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z3/c_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab7_z3' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lab7_z3' pipeline 'Mult' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_med_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab7_z3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.878 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.535 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab7_z3.
INFO: [VLOG 209-307] Generating Verilog RTL for lab7_z3.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 128.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.529 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.8 seconds; peak allocated memory: 1.256 GB.
