{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731616716097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731616716115 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 15:38:35 2024 " "Processing started: Thu Nov 14 15:38:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731616716115 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731616716115 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731616716115 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1731616716583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLADOR-BEHAVIORAL " "Found design unit 1: CONTROLADOR-BEHAVIORAL" {  } { { "CONTROLADOR.vhd" "" { Text "C:/Users/1107841195/Documentos/lab3/CONTROLADOR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731616726037 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLADOR " "Found entity 1: CONTROLADOR" {  } { { "CONTROLADOR.vhd" "" { Text "C:/Users/1107841195/Documentos/lab3/CONTROLADOR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731616726037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731616726037 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "TOP TOP.v(7) " "Verilog Module Declaration warning at TOP.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"TOP\"" {  } { { "UART_232/src/TOP.v" "" { Text "C:/Users/1107841195/Documentos/lab3/UART_232/src/TOP.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731616726037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_232/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_232/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "UART_232/src/TOP.v" "" { Text "C:/Users/1107841195/Documentos/lab3/UART_232/src/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731616726037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731616726037 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_tx.v(92) " "Verilog HDL information at UART_tx.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "UART_232/src/UART_tx.v" "" { Text "C:/Users/1107841195/Documentos/lab3/UART_232/src/UART_tx.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731616726037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_232/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_232/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_tx " "Found entity 1: UART_rs232_tx" {  } { { "UART_232/src/UART_tx.v" "" { Text "C:/Users/1107841195/Documentos/lab3/UART_232/src/UART_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731616726037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731616726037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_232/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_232/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_rx " "Found entity 1: UART_rs232_rx" {  } { { "UART_232/src/UART_rx.v" "" { Text "C:/Users/1107841195/Documentos/lab3/UART_232/src/UART_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731616726053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731616726053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_232/src/uart_baudrate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_232/src/uart_baudrate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_BaudRate_generator " "Found entity 1: UART_BaudRate_generator" {  } { { "UART_232/src/UART_baudrate_generator.v" "" { Text "C:/Users/1107841195/Documentos/lab3/UART_232/src/UART_baudrate_generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731616726053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731616726053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_bt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file led_bt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LED_BT " "Found entity 1: LED_BT" {  } { { "LED_BT.bdf" "" { Schematic "C:/Users/1107841195/Documentos/lab3/LED_BT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731616726068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731616726068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_BT " "Elaborating entity \"LED_BT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731616726099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP TOP:inst1 " "Elaborating entity \"TOP\" for hierarchy \"TOP:inst1\"" {  } { { "LED_BT.bdf" "inst1" { Schematic "C:/Users/1107841195/Documentos/lab3/LED_BT.bdf" { { 208 384 560 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731616726099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_rx TOP:inst1\|UART_rs232_rx:I_RS232RX " "Elaborating entity \"UART_rs232_rx\" for hierarchy \"TOP:inst1\|UART_rs232_rx:I_RS232RX\"" {  } { { "UART_232/src/TOP.v" "I_RS232RX" { Text "C:/Users/1107841195/Documentos/lab3/UART_232/src/TOP.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731616726115 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rx.v(99) " "Verilog HDL assignment warning at UART_rx.v(99): truncated value with size 32 to match size of target (4)" {  } { { "UART_232/src/UART_rx.v" "" { Text "C:/Users/1107841195/Documentos/lab3/UART_232/src/UART_rx.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731616726115 "|TOP|UART_rs232_rx:I_RS232RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_rx.v(110) " "Verilog HDL assignment warning at UART_rx.v(110): truncated value with size 32 to match size of target (5)" {  } { { "UART_232/src/UART_rx.v" "" { Text "C:/Users/1107841195/Documentos/lab3/UART_232/src/UART_rx.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731616726115 "|TOP|UART_rs232_rx:I_RS232RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_tx TOP:inst1\|UART_rs232_tx:I_RS232TX " "Elaborating entity \"UART_rs232_tx\" for hierarchy \"TOP:inst1\|UART_rs232_tx:I_RS232TX\"" {  } { { "UART_232/src/TOP.v" "I_RS232TX" { Text "C:/Users/1107841195/Documentos/lab3/UART_232/src/TOP.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731616726115 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx.v(104) " "Verilog HDL assignment warning at UART_tx.v(104): truncated value with size 32 to match size of target (4)" {  } { { "UART_232/src/UART_tx.v" "" { Text "C:/Users/1107841195/Documentos/lab3/UART_232/src/UART_tx.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731616726115 "|TOP|UART_rs232_tx:I_RS232TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_tx.v(124) " "Verilog HDL assignment warning at UART_tx.v(124): truncated value with size 32 to match size of target (5)" {  } { { "UART_232/src/UART_tx.v" "" { Text "C:/Users/1107841195/Documentos/lab3/UART_232/src/UART_tx.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731616726115 "|TOP|UART_rs232_tx:I_RS232TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BaudRate_generator TOP:inst1\|UART_BaudRate_generator:I_BAUDGEN " "Elaborating entity \"UART_BaudRate_generator\" for hierarchy \"TOP:inst1\|UART_BaudRate_generator:I_BAUDGEN\"" {  } { { "UART_232/src/TOP.v" "I_BAUDGEN" { Text "C:/Users/1107841195/Documentos/lab3/UART_232/src/TOP.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731616726115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLADOR CONTROLADOR:inst " "Elaborating entity \"CONTROLADOR\" for hierarchy \"CONTROLADOR:inst\"" {  } { { "LED_BT.bdf" "inst" { Schematic "C:/Users/1107841195/Documentos/lab3/LED_BT.bdf" { { 224 624 840 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731616726115 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731616726654 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731616727018 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/1107841195/Documentos/lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/Users/1107841195/Documentos/lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731616727055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731616727156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731616727156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731616727234 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731616727234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731616727234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731616727234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731616727256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 15:38:47 2024 " "Processing ended: Thu Nov 14 15:38:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731616727256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731616727256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731616727256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731616727256 ""}
