# read design
read_verilog timer.v
hierarchy -check

# high-level synthesis
proc; 
show
opt;

fsm;
opt; 

memory;
opt;

 


