Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab10/TDC_test_isim_beh.exe -prj /home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab10/TDC_test_beh.prj work.TDC_test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 3
Turning on mult-threading, number of parallel sub-compilation jobs: 6 
Determining compilation order of HDL files
Analyzing Verilog file "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab10/freqdiv.v" into library work
Analyzing Verilog file "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab10/bcd_7decoder.v" into library work
Analyzing Verilog file "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab10/b7counter.v" into library work
Analyzing Verilog file "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab10/TDC.v" into library work
Analyzing Verilog file "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab10/TDC_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab10/TDC_test.v" Line 36: Port TGL is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 95472 KB
Fuse CPU Usage: 490 ms
Compiling module freqdiv
Compiling module b7counter
Compiling module bcd_7decoder
Compiling module TDC
Compiling module TDC_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable /home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab10/TDC_test_isim_beh.exe
Fuse Memory Usage: 524608 KB
Fuse CPU Usage: 500 ms
GCC CPU Usage: 330 ms
