$date
  Mon Oct 17 20:48:16 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_mean_4_clocks $end
$var reg 1 ! ent_clk $end
$var reg 1 " ent_clk_enable $end
$var reg 1 # ent_reset $end
$var reg 32 $ ent_input[31:0] $end
$var reg 32 % sai_ouput[31:0] $end
$scope module dut $end
$var reg 1 & clk $end
$var reg 1 ' reset $end
$var reg 32 ( input[31:0] $end
$var reg 32 ) output[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b00000000000000000000000000000010 $
b00XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX %
0&
0'
b00000000000000000000000000000010 (
b00XXXXXXXXXXXXXXXXXXXXXXXXXXXXXX )
#5000000
1!
1&
#10000000
0!
b00000000000000000000000000000100 $
0&
b00000000000000000000000000000100 (
#15000000
1!
1&
#20000000
0!
b00000000000000000000000000000110 $
0&
b00000000000000000000000000000110 (
#25000000
1!
1&
#30000000
0!
b00000000000000000000000000001000 $
0&
b00000000000000000000000000001000 (
#35000000
1!
b00000000000000000000000000000101 %
1&
b00000000000000000000000000000101 )
#40000000
0!
0&
#45000000
1!
b00000000000000000000000000000110 %
1&
b00000000000000000000000000000110 )
#50000000
0!
0&
#55000000
1!
b00000000000000000000000000000111 %
1&
b00000000000000000000000000000111 )
#60000000
0!
0&
#65000000
1!
b00000000000000000000000000001000 %
1&
b00000000000000000000000000001000 )
#70000000
0!
0&
#75000000
1!
1&
#80000000
0!
0&
#85000000
1!
1&
#90000000
0!
0&
#95000000
1!
1&
#100000000
0!
0&
#105000000
1!
1&
#110000000
0!
0&
#115000000
1!
1&
#120000000
0!
0&
#125000000
1!
1&
#130000000
0!
0&
#135000000
1!
1&
#140000000
0!
0&
#145000000
1!
1&
#150000000
0!
0&
#155000000
1!
1&
#160000000
0!
0&
#165000000
1!
1&
#170000000
0!
0&
#175000000
1!
1&
#180000000
0!
0&
#185000000
1!
1&
#190000000
0!
0&
#195000000
1!
1&
#200000000
0!
0"
0&
#205000000
