
# Number of contexts in the core.
all: _NUM_CONTEXTS           { 5 }

# Main processor.
0..3: MEM                     { 0x00000000 }
0..3: CREG                    { 0xD0000000 }
0..3: CREG_GLOB               { CREG + 0x000 }
0..3: CREG_GPREG              { CREG + 0x100 + (_CUR_CONTEXT * 0x400) }
0..3: CREG_CTXT               { CREG + 0x200 + (_CUR_CONTEXT * 0x400) }
0..3: PLATFORM                { 0xD0000400 }
0..3: CACHE                   { 0xD0000800 }
0..3: MMU                     { 0xD0000C00 }
0..3: _TRACE_ADDR             { 0xD0002000 }

# Coprocessor.
4:    IMEM                    { 0xD3100000 }
4:    DMEM                    { 0xD3200000 }
4:    MEM                     { 0xD3300000 }
4:    CREG                    { 0xD3F00000 }
4:    CREG_GLOB               { CREG + 0x000 }
4:    CREG_GPREG              { CREG + 0x100 }
4:    CREG_CTXT               { CREG + 0x200 }

# Flushes the cache.
0..3: FLUSH_CACHE {
  write(CACHE, 0x0F0F0000);
}

# This is evaluated when "rvd reset" is called.
0..3:_RESET {
  write(DCRF, 0x09hh); # break
  FLUSH_CACHE;
  set(reg, 0);
  while (reg < 64, (
    writeWord(CREG_GPREG + (reg*4), 0);
    set(reg, reg + 1);
  ));
  write(DCRF, 0x80hh); # reset
}

4:_RESET {
  write(DCRF, 0x09hh); # break
  set(reg, 0);
  while (reg < 64, (
    writeWord(CREG_GPREG + (reg*4), 0);
    set(reg, reg + 1);
  ));
  write(DCRF, 0x80hh); # reset
}
