###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        66422   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        51045   # Number of read row buffer hits
num_read_cmds                  =        66422   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15388   # Number of ACT commands
num_pre_cmds                   =        15370   # Number of PRE commands
num_ondemand_pres              =         4095   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6505483   # Cyles of rank active rank.0
rank_active_cycles.1           =      6019136   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3494517   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3980864   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        58760   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          200   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           53   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           26   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           26   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           18   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            6   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7318   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        36647   # Read request latency (cycles)
read_latency[40-59]            =        14818   # Read request latency (cycles)
read_latency[60-79]            =         5819   # Read request latency (cycles)
read_latency[80-99]            =         1369   # Read request latency (cycles)
read_latency[100-119]          =         1185   # Read request latency (cycles)
read_latency[120-139]          =          760   # Read request latency (cycles)
read_latency[140-159]          =          427   # Read request latency (cycles)
read_latency[160-179]          =          369   # Read request latency (cycles)
read_latency[180-199]          =          320   # Read request latency (cycles)
read_latency[200-]             =         4708   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.67814e+08   # Read energy
act_energy                     =  4.21016e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.67737e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.91081e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.05942e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.75594e+09   # Active standby energy rank.1
average_read_latency           =      72.4963   # Average read request latency (cycles)
average_interarrival           =      150.529   # Average request interarrival latency (cycles)
total_energy                   =  1.24181e+10   # Total energy (pJ)
average_power                  =      1241.81   # Average power (mW)
average_bandwidth              =     0.566801   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        67479   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        50399   # Number of read row buffer hits
num_read_cmds                  =        67479   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        17103   # Number of ACT commands
num_pre_cmds                   =        17087   # Number of PRE commands
num_ondemand_pres              =         5940   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6175008   # Cyles of rank active rank.0
rank_active_cycles.1           =      6148503   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3824992   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3851497   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        59880   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          237   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           61   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           23   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           32   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           19   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            5   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7202   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        35734   # Read request latency (cycles)
read_latency[40-59]            =        14267   # Read request latency (cycles)
read_latency[60-79]            =         7298   # Read request latency (cycles)
read_latency[80-99]            =         1208   # Read request latency (cycles)
read_latency[100-119]          =         1414   # Read request latency (cycles)
read_latency[120-139]          =          970   # Read request latency (cycles)
read_latency[140-159]          =          546   # Read request latency (cycles)
read_latency[160-179]          =          433   # Read request latency (cycles)
read_latency[180-199]          =          397   # Read request latency (cycles)
read_latency[200-]             =         5212   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.72075e+08   # Read energy
act_energy                     =  4.67938e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    1.836e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.84872e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   3.8532e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.83667e+09   # Active standby energy rank.1
average_read_latency           =      72.1754   # Average read request latency (cycles)
average_interarrival           =      148.171   # Average request interarrival latency (cycles)
total_energy                   =  1.23981e+10   # Total energy (pJ)
average_power                  =      1239.81   # Average power (mW)
average_bandwidth              =     0.575821   # Average bandwidth
