FILE_TYPE = EXPANDEDNETLIST;
{ Using PSTWRITER 16.6.0 d001Mar-06-2014 at 02:30:01 }
NET_NAME
'N06783'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N06783':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n06783';
NODE_NAME	D2 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS54524@EDIODE.1N4148.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R16 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS6713@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N06785'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N06785':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n06785';
NODE_NAME	D3 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS54554@EDIODE.1N4148.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R17 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS6731@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N06272'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N06272':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n06272';
NODE_NAME	U1 11
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'ISET1':;
NODE_NAME	R6 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS4192@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R8 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS4612@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N35651'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N35651':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n35651';
NODE_NAME	L3 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35635@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U8 3
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35033@SENIOR_DESIGN_REV2_0.TPS54239_TRANS_4.NORMAL(CHIPS)':
 'PH':;
NET_NAME
'N331420'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N331420':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n331420';
NODE_NAME	U9 6
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS36210@SENIOR_DESIGN_REV2_0.TPS54239_TRANS_2.NORMAL(CHIPS)':
 'VREG5':;
NODE_NAME	C22 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS33132@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N36452'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N36452':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n36452';
NODE_NAME	U8 5
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35033@SENIOR_DESIGN_REV2_0.TPS54239_TRANS_4.NORMAL(CHIPS)':
 'VSENSE':;
NODE_NAME	R27 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35695@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R28 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35715@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N418371'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N418371':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n418371';
NODE_NAME	R32 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS41827@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D5 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS54584@EDIODE.1N4148.NORMAL(CHIPS)':
 '1':;
NET_NAME
'3V+'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):3V+':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):\3v+\';
NODE_NAME	C28 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35797@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L3 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35635@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C32 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS42936@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C27 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35781@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R28 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35715@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R35 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS48131@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R34 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS46280@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C34 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS48275@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U11 12
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS43963@SENIOR_DESIGN_REV2_0.DS1007/SO_6.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C35 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS52407@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 5
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS111369@SENIOR_DESIGN_REV2_0.LMV321/SOT23/NS_0.NORMAL(CHIPS)':
 'V+':;
NET_NAME
'N13055'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N13055':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n13055';
NODE_NAME	U1 22
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'BTST':;
NODE_NAME	C13 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS13477@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D4 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS12937@SENIOR_DESIGN_REV2_0.BAT54WT1G_1.NORMAL(CHIPS)':
 'C':;
NET_NAME
'N04405'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N04405':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n04405';
NODE_NAME	C6 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS1655@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'ACN':;
NODE_NAME	R31 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS40652@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U5 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS11500@SIS412DN_PS.SIS412DN.NORMAL(CHIPS)':
 'D':;
NODE_NAME	C4 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS1240@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C36 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS106569@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R4 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS1124@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N37693'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N37693':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n37693';
NODE_NAME	U9 3
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS36210@SENIOR_DESIGN_REV2_0.TPS54239_TRANS_2.NORMAL(CHIPS)':
 'SW':;
NODE_NAME	C17 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32572@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L2 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32543@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N02285'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N02285':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n02285';
NODE_NAME	U1 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'ACP':;
NODE_NAME	C5 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS1542@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C4 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS1240@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS616@SI7617DN_PS.SI7617DN.NORMAL(CHIPS)':
 'D':;
NODE_NAME	R4 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS1124@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'WW+'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):WW+':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):\ww+\';
NODE_NAME	R32 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS41827@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R16 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS6713@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R15 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS6695@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R17 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS6731@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS582@SI7617DN_PS.SI7617DN.NORMAL(CHIPS)':
 'D':;
NODE_NAME	R1 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS714@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'0'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):0':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):\0\';
NODE_NAME	R27 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35695@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C19 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32719@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C20 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32735@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C18 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32703@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R26 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32409@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C22 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS33132@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 9
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS36210@SENIOR_DESIGN_REV2_0.TPS54239_TRANS_2.NORMAL(CHIPS)':
 'PWPD':;
NODE_NAME	C21 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS33101@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C24 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS33524@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C23 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS33489@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C26 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35524@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C25 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35508@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C27 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35781@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C28 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35797@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U8 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35033@SENIOR_DESIGN_REV2_0.TPS54239_TRANS_4.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U9 4
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS36210@SENIOR_DESIGN_REV2_0.TPS54239_TRANS_2.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C31 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS42635@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C32 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS42936@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C33 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS48259@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C35 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS52407@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R30 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS38948@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 13
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS43963@SENIOR_DESIGN_REV2_0.DS1007/SO_6.NORMAL(CHIPS)':
 'PWRPD':;
NODE_NAME	U11 6
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS43963@SENIOR_DESIGN_REV2_0.DS1007/SO_6.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	C34 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS48275@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U10 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS111369@SENIOR_DESIGN_REV2_0.LMV321/SOT23/NS_0.NORMAL(CHIPS)':
 'V-':;
NODE_NAME	C5 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS1542@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C36 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS106569@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D5 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS54584@EDIODE.1N4148.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C39 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS108139@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C37 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS106611@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R14 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS5968@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R11 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS5524@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R8 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS4612@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C1 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS743@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C8 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS8245@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R21 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS9149@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C30 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS41057@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C3 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS5030@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R19 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS7397@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C11 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS9952@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C15 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS14505@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C14 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS14479@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C6 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS1655@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C9 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS9780@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 25
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'POWERPAD':;
NODE_NAME	U1 17
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U4 3
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS11470@SIS412DN_PS.SIS412DN.NORMAL(CHIPS)':
 'S':;
NODE_NAME	C7 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS6358@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C12 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS11575@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N38980'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N38980':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n38980';
NODE_NAME	R33 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS43798@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R29 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS38922@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R30 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS38948@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N00811'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N00811':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n00811';
NODE_NAME	R2 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS824@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C2 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS793@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS616@SI7617DN_PS.SI7617DN.NORMAL(CHIPS)':
 'G':;
NODE_NAME	R5 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS2119@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS582@SI7617DN_PS.SI7617DN.NORMAL(CHIPS)':
 'G':;
NET_NAME
'N13602'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N13602':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n13602';
NODE_NAME	U1 20
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'PH':;
NODE_NAME	C13 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS13477@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U5 3
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS11500@SIS412DN_PS.SIS412DN.NORMAL(CHIPS)':
 'S':;
NODE_NAME	L1 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS13790@ANALOG.L.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS11470@SIS412DN_PS.SIS412DN.NORMAL(CHIPS)':
 'D':;
NET_NAME
'N10753'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N10753':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n10753';
NODE_NAME	U1 14
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'SRP':;
NODE_NAME	C10 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS15910@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L1 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS13790@ANALOG.L.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R22 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS14255@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C11 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS9952@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N67395'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N67395':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n67395';
NODE_NAME	U1 21
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'HIDRV':;
NODE_NAME	U5 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS11500@SIS412DN_PS.SIS412DN.NORMAL(CHIPS)':
 'G':;
NET_NAME
'N68339'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N68339':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n68339';
NODE_NAME	R23 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS24547@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C16 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS24531@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS20924@SI7617DN_PS.SI7617DN.NORMAL(CHIPS)':
 'G':;
NODE_NAME	R36 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS105164@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N90093'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N90093':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n90093';
NODE_NAME	R21 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS9149@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 12
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'VFB':;
NODE_NAME	C38 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS106778@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R20 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS9133@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N02821'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N02821':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n02821';
NODE_NAME	U1 3
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'ACDRV':;
NODE_NAME	R5 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS2119@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N02198'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N02198':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n02198';
NODE_NAME	R2 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS824@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 3
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS582@SI7617DN_PS.SI7617DN.NORMAL(CHIPS)':
 'S':;
NODE_NAME	C2 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS793@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 3
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS616@SI7617DN_PS.SI7617DN.NORMAL(CHIPS)':
 'S':;
NODE_NAME	R3 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS4865@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N75520'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N75520':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n75520';
NODE_NAME	U1 9
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'STAT2':;
NODE_NAME	D2 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS54524@EDIODE.1N4148.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N75518'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N75518':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n75518';
NODE_NAME	U1 8
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'PG?':;
NODE_NAME	D3 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS54554@EDIODE.1N4148.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N65486'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N65486':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n65486';
NODE_NAME	U1 19
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'LODRV':;
NODE_NAME	U4 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS11470@SIS412DN_PS.SIS412DN.NORMAL(CHIPS)':
 'G':;
NET_NAME
'N86851'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N86851':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n86851';
NODE_NAME	U1 18
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'REGN':;
NODE_NAME	C12 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS11575@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	D4 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS12937@SENIOR_DESIGN_REV2_0.BAT54WT1G_1.NORMAL(CHIPS)':
 'A':;
NET_NAME
'N46258'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N46258':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n46258';
NODE_NAME	R34 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS46280@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 7
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS43963@SENIOR_DESIGN_REV2_0.DS1007/SO_6.NORMAL(CHIPS)':
 'EN2':;
NET_NAME
'N06781'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N06781':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n06781';
NODE_NAME	D1 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS54442@EDIODE.1N4148.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R15 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS6695@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N75514'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N75514':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n75514';
NODE_NAME	U1 5
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'STAT1':;
NODE_NAME	D1 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS54442@EDIODE.1N4148.NORMAL(CHIPS)':
 '2':;
NET_NAME
'VREF'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):VREF':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):vref';
NODE_NAME	R18 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS7323@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R7 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS4230@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R10 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS4794@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R13 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS5584@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 4
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'CE':;
NODE_NAME	U1 10
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'VREF':;
NODE_NAME	C7 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS6358@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N100191'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N100191':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n100191';
NODE_NAME	C8 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS8245@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 7
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'TTC':;
NET_NAME
'VBATT+'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):VBATT+':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):\vbatt+\';
NODE_NAME	U1 13
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'SRN':;
NODE_NAME	C15 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS14505@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C14 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS14479@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C9 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS9780@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS20924@SI7617DN_PS.SI7617DN.NORMAL(CHIPS)':
 'D':;
NODE_NAME	R22 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS14255@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C10 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS15910@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C38 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS106778@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R20 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS9133@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N05683'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N05683':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n05683';
NODE_NAME	R12 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS5568@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 16
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'ACSET':;
NODE_NAME	R11 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS5524@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N103988'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N103988':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n103988';
NODE_NAME	R12 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS5568@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R13 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS5584@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N104000'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N104000':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n104000';
NODE_NAME	R9 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS4778@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R10 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS4794@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N104012'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N104012':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n104012';
NODE_NAME	R6 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS4192@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R7 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS4230@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N105180'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N105180':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n105180';
NODE_NAME	U1 23
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'BATDRV':;
NODE_NAME	R36 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS105164@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N007241'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N007241':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n007241';
NODE_NAME	C1 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS743@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R1 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS714@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'OUT_UC_ADCX1'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):OUT_UC_ADCX1':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):out_uc_adcx1';
NODE_NAME	U10 3
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS111369@SENIOR_DESIGN_REV2_0.LMV321/SOT23/NS_0.NORMAL(CHIPS)':
 '-':;
NODE_NAME	U10 4
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS111369@SENIOR_DESIGN_REV2_0.LMV321/SOT23/NS_0.NORMAL(CHIPS)':
 'OUT':;
NET_NAME
'V_SYS+'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):V_SYS+':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):\v_sys+\';
NODE_NAME	C24 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS33524@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R24 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32293@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C23 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS33489@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C26 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35524@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C25 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35508@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U8 4
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35033@SENIOR_DESIGN_REV2_0.TPS54239_TRANS_4.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	U9 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS36210@SENIOR_DESIGN_REV2_0.TPS54239_TRANS_2.NORMAL(CHIPS)':
 'VIN':;
NODE_NAME	R29 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS38922@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C16 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS24531@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R31 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS40652@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C37 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS106611@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R23 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS24547@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U6 3
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS20924@SI7617DN_PS.SI7617DN.NORMAL(CHIPS)':
 'S':;
NET_NAME
'N48147'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N48147':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n48147';
NODE_NAME	R35 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS48131@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 11
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS43963@SENIOR_DESIGN_REV2_0.DS1007/SO_6.NORMAL(CHIPS)':
 'EN SLEEP':;
NET_NAME
'N32320'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N32320':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n32320';
NODE_NAME	R24 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32293@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 7
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS36210@SENIOR_DESIGN_REV2_0.TPS54239_TRANS_2.NORMAL(CHIPS)':
 'EN':;
NET_NAME
'N108111'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N108111':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n108111';
NODE_NAME	R37 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS108095@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C39 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS108139@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 6
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'TS':;
NET_NAME
'IN_UC_IN1'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):IN_UC_IN1':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):in_uc_in1';
NODE_NAME	U11 10
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS43963@SENIOR_DESIGN_REV2_0.DS1007/SO_6.NORMAL(CHIPS)':
 'IN1':;
NET_NAME
'IN_UC_IN2'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):IN_UC_IN2':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):in_uc_in2';
NODE_NAME	U11 8
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS43963@SENIOR_DESIGN_REV2_0.DS1007/SO_6.NORMAL(CHIPS)':
 'IN2':;
NET_NAME
'N40407'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N40407':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n40407';
NODE_NAME	R3 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS4865@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C30 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS41057@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C3 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS5030@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 24
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'VCC':;
NET_NAME
'N05507'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N05507':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n05507';
NODE_NAME	R9 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS4778@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 15
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS163@SENIOR_DESIGN_REV2_0.BQ25570_1.NORMAL(CHIPS)':
 'ISET2':;
NODE_NAME	R14 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS5968@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N32431'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N32431':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n32431';
NODE_NAME	R26 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32409@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 5
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS36210@SENIOR_DESIGN_REV2_0.TPS54239_TRANS_2.NORMAL(CHIPS)':
 'VFB':;
NODE_NAME	R25 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32382@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'5V+'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):5V+':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):\5v+\';
NODE_NAME	R25 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32382@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C18 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32703@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L2 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32543@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C19 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32719@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C20 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32735@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C31 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS42635@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U11 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS43963@SENIOR_DESIGN_REV2_0.DS1007/SO_6.NORMAL(CHIPS)':
 'VM':;
NODE_NAME	C33 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS48259@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NET_NAME
'OUT_MT_1'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):OUT_MT_1':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):out_mt_1';
NODE_NAME	U11 3
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS43963@SENIOR_DESIGN_REV2_0.DS1007/SO_6.NORMAL(CHIPS)':
 'OUT1':;
NET_NAME
'OUT_MT_2'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):OUT_MT_2':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):out_mt_2';
NODE_NAME	U11 4
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS43963@SENIOR_DESIGN_REV2_0.DS1007/SO_6.NORMAL(CHIPS)':
 'OUT2':;
NET_NAME
'N32590'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N32590':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n32590';
NODE_NAME	U9 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS36210@SENIOR_DESIGN_REV2_0.TPS54239_TRANS_2.NORMAL(CHIPS)':
 'VBST':;
NODE_NAME	C17 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS32572@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N111519'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N111519':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n111519';
NODE_NAME	U10 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS111369@SENIOR_DESIGN_REV2_0.LMV321/SOT23/NS_0.NORMAL(CHIPS)':
 '+':;
NODE_NAME	R33 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS43798@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'IN_UC_PWM'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):IN_UC_PWM':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):in_uc_pwm';
NODE_NAME	U11 9
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS43963@SENIOR_DESIGN_REV2_0.DS1007/SO_6.NORMAL(CHIPS)':
 'EN1':;
NET_NAME
'N33117'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):N33117':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):n33117';
NODE_NAME	C21 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS33101@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U9 8
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS36210@SENIOR_DESIGN_REV2_0.TPS54239_TRANS_2.NORMAL(CHIPS)':
 'SS':;
NET_NAME
'OUT_THERMISTOR'
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):OUT_THERMISTOR':
 C_SIGNAL='@senior_design_rev2_0.schematic1(sch_1):out_thermistor';
NODE_NAME	R18 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS7323@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R19 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS7397@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R37 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS108095@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'NC'
 'NC':
 C_SIGNAL='NC';
NODE_NAME	U8 1
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS35033@SENIOR_DESIGN_REV2_0.TPS54239_TRANS_4.NORMAL(CHIPS)':
 'EN':;
NODE_NAME	U11 5
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS43963@SENIOR_DESIGN_REV2_0.DS1007/SO_6.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	U11 2
 '@SENIOR_DESIGN_REV2_0.SCHEMATIC1(SCH_1):INS43963@SENIOR_DESIGN_REV2_0.DS1007/SO_6.NORMAL(CHIPS)':
 'NC2':;
END.
