// Seed: 886004191
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  always
    if (1) id_2 = #1 id_4;
    else if (1) id_1 = 1;
  assign id_1 = 1;
  module_0(
      id_5, id_6, id_7, id_1
  );
endmodule
