#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Mar 27 11:35:56 2017
# Process ID: 10452
# Current directory: C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.runs/synth_1
# Command line: vivado.exe -log use_Iterative_Sorter_FSM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source use_Iterative_Sorter_FSM.tcl
# Log file: C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.runs/synth_1/use_Iterative_Sorter_FSM.vds
# Journal file: C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source use_Iterative_Sorter_FSM.tcl -notrace
Command: synth_design -top use_Iterative_Sorter_FSM -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.runs/synth_1/.Xil/Vivado-10452-DESKTOP-VJMBMHE/blk_mem_gen_0/blk_mem_gen_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.runs/synth_1/.Xil/Vivado-10452-DESKTOP-VJMBMHE/blk_mem_gen_0/blk_mem_gen_0.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9160 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 282.906 ; gain = 72.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'use_Iterative_Sorter_FSM' [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/sources_1/new/use_Iterative_Sorter_FSM.vhd:15]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.runs/synth_1/.Xil/Vivado-10452-DESKTOP-VJMBMHE/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'lut' of component 'blk_mem_gen_0' [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/sources_1/new/use_Iterative_Sorter_FSM.vhd:38]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.runs/synth_1/.Xil/Vivado-10452-DESKTOP-VJMBMHE/realtime/blk_mem_gen_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'Iterative_Sorter_FSM' [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/sources_1/new/Iterative_Sorter_FSM.vhd:16]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/sources_1/new/Iterative_Sorter_FSM.vhd:62]
WARNING: [Synth 8-614] signal 'C_S' is read in the process but is not in the sensitivity list [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/sources_1/new/Iterative_Sorter_FSM.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Iterative_Sorter_FSM' (1#1) [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/sources_1/new/Iterative_Sorter_FSM.vhd:16]
INFO: [Synth 8-226] default block is never used [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/sources_1/new/use_Iterative_Sorter_FSM.vhd:57]
WARNING: [Synth 8-614] signal 'res' is read in the process but is not in the sensitivity list [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/sources_1/new/use_Iterative_Sorter_FSM.vhd:55]
INFO: [Synth 8-638] synthesizing module 'EightDisplayControl' [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/sources_1/imports/extras/disp.vhd:11]
INFO: [Synth 8-638] synthesizing module 'segment_decoder' [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/sources_1/imports/extras/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder' (2#1) [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/sources_1/imports/extras/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'EightDisplayControl' (3#1) [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/sources_1/imports/extras/disp.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'use_Iterative_Sorter_FSM' (4#1) [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/sources_1/new/use_Iterative_Sorter_FSM.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 320.309 ; gain = 110.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 320.309 ; gain = 110.066
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.runs/synth_1/.Xil/Vivado-10452-DESKTOP-VJMBMHE/blk_mem_gen_0/blk_mem_gen_0.dcp]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'lut' [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/sources_1/new/use_Iterative_Sorter_FSM.vhd:38]
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.runs/synth_1/.Xil/Vivado-10452-DESKTOP-VJMBMHE/dcp/blk_mem_gen_0_in_context.xdc] for cell 'lut'
Finished Parsing XDC File [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.runs/synth_1/.Xil/Vivado-10452-DESKTOP-VJMBMHE/dcp/blk_mem_gen_0_in_context.xdc] for cell 'lut'
Parsing XDC File [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/constrs_1/imports/xdc/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/use_Iterative_Sorter_FSM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/use_Iterative_Sorter_FSM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 632.070 ; gain = 0.004
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'lut' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.runs/synth_1/.Xil/Vivado-10452-DESKTOP-VJMBMHE/blk_mem_gen_0/blk_mem_gen_0.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 632.070 ; gain = 421.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 632.070 ; gain = 421.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 632.070 ; gain = 421.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 632.070 ; gain = 421.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 9     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module use_Iterative_Sorter_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	                9 Bit    Registers := 2     
Module Iterative_Sorter_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 9     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
Module EightDisplayControl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'addr_reg[8:0]' into 'addr_reg[8:0]' [C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.srcs/sources_1/new/use_Iterative_Sorter_FSM.vhd:39]
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[31]) is unused and will be removed from module use_Iterative_Sorter_FSM.
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[30]) is unused and will be removed from module use_Iterative_Sorter_FSM.
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[29]) is unused and will be removed from module use_Iterative_Sorter_FSM.
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[28]) is unused and will be removed from module use_Iterative_Sorter_FSM.
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[27]) is unused and will be removed from module use_Iterative_Sorter_FSM.
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[26]) is unused and will be removed from module use_Iterative_Sorter_FSM.
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[25]) is unused and will be removed from module use_Iterative_Sorter_FSM.
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[24]) is unused and will be removed from module use_Iterative_Sorter_FSM.
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[23]) is unused and will be removed from module use_Iterative_Sorter_FSM.
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[22]) is unused and will be removed from module use_Iterative_Sorter_FSM.
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[21]) is unused and will be removed from module use_Iterative_Sorter_FSM.
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[20]) is unused and will be removed from module use_Iterative_Sorter_FSM.
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[19]) is unused and will be removed from module use_Iterative_Sorter_FSM.
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[18]) is unused and will be removed from module use_Iterative_Sorter_FSM.
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[17]) is unused and will be removed from module use_Iterative_Sorter_FSM.
WARNING: [Synth 8-3332] Sequential element (sort/counter_reg[16]) is unused and will be removed from module use_Iterative_Sorter_FSM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 632.070 ; gain = 421.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 632.070 ; gain = 421.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 632.070 ; gain = 421.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 642.340 ; gain = 432.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 642.340 ; gain = 432.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 642.340 ; gain = 432.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 642.340 ; gain = 432.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 642.340 ; gain = 432.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 642.340 ; gain = 432.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 642.340 ; gain = 432.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |    37|
|4     |LUT1               |    33|
|5     |LUT2               |     2|
|6     |LUT3               |    91|
|7     |LUT4               |   372|
|8     |LUT5               |   207|
|9     |LUT6               |    71|
|10    |MUXF7              |    32|
|11    |MUXF8              |    16|
|12    |FDRE               |   562|
|13    |IBUF               |     5|
|14    |OBUF               |    31|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |  1492|
|2     |  disp   |EightDisplayControl  |    47|
|3     |  sort   |Iterative_Sorter_FSM |   964|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 642.340 ; gain = 432.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 642.340 ; gain = 119.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 642.340 ; gain = 432.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 642.340 ; gain = 432.098
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asus/Documents/Universidade/4 Ano/CR/Aula4/Ex3/Ex3.runs/synth_1/use_Iterative_Sorter_FSM.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 642.340 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 11:36:45 2017...
