version: 0.3
components:
  design.GLB:
    name: design.GLB
    class: SRAM
    attributes:
      technology: 65nm
      n_PEs: 3
      word_width: 16
      n_words: 4
      width: 64
      depth: 2560
      nbanks: 5
      n_rd_ports: 0
      n_wr_ports: 0
      n_rdwr_ports: 1
      latency: 5ns
  design.PE[0..2].byte_sp:
    name: design.PE[0..2].byte_sp
    class: regfile
    attributes:
      technology: 65nm
      n_PEs: 3
      width: 8
      depth: 12
      datawidth: 8
      latency: 5ns
  design.PE[0..2].mac[0..1]:
    name: design.PE[0..2].mac[0..1]
    class: intmac
    attributes:
      technology: 65nm
      n_PEs: 3
      datawidth: 8
      num_pipeline_stages: 2
      latency: 5ns
  design.PE[0..2].arithmetic_units.adder:
    name: design.PE[0..2].arithmetic_units.adder
    class: intadder
    attributes:
      technology: 65nm
      n_PEs: 3
      datawidth: 8
      num_pipeline_stages: 1
      latency: 5ns
  design.PE[0..2].arithmetic_units.mac[0..1]:
    name: design.PE[0..2].arithmetic_units.mac[0..1]
    class: intmac
    attributes:
      technology: 65nm
      n_PEs: 3
      datawidth: 8
      num_pipeline_stages: 2
      latency: 5ns
