Marketing name: Apple silicon

Performance counters:
- INST_ALL (8, 0x8): All retired instructions
- CORE_ACTIVE_CYCLE (17, 0x11): Cycles while the core was active
- INST_BRANCH (33, 0x21): Retired branch instructions including calls and returns
- BRANCH_MISPRED_NONSPEC (34, 0x22): Retired branch instructions including calls and returns that mispredicted
- RETIRE_UOP (58, 0x3a): All retired uops
- MAP_UOP (59, 0x3b): Mapped uops
- MAP_DISPATCH_BUBBLE_IC (386, 0x182): Bubble detected due to L1 Instruction Cache in dispatch stage
- MAP_DISPATCH_BUBBLE_ITLB (387, 0x183): Bubble detected due to L1 Instruction TLB in dispatch stage
- L1I_TLB_MISS_DEMAND (468, 0x1d4): Demand instruction fetches that missed in the L1 Instruction TLB
- MAP_DISPATCH_BUBBLE (470, 0x1d6): Bubble detected in dispatch stage
- FETCH_RESTART (478, 0x1de): Fetch Unit internal restarts for any reason. Does not include branch mispredicts
- INTERRUPT_PENDING (620, 0x26c): Cycles while an interrupt was pending because it was masked
- MAP_STALL_DISPATCH (624, 0x270): Cycles while the Map Unit was stalled because of Dispatch back pressure
- MAP_REWIND (629, 0x275): Cycles while the Map Unit was blocked while rewinding due to flush and restart
- MAP_STALL (630, 0x276): Cycles while the Map Unit was stalled for any reason
- MAP_INT_UOP (636, 0x27c): Mapped Integer Unit uops
- MAP_LDST_UOP (637, 0x27d): Mapped Load and Store Unit uops, including GPR to vector register converts
- MAP_SIMD_UOP (638, 0x27e): Mapped Advanced SIMD and FP Unit uops
- L1I_TLB_FILL (1028, 0x404): Translations filled into the L1 Instruction TLB
- L1D_TLB_FILL (1029, 0x405): Translations filled into the L1 Data TLB
- MMU_TABLE_WALK_INSTRUCTION (1031, 0x407): Table walk memory requests on behalf of instruction fetches
- MMU_TABLE_WALK_DATA (1032, 0x408): Table walk memory requests on behalf of data accesses
- L2_TLB_MISS_INSTRUCTION (1034, 0x40a): Instruction fetches that missed in the L2 TLB
- L2_TLB_MISS_DATA (1035, 0x40b): Loads and stores that missed in the L2 TLB
- MMU_VIRTUAL_MEMORY_FAULT_NONSPEC (1037, 0x40d): Memory accesses that reached retirement that triggered any of the MMU virtual memory faults
- L1D_TLB_ACCESS (1440, 0x5a0): Load and store accesses to the L1 Data TLB
- L1D_TLB_MISS (1441, 0x5a1): Load and store accesses that missed the L1 Data TLB
- L1D_CACHE_MISS_ST (1442, 0x5a2): Stores that missed the L1 Data Cache
- L1D_CACHE_MISS_LD (1443, 0x5a3): Loads that missed the L1 Data Cache
- LD_UNIT_UOP (1446, 0x5a6): Uops that flowed through the Load Unit
- ST_UNIT_UOP (1447, 0x5a7): Uops that flowed through the Store Unit
- L1D_CACHE_WRITEBACK (1448, 0x5a8): Dirty cache lines written back from the L1D Cache toward the Shared L2 Cache
- LDST_X64_UOP (1457, 0x5b1): Load and store uops that crossed a 64B boundary
- LDST_XPG_UOP (1458, 0x5b2): Load and store uops that crossed a 16KiB page boundary
- ATOMIC_OR_EXCLUSIVE_SUCC (1459, 0x5b3): Atomic or exclusive instruction successfully completed
- ATOMIC_OR_EXCLUSIVE_FAIL (1460, 0x5b4): Atomic or exclusive instruction failed (due to contention)
- ST_NT_UOP (1509, 0x5e5): Store uops that executed with non-temporal hint
- LD_NT_UOP (1510, 0x5e6): Load uops that executed with non-temporal hint
- FLUSH_RESTART_OTHER_NONSPEC (2180, 0x884): Pipeline flush and restarts that were not due to branch mispredictions or memory order violations
- INST_BRANCH_CALL (2190, 0x88e): Retired subroutine call instructions
- INST_BRANCH_RET (2191, 0x88f): Retired subroutine return instructions
- INST_BRANCH_TAKEN (2192, 0x890): Retired taken branch instructions
- INST_BRANCH_INDIR (2195, 0x893): Retired indirect branch instructions including indirect calls
- INST_BRANCH_COND (2196, 0x894): Retired conditional branch instructions (counts only B.cond)
- INST_INT_LD (2197, 0x895): Retired load Integer Unit instructions
- INST_INT_ST (2198, 0x896): Retired store Integer Unit instructions
- INST_INT_ALU (2199, 0x897): Retired non-branch and non-load/store Integer Unit instructions
- INST_SIMD_LD (2200, 0x898): Retired load Advanced SIMD and FP Unit instructions
- INST_SIMD_ST (2201, 0x899): Retired store Advanced SIMD and FP Unit instructions
- INST_SIMD_ALU (2202, 0x89a): Retired non-load/store Advanced SIMD and FP Unit instructions
- INST_LDST (2203, 0x89b): Retired load and store instructions
- INST_BARRIER (2204, 0x89c): Retired data barrier instructions
- L1D_CACHE_MISS_LD_NONSPEC (2239, 0x8bf): Retired loads that missed in the L1 Data Cache
- L1D_CACHE_MISS_ST_NONSPEC (2240, 0x8c0): Retired stores that missed in the L1 Data Cache
- L1D_TLB_MISS_NONSPEC (2241, 0x8c1): Retired loads and stores that missed in the L1 Data TLB
- ST_MEMORY_ORDER_VIOLATION_NONSPEC (2244, 0x8c4): Retired stores that triggered memory order violations
- BRANCH_COND_MISPRED_NONSPEC (2245, 0x8c5): Retired conditional branch instructions that mispredicted
- BRANCH_INDIR_MISPRED_NONSPEC (2246, 0x8c6): Retired indirect branch instructions including calls and returns that mispredicted
- BRANCH_RET_INDIR_MISPRED_NONSPEC (2248, 0x8c8): Retired return instructions that mispredicted
- BRANCH_CALL_INDIR_MISPRED_NONSPEC (2250, 0x8ca): Retired indirect call instructions mispredicted
- L1I_CACHE_MISS_DEMAND (16390, 0x4006): Demand fetch misses that require a new cache line fill of the L1 Instruction Cache
