git clone --depth 1 --no-tags https://github.com/luiscarlos63/Decrypt_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610828700
git clone --depth 1 --no-tags https://github.com/BasselYD/UART-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611726345
git clone --depth 1 --no-tags https://github.com/EmbeddedCamerata/Simple-RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611196766
git clone --depth 1 --no-tags https://github.com/psychogenic/tinytapeout03-design-a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610986331
git clone --depth 1 --no-tags https://github.com/JasonLrh/GoWin_FPGA_Prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611624199
git clone --depth 1 --no-tags https://github.com/sevvalkaradeniz/CS303-Egg_Timer_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611412932
git clone --depth 1 --no-tags https://github.com/Divyajyotipatra10/rail_Verilog_lock_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611910004
git clone --depth 1 --no-tags https://github.com/ThEGodfatherEmmm/conv_cutoff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605256133
git clone --depth 1 --no-tags https://github.com/sime-chill/TCAM_Mem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608433326
git clone --depth 1 --no-tags https://github.com/calvinkeyes/sw_chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608338207
git clone --depth 1 --no-tags https://github.com/banks47j/Verilog-MicroController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608500287
git clone --depth 1 --no-tags https://github.com/nateblinux/16-Bit-Mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605646495
git clone --depth 1 --no-tags https://github.com/forsubmitcode/Anonymous.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606342361
git clone --depth 1 --no-tags https://github.com/JaishreeJ/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606298864
git clone --depth 1 --no-tags https://github.com/annie910201/ICDC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608636505
git clone --depth 1 --no-tags https://github.com/gbeatty3/ee477-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608391461
git clone --depth 1 --no-tags https://github.com/Sanmml/trifunc_mpw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608740012
git clone --depth 1 --no-tags https://github.com/IshanGProjects/lab6-ECEN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611962853
git clone --depth 1 --no-tags https://github.com/ensaktrn/Door-Card-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609302890
git clone --depth 1 --no-tags https://github.com/TuringKi/test_efabless_chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609762982
git clone --depth 1 --no-tags https://github.com/Vedhanth123/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608984344
git clone --depth 1 --no-tags https://github.com/chiangkd/Verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610399315
git clone --depth 1 --no-tags https://github.com/imx0x/Buzzer-Controlled-Timer-using-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606416455
git clone --depth 1 --no-tags https://github.com/XuerZeng/ECE241-Lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605229273
git clone --depth 1 --no-tags https://github.com/mohdfahad12328/scpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605360704
git clone --depth 1 --no-tags https://github.com/Perumaltuty/verilog_test_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606810569
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/Priority_Encoder_8x3_Behavioural.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606868622
git clone --depth 1 --no-tags https://github.com/Vinupriya-2502/Verilog_Test_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606852062
git clone --depth 1 --no-tags https://github.com/hankshyu/ICLab-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615730581
git clone --depth 1 --no-tags https://github.com/mcleod-ideafix/divtiesus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616089488
git clone --depth 1 --no-tags https://github.com/ekb0412/100DaysofRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619108844
git clone --depth 1 --no-tags https://github.com/openasic-org/xk264.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617290988
git clone --depth 1 --no-tags https://github.com/fivexxxxx/image_processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614703657
git clone --depth 1 --no-tags https://github.com/merldsu/SAP_FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614207440
git clone --depth 1 --no-tags https://github.com/OlegMishin/A500_8MB_ide2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612988751
git clone --depth 1 --no-tags https://github.com/TinyTapeout/tinytapeout-03.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614036932
git clone --depth 1 --no-tags https://github.com/jhdjames37/RISC-V-CPU-simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612505188
git clone --depth 1 --no-tags https://github.com/mbaykenar/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616910774
git clone --depth 1 --no-tags https://github.com/mostafa-elgendy22/PrUcess.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617578699
git clone --depth 1 --no-tags https://github.com/ZipCPU/wbsata.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616446696
git clone --depth 1 --no-tags https://github.com/merldsu/RISCV_Single_Cycle_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618695027
git clone --depth 1 --no-tags https://github.com/antongale/arcade-exerion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615334344
git clone --depth 1 --no-tags https://github.com/simoasnaghi/FPGA_PUF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615242674
git clone --depth 1 --no-tags https://github.com/DmitryZlobec/yrv-omdazz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615375945
git clone --depth 1 --no-tags https://github.com/jyuwaaw/Digital_IC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618513393
git clone --depth 1 --no-tags https://github.com/zaun/BasicCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619011621
git clone --depth 1 --no-tags https://github.com/ArvinDelavari/Digital-Circuits-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614502127
git clone --depth 1 --no-tags https://github.com/santosh2407/Design-and-Analysis-of-SPI-Master-Salve-using-18nm-in-Qflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612171608
git clone --depth 1 --no-tags https://github.com/thuCGRA/2D-MeshNoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615229300
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Microcontrollers-based-on-the-Arm-Cortex-M0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616064004
git clone --depth 1 --no-tags https://github.com/wang-hanmo/SuBolt-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613288816
git clone --depth 1 --no-tags https://github.com/Weichi-Zhang/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617488773
git clone --depth 1 --no-tags https://github.com/AmberHeart/Serial-debug-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614869197
git clone --depth 1 --no-tags https://github.com/Kaed3mi/2022-BUAA-CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616868752
git clone --depth 1 --no-tags https://github.com/djordje200179/Niski.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615642174
git clone --depth 1 --no-tags https://github.com/abarajithan11/systolic-transformer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612059462
git clone --depth 1 --no-tags https://github.com/RaviKumarKorada217/Sequence-detectors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612888417
git clone --depth 1 --no-tags https://github.com/FaresAtef1/AES-Advanced-Encryption-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618632535
git clone --depth 1 --no-tags https://github.com/marsohod4you/MCY112.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618705767
git clone --depth 1 --no-tags https://github.com/Steven-Ysm/NUAA-Principles-of-computer-composition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613175620
git clone --depth 1 --no-tags https://github.com/RayJinStudio/Ray_RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614314449
git clone --depth 1 --no-tags https://github.com/nancyjlau/CSE125-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615943840
git clone --depth 1 --no-tags https://github.com/polprog/colorlight_hello.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618807902
git clone --depth 1 --no-tags https://github.com/lenixlobo/HoughTransformFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617603654
git clone --depth 1 --no-tags https://github.com/joaocarvalho00/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613608973
git clone --depth 1 --no-tags https://github.com/ozlemkayikcii/VerilogCourse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617666918
git clone --depth 1 --no-tags https://github.com/MortezaRezaalipour/ErrorEval.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612072444
git clone --depth 1 --no-tags https://github.com/chris-william0829/bit-mini-mips-single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616828899
git clone --depth 1 --no-tags https://github.com/AliHamzeh2002/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615722960
git clone --depth 1 --no-tags https://github.com/ha-zhuzhu/wujian100_basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612823365
git clone --depth 1 --no-tags https://github.com/hsieh672/MIMO-Detection-Using-QR-Based-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616324106
git clone --depth 1 --no-tags https://github.com/rkdgmlqja/simple_game_with_VGA_and_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616830958
git clone --depth 1 --no-tags https://github.com/verilking/AES-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618813476
git clone --depth 1 --no-tags https://github.com/shirishavissom/Design-and-synthesis-of-Cruise-control-logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618247115
git clone --depth 1 --no-tags https://github.com/mrscaletto/jtag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613876517
git clone --depth 1 --no-tags https://github.com/daksith/ADS_Bus_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612983856
git clone --depth 1 --no-tags https://github.com/nsemenoff/SONAR-by-MAX10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616450409
git clone --depth 1 --no-tags https://github.com/ygrayne/oberon-rts-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618810771
git clone --depth 1 --no-tags https://github.com/Wei-Cheng881221/NCU_DSD_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614260388
git clone --depth 1 --no-tags https://github.com/wmz-max/RainbowRio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617288826
git clone --depth 1 --no-tags https://github.com/xzippyzachx/EECS3216Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614436672
git clone --depth 1 --no-tags https://github.com/spockman66/IC_AdvanceLearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615714888
git clone --depth 1 --no-tags https://github.com/NayanaRajeev/fulladder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612334094
git clone --depth 1 --no-tags https://github.com/greenjtee/sdmay23-28.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616729238
git clone --depth 1 --no-tags https://github.com/AlPrime2k1/APB-implementation-for-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616917641
git clone --depth 1 --no-tags https://github.com/JavierD501/MIPS-Pipelined-Processor---Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617590062
git clone --depth 1 --no-tags https://github.com/JavierD501/Booths-Multiplier---Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617633821
git clone --depth 1 --no-tags https://github.com/milkygraph/blg222E-project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618588982
git clone --depth 1 --no-tags https://github.com/Amelia2675/Polar-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614280632
git clone --depth 1 --no-tags https://github.com/al719/ALSU_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612639923
git clone --depth 1 --no-tags https://github.com/coastalwhite/pulpino-top-level-cw305.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612585868
git clone --depth 1 --no-tags https://github.com/iEDA-Open-Source-Core-Project/iEDA-data-set.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612914618
git clone --depth 1 --no-tags https://github.com/sheepycat/2022_nycu_CO_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618952041
git clone --depth 1 --no-tags https://github.com/vsoqlod/Vivado_Verilog_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613729750
