$date
   Tue Dec 20 17:44:14 2022
$end
$version
  2018.2
$end
$timescale
  1ps
$end
$scope module test $end
$var reg 32 ! WD [31:0] $end
$var reg 5 " S1 [4:0] $end
$var reg 5 # S2 [4:0] $end
$var reg 5 $ S3 [4:0] $end
$var reg 1 % WE $end
$var reg 1 & clk $end
$var wire 32 ' RD1 [31:0] $end
$var wire 32 ( RD2 [31:0] $end
$scope module R $end
$var wire 1 ) clk $end
$var wire 1 * WE $end
$var wire 5 + S1 [4:0] $end
$var wire 5 , S2 [4:0] $end
$var wire 5 - S3 [4:0] $end
$var wire 32 . WD [31:0] $end
$var wire 32 ' RD1 [31:0] $end
$var wire 32 ( RD2 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 !
b1011 "
b111 #
b10 $
0%
0&
bx '
bx (
0)
0*
b1011 +
b111 ,
b10 -
b11 .
$end
