
AVRASM ver. 2.1.57  K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm Sat Oct 17 12:12:05 2015

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\Atmel Toolchain\AVR Assembler\Native\2.1.1175\avrassembler\Include\m128def.inc'
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): Including file 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm'
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(62): warning: Register r16 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(63): warning: Register r17 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(64): warning: Register r18 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(65): warning: Register r19 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(66): warning: Register r20 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(67): warning: Register r21 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(68): warning: Register r22 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(69): warning: Register r23 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(74): warning: Register r0 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(75): warning: Register r1 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(77): warning: Register r24 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(78): warning: Register r25 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(80): warning: Register r22 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(81): warning: Register r26 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(83): warning: .def: 'XL' redefinition (r26->r26)
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(83): warning: Register r26 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(84): warning: .def: 'XH' redefinition (r27->r27)
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(84): warning: Register r27 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(85): warning: .def: 'YL' redefinition (r28->r28)
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(85): warning: Register r28 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(86): warning: .def: 'YH' redefinition (r29->r29)
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(86): warning: Register r29 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(87): warning: .def: 'ZL' redefinition (r30->r30)
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(87): warning: Register r30 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(88): warning: .def: 'ZH' redefinition (r31->r31)
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(88): warning: Register r31 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm(90): warning: Register r30 already defined by the .DEF directive
K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\interface.asm(20): 'K:\Seagate\AVRwriting\Programs\PRINCE_AVR\PRINCScenario2CTR\./PRINCScenario2CTR.asm' included form here
                 
                 
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega128.xml ***********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m128def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega128
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega128
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M128DEF_INC_
                 #define _M128DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega128
                 #pragma AVRPART ADMIN PART_NAME ATmega128
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x97
                 .equ	SIGNATURE_002	= 0x02
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UCSR1C	= 0x9d	; MEMORY MAPPED
                 .equ	UDR1	= 0x9c	; MEMORY MAPPED
                 .equ	UCSR1A	= 0x9b	; MEMORY MAPPED
                 .equ	UCSR1B	= 0x9a	; MEMORY MAPPED
                 .equ	UBRR1H	= 0x98	; MEMORY MAPPED
                 .equ	UBRR1L	= 0x99	; MEMORY MAPPED
                 .equ	UCSR0C	= 0x95	; MEMORY MAPPED
                 .equ	UBRR0H	= 0x90	; MEMORY MAPPED
                 .equ	TCCR3C	= 0x8c	; MEMORY MAPPED
                 .equ	TCCR3A	= 0x8b	; MEMORY MAPPED
                 .equ	TCCR3B	= 0x8a	; MEMORY MAPPED
                 .equ	TCNT3L	= 0x88	; MEMORY MAPPED
                 .equ	TCNT3H	= 0x89	; MEMORY MAPPED
                 .equ	OCR3AL	= 0x86	; MEMORY MAPPED
                 .equ	OCR3AH	= 0x87	; MEMORY MAPPED
                 .equ	OCR3BL	= 0x84	; MEMORY MAPPED
                 .equ	OCR3BH	= 0x85	; MEMORY MAPPED
                 .equ	OCR3CL	= 0x82	; MEMORY MAPPED
                 .equ	OCR3CH	= 0x83	; MEMORY MAPPED
                 .equ	ICR3L	= 0x80	; MEMORY MAPPED
                 .equ	ICR3H	= 0x81	; MEMORY MAPPED
                 .equ	ETIMSK	= 0x7d	; MEMORY MAPPED
                 .equ	ETIFR	= 0x7c	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x7a	; MEMORY MAPPED
                 .equ	OCR1CL	= 0x78	; MEMORY MAPPED
                 .equ	OCR1CH	= 0x79	; MEMORY MAPPED
                 .equ	TWCR	= 0x74	; MEMORY MAPPED
                 .equ	TWDR	= 0x73	; MEMORY MAPPED
                 .equ	TWAR	= 0x72	; MEMORY MAPPED
                 .equ	TWSR	= 0x71	; MEMORY MAPPED
                 .equ	TWBR	= 0x70	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x6f	; MEMORY MAPPED
                 .equ	XMCRA	= 0x6d	; MEMORY MAPPED
                 .equ	XMCRB	= 0x6c	; MEMORY MAPPED
                 .equ	EICRA	= 0x6a	; MEMORY MAPPED
                 .equ	SPMCSR	= 0x68	; MEMORY MAPPED
                 .equ	PORTG	= 0x65	; MEMORY MAPPED
                 .equ	DDRG	= 0x64	; MEMORY MAPPED
                 .equ	PING	= 0x63	; MEMORY MAPPED
                 .equ	PORTF	= 0x62	; MEMORY MAPPED
                 .equ	DDRF	= 0x61	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	XDIV	= 0x3c
                 .equ	RAMPZ	= 0x3b
                 .equ	EICRB	= 0x3a
                 .equ	EIMSK	= 0x39
                 .equ	EIFR	= 0x38
                 .equ	TIMSK	= 0x37
                 .equ	TIFR	= 0x36
                 .equ	MCUCR	= 0x35
                 .equ	MCUCSR	= 0x34
                 .equ	TCCR0	= 0x33
                 .equ	TCNT0	= 0x32
                 .equ	OCR0	= 0x31
                 .equ	ASSR	= 0x30
                 .equ	TCCR1A	= 0x2f
                 .equ	TCCR1B	= 0x2e
                 .equ	TCNT1L	= 0x2c
                 .equ	TCNT1H	= 0x2d
                 .equ	OCR1AL	= 0x2a
                 .equ	OCR1AH	= 0x2b
                 .equ	OCR1BL	= 0x28
                 .equ	OCR1BH	= 0x29
                 .equ	ICR1L	= 0x26
                 .equ	ICR1H	= 0x27
                 .equ	TCCR2	= 0x25
                 .equ	TCNT2	= 0x24
                 .equ	OCR2	= 0x23
                 .equ	OCDR	= 0x22
                 .equ	WDTCR	= 0x21
                 .equ	SFIOR	= 0x20
                 .equ	EEARL	= 0x1e
                 .equ	EEARH	= 0x1f
                 .equ	EEDR	= 0x1d
                 .equ	EECR	= 0x1c
                 .equ	PORTA	= 0x1b
                 .equ	DDRA	= 0x1a
                 .equ	PINA	= 0x19
                 .equ	PORTB	= 0x18
                 .equ	DDRB	= 0x17
                 .equ	PINB	= 0x16
                 .equ	PORTC	= 0x15
                 .equ	DDRC	= 0x14
                 .equ	PINC	= 0x13
                 .equ	PORTD	= 0x12
                 .equ	DDRD	= 0x11
                 .equ	PIND	= 0x10
                 .equ	SPDR	= 0x0f
                 .equ	SPSR	= 0x0e
                 .equ	SPCR	= 0x0d
                 .equ	UDR0	= 0x0c
                 .equ	UCSR0A	= 0x0b
                 .equ	UCSR0B	= 0x0a
                 .equ	UBRR0L	= 0x09
                 .equ	ACSR	= 0x08
                 .equ	ADMUX	= 0x07
                 .equ	ADCSRA	= 0x06
                 .equ	ADCH	= 0x05
                 .equ	ADCL	= 0x04
                 .equ	PORTE	= 0x03
                 .equ	DDRE	= 0x02
                 .equ	PINE	= 0x01
                 .equ	PINF	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; SFIOR - Special Function IO Register
                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** TWI **************************
                 ; TWBR - TWI Bit Rate register
                 .equ	I2BR	= TWBR	; For compatibility
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	I2CR	= TWCR	; For compatibility
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	I2IE	= TWIE	; For compatibility
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	I2EN	= TWEN	; For compatibility
                 .equ	ENI2C	= TWEN	; For compatibility
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	I2WC	= TWWC	; For compatibility
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	I2STO	= TWSTO	; For compatibility
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	I2STA	= TWSTA	; For compatibility
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	I2EA	= TWEA	; For compatibility
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 .equ	I2INT	= TWINT	; For compatibility
                 
                 ; TWSR - TWI Status Register
                 .equ	I2SR	= TWSR	; For compatibility
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWS0	= TWPS0	; For compatibility
                 .equ	I2GCE	= TWPS0	; For compatibility
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS1	= TWPS1	; For compatibility
                 .equ	TWS3	= 3	; TWI Status
                 .equ	I2S3	= TWS3	; For compatibility
                 .equ	TWS4	= 4	; TWI Status
                 .equ	I2S4	= TWS4	; For compatibility
                 .equ	TWS5	= 5	; TWI Status
                 .equ	I2S5	= TWS5	; For compatibility
                 .equ	TWS6	= 6	; TWI Status
                 .equ	I2S6	= TWS6	; For compatibility
                 .equ	TWS7	= 7	; TWI Status
                 .equ	I2S7	= TWS7	; For compatibility
                 
                 ; TWDR - TWI Data register
                 .equ	I2DR	= TWDR	; For compatibility
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	I2AR	= TWAR	; For compatibility
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR00	= 0	; USART I/O Data Register bit 0
                 .equ	UDR01	= 1	; USART I/O Data Register bit 1
                 .equ	UDR02	= 2	; USART I/O Data Register bit 2
                 .equ	UDR03	= 3	; USART I/O Data Register bit 3
                 .equ	UDR04	= 4	; USART I/O Data Register bit 4
                 .equ	UDR05	= 5	; USART I/O Data Register bit 5
                 .equ	UDR06	= 6	; USART I/O Data Register bit 6
                 .equ	UDR07	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	UCSZ2	= UCSZ02	; For compatibility
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL0	= 6	; USART Mode Select
                 
                 ; UBRR0H - USART Baud Rate Register Hight Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** USART1 ***********************
                 ; UDR1 - USART I/O Data Register
                 .equ	UDR10	= 0	; USART I/O Data Register bit 0
                 .equ	UDR11	= 1	; USART I/O Data Register bit 1
                 .equ	UDR12	= 2	; USART I/O Data Register bit 2
                 .equ	UDR13	= 3	; USART I/O Data Register bit 3
                 .equ	UDR14	= 4	; USART I/O Data Register bit 4
                 .equ	UDR15	= 5	; USART I/O Data Register bit 5
                 .equ	UDR16	= 6	; USART I/O Data Register bit 6
                 .equ	UDR17	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR1A - USART Control and Status Register A
                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                 .equ	U2X1	= 1	; Double the USART transmission speed
                 .equ	UPE1	= 2	; Parity Error
                 .equ	DOR1	= 3	; Data overRun
                 .equ	FE1	= 4	; Framing Error
                 .equ	UDRE1	= 5	; USART Data Register Empty
                 .equ	TXC1	= 6	; USART Transmitt Complete
                 .equ	RXC1	= 7	; USART Receive Complete
                 
                 ; UCSR1B - USART Control and Status Register B
                 .equ	TXB81	= 0	; Transmit Data Bit 8
                 .equ	RXB81	= 1	; Receive Data Bit 8
                 .equ	UCSZ12	= 2	; Character Size
                 .equ	TXEN1	= 3	; Transmitter Enable
                 .equ	RXEN1	= 4	; Receiver Enable
                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR1C - USART Control and Status Register C
                 .equ	UCPOL1	= 0	; Clock Polarity
                 .equ	UCSZ10	= 1	; Character Size
                 .equ	UCSZ11	= 2	; Character Size
                 .equ	USBS1	= 3	; Stop Bit Select
                 .equ	UPM10	= 4	; Parity Mode Bit 0
                 .equ	UPM11	= 5	; Parity Mode Bit 1
                 .equ	UMSEL1	= 6	; USART Mode Select
                 
                 ; UBRR1H - USART Baud Rate Register Hight Byte
                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR1L - USART Baud Rate Register Low Byte
                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	SM2	= 2	; Sleep Mode Select
                 .equ	SM0	= 3	; Sleep Mode Select
                 .equ	SM1	= 4	; Sleep Mode Select
                 .equ	SE	= 5	; Sleep Enable
                 .equ	SRW10	= 6	; External SRAM Wait State Select
                 .equ	SRE	= 7	; External SRAM Enable
                 
                 ; XMCRA - External Memory Control Register A
                 .equ	SRW11	= 1	; Wait state select bit upper page
                 .equ	SRW00	= 2	; Wait state select bit lower page
                 .equ	SRW01	= 3	; Wait state select bit lower page
                 .equ	SRL0	= 4	; Wait state page limit
                 .equ	SRL1	= 5	; Wait state page limit
                 .equ	SRL2	= 6	; Wait state page limit
                 
                 ; XMCRB - External Memory Control Register B
                 .equ	XMM0	= 0	; External Memory High Mask
                 .equ	XMM1	= 1	; External Memory High Mask
                 .equ	XMM2	= 2	; External Memory High Mask
                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value
                 .equ	CAL1	= 1	; Oscillator Calibration Value
                 .equ	CAL2	= 2	; Oscillator Calibration Value
                 .equ	CAL3	= 3	; Oscillator Calibration Value
                 .equ	CAL4	= 4	; Oscillator Calibration Value
                 .equ	CAL5	= 5	; Oscillator Calibration Value
                 .equ	CAL6	= 6	; Oscillator Calibration Value
                 .equ	CAL7	= 7	; Oscillator Calibration Value
                 
                 ; XDIV - XTAL Divide Control Register
                 .equ	XDIV0	= 0	; XTAl Divide Select Bit 0
                 .equ	XDIV1	= 1	; XTAl Divide Select Bit 1
                 .equ	XDIV2	= 2	; XTAl Divide Select Bit 2
                 .equ	XDIV3	= 3	; XTAl Divide Select Bit 3
                 .equ	XDIV4	= 4	; XTAl Divide Select Bit 4
                 .equ	XDIV5	= 5	; XTAl Divide Select Bit 5
                 .equ	XDIV6	= 6	; XTAl Divide Select Bit 6
                 .equ	XDIVEN	= 7	; XTAL Divide Enable
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 .equ	JTRF	= 4	; JTAG Reset Flag
                 .equ	JTD	= 7	; JTAG Interface Disable
                 
                 ; RAMPZ - RAM Page Z Select Register
                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                 
                 
                 ; ***** BOOT_LOAD ********************
                 ; SPMCSR - Store Program Memory Control Register
                 .equ	SPMCR	= SPMCSR	; For compatibility
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read While Write section read enable
                 .equ	ASRE	= RWWSRE	; For compatibility
                 .equ	RWWSB	= 6	; Read While Write Section Busy
                 .equ	ASB	= RWWSB	; For compatibility
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 
                 ; ***** JTAG *************************
                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                 .equ	IDRD	= OCDR7	; For compatibility
                 
                 ; MCUCSR - MCU Control And Status Register
                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                 ;.equ	JTD	= 7	; JTAG Interface Disable
                 
                 
                 ; ***** MISC *************************
                 ; SFIOR - Special Function IO Register
                 .equ	PSR321	= 0	; Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
                 .equ	PSR1	= PSR321	; For compatibility
                 .equ	PSR2	= PSR321	; For compatibility
                 .equ	PSR3	= PSR321	; For compatibility
                 .equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                 .equ	PUD	= 2	; Pull Up Disable
                 ;.equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register A
                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                 
                 ; EICRB - External Interrupt Control Register B
                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	GICR	= EIMSK	; For compatibility
                 .equ	GIMSK	= EIMSK	; For compatibility
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	GIFR	= EIFR	; For compatibility
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 .equ	INTF2	= 2	; External Interrupt Flag 2
                 .equ	INTF3	= 3	; External Interrupt Flag 3
                 .equ	INTF4	= 4	; External Interrupt Flag 4
                 .equ	INTF5	= 5	; External Interrupt Flag 5
                 .equ	INTF6	= 6	; External Interrupt Flag 6
                 .equ	INTF7	= 7	; External Interrupt Flag 7
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEWE	= 1	; EEPROM Write Enable
                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 
                 
                 ; ***** PORTA ************************
                 ; PORTA - Port A Data Register
                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                 .equ	PA0	= 0	; For compatibility
                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                 .equ	PA1	= 1	; For compatibility
                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                 .equ	PA2	= 2	; For compatibility
                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                 .equ	PA3	= 3	; For compatibility
                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                 .equ	PA4	= 4	; For compatibility
                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                 .equ	PA5	= 5	; For compatibility
                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                 .equ	PA6	= 6	; For compatibility
                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                 .equ	PA7	= 7	; For compatibility
                 
                 ; DDRA - Port A Data Direction Register
                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                 
                 ; PINA - Port A Input Pins
                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                 .equ	PC7	= 7	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** PORTE ************************
                 ; PORTE - Data Register, Port E
                 .equ	PORTE0	= 0	; 
                 .equ	PE0	= 0	; For compatibility
                 .equ	PORTE1	= 1	; 
                 .equ	PE1	= 1	; For compatibility
                 .equ	PORTE2	= 2	; 
                 .equ	PE2	= 2	; For compatibility
                 .equ	PORTE3	= 3	; 
                 .equ	PE3	= 3	; For compatibility
                 .equ	PORTE4	= 4	; 
                 .equ	PE4	= 4	; For compatibility
                 .equ	PORTE5	= 5	; 
                 .equ	PE5	= 5	; For compatibility
                 .equ	PORTE6	= 6	; 
                 .equ	PE6	= 6	; For compatibility
                 .equ	PORTE7	= 7	; 
                 .equ	PE7	= 7	; For compatibility
                 
                 ; DDRE - Data Direction Register, Port E
                 .equ	DDE0	= 0	; 
                 .equ	DDE1	= 1	; 
                 .equ	DDE2	= 2	; 
                 .equ	DDE3	= 3	; 
                 .equ	DDE4	= 4	; 
                 .equ	DDE5	= 5	; 
                 .equ	DDE6	= 6	; 
                 .equ	DDE7	= 7	; 
                 
                 ; PINE - Input Pins, Port E
                 .equ	PINE0	= 0	; 
                 .equ	PINE1	= 1	; 
                 .equ	PINE2	= 2	; 
                 .equ	PINE3	= 3	; 
                 .equ	PINE4	= 4	; 
                 .equ	PINE5	= 5	; 
                 .equ	PINE6	= 6	; 
                 .equ	PINE7	= 7	; 
                 
                 
                 ; ***** PORTF ************************
                 ; PORTF - Data Register, Port F
                 .equ	PORTF0	= 0	; 
                 .equ	PF0	= 0	; For compatibility
                 .equ	PORTF1	= 1	; 
                 .equ	PF1	= 1	; For compatibility
                 .equ	PORTF2	= 2	; 
                 .equ	PF2	= 2	; For compatibility
                 .equ	PORTF3	= 3	; 
                 .equ	PF3	= 3	; For compatibility
                 .equ	PORTF4	= 4	; 
                 .equ	PF4	= 4	; For compatibility
                 .equ	PORTF5	= 5	; 
                 .equ	PF5	= 5	; For compatibility
                 .equ	PORTF6	= 6	; 
                 .equ	PF6	= 6	; For compatibility
                 .equ	PORTF7	= 7	; 
                 .equ	PF7	= 7	; For compatibility
                 
                 ; DDRF - Data Direction Register, Port F
                 .equ	DDF0	= 0	; 
                 .equ	DDF1	= 1	; 
                 .equ	DDF2	= 2	; 
                 .equ	DDF3	= 3	; 
                 .equ	DDF4	= 4	; 
                 .equ	DDF5	= 5	; 
                 .equ	DDF6	= 6	; 
                 .equ	DDF7	= 7	; 
                 
                 ; PINF - Input Pins, Port F
                 .equ	PINF0	= 0	; 
                 .equ	PINF1	= 1	; 
                 .equ	PINF2	= 2	; 
                 .equ	PINF3	= 3	; 
                 .equ	PINF4	= 4	; 
                 .equ	PINF5	= 5	; 
                 .equ	PINF6	= 6	; 
                 .equ	PINF7	= 7	; 
                 
                 
                 ; ***** PORTG ************************
                 ; PORTG - Data Register, Port G
                 .equ	PORTG0	= 0	; 
                 .equ	PG0	= 0	; For compatibility
                 .equ	PORTG1	= 1	; 
                 .equ	PG1	= 1	; For compatibility
                 .equ	PORTG2	= 2	; 
                 .equ	PG2	= 2	; For compatibility
                 .equ	PORTG3	= 3	; 
                 .equ	PG3	= 3	; For compatibility
                 .equ	PORTG4	= 4	; 
                 .equ	PG4	= 4	; For compatibility
                 
                 ; DDRG - Data Direction Register, Port G
                 .equ	DDG0	= 0	; 
                 .equ	DDG1	= 1	; 
                 .equ	DDG2	= 2	; 
                 .equ	DDG3	= 3	; 
                 .equ	DDG4	= 4	; 
                 
                 ; PING - Input Pins, Port G
                 .equ	PING0	= 0	; 
                 .equ	PING1	= 1	; 
                 .equ	PING2	= 2	; 
                 .equ	PING3	= 3	; 
                 .equ	PING4	= 4	; 
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TCCR0 - Timer/Counter Control Register
                 .equ	CS00	= 0	; Clock Select 0
                 .equ	CS01	= 1	; Clock Select 1
                 .equ	CS02	= 2	; Clock Select 2
                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                 .equ	CTC0	= WGM01	; For compatibility
                 .equ	COM00	= 4	; Compare match Output Mode 0
                 .equ	COM01	= 5	; Compare Match Output Mode 1
                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                 .equ	PWM0	= WGM00	; For compatibility
                 .equ	FOC0	= 7	; Force Output Compare
                 
                 ; TCNT0 - Timer/Counter Register
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0 - Output Compare Register
                 .equ	OCR0_0	= 0	; 
                 .equ	OCR0_1	= 1	; 
                 .equ	OCR0_2	= 2	; 
                 .equ	OCR0_3	= 3	; 
                 .equ	OCR0_4	= 4	; 
                 .equ	OCR0_5	= 5	; 
                 .equ	OCR0_6	= 6	; 
                 .equ	OCR0_7	= 7	; 
                 
                 ; ASSR - Asynchronus Status Register
                 .equ	TCR0UB	= 0	; Timer/Counter Control Register 0 Update Busy
                 .equ	OCR0UB	= 1	; Output Compare register 0 Busy
                 .equ	TCN0UB	= 2	; Timer/Counter0 Update Busy
                 .equ	AS0	= 3	; Asynchronus Timer/Counter 0
                 
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0	= 1	; Output Compare Flag 0
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                 .equ	OCIE1C	= 0	; Timer/Counter 1, Output Compare Match C Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                 .equ	OCF1C	= 0	; Timer/Counter 1, Output Compare C Match Flag
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode Bit 0
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Waveform Generation Mode Bit 1
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Clock Select bit 0
                 .equ	CS11	= 1	; Clock Select 1 bit 1
                 .equ	CS12	= 2	; Clock Select1 bit 2
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	CTC10	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	CTC11	= WGM13	; For compatibility
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1C	= 5	; Force Output Compare for channel C
                 .equ	FOC1B	= 6	; Force Output Compare for channel B
                 .equ	FOC1A	= 7	; Force Output Compare for channel A
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TCCR2 - Timer/Counter Control Register
                 .equ	CS20	= 0	; Clock Select
                 .equ	CS21	= 1	; Clock Select
                 .equ	CS22	= 2	; Clock Select
                 .equ	WGM21	= 3	; Waveform Generation Mode
                 .equ	CTC2	= WGM21	; For compatibility
                 .equ	COM20	= 4	; Compare Match Output Mode
                 .equ	COM21	= 5	; Compare Match Output Mode
                 .equ	WGM20	= 6	; Wafeform Generation Mode
                 .equ	PWM2	= WGM20	; For compatibility
                 .equ	FOC2	= 7	; Force Output Compare
                 
                 ; TCNT2 - Timer/Counter Register
                 .equ	TCNT2_0	= 0	; Timer/Counter Register Bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter Register Bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter Register Bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter Register Bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter Register Bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter Register Bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter Register Bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter Register Bit 7
                 
                 ; OCR2 - Output Compare Register
                 .equ	OCR2_0	= 0	; Output Compare Register Bit 0
                 .equ	OCR2_1	= 1	; Output Compare Register Bit 1
                 .equ	OCR2_2	= 2	; Output Compare Register Bit 2
                 .equ	OCR2_3	= 3	; Output Compare Register Bit 3
                 .equ	OCR2_4	= 4	; Output Compare Register Bit 4
                 .equ	OCR2_5	= 5	; Output Compare Register Bit 5
                 .equ	OCR2_6	= 6	; Output Compare Register Bit 6
                 .equ	OCR2_7	= 7	; Output Compare Register Bit 7
                 
                 ; TIMSK - 
                 .equ	TOIE2	= 6	; 
                 .equ	OCIE2	= 7	; 
                 
                 ; TIFR - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                 .equ	OCF2	= 7	; Output Compare Flag 2
                 
                 
                 ; ***** TIMER_COUNTER_3 **************
                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                 .equ	OCIE3C	= 1	; Timer/Counter3, Output Compare Match Interrupt Enable
                 .equ	TOIE3	= 2	; Timer/Counter3 Overflow Interrupt Enable
                 .equ	OCIE3B	= 3	; Timer/Counter3 Output CompareB Match Interrupt Enable
                 .equ	OCIE3A	= 4	; Timer/Counter3 Output CompareA Match Interrupt Enable
                 .equ	TICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                 
                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                 .equ	OCF3C	= 1	; Timer/Counter3 Output Compare C Match Flag
                 .equ	TOV3	= 2	; Timer/Counter3 Overflow Flag
                 .equ	OCF3B	= 3	; Output Compare Flag 1B
                 .equ	OCF3A	= 4	; Output Compare Flag 1A
                 .equ	ICF3	= 5	; Input Capture Flag 1
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                 ;.equ	PSR1	= PSR321	; For compatibility
                 ;.equ	PSR2	= PSR321	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 ; TCCR3A - Timer/Counter3 Control Register A
                 .equ	WGM30	= 0	; Waveform Generation Mode Bit 0
                 .equ	PWM30	= WGM30	; For compatibility
                 .equ	WGM31	= 1	; Waveform Generation Mode Bit 1
                 .equ	PWM31	= WGM31	; For compatibility
                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                 .equ	COM3A0	= 6	; Comparet Ouput Mode 3A, bit 0
                 .equ	COM3A1	= 7	; Compare Output Mode 3A, bit 1
                 
                 ; TCCR3B - Timer/Counter3 Control Register B
                 .equ	CS30	= 0	; Clock Select 3 bit 0
                 .equ	CS31	= 1	; Clock Select 3 bit 1
                 .equ	CS32	= 2	; Clock Select3 bit 2
                 .equ	WGM32	= 3	; Waveform Generation Mode
                 .equ	CTC30	= WGM32	; For compatibility
                 .equ	WGM33	= 4	; Waveform Generation Mode
                 .equ	CTC31	= WGM33	; For compatibility
                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                 .equ	ICNC3	= 7	; Input Capture 3  Noise Canceler
                 
                 ; TCCR3C - Timer/Counter3 Control Register C
                 .equ	FOC3C	= 5	; Force Output Compare for channel C
                 .equ	FOC3B	= 6	; Force Output Compare for channel B
                 .equ	FOC3A	= 7	; Force Output Compare for channel A
                 
                 ; TCNT3L - Timer/Counter3 Low Byte
                 .equ	TCN3L0	= 0	; Timer/Counter 3 bit 0
                 .equ	TCN3L1	= 1	; Timer/Counter 3 bit 1
                 .equ	TCN3L2	= 2	; Timer/Counter 3 bit 2
                 .equ	TCN3L3	= 3	; Timer/Counter 3 bit 3
                 .equ	TCN3L4	= 4	; Timer/Counter 3 bit 4
                 .equ	TCN3L5	= 5	; Timer/Counter 3 bit 5
                 .equ	TCN3L6	= 6	; Timer/Counter 3 bit 6
                 .equ	TCN3L7	= 7	; Timer/Counter 3 bit 7
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCR - Watchdog Timer Control Register
                 .equ	WDTCSR	= WDTCR	; For compatibility
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDTOE	= WDCE	; For compatibility
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register
                 .equ	ADCSR	= ADCSRA	; For compatibility
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADFR	= 5	; ADC  Free Running Select
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	BODEN	= 6	; Brown out detector enable
                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	CKOPT	= 4	; Oscillator Options
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	JTAGEN	= 6	; Enable JTAG
                 .equ	OCDEN	= 7	; Enable OCD
                 
                 ; EXTENDED fuse bits
                 .equ	WDTON	= 0	; Watchdog timer always on
                 .equ	M103C	= 1	; ATmega103 compatibility mode
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0xffff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 4096
                 .equ	RAMEND	= 0x10ff
                 .equ	XRAMEND	= 0xffff
                 .equ	E2END	= 0x0fff
                 .equ	EEPROMEND	= 0x0fff
                 .equ	EEADRBITS	= 12
                 #pragma AVRPART MEMORY PROG_FLASH 131072
                 #pragma AVRPART MEMORY EEPROM 4096
                 #pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0xf000
                 .equ	NRWW_STOP_ADDR	= 0xffff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0xefff
                 .equ	PAGESIZE	= 128
                 .equ	FIRSTBOOTSTART	= 0xfe00
                 .equ	SECONDBOOTSTART	= 0xfc00
                 .equ	THIRDBOOTSTART	= 0xf800
                 .equ	FOURTHBOOTSTART	= 0xf000
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                 .equ	OC2addr	= 0x0012	; Timer/Counter2 Compare Match
                 .equ	OVF2addr	= 0x0014	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x0016	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x0018	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x001a	; Timer/Counter Compare Match B
                 .equ	OVF1addr	= 0x001c	; Timer/Counter1 Overflow
                 .equ	OC0addr	= 0x001e	; Timer/Counter0 Compare Match
                 .equ	OVF0addr	= 0x0020	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                 .equ	URXC0addr	= 0x0024	; USART0, Rx Complete
                 .equ	UDRE0addr	= 0x0026	; USART0 Data Register Empty
                 .equ	UTXC0addr	= 0x0028	; USART0, Tx Complete
                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                 .equ	OC1Caddr	= 0x0030	; Timer/Counter1 Compare Match C
                 .equ	ICP3addr	= 0x0032	; Timer/Counter3 Capture Event
                 .equ	OC3Aaddr	= 0x0034	; Timer/Counter3 Compare Match A
                 .equ	OC3Baddr	= 0x0036	; Timer/Counter3 Compare Match B
                 .equ	OC3Caddr	= 0x0038	; Timer/Counter3 Compare Match C
                 .equ	OVF3addr	= 0x003a	; Timer/Counter3 Overflow
                 .equ	URXC1addr	= 0x003c	; USART1, Rx Complete
                 .equ	UDRE1addr	= 0x003e	; USART1, Data Register Empty
                 .equ	UTXC1addr	= 0x0040	; USART1, Tx Complete
                 .equ	TWIaddr	= 0x0042	; 2-wire Serial Interface
                 .equ	SPMRaddr	= 0x0044	; Store Program Memory Read
                 
                 .equ	INT_VECTORS_SIZE	= 70	; size in words
                 
                 #endif  /* _M128DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                 .ORG 0x0000
                 ; global interrupt disable
000000 94f8      	cli
                 ; initialize stack
000001 e1f0      	ldi		r31,HIGH(RAMEND)
000002 bffe      	out		SPH,r31
000003 efff      	ldi		r31,LOW(RAMEND)
000004 bffd      	out		SPL,r31
                 
                 ; initialize trigger B1
000005 e003        	ldi		r16, 0b11	; portB,1 = output (triggers)
000006 bb07        	out		DDRB, r16
                 
000007 c3d0      	rjmp	main
                 
                 
                 ;******************* INCLUDE FILES *******************************
                 ; include encryption algorithm
                     .include "./PRINCScenario2CTR.asm"
                 
                 ; Constants
                 ;
                 .EQU    COUNTER_BYTE = 8
                 .EQU    COUNT_NUM_BYTE = (8)
                 .EQU    PTEXT_NUM_BYTE = (8*2)
                 
                 #define ENCRYPT
                 #define Fixorder
                 ;#define Reorder
                 ; Original State:
                 ;303, 302, 301, 300 : 203, 202, 201, 200 : 103, 102, 101, 100 : 003, 002, 001, 000
                 ;313, 312, 311, 310 : 213, 212, 211, 210 : 113, 112, 111, 110 : 013, 012, 011, 010
                 ;323, 322, 321, 320 : 223, 222, 221, 220 : 123, 122, 121, 120 : 023, 022, 021, 020
                 ;333, 332, 331, 330 : 233, 232, 231, 230 : 133, 132, 131, 130 : 033, 032, 031, 030
                 ;the 0-bit in the nibbles
                 ;s00: 300 200 100 000 : 300 200 100 000
                 ;s10: 310 210 110 010 : 310 210 110 010
                 ;s20: 320 220 120 020 : 320 220 120 020
                 ;s30: 330 230 130 030 : 330 230 130 030
                 ;the 1-bit in the nibbles
                 ;s01: 301 201 101 001 : 301 201 101 001
                 ;s11: 311 211 111 011 : 311 211 111 011
                 ;s21: 321 221 121 021 : 321 221 121 021
                 ;s31: 331 231 131 031 : 331 231 131 031
                 ;the 2-bit in the nibbles
                 ;s02: 302 202 102 002 : 302 202 102 002
                 ;s12: 312 212 112 012 : 312 212 112 012
                 ;s22: 322 222 122 022 : 322 222 122 022
                 ;s32: 332 232 132 032 : 332 232 132 032
                 ;the 3-bit in the nibbles
                 ;s03: 303 203 103 003 : 303 203 103 003
                 ;s13: 313 213 113 013 : 313 213 113 013
                 ;s23: 323 223 123 023 : 323 223 123 023
                 ;s33: 333 233 133 033 : 333 233 133 033
                 .def s00 =r0
                 .def s10 =r1
                 .def s20 =r2
                 .def s30 =r3
                 .def s01 =r4
                 .def s11 =r5
                 .def s21 =r6
                 .def s31 =r7
                 .def s02 =r8
                 .def s12 =r9
                 .def s22 =r10
                 .def s32 =r11
                 .def s03 =r12
                 .def s13 =r13
                 .def s23 =r14
                 .def s33 =r15
                 
                 .def t0 =r16
                 .def t1 =r17
                 .def t2 =r18
                 .def t3 =r19
                 .def t4 =r20
                 .def t5 =r21
                 .def t6 =r22
                 .def t7 =r23
                 
                 .def k0 =r16
                 .def k1 =r17
                 .def k2 =r18
                 .def k3 =r19
                 .def k4 =r20
                 .def k5 =r21
                 .def k6 =r22
                 .def k7 =r23
                 
                 .def m0f =r24 ; ldi m0f, 0b00001111
                 .def mf0 =r25 ; ldi mf0, 0b11110000
                 
                 .def kt0 =r0
                 .def kt1 =r1
                 
                 .def m66 =r24 ; ldi m66, 0b01100110
                 .def m99 =r25 ; ldi m99, 0b10011001
                 
                 .def rrn  =r22
                 .def rcnt =r26
                 
                 .def XL =r26
                 .def XH =r27
                 .def YL =r28
                 .def YH =r29
                 .def ZL =r30
                 .def ZH =r31
                 
                 .def tmp =r30
                 
                 ;;;****************************************************************************
                 ;;;
                 
                 #ifdef Reorder
                 #ifdef ENCRYPT
                 #endif
                 #endif
                 
                 #ifdef Fixorder
                 .MACRO loadInput
                 	ldi YH, high(SRAM_COUNT)
                 	ldi YL, low(SRAM_COUNT)
                 	ld  s00, Y+
                 	ld  s10, Y+
                 	ld  s20, Y+
                 	ld  s30, Y+
                 	ld  s01, Y+
                 	ld  s11, Y+
                 	ld  s21, Y+
                 	ld  s31, Y+
                 	ldi YH, high(SRAM_COUNT)
                 	ldi YL, low(SRAM_COUNT)
                 	ld  s02, Y+
                 	ld  s12, Y+
                 	ld  s22, Y+
                 	ld  s32, Y+
                 	ld  s03, Y+
                 	ld  s13, Y+
                 	ld  s23, Y+
                 	ld  s33, Y+
                 	inc s33
                 .ENDMACRO
                 
                 .MACRO storeOutput
                 	ldi YH, high(SRAM_PTEXT)
                 	ldi YL, low(SRAM_PTEXT)
                 
                 	ld  tmp, Y
                 	eor s00, tmp
                 	st  Y+, s00
                 
                 	ld  tmp, Y
                 	eor s10, tmp
                 	st  Y+, s10
                 
                 	ld  tmp, Y
                 	eor s20, tmp
                 	st  Y+, s20
                 
                 	ld  tmp, Y
                 	eor s30, tmp
                 	st  Y+, s30
                 
                 	ld  tmp, Y
                 	eor s01, tmp
                 	st  Y+, s01
                 
                 	ld  tmp, Y
                 	eor s11, tmp
                 	st  Y+, s11
                 
                 	ld  tmp, Y
                 	eor s21, tmp
                 	st  Y+, s21
                 
                 	ld  tmp, Y
                 	eor s31, tmp
                 	st  Y+, s31
                 
                 	ld  tmp, Y
                 	eor s02, tmp
                 	st  Y+, s02
                 
                 	ld  tmp, Y
                 	eor s12, tmp
                 	st  Y+, s12
                 
                 	ld  tmp, Y
                 	eor s22, tmp
                 	st  Y+, s22
                 
                 	ld  tmp, Y
                 	eor s32, tmp
                 	st  Y+, s32
                 
                 	ld  tmp, Y
                 	eor s03, tmp
                 	st  Y+, s03
                 
                 	ld  tmp, Y
                 	eor s13, tmp
                 	st  Y+, s13
                 
                 	ld  tmp, Y
                 	eor s23, tmp
                 	st  Y+, s23
                 
                 	ld  tmp, Y
                 	eor s33, tmp
                 	st  Y+, s33
                 .ENDMACRO
                 #endif
                 
                 .MACRO KeyXor
                 	lpm    k0, Z+
                 	eor  s00, k0
                 	lpm    k0, Z+
                 	eor  s10, k0
                 	lpm    k0, Z+
                 	eor  s20, k0
                 	lpm    k0, Z+
                 	eor  s30, k0
                 	lpm    k0, Z+
                 	eor  s01, k0
                 	lpm    k0, Z+
                 	eor  s11, k0
                 	lpm    k0, Z+
                 	eor  s21, k0
                 	lpm    k0, Z+
                 	eor  s31, k0
                 	lpm    k0, Z+
                 	eor  s02, k0
                 	lpm    k0, Z+
                 	eor  s12, k0
                 	lpm    k0, Z+
                 	eor  s22, k0
                 	lpm    k0, Z+
                 	eor  s32, k0
                 	lpm    k0, Z+
                 	eor  s03, k0
                 	lpm    k0, Z+
                 	eor  s13, k0
                 	lpm    k0, Z+
                 	eor  s23, k0
                 	lpm    k0, Z+
                 	eor  s33, k0
                 .ENDMACRO
                 
                 .MACRO Sbox
                 	; a = s10:s00 = r1:r0
                 	; b = s11:s01 = r5:r4
                 	; c = s12:s02 = r9:r8
                 	; d = s13:s03 = r13:r12
                 	com  s01
                 	com  s11
                 	movw  t0, s01
                 	and  s01, s00
                 	and  s11, s10
                 	movw  t2, s02
                 	or   s02,  t0
                 	or   s12,  t1
                 	movw  t4, s02
                 	and  s02, s03
                 	and  s12, s13
                 	movw  t6, s02
                 	or   s02, s01
                 	or   s12, s11
                 	com   t6
                 	com   t7
                 	eor   t2,  t6
                 	eor   t3,  t7
                 	eor  s03,  t2
                 	eor  s13,  t3
                 	eor  s01,  t0
                 	eor  s11,  t1
                 	or   s01, s03
                 	or   s11, s13
                 	eor  s00, s02
                 	eor  s10, s12
                 	or   s03, s00
                 	or   s13, s10
                 	eor  s00,  t0
                 	eor  s10,  t1
                 	eor  s03,  t4
                 	eor  s13,  t5
                 	and   t6, s03
                 	and   t7, s13
                 	eor  s00,  t6
                 	eor  s10,  t7
                 	eor  s03,  t2
                 	eor  s13,  t3
                 
                 	; a = s30:s20 = r3:r2
                 	; b = s31:s21 = r7:r6
                 	; c = s32:s22 = r11:r10
                 	; d = s33:s23 = r15:r14
                 	com  s21
                 	com  s31
                 	movw  t0, s21
                 	and  s21, s20
                 	and  s31, s30
                 	movw  t2, s22
                 	or   s22,  t0
                 	or   s32,  t1
                 	movw  t4, s22
                 	and  s22, s23
                 	and  s32, s33
                 	movw  t6, s22
                 	or   s22, s21
                 	or   s32, s31
                 	com   t6
                 	com   t7
                 	eor   t2,  t6
                 	eor   t3,  t7
                 	eor  s23,  t2
                 	eor  s33,  t3
                 	eor  s21,  t0
                 	eor  s31,  t1
                 	or   s21, s23
                 	or   s31, s33
                 	eor  s20, s22
                 	eor  s30, s32
                 	or   s23, s20
                 	or   s33, s30
                 	eor  s20,  t0
                 	eor  s30,  t1
                 	eor  s23,  t4
                 	eor  s33,  t5
                 	and   t6, s23
                 	and   t7, s33
                 	eor  s20,  t6
                 	eor  s30,  t7
                 	eor  s23,  t2
                 	eor  s33,  t3
                 .ENDMACRO
                 
                 .MACRO iSbox
                 	; a = s10:s00 = r1:r0
                 	; b = s11:s01 = r5:r4
                 	; c = s12:s02 = r9:r8
                 	; d = s13:s03 = r13:r12
                 	movw t0, s00
                 	and  s00, s01
                 	and  s10, s11
                 	or   s00, s03
                 	or   s10, s13
                 	eor  s00, s02
                 	eor  s10, s12
                 	movw t2, s00
                 	com  s00
                 	com  s10
                 	or   t2, s01
                 	or   t3, s11
                 	eor  t2, s03
                 	eor  t3, s13
                 	or   s03, s00
                 	or   s13, s10
                 	movw t4, t2
                 	or   t2, t0
                 	or   t3, t1
                 	eor  t0, s03
                 	eor  t1, s13
                 	eor  s01, t2
                 	eor  s11, t3
                 	movw s02, s01
                 	eor  s01, t0
                 	eor  s11, t1
                 	movw s03, s01
                 	or   s03, s00
                 	or   s13, s10
                 	and  t0, s03
                 	and  t1, s13
                 	eor  t0, t4
                 	eor  t1, t5
                 	movw s03, t0
                 	and  t0, s02
                 	and  t1, s12
                 	eor  s00, t0
                 	eor  s10, t1
                 
                 	; a = s30:s20 = r3:r2
                 	; b = s31:s21 = r7:r6
                 	; c = s32:s22 = r11:r10
                 	; d = s33:s23 = r15:r14
                 	movw t0, s20
                 	and  s20, s21
                 	and  s30, s31
                 	or   s20, s23
                 	or   s30, s33
                 	eor  s20, s22
                 	eor  s30, s32
                 	movw t2, s20
                 	com  s20
                 	com  s30
                 	or   t2, s21
                 	or   t3, s31
                 	eor  t2, s23
                 	eor  t3, s33
                 	or   s23, s20
                 	or   s33, s30
                 	movw t4, t2
                 	or   t2, t0
                 	or   t3, t1
                 	eor  t0, s23
                 	eor  t1, s33
                 	eor  s21, t2
                 	eor  s31, t3
                 	movw s22, s21
                 	eor  s21, t0
                 	eor  s31, t1
                 	movw s23, s21
                 	or   s23, s20
                 	or   s33, s30
                 	and  t0, s23
                 	and  t1, s33
                 	eor  t0, t4
                 	eor  t1, t5
                 	movw s23, t0
                 	and  t0, s22
                 	and  t1, s32
                 	eor  s20, t0
                 	eor  s30, t1
                 .ENDMACRO
                 
                 ;;;****************************************************************************
                 ;;; M_XOR
                 .MACRO M_Bits0
                 	mov  t0, s00
                 	eor  t0, s10
                 	eor  t0, s20
                 	eor  t0, s30
                 	eor  s00, t0
                 	eor  s10, t0
                 	eor  s20, t0
                 	eor  s30, t0
                 
                 	;s00: 300 200 100 000 : 300 200 100 000
                 	;s10: 310 210 110 010 : 310 210 110 010
                 	;s20: 320 220 120 020 : 320 220 120 020
                 	;s30: 330 230 130 030 : 330 230 130 030
                 	; |
                 	;s00: 330 220 120 030 : 330 220 120 030
                 	;s10: 320 210 110 020 : 320 210 110 020
                 	;s20: 310 200 100 010 : 310 200 100 010
                 	;s30: 300 230 130 000 : 300 230 130 000
                 
                 	movw t0, s00
                 	movw t2, s20
                 
                 	mov  s00, t2
                 	mov  s20, t0
                 
                 	and  s00, m66   ; xxx 220 120 xxx : xxx 220 120 xxx
                 	and  s10, m66   ; xxx 210 110 xxx : xxx 210 110 xxx
                 	and  s20, m66   ; xxx 200 100 xxx : xxx 200 100 xxx
                 	and  s30, m66   ; xxx 230 130 xxx : xxx 230 130 xxx
                 	and   t3, m99   ; 330 xxx xxx 030 : 330 xxx xxx 030
                 	and   t2, m99   ; 320 xxx xxx 020 : 320 xxx xxx 020
                 	and   t1, m99   ; 310 xxx xxx 010 : 310 xxx xxx 010
                 	and   t0, m99   ; 300 xxx xxx 000 : 300 xxx xxx 000
                 
                 	eor  s00, t3    ; 330 220 120 030 : 330 220 120 030
                 	eor  s10, t2    ; 320 210 110 020 : 320 210 110 020
                 	eor  s20, t1    ; 310 200 100 010 : 310 200 100 010
                 	eor  s30, t0    ; 300 230 130 000 : 300 230 130 000
                 .ENDMACRO
                 
                 .MACRO M_Bits1
                 	mov  t0, s01
                 	eor  t0, s11
                 	eor  t0, s21
                 	eor  t0, s31
                 	eor  s01, t0
                 	eor  s11, t0
                 	eor  s21, t0
                 	eor  s31, t0
                 
                 	;s01: 301 201 101 001 : 301 201 101 001
                 	;s11: 311 211 111 011 : 311 211 111 011
                 	;s21: 321 221 121 021 : 321 221 121 021
                 	;s31: 331 231 131 031 : 331 231 131 031
                 	; |
                 	;s01: 321 211 111 021 : 321 211 111 021
                 	;s11: 311 201 101 011 : 311 201 101 011
                 	;s21: 301 231 131 001 : 301 231 131 001
                 	;s31: 331 221 121 031 : 331 221 121 031
                 
                 	movw t0, s01    ; 301 201 101 001 : 301 201 101 001
                 				    ; 311 211 111 011 : 311 211 111 011
                 	movw t2, s21    ; 321 221 121 021 : 321 221 121 021
                 				    ; 331 231 131 031 : 331 231 131 031
                 
                 	mov  s01, t2    ; 321 221 121 021 : 321 221 121 021
                 	mov  s21, t0    ; 301 231 131 001 : 301 231 131 001
                 
                 	and  s01, m99   ; 321 xxx xxx 021 : 321 xxx xxx 021
                 	and  s11, m99   ; 311 xxx xxx 011 : 311 xxx xxx 011
                 	and  s21, m99   ; 301 xxx xxx 001 : 301 xxx xxx 001
                 	and  s31, m99   ; 331 xxx xxx 031 : 331 xxx xxx 031
                 
                 	and   t1, m66   ; xxx 211 111 xxx : xxx 211 111 xxx
                 	and   t0, m66   ; xxx 201 101 xxx : xxx 201 101 xxx
                 	and   t3, m66   ; xxx 231 131 xxx : xxx 231 131 xxx
                 	and   t2, m66   ; xxx 221 121 xxx : xxx 221 121 xxx
                 
                 	eor  s01,  t1   ; 321 211 111 021 : 321 211 111 021
                 	eor  s11,  t0   ; 311 201 101 011 : 311 201 101 011
                 	eor  s21,  t3   ; 301 231 131 001 : 301 231 131 001
                 	eor  s31,  t2   ; 331 221 121 031 : 331 221 121 031
                 .ENDMACRO
                 
                 .MACRO M_Bits2
                 	mov  t0, s02
                 	eor  t0, s12
                 	eor  t0, s22
                 	eor  t0, s32
                 	eor  s02, t0
                 	eor  s12, t0
                 	eor  s22, t0
                 	eor  s32, t0
                 
                 	;s02: 302 202 102 002 : 302 202 102 002
                 	;s12: 312 212 112 012 : 312 212 112 012
                 	;s22: 322 222 122 022 : 322 222 122 022
                 	;s32: 332 232 132 032 : 332 232 132 032
                 	; |
                 	;s02: 312 202 102 012 : 312 202 102 012
                 	;s12: 302 232 132 002 : 302 232 132 002
                 	;s22: 332 222 122 032 : 332 222 122 032
                 	;s32: 322 212 112 022 : 322 212 112 022
                 
                 	movw t0, s02    ; 302 202 102 002 : 302 202 102 002
                 				    ; 312 212 112 012 : 312 212 112 012
                 	movw t2, s22    ; 322 222 122 022 : 322 222 122 022
                 				    ; 332 232 132 032 : 332 232 132 032
                 
                 	mov  s12, t3    ; 332 232 132 032 : 332 232 132 032
                 	mov  s32, t1    ; 312 212 112 012 : 312 212 112 012
                 
                 	and  s02, m66   ; xxx 202 102 xxx : xxx 202 102 xxx
                 	and  s12, m66   ; xxx 232 132 xxx : xxx 232 132 xxx
                 	and  s22, m66   ; xxx 222 122 xxx : xxx 222 122 xxx
                 	and  s32, m66   ; xxx 212 112 xxx : xxx 212 112 xxx
                 	and   t1, m99   ; 312 xxx xxx 012 : 312 xxx xxx 012
                 	and   t0, m99   ; 302 xxx xxx 002 : 302 xxx xxx 002
                 	and   t3, m99   ; 332 xxx xxx 032 : 332 xxx xxx 032
                 	and   t2, m99   ; 322 xxx xxx 022 : 322 xxx xxx 022
                 
                 	eor  s02, t1    ; 312 202 102 012 : 312 202 102 012
                 	eor  s12, t0    ; 302 232 132 002 : 302 232 132 002
                 	eor  s22, t3    ; 332 222 122 032 : 332 222 122 032
                 	eor  s32, t2    ; 322 212 112 022 : 322 212 112 022
                 .ENDMACRO
                 
                 .MACRO M_Bits3
                 	mov  t0, s03
                 	eor  t0, s13
                 	eor  t0, s23
                 	eor  t0, s33
                 	eor  s03, t0
                 	eor  s13, t0
                 	eor  s23, t0
                 	eor  s33, t0
                 
                 	;s03: 303 203 103 003 : 303 203 103 003
                 	;s13: 313 213 113 013 : 313 213 113 013
                 	;s23: 323 223 123 023 : 323 223 123 023
                 	;s33: 333 233 133 033 : 333 233 133 033
                 	; |
                 	;s03: 303 233 133 003 : 303 233 133 003
                 	;s13: 333 223 123 033 : 333 223 123 033
                 	;s23: 323 213 113 023 : 323 213 113 023
                 	;s33: 313 203 103 013 : 313 203 103 013
                 
                 	movw t0, s03    ; 303 203 103 003 : 303 203 103 003
                 				    ; 313 213 113 013 : 313 213 113 013
                 	movw t2, s23    ; 323 223 123 023 : 323 223 123 023
                 				    ; 333 233 133 033 : 333 233 133 033
                 
                 	mov  s13, t3    ; 333 233 133 033 : 333 233 133 033
                 	mov  s33, t1    ; 313 213 113 013 : 313 213 113 013
                 
                 	and  s03, m99   ; 303 xxx xxx 003 : 303 xxx xxx 003
                 	and  s13, m99   ; 333 xxx xxx 033 : 333 xxx xxx 033
                 	and  s23, m99   ; 323 xxx xxx 023 : 323 xxx xxx 023
                 	and  s33, m99   ; 313 xxx xxx 013 : 313 xxx xxx 013
                 	and   t3, m66   ; xxx 233 133 xxx : xxx 233 133 xxx
                 	and   t2, m66   ; xxx 223 123 xxx : xxx 223 123 xxx
                 	and   t1, m66   ; xxx 213 113 xxx : xxx 213 113 xxx
                 	and   t0, m66   ; xxx 203 103 xxx : xxx 203 103 xxx
                 
                 	eor  s03, t3    ; 303 233 133 003 : 303 233 133 003
                 	eor  s13, t2    ; 333 223 123 033 : 333 223 123 033
                 	eor  s23, t1    ; 323 213 113 023 : 323 213 113 023
                 	eor  s33, t0    ; 313 203 103 013 : 313 203 103 013
                 .ENDMACRO
                 
                 .MACRO M_XOR
                 	M_Bits0
                 	M_Bits1
                 	M_Bits2
                 	M_Bits3
                 .ENDMACRO
                 
                 .MACRO SR_1bits
                 	mov  t1, @1
                 	movw t2, @2
                 
                 	lsl  @1
                 	bst  t1, 3
                 	bld  @1, 0
                 	bst  t1, 7
                 	bld  @1, 4
                 
                 	and @2, t4
                 	and t2, t5
                 	lsl  @2
                 	lsl  @2
                 	lsr  t2
                 	lsr  t2
                 	eor  @2, t2
                 
                 	lsr  @3
                 	bst  t3, 0
                 	bld  @3, 3
                 	bst  t3, 4
                 	bld  @3, 7
                 .ENDMACRO
                 
                 .MACRO SR
                 	ldi  t4, 0b00110011
                 	ldi  t5, 0b11001100
                 	SR_1bits s00, s10, s20, s30
                 	SR_1bits s01, s11, s21, s31
                 	SR_1bits s02, s12, s22, s32
                 	SR_1bits s03, s13, s23, s33
                 .ENDMACRO
                 
                 .MACRO iSR_1bits
                 	mov  t1, @1
                 	movw t2, @2
                 
                 	lsl  @3
                 	bst  t3, 3
                 	bld  @3, 0
                 	bst  t3, 7
                 	bld  @3, 4
                 
                 	and @2, t4
                 	and t2, t5
                 	lsl  @2
                 	lsl  @2
                 	lsr  t2
                 	lsr  t2
                 	eor  @2, t2
                 
                 	lsr  @1
                 	bst  t1, 0
                 	bld  @1, 3
                 	bst  t1, 4
                 	bld  @1, 7
                 .ENDMACRO
                 
                 .MACRO iSR
                 	ldi  t4, 0b00110011
                 	ldi  t5, 0b11001100
                 	iSR_1bits s00, s10, s20, s30
                 	iSR_1bits s01, s11, s21, s31
                 	iSR_1bits s02, s12, s22, s32
                 	iSR_1bits s03, s13, s23, s33
                 .ENDMACRO
                 
                 .MACRO forward_round
                 	KeyXor
                 	Sbox
                 	M_XOR
                 	SR
                 .ENDMACRO
                 
                 .MACRO middle_round
                 	KeyXor
                 	Sbox
                 	M_XOR
                 	iSbox
                 	KeyXor
                 .ENDMACRO
                 
                 .MACRO invert_round
                 	iSR
                 	M_XOR
                 	iSbox
                 	KeyXor
                 .ENDMACRO
                 
                 #ifdef ENCRYPT
                 Encrypt:
000008 e686      	ldi m66, 0b01100110
000009 e999      	ldi m99, 0b10011001
00000a e0f8      	ldi ZH, high(key<<1)
00000b e0e0      	ldi ZL, low(key<<1)
                 #ifdef Reorder
                 #endif
                 #ifdef Fixorder
00000c e0d1
00000d e0c0
00000e 9009
00000f 9019
000010 9029
000011 9039
000012 9049
000013 9059
000014 9069
000015 9079
000016 e0d1
000017 e0c0
000018 9089
000019 9099
00001a 90a9
00001b 90b9
00001c 90c9
00001d 90d9
00001e 90e9
00001f 90f9
000020 94f3      	loadInput
                 #endif
000021 27aa      	clr rcnt
                 forword_start:
000022 9105
000023 2600
000024 9105
000025 2610
000026 9105
000027 2620
000028 9105
000029 2630
00002a 9105
00002b 2640
00002c 9105
00002d 2650
00002e 9105
00002f 2660
000030 9105
000031 2670
000032 9105
000033 2680
000034 9105
000035 2690
000036 9105
000037 26a0
000038 9105
000039 26b0
00003a 9105
00003b 26c0
00003c 9105
00003d 26d0
00003e 9105
00003f 26e0
000040 9105
000041 26f0
000042 9440
000043 9450
000044 0182
000045 2040
000046 2051
000047 0194
000048 2a80
000049 2a91
00004a 01a4
00004b 208c
00004c 209d
00004d 01b4
00004e 2884
00004f 2895
000050 9560
000051 9570
000052 2726
000053 2737
000054 26c2
000055 26d3
000056 2640
000057 2651
000058 284c
000059 285d
00005a 2408
00005b 2419
00005c 28c0
00005d 28d1
00005e 2600
00005f 2611
000060 26c4
000061 26d5
000062 216c
000063 217d
000064 2606
000065 2617
000066 26c2
000067 26d3
000068 9460
000069 9470
00006a 0183
00006b 2062
00006c 2073
00006d 0195
00006e 2aa0
00006f 2ab1
000070 01a5
000071 20ae
000072 20bf
000073 01b5
000074 28a6
000075 28b7
000076 9560
000077 9570
000078 2726
000079 2737
00007a 26e2
00007b 26f3
00007c 2660
00007d 2671
00007e 286e
00007f 287f
000080 242a
000081 243b
000082 28e2
000083 28f3
000084 2620
000085 2631
000086 26e4
000087 26f5
000088 216e
000089 217f
00008a 2626
00008b 2637
00008c 26e2
00008d 26f3
00008e 2d00
00008f 2501
000090 2502
000091 2503
000092 2600
000093 2610
000094 2620
000095 2630
000096 0180
000097 0191
000098 2e02
000099 2e20
00009a 2208
00009b 2218
00009c 2228
00009d 2238
00009e 2339
00009f 2329
0000a0 2319
0000a1 2309
0000a2 2603
0000a3 2612
0000a4 2621
0000a5 2630
0000a6 2d04
0000a7 2505
0000a8 2506
0000a9 2507
0000aa 2640
0000ab 2650
0000ac 2660
0000ad 2670
0000ae 0182
0000af 0193
0000b0 2e42
0000b1 2e60
0000b2 2249
0000b3 2259
0000b4 2269
0000b5 2279
0000b6 2318
0000b7 2308
0000b8 2338
0000b9 2328
0000ba 2641
0000bb 2650
0000bc 2663
0000bd 2672
0000be 2d08
0000bf 2509
0000c0 250a
0000c1 250b
0000c2 2680
0000c3 2690
0000c4 26a0
0000c5 26b0
0000c6 0184
0000c7 0195
0000c8 2e93
0000c9 2eb1
0000ca 2288
0000cb 2298
0000cc 22a8
0000cd 22b8
0000ce 2319
0000cf 2309
0000d0 2339
0000d1 2329
0000d2 2681
0000d3 2690
0000d4 26a3
0000d5 26b2
0000d6 2d0c
0000d7 250d
0000d8 250e
0000d9 250f
0000da 26c0
0000db 26d0
0000dc 26e0
0000dd 26f0
0000de 0186
0000df 0197
0000e0 2ed3
0000e1 2ef1
0000e2 22c9
0000e3 22d9
0000e4 22e9
0000e5 22f9
0000e6 2338
0000e7 2328
0000e8 2318
0000e9 2308
0000ea 26c3
0000eb 26d2
0000ec 26e1
0000ed 26f0
0000ee e343
0000ef ec5c
0000f0 2d11
0000f1 0191
0000f2 0c11
0000f3 fb13
0000f4 f810
0000f5 fb17
0000f6 f814
0000f7 2224
0000f8 2325
0000f9 0c22
0000fa 0c22
0000fb 9526
0000fc 9526
0000fd 2622
0000fe 9436
0000ff fb30
000100 f833
000101 fb34
000102 f837
000103 2d15
000104 0193
000105 0c55
000106 fb13
000107 f850
000108 fb17
000109 f854
00010a 2264
00010b 2325
00010c 0c66
00010d 0c66
00010e 9526
00010f 9526
000110 2662
000111 9476
000112 fb30
000113 f873
000114 fb34
000115 f877
000116 2d19
000117 0195
000118 0c99
000119 fb13
00011a f890
00011b fb17
00011c f894
00011d 22a4
00011e 2325
00011f 0caa
000120 0caa
000121 9526
000122 9526
000123 26a2
000124 94b6
000125 fb30
000126 f8b3
000127 fb34
000128 f8b7
000129 2d1d
00012a 0197
00012b 0cdd
00012c fb13
00012d f8d0
00012e fb17
00012f f8d4
000130 22e4
000131 2325
000132 0cee
000133 0cee
000134 9526
000135 9526
000136 26e2
000137 94f6
000138 fb30
000139 f8f3
00013a fb34
00013b f8f7      	forward_round
00013c 95a3      	inc rcnt
00013d e065      	ldi rrn, 5
00013e 13a6      	cpse rcnt, rrn
00013f cee2      	rjmp forword_start
                 middle_start:
000140 9105
000141 2600
000142 9105
000143 2610
000144 9105
000145 2620
000146 9105
000147 2630
000148 9105
000149 2640
00014a 9105
00014b 2650
00014c 9105
00014d 2660
00014e 9105
00014f 2670
000150 9105
000151 2680
000152 9105
000153 2690
000154 9105
000155 26a0
000156 9105
000157 26b0
000158 9105
000159 26c0
00015a 9105
00015b 26d0
00015c 9105
00015d 26e0
00015e 9105
00015f 26f0
000160 9440
000161 9450
000162 0182
000163 2040
000164 2051
000165 0194
000166 2a80
000167 2a91
000168 01a4
000169 208c
00016a 209d
00016b 01b4
00016c 2884
00016d 2895
00016e 9560
00016f 9570
000170 2726
000171 2737
000172 26c2
000173 26d3
000174 2640
000175 2651
000176 284c
000177 285d
000178 2408
000179 2419
00017a 28c0
00017b 28d1
00017c 2600
00017d 2611
00017e 26c4
00017f 26d5
000180 216c
000181 217d
000182 2606
000183 2617
000184 26c2
000185 26d3
000186 9460
000187 9470
000188 0183
000189 2062
00018a 2073
00018b 0195
00018c 2aa0
00018d 2ab1
00018e 01a5
00018f 20ae
000190 20bf
000191 01b5
000192 28a6
000193 28b7
000194 9560
000195 9570
000196 2726
000197 2737
000198 26e2
000199 26f3
00019a 2660
00019b 2671
00019c 286e
00019d 287f
00019e 242a
00019f 243b
0001a0 28e2
0001a1 28f3
0001a2 2620
0001a3 2631
0001a4 26e4
0001a5 26f5
0001a6 216e
0001a7 217f
0001a8 2626
0001a9 2637
0001aa 26e2
0001ab 26f3
0001ac 2d00
0001ad 2501
0001ae 2502
0001af 2503
0001b0 2600
0001b1 2610
0001b2 2620
0001b3 2630
0001b4 0180
0001b5 0191
0001b6 2e02
0001b7 2e20
0001b8 2208
0001b9 2218
0001ba 2228
0001bb 2238
0001bc 2339
0001bd 2329
0001be 2319
0001bf 2309
0001c0 2603
0001c1 2612
0001c2 2621
0001c3 2630
0001c4 2d04
0001c5 2505
0001c6 2506
0001c7 2507
0001c8 2640
0001c9 2650
0001ca 2660
0001cb 2670
0001cc 0182
0001cd 0193
0001ce 2e42
0001cf 2e60
0001d0 2249
0001d1 2259
0001d2 2269
0001d3 2279
0001d4 2318
0001d5 2308
0001d6 2338
0001d7 2328
0001d8 2641
0001d9 2650
0001da 2663
0001db 2672
0001dc 2d08
0001dd 2509
0001de 250a
0001df 250b
0001e0 2680
0001e1 2690
0001e2 26a0
0001e3 26b0
0001e4 0184
0001e5 0195
0001e6 2e93
0001e7 2eb1
0001e8 2288
0001e9 2298
0001ea 22a8
0001eb 22b8
0001ec 2319
0001ed 2309
0001ee 2339
0001ef 2329
0001f0 2681
0001f1 2690
0001f2 26a3
0001f3 26b2
0001f4 2d0c
0001f5 250d
0001f6 250e
0001f7 250f
0001f8 26c0
0001f9 26d0
0001fa 26e0
0001fb 26f0
0001fc 0186
0001fd 0197
0001fe 2ed3
0001ff 2ef1
000200 22c9
000201 22d9
000202 22e9
000203 22f9
000204 2338
000205 2328
000206 2318
000207 2308
000208 26c3
000209 26d2
00020a 26e1
00020b 26f0
00020c 0180
00020d 2004
00020e 2015
00020f 280c
000210 281d
000211 2408
000212 2419
000213 0190
000214 9400
000215 9410
000216 2924
000217 2935
000218 252c
000219 253d
00021a 28c0
00021b 28d1
00021c 01a9
00021d 2b20
00021e 2b31
00021f 250c
000220 251d
000221 2642
000222 2653
000223 0142
000224 2640
000225 2651
000226 0162
000227 28c0
000228 28d1
000229 210c
00022a 211d
00022b 2704
00022c 2715
00022d 0168
00022e 2108
00022f 2119
000230 2600
000231 2611
000232 0181
000233 2026
000234 2037
000235 282e
000236 283f
000237 242a
000238 243b
000239 0191
00023a 9420
00023b 9430
00023c 2926
00023d 2937
00023e 252e
00023f 253f
000240 28e2
000241 28f3
000242 01a9
000243 2b20
000244 2b31
000245 250e
000246 251f
000247 2662
000248 2673
000249 0153
00024a 2660
00024b 2671
00024c 0173
00024d 28e2
00024e 28f3
00024f 210e
000250 211f
000251 2704
000252 2715
000253 0178
000254 210a
000255 211b
000256 2620
000257 2631
000258 9105
000259 2600
00025a 9105
00025b 2610
00025c 9105
00025d 2620
00025e 9105
00025f 2630
000260 9105
000261 2640
000262 9105
000263 2650
000264 9105
000265 2660
000266 9105
000267 2670
000268 9105
000269 2680
00026a 9105
00026b 2690
00026c 9105
00026d 26a0
00026e 9105
00026f 26b0
000270 9105
000271 26c0
000272 9105
000273 26d0
000274 9105
000275 26e0
000276 9105
000277 26f0      	middle_round
000278 27aa      	clr rcnt
                 invert_start:
000279 e343
00027a ec5c
00027b 2d11
00027c 0191
00027d 0c33
00027e fb33
00027f f830
000280 fb37
000281 f834
000282 2224
000283 2325
000284 0c22
000285 0c22
000286 9526
000287 9526
000288 2622
000289 9416
00028a fb10
00028b f813
00028c fb14
00028d f817
00028e 2d15
00028f 0193
000290 0c77
000291 fb33
000292 f870
000293 fb37
000294 f874
000295 2264
000296 2325
000297 0c66
000298 0c66
000299 9526
00029a 9526
00029b 2662
00029c 9456
00029d fb10
00029e f853
00029f fb14
0002a0 f857
0002a1 2d19
0002a2 0195
0002a3 0cbb
0002a4 fb33
0002a5 f8b0
0002a6 fb37
0002a7 f8b4
0002a8 22a4
0002a9 2325
0002aa 0caa
0002ab 0caa
0002ac 9526
0002ad 9526
0002ae 26a2
0002af 9496
0002b0 fb10
0002b1 f893
0002b2 fb14
0002b3 f897
0002b4 2d1d
0002b5 0197
0002b6 0cff
0002b7 fb33
0002b8 f8f0
0002b9 fb37
0002ba f8f4
0002bb 22e4
0002bc 2325
0002bd 0cee
0002be 0cee
0002bf 9526
0002c0 9526
0002c1 26e2
0002c2 94d6
0002c3 fb10
0002c4 f8d3
0002c5 fb14
0002c6 f8d7
0002c7 2d00
0002c8 2501
0002c9 2502
0002ca 2503
0002cb 2600
0002cc 2610
0002cd 2620
0002ce 2630
0002cf 0180
0002d0 0191
0002d1 2e02
0002d2 2e20
0002d3 2208
0002d4 2218
0002d5 2228
0002d6 2238
0002d7 2339
0002d8 2329
0002d9 2319
0002da 2309
0002db 2603
0002dc 2612
0002dd 2621
0002de 2630
0002df 2d04
0002e0 2505
0002e1 2506
0002e2 2507
0002e3 2640
0002e4 2650
0002e5 2660
0002e6 2670
0002e7 0182
0002e8 0193
0002e9 2e42
0002ea 2e60
0002eb 2249
0002ec 2259
0002ed 2269
0002ee 2279
0002ef 2318
0002f0 2308
0002f1 2338
0002f2 2328
0002f3 2641
0002f4 2650
0002f5 2663
0002f6 2672
0002f7 2d08
0002f8 2509
0002f9 250a
0002fa 250b
0002fb 2680
0002fc 2690
0002fd 26a0
0002fe 26b0
0002ff 0184
000300 0195
000301 2e93
000302 2eb1
000303 2288
000304 2298
000305 22a8
000306 22b8
000307 2319
000308 2309
000309 2339
00030a 2329
00030b 2681
00030c 2690
00030d 26a3
00030e 26b2
00030f 2d0c
000310 250d
000311 250e
000312 250f
000313 26c0
000314 26d0
000315 26e0
000316 26f0
000317 0186
000318 0197
000319 2ed3
00031a 2ef1
00031b 22c9
00031c 22d9
00031d 22e9
00031e 22f9
00031f 2338
000320 2328
000321 2318
000322 2308
000323 26c3
000324 26d2
000325 26e1
000326 26f0
000327 0180
000328 2004
000329 2015
00032a 280c
00032b 281d
00032c 2408
00032d 2419
00032e 0190
00032f 9400
000330 9410
000331 2924
000332 2935
000333 252c
000334 253d
000335 28c0
000336 28d1
000337 01a9
000338 2b20
000339 2b31
00033a 250c
00033b 251d
00033c 2642
00033d 2653
00033e 0142
00033f 2640
000340 2651
000341 0162
000342 28c0
000343 28d1
000344 210c
000345 211d
000346 2704
000347 2715
000348 0168
000349 2108
00034a 2119
00034b 2600
00034c 2611
00034d 0181
00034e 2026
00034f 2037
000350 282e
000351 283f
000352 242a
000353 243b
000354 0191
000355 9420
000356 9430
000357 2926
000358 2937
000359 252e
00035a 253f
00035b 28e2
00035c 28f3
00035d 01a9
00035e 2b20
00035f 2b31
000360 250e
000361 251f
000362 2662
000363 2673
000364 0153
000365 2660
000366 2671
000367 0173
000368 28e2
000369 28f3
00036a 210e
00036b 211f
00036c 2704
00036d 2715
00036e 0178
00036f 210a
000370 211b
000371 2620
000372 2631
000373 9105
000374 2600
000375 9105
000376 2610
000377 9105
000378 2620
000379 9105
00037a 2630
00037b 9105
00037c 2640
00037d 9105
00037e 2650
00037f 9105
000380 2660
000381 9105
000382 2670
000383 9105
000384 2680
000385 9105
000386 2690
000387 9105
000388 26a0
000389 9105
00038a 26b0
00038b 9105
00038c 26c0
00038d 9105
00038e 26d0
00038f 9105
000390 26e0
000391 9105
000392 26f0      	invert_round
000393 95a3      	inc rcnt
000394 e065      	ldi rrn, 5
000395 13a6      	cpse rcnt, rrn
000396 cee2      	rjmp invert_start
                 #ifdef Reorder
                 #endif
                 #ifdef Fixorder
000397 e0d1
000398 e0c8
000399 81e8
00039a 260e
00039b 9209
00039c 81e8
00039d 261e
00039e 9219
00039f 81e8
0003a0 262e
0003a1 9229
0003a2 81e8
0003a3 263e
0003a4 9239
0003a5 81e8
0003a6 264e
0003a7 9249
0003a8 81e8
0003a9 265e
0003aa 9259
0003ab 81e8
0003ac 266e
0003ad 9269
0003ae 81e8
0003af 267e
0003b0 9279
0003b1 81e8
0003b2 268e
0003b3 9289
0003b4 81e8
0003b5 269e
0003b6 9299
0003b7 81e8
0003b8 26ae
0003b9 92a9
0003ba 81e8
0003bb 26be
0003bc 92b9
0003bd 81e8
0003be 26ce
0003bf 92c9
0003c0 81e8
0003c1 26de
0003c2 92d9
0003c3 81e8
0003c4 26ee
0003c5 92e9
0003c6 81e8
0003c7 26fe
0003c8 92f9      	storeOutput
                 #endif
0003c9 9508      ret
                 #endif
                 
                 
                 ; ;******** R1
                 ; k1 + k0 + RC0
                 ; |
                 ; S
                 ; |
                 ; M
                 ; |
                 ; SR
                 ; 
                 ; ;******** R2
                 ; k1+RC1
                 ; |
                 ; S
                 ; |
                 ; M
                 ; |
                 ; SR
                 ; .
                 ; .
                 ; .
                 ; ;******** R5
                 ; k1+RC4
                 ; |
                 ; S
                 ; |
                 ; M
                 ; |
                 ; SR
                 ; 
                 ; ;******** Rmiddle
                 ; k1+RC5
                 ; |
                 ; S
                 ; |
                 ; M
                 ; |
                 ; iS
                 ; |
                 ; k1+RC6
                 ; 
                 ; 
                 ; ;******** iR1
                 ; iSR
                 ; |
                 ; M
                 ; |
                 ; iS
                 ; |
                 ; k1+RC7
                 ; 
                 ; 
                 ; ;******** iR2
                 ; iSR
                 ; |
                 ; M
                 ; |
                 ; iS
                 ; |
                 ; k1+RC8
                 ; 
                 ; ;******** iR3
                 ; iSR
                 ; |
                 ; M
                 ; |
                 ; iS
                 ; |
                 ; k1+RC9
                 ; 
                 ; ;******** iR4
                 ; iSR
                 ; |
                 ; M
                 ; |
                 ; iS
                 ; |
                 ; k1+RC10
                 ; 
                 ; ;******** iR5
                 ; iSR
                 ; |
                 ; M
                 ; |
                 ; iS
                 ; |
                 ; k1+RC11+k0'
                 
                 .CSEG
                 
                 ;******************** Q ELEC FUNCTIONS (START) *********************
                 ; wait : ret + 0xFF * (5*nop + 1*dec + 1*brbc)
                 wait:
0003ca ef0f      	ldi		r16, 0xFF	;r16=FF
                 w_loop:
0003cb 0000      	nop
0003cc 0000      	nop
0003cd 0000      	nop
0003ce 0000      	nop
0003cf 0000      	nop
0003d0 950a      	dec		r16			; r16=r16-1
0003d1 f7c9      	brbc	1,w_loop	; branch sur loop si Z=0, cs si r16 != 0
0003d2 9508      	ret					; return from subroutine
                 
                 
                 ; wait2 : r17 * wait (to be set inside) + some instructions
                 wait2:
0003d3 ef1f      	ldi		r17, 0xFF	;
                 w_loop2:
0003d4 dff5      	rcall	wait
0003d5 951a      	dec		r17			; r17=r17-1
0003d6 f7e9      	brbc	1,w_loop2	; branch sur loop2 si Z=0, cs si r17 != 0
0003d7 9508      	ret					; return from subroutine
                 ;******************** Q ELEC FUNCTIONS (END) *********************
                 
                 
                 ;******************** MAIN (START) *******************************
                 main:
0003d8 e0b1      	ldi XH, high(SRAM_COUNT)
0003d9 e0a0      	ldi XL, low(SRAM_COUNT)
0003da e028      	ldi r18, COUNTER_BYTE
                 COUNTER_LOOP:
0003db 932d      	st X+, r18
0003dc 952a      	dec r18
0003dd f7e9      	brbc 1, COUNTER_LOOP
                 	
0003de e0b1      	ldi 	XH, high(SRAM_PTEXT)
0003df e0a8      	ldi 	XL, low(SRAM_PTEXT)
0003e0 e120      	ldi		r18, PTEXT_NUM_BYTE
                 PTEXT_LOOP:
0003e1 932d      	st X+, r18
0003e2 952a      	dec r18
0003e3 f7e9      	brbc 1, PTEXT_LOOP
                 
0003e4 9ac1      	sbi		PORTB,1		; portA,0 = high (trigger on port A0)
0003e5 0000      	nop
0003e6 0000      	nop
0003e7 0000      	nop
0003e8 0000      	nop
0003e9 98c1       	cbi		PORTB,1		; portA,0 = low
0003ea 0000      	nop
0003eb 0000      	nop
0003ec 0000      	nop
                 
                 #ifdef ENCRYPT
0003ed dc1a      	rcall	Encrypt		; encryption routine
                 #endif
                 	
0003ee 0000      	nop
0003ef 0000      	nop
0003f0 0000      	nop
0003f1 0000      	nop
0003f2 0000      	nop
0003f3 0000      	nop
0003f4 0000      	nop
0003f5 0000      	nop
0003f6 0000      	nop
0003f7 0000      	nop
                 
0003f8 9ac0      	sbi		PORTB,0		; portA,0 = high (trigger on port A0)
0003f9 0000      	nop
0003fa 0000      	nop
0003fb 0000      	nop
0003fc 0000      	nop
0003fd 98c0       	cbi		PORTB,0		; portA,0 = low
                 
                 	;make a pause
0003fe dfd4      	rcall	wait2
0003ff dfd3      	rcall	wait2
                 ;	rcall	wait2
                 ;	rcall	wait2
                 ;	rcall	wait2
                 
                 ; All zero master key XOR reordered round constant
                 key:
000400 0000
000401 0000
000402 0000
000403 0000
000404 0000
000405 0000
000406 0000
000407 0000      .db $00,  $00,  $00,  $00,  $00,  $00,  $00,  $00,  $00,  $00,  $00,  $00,  $00,  $00,  $00,  $00
000408 bb99
000409 88aa
00040a ff11
00040b 4466
00040c 0011
00040d 5533
00040e 4444
00040f cc00      .db $99,  $bb,  $aa,  $88,  $11,  $ff,  $66,  $44,  $11,  $00,  $33,  $55,  $44,  $44,  $00,  $cc
000410 3355
000411 aa33
000412 00ff
000413 6644
000414 8800
000415 2211
000416 6688
000417 aa33      .db $55,  $33,  $33,  $aa,  $ff,  $00,  $44,  $66,  $00,  $88,  $11,  $22,  $88,  $66,  $33,  $aa
000418 0044
000419 1144
00041a 4477
00041b aa88
00041c 3377
00041d aa22
00041e ff66
00041f ff55      .db $44,  $00,  $44,  $11,  $77,  $44,  $88,  $aa,  $77,  $33,  $22,  $aa,  $66,  $ff,  $55,  $ff
000420 dd33
000421 1133
000422 1166
000423 55dd
000424 8888
000425 5577
000426 2200
000427 8866      .db $33,  $dd,  $33,  $11,  $66,  $11,  $dd,  $55,  $88,  $88,  $77,  $55,  $00,  $22,  $66,  $88
000428 00aa
000429 6688
00042a ccee
00042b 4433
00042c ff44
00042d ddff
00042e 9988
00042f 7766      .db $aa,  $00,  $88,  $66,  $ee,  $cc,  $33,  $44,  $44,  $ff,  $ff,  $dd,  $88,  $99,  $66,  $77
000430 66bb
000431 33ff
000432 ccaa
000433 00dd
000434 ffff
000435 22cc
000436 ff22
000437 ccbb      .db $bb,  $66,  $ff,  $33,  $aa,  $cc,  $dd,  $00,  $ff,  $ff,  $cc,  $22,  $22,  $ff,  $bb,  $cc
000438 bb22
000439 4444
00043a 1122
00043b 1133
00043c 8833
00043d aa44
00043e 44aa
00043f 33bb      .db $22,  $bb,  $44,  $44,  $22,  $11,  $33,  $11,  $33,  $88,  $44,  $aa,  $aa,  $44,  $bb,  $33
000440 6655
000441 4433
000442 4433
000443 ee66
000444 33cc
000445 5511
000446 99cc
000447 4488      .db $55,  $66,  $33,  $44,  $33,  $44,  $66,  $ee,  $cc,  $33,  $11,  $55,  $cc,  $99,  $88,  $44
000448 5544
000449 ff44
00044a 00bb
00044b 22aa
00044c 88bb
00044d dd22
00044e 0022
00044f 11ee      .db $44,  $55,  $44,  $ff,  $bb,  $00,  $aa,  $22,  $bb,  $88,  $22,  $dd,  $22,  $00,  $ee,  $11
000450 dd88
000451 dddd
000452 ff55
000453 0088
000454 00aa
000455 aa00
000456 22ee
000457 77dd      .db $88,  $dd,  $dd,  $dd,  $55,  $ff,  $88,  $00,  $aa,  $00,  $00,  $aa,  $ee,  $22,  $dd,  $77
000458 6611
000459 5577
00045a 0044
00045b 44ee
00045c 00bb
00045d ff33
00045e 66aa
00045f bbdd      .db $11,  $66,  $77,  $55,  $44,  $00,  $ee,  $44,  $bb,  $00,  $33,  $ff,  $aa,  $66,  $dd,  $bb
                 
                 .DSEG
000100             SRAM_COUNT: .BYTE COUNT_NUM_BYTE
000108             SRAM_PTEXT: .BYTE PTEXT_NUM_BYTE
                 
                 ;******************** MAIN (END) *********************************
                 
                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega128" register use summary:
r0 :  53 r1 :  51 r2 :  63 r3 :  49 r4 :  49 r5 :  45 r6 :  59 r7 :  43 
r8 :  42 r9 :  42 r10:  52 r11:  40 r12:  52 r13:  56 r14:  62 r15:  55 
r16: 322 r17:  96 r18: 128 r19:  74 r20:  26 r21:  18 r22:  24 r23:  16 
r24:  49 r25:  49 r26:   8 r27:   2 r28:   3 r29:   3 r30:  33 r31:   5 
x  :   2 y  :  48 z  :  64 
Registers used: 35 out of 35 (100.0%)

"ATmega128" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   : 160 
andi  :   0 asr   :   0 bclr  :   0 bld   :  32 brbc  :   4 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   0 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   0 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :  32 call  :   0 cbi   :   2 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   2 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :  24 cp    :   0 cpc   :   0 
cpi   :   0 cpse  :   2 dec   :   4 elpm  :   0 eor   : 340 fmul  :   0 
fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   3 
jmp   :   0 ld    :  32 ldd   :   0 ldi   :  27 lds   :   0 lpm   :  64 
lsl   :  24 lsr   :  24 mov   :  44 movw  :  72 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :  26 or    :  72 ori   :   0 out   :   3 
pop   :   0 push  :   0 rcall :   4 ret   :   3 reti  :   0 rjmp  :   3 
rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 sbi   :   2 sbic  :   0 
sbis  :   0 sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  18 std   :   0 
sts   :   0 sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 

Instructions used: 27 out of 114 (23.7%)

"ATmega128" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0008c0   2048    192   2240  131072   1.7%
[.dseg] 0x000100 0x000118      0     24     24    4096   0.6%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 27 warnings
