# end-to-end-fpga-cpu
End-to-end 8-bit, 5-stage pipelined CPU on Nexys A7 (Artix-7) â€” handwritten Verilog (RTL), MMIO-integrated embedded platform, verified bitstream.
