# Pipeline CPU in ISE

CPU Core is implemented with self-written verilog files, while others are provided by the tutor.
