#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 11 16:38:10 2023
# Process ID: 16212
# Current directory: D:/VipinSop_2018/testMyGPIO/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7628 D:\VipinSop_2018\testMyGPIO\project_1\project_1.xpr
# Log file: D:/VipinSop_2018/testMyGPIO/project_1/vivado.log
# Journal file: D:/VipinSop_2018/testMyGPIO/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VipinSop_2018/testMyGPIO/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells gmii_to_rgmii_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_0/M02_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins axi_interconnect_1/S01_ACLK]
endgroup
connect_bd_net [get_bd_pins mii_to_rmii_0/rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins tri_mode_ethernet_mac_0/gtx_clk]
connect_bd_net [get_bd_pins tri_mode_ethernet_mac_0/s_axi_resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins tri_mode_ethernet_mac_0/glbl_rstn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins tri_mode_ethernet_mac_0/rx_axi_rstn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins tri_mode_ethernet_mac_0/tx_axi_rstn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins tri_mode_ethernet_mac_0/mdio_external]
endgroup
regenerate_bd_layout
startgroup
create_bd_port -dir I phy
connect_bd_net [get_bd_pins /mii_to_rmii_0/phy2rmii_crs_dv] [get_bd_ports phy]
endgroup
undo
create_bd_port -dir O phy_reset_n
connect_bd_net [get_bd_ports phy_reset_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_dma_0/M_AXI_SG} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_interconnect_1} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
delete_bd_objs [get_bd_intf_ports rmii_rtl]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins mii_to_rmii_0/RMII_PHY_M]
endgroup
connect_bd_net [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_interconnect_1} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_include_mm2s_dre {1} CONFIG.c_include_s2mm_dre {1}] [get_bd_cells axi_dma_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_SG]
endgroup
save_bd_design
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_cells system_ila_0]
regenerate_bd_layout
save_bd_design
validate_bd_design
delete_bd_objs [get_bd_intf_nets S01_AXI_1] [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_interconnect_1_M00_AXI] [get_bd_cells axi_interconnect_1]
disconnect_bd_net /M01_ACLK_1 [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
disconnect_bd_net /M01_ACLK_1 [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins tri_mode_ethernet_mac_0/rx_mac_aclk]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins tri_mode_ethernet_mac_0/rx_mac_aclk]
disconnect_bd_net /tri_mode_ethernet_mac_0_rx_mac_aclk [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins clk_wiz_0/clk_out2]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (125 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_MM2S] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S00_AXI]
connect_bd_net [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins clk_wiz_0/clk_out2]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_1/M01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_1]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
connect_bd_net [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins axi_interconnect_1/S01_AXI]
connect_bd_net [get_bd_pins axi_interconnect_1/S01_ACLK] [get_bd_pins tri_mode_ethernet_mac_0/rx_mac_aclk]
connect_bd_net [get_bd_pins axi_interconnect_1/S01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
validate_bd_design
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {false} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT4_USED {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.MMCM_CLKOUT3_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2}] [get_bd_cells clk_wiz_0]
endgroup
validate_bd_design
disconnect_bd_net /clk_wiz_0_clk_out2 [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
disconnect_bd_net /clk_wiz_0_clk_out2 [get_bd_pins axi_interconnect_1/S00_ACLK]
connect_bd_net [get_bd_pins tri_mode_ethernet_mac_0/tx_mac_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins tri_mode_ethernet_mac_0/tx_mac_aclk]
regenerate_bd_layout
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {8}] [get_bd_cells axi_dma_0]
endgroup
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1
endgroup
set_property location {3 1003 660} [get_bd_cells proc_sys_reset_1]
connect_bd_net [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins tri_mode_ethernet_mac_0/tx_mac_aclk]
disconnect_bd_net /proc_sys_reset_0_peripheral_aresetn [get_bd_pins axi_interconnect_1/S00_ARESETN]
connect_bd_net [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
regenerate_bd_layout
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_2
endgroup
set_property location {3 855 647} [get_bd_cells proc_sys_reset_2]
connect_bd_net [get_bd_pins proc_sys_reset_2/slowest_sync_clk] [get_bd_pins tri_mode_ethernet_mac_0/rx_mac_aclk]
connect_bd_net [get_bd_pins proc_sys_reset_2/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
disconnect_bd_net /proc_sys_reset_0_peripheral_aresetn [get_bd_pins axi_interconnect_1/S01_ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_2/peripheral_aresetn] [get_bd_pins axi_interconnect_1/S01_ARESETN]
regenerate_bd_layout
validate_bd_design
save_bd_design
make_wrapper -files [get_files D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
open_bd_design {D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_ports sys_clock]
connect_bd_net [get_bd_pins mii_to_rmii_0/ref_clk] [get_bd_pins clk_wiz_0/clk_out2]
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.C_SPEED_100 {0} CONFIG.C_FIXED_SPEED {0}] [get_bd_cells mii_to_rmii_0]
endgroup
save_bd_design
make_wrapper -files [get_files D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_bd_design {D:/VipinSop_2018/testMyGPIO/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
reset_run design_1_proc_sys_reset_2_0_synth_1
reset_run design_1_auto_cc_0_synth_1
reset_run design_1_auto_us_0_synth_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_proc_sys_reset_0_0_synth_1
reset_run design_1_mii_to_rmii_0_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_tri_mode_ethernet_mac_0_0_synth_1
reset_run design_1_clk_wiz_0_0_synth_1
reset_run synth_1
reset_run design_1_auto_pc_2_synth_1
reset_run design_1_auto_pc_0_synth_1
reset_run design_1_auto_pc_1_synth_1
reset_run design_1_xbar_2_synth_1
reset_run design_1_auto_us_1_synth_1
reset_run design_1_auto_pc_3_synth_1
reset_run design_1_auto_cc_1_synth_1
reset_run design_1_proc_sys_reset_1_0_synth_1
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {tri_mode_ethernet_mac_0_m_axis_rx}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets tri_mode_ethernet_mac_0_m_axis_rx] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/tri_mode_ethernet_mac_0/rx_mac_aclk" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
save_bd_design
