{"vcs1":{"timestamp_begin":1738053752.552843816, "rt":0.27, "ut":0.11, "st":0.12}}
{"vcselab":{"timestamp_begin":1738053752.896747739, "rt":0.24, "ut":0.15, "st":0.08}}
{"link":{"timestamp_begin":1738053753.194543886, "rt":0.13, "ut":0.06, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738053752.334591146}
{"VCS_COMP_START_TIME": 1738053752.334591146}
{"VCS_COMP_END_TIME": 1738053753.384822578}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150356}}
