// Seed: 1593357887
module module_0 (
    input tri id_0,
    input tri id_1
);
  logic id_3;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  tri   id_2,
    output wor   id_3,
    input  tri0  id_4,
    input  uwire id_5,
    output uwire id_6,
    input  wire  id_7,
    output tri1  id_8,
    output wand  id_9,
    input  wire  id_10,
    input  uwire id_11,
    input  uwire id_12
);
  logic [-1 : -1] id_14;
  ;
  module_0 modCall_1 (
      id_2,
      id_10
  );
endmodule
