
Digital_Syncro_ROME.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000638c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002bf4  080064a0  080064a0  000164a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009094  08009094  00019094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08009098  08009098  00019098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001f0  20000000  0800909c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000067c  200001f0  0800928c  000201f0  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2000086c  0800928c  0002086c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
  9 .comment      00000043  00000000  00000000  00020219  2**0
                  CONTENTS, READONLY
 10 .debug_info   000105b9  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002320  00000000  00000000  00030815  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loclists 0000798b  00000000  00000000  00032b35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000ad8  00000000  00000000  0003a4c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 000008a3  00000000  00000000  0003af98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000187a2  00000000  00000000  0003b83b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00013ad0  00000000  00000000  00053fdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00086df6  00000000  00000000  00067aad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00003134  00000000  00000000  000ee8a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000067  00000000  00000000  000f19d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f0 	.word	0x200001f0
 800012c:	00000000 	.word	0x00000000
 8000130:	08006484 	.word	0x08006484

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f4 	.word	0x200001f4
 800014c:	08006484 	.word	0x08006484

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001070:	b510      	push	{r4, lr}
 8001072:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001074:	4b0e      	ldr	r3, [pc, #56]	; (80010b0 <HAL_InitTick+0x40>)
 8001076:	781a      	ldrb	r2, [r3, #0]
 8001078:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800107c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001080:	4a0c      	ldr	r2, [pc, #48]	; (80010b4 <HAL_InitTick+0x44>)
 8001082:	6810      	ldr	r0, [r2, #0]
 8001084:	fbb0 f0f3 	udiv	r0, r0, r3
 8001088:	f000 f8a6 	bl	80011d8 <HAL_SYSTICK_Config>
 800108c:	b968      	cbnz	r0, 80010aa <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800108e:	2c0f      	cmp	r4, #15
 8001090:	d901      	bls.n	8001096 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8001092:	2001      	movs	r0, #1
 8001094:	e00a      	b.n	80010ac <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001096:	2200      	movs	r2, #0
 8001098:	4621      	mov	r1, r4
 800109a:	f04f 30ff 	mov.w	r0, #4294967295
 800109e:	f000 f855 	bl	800114c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010a2:	4b03      	ldr	r3, [pc, #12]	; (80010b0 <HAL_InitTick+0x40>)
 80010a4:	605c      	str	r4, [r3, #4]
  }

  /* Return function status */
  return HAL_OK;
 80010a6:	2000      	movs	r0, #0
 80010a8:	e000      	b.n	80010ac <HAL_InitTick+0x3c>
    return HAL_ERROR;
 80010aa:	2001      	movs	r0, #1
}
 80010ac:	bd10      	pop	{r4, pc}
 80010ae:	bf00      	nop
 80010b0:	20000000 	.word	0x20000000
 80010b4:	20000024 	.word	0x20000024

080010b8 <HAL_Init>:
{
 80010b8:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010ba:	4a07      	ldr	r2, [pc, #28]	; (80010d8 <HAL_Init+0x20>)
 80010bc:	6813      	ldr	r3, [r2, #0]
 80010be:	f043 0310 	orr.w	r3, r3, #16
 80010c2:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010c4:	2003      	movs	r0, #3
 80010c6:	f000 f82f 	bl	8001128 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80010ca:	2000      	movs	r0, #0
 80010cc:	f7ff ffd0 	bl	8001070 <HAL_InitTick>
  HAL_MspInit();
 80010d0:	f002 f962 	bl	8003398 <HAL_MspInit>
}
 80010d4:	2000      	movs	r0, #0
 80010d6:	bd08      	pop	{r3, pc}
 80010d8:	40022000 	.word	0x40022000

080010dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80010dc:	4a03      	ldr	r2, [pc, #12]	; (80010ec <HAL_IncTick+0x10>)
 80010de:	6811      	ldr	r1, [r2, #0]
 80010e0:	4b03      	ldr	r3, [pc, #12]	; (80010f0 <HAL_IncTick+0x14>)
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	440b      	add	r3, r1
 80010e6:	6013      	str	r3, [r2, #0]
}
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	2000020c 	.word	0x2000020c
 80010f0:	20000000 	.word	0x20000000

080010f4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80010f4:	4b01      	ldr	r3, [pc, #4]	; (80010fc <HAL_GetTick+0x8>)
 80010f6:	6818      	ldr	r0, [r3, #0]
}
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	2000020c 	.word	0x2000020c

08001100 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001100:	b538      	push	{r3, r4, r5, lr}
 8001102:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001104:	f7ff fff6 	bl	80010f4 <HAL_GetTick>
 8001108:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800110a:	f1b4 3fff 	cmp.w	r4, #4294967295
 800110e:	d002      	beq.n	8001116 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8001110:	4b04      	ldr	r3, [pc, #16]	; (8001124 <HAL_Delay+0x24>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001116:	f7ff ffed 	bl	80010f4 <HAL_GetTick>
 800111a:	1b40      	subs	r0, r0, r5
 800111c:	42a0      	cmp	r0, r4
 800111e:	d3fa      	bcc.n	8001116 <HAL_Delay+0x16>
  {
  }
}
 8001120:	bd38      	pop	{r3, r4, r5, pc}
 8001122:	bf00      	nop
 8001124:	20000000 	.word	0x20000000

08001128 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001128:	4a07      	ldr	r2, [pc, #28]	; (8001148 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800112a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800112c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001130:	041b      	lsls	r3, r3, #16
 8001132:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001134:	0200      	lsls	r0, r0, #8
 8001136:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800113a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 800113c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001140:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001144:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001146:	4770      	bx	lr
 8001148:	e000ed00 	.word	0xe000ed00

0800114c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800114c:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800114e:	4b19      	ldr	r3, [pc, #100]	; (80011b4 <HAL_NVIC_SetPriority+0x68>)
 8001150:	68db      	ldr	r3, [r3, #12]
 8001152:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001156:	f1c3 0c07 	rsb	ip, r3, #7
 800115a:	f1bc 0f04 	cmp.w	ip, #4
 800115e:	bf28      	it	cs
 8001160:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001164:	f103 0e04 	add.w	lr, r3, #4
 8001168:	f1be 0f06 	cmp.w	lr, #6
 800116c:	d918      	bls.n	80011a0 <HAL_NVIC_SetPriority+0x54>
 800116e:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001170:	f04f 3eff 	mov.w	lr, #4294967295
 8001174:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001178:	ea21 010c 	bic.w	r1, r1, ip
 800117c:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800117e:	fa0e fe03 	lsl.w	lr, lr, r3
 8001182:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001186:	430a      	orrs	r2, r1
  if ((int32_t)(IRQn) >= 0)
 8001188:	2800      	cmp	r0, #0
 800118a:	db0b      	blt.n	80011a4 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800118c:	0112      	lsls	r2, r2, #4
 800118e:	b2d2      	uxtb	r2, r2
 8001190:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001194:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001198:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800119c:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011a0:	2300      	movs	r3, #0
 80011a2:	e7e5      	b.n	8001170 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a4:	f000 000f 	and.w	r0, r0, #15
 80011a8:	0112      	lsls	r2, r2, #4
 80011aa:	b2d2      	uxtb	r2, r2
 80011ac:	4b02      	ldr	r3, [pc, #8]	; (80011b8 <HAL_NVIC_SetPriority+0x6c>)
 80011ae:	541a      	strb	r2, [r3, r0]
 80011b0:	e7f4      	b.n	800119c <HAL_NVIC_SetPriority+0x50>
 80011b2:	bf00      	nop
 80011b4:	e000ed00 	.word	0xe000ed00
 80011b8:	e000ed14 	.word	0xe000ed14

080011bc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80011bc:	2800      	cmp	r0, #0
 80011be:	db07      	blt.n	80011d0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011c0:	f000 021f 	and.w	r2, r0, #31
 80011c4:	0940      	lsrs	r0, r0, #5
 80011c6:	2301      	movs	r3, #1
 80011c8:	4093      	lsls	r3, r2
 80011ca:	4a02      	ldr	r2, [pc, #8]	; (80011d4 <HAL_NVIC_EnableIRQ+0x18>)
 80011cc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	e000e100 	.word	0xe000e100

080011d8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011d8:	3801      	subs	r0, #1
 80011da:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80011de:	d20b      	bcs.n	80011f8 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011e0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80011e4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011e6:	4a05      	ldr	r2, [pc, #20]	; (80011fc <HAL_SYSTICK_Config+0x24>)
 80011e8:	21f0      	movs	r1, #240	; 0xf0
 80011ea:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011ee:	2000      	movs	r0, #0
 80011f0:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011f2:	2207      	movs	r2, #7
 80011f4:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011f6:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80011f8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80011fa:	4770      	bx	lr
 80011fc:	e000ed00 	.word	0xe000ed00

08001200 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001200:	b430      	push	{r4, r5}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001202:	2401      	movs	r4, #1
 8001204:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8001206:	40ac      	lsls	r4, r5
 8001208:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 800120a:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800120c:	6804      	ldr	r4, [r0, #0]
 800120e:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001210:	6843      	ldr	r3, [r0, #4]
 8001212:	2b10      	cmp	r3, #16
 8001214:	d005      	beq.n	8001222 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001216:	6803      	ldr	r3, [r0, #0]
 8001218:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800121a:	6803      	ldr	r3, [r0, #0]
 800121c:	60da      	str	r2, [r3, #12]
  }
}
 800121e:	bc30      	pop	{r4, r5}
 8001220:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8001222:	6803      	ldr	r3, [r0, #0]
 8001224:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001226:	6803      	ldr	r3, [r0, #0]
 8001228:	60d9      	str	r1, [r3, #12]
 800122a:	e7f8      	b.n	800121e <DMA_SetConfig+0x1e>

0800122c <HAL_DMA_Init>:
  if(hdma == NULL)
 800122c:	b360      	cbz	r0, 8001288 <HAL_DMA_Init+0x5c>
{
 800122e:	b410      	push	{r4}
 8001230:	4602      	mov	r2, r0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001232:	6801      	ldr	r1, [r0, #0]
 8001234:	4b15      	ldr	r3, [pc, #84]	; (800128c <HAL_DMA_Init+0x60>)
 8001236:	440b      	add	r3, r1
 8001238:	4815      	ldr	r0, [pc, #84]	; (8001290 <HAL_DMA_Init+0x64>)
 800123a:	fba0 0303 	umull	r0, r3, r0, r3
 800123e:	091b      	lsrs	r3, r3, #4
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	6413      	str	r3, [r2, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001244:	4b13      	ldr	r3, [pc, #76]	; (8001294 <HAL_DMA_Init+0x68>)
 8001246:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 8001248:	2302      	movs	r3, #2
 800124a:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 800124e:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001250:	f420 507f 	bic.w	r0, r0, #16320	; 0x3fc0
 8001254:	f020 0030 	bic.w	r0, r0, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8001258:	6853      	ldr	r3, [r2, #4]
 800125a:	6894      	ldr	r4, [r2, #8]
 800125c:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800125e:	68d4      	ldr	r4, [r2, #12]
 8001260:	4323      	orrs	r3, r4
 8001262:	6914      	ldr	r4, [r2, #16]
 8001264:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001266:	6954      	ldr	r4, [r2, #20]
 8001268:	4323      	orrs	r3, r4
 800126a:	6994      	ldr	r4, [r2, #24]
 800126c:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 800126e:	69d4      	ldr	r4, [r2, #28]
 8001270:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001272:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 8001274:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001276:	2000      	movs	r0, #0
 8001278:	6390      	str	r0, [r2, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 800127a:	2301      	movs	r3, #1
 800127c:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 8001280:	f882 0020 	strb.w	r0, [r2, #32]
}
 8001284:	bc10      	pop	{r4}
 8001286:	4770      	bx	lr
    return HAL_ERROR;
 8001288:	2001      	movs	r0, #1
}
 800128a:	4770      	bx	lr
 800128c:	bffdfff8 	.word	0xbffdfff8
 8001290:	cccccccd 	.word	0xcccccccd
 8001294:	40020000 	.word	0x40020000

08001298 <HAL_DMA_Start_IT>:
{
 8001298:	b538      	push	{r3, r4, r5, lr}
 800129a:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 800129c:	f890 0020 	ldrb.w	r0, [r0, #32]
 80012a0:	2801      	cmp	r0, #1
 80012a2:	d032      	beq.n	800130a <HAL_DMA_Start_IT+0x72>
 80012a4:	2001      	movs	r0, #1
 80012a6:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80012aa:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
 80012ae:	b2c0      	uxtb	r0, r0
 80012b0:	2801      	cmp	r0, #1
 80012b2:	d004      	beq.n	80012be <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma); 
 80012b4:	2300      	movs	r3, #0
 80012b6:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 80012ba:	2002      	movs	r0, #2
}
 80012bc:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80012be:	2002      	movs	r0, #2
 80012c0:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012c4:	2000      	movs	r0, #0
 80012c6:	63a0      	str	r0, [r4, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80012c8:	6825      	ldr	r5, [r4, #0]
 80012ca:	6828      	ldr	r0, [r5, #0]
 80012cc:	f020 0001 	bic.w	r0, r0, #1
 80012d0:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80012d2:	4620      	mov	r0, r4
 80012d4:	f7ff ff94 	bl	8001200 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 80012d8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80012da:	b15b      	cbz	r3, 80012f4 <HAL_DMA_Start_IT+0x5c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012dc:	6822      	ldr	r2, [r4, #0]
 80012de:	6813      	ldr	r3, [r2, #0]
 80012e0:	f043 030e 	orr.w	r3, r3, #14
 80012e4:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 80012e6:	6822      	ldr	r2, [r4, #0]
 80012e8:	6813      	ldr	r3, [r2, #0]
 80012ea:	f043 0301 	orr.w	r3, r3, #1
 80012ee:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80012f0:	2000      	movs	r0, #0
 80012f2:	e7e3      	b.n	80012bc <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80012f4:	6822      	ldr	r2, [r4, #0]
 80012f6:	6813      	ldr	r3, [r2, #0]
 80012f8:	f023 0304 	bic.w	r3, r3, #4
 80012fc:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80012fe:	6822      	ldr	r2, [r4, #0]
 8001300:	6813      	ldr	r3, [r2, #0]
 8001302:	f043 030a 	orr.w	r3, r3, #10
 8001306:	6013      	str	r3, [r2, #0]
 8001308:	e7ed      	b.n	80012e6 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 800130a:	2002      	movs	r0, #2
 800130c:	e7d6      	b.n	80012bc <HAL_DMA_Start_IT+0x24>
	...

08001310 <HAL_DMA_IRQHandler>:
{
 8001310:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001312:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001314:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001316:	6804      	ldr	r4, [r0, #0]
 8001318:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800131a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800131c:	2304      	movs	r3, #4
 800131e:	408b      	lsls	r3, r1
 8001320:	4213      	tst	r3, r2
 8001322:	d035      	beq.n	8001390 <HAL_DMA_IRQHandler+0x80>
 8001324:	f015 0f04 	tst.w	r5, #4
 8001328:	d032      	beq.n	8001390 <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800132a:	6823      	ldr	r3, [r4, #0]
 800132c:	f013 0f20 	tst.w	r3, #32
 8001330:	d103      	bne.n	800133a <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001332:	6823      	ldr	r3, [r4, #0]
 8001334:	f023 0304 	bic.w	r3, r3, #4
 8001338:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800133a:	6803      	ldr	r3, [r0, #0]
 800133c:	4a43      	ldr	r2, [pc, #268]	; (800144c <HAL_DMA_IRQHandler+0x13c>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d014      	beq.n	800136c <HAL_DMA_IRQHandler+0x5c>
 8001342:	3214      	adds	r2, #20
 8001344:	4293      	cmp	r3, r2
 8001346:	d018      	beq.n	800137a <HAL_DMA_IRQHandler+0x6a>
 8001348:	3214      	adds	r2, #20
 800134a:	4293      	cmp	r3, r2
 800134c:	d017      	beq.n	800137e <HAL_DMA_IRQHandler+0x6e>
 800134e:	3214      	adds	r2, #20
 8001350:	4293      	cmp	r3, r2
 8001352:	d017      	beq.n	8001384 <HAL_DMA_IRQHandler+0x74>
 8001354:	3214      	adds	r2, #20
 8001356:	4293      	cmp	r3, r2
 8001358:	d017      	beq.n	800138a <HAL_DMA_IRQHandler+0x7a>
 800135a:	3214      	adds	r2, #20
 800135c:	4293      	cmp	r3, r2
 800135e:	d002      	beq.n	8001366 <HAL_DMA_IRQHandler+0x56>
 8001360:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001364:	e003      	b.n	800136e <HAL_DMA_IRQHandler+0x5e>
 8001366:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800136a:	e000      	b.n	800136e <HAL_DMA_IRQHandler+0x5e>
 800136c:	2204      	movs	r2, #4
 800136e:	4b38      	ldr	r3, [pc, #224]	; (8001450 <HAL_DMA_IRQHandler+0x140>)
 8001370:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8001372:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001374:	b103      	cbz	r3, 8001378 <HAL_DMA_IRQHandler+0x68>
      hdma->XferHalfCpltCallback(hdma);
 8001376:	4798      	blx	r3
}
 8001378:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800137a:	2240      	movs	r2, #64	; 0x40
 800137c:	e7f7      	b.n	800136e <HAL_DMA_IRQHandler+0x5e>
 800137e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001382:	e7f4      	b.n	800136e <HAL_DMA_IRQHandler+0x5e>
 8001384:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001388:	e7f1      	b.n	800136e <HAL_DMA_IRQHandler+0x5e>
 800138a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800138e:	e7ee      	b.n	800136e <HAL_DMA_IRQHandler+0x5e>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001390:	2302      	movs	r3, #2
 8001392:	408b      	lsls	r3, r1
 8001394:	4213      	tst	r3, r2
 8001396:	d03c      	beq.n	8001412 <HAL_DMA_IRQHandler+0x102>
 8001398:	f015 0f02 	tst.w	r5, #2
 800139c:	d039      	beq.n	8001412 <HAL_DMA_IRQHandler+0x102>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800139e:	6823      	ldr	r3, [r4, #0]
 80013a0:	f013 0f20 	tst.w	r3, #32
 80013a4:	d106      	bne.n	80013b4 <HAL_DMA_IRQHandler+0xa4>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80013a6:	6823      	ldr	r3, [r4, #0]
 80013a8:	f023 030a 	bic.w	r3, r3, #10
 80013ac:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80013ae:	2301      	movs	r3, #1
 80013b0:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80013b4:	6803      	ldr	r3, [r0, #0]
 80013b6:	4a25      	ldr	r2, [pc, #148]	; (800144c <HAL_DMA_IRQHandler+0x13c>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d014      	beq.n	80013e6 <HAL_DMA_IRQHandler+0xd6>
 80013bc:	3214      	adds	r2, #20
 80013be:	4293      	cmp	r3, r2
 80013c0:	d01c      	beq.n	80013fc <HAL_DMA_IRQHandler+0xec>
 80013c2:	3214      	adds	r2, #20
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d01b      	beq.n	8001400 <HAL_DMA_IRQHandler+0xf0>
 80013c8:	3214      	adds	r2, #20
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d01b      	beq.n	8001406 <HAL_DMA_IRQHandler+0xf6>
 80013ce:	3214      	adds	r2, #20
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d01b      	beq.n	800140c <HAL_DMA_IRQHandler+0xfc>
 80013d4:	3214      	adds	r2, #20
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d002      	beq.n	80013e0 <HAL_DMA_IRQHandler+0xd0>
 80013da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013de:	e003      	b.n	80013e8 <HAL_DMA_IRQHandler+0xd8>
 80013e0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80013e4:	e000      	b.n	80013e8 <HAL_DMA_IRQHandler+0xd8>
 80013e6:	2202      	movs	r2, #2
 80013e8:	4b19      	ldr	r3, [pc, #100]	; (8001450 <HAL_DMA_IRQHandler+0x140>)
 80013ea:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 80013ec:	2300      	movs	r3, #0
 80013ee:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80013f2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d0bf      	beq.n	8001378 <HAL_DMA_IRQHandler+0x68>
      hdma->XferCpltCallback(hdma);
 80013f8:	4798      	blx	r3
 80013fa:	e7bd      	b.n	8001378 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80013fc:	2220      	movs	r2, #32
 80013fe:	e7f3      	b.n	80013e8 <HAL_DMA_IRQHandler+0xd8>
 8001400:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001404:	e7f0      	b.n	80013e8 <HAL_DMA_IRQHandler+0xd8>
 8001406:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800140a:	e7ed      	b.n	80013e8 <HAL_DMA_IRQHandler+0xd8>
 800140c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001410:	e7ea      	b.n	80013e8 <HAL_DMA_IRQHandler+0xd8>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001412:	2308      	movs	r3, #8
 8001414:	408b      	lsls	r3, r1
 8001416:	4213      	tst	r3, r2
 8001418:	d0ae      	beq.n	8001378 <HAL_DMA_IRQHandler+0x68>
 800141a:	f015 0f08 	tst.w	r5, #8
 800141e:	d0ab      	beq.n	8001378 <HAL_DMA_IRQHandler+0x68>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001420:	6823      	ldr	r3, [r4, #0]
 8001422:	f023 030e 	bic.w	r3, r3, #14
 8001426:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001428:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800142a:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800142c:	2301      	movs	r3, #1
 800142e:	fa03 f202 	lsl.w	r2, r3, r2
 8001432:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001434:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8001436:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 800143a:	2300      	movs	r3, #0
 800143c:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8001440:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001442:	2b00      	cmp	r3, #0
 8001444:	d098      	beq.n	8001378 <HAL_DMA_IRQHandler+0x68>
      hdma->XferErrorCallback(hdma);
 8001446:	4798      	blx	r3
  return;
 8001448:	e796      	b.n	8001378 <HAL_DMA_IRQHandler+0x68>
 800144a:	bf00      	nop
 800144c:	40020008 	.word	0x40020008
 8001450:	40020000 	.word	0x40020000

08001454 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001454:	b570      	push	{r4, r5, r6, lr}
 8001456:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001458:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 800145a:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800145c:	e0a6      	b.n	80015ac <HAL_GPIO_Init+0x158>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800145e:	4d80      	ldr	r5, [pc, #512]	; (8001660 <HAL_GPIO_Init+0x20c>)
 8001460:	42ab      	cmp	r3, r5
 8001462:	d010      	beq.n	8001486 <HAL_GPIO_Init+0x32>
 8001464:	d907      	bls.n	8001476 <HAL_GPIO_Init+0x22>
 8001466:	4d7f      	ldr	r5, [pc, #508]	; (8001664 <HAL_GPIO_Init+0x210>)
 8001468:	42ab      	cmp	r3, r5
 800146a:	d00c      	beq.n	8001486 <HAL_GPIO_Init+0x32>
 800146c:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
 8001470:	42ab      	cmp	r3, r5
 8001472:	d008      	beq.n	8001486 <HAL_GPIO_Init+0x32>
 8001474:	e013      	b.n	800149e <HAL_GPIO_Init+0x4a>
 8001476:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800147a:	42ab      	cmp	r3, r5
 800147c:	d003      	beq.n	8001486 <HAL_GPIO_Init+0x32>
 800147e:	f505 2570 	add.w	r5, r5, #983040	; 0xf0000
 8001482:	42ab      	cmp	r3, r5
 8001484:	d107      	bne.n	8001496 <HAL_GPIO_Init+0x42>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001486:	688b      	ldr	r3, [r1, #8]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d058      	beq.n	800153e <HAL_GPIO_Init+0xea>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800148c:	2b01      	cmp	r3, #1
 800148e:	d051      	beq.n	8001534 <HAL_GPIO_Init+0xe0>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8001490:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001492:	2408      	movs	r4, #8
 8001494:	e003      	b.n	800149e <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 8001496:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800149a:	42ab      	cmp	r3, r5
 800149c:	d0f3      	beq.n	8001486 <HAL_GPIO_Init+0x32>
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800149e:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 80014a2:	d84e      	bhi.n	8001542 <HAL_GPIO_Init+0xee>
 80014a4:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014a6:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 80014aa:	d84c      	bhi.n	8001546 <HAL_GPIO_Init+0xf2>
 80014ac:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014b0:	6833      	ldr	r3, [r6, #0]
 80014b2:	250f      	movs	r5, #15
 80014b4:	4095      	lsls	r5, r2
 80014b6:	ea23 0305 	bic.w	r3, r3, r5
 80014ba:	fa04 f202 	lsl.w	r2, r4, r2
 80014be:	4313      	orrs	r3, r2
 80014c0:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014c2:	684b      	ldr	r3, [r1, #4]
 80014c4:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80014c8:	d06e      	beq.n	80015a8 <HAL_GPIO_Init+0x154>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80014ca:	4b67      	ldr	r3, [pc, #412]	; (8001668 <HAL_GPIO_Init+0x214>)
 80014cc:	699a      	ldr	r2, [r3, #24]
 80014ce:	f042 0201 	orr.w	r2, r2, #1
 80014d2:	619a      	str	r2, [r3, #24]
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	9301      	str	r3, [sp, #4]
 80014dc:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 80014de:	ea4f 029c 	mov.w	r2, ip, lsr #2
 80014e2:	1c95      	adds	r5, r2, #2
 80014e4:	4b61      	ldr	r3, [pc, #388]	; (800166c <HAL_GPIO_Init+0x218>)
 80014e6:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014ea:	f00c 0503 	and.w	r5, ip, #3
 80014ee:	00ad      	lsls	r5, r5, #2
 80014f0:	230f      	movs	r3, #15
 80014f2:	40ab      	lsls	r3, r5
 80014f4:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014f8:	4b5d      	ldr	r3, [pc, #372]	; (8001670 <HAL_GPIO_Init+0x21c>)
 80014fa:	4298      	cmp	r0, r3
 80014fc:	d029      	beq.n	8001552 <HAL_GPIO_Init+0xfe>
 80014fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001502:	4298      	cmp	r0, r3
 8001504:	f000 808e 	beq.w	8001624 <HAL_GPIO_Init+0x1d0>
 8001508:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800150c:	4298      	cmp	r0, r3
 800150e:	f000 808b 	beq.w	8001628 <HAL_GPIO_Init+0x1d4>
 8001512:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001516:	4298      	cmp	r0, r3
 8001518:	d019      	beq.n	800154e <HAL_GPIO_Init+0xfa>
 800151a:	2304      	movs	r3, #4
 800151c:	e01a      	b.n	8001554 <HAL_GPIO_Init+0x100>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800151e:	68cc      	ldr	r4, [r1, #12]
          break;
 8001520:	e7bd      	b.n	800149e <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001522:	68cc      	ldr	r4, [r1, #12]
 8001524:	3404      	adds	r4, #4
          break;
 8001526:	e7ba      	b.n	800149e <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001528:	68cc      	ldr	r4, [r1, #12]
 800152a:	3408      	adds	r4, #8
          break;
 800152c:	e7b7      	b.n	800149e <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800152e:	68cc      	ldr	r4, [r1, #12]
 8001530:	340c      	adds	r4, #12
          break;
 8001532:	e7b4      	b.n	800149e <HAL_GPIO_Init+0x4a>
            GPIOx->BSRR = ioposition;
 8001534:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001536:	2408      	movs	r4, #8
 8001538:	e7b1      	b.n	800149e <HAL_GPIO_Init+0x4a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800153a:	2400      	movs	r4, #0
 800153c:	e7af      	b.n	800149e <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800153e:	2404      	movs	r4, #4
 8001540:	e7ad      	b.n	800149e <HAL_GPIO_Init+0x4a>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001542:	1d06      	adds	r6, r0, #4
 8001544:	e7af      	b.n	80014a6 <HAL_GPIO_Init+0x52>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001546:	f1ac 0208 	sub.w	r2, ip, #8
 800154a:	0092      	lsls	r2, r2, #2
 800154c:	e7b0      	b.n	80014b0 <HAL_GPIO_Init+0x5c>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800154e:	2303      	movs	r3, #3
 8001550:	e000      	b.n	8001554 <HAL_GPIO_Init+0x100>
 8001552:	2300      	movs	r3, #0
 8001554:	40ab      	lsls	r3, r5
 8001556:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 8001558:	3202      	adds	r2, #2
 800155a:	4d44      	ldr	r5, [pc, #272]	; (800166c <HAL_GPIO_Init+0x218>)
 800155c:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001560:	684b      	ldr	r3, [r1, #4]
 8001562:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8001566:	d061      	beq.n	800162c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001568:	4a42      	ldr	r2, [pc, #264]	; (8001674 <HAL_GPIO_Init+0x220>)
 800156a:	6893      	ldr	r3, [r2, #8]
 800156c:	ea43 030e 	orr.w	r3, r3, lr
 8001570:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001572:	684b      	ldr	r3, [r1, #4]
 8001574:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8001578:	d05e      	beq.n	8001638 <HAL_GPIO_Init+0x1e4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800157a:	4a3e      	ldr	r2, [pc, #248]	; (8001674 <HAL_GPIO_Init+0x220>)
 800157c:	68d3      	ldr	r3, [r2, #12]
 800157e:	ea43 030e 	orr.w	r3, r3, lr
 8001582:	60d3      	str	r3, [r2, #12]
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001584:	684b      	ldr	r3, [r1, #4]
 8001586:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800158a:	d05b      	beq.n	8001644 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800158c:	4a39      	ldr	r2, [pc, #228]	; (8001674 <HAL_GPIO_Init+0x220>)
 800158e:	6853      	ldr	r3, [r2, #4]
 8001590:	ea43 030e 	orr.w	r3, r3, lr
 8001594:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001596:	684b      	ldr	r3, [r1, #4]
 8001598:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800159c:	d058      	beq.n	8001650 <HAL_GPIO_Init+0x1fc>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800159e:	4a35      	ldr	r2, [pc, #212]	; (8001674 <HAL_GPIO_Init+0x220>)
 80015a0:	6813      	ldr	r3, [r2, #0]
 80015a2:	ea43 030e 	orr.w	r3, r3, lr
 80015a6:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }
      }
    }

	position++;
 80015a8:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015ac:	680b      	ldr	r3, [r1, #0]
 80015ae:	fa33 f20c 	lsrs.w	r2, r3, ip
 80015b2:	d053      	beq.n	800165c <HAL_GPIO_Init+0x208>
    ioposition = (0x01uL << position);
 80015b4:	2201      	movs	r2, #1
 80015b6:	fa02 f20c 	lsl.w	r2, r2, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015ba:	ea03 0e02 	and.w	lr, r3, r2
    if (iocurrent == ioposition)
 80015be:	ea32 0303 	bics.w	r3, r2, r3
 80015c2:	d1f1      	bne.n	80015a8 <HAL_GPIO_Init+0x154>
      switch (GPIO_Init->Mode)
 80015c4:	684b      	ldr	r3, [r1, #4]
 80015c6:	2b12      	cmp	r3, #18
 80015c8:	f63f af49 	bhi.w	800145e <HAL_GPIO_Init+0xa>
 80015cc:	2b12      	cmp	r3, #18
 80015ce:	f63f af66 	bhi.w	800149e <HAL_GPIO_Init+0x4a>
 80015d2:	a501      	add	r5, pc, #4	; (adr r5, 80015d8 <HAL_GPIO_Init+0x184>)
 80015d4:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
 80015d8:	08001487 	.word	0x08001487
 80015dc:	0800151f 	.word	0x0800151f
 80015e0:	08001529 	.word	0x08001529
 80015e4:	0800153b 	.word	0x0800153b
 80015e8:	0800149f 	.word	0x0800149f
 80015ec:	0800149f 	.word	0x0800149f
 80015f0:	0800149f 	.word	0x0800149f
 80015f4:	0800149f 	.word	0x0800149f
 80015f8:	0800149f 	.word	0x0800149f
 80015fc:	0800149f 	.word	0x0800149f
 8001600:	0800149f 	.word	0x0800149f
 8001604:	0800149f 	.word	0x0800149f
 8001608:	0800149f 	.word	0x0800149f
 800160c:	0800149f 	.word	0x0800149f
 8001610:	0800149f 	.word	0x0800149f
 8001614:	0800149f 	.word	0x0800149f
 8001618:	0800149f 	.word	0x0800149f
 800161c:	08001523 	.word	0x08001523
 8001620:	0800152f 	.word	0x0800152f
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001624:	2301      	movs	r3, #1
 8001626:	e795      	b.n	8001554 <HAL_GPIO_Init+0x100>
 8001628:	2302      	movs	r3, #2
 800162a:	e793      	b.n	8001554 <HAL_GPIO_Init+0x100>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800162c:	4a11      	ldr	r2, [pc, #68]	; (8001674 <HAL_GPIO_Init+0x220>)
 800162e:	6893      	ldr	r3, [r2, #8]
 8001630:	ea23 030e 	bic.w	r3, r3, lr
 8001634:	6093      	str	r3, [r2, #8]
 8001636:	e79c      	b.n	8001572 <HAL_GPIO_Init+0x11e>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001638:	4a0e      	ldr	r2, [pc, #56]	; (8001674 <HAL_GPIO_Init+0x220>)
 800163a:	68d3      	ldr	r3, [r2, #12]
 800163c:	ea23 030e 	bic.w	r3, r3, lr
 8001640:	60d3      	str	r3, [r2, #12]
 8001642:	e79f      	b.n	8001584 <HAL_GPIO_Init+0x130>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001644:	4a0b      	ldr	r2, [pc, #44]	; (8001674 <HAL_GPIO_Init+0x220>)
 8001646:	6853      	ldr	r3, [r2, #4]
 8001648:	ea23 030e 	bic.w	r3, r3, lr
 800164c:	6053      	str	r3, [r2, #4]
 800164e:	e7a2      	b.n	8001596 <HAL_GPIO_Init+0x142>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001650:	4a08      	ldr	r2, [pc, #32]	; (8001674 <HAL_GPIO_Init+0x220>)
 8001652:	6813      	ldr	r3, [r2, #0]
 8001654:	ea23 030e 	bic.w	r3, r3, lr
 8001658:	6013      	str	r3, [r2, #0]
 800165a:	e7a5      	b.n	80015a8 <HAL_GPIO_Init+0x154>
  }
}
 800165c:	b002      	add	sp, #8
 800165e:	bd70      	pop	{r4, r5, r6, pc}
 8001660:	10220000 	.word	0x10220000
 8001664:	10310000 	.word	0x10310000
 8001668:	40021000 	.word	0x40021000
 800166c:	40010000 	.word	0x40010000
 8001670:	40010800 	.word	0x40010800
 8001674:	40010400 	.word	0x40010400

08001678 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001678:	6883      	ldr	r3, [r0, #8]
 800167a:	4219      	tst	r1, r3
 800167c:	d001      	beq.n	8001682 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 800167e:	2001      	movs	r0, #1
 8001680:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001682:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8001684:	4770      	bx	lr

08001686 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001686:	b10a      	cbz	r2, 800168c <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001688:	6101      	str	r1, [r0, #16]
 800168a:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800168c:	0409      	lsls	r1, r1, #16
 800168e:	6101      	str	r1, [r0, #16]
  }
}
 8001690:	4770      	bx	lr

08001692 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001692:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001694:	ea01 0203 	and.w	r2, r1, r3
 8001698:	ea21 0103 	bic.w	r1, r1, r3
 800169c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80016a0:	6101      	str	r1, [r0, #16]
}
 80016a2:	4770      	bx	lr

080016a4 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80016a4:	6803      	ldr	r3, [r0, #0]
 80016a6:	695a      	ldr	r2, [r3, #20]
 80016a8:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80016ac:	d101      	bne.n	80016b2 <I2C_IsAcknowledgeFailed+0xe>
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
  }
  return HAL_OK;
 80016ae:	2000      	movs	r0, #0
}
 80016b0:	4770      	bx	lr
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80016b2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80016b6:	615a      	str	r2, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 80016b8:	2300      	movs	r3, #0
 80016ba:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80016bc:	2220      	movs	r2, #32
 80016be:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80016c2:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80016c6:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80016c8:	f042 0204 	orr.w	r2, r2, #4
 80016cc:	6402      	str	r2, [r0, #64]	; 0x40
    __HAL_UNLOCK(hi2c);
 80016ce:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    return HAL_ERROR;
 80016d2:	2001      	movs	r0, #1
 80016d4:	4770      	bx	lr

080016d6 <I2C_WaitOnFlagUntilTimeout>:
{
 80016d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016da:	4606      	mov	r6, r0
 80016dc:	460c      	mov	r4, r1
 80016de:	4617      	mov	r7, r2
 80016e0:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80016e2:	e03b      	b.n	800175c <I2C_WaitOnFlagUntilTimeout+0x86>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016e4:	f7ff fd06 	bl	80010f4 <HAL_GetTick>
 80016e8:	9b06      	ldr	r3, [sp, #24]
 80016ea:	1ac0      	subs	r0, r0, r3
 80016ec:	4540      	cmp	r0, r8
 80016ee:	d802      	bhi.n	80016f6 <I2C_WaitOnFlagUntilTimeout+0x20>
 80016f0:	f1b8 0f00 	cmp.w	r8, #0
 80016f4:	d132      	bne.n	800175c <I2C_WaitOnFlagUntilTimeout+0x86>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80016f6:	2d01      	cmp	r5, #1
 80016f8:	d018      	beq.n	800172c <I2C_WaitOnFlagUntilTimeout+0x56>
 80016fa:	6833      	ldr	r3, [r6, #0]
 80016fc:	699b      	ldr	r3, [r3, #24]
 80016fe:	ea24 0303 	bic.w	r3, r4, r3
 8001702:	b29b      	uxth	r3, r3
 8001704:	fab3 f383 	clz	r3, r3
 8001708:	095b      	lsrs	r3, r3, #5
 800170a:	429f      	cmp	r7, r3
 800170c:	d126      	bne.n	800175c <I2C_WaitOnFlagUntilTimeout+0x86>
          hi2c->PreviousState     = I2C_STATE_NONE;
 800170e:	2300      	movs	r3, #0
 8001710:	6333      	str	r3, [r6, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001712:	2220      	movs	r2, #32
 8001714:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001718:	f886 303e 	strb.w	r3, [r6, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800171c:	6c32      	ldr	r2, [r6, #64]	; 0x40
 800171e:	f042 0220 	orr.w	r2, r2, #32
 8001722:	6432      	str	r2, [r6, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 8001724:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
          return HAL_ERROR;
 8001728:	2001      	movs	r0, #1
 800172a:	e027      	b.n	800177c <I2C_WaitOnFlagUntilTimeout+0xa6>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800172c:	6833      	ldr	r3, [r6, #0]
 800172e:	695b      	ldr	r3, [r3, #20]
 8001730:	ea24 0303 	bic.w	r3, r4, r3
 8001734:	b29b      	uxth	r3, r3
 8001736:	fab3 f383 	clz	r3, r3
 800173a:	095b      	lsrs	r3, r3, #5
 800173c:	e7e5      	b.n	800170a <I2C_WaitOnFlagUntilTimeout+0x34>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800173e:	6833      	ldr	r3, [r6, #0]
 8001740:	695b      	ldr	r3, [r3, #20]
 8001742:	ea24 0c03 	bic.w	ip, r4, r3
 8001746:	fa1f fc8c 	uxth.w	ip, ip
 800174a:	fabc fc8c 	clz	ip, ip
 800174e:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8001752:	4567      	cmp	r7, ip
 8001754:	d111      	bne.n	800177a <I2C_WaitOnFlagUntilTimeout+0xa4>
    if (Timeout != HAL_MAX_DELAY)
 8001756:	f1b8 3fff 	cmp.w	r8, #4294967295
 800175a:	d1c3      	bne.n	80016e4 <I2C_WaitOnFlagUntilTimeout+0xe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800175c:	f3c4 4507 	ubfx	r5, r4, #16, #8
 8001760:	2d01      	cmp	r5, #1
 8001762:	d0ec      	beq.n	800173e <I2C_WaitOnFlagUntilTimeout+0x68>
 8001764:	6833      	ldr	r3, [r6, #0]
 8001766:	699b      	ldr	r3, [r3, #24]
 8001768:	ea24 0c03 	bic.w	ip, r4, r3
 800176c:	fa1f fc8c 	uxth.w	ip, ip
 8001770:	fabc fc8c 	clz	ip, ip
 8001774:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 8001778:	e7eb      	b.n	8001752 <I2C_WaitOnFlagUntilTimeout+0x7c>
  return HAL_OK;
 800177a:	2000      	movs	r0, #0
}
 800177c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001780 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8001780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001784:	4605      	mov	r5, r0
 8001786:	460e      	mov	r6, r1
 8001788:	4690      	mov	r8, r2
 800178a:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800178c:	e053      	b.n	8001836 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001794:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001796:	682b      	ldr	r3, [r5, #0]
 8001798:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800179c:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 800179e:	2300      	movs	r3, #0
 80017a0:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80017a2:	2220      	movs	r2, #32
 80017a4:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80017a8:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80017ac:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80017ae:	f042 0204 	orr.w	r2, r2, #4
 80017b2:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80017b4:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 80017b8:	2001      	movs	r0, #1
 80017ba:	e04a      	b.n	8001852 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017bc:	f7ff fc9a 	bl	80010f4 <HAL_GetTick>
 80017c0:	eba0 0009 	sub.w	r0, r0, r9
 80017c4:	4540      	cmp	r0, r8
 80017c6:	d802      	bhi.n	80017ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4e>
 80017c8:	f1b8 0f00 	cmp.w	r8, #0
 80017cc:	d133      	bne.n	8001836 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80017ce:	2f01      	cmp	r7, #1
 80017d0:	d017      	beq.n	8001802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x82>
 80017d2:	682b      	ldr	r3, [r5, #0]
 80017d4:	699b      	ldr	r3, [r3, #24]
 80017d6:	ea26 0303 	bic.w	r3, r6, r3
 80017da:	b29b      	uxth	r3, r3
 80017dc:	3b00      	subs	r3, #0
 80017de:	bf18      	it	ne
 80017e0:	2301      	movne	r3, #1
 80017e2:	b343      	cbz	r3, 8001836 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
          hi2c->PreviousState       = I2C_STATE_NONE;
 80017e4:	2300      	movs	r3, #0
 80017e6:	632b      	str	r3, [r5, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80017e8:	2220      	movs	r2, #32
 80017ea:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80017ee:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80017f2:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80017f4:	f042 0220 	orr.w	r2, r2, #32
 80017f8:	642a      	str	r2, [r5, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 80017fa:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
          return HAL_ERROR;
 80017fe:	2001      	movs	r0, #1
 8001800:	e027      	b.n	8001852 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001802:	682b      	ldr	r3, [r5, #0]
 8001804:	695b      	ldr	r3, [r3, #20]
 8001806:	ea26 0303 	bic.w	r3, r6, r3
 800180a:	b29b      	uxth	r3, r3
 800180c:	3b00      	subs	r3, #0
 800180e:	bf18      	it	ne
 8001810:	2301      	movne	r3, #1
 8001812:	e7e6      	b.n	80017e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x62>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001814:	682b      	ldr	r3, [r5, #0]
 8001816:	699c      	ldr	r4, [r3, #24]
 8001818:	ea26 0404 	bic.w	r4, r6, r4
 800181c:	b2a4      	uxth	r4, r4
 800181e:	3c00      	subs	r4, #0
 8001820:	bf18      	it	ne
 8001822:	2401      	movne	r4, #1
 8001824:	b1a4      	cbz	r4, 8001850 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001826:	682b      	ldr	r3, [r5, #0]
 8001828:	695a      	ldr	r2, [r3, #20]
 800182a:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800182e:	d1ae      	bne.n	800178e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
    if (Timeout != HAL_MAX_DELAY)
 8001830:	f1b8 3fff 	cmp.w	r8, #4294967295
 8001834:	d1c2      	bne.n	80017bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001836:	f3c6 4707 	ubfx	r7, r6, #16, #8
 800183a:	2f01      	cmp	r7, #1
 800183c:	d1ea      	bne.n	8001814 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x94>
 800183e:	682b      	ldr	r3, [r5, #0]
 8001840:	695c      	ldr	r4, [r3, #20]
 8001842:	ea26 0404 	bic.w	r4, r6, r4
 8001846:	b2a4      	uxth	r4, r4
 8001848:	3c00      	subs	r4, #0
 800184a:	bf18      	it	ne
 800184c:	2401      	movne	r4, #1
 800184e:	e7e9      	b.n	8001824 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa4>
  return HAL_OK;
 8001850:	2000      	movs	r0, #0
}
 8001852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08001858 <I2C_MasterRequestWrite>:
{
 8001858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800185a:	b083      	sub	sp, #12
 800185c:	4604      	mov	r4, r0
 800185e:	460d      	mov	r5, r1
 8001860:	4616      	mov	r6, r2
 8001862:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001864:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001866:	2b08      	cmp	r3, #8
 8001868:	d00d      	beq.n	8001886 <I2C_MasterRequestWrite+0x2e>
 800186a:	2b01      	cmp	r3, #1
 800186c:	d00b      	beq.n	8001886 <I2C_MasterRequestWrite+0x2e>
 800186e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001872:	d008      	beq.n	8001886 <I2C_MasterRequestWrite+0x2e>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001874:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001876:	2b12      	cmp	r3, #18
 8001878:	d10a      	bne.n	8001890 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800187a:	6802      	ldr	r2, [r0, #0]
 800187c:	6813      	ldr	r3, [r2, #0]
 800187e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001882:	6013      	str	r3, [r2, #0]
 8001884:	e004      	b.n	8001890 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001886:	6822      	ldr	r2, [r4, #0]
 8001888:	6813      	ldr	r3, [r2, #0]
 800188a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800188e:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001890:	9700      	str	r7, [sp, #0]
 8001892:	4633      	mov	r3, r6
 8001894:	2200      	movs	r2, #0
 8001896:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800189a:	4620      	mov	r0, r4
 800189c:	f7ff ff1b 	bl	80016d6 <I2C_WaitOnFlagUntilTimeout>
 80018a0:	b980      	cbnz	r0, 80018c4 <I2C_MasterRequestWrite+0x6c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80018a2:	6923      	ldr	r3, [r4, #16]
 80018a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80018a8:	d116      	bne.n	80018d8 <I2C_MasterRequestWrite+0x80>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80018aa:	6823      	ldr	r3, [r4, #0]
 80018ac:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 80018b0:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80018b2:	463b      	mov	r3, r7
 80018b4:	4632      	mov	r2, r6
 80018b6:	4913      	ldr	r1, [pc, #76]	; (8001904 <I2C_MasterRequestWrite+0xac>)
 80018b8:	4620      	mov	r0, r4
 80018ba:	f7ff ff61 	bl	8001780 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80018be:	b9f8      	cbnz	r0, 8001900 <I2C_MasterRequestWrite+0xa8>
}
 80018c0:	b003      	add	sp, #12
 80018c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80018c4:	6823      	ldr	r3, [r4, #0]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f413 7f80 	tst.w	r3, #256	; 0x100
 80018cc:	d002      	beq.n	80018d4 <I2C_MasterRequestWrite+0x7c>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80018ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018d2:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 80018d4:	2003      	movs	r0, #3
 80018d6:	e7f3      	b.n	80018c0 <I2C_MasterRequestWrite+0x68>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80018d8:	11eb      	asrs	r3, r5, #7
 80018da:	6822      	ldr	r2, [r4, #0]
 80018dc:	f003 0306 	and.w	r3, r3, #6
 80018e0:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80018e4:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80018e6:	463b      	mov	r3, r7
 80018e8:	4632      	mov	r2, r6
 80018ea:	4907      	ldr	r1, [pc, #28]	; (8001908 <I2C_MasterRequestWrite+0xb0>)
 80018ec:	4620      	mov	r0, r4
 80018ee:	f7ff ff47 	bl	8001780 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80018f2:	b918      	cbnz	r0, 80018fc <I2C_MasterRequestWrite+0xa4>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80018f4:	6823      	ldr	r3, [r4, #0]
 80018f6:	b2ed      	uxtb	r5, r5
 80018f8:	611d      	str	r5, [r3, #16]
 80018fa:	e7da      	b.n	80018b2 <I2C_MasterRequestWrite+0x5a>
      return HAL_ERROR;
 80018fc:	2001      	movs	r0, #1
 80018fe:	e7df      	b.n	80018c0 <I2C_MasterRequestWrite+0x68>
    return HAL_ERROR;
 8001900:	2001      	movs	r0, #1
 8001902:	e7dd      	b.n	80018c0 <I2C_MasterRequestWrite+0x68>
 8001904:	00010002 	.word	0x00010002
 8001908:	00010008 	.word	0x00010008

0800190c <I2C_WaitOnTXEFlagUntilTimeout>:
{
 800190c:	b570      	push	{r4, r5, r6, lr}
 800190e:	4604      	mov	r4, r0
 8001910:	460d      	mov	r5, r1
 8001912:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001914:	6823      	ldr	r3, [r4, #0]
 8001916:	695b      	ldr	r3, [r3, #20]
 8001918:	f013 0f80 	tst.w	r3, #128	; 0x80
 800191c:	d121      	bne.n	8001962 <I2C_WaitOnTXEFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800191e:	4620      	mov	r0, r4
 8001920:	f7ff fec0 	bl	80016a4 <I2C_IsAcknowledgeFailed>
 8001924:	b9f8      	cbnz	r0, 8001966 <I2C_WaitOnTXEFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 8001926:	f1b5 3fff 	cmp.w	r5, #4294967295
 800192a:	d0f3      	beq.n	8001914 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800192c:	f7ff fbe2 	bl	80010f4 <HAL_GetTick>
 8001930:	1b80      	subs	r0, r0, r6
 8001932:	42a8      	cmp	r0, r5
 8001934:	d801      	bhi.n	800193a <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8001936:	2d00      	cmp	r5, #0
 8001938:	d1ec      	bne.n	8001914 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800193a:	6823      	ldr	r3, [r4, #0]
 800193c:	695b      	ldr	r3, [r3, #20]
 800193e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001942:	d1e7      	bne.n	8001914 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001944:	2300      	movs	r3, #0
 8001946:	6323      	str	r3, [r4, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001948:	2220      	movs	r2, #32
 800194a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800194e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001952:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001954:	f042 0220 	orr.w	r2, r2, #32
 8001958:	6422      	str	r2, [r4, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 800195a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 800195e:	2001      	movs	r0, #1
 8001960:	e000      	b.n	8001964 <I2C_WaitOnTXEFlagUntilTimeout+0x58>
  return HAL_OK;
 8001962:	2000      	movs	r0, #0
}
 8001964:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001966:	2001      	movs	r0, #1
 8001968:	e7fc      	b.n	8001964 <I2C_WaitOnTXEFlagUntilTimeout+0x58>

0800196a <I2C_WaitOnBTFFlagUntilTimeout>:
{
 800196a:	b570      	push	{r4, r5, r6, lr}
 800196c:	4604      	mov	r4, r0
 800196e:	460d      	mov	r5, r1
 8001970:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001972:	6823      	ldr	r3, [r4, #0]
 8001974:	695b      	ldr	r3, [r3, #20]
 8001976:	f013 0f04 	tst.w	r3, #4
 800197a:	d121      	bne.n	80019c0 <I2C_WaitOnBTFFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800197c:	4620      	mov	r0, r4
 800197e:	f7ff fe91 	bl	80016a4 <I2C_IsAcknowledgeFailed>
 8001982:	b9f8      	cbnz	r0, 80019c4 <I2C_WaitOnBTFFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 8001984:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001988:	d0f3      	beq.n	8001972 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800198a:	f7ff fbb3 	bl	80010f4 <HAL_GetTick>
 800198e:	1b80      	subs	r0, r0, r6
 8001990:	42a8      	cmp	r0, r5
 8001992:	d801      	bhi.n	8001998 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8001994:	2d00      	cmp	r5, #0
 8001996:	d1ec      	bne.n	8001972 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001998:	6823      	ldr	r3, [r4, #0]
 800199a:	695b      	ldr	r3, [r3, #20]
 800199c:	f013 0f04 	tst.w	r3, #4
 80019a0:	d1e7      	bne.n	8001972 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 80019a2:	2300      	movs	r3, #0
 80019a4:	6323      	str	r3, [r4, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80019a6:	2220      	movs	r2, #32
 80019a8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80019ac:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80019b0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80019b2:	f042 0220 	orr.w	r2, r2, #32
 80019b6:	6422      	str	r2, [r4, #64]	; 0x40
          __HAL_UNLOCK(hi2c);
 80019b8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 80019bc:	2001      	movs	r0, #1
 80019be:	e000      	b.n	80019c2 <I2C_WaitOnBTFFlagUntilTimeout+0x58>
  return HAL_OK;
 80019c0:	2000      	movs	r0, #0
}
 80019c2:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80019c4:	2001      	movs	r0, #1
 80019c6:	e7fc      	b.n	80019c2 <I2C_WaitOnBTFFlagUntilTimeout+0x58>

080019c8 <HAL_I2C_Init>:
  if (hi2c == NULL)
 80019c8:	2800      	cmp	r0, #0
 80019ca:	f000 80cc 	beq.w	8001b66 <HAL_I2C_Init+0x19e>
{
 80019ce:	b570      	push	{r4, r5, r6, lr}
 80019d0:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80019d2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d077      	beq.n	8001aca <HAL_I2C_Init+0x102>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80019da:	2324      	movs	r3, #36	; 0x24
 80019dc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80019e0:	6822      	ldr	r2, [r4, #0]
 80019e2:	6813      	ldr	r3, [r2, #0]
 80019e4:	f023 0301 	bic.w	r3, r3, #1
 80019e8:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80019ea:	6822      	ldr	r2, [r4, #0]
 80019ec:	6813      	ldr	r3, [r2, #0]
 80019ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80019f2:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80019f4:	6822      	ldr	r2, [r4, #0]
 80019f6:	6813      	ldr	r3, [r2, #0]
 80019f8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80019fc:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80019fe:	f000 fd49 	bl	8002494 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a02:	6862      	ldr	r2, [r4, #4]
 8001a04:	4b5a      	ldr	r3, [pc, #360]	; (8001b70 <HAL_I2C_Init+0x1a8>)
 8001a06:	429a      	cmp	r2, r3
 8001a08:	d864      	bhi.n	8001ad4 <HAL_I2C_Init+0x10c>
 8001a0a:	4b5a      	ldr	r3, [pc, #360]	; (8001b74 <HAL_I2C_Init+0x1ac>)
 8001a0c:	4298      	cmp	r0, r3
 8001a0e:	bf8c      	ite	hi
 8001a10:	2300      	movhi	r3, #0
 8001a12:	2301      	movls	r3, #1
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	f040 80a8 	bne.w	8001b6a <HAL_I2C_Init+0x1a2>
  freqrange = I2C_FREQRANGE(pclk1);
 8001a1a:	4957      	ldr	r1, [pc, #348]	; (8001b78 <HAL_I2C_Init+0x1b0>)
 8001a1c:	fba1 3100 	umull	r3, r1, r1, r0
 8001a20:	0c8b      	lsrs	r3, r1, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001a22:	6825      	ldr	r5, [r4, #0]
 8001a24:	686a      	ldr	r2, [r5, #4]
 8001a26:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001a2a:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 8001a2e:	606a      	str	r2, [r5, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001a30:	6821      	ldr	r1, [r4, #0]
 8001a32:	6a0a      	ldr	r2, [r1, #32]
 8001a34:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001a38:	6866      	ldr	r6, [r4, #4]
 8001a3a:	4d4d      	ldr	r5, [pc, #308]	; (8001b70 <HAL_I2C_Init+0x1a8>)
 8001a3c:	42ae      	cmp	r6, r5
 8001a3e:	d84f      	bhi.n	8001ae0 <HAL_I2C_Init+0x118>
 8001a40:	3301      	adds	r3, #1
 8001a42:	4313      	orrs	r3, r2
 8001a44:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001a46:	6821      	ldr	r1, [r4, #0]
 8001a48:	69ca      	ldr	r2, [r1, #28]
 8001a4a:	f422 424f 	bic.w	r2, r2, #52992	; 0xcf00
 8001a4e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001a52:	6865      	ldr	r5, [r4, #4]
 8001a54:	4b46      	ldr	r3, [pc, #280]	; (8001b70 <HAL_I2C_Init+0x1a8>)
 8001a56:	429d      	cmp	r5, r3
 8001a58:	d84c      	bhi.n	8001af4 <HAL_I2C_Init+0x12c>
 8001a5a:	1e43      	subs	r3, r0, #1
 8001a5c:	006d      	lsls	r5, r5, #1
 8001a5e:	fbb3 f3f5 	udiv	r3, r3, r5
 8001a62:	3301      	adds	r3, #1
 8001a64:	f640 70fc 	movw	r0, #4092	; 0xffc
 8001a68:	4203      	tst	r3, r0
 8001a6a:	d078      	beq.n	8001b5e <HAL_I2C_Init+0x196>
 8001a6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a70:	431a      	orrs	r2, r3
 8001a72:	61ca      	str	r2, [r1, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001a74:	6821      	ldr	r1, [r4, #0]
 8001a76:	680b      	ldr	r3, [r1, #0]
 8001a78:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001a7c:	69e2      	ldr	r2, [r4, #28]
 8001a7e:	6a20      	ldr	r0, [r4, #32]
 8001a80:	4302      	orrs	r2, r0
 8001a82:	4313      	orrs	r3, r2
 8001a84:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001a86:	6821      	ldr	r1, [r4, #0]
 8001a88:	688b      	ldr	r3, [r1, #8]
 8001a8a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001a8e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001a92:	6922      	ldr	r2, [r4, #16]
 8001a94:	68e0      	ldr	r0, [r4, #12]
 8001a96:	4302      	orrs	r2, r0
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001a9c:	6821      	ldr	r1, [r4, #0]
 8001a9e:	68cb      	ldr	r3, [r1, #12]
 8001aa0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001aa4:	6962      	ldr	r2, [r4, #20]
 8001aa6:	69a0      	ldr	r0, [r4, #24]
 8001aa8:	4302      	orrs	r2, r0
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001aae:	6822      	ldr	r2, [r4, #0]
 8001ab0:	6813      	ldr	r3, [r2, #0]
 8001ab2:	f043 0301 	orr.w	r3, r3, #1
 8001ab6:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ab8:	2000      	movs	r0, #0
 8001aba:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001abc:	2320      	movs	r3, #32
 8001abe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ac2:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ac4:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
}
 8001ac8:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8001aca:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001ace:	f001 fc85 	bl	80033dc <HAL_I2C_MspInit>
 8001ad2:	e782      	b.n	80019da <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001ad4:	4b29      	ldr	r3, [pc, #164]	; (8001b7c <HAL_I2C_Init+0x1b4>)
 8001ad6:	4298      	cmp	r0, r3
 8001ad8:	bf8c      	ite	hi
 8001ada:	2300      	movhi	r3, #0
 8001adc:	2301      	movls	r3, #1
 8001ade:	e799      	b.n	8001a14 <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ae0:	f44f 7596 	mov.w	r5, #300	; 0x12c
 8001ae4:	fb05 f303 	mul.w	r3, r5, r3
 8001ae8:	4d25      	ldr	r5, [pc, #148]	; (8001b80 <HAL_I2C_Init+0x1b8>)
 8001aea:	fba5 5303 	umull	r5, r3, r5, r3
 8001aee:	099b      	lsrs	r3, r3, #6
 8001af0:	3301      	adds	r3, #1
 8001af2:	e7a6      	b.n	8001a42 <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001af4:	68a6      	ldr	r6, [r4, #8]
 8001af6:	b9be      	cbnz	r6, 8001b28 <HAL_I2C_Init+0x160>
 8001af8:	1e43      	subs	r3, r0, #1
 8001afa:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 8001afe:	fbb3 f3fc 	udiv	r3, r3, ip
 8001b02:	3301      	adds	r3, #1
 8001b04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b08:	fab3 f383 	clz	r3, r3
 8001b0c:	095b      	lsrs	r3, r3, #5
 8001b0e:	bb43      	cbnz	r3, 8001b62 <HAL_I2C_Init+0x19a>
 8001b10:	b9c6      	cbnz	r6, 8001b44 <HAL_I2C_Init+0x17c>
 8001b12:	1e43      	subs	r3, r0, #1
 8001b14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001b18:	fbb3 f3f5 	udiv	r3, r3, r5
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b26:	e7a3      	b.n	8001a70 <HAL_I2C_Init+0xa8>
 8001b28:	1e43      	subs	r3, r0, #1
 8001b2a:	eb05 0c85 	add.w	ip, r5, r5, lsl #2
 8001b2e:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8001b32:	fbb3 f3fc 	udiv	r3, r3, ip
 8001b36:	3301      	adds	r3, #1
 8001b38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b3c:	fab3 f383 	clz	r3, r3
 8001b40:	095b      	lsrs	r3, r3, #5
 8001b42:	e7e4      	b.n	8001b0e <HAL_I2C_Init+0x146>
 8001b44:	1e43      	subs	r3, r0, #1
 8001b46:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8001b4a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8001b4e:	fbb3 f3f5 	udiv	r3, r3, r5
 8001b52:	3301      	adds	r3, #1
 8001b54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001b5c:	e788      	b.n	8001a70 <HAL_I2C_Init+0xa8>
 8001b5e:	2304      	movs	r3, #4
 8001b60:	e786      	b.n	8001a70 <HAL_I2C_Init+0xa8>
 8001b62:	2301      	movs	r3, #1
 8001b64:	e784      	b.n	8001a70 <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 8001b66:	2001      	movs	r0, #1
}
 8001b68:	4770      	bx	lr
    return HAL_ERROR;
 8001b6a:	2001      	movs	r0, #1
 8001b6c:	e7ac      	b.n	8001ac8 <HAL_I2C_Init+0x100>
 8001b6e:	bf00      	nop
 8001b70:	000186a0 	.word	0x000186a0
 8001b74:	001e847f 	.word	0x001e847f
 8001b78:	431bde83 	.word	0x431bde83
 8001b7c:	003d08ff 	.word	0x003d08ff
 8001b80:	10624dd3 	.word	0x10624dd3

08001b84 <HAL_I2C_Master_Transmit>:
{
 8001b84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b88:	b085      	sub	sp, #20
 8001b8a:	4604      	mov	r4, r0
 8001b8c:	460f      	mov	r7, r1
 8001b8e:	4691      	mov	r9, r2
 8001b90:	4698      	mov	r8, r3
 8001b92:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8001b94:	f7ff faae 	bl	80010f4 <HAL_GetTick>
 8001b98:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b9a:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 8001b9e:	b2c0      	uxtb	r0, r0
 8001ba0:	2820      	cmp	r0, #32
 8001ba2:	d004      	beq.n	8001bae <HAL_I2C_Master_Transmit+0x2a>
    return HAL_BUSY;
 8001ba4:	2702      	movs	r7, #2
}
 8001ba6:	4638      	mov	r0, r7
 8001ba8:	b005      	add	sp, #20
 8001baa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001bae:	9500      	str	r5, [sp, #0]
 8001bb0:	2319      	movs	r3, #25
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	494f      	ldr	r1, [pc, #316]	; (8001cf4 <HAL_I2C_Master_Transmit+0x170>)
 8001bb6:	4620      	mov	r0, r4
 8001bb8:	f7ff fd8d 	bl	80016d6 <I2C_WaitOnFlagUntilTimeout>
 8001bbc:	2800      	cmp	r0, #0
 8001bbe:	f040 8092 	bne.w	8001ce6 <HAL_I2C_Master_Transmit+0x162>
    __HAL_LOCK(hi2c);
 8001bc2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	f000 808f 	beq.w	8001cea <HAL_I2C_Master_Transmit+0x166>
 8001bcc:	2301      	movs	r3, #1
 8001bce:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001bd2:	6823      	ldr	r3, [r4, #0]
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	f012 0f01 	tst.w	r2, #1
 8001bda:	d103      	bne.n	8001be4 <HAL_I2C_Master_Transmit+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	f042 0201 	orr.w	r2, r2, #1
 8001be2:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001be4:	6822      	ldr	r2, [r4, #0]
 8001be6:	6813      	ldr	r3, [r2, #0]
 8001be8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001bec:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001bee:	2321      	movs	r3, #33	; 0x21
 8001bf0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001bf4:	2310      	movs	r3, #16
 8001bf6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8001bfe:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001c02:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001c06:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c08:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001c0a:	4b3b      	ldr	r3, [pc, #236]	; (8001cf8 <HAL_I2C_Master_Transmit+0x174>)
 8001c0c:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001c0e:	462b      	mov	r3, r5
 8001c10:	4632      	mov	r2, r6
 8001c12:	4639      	mov	r1, r7
 8001c14:	4620      	mov	r0, r4
 8001c16:	f7ff fe1f 	bl	8001858 <I2C_MasterRequestWrite>
 8001c1a:	4607      	mov	r7, r0
 8001c1c:	2800      	cmp	r0, #0
 8001c1e:	d166      	bne.n	8001cee <HAL_I2C_Master_Transmit+0x16a>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c20:	2300      	movs	r3, #0
 8001c22:	9303      	str	r3, [sp, #12]
 8001c24:	6823      	ldr	r3, [r4, #0]
 8001c26:	695a      	ldr	r2, [r3, #20]
 8001c28:	9203      	str	r2, [sp, #12]
 8001c2a:	699b      	ldr	r3, [r3, #24]
 8001c2c:	9303      	str	r3, [sp, #12]
 8001c2e:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 8001c30:	e011      	b.n	8001c56 <HAL_I2C_Master_Transmit+0xd2>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c32:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c34:	2b04      	cmp	r3, #4
 8001c36:	d001      	beq.n	8001c3c <HAL_I2C_Master_Transmit+0xb8>
        return HAL_ERROR;
 8001c38:	2701      	movs	r7, #1
 8001c3a:	e7b4      	b.n	8001ba6 <HAL_I2C_Master_Transmit+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c3c:	6822      	ldr	r2, [r4, #0]
 8001c3e:	6813      	ldr	r3, [r2, #0]
 8001c40:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c44:	6013      	str	r3, [r2, #0]
 8001c46:	e7f7      	b.n	8001c38 <HAL_I2C_Master_Transmit+0xb4>
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c48:	462a      	mov	r2, r5
 8001c4a:	4631      	mov	r1, r6
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	f7ff fe8c 	bl	800196a <I2C_WaitOnBTFFlagUntilTimeout>
 8001c52:	2800      	cmp	r0, #0
 8001c54:	d12e      	bne.n	8001cb4 <HAL_I2C_Master_Transmit+0x130>
    while (hi2c->XferSize > 0U)
 8001c56:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d036      	beq.n	8001cca <HAL_I2C_Master_Transmit+0x146>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c5c:	462a      	mov	r2, r5
 8001c5e:	4631      	mov	r1, r6
 8001c60:	4620      	mov	r0, r4
 8001c62:	f7ff fe53 	bl	800190c <I2C_WaitOnTXEFlagUntilTimeout>
 8001c66:	2800      	cmp	r0, #0
 8001c68:	d1e3      	bne.n	8001c32 <HAL_I2C_Master_Transmit+0xae>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c6a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001c6c:	6823      	ldr	r3, [r4, #0]
 8001c6e:	7812      	ldrb	r2, [r2, #0]
 8001c70:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8001c72:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001c74:	1c43      	adds	r3, r0, #1
 8001c76:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001c78:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8001c7a:	b289      	uxth	r1, r1
 8001c7c:	3901      	subs	r1, #1
 8001c7e:	b289      	uxth	r1, r1
 8001c80:	8561      	strh	r1, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001c82:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001c84:	3b01      	subs	r3, #1
 8001c86:	b29b      	uxth	r3, r3
 8001c88:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001c8a:	6822      	ldr	r2, [r4, #0]
 8001c8c:	6951      	ldr	r1, [r2, #20]
 8001c8e:	f011 0f04 	tst.w	r1, #4
 8001c92:	d0d9      	beq.n	8001c48 <HAL_I2C_Master_Transmit+0xc4>
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d0d7      	beq.n	8001c48 <HAL_I2C_Master_Transmit+0xc4>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c98:	7843      	ldrb	r3, [r0, #1]
 8001c9a:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 8001c9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8001ca2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	b29b      	uxth	r3, r3
 8001caa:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8001cac:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	8523      	strh	r3, [r4, #40]	; 0x28
 8001cb2:	e7c9      	b.n	8001c48 <HAL_I2C_Master_Transmit+0xc4>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001cb4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001cb6:	2b04      	cmp	r3, #4
 8001cb8:	d001      	beq.n	8001cbe <HAL_I2C_Master_Transmit+0x13a>
        return HAL_ERROR;
 8001cba:	2701      	movs	r7, #1
 8001cbc:	e773      	b.n	8001ba6 <HAL_I2C_Master_Transmit+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cbe:	6822      	ldr	r2, [r4, #0]
 8001cc0:	6813      	ldr	r3, [r2, #0]
 8001cc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cc6:	6013      	str	r3, [r2, #0]
 8001cc8:	e7f7      	b.n	8001cba <HAL_I2C_Master_Transmit+0x136>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001cca:	6822      	ldr	r2, [r4, #0]
 8001ccc:	6813      	ldr	r3, [r2, #0]
 8001cce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cd2:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001cd4:	2320      	movs	r3, #32
 8001cd6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8001ce0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8001ce4:	e75f      	b.n	8001ba6 <HAL_I2C_Master_Transmit+0x22>
      return HAL_BUSY;
 8001ce6:	2702      	movs	r7, #2
 8001ce8:	e75d      	b.n	8001ba6 <HAL_I2C_Master_Transmit+0x22>
    __HAL_LOCK(hi2c);
 8001cea:	2702      	movs	r7, #2
 8001cec:	e75b      	b.n	8001ba6 <HAL_I2C_Master_Transmit+0x22>
      return HAL_ERROR;
 8001cee:	2701      	movs	r7, #1
 8001cf0:	e759      	b.n	8001ba6 <HAL_I2C_Master_Transmit+0x22>
 8001cf2:	bf00      	nop
 8001cf4:	00100002 	.word	0x00100002
 8001cf8:	ffff0000 	.word	0xffff0000

08001cfc <HAL_I2C_IsDeviceReady>:
{
 8001cfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d00:	b085      	sub	sp, #20
 8001d02:	4604      	mov	r4, r0
 8001d04:	4688      	mov	r8, r1
 8001d06:	4691      	mov	r9, r2
 8001d08:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8001d0a:	f7ff f9f3 	bl	80010f4 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d0e:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	2b20      	cmp	r3, #32
 8001d16:	d003      	beq.n	8001d20 <HAL_I2C_IsDeviceReady+0x24>
    return HAL_BUSY;
 8001d18:	2002      	movs	r0, #2
}
 8001d1a:	b005      	add	sp, #20
 8001d1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001d20:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d22:	9000      	str	r0, [sp, #0]
 8001d24:	2319      	movs	r3, #25
 8001d26:	2201      	movs	r2, #1
 8001d28:	4957      	ldr	r1, [pc, #348]	; (8001e88 <HAL_I2C_IsDeviceReady+0x18c>)
 8001d2a:	4620      	mov	r0, r4
 8001d2c:	f7ff fcd3 	bl	80016d6 <I2C_WaitOnFlagUntilTimeout>
 8001d30:	2800      	cmp	r0, #0
 8001d32:	f040 80a0 	bne.w	8001e76 <HAL_I2C_IsDeviceReady+0x17a>
    __HAL_LOCK(hi2c);
 8001d36:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	f000 809d 	beq.w	8001e7a <HAL_I2C_IsDeviceReady+0x17e>
 8001d40:	2301      	movs	r3, #1
 8001d42:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d46:	6823      	ldr	r3, [r4, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	f012 0f01 	tst.w	r2, #1
 8001d4e:	d103      	bne.n	8001d58 <HAL_I2C_IsDeviceReady+0x5c>
      __HAL_I2C_ENABLE(hi2c);
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	f042 0201 	orr.w	r2, r2, #1
 8001d56:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d58:	6822      	ldr	r2, [r4, #0]
 8001d5a:	6813      	ldr	r3, [r2, #0]
 8001d5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001d60:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d62:	2324      	movs	r3, #36	; 0x24
 8001d64:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d68:	2700      	movs	r7, #0
 8001d6a:	6427      	str	r7, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d6c:	4b47      	ldr	r3, [pc, #284]	; (8001e8c <HAL_I2C_IsDeviceReady+0x190>)
 8001d6e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001d70:	e040      	b.n	8001df4 <HAL_I2C_IsDeviceReady+0xf8>
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001d72:	6823      	ldr	r3, [r4, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001d7a:	d002      	beq.n	8001d82 <HAL_I2C_IsDeviceReady+0x86>
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001d7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d80:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8001d82:	2003      	movs	r0, #3
 8001d84:	e7c9      	b.n	8001d1a <HAL_I2C_IsDeviceReady+0x1e>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001d86:	23a0      	movs	r3, #160	; 0xa0
 8001d88:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001d8c:	6822      	ldr	r2, [r4, #0]
 8001d8e:	6953      	ldr	r3, [r2, #20]
 8001d90:	f3c3 0340 	ubfx	r3, r3, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d94:	6952      	ldr	r2, [r2, #20]
 8001d96:	f3c2 2280 	ubfx	r2, r2, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001d9a:	f894 c03d 	ldrb.w	ip, [r4, #61]	; 0x3d
 8001d9e:	fa5f fc8c 	uxtb.w	ip, ip
 8001da2:	f1bc 0fa0 	cmp.w	ip, #160	; 0xa0
 8001da6:	d009      	beq.n	8001dbc <HAL_I2C_IsDeviceReady+0xc0>
 8001da8:	b943      	cbnz	r3, 8001dbc <HAL_I2C_IsDeviceReady+0xc0>
 8001daa:	b93a      	cbnz	r2, 8001dbc <HAL_I2C_IsDeviceReady+0xc0>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001dac:	f7ff f9a2 	bl	80010f4 <HAL_GetTick>
 8001db0:	1b80      	subs	r0, r0, r6
 8001db2:	42a8      	cmp	r0, r5
 8001db4:	d8e7      	bhi.n	8001d86 <HAL_I2C_IsDeviceReady+0x8a>
 8001db6:	2d00      	cmp	r5, #0
 8001db8:	d1e8      	bne.n	8001d8c <HAL_I2C_IsDeviceReady+0x90>
 8001dba:	e7e4      	b.n	8001d86 <HAL_I2C_IsDeviceReady+0x8a>
      hi2c->State = HAL_I2C_STATE_READY;
 8001dbc:	2320      	movs	r3, #32
 8001dbe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001dc2:	6823      	ldr	r3, [r4, #0]
 8001dc4:	695a      	ldr	r2, [r3, #20]
 8001dc6:	f012 0f02 	tst.w	r2, #2
 8001dca:	d131      	bne.n	8001e30 <HAL_I2C_IsDeviceReady+0x134>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001dd2:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001dd4:	6823      	ldr	r3, [r4, #0]
 8001dd6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001dda:	615a      	str	r2, [r3, #20]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ddc:	9600      	str	r6, [sp, #0]
 8001dde:	2319      	movs	r3, #25
 8001de0:	2201      	movs	r2, #1
 8001de2:	4929      	ldr	r1, [pc, #164]	; (8001e88 <HAL_I2C_IsDeviceReady+0x18c>)
 8001de4:	4620      	mov	r0, r4
 8001de6:	f7ff fc76 	bl	80016d6 <I2C_WaitOnFlagUntilTimeout>
 8001dea:	2800      	cmp	r0, #0
 8001dec:	d149      	bne.n	8001e82 <HAL_I2C_IsDeviceReady+0x186>
      I2C_Trials++;
 8001dee:	3701      	adds	r7, #1
    while (I2C_Trials < Trials);
 8001df0:	454f      	cmp	r7, r9
 8001df2:	d238      	bcs.n	8001e66 <HAL_I2C_IsDeviceReady+0x16a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001df4:	6822      	ldr	r2, [r4, #0]
 8001df6:	6813      	ldr	r3, [r2, #0]
 8001df8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dfc:	6013      	str	r3, [r2, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001dfe:	9600      	str	r6, [sp, #0]
 8001e00:	462b      	mov	r3, r5
 8001e02:	2200      	movs	r2, #0
 8001e04:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001e08:	4620      	mov	r0, r4
 8001e0a:	f7ff fc64 	bl	80016d6 <I2C_WaitOnFlagUntilTimeout>
 8001e0e:	2800      	cmp	r0, #0
 8001e10:	d1af      	bne.n	8001d72 <HAL_I2C_IsDeviceReady+0x76>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001e12:	6823      	ldr	r3, [r4, #0]
 8001e14:	f008 02fe 	and.w	r2, r8, #254	; 0xfe
 8001e18:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 8001e1a:	f7ff f96b 	bl	80010f4 <HAL_GetTick>
 8001e1e:	4606      	mov	r6, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001e20:	6822      	ldr	r2, [r4, #0]
 8001e22:	6953      	ldr	r3, [r2, #20]
 8001e24:	f3c3 0340 	ubfx	r3, r3, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001e28:	6952      	ldr	r2, [r2, #20]
 8001e2a:	f3c2 2280 	ubfx	r2, r2, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001e2e:	e7b4      	b.n	8001d9a <HAL_I2C_IsDeviceReady+0x9e>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e36:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e38:	2300      	movs	r3, #0
 8001e3a:	9303      	str	r3, [sp, #12]
 8001e3c:	6823      	ldr	r3, [r4, #0]
 8001e3e:	695a      	ldr	r2, [r3, #20]
 8001e40:	9203      	str	r2, [sp, #12]
 8001e42:	699b      	ldr	r3, [r3, #24]
 8001e44:	9303      	str	r3, [sp, #12]
 8001e46:	9b03      	ldr	r3, [sp, #12]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e48:	9600      	str	r6, [sp, #0]
 8001e4a:	2319      	movs	r3, #25
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	490e      	ldr	r1, [pc, #56]	; (8001e88 <HAL_I2C_IsDeviceReady+0x18c>)
 8001e50:	4620      	mov	r0, r4
 8001e52:	f7ff fc40 	bl	80016d6 <I2C_WaitOnFlagUntilTimeout>
 8001e56:	b990      	cbnz	r0, 8001e7e <HAL_I2C_IsDeviceReady+0x182>
        hi2c->State = HAL_I2C_STATE_READY;
 8001e58:	2320      	movs	r3, #32
 8001e5a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001e5e:	2300      	movs	r3, #0
 8001e60:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_OK;
 8001e64:	e759      	b.n	8001d1a <HAL_I2C_IsDeviceReady+0x1e>
    hi2c->State = HAL_I2C_STATE_READY;
 8001e66:	2320      	movs	r3, #32
 8001e68:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 8001e72:	2001      	movs	r0, #1
 8001e74:	e751      	b.n	8001d1a <HAL_I2C_IsDeviceReady+0x1e>
      return HAL_BUSY;
 8001e76:	2002      	movs	r0, #2
 8001e78:	e74f      	b.n	8001d1a <HAL_I2C_IsDeviceReady+0x1e>
    __HAL_LOCK(hi2c);
 8001e7a:	2002      	movs	r0, #2
 8001e7c:	e74d      	b.n	8001d1a <HAL_I2C_IsDeviceReady+0x1e>
          return HAL_ERROR;
 8001e7e:	2001      	movs	r0, #1
 8001e80:	e74b      	b.n	8001d1a <HAL_I2C_IsDeviceReady+0x1e>
          return HAL_ERROR;
 8001e82:	2001      	movs	r0, #1
 8001e84:	e749      	b.n	8001d1a <HAL_I2C_IsDeviceReady+0x1e>
 8001e86:	bf00      	nop
 8001e88:	00100002 	.word	0x00100002
 8001e8c:	ffff0000 	.word	0xffff0000

08001e90 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e90:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e92:	4b08      	ldr	r3, [pc, #32]	; (8001eb4 <RCC_Delay+0x24>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a08      	ldr	r2, [pc, #32]	; (8001eb8 <RCC_Delay+0x28>)
 8001e98:	fba2 2303 	umull	r2, r3, r2, r3
 8001e9c:	0a5b      	lsrs	r3, r3, #9
 8001e9e:	fb00 f303 	mul.w	r3, r0, r3
 8001ea2:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001ea4:	bf00      	nop
  }
  while (Delay --);
 8001ea6:	9b01      	ldr	r3, [sp, #4]
 8001ea8:	1e5a      	subs	r2, r3, #1
 8001eaa:	9201      	str	r2, [sp, #4]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d1f9      	bne.n	8001ea4 <RCC_Delay+0x14>
}
 8001eb0:	b002      	add	sp, #8
 8001eb2:	4770      	bx	lr
 8001eb4:	20000024 	.word	0x20000024
 8001eb8:	10624dd3 	.word	0x10624dd3

08001ebc <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8001ebc:	2800      	cmp	r0, #0
 8001ebe:	f000 81f1 	beq.w	80022a4 <HAL_RCC_OscConfig+0x3e8>
{
 8001ec2:	b570      	push	{r4, r5, r6, lr}
 8001ec4:	b082      	sub	sp, #8
 8001ec6:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ec8:	6803      	ldr	r3, [r0, #0]
 8001eca:	f013 0f01 	tst.w	r3, #1
 8001ece:	d02c      	beq.n	8001f2a <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ed0:	4b99      	ldr	r3, [pc, #612]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f003 030c 	and.w	r3, r3, #12
 8001ed8:	2b04      	cmp	r3, #4
 8001eda:	d01d      	beq.n	8001f18 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001edc:	4b96      	ldr	r3, [pc, #600]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f003 030c 	and.w	r3, r3, #12
 8001ee4:	2b08      	cmp	r3, #8
 8001ee6:	d012      	beq.n	8001f0e <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ee8:	6863      	ldr	r3, [r4, #4]
 8001eea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eee:	d041      	beq.n	8001f74 <HAL_RCC_OscConfig+0xb8>
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d155      	bne.n	8001fa0 <HAL_RCC_OscConfig+0xe4>
 8001ef4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ef8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	e037      	b.n	8001f7e <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f0e:	4b8a      	ldr	r3, [pc, #552]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001f16:	d0e7      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f18:	4b87      	ldr	r3, [pc, #540]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001f20:	d003      	beq.n	8001f2a <HAL_RCC_OscConfig+0x6e>
 8001f22:	6863      	ldr	r3, [r4, #4]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	f000 81bf 	beq.w	80022a8 <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f2a:	6823      	ldr	r3, [r4, #0]
 8001f2c:	f013 0f02 	tst.w	r3, #2
 8001f30:	d075      	beq.n	800201e <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f32:	4b81      	ldr	r3, [pc, #516]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f013 0f0c 	tst.w	r3, #12
 8001f3a:	d05f      	beq.n	8001ffc <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f3c:	4b7e      	ldr	r3, [pc, #504]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f003 030c 	and.w	r3, r3, #12
 8001f44:	2b08      	cmp	r3, #8
 8001f46:	d054      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f48:	6923      	ldr	r3, [r4, #16]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f000 808a 	beq.w	8002064 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 8001f50:	4b7a      	ldr	r3, [pc, #488]	; (800213c <HAL_RCC_OscConfig+0x280>)
 8001f52:	2201      	movs	r2, #1
 8001f54:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001f56:	f7ff f8cd 	bl	80010f4 <HAL_GetTick>
 8001f5a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f5c:	4b76      	ldr	r3, [pc, #472]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f013 0f02 	tst.w	r3, #2
 8001f64:	d175      	bne.n	8002052 <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f66:	f7ff f8c5 	bl	80010f4 <HAL_GetTick>
 8001f6a:	1b40      	subs	r0, r0, r5
 8001f6c:	2802      	cmp	r0, #2
 8001f6e:	d9f5      	bls.n	8001f5c <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 8001f70:	2003      	movs	r0, #3
 8001f72:	e19e      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f74:	4a70      	ldr	r2, [pc, #448]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8001f76:	6813      	ldr	r3, [r2, #0]
 8001f78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f7c:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f7e:	6863      	ldr	r3, [r4, #4]
 8001f80:	b343      	cbz	r3, 8001fd4 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8001f82:	f7ff f8b7 	bl	80010f4 <HAL_GetTick>
 8001f86:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f88:	4b6b      	ldr	r3, [pc, #428]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001f90:	d1cb      	bne.n	8001f2a <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f92:	f7ff f8af 	bl	80010f4 <HAL_GetTick>
 8001f96:	1b40      	subs	r0, r0, r5
 8001f98:	2864      	cmp	r0, #100	; 0x64
 8001f9a:	d9f5      	bls.n	8001f88 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8001f9c:	2003      	movs	r0, #3
 8001f9e:	e188      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fa0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001fa4:	d009      	beq.n	8001fba <HAL_RCC_OscConfig+0xfe>
 8001fa6:	4b64      	ldr	r3, [pc, #400]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001fb6:	601a      	str	r2, [r3, #0]
 8001fb8:	e7e1      	b.n	8001f7e <HAL_RCC_OscConfig+0xc2>
 8001fba:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001fbe:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001fc8:	601a      	str	r2, [r3, #0]
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	e7d4      	b.n	8001f7e <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8001fd4:	f7ff f88e 	bl	80010f4 <HAL_GetTick>
 8001fd8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fda:	4b57      	ldr	r3, [pc, #348]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001fe2:	d0a2      	beq.n	8001f2a <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fe4:	f7ff f886 	bl	80010f4 <HAL_GetTick>
 8001fe8:	1b40      	subs	r0, r0, r5
 8001fea:	2864      	cmp	r0, #100	; 0x64
 8001fec:	d9f5      	bls.n	8001fda <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8001fee:	2003      	movs	r0, #3
 8001ff0:	e15f      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ff2:	4b51      	ldr	r3, [pc, #324]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001ffa:	d1a5      	bne.n	8001f48 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ffc:	4b4e      	ldr	r3, [pc, #312]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f013 0f02 	tst.w	r3, #2
 8002004:	d003      	beq.n	800200e <HAL_RCC_OscConfig+0x152>
 8002006:	6923      	ldr	r3, [r4, #16]
 8002008:	2b01      	cmp	r3, #1
 800200a:	f040 814f 	bne.w	80022ac <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800200e:	4a4a      	ldr	r2, [pc, #296]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8002010:	6813      	ldr	r3, [r2, #0]
 8002012:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002016:	6961      	ldr	r1, [r4, #20]
 8002018:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800201c:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800201e:	6823      	ldr	r3, [r4, #0]
 8002020:	f013 0f08 	tst.w	r3, #8
 8002024:	d033      	beq.n	800208e <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002026:	69a3      	ldr	r3, [r4, #24]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d05c      	beq.n	80020e6 <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 800202c:	4b43      	ldr	r3, [pc, #268]	; (800213c <HAL_RCC_OscConfig+0x280>)
 800202e:	2201      	movs	r2, #1
 8002030:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8002034:	f7ff f85e 	bl	80010f4 <HAL_GetTick>
 8002038:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800203a:	4b3f      	ldr	r3, [pc, #252]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 800203c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800203e:	f013 0f02 	tst.w	r3, #2
 8002042:	d121      	bne.n	8002088 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002044:	f7ff f856 	bl	80010f4 <HAL_GetTick>
 8002048:	1b40      	subs	r0, r0, r5
 800204a:	2802      	cmp	r0, #2
 800204c:	d9f5      	bls.n	800203a <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 800204e:	2003      	movs	r0, #3
 8002050:	e12f      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002052:	4a39      	ldr	r2, [pc, #228]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8002054:	6813      	ldr	r3, [r2, #0]
 8002056:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800205a:	6961      	ldr	r1, [r4, #20]
 800205c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002060:	6013      	str	r3, [r2, #0]
 8002062:	e7dc      	b.n	800201e <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8002064:	4b35      	ldr	r3, [pc, #212]	; (800213c <HAL_RCC_OscConfig+0x280>)
 8002066:	2200      	movs	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800206a:	f7ff f843 	bl	80010f4 <HAL_GetTick>
 800206e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002070:	4b31      	ldr	r3, [pc, #196]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f013 0f02 	tst.w	r3, #2
 8002078:	d0d1      	beq.n	800201e <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800207a:	f7ff f83b 	bl	80010f4 <HAL_GetTick>
 800207e:	1b40      	subs	r0, r0, r5
 8002080:	2802      	cmp	r0, #2
 8002082:	d9f5      	bls.n	8002070 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8002084:	2003      	movs	r0, #3
 8002086:	e114      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 8002088:	2001      	movs	r0, #1
 800208a:	f7ff ff01 	bl	8001e90 <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800208e:	6823      	ldr	r3, [r4, #0]
 8002090:	f013 0f04 	tst.w	r3, #4
 8002094:	f000 8096 	beq.w	80021c4 <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002098:	4b27      	ldr	r3, [pc, #156]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 800209a:	69db      	ldr	r3, [r3, #28]
 800209c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80020a0:	d134      	bne.n	800210c <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 80020a2:	4b25      	ldr	r3, [pc, #148]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 80020a4:	69da      	ldr	r2, [r3, #28]
 80020a6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80020aa:	61da      	str	r2, [r3, #28]
 80020ac:	69db      	ldr	r3, [r3, #28]
 80020ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020b2:	9301      	str	r3, [sp, #4]
 80020b4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80020b6:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020b8:	4b21      	ldr	r3, [pc, #132]	; (8002140 <HAL_RCC_OscConfig+0x284>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f413 7f80 	tst.w	r3, #256	; 0x100
 80020c0:	d026      	beq.n	8002110 <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020c2:	68e3      	ldr	r3, [r4, #12]
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d03d      	beq.n	8002144 <HAL_RCC_OscConfig+0x288>
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d153      	bne.n	8002174 <HAL_RCC_OscConfig+0x2b8>
 80020cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80020d0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80020d4:	6a1a      	ldr	r2, [r3, #32]
 80020d6:	f022 0201 	bic.w	r2, r2, #1
 80020da:	621a      	str	r2, [r3, #32]
 80020dc:	6a1a      	ldr	r2, [r3, #32]
 80020de:	f022 0204 	bic.w	r2, r2, #4
 80020e2:	621a      	str	r2, [r3, #32]
 80020e4:	e033      	b.n	800214e <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 80020e6:	4b15      	ldr	r3, [pc, #84]	; (800213c <HAL_RCC_OscConfig+0x280>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 80020ee:	f7ff f801 	bl	80010f4 <HAL_GetTick>
 80020f2:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020f4:	4b10      	ldr	r3, [pc, #64]	; (8002138 <HAL_RCC_OscConfig+0x27c>)
 80020f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f8:	f013 0f02 	tst.w	r3, #2
 80020fc:	d0c7      	beq.n	800208e <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020fe:	f7fe fff9 	bl	80010f4 <HAL_GetTick>
 8002102:	1b40      	subs	r0, r0, r5
 8002104:	2802      	cmp	r0, #2
 8002106:	d9f5      	bls.n	80020f4 <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 8002108:	2003      	movs	r0, #3
 800210a:	e0d2      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 800210c:	2500      	movs	r5, #0
 800210e:	e7d3      	b.n	80020b8 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002110:	4a0b      	ldr	r2, [pc, #44]	; (8002140 <HAL_RCC_OscConfig+0x284>)
 8002112:	6813      	ldr	r3, [r2, #0]
 8002114:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002118:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800211a:	f7fe ffeb 	bl	80010f4 <HAL_GetTick>
 800211e:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002120:	4b07      	ldr	r3, [pc, #28]	; (8002140 <HAL_RCC_OscConfig+0x284>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002128:	d1cb      	bne.n	80020c2 <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800212a:	f7fe ffe3 	bl	80010f4 <HAL_GetTick>
 800212e:	1b80      	subs	r0, r0, r6
 8002130:	2864      	cmp	r0, #100	; 0x64
 8002132:	d9f5      	bls.n	8002120 <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 8002134:	2003      	movs	r0, #3
 8002136:	e0bc      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
 8002138:	40021000 	.word	0x40021000
 800213c:	42420000 	.word	0x42420000
 8002140:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002144:	4a5f      	ldr	r2, [pc, #380]	; (80022c4 <HAL_RCC_OscConfig+0x408>)
 8002146:	6a13      	ldr	r3, [r2, #32]
 8002148:	f043 0301 	orr.w	r3, r3, #1
 800214c:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800214e:	68e3      	ldr	r3, [r4, #12]
 8002150:	b333      	cbz	r3, 80021a0 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8002152:	f7fe ffcf 	bl	80010f4 <HAL_GetTick>
 8002156:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002158:	4b5a      	ldr	r3, [pc, #360]	; (80022c4 <HAL_RCC_OscConfig+0x408>)
 800215a:	6a1b      	ldr	r3, [r3, #32]
 800215c:	f013 0f02 	tst.w	r3, #2
 8002160:	d12f      	bne.n	80021c2 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002162:	f7fe ffc7 	bl	80010f4 <HAL_GetTick>
 8002166:	1b80      	subs	r0, r0, r6
 8002168:	f241 3388 	movw	r3, #5000	; 0x1388
 800216c:	4298      	cmp	r0, r3
 800216e:	d9f3      	bls.n	8002158 <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 8002170:	2003      	movs	r0, #3
 8002172:	e09e      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002174:	2b05      	cmp	r3, #5
 8002176:	d009      	beq.n	800218c <HAL_RCC_OscConfig+0x2d0>
 8002178:	4b52      	ldr	r3, [pc, #328]	; (80022c4 <HAL_RCC_OscConfig+0x408>)
 800217a:	6a1a      	ldr	r2, [r3, #32]
 800217c:	f022 0201 	bic.w	r2, r2, #1
 8002180:	621a      	str	r2, [r3, #32]
 8002182:	6a1a      	ldr	r2, [r3, #32]
 8002184:	f022 0204 	bic.w	r2, r2, #4
 8002188:	621a      	str	r2, [r3, #32]
 800218a:	e7e0      	b.n	800214e <HAL_RCC_OscConfig+0x292>
 800218c:	4b4d      	ldr	r3, [pc, #308]	; (80022c4 <HAL_RCC_OscConfig+0x408>)
 800218e:	6a1a      	ldr	r2, [r3, #32]
 8002190:	f042 0204 	orr.w	r2, r2, #4
 8002194:	621a      	str	r2, [r3, #32]
 8002196:	6a1a      	ldr	r2, [r3, #32]
 8002198:	f042 0201 	orr.w	r2, r2, #1
 800219c:	621a      	str	r2, [r3, #32]
 800219e:	e7d6      	b.n	800214e <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 80021a0:	f7fe ffa8 	bl	80010f4 <HAL_GetTick>
 80021a4:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021a6:	4b47      	ldr	r3, [pc, #284]	; (80022c4 <HAL_RCC_OscConfig+0x408>)
 80021a8:	6a1b      	ldr	r3, [r3, #32]
 80021aa:	f013 0f02 	tst.w	r3, #2
 80021ae:	d008      	beq.n	80021c2 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021b0:	f7fe ffa0 	bl	80010f4 <HAL_GetTick>
 80021b4:	1b80      	subs	r0, r0, r6
 80021b6:	f241 3388 	movw	r3, #5000	; 0x1388
 80021ba:	4298      	cmp	r0, r3
 80021bc:	d9f3      	bls.n	80021a6 <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 80021be:	2003      	movs	r0, #3
 80021c0:	e077      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 80021c2:	b9e5      	cbnz	r5, 80021fe <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021c4:	69e3      	ldr	r3, [r4, #28]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d072      	beq.n	80022b0 <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021ca:	4a3e      	ldr	r2, [pc, #248]	; (80022c4 <HAL_RCC_OscConfig+0x408>)
 80021cc:	6852      	ldr	r2, [r2, #4]
 80021ce:	f002 020c 	and.w	r2, r2, #12
 80021d2:	2a08      	cmp	r2, #8
 80021d4:	d056      	beq.n	8002284 <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d017      	beq.n	800220a <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 80021da:	4b3b      	ldr	r3, [pc, #236]	; (80022c8 <HAL_RCC_OscConfig+0x40c>)
 80021dc:	2200      	movs	r2, #0
 80021de:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 80021e0:	f7fe ff88 	bl	80010f4 <HAL_GetTick>
 80021e4:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e6:	4b37      	ldr	r3, [pc, #220]	; (80022c4 <HAL_RCC_OscConfig+0x408>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80021ee:	d047      	beq.n	8002280 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021f0:	f7fe ff80 	bl	80010f4 <HAL_GetTick>
 80021f4:	1b00      	subs	r0, r0, r4
 80021f6:	2802      	cmp	r0, #2
 80021f8:	d9f5      	bls.n	80021e6 <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 80021fa:	2003      	movs	r0, #3
 80021fc:	e059      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 80021fe:	4a31      	ldr	r2, [pc, #196]	; (80022c4 <HAL_RCC_OscConfig+0x408>)
 8002200:	69d3      	ldr	r3, [r2, #28]
 8002202:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002206:	61d3      	str	r3, [r2, #28]
 8002208:	e7dc      	b.n	80021c4 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 800220a:	4b2f      	ldr	r3, [pc, #188]	; (80022c8 <HAL_RCC_OscConfig+0x40c>)
 800220c:	2200      	movs	r2, #0
 800220e:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002210:	f7fe ff70 	bl	80010f4 <HAL_GetTick>
 8002214:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002216:	4b2b      	ldr	r3, [pc, #172]	; (80022c4 <HAL_RCC_OscConfig+0x408>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800221e:	d006      	beq.n	800222e <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002220:	f7fe ff68 	bl	80010f4 <HAL_GetTick>
 8002224:	1b40      	subs	r0, r0, r5
 8002226:	2802      	cmp	r0, #2
 8002228:	d9f5      	bls.n	8002216 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 800222a:	2003      	movs	r0, #3
 800222c:	e041      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800222e:	6a23      	ldr	r3, [r4, #32]
 8002230:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002234:	d01a      	beq.n	800226c <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002236:	4923      	ldr	r1, [pc, #140]	; (80022c4 <HAL_RCC_OscConfig+0x408>)
 8002238:	684b      	ldr	r3, [r1, #4]
 800223a:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 800223e:	6a22      	ldr	r2, [r4, #32]
 8002240:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002242:	4302      	orrs	r2, r0
 8002244:	4313      	orrs	r3, r2
 8002246:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8002248:	4b1f      	ldr	r3, [pc, #124]	; (80022c8 <HAL_RCC_OscConfig+0x40c>)
 800224a:	2201      	movs	r2, #1
 800224c:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 800224e:	f7fe ff51 	bl	80010f4 <HAL_GetTick>
 8002252:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002254:	4b1b      	ldr	r3, [pc, #108]	; (80022c4 <HAL_RCC_OscConfig+0x408>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800225c:	d10e      	bne.n	800227c <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800225e:	f7fe ff49 	bl	80010f4 <HAL_GetTick>
 8002262:	1b00      	subs	r0, r0, r4
 8002264:	2802      	cmp	r0, #2
 8002266:	d9f5      	bls.n	8002254 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8002268:	2003      	movs	r0, #3
 800226a:	e022      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800226c:	4a15      	ldr	r2, [pc, #84]	; (80022c4 <HAL_RCC_OscConfig+0x408>)
 800226e:	6853      	ldr	r3, [r2, #4]
 8002270:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002274:	68a1      	ldr	r1, [r4, #8]
 8002276:	430b      	orrs	r3, r1
 8002278:	6053      	str	r3, [r2, #4]
 800227a:	e7dc      	b.n	8002236 <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 800227c:	2000      	movs	r0, #0
 800227e:	e018      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
 8002280:	2000      	movs	r0, #0
 8002282:	e016      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002284:	2b01      	cmp	r3, #1
 8002286:	d016      	beq.n	80022b6 <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 8002288:	4b0e      	ldr	r3, [pc, #56]	; (80022c4 <HAL_RCC_OscConfig+0x408>)
 800228a:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800228c:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8002290:	6a22      	ldr	r2, [r4, #32]
 8002292:	4291      	cmp	r1, r2
 8002294:	d111      	bne.n	80022ba <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002296:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800229a:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800229c:	4293      	cmp	r3, r2
 800229e:	d10e      	bne.n	80022be <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 80022a0:	2000      	movs	r0, #0
 80022a2:	e006      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 80022a4:	2001      	movs	r0, #1
}
 80022a6:	4770      	bx	lr
        return HAL_ERROR;
 80022a8:	2001      	movs	r0, #1
 80022aa:	e002      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 80022ac:	2001      	movs	r0, #1
 80022ae:	e000      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 80022b0:	2000      	movs	r0, #0
}
 80022b2:	b002      	add	sp, #8
 80022b4:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80022b6:	2001      	movs	r0, #1
 80022b8:	e7fb      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 80022ba:	2001      	movs	r0, #1
 80022bc:	e7f9      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
 80022be:	2001      	movs	r0, #1
 80022c0:	e7f7      	b.n	80022b2 <HAL_RCC_OscConfig+0x3f6>
 80022c2:	bf00      	nop
 80022c4:	40021000 	.word	0x40021000
 80022c8:	42420000 	.word	0x42420000

080022cc <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80022cc:	4b0f      	ldr	r3, [pc, #60]	; (800230c <HAL_RCC_GetSysClockFreq+0x40>)
 80022ce:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80022d0:	f003 020c 	and.w	r2, r3, #12
 80022d4:	2a08      	cmp	r2, #8
 80022d6:	d001      	beq.n	80022dc <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 80022d8:	480d      	ldr	r0, [pc, #52]	; (8002310 <HAL_RCC_GetSysClockFreq+0x44>)
}
 80022da:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80022dc:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80022e0:	490c      	ldr	r1, [pc, #48]	; (8002314 <HAL_RCC_GetSysClockFreq+0x48>)
 80022e2:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80022e4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80022e8:	d00c      	beq.n	8002304 <HAL_RCC_GetSysClockFreq+0x38>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022ea:	4b08      	ldr	r3, [pc, #32]	; (800230c <HAL_RCC_GetSysClockFreq+0x40>)
 80022ec:	685a      	ldr	r2, [r3, #4]
 80022ee:	f3c2 4240 	ubfx	r2, r2, #17, #1
 80022f2:	460b      	mov	r3, r1
 80022f4:	4413      	add	r3, r2
 80022f6:	7c1b      	ldrb	r3, [r3, #16]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80022f8:	4a05      	ldr	r2, [pc, #20]	; (8002310 <HAL_RCC_GetSysClockFreq+0x44>)
 80022fa:	fb02 f000 	mul.w	r0, r2, r0
 80022fe:	fbb0 f0f3 	udiv	r0, r0, r3
 8002302:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002304:	4b04      	ldr	r3, [pc, #16]	; (8002318 <HAL_RCC_GetSysClockFreq+0x4c>)
 8002306:	fb03 f000 	mul.w	r0, r3, r0
 800230a:	4770      	bx	lr
 800230c:	40021000 	.word	0x40021000
 8002310:	007a1200 	.word	0x007a1200
 8002314:	080064a0 	.word	0x080064a0
 8002318:	003d0900 	.word	0x003d0900

0800231c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800231c:	2800      	cmp	r0, #0
 800231e:	f000 80a0 	beq.w	8002462 <HAL_RCC_ClockConfig+0x146>
{
 8002322:	b570      	push	{r4, r5, r6, lr}
 8002324:	460d      	mov	r5, r1
 8002326:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002328:	4b52      	ldr	r3, [pc, #328]	; (8002474 <HAL_RCC_ClockConfig+0x158>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0307 	and.w	r3, r3, #7
 8002330:	428b      	cmp	r3, r1
 8002332:	d20b      	bcs.n	800234c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002334:	4a4f      	ldr	r2, [pc, #316]	; (8002474 <HAL_RCC_ClockConfig+0x158>)
 8002336:	6813      	ldr	r3, [r2, #0]
 8002338:	f023 0307 	bic.w	r3, r3, #7
 800233c:	430b      	orrs	r3, r1
 800233e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002340:	6813      	ldr	r3, [r2, #0]
 8002342:	f003 0307 	and.w	r3, r3, #7
 8002346:	428b      	cmp	r3, r1
 8002348:	f040 808d 	bne.w	8002466 <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800234c:	6823      	ldr	r3, [r4, #0]
 800234e:	f013 0f02 	tst.w	r3, #2
 8002352:	d017      	beq.n	8002384 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002354:	f013 0f04 	tst.w	r3, #4
 8002358:	d004      	beq.n	8002364 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800235a:	4a47      	ldr	r2, [pc, #284]	; (8002478 <HAL_RCC_ClockConfig+0x15c>)
 800235c:	6853      	ldr	r3, [r2, #4]
 800235e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002362:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002364:	6823      	ldr	r3, [r4, #0]
 8002366:	f013 0f08 	tst.w	r3, #8
 800236a:	d004      	beq.n	8002376 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800236c:	4a42      	ldr	r2, [pc, #264]	; (8002478 <HAL_RCC_ClockConfig+0x15c>)
 800236e:	6853      	ldr	r3, [r2, #4]
 8002370:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002374:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002376:	4a40      	ldr	r2, [pc, #256]	; (8002478 <HAL_RCC_ClockConfig+0x15c>)
 8002378:	6853      	ldr	r3, [r2, #4]
 800237a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800237e:	68a1      	ldr	r1, [r4, #8]
 8002380:	430b      	orrs	r3, r1
 8002382:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002384:	6823      	ldr	r3, [r4, #0]
 8002386:	f013 0f01 	tst.w	r3, #1
 800238a:	d031      	beq.n	80023f0 <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800238c:	6863      	ldr	r3, [r4, #4]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d020      	beq.n	80023d4 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002392:	2b02      	cmp	r3, #2
 8002394:	d025      	beq.n	80023e2 <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002396:	4a38      	ldr	r2, [pc, #224]	; (8002478 <HAL_RCC_ClockConfig+0x15c>)
 8002398:	6812      	ldr	r2, [r2, #0]
 800239a:	f012 0f02 	tst.w	r2, #2
 800239e:	d064      	beq.n	800246a <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023a0:	4935      	ldr	r1, [pc, #212]	; (8002478 <HAL_RCC_ClockConfig+0x15c>)
 80023a2:	684a      	ldr	r2, [r1, #4]
 80023a4:	f022 0203 	bic.w	r2, r2, #3
 80023a8:	4313      	orrs	r3, r2
 80023aa:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 80023ac:	f7fe fea2 	bl	80010f4 <HAL_GetTick>
 80023b0:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023b2:	4b31      	ldr	r3, [pc, #196]	; (8002478 <HAL_RCC_ClockConfig+0x15c>)
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f003 030c 	and.w	r3, r3, #12
 80023ba:	6862      	ldr	r2, [r4, #4]
 80023bc:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80023c0:	d016      	beq.n	80023f0 <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023c2:	f7fe fe97 	bl	80010f4 <HAL_GetTick>
 80023c6:	1b80      	subs	r0, r0, r6
 80023c8:	f241 3388 	movw	r3, #5000	; 0x1388
 80023cc:	4298      	cmp	r0, r3
 80023ce:	d9f0      	bls.n	80023b2 <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 80023d0:	2003      	movs	r0, #3
 80023d2:	e045      	b.n	8002460 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023d4:	4a28      	ldr	r2, [pc, #160]	; (8002478 <HAL_RCC_ClockConfig+0x15c>)
 80023d6:	6812      	ldr	r2, [r2, #0]
 80023d8:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80023dc:	d1e0      	bne.n	80023a0 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80023de:	2001      	movs	r0, #1
 80023e0:	e03e      	b.n	8002460 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023e2:	4a25      	ldr	r2, [pc, #148]	; (8002478 <HAL_RCC_ClockConfig+0x15c>)
 80023e4:	6812      	ldr	r2, [r2, #0]
 80023e6:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80023ea:	d1d9      	bne.n	80023a0 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 80023ec:	2001      	movs	r0, #1
 80023ee:	e037      	b.n	8002460 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023f0:	4b20      	ldr	r3, [pc, #128]	; (8002474 <HAL_RCC_ClockConfig+0x158>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0307 	and.w	r3, r3, #7
 80023f8:	42ab      	cmp	r3, r5
 80023fa:	d90a      	bls.n	8002412 <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023fc:	4a1d      	ldr	r2, [pc, #116]	; (8002474 <HAL_RCC_ClockConfig+0x158>)
 80023fe:	6813      	ldr	r3, [r2, #0]
 8002400:	f023 0307 	bic.w	r3, r3, #7
 8002404:	432b      	orrs	r3, r5
 8002406:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002408:	6813      	ldr	r3, [r2, #0]
 800240a:	f003 0307 	and.w	r3, r3, #7
 800240e:	42ab      	cmp	r3, r5
 8002410:	d12d      	bne.n	800246e <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002412:	6823      	ldr	r3, [r4, #0]
 8002414:	f013 0f04 	tst.w	r3, #4
 8002418:	d006      	beq.n	8002428 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800241a:	4a17      	ldr	r2, [pc, #92]	; (8002478 <HAL_RCC_ClockConfig+0x15c>)
 800241c:	6853      	ldr	r3, [r2, #4]
 800241e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002422:	68e1      	ldr	r1, [r4, #12]
 8002424:	430b      	orrs	r3, r1
 8002426:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002428:	6823      	ldr	r3, [r4, #0]
 800242a:	f013 0f08 	tst.w	r3, #8
 800242e:	d007      	beq.n	8002440 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002430:	4a11      	ldr	r2, [pc, #68]	; (8002478 <HAL_RCC_ClockConfig+0x15c>)
 8002432:	6853      	ldr	r3, [r2, #4]
 8002434:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002438:	6921      	ldr	r1, [r4, #16]
 800243a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800243e:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002440:	f7ff ff44 	bl	80022cc <HAL_RCC_GetSysClockFreq>
 8002444:	4b0c      	ldr	r3, [pc, #48]	; (8002478 <HAL_RCC_ClockConfig+0x15c>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800244c:	4a0b      	ldr	r2, [pc, #44]	; (800247c <HAL_RCC_ClockConfig+0x160>)
 800244e:	5cd3      	ldrb	r3, [r2, r3]
 8002450:	40d8      	lsrs	r0, r3
 8002452:	4b0b      	ldr	r3, [pc, #44]	; (8002480 <HAL_RCC_ClockConfig+0x164>)
 8002454:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002456:	4b0b      	ldr	r3, [pc, #44]	; (8002484 <HAL_RCC_ClockConfig+0x168>)
 8002458:	6818      	ldr	r0, [r3, #0]
 800245a:	f7fe fe09 	bl	8001070 <HAL_InitTick>
  return HAL_OK;
 800245e:	2000      	movs	r0, #0
}
 8002460:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002462:	2001      	movs	r0, #1
}
 8002464:	4770      	bx	lr
    return HAL_ERROR;
 8002466:	2001      	movs	r0, #1
 8002468:	e7fa      	b.n	8002460 <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 800246a:	2001      	movs	r0, #1
 800246c:	e7f8      	b.n	8002460 <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 800246e:	2001      	movs	r0, #1
 8002470:	e7f6      	b.n	8002460 <HAL_RCC_ClockConfig+0x144>
 8002472:	bf00      	nop
 8002474:	40022000 	.word	0x40022000
 8002478:	40021000 	.word	0x40021000
 800247c:	08008cc8 	.word	0x08008cc8
 8002480:	20000024 	.word	0x20000024
 8002484:	20000004 	.word	0x20000004

08002488 <HAL_RCC_GetHCLKFreq>:
}
 8002488:	4b01      	ldr	r3, [pc, #4]	; (8002490 <HAL_RCC_GetHCLKFreq+0x8>)
 800248a:	6818      	ldr	r0, [r3, #0]
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	20000024 	.word	0x20000024

08002494 <HAL_RCC_GetPCLK1Freq>:
{
 8002494:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002496:	f7ff fff7 	bl	8002488 <HAL_RCC_GetHCLKFreq>
 800249a:	4b04      	ldr	r3, [pc, #16]	; (80024ac <HAL_RCC_GetPCLK1Freq+0x18>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80024a2:	4a03      	ldr	r2, [pc, #12]	; (80024b0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80024a4:	5cd3      	ldrb	r3, [r2, r3]
}
 80024a6:	40d8      	lsrs	r0, r3
 80024a8:	bd08      	pop	{r3, pc}
 80024aa:	bf00      	nop
 80024ac:	40021000 	.word	0x40021000
 80024b0:	08008cd8 	.word	0x08008cd8

080024b4 <HAL_RCC_GetPCLK2Freq>:
{
 80024b4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80024b6:	f7ff ffe7 	bl	8002488 <HAL_RCC_GetHCLKFreq>
 80024ba:	4b04      	ldr	r3, [pc, #16]	; (80024cc <HAL_RCC_GetPCLK2Freq+0x18>)
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80024c2:	4a03      	ldr	r2, [pc, #12]	; (80024d0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80024c4:	5cd3      	ldrb	r3, [r2, r3]
}
 80024c6:	40d8      	lsrs	r0, r3
 80024c8:	bd08      	pop	{r3, pc}
 80024ca:	bf00      	nop
 80024cc:	40021000 	.word	0x40021000
 80024d0:	08008cd8 	.word	0x08008cd8

080024d4 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80024d4:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024d6:	f102 030c 	add.w	r3, r2, #12
 80024da:	e853 3f00 	ldrex	r3, [r3]
 80024de:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024e2:	320c      	adds	r2, #12
 80024e4:	e842 3100 	strex	r1, r3, [r2]
 80024e8:	2900      	cmp	r1, #0
 80024ea:	d1f3      	bne.n	80024d4 <UART_EndTxTransfer>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80024ec:	2320      	movs	r3, #32
 80024ee:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
}
 80024f2:	4770      	bx	lr

080024f4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80024f4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024f6:	f102 030c 	add.w	r3, r2, #12
 80024fa:	e853 3f00 	ldrex	r3, [r3]
 80024fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002502:	320c      	adds	r2, #12
 8002504:	e842 3100 	strex	r1, r3, [r2]
 8002508:	2900      	cmp	r1, #0
 800250a:	d1f3      	bne.n	80024f4 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800250c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800250e:	f102 0314 	add.w	r3, r2, #20
 8002512:	e853 3f00 	ldrex	r3, [r3]
 8002516:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800251a:	3214      	adds	r2, #20
 800251c:	e842 3100 	strex	r1, r3, [r2]
 8002520:	2900      	cmp	r1, #0
 8002522:	d1f3      	bne.n	800250c <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002524:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002526:	2b01      	cmp	r3, #1
 8002528:	d005      	beq.n	8002536 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800252a:	2320      	movs	r3, #32
 800252c:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002530:	2300      	movs	r3, #0
 8002532:	6303      	str	r3, [r0, #48]	; 0x30
}
 8002534:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002536:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002538:	f102 030c 	add.w	r3, r2, #12
 800253c:	e853 3f00 	ldrex	r3, [r3]
 8002540:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002544:	320c      	adds	r2, #12
 8002546:	e842 3100 	strex	r1, r3, [r2]
 800254a:	2900      	cmp	r1, #0
 800254c:	d1f3      	bne.n	8002536 <UART_EndRxTransfer+0x42>
 800254e:	e7ec      	b.n	800252a <UART_EndRxTransfer+0x36>

08002550 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002550:	b510      	push	{r4, lr}
 8002552:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002554:	6802      	ldr	r2, [r0, #0]
 8002556:	6913      	ldr	r3, [r2, #16]
 8002558:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800255c:	68c1      	ldr	r1, [r0, #12]
 800255e:	430b      	orrs	r3, r1
 8002560:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002562:	6883      	ldr	r3, [r0, #8]
 8002564:	6902      	ldr	r2, [r0, #16]
 8002566:	4313      	orrs	r3, r2
 8002568:	6942      	ldr	r2, [r0, #20]
 800256a:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 800256c:	6801      	ldr	r1, [r0, #0]
 800256e:	68cb      	ldr	r3, [r1, #12]
 8002570:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002574:	f023 030c 	bic.w	r3, r3, #12
 8002578:	4313      	orrs	r3, r2
 800257a:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800257c:	6802      	ldr	r2, [r0, #0]
 800257e:	6953      	ldr	r3, [r2, #20]
 8002580:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002584:	6981      	ldr	r1, [r0, #24]
 8002586:	430b      	orrs	r3, r1
 8002588:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 800258a:	6802      	ldr	r2, [r0, #0]
 800258c:	4b13      	ldr	r3, [pc, #76]	; (80025dc <UART_SetConfig+0x8c>)
 800258e:	429a      	cmp	r2, r3
 8002590:	d020      	beq.n	80025d4 <UART_SetConfig+0x84>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002592:	f7ff ff7f 	bl	8002494 <HAL_RCC_GetPCLK1Freq>
 8002596:	4602      	mov	r2, r0
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002598:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800259c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80025a0:	6863      	ldr	r3, [r4, #4]
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80025a8:	480d      	ldr	r0, [pc, #52]	; (80025e0 <UART_SetConfig+0x90>)
 80025aa:	fba0 3102 	umull	r3, r1, r0, r2
 80025ae:	0949      	lsrs	r1, r1, #5
 80025b0:	2364      	movs	r3, #100	; 0x64
 80025b2:	fb03 2311 	mls	r3, r3, r1, r2
 80025b6:	011b      	lsls	r3, r3, #4
 80025b8:	3332      	adds	r3, #50	; 0x32
 80025ba:	fba0 0303 	umull	r0, r3, r0, r3
 80025be:	095b      	lsrs	r3, r3, #5
 80025c0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80025c4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80025c8:	f003 030f 	and.w	r3, r3, #15
 80025cc:	6821      	ldr	r1, [r4, #0]
 80025ce:	4413      	add	r3, r2
 80025d0:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 80025d2:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 80025d4:	f7ff ff6e 	bl	80024b4 <HAL_RCC_GetPCLK2Freq>
 80025d8:	4602      	mov	r2, r0
 80025da:	e7dd      	b.n	8002598 <UART_SetConfig+0x48>
 80025dc:	40013800 	.word	0x40013800
 80025e0:	51eb851f 	.word	0x51eb851f

080025e4 <UART_WaitOnFlagUntilTimeout>:
{
 80025e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80025e8:	4605      	mov	r5, r0
 80025ea:	460f      	mov	r7, r1
 80025ec:	4616      	mov	r6, r2
 80025ee:	4699      	mov	r9, r3
 80025f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025f4:	682b      	ldr	r3, [r5, #0]
 80025f6:	681c      	ldr	r4, [r3, #0]
 80025f8:	ea37 0404 	bics.w	r4, r7, r4
 80025fc:	bf0c      	ite	eq
 80025fe:	2401      	moveq	r4, #1
 8002600:	2400      	movne	r4, #0
 8002602:	42b4      	cmp	r4, r6
 8002604:	d12d      	bne.n	8002662 <UART_WaitOnFlagUntilTimeout+0x7e>
    if (Timeout != HAL_MAX_DELAY)
 8002606:	f1b8 3fff 	cmp.w	r8, #4294967295
 800260a:	d0f3      	beq.n	80025f4 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800260c:	f1b8 0f00 	cmp.w	r8, #0
 8002610:	d005      	beq.n	800261e <UART_WaitOnFlagUntilTimeout+0x3a>
 8002612:	f7fe fd6f 	bl	80010f4 <HAL_GetTick>
 8002616:	eba0 0009 	sub.w	r0, r0, r9
 800261a:	4540      	cmp	r0, r8
 800261c:	d9ea      	bls.n	80025f4 <UART_WaitOnFlagUntilTimeout+0x10>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800261e:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002620:	f102 030c 	add.w	r3, r2, #12
 8002624:	e853 3f00 	ldrex	r3, [r3]
 8002628:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800262c:	320c      	adds	r2, #12
 800262e:	e842 3100 	strex	r1, r3, [r2]
 8002632:	2900      	cmp	r1, #0
 8002634:	d1f3      	bne.n	800261e <UART_WaitOnFlagUntilTimeout+0x3a>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002636:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002638:	f102 0314 	add.w	r3, r2, #20
 800263c:	e853 3f00 	ldrex	r3, [r3]
 8002640:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002644:	3214      	adds	r2, #20
 8002646:	e842 3100 	strex	r1, r3, [r2]
 800264a:	2900      	cmp	r1, #0
 800264c:	d1f3      	bne.n	8002636 <UART_WaitOnFlagUntilTimeout+0x52>
        huart->gState  = HAL_UART_STATE_READY;
 800264e:	2320      	movs	r3, #32
 8002650:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002654:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
        __HAL_UNLOCK(huart);
 8002658:	2300      	movs	r3, #0
 800265a:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
        return HAL_TIMEOUT;
 800265e:	2003      	movs	r0, #3
 8002660:	e000      	b.n	8002664 <UART_WaitOnFlagUntilTimeout+0x80>
  return HAL_OK;
 8002662:	2000      	movs	r0, #0
}
 8002664:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002668 <HAL_UART_Init>:
  if (huart == NULL)
 8002668:	b360      	cbz	r0, 80026c4 <HAL_UART_Init+0x5c>
{
 800266a:	b510      	push	{r4, lr}
 800266c:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800266e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002672:	b313      	cbz	r3, 80026ba <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8002674:	2324      	movs	r3, #36	; 0x24
 8002676:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UART_DISABLE(huart);
 800267a:	6822      	ldr	r2, [r4, #0]
 800267c:	68d3      	ldr	r3, [r2, #12]
 800267e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002682:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002684:	4620      	mov	r0, r4
 8002686:	f7ff ff63 	bl	8002550 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800268a:	6822      	ldr	r2, [r4, #0]
 800268c:	6913      	ldr	r3, [r2, #16]
 800268e:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002692:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002694:	6822      	ldr	r2, [r4, #0]
 8002696:	6953      	ldr	r3, [r2, #20]
 8002698:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800269c:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800269e:	6822      	ldr	r2, [r4, #0]
 80026a0:	68d3      	ldr	r3, [r2, #12]
 80026a2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80026a6:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026a8:	2000      	movs	r0, #0
 80026aa:	6460      	str	r0, [r4, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80026ac:	2320      	movs	r3, #32
 80026ae:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80026b2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80026b6:	6360      	str	r0, [r4, #52]	; 0x34
}
 80026b8:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80026ba:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_UART_MspInit(huart);
 80026be:	f000 fec9 	bl	8003454 <HAL_UART_MspInit>
 80026c2:	e7d7      	b.n	8002674 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80026c4:	2001      	movs	r0, #1
}
 80026c6:	4770      	bx	lr

080026c8 <HAL_UART_Transmit>:
{
 80026c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026cc:	b082      	sub	sp, #8
 80026ce:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80026d0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	2b20      	cmp	r3, #32
 80026d8:	d14b      	bne.n	8002772 <HAL_UART_Transmit+0xaa>
 80026da:	4604      	mov	r4, r0
 80026dc:	460d      	mov	r5, r1
 80026de:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80026e0:	2900      	cmp	r1, #0
 80026e2:	d04a      	beq.n	800277a <HAL_UART_Transmit+0xb2>
 80026e4:	b90a      	cbnz	r2, 80026ea <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 80026e6:	2001      	movs	r0, #1
 80026e8:	e044      	b.n	8002774 <HAL_UART_Transmit+0xac>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026ea:	2300      	movs	r3, #0
 80026ec:	6443      	str	r3, [r0, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026ee:	2321      	movs	r3, #33	; 0x21
 80026f0:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    tickstart = HAL_GetTick();
 80026f4:	f7fe fcfe 	bl	80010f4 <HAL_GetTick>
 80026f8:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 80026fa:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 80026fe:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002702:	68a3      	ldr	r3, [r4, #8]
 8002704:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002708:	d002      	beq.n	8002710 <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 800270a:	f04f 0800 	mov.w	r8, #0
 800270e:	e00f      	b.n	8002730 <HAL_UART_Transmit+0x68>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002710:	6923      	ldr	r3, [r4, #16]
 8002712:	b1fb      	cbz	r3, 8002754 <HAL_UART_Transmit+0x8c>
      pdata16bits = NULL;
 8002714:	f04f 0800 	mov.w	r8, #0
 8002718:	e00a      	b.n	8002730 <HAL_UART_Transmit+0x68>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800271a:	f838 3b02 	ldrh.w	r3, [r8], #2
 800271e:	6822      	ldr	r2, [r4, #0]
 8002720:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002724:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8002726:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002728:	b292      	uxth	r2, r2
 800272a:	3a01      	subs	r2, #1
 800272c:	b292      	uxth	r2, r2
 800272e:	84e2      	strh	r2, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002730:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002732:	b29b      	uxth	r3, r3
 8002734:	b18b      	cbz	r3, 800275a <HAL_UART_Transmit+0x92>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002736:	9600      	str	r6, [sp, #0]
 8002738:	463b      	mov	r3, r7
 800273a:	2200      	movs	r2, #0
 800273c:	2180      	movs	r1, #128	; 0x80
 800273e:	4620      	mov	r0, r4
 8002740:	f7ff ff50 	bl	80025e4 <UART_WaitOnFlagUntilTimeout>
 8002744:	b9d8      	cbnz	r0, 800277e <HAL_UART_Transmit+0xb6>
      if (pdata8bits == NULL)
 8002746:	2d00      	cmp	r5, #0
 8002748:	d0e7      	beq.n	800271a <HAL_UART_Transmit+0x52>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800274a:	f815 2b01 	ldrb.w	r2, [r5], #1
 800274e:	6823      	ldr	r3, [r4, #0]
 8002750:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002752:	e7e8      	b.n	8002726 <HAL_UART_Transmit+0x5e>
      pdata16bits = (const uint16_t *) pData;
 8002754:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8002756:	2500      	movs	r5, #0
 8002758:	e7ea      	b.n	8002730 <HAL_UART_Transmit+0x68>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800275a:	9600      	str	r6, [sp, #0]
 800275c:	463b      	mov	r3, r7
 800275e:	2200      	movs	r2, #0
 8002760:	2140      	movs	r1, #64	; 0x40
 8002762:	4620      	mov	r0, r4
 8002764:	f7ff ff3e 	bl	80025e4 <UART_WaitOnFlagUntilTimeout>
 8002768:	b958      	cbnz	r0, 8002782 <HAL_UART_Transmit+0xba>
    huart->gState = HAL_UART_STATE_READY;
 800276a:	2320      	movs	r3, #32
 800276c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    return HAL_OK;
 8002770:	e000      	b.n	8002774 <HAL_UART_Transmit+0xac>
    return HAL_BUSY;
 8002772:	2002      	movs	r0, #2
}
 8002774:	b002      	add	sp, #8
 8002776:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800277a:	2001      	movs	r0, #1
 800277c:	e7fa      	b.n	8002774 <HAL_UART_Transmit+0xac>
        return HAL_TIMEOUT;
 800277e:	2003      	movs	r0, #3
 8002780:	e7f8      	b.n	8002774 <HAL_UART_Transmit+0xac>
      return HAL_TIMEOUT;
 8002782:	2003      	movs	r0, #3
 8002784:	e7f6      	b.n	8002774 <HAL_UART_Transmit+0xac>

08002786 <HAL_UART_RxHalfCpltCallback>:
}
 8002786:	4770      	bx	lr

08002788 <HAL_UART_ErrorCallback>:
}
 8002788:	4770      	bx	lr

0800278a <UART_DMAError>:
{
 800278a:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800278c:	6a44      	ldr	r4, [r0, #36]	; 0x24
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800278e:	6823      	ldr	r3, [r4, #0]
 8002790:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002792:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b21      	cmp	r3, #33	; 0x21
 800279a:	d010      	beq.n	80027be <UART_DMAError+0x34>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800279c:	6823      	ldr	r3, [r4, #0]
 800279e:	695a      	ldr	r2, [r3, #20]
 80027a0:	f002 0240 	and.w	r2, r2, #64	; 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80027a4:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	2b22      	cmp	r3, #34	; 0x22
 80027ac:	d011      	beq.n	80027d2 <UART_DMAError+0x48>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80027ae:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80027b0:	f043 0310 	orr.w	r3, r3, #16
 80027b4:	6463      	str	r3, [r4, #68]	; 0x44
  HAL_UART_ErrorCallback(huart);
 80027b6:	4620      	mov	r0, r4
 80027b8:	f7ff ffe6 	bl	8002788 <HAL_UART_ErrorCallback>
}
 80027bc:	bd10      	pop	{r4, pc}
 80027be:	f002 0280 	and.w	r2, r2, #128	; 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80027c2:	2a00      	cmp	r2, #0
 80027c4:	d0ea      	beq.n	800279c <UART_DMAError+0x12>
    huart->TxXferCount = 0x00U;
 80027c6:	2300      	movs	r3, #0
 80027c8:	84e3      	strh	r3, [r4, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80027ca:	4620      	mov	r0, r4
 80027cc:	f7ff fe82 	bl	80024d4 <UART_EndTxTransfer>
 80027d0:	e7e4      	b.n	800279c <UART_DMAError+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80027d2:	2a00      	cmp	r2, #0
 80027d4:	d0eb      	beq.n	80027ae <UART_DMAError+0x24>
    huart->RxXferCount = 0x00U;
 80027d6:	2300      	movs	r3, #0
 80027d8:	85e3      	strh	r3, [r4, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80027da:	4620      	mov	r0, r4
 80027dc:	f7ff fe8a 	bl	80024f4 <UART_EndRxTransfer>
 80027e0:	e7e5      	b.n	80027ae <UART_DMAError+0x24>

080027e2 <HAL_UARTEx_RxEventCallback>:
}
 80027e2:	4770      	bx	lr

080027e4 <UART_DMARxHalfCplt>:
{
 80027e4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027e6:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80027e8:	2301      	movs	r3, #1
 80027ea:	6343      	str	r3, [r0, #52]	; 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80027ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d002      	beq.n	80027f8 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 80027f2:	f7ff ffc8 	bl	8002786 <HAL_UART_RxHalfCpltCallback>
}
 80027f6:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80027f8:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 80027fa:	0849      	lsrs	r1, r1, #1
 80027fc:	f7ff fff1 	bl	80027e2 <HAL_UARTEx_RxEventCallback>
 8002800:	e7f9      	b.n	80027f6 <UART_DMARxHalfCplt+0x12>

08002802 <UART_DMAReceiveCplt>:
{
 8002802:	b508      	push	{r3, lr}
 8002804:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002806:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f013 0f20 	tst.w	r3, #32
 8002810:	d12b      	bne.n	800286a <UART_DMAReceiveCplt+0x68>
    huart->RxXferCount = 0U;
 8002812:	2300      	movs	r3, #0
 8002814:	85c3      	strh	r3, [r0, #46]	; 0x2e
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002816:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002818:	f102 030c 	add.w	r3, r2, #12
 800281c:	e853 3f00 	ldrex	r3, [r3]
 8002820:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002824:	320c      	adds	r2, #12
 8002826:	e842 3100 	strex	r1, r3, [r2]
 800282a:	2900      	cmp	r1, #0
 800282c:	d1f3      	bne.n	8002816 <UART_DMAReceiveCplt+0x14>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800282e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002830:	f102 0314 	add.w	r3, r2, #20
 8002834:	e853 3f00 	ldrex	r3, [r3]
 8002838:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800283c:	3214      	adds	r2, #20
 800283e:	e842 3100 	strex	r1, r3, [r2]
 8002842:	2900      	cmp	r1, #0
 8002844:	d1f3      	bne.n	800282e <UART_DMAReceiveCplt+0x2c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002846:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002848:	f102 0314 	add.w	r3, r2, #20
 800284c:	e853 3f00 	ldrex	r3, [r3]
 8002850:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002854:	3214      	adds	r2, #20
 8002856:	e842 3100 	strex	r1, r3, [r2]
 800285a:	2900      	cmp	r1, #0
 800285c:	d1f3      	bne.n	8002846 <UART_DMAReceiveCplt+0x44>
    huart->RxState = HAL_UART_STATE_READY;
 800285e:	2320      	movs	r3, #32
 8002860:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002864:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002866:	2b01      	cmp	r3, #1
 8002868:	d007      	beq.n	800287a <UART_DMAReceiveCplt+0x78>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800286a:	2300      	movs	r3, #0
 800286c:	6343      	str	r3, [r0, #52]	; 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800286e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002870:	2b01      	cmp	r3, #1
 8002872:	d00f      	beq.n	8002894 <UART_DMAReceiveCplt+0x92>
    HAL_UART_RxCpltCallback(huart);
 8002874:	f000 fb5a 	bl	8002f2c <HAL_UART_RxCpltCallback>
}
 8002878:	bd08      	pop	{r3, pc}
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800287a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800287c:	f102 030c 	add.w	r3, r2, #12
 8002880:	e853 3f00 	ldrex	r3, [r3]
 8002884:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002888:	320c      	adds	r2, #12
 800288a:	e842 3100 	strex	r1, r3, [r2]
 800288e:	2900      	cmp	r1, #0
 8002890:	d1f3      	bne.n	800287a <UART_DMAReceiveCplt+0x78>
 8002892:	e7ea      	b.n	800286a <UART_DMAReceiveCplt+0x68>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002894:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8002896:	f7ff ffa4 	bl	80027e2 <HAL_UARTEx_RxEventCallback>
 800289a:	e7ed      	b.n	8002878 <UART_DMAReceiveCplt+0x76>

0800289c <UART_Start_Receive_DMA>:
{
 800289c:	b530      	push	{r4, r5, lr}
 800289e:	b083      	sub	sp, #12
 80028a0:	4604      	mov	r4, r0
 80028a2:	4613      	mov	r3, r2
  huart->pRxBuffPtr = pData;
 80028a4:	6281      	str	r1, [r0, #40]	; 0x28
  huart->RxXferSize = Size;
 80028a6:	8582      	strh	r2, [r0, #44]	; 0x2c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028a8:	2500      	movs	r5, #0
 80028aa:	6445      	str	r5, [r0, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80028ac:	2222      	movs	r2, #34	; 0x22
 80028ae:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80028b2:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80028b4:	481f      	ldr	r0, [pc, #124]	; (8002934 <UART_Start_Receive_DMA+0x98>)
 80028b6:	6290      	str	r0, [r2, #40]	; 0x28
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80028b8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80028ba:	481f      	ldr	r0, [pc, #124]	; (8002938 <UART_Start_Receive_DMA+0x9c>)
 80028bc:	62d0      	str	r0, [r2, #44]	; 0x2c
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80028be:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80028c0:	481e      	ldr	r0, [pc, #120]	; (800293c <UART_Start_Receive_DMA+0xa0>)
 80028c2:	6310      	str	r0, [r2, #48]	; 0x30
  huart->hdmarx->XferAbortCallback = NULL;
 80028c4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80028c6:	6355      	str	r5, [r2, #52]	; 0x34
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80028c8:	6820      	ldr	r0, [r4, #0]
 80028ca:	460a      	mov	r2, r1
 80028cc:	1d01      	adds	r1, r0, #4
 80028ce:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80028d0:	f7fe fce2 	bl	8001298 <HAL_DMA_Start_IT>
  __HAL_UART_CLEAR_OREFLAG(huart);
 80028d4:	9501      	str	r5, [sp, #4]
 80028d6:	6823      	ldr	r3, [r4, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	9201      	str	r2, [sp, #4]
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	9301      	str	r3, [sp, #4]
 80028e0:	9b01      	ldr	r3, [sp, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 80028e2:	6923      	ldr	r3, [r4, #16]
 80028e4:	b15b      	cbz	r3, 80028fe <UART_Start_Receive_DMA+0x62>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80028e6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028e8:	f102 030c 	add.w	r3, r2, #12
 80028ec:	e853 3f00 	ldrex	r3, [r3]
 80028f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028f4:	320c      	adds	r2, #12
 80028f6:	e842 3100 	strex	r1, r3, [r2]
 80028fa:	2900      	cmp	r1, #0
 80028fc:	d1f3      	bne.n	80028e6 <UART_Start_Receive_DMA+0x4a>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028fe:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002900:	f102 0314 	add.w	r3, r2, #20
 8002904:	e853 3f00 	ldrex	r3, [r3]
 8002908:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800290c:	3214      	adds	r2, #20
 800290e:	e842 3100 	strex	r1, r3, [r2]
 8002912:	2900      	cmp	r1, #0
 8002914:	d1f3      	bne.n	80028fe <UART_Start_Receive_DMA+0x62>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002916:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002918:	f102 0314 	add.w	r3, r2, #20
 800291c:	e853 3f00 	ldrex	r3, [r3]
 8002920:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002924:	3214      	adds	r2, #20
 8002926:	e842 3100 	strex	r1, r3, [r2]
 800292a:	2900      	cmp	r1, #0
 800292c:	d1f3      	bne.n	8002916 <UART_Start_Receive_DMA+0x7a>
}
 800292e:	2000      	movs	r0, #0
 8002930:	b003      	add	sp, #12
 8002932:	bd30      	pop	{r4, r5, pc}
 8002934:	08002803 	.word	0x08002803
 8002938:	080027e5 	.word	0x080027e5
 800293c:	0800278b 	.word	0x0800278b

08002940 <HAL_UART_Receive_DMA>:
{
 8002940:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8002942:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b20      	cmp	r3, #32
 800294a:	d108      	bne.n	800295e <HAL_UART_Receive_DMA+0x1e>
    if ((pData == NULL) || (Size == 0U))
 800294c:	b149      	cbz	r1, 8002962 <HAL_UART_Receive_DMA+0x22>
 800294e:	b90a      	cbnz	r2, 8002954 <HAL_UART_Receive_DMA+0x14>
      return HAL_ERROR;
 8002950:	2001      	movs	r0, #1
}
 8002952:	bd08      	pop	{r3, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002954:	2300      	movs	r3, #0
 8002956:	6303      	str	r3, [r0, #48]	; 0x30
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002958:	f7ff ffa0 	bl	800289c <UART_Start_Receive_DMA>
 800295c:	e7f9      	b.n	8002952 <HAL_UART_Receive_DMA+0x12>
    return HAL_BUSY;
 800295e:	2002      	movs	r0, #2
 8002960:	e7f7      	b.n	8002952 <HAL_UART_Receive_DMA+0x12>
      return HAL_ERROR;
 8002962:	2001      	movs	r0, #1
 8002964:	e7f5      	b.n	8002952 <HAL_UART_Receive_DMA+0x12>
	...

08002968 <dsc>:
#include "main.h"

void dsc(float degree){
 8002968:	b510      	push	{r4, lr}
  uint16_t digital=(uint16_t) ((float)(degree*65535.0)/360.0);
 800296a:	4984      	ldr	r1, [pc, #528]	; (8002b7c <dsc+0x214>)
 800296c:	f7fe f9ba 	bl	8000ce4 <__aeabi_fmul>
 8002970:	f7fd fd5a 	bl	8000428 <__aeabi_f2d>
 8002974:	2200      	movs	r2, #0
 8002976:	4b82      	ldr	r3, [pc, #520]	; (8002b80 <dsc+0x218>)
 8002978:	f7fd fed8 	bl	800072c <__aeabi_ddiv>
 800297c:	f7fe f884 	bl	8000a88 <__aeabi_d2uiz>
 8002980:	b284      	uxth	r4, r0
//  HAL_GPIO_WritePin(EN_SYNC_GPIO_Port, EN_SYNC_Pin, SET);
  HAL_Delay(10);
 8002982:	200a      	movs	r0, #10
 8002984:	f7fe fbbc 	bl	8001100 <HAL_Delay>
  //bit 0
  if(digital&0x0001){
 8002988:	f014 0f01 	tst.w	r4, #1
 800298c:	f000 808d 	beq.w	8002aaa <dsc+0x142>
    HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, SET);
 8002990:	2201      	movs	r2, #1
 8002992:	4611      	mov	r1, r2
 8002994:	487b      	ldr	r0, [pc, #492]	; (8002b84 <dsc+0x21c>)
 8002996:	f7fe fe76 	bl	8001686 <HAL_GPIO_WritePin>
  }
  else HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, RESET);

  //bit 1
  if(digital&0x0002){
 800299a:	f014 0f02 	tst.w	r4, #2
 800299e:	f000 808a 	beq.w	8002ab6 <dsc+0x14e>
    HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, SET);
 80029a2:	2201      	movs	r2, #1
 80029a4:	2102      	movs	r1, #2
 80029a6:	4877      	ldr	r0, [pc, #476]	; (8002b84 <dsc+0x21c>)
 80029a8:	f7fe fe6d 	bl	8001686 <HAL_GPIO_WritePin>
  }
  else HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);

  //bit 2
  if(digital&0x0004){
 80029ac:	f014 0f04 	tst.w	r4, #4
 80029b0:	f000 8087 	beq.w	8002ac2 <dsc+0x15a>
    HAL_GPIO_WritePin(B1_GPIO_Port, B3_Pin, SET);
 80029b4:	2201      	movs	r2, #1
 80029b6:	2104      	movs	r1, #4
 80029b8:	4872      	ldr	r0, [pc, #456]	; (8002b84 <dsc+0x21c>)
 80029ba:	f7fe fe64 	bl	8001686 <HAL_GPIO_WritePin>
  }
  else HAL_GPIO_WritePin(B1_GPIO_Port, B3_Pin, RESET);

  //bit 3
  if(digital&0x0008){
 80029be:	f014 0f08 	tst.w	r4, #8
 80029c2:	f000 8084 	beq.w	8002ace <dsc+0x166>
    HAL_GPIO_WritePin(B1_GPIO_Port, B4_Pin, SET);
 80029c6:	2201      	movs	r2, #1
 80029c8:	2108      	movs	r1, #8
 80029ca:	486e      	ldr	r0, [pc, #440]	; (8002b84 <dsc+0x21c>)
 80029cc:	f7fe fe5b 	bl	8001686 <HAL_GPIO_WritePin>
  }
  else HAL_GPIO_WritePin(B1_GPIO_Port, B4_Pin, RESET);

  //bit 4
  if(digital&0x00010){
 80029d0:	f014 0f10 	tst.w	r4, #16
 80029d4:	f000 8081 	beq.w	8002ada <dsc+0x172>
    HAL_GPIO_WritePin(B1_GPIO_Port, B5_Pin, SET);
 80029d8:	2201      	movs	r2, #1
 80029da:	2110      	movs	r1, #16
 80029dc:	4869      	ldr	r0, [pc, #420]	; (8002b84 <dsc+0x21c>)
 80029de:	f7fe fe52 	bl	8001686 <HAL_GPIO_WritePin>
  }
  else HAL_GPIO_WritePin(B1_GPIO_Port, B5_Pin, RESET);

  //bit 5
  if(digital&0x0020){
 80029e2:	f014 0f20 	tst.w	r4, #32
 80029e6:	d07e      	beq.n	8002ae6 <dsc+0x17e>
    HAL_GPIO_WritePin(B1_GPIO_Port, B6_Pin, SET);
 80029e8:	2201      	movs	r2, #1
 80029ea:	2120      	movs	r1, #32
 80029ec:	4865      	ldr	r0, [pc, #404]	; (8002b84 <dsc+0x21c>)
 80029ee:	f7fe fe4a 	bl	8001686 <HAL_GPIO_WritePin>
  }
  else HAL_GPIO_WritePin(B1_GPIO_Port, B6_Pin, RESET);

  //bit 6
  if(digital&0x0040){
 80029f2:	f014 0f40 	tst.w	r4, #64	; 0x40
 80029f6:	d07c      	beq.n	8002af2 <dsc+0x18a>
    HAL_GPIO_WritePin(B1_GPIO_Port, B7_Pin, SET);
 80029f8:	2201      	movs	r2, #1
 80029fa:	2140      	movs	r1, #64	; 0x40
 80029fc:	4861      	ldr	r0, [pc, #388]	; (8002b84 <dsc+0x21c>)
 80029fe:	f7fe fe42 	bl	8001686 <HAL_GPIO_WritePin>
  }
  else HAL_GPIO_WritePin(B1_GPIO_Port, B7_Pin, RESET);

  //bit 7
  if(digital&0x0080){
 8002a02:	f014 0f80 	tst.w	r4, #128	; 0x80
 8002a06:	d07a      	beq.n	8002afe <dsc+0x196>
    HAL_GPIO_WritePin(B1_GPIO_Port, B8_Pin, SET);
 8002a08:	2201      	movs	r2, #1
 8002a0a:	2180      	movs	r1, #128	; 0x80
 8002a0c:	485d      	ldr	r0, [pc, #372]	; (8002b84 <dsc+0x21c>)
 8002a0e:	f7fe fe3a 	bl	8001686 <HAL_GPIO_WritePin>
  }
  else HAL_GPIO_WritePin(B1_GPIO_Port, B8_Pin, RESET);

  //bit 8
  if(digital&0x0100){
 8002a12:	f414 7f80 	tst.w	r4, #256	; 0x100
 8002a16:	d078      	beq.n	8002b0a <dsc+0x1a2>
    HAL_GPIO_WritePin(B1_GPIO_Port, B9_Pin, SET);
 8002a18:	2201      	movs	r2, #1
 8002a1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a1e:	4859      	ldr	r0, [pc, #356]	; (8002b84 <dsc+0x21c>)
 8002a20:	f7fe fe31 	bl	8001686 <HAL_GPIO_WritePin>
  }
  else HAL_GPIO_WritePin(B1_GPIO_Port, B9_Pin, RESET);

  //bit 9
  if(digital&0x0200){
 8002a24:	f414 7f00 	tst.w	r4, #512	; 0x200
 8002a28:	d076      	beq.n	8002b18 <dsc+0x1b0>
    HAL_GPIO_WritePin(B1_GPIO_Port, B10_Pin, SET);
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a30:	4854      	ldr	r0, [pc, #336]	; (8002b84 <dsc+0x21c>)
 8002a32:	f7fe fe28 	bl	8001686 <HAL_GPIO_WritePin>
  }
  else HAL_GPIO_WritePin(B1_GPIO_Port, B10_Pin, RESET);

  //bit 10
  if(digital&0x0400){
 8002a36:	f414 6f80 	tst.w	r4, #1024	; 0x400
 8002a3a:	d074      	beq.n	8002b26 <dsc+0x1be>
    HAL_GPIO_WritePin(B1_GPIO_Port, B11_Pin, SET);
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a42:	4850      	ldr	r0, [pc, #320]	; (8002b84 <dsc+0x21c>)
 8002a44:	f7fe fe1f 	bl	8001686 <HAL_GPIO_WritePin>
  }
  else HAL_GPIO_WritePin(B1_GPIO_Port, B11_Pin, RESET);

  //bit 11
  if(digital&0x0800){
 8002a48:	f414 6f00 	tst.w	r4, #2048	; 0x800
 8002a4c:	d072      	beq.n	8002b34 <dsc+0x1cc>
    HAL_GPIO_WritePin(B1_GPIO_Port, B12_Pin, SET);
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a54:	484b      	ldr	r0, [pc, #300]	; (8002b84 <dsc+0x21c>)
 8002a56:	f7fe fe16 	bl	8001686 <HAL_GPIO_WritePin>
  }
  else HAL_GPIO_WritePin(B1_GPIO_Port, B12_Pin, RESET);

  //bit 12
  if(digital&0x1000){
 8002a5a:	f414 5f80 	tst.w	r4, #4096	; 0x1000
 8002a5e:	d070      	beq.n	8002b42 <dsc+0x1da>
    HAL_GPIO_WritePin(B1_GPIO_Port, B13_Pin, SET);
 8002a60:	2201      	movs	r2, #1
 8002a62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a66:	4847      	ldr	r0, [pc, #284]	; (8002b84 <dsc+0x21c>)
 8002a68:	f7fe fe0d 	bl	8001686 <HAL_GPIO_WritePin>
  }
  else HAL_GPIO_WritePin(B1_GPIO_Port, B13_Pin, RESET);

  //bit 13
  if(digital&0x2000){
 8002a6c:	f414 5f00 	tst.w	r4, #8192	; 0x2000
 8002a70:	d06e      	beq.n	8002b50 <dsc+0x1e8>
    HAL_GPIO_WritePin(B14_GPIO_Port, B14_Pin, SET);
 8002a72:	2201      	movs	r2, #1
 8002a74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a78:	4843      	ldr	r0, [pc, #268]	; (8002b88 <dsc+0x220>)
 8002a7a:	f7fe fe04 	bl	8001686 <HAL_GPIO_WritePin>
  }
  else HAL_GPIO_WritePin(B14_GPIO_Port, B14_Pin, RESET);

  //bit 14
  if(digital&0x4000){
 8002a7e:	f414 4f80 	tst.w	r4, #16384	; 0x4000
 8002a82:	d06c      	beq.n	8002b5e <dsc+0x1f6>
    HAL_GPIO_WritePin(B15_GPIO_Port, B15_Pin, SET);
 8002a84:	2201      	movs	r2, #1
 8002a86:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a8a:	483f      	ldr	r0, [pc, #252]	; (8002b88 <dsc+0x220>)
 8002a8c:	f7fe fdfb 	bl	8001686 <HAL_GPIO_WritePin>
  }
  else HAL_GPIO_WritePin(B15_GPIO_Port, B15_Pin, RESET);

  //bit 15
  if(digital&0x8000){
 8002a90:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8002a94:	d16a      	bne.n	8002b6c <dsc+0x204>
    HAL_GPIO_WritePin(B16_GPIO_Port, B16_Pin, SET);
  }
  else HAL_GPIO_WritePin(B16_GPIO_Port, B16_Pin, RESET);
 8002a96:	2200      	movs	r2, #0
 8002a98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a9c:	4839      	ldr	r0, [pc, #228]	; (8002b84 <dsc+0x21c>)
 8002a9e:	f7fe fdf2 	bl	8001686 <HAL_GPIO_WritePin>

  HAL_Delay(10);
 8002aa2:	200a      	movs	r0, #10
 8002aa4:	f7fe fb2c 	bl	8001100 <HAL_Delay>
}
 8002aa8:	bd10      	pop	{r4, pc}
  else HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, RESET);
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2101      	movs	r1, #1
 8002aae:	4835      	ldr	r0, [pc, #212]	; (8002b84 <dsc+0x21c>)
 8002ab0:	f7fe fde9 	bl	8001686 <HAL_GPIO_WritePin>
 8002ab4:	e771      	b.n	800299a <dsc+0x32>
  else HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	2102      	movs	r1, #2
 8002aba:	4832      	ldr	r0, [pc, #200]	; (8002b84 <dsc+0x21c>)
 8002abc:	f7fe fde3 	bl	8001686 <HAL_GPIO_WritePin>
 8002ac0:	e774      	b.n	80029ac <dsc+0x44>
  else HAL_GPIO_WritePin(B1_GPIO_Port, B3_Pin, RESET);
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	2104      	movs	r1, #4
 8002ac6:	482f      	ldr	r0, [pc, #188]	; (8002b84 <dsc+0x21c>)
 8002ac8:	f7fe fddd 	bl	8001686 <HAL_GPIO_WritePin>
 8002acc:	e777      	b.n	80029be <dsc+0x56>
  else HAL_GPIO_WritePin(B1_GPIO_Port, B4_Pin, RESET);
 8002ace:	2200      	movs	r2, #0
 8002ad0:	2108      	movs	r1, #8
 8002ad2:	482c      	ldr	r0, [pc, #176]	; (8002b84 <dsc+0x21c>)
 8002ad4:	f7fe fdd7 	bl	8001686 <HAL_GPIO_WritePin>
 8002ad8:	e77a      	b.n	80029d0 <dsc+0x68>
  else HAL_GPIO_WritePin(B1_GPIO_Port, B5_Pin, RESET);
 8002ada:	2200      	movs	r2, #0
 8002adc:	2110      	movs	r1, #16
 8002ade:	4829      	ldr	r0, [pc, #164]	; (8002b84 <dsc+0x21c>)
 8002ae0:	f7fe fdd1 	bl	8001686 <HAL_GPIO_WritePin>
 8002ae4:	e77d      	b.n	80029e2 <dsc+0x7a>
  else HAL_GPIO_WritePin(B1_GPIO_Port, B6_Pin, RESET);
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	2120      	movs	r1, #32
 8002aea:	4826      	ldr	r0, [pc, #152]	; (8002b84 <dsc+0x21c>)
 8002aec:	f7fe fdcb 	bl	8001686 <HAL_GPIO_WritePin>
 8002af0:	e77f      	b.n	80029f2 <dsc+0x8a>
  else HAL_GPIO_WritePin(B1_GPIO_Port, B7_Pin, RESET);
 8002af2:	2200      	movs	r2, #0
 8002af4:	2140      	movs	r1, #64	; 0x40
 8002af6:	4823      	ldr	r0, [pc, #140]	; (8002b84 <dsc+0x21c>)
 8002af8:	f7fe fdc5 	bl	8001686 <HAL_GPIO_WritePin>
 8002afc:	e781      	b.n	8002a02 <dsc+0x9a>
  else HAL_GPIO_WritePin(B1_GPIO_Port, B8_Pin, RESET);
 8002afe:	2200      	movs	r2, #0
 8002b00:	2180      	movs	r1, #128	; 0x80
 8002b02:	4820      	ldr	r0, [pc, #128]	; (8002b84 <dsc+0x21c>)
 8002b04:	f7fe fdbf 	bl	8001686 <HAL_GPIO_WritePin>
 8002b08:	e783      	b.n	8002a12 <dsc+0xaa>
  else HAL_GPIO_WritePin(B1_GPIO_Port, B9_Pin, RESET);
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002b10:	481c      	ldr	r0, [pc, #112]	; (8002b84 <dsc+0x21c>)
 8002b12:	f7fe fdb8 	bl	8001686 <HAL_GPIO_WritePin>
 8002b16:	e785      	b.n	8002a24 <dsc+0xbc>
  else HAL_GPIO_WritePin(B1_GPIO_Port, B10_Pin, RESET);
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b1e:	4819      	ldr	r0, [pc, #100]	; (8002b84 <dsc+0x21c>)
 8002b20:	f7fe fdb1 	bl	8001686 <HAL_GPIO_WritePin>
 8002b24:	e787      	b.n	8002a36 <dsc+0xce>
  else HAL_GPIO_WritePin(B1_GPIO_Port, B11_Pin, RESET);
 8002b26:	2200      	movs	r2, #0
 8002b28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b2c:	4815      	ldr	r0, [pc, #84]	; (8002b84 <dsc+0x21c>)
 8002b2e:	f7fe fdaa 	bl	8001686 <HAL_GPIO_WritePin>
 8002b32:	e789      	b.n	8002a48 <dsc+0xe0>
  else HAL_GPIO_WritePin(B1_GPIO_Port, B12_Pin, RESET);
 8002b34:	2200      	movs	r2, #0
 8002b36:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002b3a:	4812      	ldr	r0, [pc, #72]	; (8002b84 <dsc+0x21c>)
 8002b3c:	f7fe fda3 	bl	8001686 <HAL_GPIO_WritePin>
 8002b40:	e78b      	b.n	8002a5a <dsc+0xf2>
  else HAL_GPIO_WritePin(B1_GPIO_Port, B13_Pin, RESET);
 8002b42:	2200      	movs	r2, #0
 8002b44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b48:	480e      	ldr	r0, [pc, #56]	; (8002b84 <dsc+0x21c>)
 8002b4a:	f7fe fd9c 	bl	8001686 <HAL_GPIO_WritePin>
 8002b4e:	e78d      	b.n	8002a6c <dsc+0x104>
  else HAL_GPIO_WritePin(B14_GPIO_Port, B14_Pin, RESET);
 8002b50:	2200      	movs	r2, #0
 8002b52:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b56:	480c      	ldr	r0, [pc, #48]	; (8002b88 <dsc+0x220>)
 8002b58:	f7fe fd95 	bl	8001686 <HAL_GPIO_WritePin>
 8002b5c:	e78f      	b.n	8002a7e <dsc+0x116>
  else HAL_GPIO_WritePin(B15_GPIO_Port, B15_Pin, RESET);
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002b64:	4808      	ldr	r0, [pc, #32]	; (8002b88 <dsc+0x220>)
 8002b66:	f7fe fd8e 	bl	8001686 <HAL_GPIO_WritePin>
 8002b6a:	e791      	b.n	8002a90 <dsc+0x128>
    HAL_GPIO_WritePin(B16_GPIO_Port, B16_Pin, SET);
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b72:	4804      	ldr	r0, [pc, #16]	; (8002b84 <dsc+0x21c>)
 8002b74:	f7fe fd87 	bl	8001686 <HAL_GPIO_WritePin>
 8002b78:	e793      	b.n	8002aa2 <dsc+0x13a>
 8002b7a:	bf00      	nop
 8002b7c:	477fff00 	.word	0x477fff00
 8002b80:	40768000 	.word	0x40768000
 8002b84:	40010800 	.word	0x40010800
 8002b88:	40010c00 	.word	0x40010c00

08002b8c <syncro_value>:

float syncro_value(float data){
 8002b8c:	b510      	push	{r4, lr}
 8002b8e:	4604      	mov	r4, r0
	if(data < 0)return data+=360;
 8002b90:	2100      	movs	r1, #0
 8002b92:	f7fe fa45 	bl	8001020 <__aeabi_fcmplt>
 8002b96:	b948      	cbnz	r0, 8002bac <syncro_value+0x20>
	else if (data >=360) return data -=360;
 8002b98:	4908      	ldr	r1, [pc, #32]	; (8002bbc <syncro_value+0x30>)
 8002b9a:	4620      	mov	r0, r4
 8002b9c:	f7fe fa54 	bl	8001048 <__aeabi_fcmpge>
 8002ba0:	b148      	cbz	r0, 8002bb6 <syncro_value+0x2a>
 8002ba2:	4906      	ldr	r1, [pc, #24]	; (8002bbc <syncro_value+0x30>)
 8002ba4:	4620      	mov	r0, r4
 8002ba6:	f7fd ff93 	bl	8000ad0 <__aeabi_fsub>
 8002baa:	e005      	b.n	8002bb8 <syncro_value+0x2c>
	if(data < 0)return data+=360;
 8002bac:	4903      	ldr	r1, [pc, #12]	; (8002bbc <syncro_value+0x30>)
 8002bae:	4620      	mov	r0, r4
 8002bb0:	f7fd ff90 	bl	8000ad4 <__addsf3>
 8002bb4:	e000      	b.n	8002bb8 <syncro_value+0x2c>
	else return data;
 8002bb6:	4620      	mov	r0, r4
}
 8002bb8:	bd10      	pop	{r4, pc}
 8002bba:	bf00      	nop
 8002bbc:	43b40000 	.word	0x43b40000

08002bc0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002bc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002bc4:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bc6:	2400      	movs	r4, #0
 8002bc8:	9404      	str	r4, [sp, #16]
 8002bca:	9405      	str	r4, [sp, #20]
 8002bcc:	9406      	str	r4, [sp, #24]
 8002bce:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bd0:	4b33      	ldr	r3, [pc, #204]	; (8002ca0 <MX_GPIO_Init+0xe0>)
 8002bd2:	699a      	ldr	r2, [r3, #24]
 8002bd4:	f042 0210 	orr.w	r2, r2, #16
 8002bd8:	619a      	str	r2, [r3, #24]
 8002bda:	699a      	ldr	r2, [r3, #24]
 8002bdc:	f002 0210 	and.w	r2, r2, #16
 8002be0:	9200      	str	r2, [sp, #0]
 8002be2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002be4:	699a      	ldr	r2, [r3, #24]
 8002be6:	f042 0220 	orr.w	r2, r2, #32
 8002bea:	619a      	str	r2, [r3, #24]
 8002bec:	699a      	ldr	r2, [r3, #24]
 8002bee:	f002 0220 	and.w	r2, r2, #32
 8002bf2:	9201      	str	r2, [sp, #4]
 8002bf4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bf6:	699a      	ldr	r2, [r3, #24]
 8002bf8:	f042 0204 	orr.w	r2, r2, #4
 8002bfc:	619a      	str	r2, [r3, #24]
 8002bfe:	699a      	ldr	r2, [r3, #24]
 8002c00:	f002 0204 	and.w	r2, r2, #4
 8002c04:	9202      	str	r2, [sp, #8]
 8002c06:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c08:	699a      	ldr	r2, [r3, #24]
 8002c0a:	f042 0208 	orr.w	r2, r2, #8
 8002c0e:	619a      	str	r2, [r3, #24]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	f003 0308 	and.w	r3, r3, #8
 8002c16:	9303      	str	r3, [sp, #12]
 8002c18:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_BLINK_Pin|EN_SYNC_Pin, GPIO_PIN_RESET);
 8002c1a:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8002ca4 <MX_GPIO_Init+0xe4>
 8002c1e:	4622      	mov	r2, r4
 8002c20:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8002c24:	4648      	mov	r0, r9
 8002c26:	f7fe fd2e 	bl	8001686 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, B1_Pin|B2_Pin|B3_Pin|B4_Pin
 8002c2a:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8002ca8 <MX_GPIO_Init+0xe8>
 8002c2e:	4622      	mov	r2, r4
 8002c30:	f649 71ff 	movw	r1, #40959	; 0x9fff
 8002c34:	4640      	mov	r0, r8
 8002c36:	f7fe fd26 	bl	8001686 <HAL_GPIO_WritePin>
                          |B5_Pin|B6_Pin|B7_Pin|B8_Pin
                          |B9_Pin|B10_Pin|B11_Pin|B12_Pin
                          |B13_Pin|B16_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, B14_Pin|B15_Pin, GPIO_PIN_RESET);
 8002c3a:	4e1c      	ldr	r6, [pc, #112]	; (8002cac <MX_GPIO_Init+0xec>)
 8002c3c:	4622      	mov	r2, r4
 8002c3e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8002c42:	4630      	mov	r0, r6
 8002c44:	f7fe fd1f 	bl	8001686 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_BLINK_Pin EN_SYNC_Pin */
  GPIO_InitStruct.Pin = LED_BLINK_Pin|EN_SYNC_Pin;
 8002c48:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002c4c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c4e:	2501      	movs	r5, #1
 8002c50:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c52:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c54:	2702      	movs	r7, #2
 8002c56:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c58:	a904      	add	r1, sp, #16
 8002c5a:	4648      	mov	r0, r9
 8002c5c:	f7fe fbfa 	bl	8001454 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin B2_Pin B3_Pin B4_Pin
                           B5_Pin B6_Pin B7_Pin B8_Pin
                           B9_Pin B10_Pin B11_Pin B12_Pin
                           B13_Pin B16_Pin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin|B3_Pin|B4_Pin
 8002c60:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8002c64:	9304      	str	r3, [sp, #16]
                          |B5_Pin|B6_Pin|B7_Pin|B8_Pin
                          |B9_Pin|B10_Pin|B11_Pin|B12_Pin
                          |B13_Pin|B16_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c66:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c68:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6a:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c6c:	a904      	add	r1, sp, #16
 8002c6e:	4640      	mov	r0, r8
 8002c70:	f7fe fbf0 	bl	8001454 <HAL_GPIO_Init>

  /*Configure GPIO pins : B14_Pin B15_Pin */
  GPIO_InitStruct.Pin = B14_Pin|B15_Pin;
 8002c74:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002c78:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c7a:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c7e:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c80:	a904      	add	r1, sp, #16
 8002c82:	4630      	mov	r0, r6
 8002c84:	f7fe fbe6 	bl	8001454 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB_UP_Pin PB_DOWN_Pin */
  GPIO_InitStruct.Pin = PB_UP_Pin|PB_DOWN_Pin;
 8002c88:	2318      	movs	r3, #24
 8002c8a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c8c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c8e:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c90:	a904      	add	r1, sp, #16
 8002c92:	4630      	mov	r0, r6
 8002c94:	f7fe fbde 	bl	8001454 <HAL_GPIO_Init>

}
 8002c98:	b009      	add	sp, #36	; 0x24
 8002c9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002c9e:	bf00      	nop
 8002ca0:	40021000 	.word	0x40021000
 8002ca4:	40011000 	.word	0x40011000
 8002ca8:	40010800 	.word	0x40010800
 8002cac:	40010c00 	.word	0x40010c00

08002cb0 <MX_I2C1_Init>:
{
 8002cb0:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 8002cb2:	4809      	ldr	r0, [pc, #36]	; (8002cd8 <MX_I2C1_Init+0x28>)
 8002cb4:	4b09      	ldr	r3, [pc, #36]	; (8002cdc <MX_I2C1_Init+0x2c>)
 8002cb6:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002cb8:	4b09      	ldr	r3, [pc, #36]	; (8002ce0 <MX_I2C1_Init+0x30>)
 8002cba:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002cc0:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002cc2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002cc6:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002cc8:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002cca:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ccc:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002cce:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002cd0:	f7fe fe7a 	bl	80019c8 <HAL_I2C_Init>
}
 8002cd4:	bd08      	pop	{r3, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20000210 	.word	0x20000210
 8002cdc:	40005400 	.word	0x40005400
 8002ce0:	00061a80 	.word	0x00061a80

08002ce4 <MX_DMA_Init>:
{
 8002ce4:	b500      	push	{lr}
 8002ce6:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ce8:	4b0a      	ldr	r3, [pc, #40]	; (8002d14 <MX_DMA_Init+0x30>)
 8002cea:	695a      	ldr	r2, [r3, #20]
 8002cec:	f042 0201 	orr.w	r2, r2, #1
 8002cf0:	615a      	str	r2, [r3, #20]
 8002cf2:	695b      	ldr	r3, [r3, #20]
 8002cf4:	f003 0301 	and.w	r3, r3, #1
 8002cf8:	9301      	str	r3, [sp, #4]
 8002cfa:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	4611      	mov	r1, r2
 8002d00:	200f      	movs	r0, #15
 8002d02:	f7fe fa23 	bl	800114c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002d06:	200f      	movs	r0, #15
 8002d08:	f7fe fa58 	bl	80011bc <HAL_NVIC_EnableIRQ>
}
 8002d0c:	b003      	add	sp, #12
 8002d0e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d12:	bf00      	nop
 8002d14:	40021000 	.word	0x40021000

08002d18 <MX_USART1_UART_Init>:
{
 8002d18:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8002d1a:	4809      	ldr	r0, [pc, #36]	; (8002d40 <MX_USART1_UART_Init+0x28>)
 8002d1c:	4b09      	ldr	r3, [pc, #36]	; (8002d44 <MX_USART1_UART_Init+0x2c>)
 8002d1e:	6543      	str	r3, [r0, #84]	; 0x54
  huart1.Init.BaudRate = 115200;
 8002d20:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002d24:	6583      	str	r3, [r0, #88]	; 0x58
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d26:	2300      	movs	r3, #0
 8002d28:	65c3      	str	r3, [r0, #92]	; 0x5c
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d2a:	6603      	str	r3, [r0, #96]	; 0x60
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d2c:	6643      	str	r3, [r0, #100]	; 0x64
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d2e:	220c      	movs	r2, #12
 8002d30:	6682      	str	r2, [r0, #104]	; 0x68
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d32:	66c3      	str	r3, [r0, #108]	; 0x6c
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d34:	6703      	str	r3, [r0, #112]	; 0x70
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d36:	3054      	adds	r0, #84	; 0x54
 8002d38:	f7ff fc96 	bl	8002668 <HAL_UART_Init>
}
 8002d3c:	bd08      	pop	{r3, pc}
 8002d3e:	bf00      	nop
 8002d40:	20000210 	.word	0x20000210
 8002d44:	40013800 	.word	0x40013800

08002d48 <SystemClock_Config>:
{
 8002d48:	b530      	push	{r4, r5, lr}
 8002d4a:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d4c:	2228      	movs	r2, #40	; 0x28
 8002d4e:	2100      	movs	r1, #0
 8002d50:	a806      	add	r0, sp, #24
 8002d52:	f001 faae 	bl	80042b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d56:	2400      	movs	r4, #0
 8002d58:	9401      	str	r4, [sp, #4]
 8002d5a:	9402      	str	r4, [sp, #8]
 8002d5c:	9403      	str	r4, [sp, #12]
 8002d5e:	9404      	str	r4, [sp, #16]
 8002d60:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002d62:	2201      	movs	r2, #1
 8002d64:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002d66:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d6a:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d6c:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d6e:	2502      	movs	r5, #2
 8002d70:	950d      	str	r5, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d72:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002d74:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002d78:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d7a:	a806      	add	r0, sp, #24
 8002d7c:	f7ff f89e 	bl	8001ebc <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d80:	230f      	movs	r3, #15
 8002d82:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d84:	9502      	str	r5, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d86:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002d88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d8c:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d8e:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002d90:	4629      	mov	r1, r5
 8002d92:	a801      	add	r0, sp, #4
 8002d94:	f7ff fac2 	bl	800231c <HAL_RCC_ClockConfig>
}
 8002d98:	b011      	add	sp, #68	; 0x44
 8002d9a:	bd30      	pop	{r4, r5, pc}
 8002d9c:	0000      	movs	r0, r0
	...

08002da0 <main>:
{
 8002da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002da2:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 8002da4:	f7fe f988 	bl	80010b8 <HAL_Init>
  SystemClock_Config();
 8002da8:	f7ff ffce 	bl	8002d48 <SystemClock_Config>
  MX_GPIO_Init();
 8002dac:	f7ff ff08 	bl	8002bc0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002db0:	f7ff ff7e 	bl	8002cb0 <MX_I2C1_Init>
  MX_DMA_Init();
 8002db4:	f7ff ff96 	bl	8002ce4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002db8:	f7ff ffae 	bl	8002d18 <MX_USART1_UART_Init>
  HAL_Delay(100);
 8002dbc:	2064      	movs	r0, #100	; 0x64
 8002dbe:	f7fe f99f 	bl	8001100 <HAL_Delay>
  HAL_UART_Receive_DMA(&huart1, MY_UART1.UART_RX, len_uart1);
 8002dc2:	484f      	ldr	r0, [pc, #316]	; (8002f00 <main+0x160>)
 8002dc4:	220a      	movs	r2, #10
 8002dc6:	f100 019c 	add.w	r1, r0, #156	; 0x9c
 8002dca:	3054      	adds	r0, #84	; 0x54
 8002dcc:	f7ff fdb8 	bl	8002940 <HAL_UART_Receive_DMA>
  SSD1306_Init (); // initialize the diaply
 8002dd0:	f000 fa2e 	bl	8003230 <SSD1306_Init>
  SSD1306_GotoXY(15,0);
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	200f      	movs	r0, #15
 8002dd8:	f000 f968 	bl	80030ac <SSD1306_GotoXY>
  SSD1306_Puts ("Digital Syncro", &Font_7x10, 1);
 8002ddc:	4c49      	ldr	r4, [pc, #292]	; (8002f04 <main+0x164>)
 8002dde:	2201      	movs	r2, #1
 8002de0:	4621      	mov	r1, r4
 8002de2:	4849      	ldr	r0, [pc, #292]	; (8002f08 <main+0x168>)
 8002de4:	f000 f9b6 	bl	8003154 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8002de8:	f000 f9fe 	bl	80031e8 <SSD1306_UpdateScreen>
  SSD1306_GotoXY(53,10);
 8002dec:	210a      	movs	r1, #10
 8002dee:	2035      	movs	r0, #53	; 0x35
 8002df0:	f000 f95c 	bl	80030ac <SSD1306_GotoXY>
  SSD1306_Puts ("Test", &Font_7x10, 1);
 8002df4:	2201      	movs	r2, #1
 8002df6:	4621      	mov	r1, r4
 8002df8:	4844      	ldr	r0, [pc, #272]	; (8002f0c <main+0x16c>)
 8002dfa:	f000 f9ab 	bl	8003154 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8002dfe:	f000 f9f3 	bl	80031e8 <SSD1306_UpdateScreen>
  SSD1306_GotoXY (0,25);
 8002e02:	2119      	movs	r1, #25
 8002e04:	2000      	movs	r0, #0
 8002e06:	f000 f951 	bl	80030ac <SSD1306_GotoXY>
  SSD1306_Puts ("Syncro ", &Font_7x10, 1);
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	4621      	mov	r1, r4
 8002e0e:	4840      	ldr	r0, [pc, #256]	; (8002f10 <main+0x170>)
 8002e10:	f000 f9a0 	bl	8003154 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8002e14:	f000 f9e8 	bl	80031e8 <SSD1306_UpdateScreen>
  SSD1306_GotoXY (0,41);
 8002e18:	2129      	movs	r1, #41	; 0x29
 8002e1a:	2000      	movs	r0, #0
 8002e1c:	f000 f946 	bl	80030ac <SSD1306_GotoXY>
  SSD1306_Puts ("Digital ", &Font_7x10, 1);
 8002e20:	2201      	movs	r2, #1
 8002e22:	4621      	mov	r1, r4
 8002e24:	483b      	ldr	r0, [pc, #236]	; (8002f14 <main+0x174>)
 8002e26:	f000 f995 	bl	8003154 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8002e2a:	f000 f9dd 	bl	80031e8 <SSD1306_UpdateScreen>
  dsc(0);
 8002e2e:	2000      	movs	r0, #0
 8002e30:	f7ff fd9a 	bl	8002968 <dsc>
	  SSD1306_GotoXY (60,25);
 8002e34:	2119      	movs	r1, #25
 8002e36:	203c      	movs	r0, #60	; 0x3c
 8002e38:	f000 f938 	bl	80030ac <SSD1306_GotoXY>
	  length = sprintf(txt, "%0.2f  ", sync_lcd);
 8002e3c:	4b30      	ldr	r3, [pc, #192]	; (8002f00 <main+0x160>)
 8002e3e:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
 8002e42:	f7fd faf1 	bl	8000428 <__aeabi_f2d>
 8002e46:	4604      	mov	r4, r0
 8002e48:	460d      	mov	r5, r1
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	4932      	ldr	r1, [pc, #200]	; (8002f18 <main+0x178>)
 8002e50:	a802      	add	r0, sp, #8
 8002e52:	f001 f9cb 	bl	80041ec <siprintf>
	  SSD1306_Puts (txt, &Font_7x10, 1);
 8002e56:	4f2b      	ldr	r7, [pc, #172]	; (8002f04 <main+0x164>)
 8002e58:	2201      	movs	r2, #1
 8002e5a:	4639      	mov	r1, r7
 8002e5c:	a802      	add	r0, sp, #8
 8002e5e:	f000 f979 	bl	8003154 <SSD1306_Puts>
	  SSD1306_UpdateScreen(); // update screen
 8002e62:	f000 f9c1 	bl	80031e8 <SSD1306_UpdateScreen>
	  SSD1306_GotoXY (60,41);
 8002e66:	2129      	movs	r1, #41	; 0x29
 8002e68:	203c      	movs	r0, #60	; 0x3c
 8002e6a:	f000 f91f 	bl	80030ac <SSD1306_GotoXY>
	  sprintf(txt, "%d    ", to_digital(sync_lcd));
 8002e6e:	a322      	add	r3, pc, #136	; (adr r3, 8002ef8 <main+0x158>)
 8002e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e74:	4620      	mov	r0, r4
 8002e76:	4629      	mov	r1, r5
 8002e78:	f7fd fb2e 	bl	80004d8 <__aeabi_dmul>
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	4b27      	ldr	r3, [pc, #156]	; (8002f1c <main+0x17c>)
 8002e80:	f7fd fc54 	bl	800072c <__aeabi_ddiv>
 8002e84:	f7fd fe00 	bl	8000a88 <__aeabi_d2uiz>
 8002e88:	b286      	uxth	r6, r0
 8002e8a:	4632      	mov	r2, r6
 8002e8c:	4924      	ldr	r1, [pc, #144]	; (8002f20 <main+0x180>)
 8002e8e:	a802      	add	r0, sp, #8
 8002e90:	f001 f9ac 	bl	80041ec <siprintf>
	  SSD1306_Puts (txt , &Font_7x10, 1);
 8002e94:	2201      	movs	r2, #1
 8002e96:	4639      	mov	r1, r7
 8002e98:	a802      	add	r0, sp, #8
 8002e9a:	f000 f95b 	bl	8003154 <SSD1306_Puts>
	  SSD1306_UpdateScreen();
 8002e9e:	f000 f9a3 	bl	80031e8 <SSD1306_UpdateScreen>
	  HAL_Delay(100);
 8002ea2:	2064      	movs	r0, #100	; 0x64
 8002ea4:	f7fe f92c 	bl	8001100 <HAL_Delay>
	  if(HAL_GPIO_ReadPin(EN_SYNC_GPIO_Port, EN_SYNC_Pin)){
 8002ea8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002eac:	481d      	ldr	r0, [pc, #116]	; (8002f24 <main+0x184>)
 8002eae:	f7fe fbe3 	bl	8001678 <HAL_GPIO_ReadPin>
 8002eb2:	2800      	cmp	r0, #0
 8002eb4:	d0be      	beq.n	8002e34 <main+0x94>
		  length = sprintf(txt, "%0.2f\t%d\n", sync_lcd, to_digital(sync_lcd));
 8002eb6:	9600      	str	r6, [sp, #0]
 8002eb8:	4622      	mov	r2, r4
 8002eba:	462b      	mov	r3, r5
 8002ebc:	491a      	ldr	r1, [pc, #104]	; (8002f28 <main+0x188>)
 8002ebe:	a802      	add	r0, sp, #8
 8002ec0:	f001 f994 	bl	80041ec <siprintf>
		  HAL_UART_Transmit(&huart1, (uint8_t *) txt, length, 100);
 8002ec4:	4c0e      	ldr	r4, [pc, #56]	; (8002f00 <main+0x160>)
 8002ec6:	2364      	movs	r3, #100	; 0x64
 8002ec8:	b2c2      	uxtb	r2, r0
 8002eca:	a902      	add	r1, sp, #8
 8002ecc:	f104 0054 	add.w	r0, r4, #84	; 0x54
 8002ed0:	f7ff fbfa 	bl	80026c8 <HAL_UART_Transmit>
		  dsc(syncro_val-1.0);
 8002ed4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002ed8:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 8002edc:	f7fd fdf8 	bl	8000ad0 <__aeabi_fsub>
 8002ee0:	f7ff fd42 	bl	8002968 <dsc>
		  HAL_GPIO_WritePin(EN_SYNC_GPIO_Port, EN_SYNC_Pin, GPIO_PIN_RESET);
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002eea:	480e      	ldr	r0, [pc, #56]	; (8002f24 <main+0x184>)
 8002eec:	f7fe fbcb 	bl	8001686 <HAL_GPIO_WritePin>
 8002ef0:	e7a0      	b.n	8002e34 <main+0x94>
 8002ef2:	bf00      	nop
 8002ef4:	f3af 8000 	nop.w
 8002ef8:	00000000 	.word	0x00000000
 8002efc:	40efffe0 	.word	0x40efffe0
 8002f00:	20000210 	.word	0x20000210
 8002f04:	20000018 	.word	0x20000018
 8002f08:	08008ce0 	.word	0x08008ce0
 8002f0c:	08008cf0 	.word	0x08008cf0
 8002f10:	08008cf8 	.word	0x08008cf8
 8002f14:	08008d00 	.word	0x08008d00
 8002f18:	08008d0c 	.word	0x08008d0c
 8002f1c:	40768000 	.word	0x40768000
 8002f20:	08008d14 	.word	0x08008d14
 8002f24:	40011000 	.word	0x40011000
 8002f28:	08008d1c 	.word	0x08008d1c

08002f2c <HAL_UART_RxCpltCallback>:
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){

	if(huart -> Instance == USART1){
 8002f2c:	6802      	ldr	r2, [r0, #0]
 8002f2e:	4b3c      	ldr	r3, [pc, #240]	; (8003020 <HAL_UART_RxCpltCallback+0xf4>)
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d000      	beq.n	8002f36 <HAL_UART_RxCpltCallback+0xa>
 8002f34:	4770      	bx	lr
		MY_UART1.CS =0;
 8002f36:	2300      	movs	r3, #0
 8002f38:	4a3a      	ldr	r2, [pc, #232]	; (8003024 <HAL_UART_RxCpltCallback+0xf8>)
 8002f3a:	f882 30a6 	strb.w	r3, [r2, #166]	; 0xa6
		for(uint8_t i=0; i<len_uart1-1; i++){
 8002f3e:	e00a      	b.n	8002f56 <HAL_UART_RxCpltCallback+0x2a>
			MY_UART1.CS = MY_UART1.CS ^ MY_UART1.UART_RX[i];
 8002f40:	4a38      	ldr	r2, [pc, #224]	; (8003024 <HAL_UART_RxCpltCallback+0xf8>)
 8002f42:	f892 10a6 	ldrb.w	r1, [r2, #166]	; 0xa6
 8002f46:	18d0      	adds	r0, r2, r3
 8002f48:	f890 009c 	ldrb.w	r0, [r0, #156]	; 0x9c
 8002f4c:	4041      	eors	r1, r0
 8002f4e:	f882 10a6 	strb.w	r1, [r2, #166]	; 0xa6
		for(uint8_t i=0; i<len_uart1-1; i++){
 8002f52:	3301      	adds	r3, #1
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	2b08      	cmp	r3, #8
 8002f58:	d9f2      	bls.n	8002f40 <HAL_UART_RxCpltCallback+0x14>
		}

		if(MY_UART1.CS == MY_UART1.UART_RX[9]){
 8002f5a:	4b32      	ldr	r3, [pc, #200]	; (8003024 <HAL_UART_RxCpltCallback+0xf8>)
 8002f5c:	f893 20a6 	ldrb.w	r2, [r3, #166]	; 0xa6
 8002f60:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d1e5      	bne.n	8002f34 <HAL_UART_RxCpltCallback+0x8>
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002f68:	b510      	push	{r4, lr}
			if(MY_UART1.UART_RX[0] == 0x01 && dsc_mode == 0){
 8002f6a:	4b2e      	ldr	r3, [pc, #184]	; (8003024 <HAL_UART_RxCpltCallback+0xf8>)
 8002f6c:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d00a      	beq.n	8002f8a <HAL_UART_RxCpltCallback+0x5e>
				HAL_GPIO_WritePin(EN_SYNC_GPIO_Port, EN_SYNC_Pin, SET);
				syncro_val = ((MY_UART1.UART_RX[1]<<8) | MY_UART1.UART_RX[2])/100.00f;
			}
			if(MY_UART1.UART_RX[3] == 0x02 && dsc_mode == 1){
 8002f74:	4b2b      	ldr	r3, [pc, #172]	; (8003024 <HAL_UART_RxCpltCallback+0xf8>)
 8002f76:	f893 309f 	ldrb.w	r3, [r3, #159]	; 0x9f
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d01e      	beq.n	8002fbc <HAL_UART_RxCpltCallback+0x90>
				HAL_GPIO_WritePin(EN_SYNC_GPIO_Port, EN_SYNC_Pin, SET);
				syncro_val = ((MY_UART1.UART_RX[4]<<8) | MY_UART1.UART_RX[5])/100.00f;
			}
			if(MY_UART1.UART_RX[6] == 0x03 && dsc_mode == 2){
 8002f7e:	4b29      	ldr	r3, [pc, #164]	; (8003024 <HAL_UART_RxCpltCallback+0xf8>)
 8002f80:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8002f84:	2b03      	cmp	r3, #3
 8002f86:	d032      	beq.n	8002fee <HAL_UART_RxCpltCallback+0xc2>
				HAL_GPIO_WritePin(EN_SYNC_GPIO_Port, EN_SYNC_Pin, SET);
				syncro_val = ((MY_UART1.UART_RX[7]<<8) | MY_UART1.UART_RX[8])/100.00f;
			}
		}
	}
}
 8002f88:	bd10      	pop	{r4, pc}
			if(MY_UART1.UART_RX[0] == 0x01 && dsc_mode == 0){
 8002f8a:	4b27      	ldr	r3, [pc, #156]	; (8003028 <HAL_UART_RxCpltCallback+0xfc>)
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d1f0      	bne.n	8002f74 <HAL_UART_RxCpltCallback+0x48>
				HAL_GPIO_WritePin(EN_SYNC_GPIO_Port, EN_SYNC_Pin, SET);
 8002f92:	2201      	movs	r2, #1
 8002f94:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002f98:	4824      	ldr	r0, [pc, #144]	; (800302c <HAL_UART_RxCpltCallback+0x100>)
 8002f9a:	f7fe fb74 	bl	8001686 <HAL_GPIO_WritePin>
				syncro_val = ((MY_UART1.UART_RX[1]<<8) | MY_UART1.UART_RX[2])/100.00f;
 8002f9e:	4c21      	ldr	r4, [pc, #132]	; (8003024 <HAL_UART_RxCpltCallback+0xf8>)
 8002fa0:	f894 009d 	ldrb.w	r0, [r4, #157]	; 0x9d
 8002fa4:	f894 309e 	ldrb.w	r3, [r4, #158]	; 0x9e
 8002fa8:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8002fac:	f7fd fe46 	bl	8000c3c <__aeabi_i2f>
 8002fb0:	491f      	ldr	r1, [pc, #124]	; (8003030 <HAL_UART_RxCpltCallback+0x104>)
 8002fb2:	f7fd ff4b 	bl	8000e4c <__aeabi_fdiv>
 8002fb6:	f8c4 00ac 	str.w	r0, [r4, #172]	; 0xac
 8002fba:	e7db      	b.n	8002f74 <HAL_UART_RxCpltCallback+0x48>
			if(MY_UART1.UART_RX[3] == 0x02 && dsc_mode == 1){
 8002fbc:	4b1a      	ldr	r3, [pc, #104]	; (8003028 <HAL_UART_RxCpltCallback+0xfc>)
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d1dc      	bne.n	8002f7e <HAL_UART_RxCpltCallback+0x52>
				HAL_GPIO_WritePin(EN_SYNC_GPIO_Port, EN_SYNC_Pin, SET);
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002fca:	4818      	ldr	r0, [pc, #96]	; (800302c <HAL_UART_RxCpltCallback+0x100>)
 8002fcc:	f7fe fb5b 	bl	8001686 <HAL_GPIO_WritePin>
				syncro_val = ((MY_UART1.UART_RX[4]<<8) | MY_UART1.UART_RX[5])/100.00f;
 8002fd0:	4c14      	ldr	r4, [pc, #80]	; (8003024 <HAL_UART_RxCpltCallback+0xf8>)
 8002fd2:	f894 00a0 	ldrb.w	r0, [r4, #160]	; 0xa0
 8002fd6:	f894 30a1 	ldrb.w	r3, [r4, #161]	; 0xa1
 8002fda:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8002fde:	f7fd fe2d 	bl	8000c3c <__aeabi_i2f>
 8002fe2:	4913      	ldr	r1, [pc, #76]	; (8003030 <HAL_UART_RxCpltCallback+0x104>)
 8002fe4:	f7fd ff32 	bl	8000e4c <__aeabi_fdiv>
 8002fe8:	f8c4 00ac 	str.w	r0, [r4, #172]	; 0xac
 8002fec:	e7c7      	b.n	8002f7e <HAL_UART_RxCpltCallback+0x52>
			if(MY_UART1.UART_RX[6] == 0x03 && dsc_mode == 2){
 8002fee:	4b0e      	ldr	r3, [pc, #56]	; (8003028 <HAL_UART_RxCpltCallback+0xfc>)
 8002ff0:	781b      	ldrb	r3, [r3, #0]
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d1c8      	bne.n	8002f88 <HAL_UART_RxCpltCallback+0x5c>
				HAL_GPIO_WritePin(EN_SYNC_GPIO_Port, EN_SYNC_Pin, SET);
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ffc:	480b      	ldr	r0, [pc, #44]	; (800302c <HAL_UART_RxCpltCallback+0x100>)
 8002ffe:	f7fe fb42 	bl	8001686 <HAL_GPIO_WritePin>
				syncro_val = ((MY_UART1.UART_RX[7]<<8) | MY_UART1.UART_RX[8])/100.00f;
 8003002:	4c08      	ldr	r4, [pc, #32]	; (8003024 <HAL_UART_RxCpltCallback+0xf8>)
 8003004:	f894 00a3 	ldrb.w	r0, [r4, #163]	; 0xa3
 8003008:	f894 30a4 	ldrb.w	r3, [r4, #164]	; 0xa4
 800300c:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8003010:	f7fd fe14 	bl	8000c3c <__aeabi_i2f>
 8003014:	4906      	ldr	r1, [pc, #24]	; (8003030 <HAL_UART_RxCpltCallback+0x104>)
 8003016:	f7fd ff19 	bl	8000e4c <__aeabi_fdiv>
 800301a:	f8c4 00ac 	str.w	r0, [r4, #172]	; 0xac
}
 800301e:	e7b3      	b.n	8002f88 <HAL_UART_RxCpltCallback+0x5c>
 8003020:	40013800 	.word	0x40013800
 8003024:	20000210 	.word	0x20000210
 8003028:	20000020 	.word	0x20000020
 800302c:	40011000 	.word	0x40011000
 8003030:	42c80000 	.word	0x42c80000

08003034 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003034:	4770      	bx	lr
	...

08003038 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8003038:	b508      	push	{r3, lr}
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800303a:	b930      	cbnz	r0, 800304a <SSD1306_Fill+0x12>
 800303c:	2100      	movs	r1, #0
 800303e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003042:	4803      	ldr	r0, [pc, #12]	; (8003050 <SSD1306_Fill+0x18>)
 8003044:	f001 f935 	bl	80042b2 <memset>
}
 8003048:	bd08      	pop	{r3, pc}
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800304a:	21ff      	movs	r1, #255	; 0xff
 800304c:	e7f7      	b.n	800303e <SSD1306_Fill+0x6>
 800304e:	bf00      	nop
 8003050:	2000030c 	.word	0x2000030c

08003054 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
	if (
 8003054:	287f      	cmp	r0, #127	; 0x7f
 8003056:	d817      	bhi.n	8003088 <SSD1306_DrawPixel+0x34>
		x >= SSD1306_WIDTH ||
 8003058:	293f      	cmp	r1, #63	; 0x3f
 800305a:	d815      	bhi.n	8003088 <SSD1306_DrawPixel+0x34>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800305c:	4b12      	ldr	r3, [pc, #72]	; (80030a8 <SSD1306_DrawPixel+0x54>)
 800305e:	791b      	ldrb	r3, [r3, #4]
 8003060:	b113      	cbz	r3, 8003068 <SSD1306_DrawPixel+0x14>
		color = (SSD1306_COLOR_t)!color;
 8003062:	fab2 f282 	clz	r2, r2
 8003066:	0952      	lsrs	r2, r2, #5
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8003068:	2a01      	cmp	r2, #1
 800306a:	d00e      	beq.n	800308a <SSD1306_DrawPixel+0x36>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800306c:	08cb      	lsrs	r3, r1, #3
 800306e:	eb00 10c3 	add.w	r0, r0, r3, lsl #7
 8003072:	f001 0107 	and.w	r1, r1, #7
 8003076:	2301      	movs	r3, #1
 8003078:	408b      	lsls	r3, r1
 800307a:	43db      	mvns	r3, r3
 800307c:	b25b      	sxtb	r3, r3
 800307e:	4a0a      	ldr	r2, [pc, #40]	; (80030a8 <SSD1306_DrawPixel+0x54>)
 8003080:	4402      	add	r2, r0
 8003082:	7a11      	ldrb	r1, [r2, #8]
 8003084:	400b      	ands	r3, r1
 8003086:	7213      	strb	r3, [r2, #8]
	}
}
 8003088:	4770      	bx	lr
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800308a:	08cb      	lsrs	r3, r1, #3
 800308c:	eb00 10c3 	add.w	r0, r0, r3, lsl #7
 8003090:	f001 0107 	and.w	r1, r1, #7
 8003094:	2301      	movs	r3, #1
 8003096:	fa03 f101 	lsl.w	r1, r3, r1
 800309a:	4b03      	ldr	r3, [pc, #12]	; (80030a8 <SSD1306_DrawPixel+0x54>)
 800309c:	4403      	add	r3, r0
 800309e:	7a1a      	ldrb	r2, [r3, #8]
 80030a0:	430a      	orrs	r2, r1
 80030a2:	721a      	strb	r2, [r3, #8]
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	20000304 	.word	0x20000304

080030ac <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80030ac:	4b01      	ldr	r3, [pc, #4]	; (80030b4 <SSD1306_GotoXY+0x8>)
 80030ae:	8018      	strh	r0, [r3, #0]
	SSD1306.CurrentY = y;
 80030b0:	8059      	strh	r1, [r3, #2]
}
 80030b2:	4770      	bx	lr
 80030b4:	20000304 	.word	0x20000304

080030b8 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80030b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030bc:	4690      	mov	r8, r2
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80030be:	4b24      	ldr	r3, [pc, #144]	; (8003150 <SSD1306_Putc+0x98>)
 80030c0:	881b      	ldrh	r3, [r3, #0]
 80030c2:	780a      	ldrb	r2, [r1, #0]
 80030c4:	4413      	add	r3, r2
	if (
 80030c6:	2b7f      	cmp	r3, #127	; 0x7f
 80030c8:	dc3e      	bgt.n	8003148 <SSD1306_Putc+0x90>
 80030ca:	4681      	mov	r9, r0
 80030cc:	460d      	mov	r5, r1
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80030ce:	4b20      	ldr	r3, [pc, #128]	; (8003150 <SSD1306_Putc+0x98>)
 80030d0:	885b      	ldrh	r3, [r3, #2]
 80030d2:	784a      	ldrb	r2, [r1, #1]
 80030d4:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80030d6:	2b3f      	cmp	r3, #63	; 0x3f
 80030d8:	dc38      	bgt.n	800314c <SSD1306_Putc+0x94>
		/* Error */
		return 0;
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80030da:	2600      	movs	r6, #0
 80030dc:	e020      	b.n	8003120 <SSD1306_Putc+0x68>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
		for (j = 0; j < Font->FontWidth; j++) {
			if ((b << j) & 0x8000) {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80030de:	4b1c      	ldr	r3, [pc, #112]	; (8003150 <SSD1306_Putc+0x98>)
 80030e0:	8818      	ldrh	r0, [r3, #0]
 80030e2:	8859      	ldrh	r1, [r3, #2]
 80030e4:	4431      	add	r1, r6
 80030e6:	4420      	add	r0, r4
 80030e8:	fab8 f288 	clz	r2, r8
 80030ec:	0952      	lsrs	r2, r2, #5
 80030ee:	b289      	uxth	r1, r1
 80030f0:	b280      	uxth	r0, r0
 80030f2:	f7ff ffaf 	bl	8003054 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80030f6:	3401      	adds	r4, #1
 80030f8:	782b      	ldrb	r3, [r5, #0]
 80030fa:	42a3      	cmp	r3, r4
 80030fc:	d90f      	bls.n	800311e <SSD1306_Putc+0x66>
			if ((b << j) & 0x8000) {
 80030fe:	fa07 f304 	lsl.w	r3, r7, r4
 8003102:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8003106:	d0ea      	beq.n	80030de <SSD1306_Putc+0x26>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8003108:	4b11      	ldr	r3, [pc, #68]	; (8003150 <SSD1306_Putc+0x98>)
 800310a:	8818      	ldrh	r0, [r3, #0]
 800310c:	8859      	ldrh	r1, [r3, #2]
 800310e:	4431      	add	r1, r6
 8003110:	4420      	add	r0, r4
 8003112:	4642      	mov	r2, r8
 8003114:	b289      	uxth	r1, r1
 8003116:	b280      	uxth	r0, r0
 8003118:	f7ff ff9c 	bl	8003054 <SSD1306_DrawPixel>
 800311c:	e7eb      	b.n	80030f6 <SSD1306_Putc+0x3e>
	for (i = 0; i < Font->FontHeight; i++) {
 800311e:	3601      	adds	r6, #1
 8003120:	786a      	ldrb	r2, [r5, #1]
 8003122:	42b2      	cmp	r2, r6
 8003124:	d908      	bls.n	8003138 <SSD1306_Putc+0x80>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8003126:	6869      	ldr	r1, [r5, #4]
 8003128:	f1a9 0320 	sub.w	r3, r9, #32
 800312c:	fb02 6303 	mla	r3, r2, r3, r6
 8003130:	f831 7013 	ldrh.w	r7, [r1, r3, lsl #1]
		for (j = 0; j < Font->FontWidth; j++) {
 8003134:	2400      	movs	r4, #0
 8003136:	e7df      	b.n	80030f8 <SSD1306_Putc+0x40>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8003138:	782b      	ldrb	r3, [r5, #0]
 800313a:	4a05      	ldr	r2, [pc, #20]	; (8003150 <SSD1306_Putc+0x98>)
 800313c:	8811      	ldrh	r1, [r2, #0]
 800313e:	440b      	add	r3, r1
 8003140:	8013      	strh	r3, [r2, #0]
	
	/* Return character written */
	return ch;
 8003142:	4648      	mov	r0, r9
}
 8003144:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return 0;
 8003148:	2000      	movs	r0, #0
 800314a:	e7fb      	b.n	8003144 <SSD1306_Putc+0x8c>
 800314c:	2000      	movs	r0, #0
 800314e:	e7f9      	b.n	8003144 <SSD1306_Putc+0x8c>
 8003150:	20000304 	.word	0x20000304

08003154 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8003154:	b570      	push	{r4, r5, r6, lr}
 8003156:	4604      	mov	r4, r0
 8003158:	460e      	mov	r6, r1
 800315a:	4615      	mov	r5, r2
	/* Write characters */
	while (*str) {
 800315c:	e000      	b.n	8003160 <SSD1306_Puts+0xc>
			/* Return error */
			return *str;
		}
		
		/* Increase string pointer */
		str++;
 800315e:	3401      	adds	r4, #1
	while (*str) {
 8003160:	7820      	ldrb	r0, [r4, #0]
 8003162:	b138      	cbz	r0, 8003174 <SSD1306_Puts+0x20>
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8003164:	462a      	mov	r2, r5
 8003166:	4631      	mov	r1, r6
 8003168:	f7ff ffa6 	bl	80030b8 <SSD1306_Putc>
 800316c:	4603      	mov	r3, r0
 800316e:	7820      	ldrb	r0, [r4, #0]
 8003170:	4283      	cmp	r3, r0
 8003172:	d0f4      	beq.n	800315e <SSD1306_Puts+0xa>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
}
 8003174:	bd70      	pop	{r4, r5, r6, pc}
	...

08003178 <ssd1306_I2C_WriteMulti>:
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8003178:	b500      	push	{lr}
 800317a:	b0c3      	sub	sp, #268	; 0x10c
uint8_t dt[256];
dt[0] = reg;
 800317c:	f88d 1008 	strb.w	r1, [sp, #8]
uint8_t i;
for(i = 0; i < count; i++)
 8003180:	f04f 0c00 	mov.w	ip, #0
 8003184:	e009      	b.n	800319a <ssd1306_I2C_WriteMulti+0x22>
dt[i+1] = data[i];
 8003186:	f10c 0e01 	add.w	lr, ip, #1
 800318a:	f812 100c 	ldrb.w	r1, [r2, ip]
 800318e:	f10d 0c08 	add.w	ip, sp, #8
 8003192:	f80c 100e 	strb.w	r1, [ip, lr]
for(i = 0; i < count; i++)
 8003196:	fa5f fc8e 	uxtb.w	ip, lr
 800319a:	fa1f fe8c 	uxth.w	lr, ip
 800319e:	459e      	cmp	lr, r3
 80031a0:	d3f1      	bcc.n	8003186 <ssd1306_I2C_WriteMulti+0xe>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80031a2:	3301      	adds	r3, #1
 80031a4:	220a      	movs	r2, #10
 80031a6:	9200      	str	r2, [sp, #0]
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	aa02      	add	r2, sp, #8
 80031ac:	4601      	mov	r1, r0
 80031ae:	4803      	ldr	r0, [pc, #12]	; (80031bc <ssd1306_I2C_WriteMulti+0x44>)
 80031b0:	f7fe fce8 	bl	8001b84 <HAL_I2C_Master_Transmit>
}
 80031b4:	b043      	add	sp, #268	; 0x10c
 80031b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80031ba:	bf00      	nop
 80031bc:	20000210 	.word	0x20000210

080031c0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80031c0:	b500      	push	{lr}
 80031c2:	b085      	sub	sp, #20
	uint8_t dt[2];
	dt[0] = reg;
 80031c4:	f88d 100c 	strb.w	r1, [sp, #12]
	dt[1] = data;
 80031c8:	f88d 200d 	strb.w	r2, [sp, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80031cc:	230a      	movs	r3, #10
 80031ce:	9300      	str	r3, [sp, #0]
 80031d0:	2302      	movs	r3, #2
 80031d2:	aa03      	add	r2, sp, #12
 80031d4:	4601      	mov	r1, r0
 80031d6:	4803      	ldr	r0, [pc, #12]	; (80031e4 <ssd1306_I2C_Write+0x24>)
 80031d8:	f7fe fcd4 	bl	8001b84 <HAL_I2C_Master_Transmit>
}
 80031dc:	b005      	add	sp, #20
 80031de:	f85d fb04 	ldr.w	pc, [sp], #4
 80031e2:	bf00      	nop
 80031e4:	20000210 	.word	0x20000210

080031e8 <SSD1306_UpdateScreen>:
void SSD1306_UpdateScreen(void) {
 80031e8:	b510      	push	{r4, lr}
	for (m = 0; m < 8; m++) {
 80031ea:	2400      	movs	r4, #0
 80031ec:	e01a      	b.n	8003224 <SSD1306_UpdateScreen+0x3c>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80031ee:	f1a4 0250 	sub.w	r2, r4, #80	; 0x50
 80031f2:	b2d2      	uxtb	r2, r2
 80031f4:	2100      	movs	r1, #0
 80031f6:	2078      	movs	r0, #120	; 0x78
 80031f8:	f7ff ffe2 	bl	80031c0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80031fc:	2200      	movs	r2, #0
 80031fe:	4611      	mov	r1, r2
 8003200:	2078      	movs	r0, #120	; 0x78
 8003202:	f7ff ffdd 	bl	80031c0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8003206:	2210      	movs	r2, #16
 8003208:	2100      	movs	r1, #0
 800320a:	2078      	movs	r0, #120	; 0x78
 800320c:	f7ff ffd8 	bl	80031c0 <ssd1306_I2C_Write>
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8003210:	2380      	movs	r3, #128	; 0x80
 8003212:	4a06      	ldr	r2, [pc, #24]	; (800322c <SSD1306_UpdateScreen+0x44>)
 8003214:	eb02 12c4 	add.w	r2, r2, r4, lsl #7
 8003218:	2140      	movs	r1, #64	; 0x40
 800321a:	2078      	movs	r0, #120	; 0x78
 800321c:	f7ff ffac 	bl	8003178 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8003220:	3401      	adds	r4, #1
 8003222:	b2e4      	uxtb	r4, r4
 8003224:	2c07      	cmp	r4, #7
 8003226:	d9e2      	bls.n	80031ee <SSD1306_UpdateScreen+0x6>
}
 8003228:	bd10      	pop	{r4, pc}
 800322a:	bf00      	nop
 800322c:	2000030c 	.word	0x2000030c

08003230 <SSD1306_Init>:
uint8_t SSD1306_Init(void) {
 8003230:	b508      	push	{r3, lr}
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8003232:	f644 6320 	movw	r3, #20000	; 0x4e20
 8003236:	2201      	movs	r2, #1
 8003238:	2178      	movs	r1, #120	; 0x78
 800323a:	4855      	ldr	r0, [pc, #340]	; (8003390 <SSD1306_Init+0x160>)
 800323c:	f7fe fd5e 	bl	8001cfc <HAL_I2C_IsDeviceReady>
 8003240:	2800      	cmp	r0, #0
 8003242:	f040 80a3 	bne.w	800338c <SSD1306_Init+0x15c>
	uint32_t p = 2500;
 8003246:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800324a:	e000      	b.n	800324e <SSD1306_Init+0x1e>
		p--;
 800324c:	3b01      	subs	r3, #1
	while(p>0)
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1fc      	bne.n	800324c <SSD1306_Init+0x1c>
	SSD1306_WRITECOMMAND(0xAE); //display off
 8003252:	22ae      	movs	r2, #174	; 0xae
 8003254:	2100      	movs	r1, #0
 8003256:	2078      	movs	r0, #120	; 0x78
 8003258:	f7ff ffb2 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 800325c:	2220      	movs	r2, #32
 800325e:	2100      	movs	r1, #0
 8003260:	2078      	movs	r0, #120	; 0x78
 8003262:	f7ff ffad 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8003266:	2210      	movs	r2, #16
 8003268:	2100      	movs	r1, #0
 800326a:	2078      	movs	r0, #120	; 0x78
 800326c:	f7ff ffa8 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003270:	22b0      	movs	r2, #176	; 0xb0
 8003272:	2100      	movs	r1, #0
 8003274:	2078      	movs	r0, #120	; 0x78
 8003276:	f7ff ffa3 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800327a:	22c8      	movs	r2, #200	; 0xc8
 800327c:	2100      	movs	r1, #0
 800327e:	2078      	movs	r0, #120	; 0x78
 8003280:	f7ff ff9e 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8003284:	2200      	movs	r2, #0
 8003286:	4611      	mov	r1, r2
 8003288:	2078      	movs	r0, #120	; 0x78
 800328a:	f7ff ff99 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800328e:	2210      	movs	r2, #16
 8003290:	2100      	movs	r1, #0
 8003292:	2078      	movs	r0, #120	; 0x78
 8003294:	f7ff ff94 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8003298:	2240      	movs	r2, #64	; 0x40
 800329a:	2100      	movs	r1, #0
 800329c:	2078      	movs	r0, #120	; 0x78
 800329e:	f7ff ff8f 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80032a2:	2281      	movs	r2, #129	; 0x81
 80032a4:	2100      	movs	r1, #0
 80032a6:	2078      	movs	r0, #120	; 0x78
 80032a8:	f7ff ff8a 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80032ac:	22ff      	movs	r2, #255	; 0xff
 80032ae:	2100      	movs	r1, #0
 80032b0:	2078      	movs	r0, #120	; 0x78
 80032b2:	f7ff ff85 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80032b6:	22a1      	movs	r2, #161	; 0xa1
 80032b8:	2100      	movs	r1, #0
 80032ba:	2078      	movs	r0, #120	; 0x78
 80032bc:	f7ff ff80 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80032c0:	22a6      	movs	r2, #166	; 0xa6
 80032c2:	2100      	movs	r1, #0
 80032c4:	2078      	movs	r0, #120	; 0x78
 80032c6:	f7ff ff7b 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80032ca:	22a8      	movs	r2, #168	; 0xa8
 80032cc:	2100      	movs	r1, #0
 80032ce:	2078      	movs	r0, #120	; 0x78
 80032d0:	f7ff ff76 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80032d4:	223f      	movs	r2, #63	; 0x3f
 80032d6:	2100      	movs	r1, #0
 80032d8:	2078      	movs	r0, #120	; 0x78
 80032da:	f7ff ff71 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80032de:	22a4      	movs	r2, #164	; 0xa4
 80032e0:	2100      	movs	r1, #0
 80032e2:	2078      	movs	r0, #120	; 0x78
 80032e4:	f7ff ff6c 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80032e8:	22d3      	movs	r2, #211	; 0xd3
 80032ea:	2100      	movs	r1, #0
 80032ec:	2078      	movs	r0, #120	; 0x78
 80032ee:	f7ff ff67 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80032f2:	2200      	movs	r2, #0
 80032f4:	4611      	mov	r1, r2
 80032f6:	2078      	movs	r0, #120	; 0x78
 80032f8:	f7ff ff62 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80032fc:	22d5      	movs	r2, #213	; 0xd5
 80032fe:	2100      	movs	r1, #0
 8003300:	2078      	movs	r0, #120	; 0x78
 8003302:	f7ff ff5d 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8003306:	22f0      	movs	r2, #240	; 0xf0
 8003308:	2100      	movs	r1, #0
 800330a:	2078      	movs	r0, #120	; 0x78
 800330c:	f7ff ff58 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8003310:	22d9      	movs	r2, #217	; 0xd9
 8003312:	2100      	movs	r1, #0
 8003314:	2078      	movs	r0, #120	; 0x78
 8003316:	f7ff ff53 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800331a:	2222      	movs	r2, #34	; 0x22
 800331c:	2100      	movs	r1, #0
 800331e:	2078      	movs	r0, #120	; 0x78
 8003320:	f7ff ff4e 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8003324:	22da      	movs	r2, #218	; 0xda
 8003326:	2100      	movs	r1, #0
 8003328:	2078      	movs	r0, #120	; 0x78
 800332a:	f7ff ff49 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800332e:	2212      	movs	r2, #18
 8003330:	2100      	movs	r1, #0
 8003332:	2078      	movs	r0, #120	; 0x78
 8003334:	f7ff ff44 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8003338:	22db      	movs	r2, #219	; 0xdb
 800333a:	2100      	movs	r1, #0
 800333c:	2078      	movs	r0, #120	; 0x78
 800333e:	f7ff ff3f 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8003342:	2220      	movs	r2, #32
 8003344:	2100      	movs	r1, #0
 8003346:	2078      	movs	r0, #120	; 0x78
 8003348:	f7ff ff3a 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 800334c:	228d      	movs	r2, #141	; 0x8d
 800334e:	2100      	movs	r1, #0
 8003350:	2078      	movs	r0, #120	; 0x78
 8003352:	f7ff ff35 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8003356:	2214      	movs	r2, #20
 8003358:	2100      	movs	r1, #0
 800335a:	2078      	movs	r0, #120	; 0x78
 800335c:	f7ff ff30 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8003360:	22af      	movs	r2, #175	; 0xaf
 8003362:	2100      	movs	r1, #0
 8003364:	2078      	movs	r0, #120	; 0x78
 8003366:	f7ff ff2b 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800336a:	222e      	movs	r2, #46	; 0x2e
 800336c:	2100      	movs	r1, #0
 800336e:	2078      	movs	r0, #120	; 0x78
 8003370:	f7ff ff26 	bl	80031c0 <ssd1306_I2C_Write>
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8003374:	2000      	movs	r0, #0
 8003376:	f7ff fe5f 	bl	8003038 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 800337a:	f7ff ff35 	bl	80031e8 <SSD1306_UpdateScreen>
	SSD1306.CurrentX = 0;
 800337e:	4b05      	ldr	r3, [pc, #20]	; (8003394 <SSD1306_Init+0x164>)
 8003380:	2200      	movs	r2, #0
 8003382:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8003384:	805a      	strh	r2, [r3, #2]
	SSD1306.Initialized = 1;
 8003386:	2001      	movs	r0, #1
 8003388:	7158      	strb	r0, [r3, #5]
}
 800338a:	bd08      	pop	{r3, pc}
		return 0;
 800338c:	2000      	movs	r0, #0
 800338e:	e7fc      	b.n	800338a <SSD1306_Init+0x15a>
 8003390:	20000210 	.word	0x20000210
 8003394:	20000304 	.word	0x20000304

08003398 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003398:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800339a:	4b0e      	ldr	r3, [pc, #56]	; (80033d4 <HAL_MspInit+0x3c>)
 800339c:	699a      	ldr	r2, [r3, #24]
 800339e:	f042 0201 	orr.w	r2, r2, #1
 80033a2:	619a      	str	r2, [r3, #24]
 80033a4:	699a      	ldr	r2, [r3, #24]
 80033a6:	f002 0201 	and.w	r2, r2, #1
 80033aa:	9200      	str	r2, [sp, #0]
 80033ac:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80033ae:	69da      	ldr	r2, [r3, #28]
 80033b0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80033b4:	61da      	str	r2, [r3, #28]
 80033b6:	69db      	ldr	r3, [r3, #28]
 80033b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033bc:	9301      	str	r3, [sp, #4]
 80033be:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80033c0:	4a05      	ldr	r2, [pc, #20]	; (80033d8 <HAL_MspInit+0x40>)
 80033c2:	6853      	ldr	r3, [r2, #4]
 80033c4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80033c8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80033cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033ce:	b002      	add	sp, #8
 80033d0:	4770      	bx	lr
 80033d2:	bf00      	nop
 80033d4:	40021000 	.word	0x40021000
 80033d8:	40010000 	.word	0x40010000

080033dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80033dc:	b510      	push	{r4, lr}
 80033de:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033e0:	2300      	movs	r3, #0
 80033e2:	9302      	str	r3, [sp, #8]
 80033e4:	9303      	str	r3, [sp, #12]
 80033e6:	9304      	str	r3, [sp, #16]
 80033e8:	9305      	str	r3, [sp, #20]
  if(hi2c->Instance==I2C1)
 80033ea:	6802      	ldr	r2, [r0, #0]
 80033ec:	4b15      	ldr	r3, [pc, #84]	; (8003444 <HAL_I2C_MspInit+0x68>)
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d001      	beq.n	80033f6 <HAL_I2C_MspInit+0x1a>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80033f2:	b006      	add	sp, #24
 80033f4:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033f6:	4c14      	ldr	r4, [pc, #80]	; (8003448 <HAL_I2C_MspInit+0x6c>)
 80033f8:	69a3      	ldr	r3, [r4, #24]
 80033fa:	f043 0308 	orr.w	r3, r3, #8
 80033fe:	61a3      	str	r3, [r4, #24]
 8003400:	69a3      	ldr	r3, [r4, #24]
 8003402:	f003 0308 	and.w	r3, r3, #8
 8003406:	9300      	str	r3, [sp, #0]
 8003408:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800340a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800340e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003410:	2312      	movs	r3, #18
 8003412:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003414:	2303      	movs	r3, #3
 8003416:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003418:	a902      	add	r1, sp, #8
 800341a:	480c      	ldr	r0, [pc, #48]	; (800344c <HAL_I2C_MspInit+0x70>)
 800341c:	f7fe f81a 	bl	8001454 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8003420:	4a0b      	ldr	r2, [pc, #44]	; (8003450 <HAL_I2C_MspInit+0x74>)
 8003422:	6853      	ldr	r3, [r2, #4]
 8003424:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003428:	f043 0302 	orr.w	r3, r3, #2
 800342c:	6053      	str	r3, [r2, #4]
    __HAL_RCC_I2C1_CLK_ENABLE();
 800342e:	69e3      	ldr	r3, [r4, #28]
 8003430:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003434:	61e3      	str	r3, [r4, #28]
 8003436:	69e3      	ldr	r3, [r4, #28]
 8003438:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800343c:	9301      	str	r3, [sp, #4]
 800343e:	9b01      	ldr	r3, [sp, #4]
}
 8003440:	e7d7      	b.n	80033f2 <HAL_I2C_MspInit+0x16>
 8003442:	bf00      	nop
 8003444:	40005400 	.word	0x40005400
 8003448:	40021000 	.word	0x40021000
 800344c:	40010c00 	.word	0x40010c00
 8003450:	40010000 	.word	0x40010000

08003454 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003456:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003458:	2300      	movs	r3, #0
 800345a:	9302      	str	r3, [sp, #8]
 800345c:	9303      	str	r3, [sp, #12]
 800345e:	9304      	str	r3, [sp, #16]
 8003460:	9305      	str	r3, [sp, #20]
  if(huart->Instance==USART1)
 8003462:	6802      	ldr	r2, [r0, #0]
 8003464:	4b25      	ldr	r3, [pc, #148]	; (80034fc <HAL_UART_MspInit+0xa8>)
 8003466:	429a      	cmp	r2, r3
 8003468:	d001      	beq.n	800346e <HAL_UART_MspInit+0x1a>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800346a:	b007      	add	sp, #28
 800346c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800346e:	4604      	mov	r4, r0
    __HAL_RCC_USART1_CLK_ENABLE();
 8003470:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8003474:	699a      	ldr	r2, [r3, #24]
 8003476:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800347a:	619a      	str	r2, [r3, #24]
 800347c:	699a      	ldr	r2, [r3, #24]
 800347e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003482:	9200      	str	r2, [sp, #0]
 8003484:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003486:	699a      	ldr	r2, [r3, #24]
 8003488:	f042 0208 	orr.w	r2, r2, #8
 800348c:	619a      	str	r2, [r3, #24]
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	f003 0308 	and.w	r3, r3, #8
 8003494:	9301      	str	r3, [sp, #4]
 8003496:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003498:	2340      	movs	r3, #64	; 0x40
 800349a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800349c:	2302      	movs	r3, #2
 800349e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034a0:	2303      	movs	r3, #3
 80034a2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034a4:	4f16      	ldr	r7, [pc, #88]	; (8003500 <HAL_UART_MspInit+0xac>)
 80034a6:	a902      	add	r1, sp, #8
 80034a8:	4638      	mov	r0, r7
 80034aa:	f7fd ffd3 	bl	8001454 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80034ae:	2680      	movs	r6, #128	; 0x80
 80034b0:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034b2:	2500      	movs	r5, #0
 80034b4:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b6:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034b8:	a902      	add	r1, sp, #8
 80034ba:	4638      	mov	r0, r7
 80034bc:	f7fd ffca 	bl	8001454 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART1_ENABLE();
 80034c0:	4a10      	ldr	r2, [pc, #64]	; (8003504 <HAL_UART_MspInit+0xb0>)
 80034c2:	6853      	ldr	r3, [r2, #4]
 80034c4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80034c8:	f043 0304 	orr.w	r3, r3, #4
 80034cc:	6053      	str	r3, [r2, #4]
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80034ce:	480e      	ldr	r0, [pc, #56]	; (8003508 <HAL_UART_MspInit+0xb4>)
 80034d0:	4b0e      	ldr	r3, [pc, #56]	; (800350c <HAL_UART_MspInit+0xb8>)
 80034d2:	6003      	str	r3, [r0, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80034d4:	6045      	str	r5, [r0, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034d6:	6085      	str	r5, [r0, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80034d8:	60c6      	str	r6, [r0, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80034da:	6105      	str	r5, [r0, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80034dc:	6145      	str	r5, [r0, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80034de:	2320      	movs	r3, #32
 80034e0:	6183      	str	r3, [r0, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80034e2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80034e6:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80034e8:	f7fd fea0 	bl	800122c <HAL_DMA_Init>
 80034ec:	b918      	cbnz	r0, 80034f6 <HAL_UART_MspInit+0xa2>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80034ee:	4b06      	ldr	r3, [pc, #24]	; (8003508 <HAL_UART_MspInit+0xb4>)
 80034f0:	63e3      	str	r3, [r4, #60]	; 0x3c
 80034f2:	625c      	str	r4, [r3, #36]	; 0x24
}
 80034f4:	e7b9      	b.n	800346a <HAL_UART_MspInit+0x16>
      Error_Handler();
 80034f6:	f7ff fd9d 	bl	8003034 <Error_Handler>
 80034fa:	e7f8      	b.n	80034ee <HAL_UART_MspInit+0x9a>
 80034fc:	40013800 	.word	0x40013800
 8003500:	40010c00 	.word	0x40010c00
 8003504:	40010000 	.word	0x40010000
 8003508:	200002c0 	.word	0x200002c0
 800350c:	40020058 	.word	0x40020058

08003510 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003510:	4770      	bx	lr

08003512 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003512:	e7fe      	b.n	8003512 <HardFault_Handler>

08003514 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003514:	e7fe      	b.n	8003514 <MemManage_Handler>

08003516 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003516:	e7fe      	b.n	8003516 <BusFault_Handler>

08003518 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003518:	e7fe      	b.n	8003518 <UsageFault_Handler>

0800351a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800351a:	4770      	bx	lr

0800351c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800351c:	4770      	bx	lr

0800351e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800351e:	4770      	bx	lr

08003520 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003520:	b538      	push	{r3, r4, r5, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */
static int tick=0, count_pbup=0, count_pbdown=0;
float buffer_syncro = syncro_val;
 8003522:	4b4e      	ldr	r3, [pc, #312]	; (800365c <SysTick_Handler+0x13c>)
 8003524:	681c      	ldr	r4, [r3, #0]
		if(!HAL_GPIO_ReadPin(PB_UP_GPIO_Port, PB_UP_Pin)){
 8003526:	2108      	movs	r1, #8
 8003528:	484d      	ldr	r0, [pc, #308]	; (8003660 <SysTick_Handler+0x140>)
 800352a:	f7fe f8a5 	bl	8001678 <HAL_GPIO_ReadPin>
 800352e:	b9e8      	cbnz	r0, 800356c <SysTick_Handler+0x4c>
			count_pbup++;
 8003530:	4a4c      	ldr	r2, [pc, #304]	; (8003664 <SysTick_Handler+0x144>)
 8003532:	6813      	ldr	r3, [r2, #0]
 8003534:	3301      	adds	r3, #1
 8003536:	6013      	str	r3, [r2, #0]
		}
		else {
			count_pbdown=0;
			count_pbup=0;
		}
	if(tick%100 == 0){
 8003538:	4b4a      	ldr	r3, [pc, #296]	; (8003664 <SysTick_Handler+0x144>)
 800353a:	689a      	ldr	r2, [r3, #8]
 800353c:	494a      	ldr	r1, [pc, #296]	; (8003668 <SysTick_Handler+0x148>)
 800353e:	fb81 3102 	smull	r3, r1, r1, r2
 8003542:	17d3      	asrs	r3, r2, #31
 8003544:	ebc3 1361 	rsb	r3, r3, r1, asr #5
 8003548:	2164      	movs	r1, #100	; 0x64
 800354a:	fb01 2313 	mls	r3, r1, r3, r2
 800354e:	b933      	cbnz	r3, 800355e <SysTick_Handler+0x3e>
		if(count_pbup){
 8003550:	4b44      	ldr	r3, [pc, #272]	; (8003664 <SysTick_Handler+0x144>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	b9db      	cbnz	r3, 800358e <SysTick_Handler+0x6e>
				buffer_syncro = buffer_syncro + 10;
			}
			syncro_val = syncro_value(buffer_syncro);
		}

		if(count_pbdown){
 8003556:	4b43      	ldr	r3, [pc, #268]	; (8003664 <SysTick_Handler+0x144>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d14d      	bne.n	80035fa <SysTick_Handler+0xda>
			}
			syncro_val = syncro_value(buffer_syncro);
		}

	}
tick++;
 800355e:	4a41      	ldr	r2, [pc, #260]	; (8003664 <SysTick_Handler+0x144>)
 8003560:	6893      	ldr	r3, [r2, #8]
 8003562:	3301      	adds	r3, #1
 8003564:	6093      	str	r3, [r2, #8]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003566:	f7fd fdb9 	bl	80010dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800356a:	bd38      	pop	{r3, r4, r5, pc}
		else if(!HAL_GPIO_ReadPin(PB_DOWN_GPIO_Port, PB_DOWN_Pin)){
 800356c:	2110      	movs	r1, #16
 800356e:	483c      	ldr	r0, [pc, #240]	; (8003660 <SysTick_Handler+0x140>)
 8003570:	f7fe f882 	bl	8001678 <HAL_GPIO_ReadPin>
 8003574:	b930      	cbnz	r0, 8003584 <SysTick_Handler+0x64>
			count_pbdown++;
 8003576:	4b3b      	ldr	r3, [pc, #236]	; (8003664 <SysTick_Handler+0x144>)
 8003578:	685a      	ldr	r2, [r3, #4]
 800357a:	3201      	adds	r2, #1
 800357c:	605a      	str	r2, [r3, #4]
			count_pbup=0;
 800357e:	2200      	movs	r2, #0
 8003580:	601a      	str	r2, [r3, #0]
 8003582:	e7d9      	b.n	8003538 <SysTick_Handler+0x18>
			count_pbdown=0;
 8003584:	4b37      	ldr	r3, [pc, #220]	; (8003664 <SysTick_Handler+0x144>)
 8003586:	2200      	movs	r2, #0
 8003588:	605a      	str	r2, [r3, #4]
			count_pbup=0;
 800358a:	601a      	str	r2, [r3, #0]
 800358c:	e7d4      	b.n	8003538 <SysTick_Handler+0x18>
			HAL_GPIO_WritePin(EN_SYNC_GPIO_Port, EN_SYNC_Pin, SET);
 800358e:	4d37      	ldr	r5, [pc, #220]	; (800366c <SysTick_Handler+0x14c>)
 8003590:	2201      	movs	r2, #1
 8003592:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003596:	4628      	mov	r0, r5
 8003598:	f7fe f875 	bl	8001686 <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(LED_BLINK_GPIO_Port, LED_BLINK_Pin);
 800359c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80035a0:	4628      	mov	r0, r5
 80035a2:	f7fe f876 	bl	8001692 <HAL_GPIO_TogglePin>
			if((count_pbup<400)){
 80035a6:	4b2f      	ldr	r3, [pc, #188]	; (8003664 <SysTick_Handler+0x144>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80035ae:	da0b      	bge.n	80035c8 <SysTick_Handler+0xa8>
				buffer_syncro = buffer_syncro + 1;
 80035b0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80035b4:	4620      	mov	r0, r4
 80035b6:	f7fd fa8d 	bl	8000ad4 <__addsf3>
 80035ba:	4604      	mov	r4, r0
			syncro_val = syncro_value(buffer_syncro);
 80035bc:	4620      	mov	r0, r4
 80035be:	f7ff fae5 	bl	8002b8c <syncro_value>
 80035c2:	4b26      	ldr	r3, [pc, #152]	; (800365c <SysTick_Handler+0x13c>)
 80035c4:	6018      	str	r0, [r3, #0]
 80035c6:	e7c6      	b.n	8003556 <SysTick_Handler+0x36>
			else if(count_pbup<1000){
 80035c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80035cc:	da06      	bge.n	80035dc <SysTick_Handler+0xbc>
				buffer_syncro = buffer_syncro + 2;
 80035ce:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80035d2:	4620      	mov	r0, r4
 80035d4:	f7fd fa7e 	bl	8000ad4 <__addsf3>
 80035d8:	4604      	mov	r4, r0
 80035da:	e7ef      	b.n	80035bc <SysTick_Handler+0x9c>
			else if(count_pbup<2000){
 80035dc:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80035e0:	da05      	bge.n	80035ee <SysTick_Handler+0xce>
				buffer_syncro = buffer_syncro + 5;
 80035e2:	4923      	ldr	r1, [pc, #140]	; (8003670 <SysTick_Handler+0x150>)
 80035e4:	4620      	mov	r0, r4
 80035e6:	f7fd fa75 	bl	8000ad4 <__addsf3>
 80035ea:	4604      	mov	r4, r0
 80035ec:	e7e6      	b.n	80035bc <SysTick_Handler+0x9c>
				buffer_syncro = buffer_syncro + 10;
 80035ee:	4921      	ldr	r1, [pc, #132]	; (8003674 <SysTick_Handler+0x154>)
 80035f0:	4620      	mov	r0, r4
 80035f2:	f7fd fa6f 	bl	8000ad4 <__addsf3>
 80035f6:	4604      	mov	r4, r0
 80035f8:	e7e0      	b.n	80035bc <SysTick_Handler+0x9c>
			HAL_GPIO_WritePin(EN_SYNC_GPIO_Port, EN_SYNC_Pin, SET);
 80035fa:	4d1c      	ldr	r5, [pc, #112]	; (800366c <SysTick_Handler+0x14c>)
 80035fc:	2201      	movs	r2, #1
 80035fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003602:	4628      	mov	r0, r5
 8003604:	f7fe f83f 	bl	8001686 <HAL_GPIO_WritePin>
			HAL_GPIO_TogglePin(LED_BLINK_GPIO_Port, LED_BLINK_Pin);
 8003608:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800360c:	4628      	mov	r0, r5
 800360e:	f7fe f840 	bl	8001692 <HAL_GPIO_TogglePin>
			if(count_pbdown<400){
 8003612:	4b14      	ldr	r3, [pc, #80]	; (8003664 <SysTick_Handler+0x144>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800361a:	da09      	bge.n	8003630 <SysTick_Handler+0x110>
				buffer_syncro = buffer_syncro - 1;
 800361c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003620:	4620      	mov	r0, r4
 8003622:	f7fd fa55 	bl	8000ad0 <__aeabi_fsub>
			syncro_val = syncro_value(buffer_syncro);
 8003626:	f7ff fab1 	bl	8002b8c <syncro_value>
 800362a:	4b0c      	ldr	r3, [pc, #48]	; (800365c <SysTick_Handler+0x13c>)
 800362c:	6018      	str	r0, [r3, #0]
 800362e:	e796      	b.n	800355e <SysTick_Handler+0x3e>
			else if(count_pbdown<1000){
 8003630:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003634:	da05      	bge.n	8003642 <SysTick_Handler+0x122>
				buffer_syncro = buffer_syncro - 2;
 8003636:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800363a:	4620      	mov	r0, r4
 800363c:	f7fd fa48 	bl	8000ad0 <__aeabi_fsub>
 8003640:	e7f1      	b.n	8003626 <SysTick_Handler+0x106>
			else if(count_pbdown<2000){
 8003642:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003646:	da04      	bge.n	8003652 <SysTick_Handler+0x132>
				buffer_syncro = buffer_syncro - 5;
 8003648:	4909      	ldr	r1, [pc, #36]	; (8003670 <SysTick_Handler+0x150>)
 800364a:	4620      	mov	r0, r4
 800364c:	f7fd fa40 	bl	8000ad0 <__aeabi_fsub>
 8003650:	e7e9      	b.n	8003626 <SysTick_Handler+0x106>
				buffer_syncro = buffer_syncro - 10;
 8003652:	4908      	ldr	r1, [pc, #32]	; (8003674 <SysTick_Handler+0x154>)
 8003654:	4620      	mov	r0, r4
 8003656:	f7fd fa3b 	bl	8000ad0 <__aeabi_fsub>
 800365a:	e7e4      	b.n	8003626 <SysTick_Handler+0x106>
 800365c:	200002bc 	.word	0x200002bc
 8003660:	40010c00 	.word	0x40010c00
 8003664:	2000070c 	.word	0x2000070c
 8003668:	51eb851f 	.word	0x51eb851f
 800366c:	40011000 	.word	0x40011000
 8003670:	40a00000 	.word	0x40a00000
 8003674:	41200000 	.word	0x41200000

08003678 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003678:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800367a:	4802      	ldr	r0, [pc, #8]	; (8003684 <DMA1_Channel5_IRQHandler+0xc>)
 800367c:	f7fd fe48 	bl	8001310 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8003680:	bd08      	pop	{r3, pc}
 8003682:	bf00      	nop
 8003684:	200002c0 	.word	0x200002c0

08003688 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8003688:	2001      	movs	r0, #1
 800368a:	4770      	bx	lr

0800368c <_kill>:

int _kill(int pid, int sig)
{
 800368c:	b508      	push	{r3, lr}
	errno = EINVAL;
 800368e:	f000 fe63 	bl	8004358 <__errno>
 8003692:	2316      	movs	r3, #22
 8003694:	6003      	str	r3, [r0, #0]
	return -1;
}
 8003696:	f04f 30ff 	mov.w	r0, #4294967295
 800369a:	bd08      	pop	{r3, pc}

0800369c <_exit>:

void _exit (int status)
{
 800369c:	b508      	push	{r3, lr}
	_kill(status, -1);
 800369e:	f04f 31ff 	mov.w	r1, #4294967295
 80036a2:	f7ff fff3 	bl	800368c <_kill>
	while (1) {}		/* Make sure we hang here */
 80036a6:	e7fe      	b.n	80036a6 <_exit+0xa>

080036a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80036a8:	b570      	push	{r4, r5, r6, lr}
 80036aa:	460c      	mov	r4, r1
 80036ac:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036ae:	2500      	movs	r5, #0
 80036b0:	e006      	b.n	80036c0 <_read+0x18>
	{
		*ptr++ = __io_getchar();
 80036b2:	f3af 8000 	nop.w
 80036b6:	4621      	mov	r1, r4
 80036b8:	f801 0b01 	strb.w	r0, [r1], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036bc:	3501      	adds	r5, #1
		*ptr++ = __io_getchar();
 80036be:	460c      	mov	r4, r1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036c0:	42b5      	cmp	r5, r6
 80036c2:	dbf6      	blt.n	80036b2 <_read+0xa>
	}

return len;
}
 80036c4:	4630      	mov	r0, r6
 80036c6:	bd70      	pop	{r4, r5, r6, pc}

080036c8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80036c8:	b570      	push	{r4, r5, r6, lr}
 80036ca:	460c      	mov	r4, r1
 80036cc:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036ce:	2500      	movs	r5, #0
 80036d0:	e004      	b.n	80036dc <_write+0x14>
	{
		__io_putchar(*ptr++);
 80036d2:	f814 0b01 	ldrb.w	r0, [r4], #1
 80036d6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036da:	3501      	adds	r5, #1
 80036dc:	42b5      	cmp	r5, r6
 80036de:	dbf8      	blt.n	80036d2 <_write+0xa>
	}
	return len;
}
 80036e0:	4630      	mov	r0, r6
 80036e2:	bd70      	pop	{r4, r5, r6, pc}

080036e4 <_sbrk>:

caddr_t _sbrk(int incr)
{
 80036e4:	b508      	push	{r3, lr}
 80036e6:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80036e8:	4a0b      	ldr	r2, [pc, #44]	; (8003718 <_sbrk+0x34>)
 80036ea:	6812      	ldr	r2, [r2, #0]
 80036ec:	b142      	cbz	r2, 8003700 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 80036ee:	4a0a      	ldr	r2, [pc, #40]	; (8003718 <_sbrk+0x34>)
 80036f0:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 80036f2:	4403      	add	r3, r0
 80036f4:	466a      	mov	r2, sp
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d806      	bhi.n	8003708 <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 80036fa:	4a07      	ldr	r2, [pc, #28]	; (8003718 <_sbrk+0x34>)
 80036fc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 80036fe:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8003700:	4a05      	ldr	r2, [pc, #20]	; (8003718 <_sbrk+0x34>)
 8003702:	4906      	ldr	r1, [pc, #24]	; (800371c <_sbrk+0x38>)
 8003704:	6011      	str	r1, [r2, #0]
 8003706:	e7f2      	b.n	80036ee <_sbrk+0xa>
		errno = ENOMEM;
 8003708:	f000 fe26 	bl	8004358 <__errno>
 800370c:	230c      	movs	r3, #12
 800370e:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8003710:	f04f 30ff 	mov.w	r0, #4294967295
 8003714:	e7f3      	b.n	80036fe <_sbrk+0x1a>
 8003716:	bf00      	nop
 8003718:	20000718 	.word	0x20000718
 800371c:	20000870 	.word	0x20000870

08003720 <_close>:

int _close(int file)
{
	return -1;
}
 8003720:	f04f 30ff 	mov.w	r0, #4294967295
 8003724:	4770      	bx	lr

08003726 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8003726:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800372a:	604b      	str	r3, [r1, #4]
	return 0;
}
 800372c:	2000      	movs	r0, #0
 800372e:	4770      	bx	lr

08003730 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8003730:	2001      	movs	r0, #1
 8003732:	4770      	bx	lr

08003734 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8003734:	2000      	movs	r0, #0
 8003736:	4770      	bx	lr

08003738 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003738:	4b0f      	ldr	r3, [pc, #60]	; (8003778 <SystemInit+0x40>)
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	f042 0201 	orr.w	r2, r2, #1
 8003740:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003742:	6859      	ldr	r1, [r3, #4]
 8003744:	4a0d      	ldr	r2, [pc, #52]	; (800377c <SystemInit+0x44>)
 8003746:	400a      	ands	r2, r1
 8003748:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003750:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003754:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800375c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800375e:	685a      	ldr	r2, [r3, #4]
 8003760:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003764:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003766:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800376a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800376c:	4b04      	ldr	r3, [pc, #16]	; (8003780 <SystemInit+0x48>)
 800376e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003772:	609a      	str	r2, [r3, #8]
#endif 
}
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	40021000 	.word	0x40021000
 800377c:	f8ff0000 	.word	0xf8ff0000
 8003780:	e000ed00 	.word	0xe000ed00

08003784 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003784:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003786:	e003      	b.n	8003790 <LoopCopyDataInit>

08003788 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003788:	4b0b      	ldr	r3, [pc, #44]	; (80037b8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800378a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800378c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800378e:	3104      	adds	r1, #4

08003790 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003790:	480a      	ldr	r0, [pc, #40]	; (80037bc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003792:	4b0b      	ldr	r3, [pc, #44]	; (80037c0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003794:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003796:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003798:	d3f6      	bcc.n	8003788 <CopyDataInit>
  ldr r2, =_sbss
 800379a:	4a0a      	ldr	r2, [pc, #40]	; (80037c4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800379c:	e002      	b.n	80037a4 <LoopFillZerobss>

0800379e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800379e:	2300      	movs	r3, #0
  str r3, [r2], #4
 80037a0:	f842 3b04 	str.w	r3, [r2], #4

080037a4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80037a4:	4b08      	ldr	r3, [pc, #32]	; (80037c8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80037a6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80037a8:	d3f9      	bcc.n	800379e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80037aa:	f7ff ffc5 	bl	8003738 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80037ae:	f000 fdd9 	bl	8004364 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80037b2:	f7ff faf5 	bl	8002da0 <main>
  bx lr
 80037b6:	4770      	bx	lr
  ldr r3, =_sidata
 80037b8:	0800909c 	.word	0x0800909c
  ldr r0, =_sdata
 80037bc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80037c0:	200001f0 	.word	0x200001f0
  ldr r2, =_sbss
 80037c4:	200001f0 	.word	0x200001f0
  ldr r3, = _ebss
 80037c8:	2000086c 	.word	0x2000086c

080037cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80037cc:	e7fe      	b.n	80037cc <ADC1_2_IRQHandler>

080037ce <__cvt>:
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037d4:	461f      	mov	r7, r3
 80037d6:	bfbb      	ittet	lt
 80037d8:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80037dc:	461f      	movlt	r7, r3
 80037de:	2300      	movge	r3, #0
 80037e0:	232d      	movlt	r3, #45	; 0x2d
 80037e2:	b088      	sub	sp, #32
 80037e4:	4614      	mov	r4, r2
 80037e6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80037e8:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80037ea:	7013      	strb	r3, [r2, #0]
 80037ec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80037ee:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80037f2:	f023 0820 	bic.w	r8, r3, #32
 80037f6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80037fa:	d005      	beq.n	8003808 <__cvt+0x3a>
 80037fc:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003800:	d100      	bne.n	8003804 <__cvt+0x36>
 8003802:	3501      	adds	r5, #1
 8003804:	2302      	movs	r3, #2
 8003806:	e000      	b.n	800380a <__cvt+0x3c>
 8003808:	2303      	movs	r3, #3
 800380a:	aa07      	add	r2, sp, #28
 800380c:	9204      	str	r2, [sp, #16]
 800380e:	aa06      	add	r2, sp, #24
 8003810:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003814:	e9cd 3500 	strd	r3, r5, [sp]
 8003818:	4622      	mov	r2, r4
 800381a:	463b      	mov	r3, r7
 800381c:	f000 fe60 	bl	80044e0 <_dtoa_r>
 8003820:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003824:	4606      	mov	r6, r0
 8003826:	d102      	bne.n	800382e <__cvt+0x60>
 8003828:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800382a:	07db      	lsls	r3, r3, #31
 800382c:	d522      	bpl.n	8003874 <__cvt+0xa6>
 800382e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003832:	eb06 0905 	add.w	r9, r6, r5
 8003836:	d110      	bne.n	800385a <__cvt+0x8c>
 8003838:	7833      	ldrb	r3, [r6, #0]
 800383a:	2b30      	cmp	r3, #48	; 0x30
 800383c:	d10a      	bne.n	8003854 <__cvt+0x86>
 800383e:	2200      	movs	r2, #0
 8003840:	2300      	movs	r3, #0
 8003842:	4620      	mov	r0, r4
 8003844:	4639      	mov	r1, r7
 8003846:	f7fd f8af 	bl	80009a8 <__aeabi_dcmpeq>
 800384a:	b918      	cbnz	r0, 8003854 <__cvt+0x86>
 800384c:	f1c5 0501 	rsb	r5, r5, #1
 8003850:	f8ca 5000 	str.w	r5, [sl]
 8003854:	f8da 3000 	ldr.w	r3, [sl]
 8003858:	4499      	add	r9, r3
 800385a:	2200      	movs	r2, #0
 800385c:	2300      	movs	r3, #0
 800385e:	4620      	mov	r0, r4
 8003860:	4639      	mov	r1, r7
 8003862:	f7fd f8a1 	bl	80009a8 <__aeabi_dcmpeq>
 8003866:	b108      	cbz	r0, 800386c <__cvt+0x9e>
 8003868:	f8cd 901c 	str.w	r9, [sp, #28]
 800386c:	2230      	movs	r2, #48	; 0x30
 800386e:	9b07      	ldr	r3, [sp, #28]
 8003870:	454b      	cmp	r3, r9
 8003872:	d307      	bcc.n	8003884 <__cvt+0xb6>
 8003874:	4630      	mov	r0, r6
 8003876:	9b07      	ldr	r3, [sp, #28]
 8003878:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800387a:	1b9b      	subs	r3, r3, r6
 800387c:	6013      	str	r3, [r2, #0]
 800387e:	b008      	add	sp, #32
 8003880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003884:	1c59      	adds	r1, r3, #1
 8003886:	9107      	str	r1, [sp, #28]
 8003888:	701a      	strb	r2, [r3, #0]
 800388a:	e7f0      	b.n	800386e <__cvt+0xa0>

0800388c <__exponent>:
 800388c:	4603      	mov	r3, r0
 800388e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003890:	2900      	cmp	r1, #0
 8003892:	f803 2b02 	strb.w	r2, [r3], #2
 8003896:	bfb6      	itet	lt
 8003898:	222d      	movlt	r2, #45	; 0x2d
 800389a:	222b      	movge	r2, #43	; 0x2b
 800389c:	4249      	neglt	r1, r1
 800389e:	2909      	cmp	r1, #9
 80038a0:	7042      	strb	r2, [r0, #1]
 80038a2:	dd2a      	ble.n	80038fa <__exponent+0x6e>
 80038a4:	f10d 0207 	add.w	r2, sp, #7
 80038a8:	4617      	mov	r7, r2
 80038aa:	260a      	movs	r6, #10
 80038ac:	fb91 f5f6 	sdiv	r5, r1, r6
 80038b0:	4694      	mov	ip, r2
 80038b2:	fb06 1415 	mls	r4, r6, r5, r1
 80038b6:	3430      	adds	r4, #48	; 0x30
 80038b8:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80038bc:	460c      	mov	r4, r1
 80038be:	2c63      	cmp	r4, #99	; 0x63
 80038c0:	4629      	mov	r1, r5
 80038c2:	f102 32ff 	add.w	r2, r2, #4294967295
 80038c6:	dcf1      	bgt.n	80038ac <__exponent+0x20>
 80038c8:	3130      	adds	r1, #48	; 0x30
 80038ca:	f1ac 0402 	sub.w	r4, ip, #2
 80038ce:	f802 1c01 	strb.w	r1, [r2, #-1]
 80038d2:	4622      	mov	r2, r4
 80038d4:	1c41      	adds	r1, r0, #1
 80038d6:	42ba      	cmp	r2, r7
 80038d8:	d30a      	bcc.n	80038f0 <__exponent+0x64>
 80038da:	f10d 0209 	add.w	r2, sp, #9
 80038de:	eba2 020c 	sub.w	r2, r2, ip
 80038e2:	42bc      	cmp	r4, r7
 80038e4:	bf88      	it	hi
 80038e6:	2200      	movhi	r2, #0
 80038e8:	4413      	add	r3, r2
 80038ea:	1a18      	subs	r0, r3, r0
 80038ec:	b003      	add	sp, #12
 80038ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038f0:	f812 5b01 	ldrb.w	r5, [r2], #1
 80038f4:	f801 5f01 	strb.w	r5, [r1, #1]!
 80038f8:	e7ed      	b.n	80038d6 <__exponent+0x4a>
 80038fa:	2330      	movs	r3, #48	; 0x30
 80038fc:	3130      	adds	r1, #48	; 0x30
 80038fe:	7083      	strb	r3, [r0, #2]
 8003900:	70c1      	strb	r1, [r0, #3]
 8003902:	1d03      	adds	r3, r0, #4
 8003904:	e7f1      	b.n	80038ea <__exponent+0x5e>
	...

08003908 <_printf_float>:
 8003908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800390c:	b091      	sub	sp, #68	; 0x44
 800390e:	460c      	mov	r4, r1
 8003910:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003914:	4616      	mov	r6, r2
 8003916:	461f      	mov	r7, r3
 8003918:	4605      	mov	r5, r0
 800391a:	f000 fcd3 	bl	80042c4 <_localeconv_r>
 800391e:	6803      	ldr	r3, [r0, #0]
 8003920:	4618      	mov	r0, r3
 8003922:	9309      	str	r3, [sp, #36]	; 0x24
 8003924:	f7fc fc14 	bl	8000150 <strlen>
 8003928:	2300      	movs	r3, #0
 800392a:	930e      	str	r3, [sp, #56]	; 0x38
 800392c:	f8d8 3000 	ldr.w	r3, [r8]
 8003930:	900a      	str	r0, [sp, #40]	; 0x28
 8003932:	3307      	adds	r3, #7
 8003934:	f023 0307 	bic.w	r3, r3, #7
 8003938:	f103 0208 	add.w	r2, r3, #8
 800393c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003940:	f8d4 b000 	ldr.w	fp, [r4]
 8003944:	f8c8 2000 	str.w	r2, [r8]
 8003948:	e9d3 a800 	ldrd	sl, r8, [r3]
 800394c:	4652      	mov	r2, sl
 800394e:	4643      	mov	r3, r8
 8003950:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003954:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8003958:	930b      	str	r3, [sp, #44]	; 0x2c
 800395a:	f04f 32ff 	mov.w	r2, #4294967295
 800395e:	4650      	mov	r0, sl
 8003960:	4b9c      	ldr	r3, [pc, #624]	; (8003bd4 <_printf_float+0x2cc>)
 8003962:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003964:	f7fd f852 	bl	8000a0c <__aeabi_dcmpun>
 8003968:	bb70      	cbnz	r0, 80039c8 <_printf_float+0xc0>
 800396a:	f04f 32ff 	mov.w	r2, #4294967295
 800396e:	4650      	mov	r0, sl
 8003970:	4b98      	ldr	r3, [pc, #608]	; (8003bd4 <_printf_float+0x2cc>)
 8003972:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003974:	f7fd f82c 	bl	80009d0 <__aeabi_dcmple>
 8003978:	bb30      	cbnz	r0, 80039c8 <_printf_float+0xc0>
 800397a:	2200      	movs	r2, #0
 800397c:	2300      	movs	r3, #0
 800397e:	4650      	mov	r0, sl
 8003980:	4641      	mov	r1, r8
 8003982:	f7fd f81b 	bl	80009bc <__aeabi_dcmplt>
 8003986:	b110      	cbz	r0, 800398e <_printf_float+0x86>
 8003988:	232d      	movs	r3, #45	; 0x2d
 800398a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800398e:	4a92      	ldr	r2, [pc, #584]	; (8003bd8 <_printf_float+0x2d0>)
 8003990:	4b92      	ldr	r3, [pc, #584]	; (8003bdc <_printf_float+0x2d4>)
 8003992:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8003996:	bf94      	ite	ls
 8003998:	4690      	movls	r8, r2
 800399a:	4698      	movhi	r8, r3
 800399c:	2303      	movs	r3, #3
 800399e:	f04f 0a00 	mov.w	sl, #0
 80039a2:	6123      	str	r3, [r4, #16]
 80039a4:	f02b 0304 	bic.w	r3, fp, #4
 80039a8:	6023      	str	r3, [r4, #0]
 80039aa:	4633      	mov	r3, r6
 80039ac:	4621      	mov	r1, r4
 80039ae:	4628      	mov	r0, r5
 80039b0:	9700      	str	r7, [sp, #0]
 80039b2:	aa0f      	add	r2, sp, #60	; 0x3c
 80039b4:	f000 f9d6 	bl	8003d64 <_printf_common>
 80039b8:	3001      	adds	r0, #1
 80039ba:	f040 8090 	bne.w	8003ade <_printf_float+0x1d6>
 80039be:	f04f 30ff 	mov.w	r0, #4294967295
 80039c2:	b011      	add	sp, #68	; 0x44
 80039c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039c8:	4652      	mov	r2, sl
 80039ca:	4643      	mov	r3, r8
 80039cc:	4650      	mov	r0, sl
 80039ce:	4641      	mov	r1, r8
 80039d0:	f7fd f81c 	bl	8000a0c <__aeabi_dcmpun>
 80039d4:	b148      	cbz	r0, 80039ea <_printf_float+0xe2>
 80039d6:	f1b8 0f00 	cmp.w	r8, #0
 80039da:	bfb8      	it	lt
 80039dc:	232d      	movlt	r3, #45	; 0x2d
 80039de:	4a80      	ldr	r2, [pc, #512]	; (8003be0 <_printf_float+0x2d8>)
 80039e0:	bfb8      	it	lt
 80039e2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80039e6:	4b7f      	ldr	r3, [pc, #508]	; (8003be4 <_printf_float+0x2dc>)
 80039e8:	e7d3      	b.n	8003992 <_printf_float+0x8a>
 80039ea:	6863      	ldr	r3, [r4, #4]
 80039ec:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80039f0:	1c5a      	adds	r2, r3, #1
 80039f2:	d142      	bne.n	8003a7a <_printf_float+0x172>
 80039f4:	2306      	movs	r3, #6
 80039f6:	6063      	str	r3, [r4, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	9206      	str	r2, [sp, #24]
 80039fc:	aa0e      	add	r2, sp, #56	; 0x38
 80039fe:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8003a02:	aa0d      	add	r2, sp, #52	; 0x34
 8003a04:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8003a08:	9203      	str	r2, [sp, #12]
 8003a0a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003a0e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003a12:	6023      	str	r3, [r4, #0]
 8003a14:	6863      	ldr	r3, [r4, #4]
 8003a16:	4652      	mov	r2, sl
 8003a18:	9300      	str	r3, [sp, #0]
 8003a1a:	4628      	mov	r0, r5
 8003a1c:	4643      	mov	r3, r8
 8003a1e:	910b      	str	r1, [sp, #44]	; 0x2c
 8003a20:	f7ff fed5 	bl	80037ce <__cvt>
 8003a24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003a26:	4680      	mov	r8, r0
 8003a28:	2947      	cmp	r1, #71	; 0x47
 8003a2a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003a2c:	d108      	bne.n	8003a40 <_printf_float+0x138>
 8003a2e:	1cc8      	adds	r0, r1, #3
 8003a30:	db02      	blt.n	8003a38 <_printf_float+0x130>
 8003a32:	6863      	ldr	r3, [r4, #4]
 8003a34:	4299      	cmp	r1, r3
 8003a36:	dd40      	ble.n	8003aba <_printf_float+0x1b2>
 8003a38:	f1a9 0902 	sub.w	r9, r9, #2
 8003a3c:	fa5f f989 	uxtb.w	r9, r9
 8003a40:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003a44:	d81f      	bhi.n	8003a86 <_printf_float+0x17e>
 8003a46:	464a      	mov	r2, r9
 8003a48:	3901      	subs	r1, #1
 8003a4a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003a4e:	910d      	str	r1, [sp, #52]	; 0x34
 8003a50:	f7ff ff1c 	bl	800388c <__exponent>
 8003a54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a56:	4682      	mov	sl, r0
 8003a58:	1813      	adds	r3, r2, r0
 8003a5a:	2a01      	cmp	r2, #1
 8003a5c:	6123      	str	r3, [r4, #16]
 8003a5e:	dc02      	bgt.n	8003a66 <_printf_float+0x15e>
 8003a60:	6822      	ldr	r2, [r4, #0]
 8003a62:	07d2      	lsls	r2, r2, #31
 8003a64:	d501      	bpl.n	8003a6a <_printf_float+0x162>
 8003a66:	3301      	adds	r3, #1
 8003a68:	6123      	str	r3, [r4, #16]
 8003a6a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d09b      	beq.n	80039aa <_printf_float+0xa2>
 8003a72:	232d      	movs	r3, #45	; 0x2d
 8003a74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a78:	e797      	b.n	80039aa <_printf_float+0xa2>
 8003a7a:	2947      	cmp	r1, #71	; 0x47
 8003a7c:	d1bc      	bne.n	80039f8 <_printf_float+0xf0>
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1ba      	bne.n	80039f8 <_printf_float+0xf0>
 8003a82:	2301      	movs	r3, #1
 8003a84:	e7b7      	b.n	80039f6 <_printf_float+0xee>
 8003a86:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8003a8a:	d118      	bne.n	8003abe <_printf_float+0x1b6>
 8003a8c:	2900      	cmp	r1, #0
 8003a8e:	6863      	ldr	r3, [r4, #4]
 8003a90:	dd0b      	ble.n	8003aaa <_printf_float+0x1a2>
 8003a92:	6121      	str	r1, [r4, #16]
 8003a94:	b913      	cbnz	r3, 8003a9c <_printf_float+0x194>
 8003a96:	6822      	ldr	r2, [r4, #0]
 8003a98:	07d0      	lsls	r0, r2, #31
 8003a9a:	d502      	bpl.n	8003aa2 <_printf_float+0x19a>
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	440b      	add	r3, r1
 8003aa0:	6123      	str	r3, [r4, #16]
 8003aa2:	f04f 0a00 	mov.w	sl, #0
 8003aa6:	65a1      	str	r1, [r4, #88]	; 0x58
 8003aa8:	e7df      	b.n	8003a6a <_printf_float+0x162>
 8003aaa:	b913      	cbnz	r3, 8003ab2 <_printf_float+0x1aa>
 8003aac:	6822      	ldr	r2, [r4, #0]
 8003aae:	07d2      	lsls	r2, r2, #31
 8003ab0:	d501      	bpl.n	8003ab6 <_printf_float+0x1ae>
 8003ab2:	3302      	adds	r3, #2
 8003ab4:	e7f4      	b.n	8003aa0 <_printf_float+0x198>
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e7f2      	b.n	8003aa0 <_printf_float+0x198>
 8003aba:	f04f 0967 	mov.w	r9, #103	; 0x67
 8003abe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ac0:	4299      	cmp	r1, r3
 8003ac2:	db05      	blt.n	8003ad0 <_printf_float+0x1c8>
 8003ac4:	6823      	ldr	r3, [r4, #0]
 8003ac6:	6121      	str	r1, [r4, #16]
 8003ac8:	07d8      	lsls	r0, r3, #31
 8003aca:	d5ea      	bpl.n	8003aa2 <_printf_float+0x19a>
 8003acc:	1c4b      	adds	r3, r1, #1
 8003ace:	e7e7      	b.n	8003aa0 <_printf_float+0x198>
 8003ad0:	2900      	cmp	r1, #0
 8003ad2:	bfcc      	ite	gt
 8003ad4:	2201      	movgt	r2, #1
 8003ad6:	f1c1 0202 	rsble	r2, r1, #2
 8003ada:	4413      	add	r3, r2
 8003adc:	e7e0      	b.n	8003aa0 <_printf_float+0x198>
 8003ade:	6823      	ldr	r3, [r4, #0]
 8003ae0:	055a      	lsls	r2, r3, #21
 8003ae2:	d407      	bmi.n	8003af4 <_printf_float+0x1ec>
 8003ae4:	6923      	ldr	r3, [r4, #16]
 8003ae6:	4642      	mov	r2, r8
 8003ae8:	4631      	mov	r1, r6
 8003aea:	4628      	mov	r0, r5
 8003aec:	47b8      	blx	r7
 8003aee:	3001      	adds	r0, #1
 8003af0:	d12b      	bne.n	8003b4a <_printf_float+0x242>
 8003af2:	e764      	b.n	80039be <_printf_float+0xb6>
 8003af4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8003af8:	f240 80dd 	bls.w	8003cb6 <_printf_float+0x3ae>
 8003afc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003b00:	2200      	movs	r2, #0
 8003b02:	2300      	movs	r3, #0
 8003b04:	f7fc ff50 	bl	80009a8 <__aeabi_dcmpeq>
 8003b08:	2800      	cmp	r0, #0
 8003b0a:	d033      	beq.n	8003b74 <_printf_float+0x26c>
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	4631      	mov	r1, r6
 8003b10:	4628      	mov	r0, r5
 8003b12:	4a35      	ldr	r2, [pc, #212]	; (8003be8 <_printf_float+0x2e0>)
 8003b14:	47b8      	blx	r7
 8003b16:	3001      	adds	r0, #1
 8003b18:	f43f af51 	beq.w	80039be <_printf_float+0xb6>
 8003b1c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003b20:	429a      	cmp	r2, r3
 8003b22:	db02      	blt.n	8003b2a <_printf_float+0x222>
 8003b24:	6823      	ldr	r3, [r4, #0]
 8003b26:	07d8      	lsls	r0, r3, #31
 8003b28:	d50f      	bpl.n	8003b4a <_printf_float+0x242>
 8003b2a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b2e:	4631      	mov	r1, r6
 8003b30:	4628      	mov	r0, r5
 8003b32:	47b8      	blx	r7
 8003b34:	3001      	adds	r0, #1
 8003b36:	f43f af42 	beq.w	80039be <_printf_float+0xb6>
 8003b3a:	f04f 0800 	mov.w	r8, #0
 8003b3e:	f104 091a 	add.w	r9, r4, #26
 8003b42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b44:	3b01      	subs	r3, #1
 8003b46:	4543      	cmp	r3, r8
 8003b48:	dc09      	bgt.n	8003b5e <_printf_float+0x256>
 8003b4a:	6823      	ldr	r3, [r4, #0]
 8003b4c:	079b      	lsls	r3, r3, #30
 8003b4e:	f100 8104 	bmi.w	8003d5a <_printf_float+0x452>
 8003b52:	68e0      	ldr	r0, [r4, #12]
 8003b54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003b56:	4298      	cmp	r0, r3
 8003b58:	bfb8      	it	lt
 8003b5a:	4618      	movlt	r0, r3
 8003b5c:	e731      	b.n	80039c2 <_printf_float+0xba>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	464a      	mov	r2, r9
 8003b62:	4631      	mov	r1, r6
 8003b64:	4628      	mov	r0, r5
 8003b66:	47b8      	blx	r7
 8003b68:	3001      	adds	r0, #1
 8003b6a:	f43f af28 	beq.w	80039be <_printf_float+0xb6>
 8003b6e:	f108 0801 	add.w	r8, r8, #1
 8003b72:	e7e6      	b.n	8003b42 <_printf_float+0x23a>
 8003b74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	dc38      	bgt.n	8003bec <_printf_float+0x2e4>
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	4631      	mov	r1, r6
 8003b7e:	4628      	mov	r0, r5
 8003b80:	4a19      	ldr	r2, [pc, #100]	; (8003be8 <_printf_float+0x2e0>)
 8003b82:	47b8      	blx	r7
 8003b84:	3001      	adds	r0, #1
 8003b86:	f43f af1a 	beq.w	80039be <_printf_float+0xb6>
 8003b8a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	d102      	bne.n	8003b98 <_printf_float+0x290>
 8003b92:	6823      	ldr	r3, [r4, #0]
 8003b94:	07d9      	lsls	r1, r3, #31
 8003b96:	d5d8      	bpl.n	8003b4a <_printf_float+0x242>
 8003b98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b9c:	4631      	mov	r1, r6
 8003b9e:	4628      	mov	r0, r5
 8003ba0:	47b8      	blx	r7
 8003ba2:	3001      	adds	r0, #1
 8003ba4:	f43f af0b 	beq.w	80039be <_printf_float+0xb6>
 8003ba8:	f04f 0900 	mov.w	r9, #0
 8003bac:	f104 0a1a 	add.w	sl, r4, #26
 8003bb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003bb2:	425b      	negs	r3, r3
 8003bb4:	454b      	cmp	r3, r9
 8003bb6:	dc01      	bgt.n	8003bbc <_printf_float+0x2b4>
 8003bb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003bba:	e794      	b.n	8003ae6 <_printf_float+0x1de>
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	4652      	mov	r2, sl
 8003bc0:	4631      	mov	r1, r6
 8003bc2:	4628      	mov	r0, r5
 8003bc4:	47b8      	blx	r7
 8003bc6:	3001      	adds	r0, #1
 8003bc8:	f43f aef9 	beq.w	80039be <_printf_float+0xb6>
 8003bcc:	f109 0901 	add.w	r9, r9, #1
 8003bd0:	e7ee      	b.n	8003bb0 <_printf_float+0x2a8>
 8003bd2:	bf00      	nop
 8003bd4:	7fefffff 	.word	0x7fefffff
 8003bd8:	08008d26 	.word	0x08008d26
 8003bdc:	08008d2a 	.word	0x08008d2a
 8003be0:	08008d2e 	.word	0x08008d2e
 8003be4:	08008d32 	.word	0x08008d32
 8003be8:	08008d36 	.word	0x08008d36
 8003bec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003bee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	bfa8      	it	ge
 8003bf4:	461a      	movge	r2, r3
 8003bf6:	2a00      	cmp	r2, #0
 8003bf8:	4691      	mov	r9, r2
 8003bfa:	dc37      	bgt.n	8003c6c <_printf_float+0x364>
 8003bfc:	f04f 0b00 	mov.w	fp, #0
 8003c00:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003c04:	f104 021a 	add.w	r2, r4, #26
 8003c08:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003c0c:	ebaa 0309 	sub.w	r3, sl, r9
 8003c10:	455b      	cmp	r3, fp
 8003c12:	dc33      	bgt.n	8003c7c <_printf_float+0x374>
 8003c14:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	db3b      	blt.n	8003c94 <_printf_float+0x38c>
 8003c1c:	6823      	ldr	r3, [r4, #0]
 8003c1e:	07da      	lsls	r2, r3, #31
 8003c20:	d438      	bmi.n	8003c94 <_printf_float+0x38c>
 8003c22:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8003c26:	eba2 0903 	sub.w	r9, r2, r3
 8003c2a:	eba2 020a 	sub.w	r2, r2, sl
 8003c2e:	4591      	cmp	r9, r2
 8003c30:	bfa8      	it	ge
 8003c32:	4691      	movge	r9, r2
 8003c34:	f1b9 0f00 	cmp.w	r9, #0
 8003c38:	dc34      	bgt.n	8003ca4 <_printf_float+0x39c>
 8003c3a:	f04f 0800 	mov.w	r8, #0
 8003c3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003c42:	f104 0a1a 	add.w	sl, r4, #26
 8003c46:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8003c4a:	1a9b      	subs	r3, r3, r2
 8003c4c:	eba3 0309 	sub.w	r3, r3, r9
 8003c50:	4543      	cmp	r3, r8
 8003c52:	f77f af7a 	ble.w	8003b4a <_printf_float+0x242>
 8003c56:	2301      	movs	r3, #1
 8003c58:	4652      	mov	r2, sl
 8003c5a:	4631      	mov	r1, r6
 8003c5c:	4628      	mov	r0, r5
 8003c5e:	47b8      	blx	r7
 8003c60:	3001      	adds	r0, #1
 8003c62:	f43f aeac 	beq.w	80039be <_printf_float+0xb6>
 8003c66:	f108 0801 	add.w	r8, r8, #1
 8003c6a:	e7ec      	b.n	8003c46 <_printf_float+0x33e>
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	4631      	mov	r1, r6
 8003c70:	4642      	mov	r2, r8
 8003c72:	4628      	mov	r0, r5
 8003c74:	47b8      	blx	r7
 8003c76:	3001      	adds	r0, #1
 8003c78:	d1c0      	bne.n	8003bfc <_printf_float+0x2f4>
 8003c7a:	e6a0      	b.n	80039be <_printf_float+0xb6>
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	4631      	mov	r1, r6
 8003c80:	4628      	mov	r0, r5
 8003c82:	920b      	str	r2, [sp, #44]	; 0x2c
 8003c84:	47b8      	blx	r7
 8003c86:	3001      	adds	r0, #1
 8003c88:	f43f ae99 	beq.w	80039be <_printf_float+0xb6>
 8003c8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003c8e:	f10b 0b01 	add.w	fp, fp, #1
 8003c92:	e7b9      	b.n	8003c08 <_printf_float+0x300>
 8003c94:	4631      	mov	r1, r6
 8003c96:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003c9a:	4628      	mov	r0, r5
 8003c9c:	47b8      	blx	r7
 8003c9e:	3001      	adds	r0, #1
 8003ca0:	d1bf      	bne.n	8003c22 <_printf_float+0x31a>
 8003ca2:	e68c      	b.n	80039be <_printf_float+0xb6>
 8003ca4:	464b      	mov	r3, r9
 8003ca6:	4631      	mov	r1, r6
 8003ca8:	4628      	mov	r0, r5
 8003caa:	eb08 020a 	add.w	r2, r8, sl
 8003cae:	47b8      	blx	r7
 8003cb0:	3001      	adds	r0, #1
 8003cb2:	d1c2      	bne.n	8003c3a <_printf_float+0x332>
 8003cb4:	e683      	b.n	80039be <_printf_float+0xb6>
 8003cb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003cb8:	2a01      	cmp	r2, #1
 8003cba:	dc01      	bgt.n	8003cc0 <_printf_float+0x3b8>
 8003cbc:	07db      	lsls	r3, r3, #31
 8003cbe:	d539      	bpl.n	8003d34 <_printf_float+0x42c>
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	4642      	mov	r2, r8
 8003cc4:	4631      	mov	r1, r6
 8003cc6:	4628      	mov	r0, r5
 8003cc8:	47b8      	blx	r7
 8003cca:	3001      	adds	r0, #1
 8003ccc:	f43f ae77 	beq.w	80039be <_printf_float+0xb6>
 8003cd0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003cd4:	4631      	mov	r1, r6
 8003cd6:	4628      	mov	r0, r5
 8003cd8:	47b8      	blx	r7
 8003cda:	3001      	adds	r0, #1
 8003cdc:	f43f ae6f 	beq.w	80039be <_printf_float+0xb6>
 8003ce0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8003cec:	f7fc fe5c 	bl	80009a8 <__aeabi_dcmpeq>
 8003cf0:	b9d8      	cbnz	r0, 8003d2a <_printf_float+0x422>
 8003cf2:	f109 33ff 	add.w	r3, r9, #4294967295
 8003cf6:	f108 0201 	add.w	r2, r8, #1
 8003cfa:	4631      	mov	r1, r6
 8003cfc:	4628      	mov	r0, r5
 8003cfe:	47b8      	blx	r7
 8003d00:	3001      	adds	r0, #1
 8003d02:	d10e      	bne.n	8003d22 <_printf_float+0x41a>
 8003d04:	e65b      	b.n	80039be <_printf_float+0xb6>
 8003d06:	2301      	movs	r3, #1
 8003d08:	464a      	mov	r2, r9
 8003d0a:	4631      	mov	r1, r6
 8003d0c:	4628      	mov	r0, r5
 8003d0e:	47b8      	blx	r7
 8003d10:	3001      	adds	r0, #1
 8003d12:	f43f ae54 	beq.w	80039be <_printf_float+0xb6>
 8003d16:	f108 0801 	add.w	r8, r8, #1
 8003d1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d1c:	3b01      	subs	r3, #1
 8003d1e:	4543      	cmp	r3, r8
 8003d20:	dcf1      	bgt.n	8003d06 <_printf_float+0x3fe>
 8003d22:	4653      	mov	r3, sl
 8003d24:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003d28:	e6de      	b.n	8003ae8 <_printf_float+0x1e0>
 8003d2a:	f04f 0800 	mov.w	r8, #0
 8003d2e:	f104 091a 	add.w	r9, r4, #26
 8003d32:	e7f2      	b.n	8003d1a <_printf_float+0x412>
 8003d34:	2301      	movs	r3, #1
 8003d36:	4642      	mov	r2, r8
 8003d38:	e7df      	b.n	8003cfa <_printf_float+0x3f2>
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	464a      	mov	r2, r9
 8003d3e:	4631      	mov	r1, r6
 8003d40:	4628      	mov	r0, r5
 8003d42:	47b8      	blx	r7
 8003d44:	3001      	adds	r0, #1
 8003d46:	f43f ae3a 	beq.w	80039be <_printf_float+0xb6>
 8003d4a:	f108 0801 	add.w	r8, r8, #1
 8003d4e:	68e3      	ldr	r3, [r4, #12]
 8003d50:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003d52:	1a5b      	subs	r3, r3, r1
 8003d54:	4543      	cmp	r3, r8
 8003d56:	dcf0      	bgt.n	8003d3a <_printf_float+0x432>
 8003d58:	e6fb      	b.n	8003b52 <_printf_float+0x24a>
 8003d5a:	f04f 0800 	mov.w	r8, #0
 8003d5e:	f104 0919 	add.w	r9, r4, #25
 8003d62:	e7f4      	b.n	8003d4e <_printf_float+0x446>

08003d64 <_printf_common>:
 8003d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d68:	4616      	mov	r6, r2
 8003d6a:	4699      	mov	r9, r3
 8003d6c:	688a      	ldr	r2, [r1, #8]
 8003d6e:	690b      	ldr	r3, [r1, #16]
 8003d70:	4607      	mov	r7, r0
 8003d72:	4293      	cmp	r3, r2
 8003d74:	bfb8      	it	lt
 8003d76:	4613      	movlt	r3, r2
 8003d78:	6033      	str	r3, [r6, #0]
 8003d7a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003d7e:	460c      	mov	r4, r1
 8003d80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003d84:	b10a      	cbz	r2, 8003d8a <_printf_common+0x26>
 8003d86:	3301      	adds	r3, #1
 8003d88:	6033      	str	r3, [r6, #0]
 8003d8a:	6823      	ldr	r3, [r4, #0]
 8003d8c:	0699      	lsls	r1, r3, #26
 8003d8e:	bf42      	ittt	mi
 8003d90:	6833      	ldrmi	r3, [r6, #0]
 8003d92:	3302      	addmi	r3, #2
 8003d94:	6033      	strmi	r3, [r6, #0]
 8003d96:	6825      	ldr	r5, [r4, #0]
 8003d98:	f015 0506 	ands.w	r5, r5, #6
 8003d9c:	d106      	bne.n	8003dac <_printf_common+0x48>
 8003d9e:	f104 0a19 	add.w	sl, r4, #25
 8003da2:	68e3      	ldr	r3, [r4, #12]
 8003da4:	6832      	ldr	r2, [r6, #0]
 8003da6:	1a9b      	subs	r3, r3, r2
 8003da8:	42ab      	cmp	r3, r5
 8003daa:	dc2b      	bgt.n	8003e04 <_printf_common+0xa0>
 8003dac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003db0:	1e13      	subs	r3, r2, #0
 8003db2:	6822      	ldr	r2, [r4, #0]
 8003db4:	bf18      	it	ne
 8003db6:	2301      	movne	r3, #1
 8003db8:	0692      	lsls	r2, r2, #26
 8003dba:	d430      	bmi.n	8003e1e <_printf_common+0xba>
 8003dbc:	4649      	mov	r1, r9
 8003dbe:	4638      	mov	r0, r7
 8003dc0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003dc4:	47c0      	blx	r8
 8003dc6:	3001      	adds	r0, #1
 8003dc8:	d023      	beq.n	8003e12 <_printf_common+0xae>
 8003dca:	6823      	ldr	r3, [r4, #0]
 8003dcc:	6922      	ldr	r2, [r4, #16]
 8003dce:	f003 0306 	and.w	r3, r3, #6
 8003dd2:	2b04      	cmp	r3, #4
 8003dd4:	bf14      	ite	ne
 8003dd6:	2500      	movne	r5, #0
 8003dd8:	6833      	ldreq	r3, [r6, #0]
 8003dda:	f04f 0600 	mov.w	r6, #0
 8003dde:	bf08      	it	eq
 8003de0:	68e5      	ldreq	r5, [r4, #12]
 8003de2:	f104 041a 	add.w	r4, r4, #26
 8003de6:	bf08      	it	eq
 8003de8:	1aed      	subeq	r5, r5, r3
 8003dea:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003dee:	bf08      	it	eq
 8003df0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003df4:	4293      	cmp	r3, r2
 8003df6:	bfc4      	itt	gt
 8003df8:	1a9b      	subgt	r3, r3, r2
 8003dfa:	18ed      	addgt	r5, r5, r3
 8003dfc:	42b5      	cmp	r5, r6
 8003dfe:	d11a      	bne.n	8003e36 <_printf_common+0xd2>
 8003e00:	2000      	movs	r0, #0
 8003e02:	e008      	b.n	8003e16 <_printf_common+0xb2>
 8003e04:	2301      	movs	r3, #1
 8003e06:	4652      	mov	r2, sl
 8003e08:	4649      	mov	r1, r9
 8003e0a:	4638      	mov	r0, r7
 8003e0c:	47c0      	blx	r8
 8003e0e:	3001      	adds	r0, #1
 8003e10:	d103      	bne.n	8003e1a <_printf_common+0xb6>
 8003e12:	f04f 30ff 	mov.w	r0, #4294967295
 8003e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e1a:	3501      	adds	r5, #1
 8003e1c:	e7c1      	b.n	8003da2 <_printf_common+0x3e>
 8003e1e:	2030      	movs	r0, #48	; 0x30
 8003e20:	18e1      	adds	r1, r4, r3
 8003e22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003e26:	1c5a      	adds	r2, r3, #1
 8003e28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003e2c:	4422      	add	r2, r4
 8003e2e:	3302      	adds	r3, #2
 8003e30:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003e34:	e7c2      	b.n	8003dbc <_printf_common+0x58>
 8003e36:	2301      	movs	r3, #1
 8003e38:	4622      	mov	r2, r4
 8003e3a:	4649      	mov	r1, r9
 8003e3c:	4638      	mov	r0, r7
 8003e3e:	47c0      	blx	r8
 8003e40:	3001      	adds	r0, #1
 8003e42:	d0e6      	beq.n	8003e12 <_printf_common+0xae>
 8003e44:	3601      	adds	r6, #1
 8003e46:	e7d9      	b.n	8003dfc <_printf_common+0x98>

08003e48 <_printf_i>:
 8003e48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e4c:	7e0f      	ldrb	r7, [r1, #24]
 8003e4e:	4691      	mov	r9, r2
 8003e50:	2f78      	cmp	r7, #120	; 0x78
 8003e52:	4680      	mov	r8, r0
 8003e54:	460c      	mov	r4, r1
 8003e56:	469a      	mov	sl, r3
 8003e58:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003e5a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003e5e:	d807      	bhi.n	8003e70 <_printf_i+0x28>
 8003e60:	2f62      	cmp	r7, #98	; 0x62
 8003e62:	d80a      	bhi.n	8003e7a <_printf_i+0x32>
 8003e64:	2f00      	cmp	r7, #0
 8003e66:	f000 80d5 	beq.w	8004014 <_printf_i+0x1cc>
 8003e6a:	2f58      	cmp	r7, #88	; 0x58
 8003e6c:	f000 80c1 	beq.w	8003ff2 <_printf_i+0x1aa>
 8003e70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003e78:	e03a      	b.n	8003ef0 <_printf_i+0xa8>
 8003e7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003e7e:	2b15      	cmp	r3, #21
 8003e80:	d8f6      	bhi.n	8003e70 <_printf_i+0x28>
 8003e82:	a101      	add	r1, pc, #4	; (adr r1, 8003e88 <_printf_i+0x40>)
 8003e84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e88:	08003ee1 	.word	0x08003ee1
 8003e8c:	08003ef5 	.word	0x08003ef5
 8003e90:	08003e71 	.word	0x08003e71
 8003e94:	08003e71 	.word	0x08003e71
 8003e98:	08003e71 	.word	0x08003e71
 8003e9c:	08003e71 	.word	0x08003e71
 8003ea0:	08003ef5 	.word	0x08003ef5
 8003ea4:	08003e71 	.word	0x08003e71
 8003ea8:	08003e71 	.word	0x08003e71
 8003eac:	08003e71 	.word	0x08003e71
 8003eb0:	08003e71 	.word	0x08003e71
 8003eb4:	08003ffb 	.word	0x08003ffb
 8003eb8:	08003f21 	.word	0x08003f21
 8003ebc:	08003fb5 	.word	0x08003fb5
 8003ec0:	08003e71 	.word	0x08003e71
 8003ec4:	08003e71 	.word	0x08003e71
 8003ec8:	0800401d 	.word	0x0800401d
 8003ecc:	08003e71 	.word	0x08003e71
 8003ed0:	08003f21 	.word	0x08003f21
 8003ed4:	08003e71 	.word	0x08003e71
 8003ed8:	08003e71 	.word	0x08003e71
 8003edc:	08003fbd 	.word	0x08003fbd
 8003ee0:	682b      	ldr	r3, [r5, #0]
 8003ee2:	1d1a      	adds	r2, r3, #4
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	602a      	str	r2, [r5, #0]
 8003ee8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003eec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e0a0      	b.n	8004036 <_printf_i+0x1ee>
 8003ef4:	6820      	ldr	r0, [r4, #0]
 8003ef6:	682b      	ldr	r3, [r5, #0]
 8003ef8:	0607      	lsls	r7, r0, #24
 8003efa:	f103 0104 	add.w	r1, r3, #4
 8003efe:	6029      	str	r1, [r5, #0]
 8003f00:	d501      	bpl.n	8003f06 <_printf_i+0xbe>
 8003f02:	681e      	ldr	r6, [r3, #0]
 8003f04:	e003      	b.n	8003f0e <_printf_i+0xc6>
 8003f06:	0646      	lsls	r6, r0, #25
 8003f08:	d5fb      	bpl.n	8003f02 <_printf_i+0xba>
 8003f0a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003f0e:	2e00      	cmp	r6, #0
 8003f10:	da03      	bge.n	8003f1a <_printf_i+0xd2>
 8003f12:	232d      	movs	r3, #45	; 0x2d
 8003f14:	4276      	negs	r6, r6
 8003f16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f1a:	230a      	movs	r3, #10
 8003f1c:	4859      	ldr	r0, [pc, #356]	; (8004084 <_printf_i+0x23c>)
 8003f1e:	e012      	b.n	8003f46 <_printf_i+0xfe>
 8003f20:	682b      	ldr	r3, [r5, #0]
 8003f22:	6820      	ldr	r0, [r4, #0]
 8003f24:	1d19      	adds	r1, r3, #4
 8003f26:	6029      	str	r1, [r5, #0]
 8003f28:	0605      	lsls	r5, r0, #24
 8003f2a:	d501      	bpl.n	8003f30 <_printf_i+0xe8>
 8003f2c:	681e      	ldr	r6, [r3, #0]
 8003f2e:	e002      	b.n	8003f36 <_printf_i+0xee>
 8003f30:	0641      	lsls	r1, r0, #25
 8003f32:	d5fb      	bpl.n	8003f2c <_printf_i+0xe4>
 8003f34:	881e      	ldrh	r6, [r3, #0]
 8003f36:	2f6f      	cmp	r7, #111	; 0x6f
 8003f38:	bf0c      	ite	eq
 8003f3a:	2308      	moveq	r3, #8
 8003f3c:	230a      	movne	r3, #10
 8003f3e:	4851      	ldr	r0, [pc, #324]	; (8004084 <_printf_i+0x23c>)
 8003f40:	2100      	movs	r1, #0
 8003f42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003f46:	6865      	ldr	r5, [r4, #4]
 8003f48:	2d00      	cmp	r5, #0
 8003f4a:	bfa8      	it	ge
 8003f4c:	6821      	ldrge	r1, [r4, #0]
 8003f4e:	60a5      	str	r5, [r4, #8]
 8003f50:	bfa4      	itt	ge
 8003f52:	f021 0104 	bicge.w	r1, r1, #4
 8003f56:	6021      	strge	r1, [r4, #0]
 8003f58:	b90e      	cbnz	r6, 8003f5e <_printf_i+0x116>
 8003f5a:	2d00      	cmp	r5, #0
 8003f5c:	d04b      	beq.n	8003ff6 <_printf_i+0x1ae>
 8003f5e:	4615      	mov	r5, r2
 8003f60:	fbb6 f1f3 	udiv	r1, r6, r3
 8003f64:	fb03 6711 	mls	r7, r3, r1, r6
 8003f68:	5dc7      	ldrb	r7, [r0, r7]
 8003f6a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003f6e:	4637      	mov	r7, r6
 8003f70:	42bb      	cmp	r3, r7
 8003f72:	460e      	mov	r6, r1
 8003f74:	d9f4      	bls.n	8003f60 <_printf_i+0x118>
 8003f76:	2b08      	cmp	r3, #8
 8003f78:	d10b      	bne.n	8003f92 <_printf_i+0x14a>
 8003f7a:	6823      	ldr	r3, [r4, #0]
 8003f7c:	07de      	lsls	r6, r3, #31
 8003f7e:	d508      	bpl.n	8003f92 <_printf_i+0x14a>
 8003f80:	6923      	ldr	r3, [r4, #16]
 8003f82:	6861      	ldr	r1, [r4, #4]
 8003f84:	4299      	cmp	r1, r3
 8003f86:	bfde      	ittt	le
 8003f88:	2330      	movle	r3, #48	; 0x30
 8003f8a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003f8e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003f92:	1b52      	subs	r2, r2, r5
 8003f94:	6122      	str	r2, [r4, #16]
 8003f96:	464b      	mov	r3, r9
 8003f98:	4621      	mov	r1, r4
 8003f9a:	4640      	mov	r0, r8
 8003f9c:	f8cd a000 	str.w	sl, [sp]
 8003fa0:	aa03      	add	r2, sp, #12
 8003fa2:	f7ff fedf 	bl	8003d64 <_printf_common>
 8003fa6:	3001      	adds	r0, #1
 8003fa8:	d14a      	bne.n	8004040 <_printf_i+0x1f8>
 8003faa:	f04f 30ff 	mov.w	r0, #4294967295
 8003fae:	b004      	add	sp, #16
 8003fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fb4:	6823      	ldr	r3, [r4, #0]
 8003fb6:	f043 0320 	orr.w	r3, r3, #32
 8003fba:	6023      	str	r3, [r4, #0]
 8003fbc:	2778      	movs	r7, #120	; 0x78
 8003fbe:	4832      	ldr	r0, [pc, #200]	; (8004088 <_printf_i+0x240>)
 8003fc0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003fc4:	6823      	ldr	r3, [r4, #0]
 8003fc6:	6829      	ldr	r1, [r5, #0]
 8003fc8:	061f      	lsls	r7, r3, #24
 8003fca:	f851 6b04 	ldr.w	r6, [r1], #4
 8003fce:	d402      	bmi.n	8003fd6 <_printf_i+0x18e>
 8003fd0:	065f      	lsls	r7, r3, #25
 8003fd2:	bf48      	it	mi
 8003fd4:	b2b6      	uxthmi	r6, r6
 8003fd6:	07df      	lsls	r7, r3, #31
 8003fd8:	bf48      	it	mi
 8003fda:	f043 0320 	orrmi.w	r3, r3, #32
 8003fde:	6029      	str	r1, [r5, #0]
 8003fe0:	bf48      	it	mi
 8003fe2:	6023      	strmi	r3, [r4, #0]
 8003fe4:	b91e      	cbnz	r6, 8003fee <_printf_i+0x1a6>
 8003fe6:	6823      	ldr	r3, [r4, #0]
 8003fe8:	f023 0320 	bic.w	r3, r3, #32
 8003fec:	6023      	str	r3, [r4, #0]
 8003fee:	2310      	movs	r3, #16
 8003ff0:	e7a6      	b.n	8003f40 <_printf_i+0xf8>
 8003ff2:	4824      	ldr	r0, [pc, #144]	; (8004084 <_printf_i+0x23c>)
 8003ff4:	e7e4      	b.n	8003fc0 <_printf_i+0x178>
 8003ff6:	4615      	mov	r5, r2
 8003ff8:	e7bd      	b.n	8003f76 <_printf_i+0x12e>
 8003ffa:	682b      	ldr	r3, [r5, #0]
 8003ffc:	6826      	ldr	r6, [r4, #0]
 8003ffe:	1d18      	adds	r0, r3, #4
 8004000:	6961      	ldr	r1, [r4, #20]
 8004002:	6028      	str	r0, [r5, #0]
 8004004:	0635      	lsls	r5, r6, #24
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	d501      	bpl.n	800400e <_printf_i+0x1c6>
 800400a:	6019      	str	r1, [r3, #0]
 800400c:	e002      	b.n	8004014 <_printf_i+0x1cc>
 800400e:	0670      	lsls	r0, r6, #25
 8004010:	d5fb      	bpl.n	800400a <_printf_i+0x1c2>
 8004012:	8019      	strh	r1, [r3, #0]
 8004014:	2300      	movs	r3, #0
 8004016:	4615      	mov	r5, r2
 8004018:	6123      	str	r3, [r4, #16]
 800401a:	e7bc      	b.n	8003f96 <_printf_i+0x14e>
 800401c:	682b      	ldr	r3, [r5, #0]
 800401e:	2100      	movs	r1, #0
 8004020:	1d1a      	adds	r2, r3, #4
 8004022:	602a      	str	r2, [r5, #0]
 8004024:	681d      	ldr	r5, [r3, #0]
 8004026:	6862      	ldr	r2, [r4, #4]
 8004028:	4628      	mov	r0, r5
 800402a:	f000 f9c1 	bl	80043b0 <memchr>
 800402e:	b108      	cbz	r0, 8004034 <_printf_i+0x1ec>
 8004030:	1b40      	subs	r0, r0, r5
 8004032:	6060      	str	r0, [r4, #4]
 8004034:	6863      	ldr	r3, [r4, #4]
 8004036:	6123      	str	r3, [r4, #16]
 8004038:	2300      	movs	r3, #0
 800403a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800403e:	e7aa      	b.n	8003f96 <_printf_i+0x14e>
 8004040:	462a      	mov	r2, r5
 8004042:	4649      	mov	r1, r9
 8004044:	4640      	mov	r0, r8
 8004046:	6923      	ldr	r3, [r4, #16]
 8004048:	47d0      	blx	sl
 800404a:	3001      	adds	r0, #1
 800404c:	d0ad      	beq.n	8003faa <_printf_i+0x162>
 800404e:	6823      	ldr	r3, [r4, #0]
 8004050:	079b      	lsls	r3, r3, #30
 8004052:	d413      	bmi.n	800407c <_printf_i+0x234>
 8004054:	68e0      	ldr	r0, [r4, #12]
 8004056:	9b03      	ldr	r3, [sp, #12]
 8004058:	4298      	cmp	r0, r3
 800405a:	bfb8      	it	lt
 800405c:	4618      	movlt	r0, r3
 800405e:	e7a6      	b.n	8003fae <_printf_i+0x166>
 8004060:	2301      	movs	r3, #1
 8004062:	4632      	mov	r2, r6
 8004064:	4649      	mov	r1, r9
 8004066:	4640      	mov	r0, r8
 8004068:	47d0      	blx	sl
 800406a:	3001      	adds	r0, #1
 800406c:	d09d      	beq.n	8003faa <_printf_i+0x162>
 800406e:	3501      	adds	r5, #1
 8004070:	68e3      	ldr	r3, [r4, #12]
 8004072:	9903      	ldr	r1, [sp, #12]
 8004074:	1a5b      	subs	r3, r3, r1
 8004076:	42ab      	cmp	r3, r5
 8004078:	dcf2      	bgt.n	8004060 <_printf_i+0x218>
 800407a:	e7eb      	b.n	8004054 <_printf_i+0x20c>
 800407c:	2500      	movs	r5, #0
 800407e:	f104 0619 	add.w	r6, r4, #25
 8004082:	e7f5      	b.n	8004070 <_printf_i+0x228>
 8004084:	08008d38 	.word	0x08008d38
 8004088:	08008d49 	.word	0x08008d49

0800408c <std>:
 800408c:	2300      	movs	r3, #0
 800408e:	b510      	push	{r4, lr}
 8004090:	4604      	mov	r4, r0
 8004092:	e9c0 3300 	strd	r3, r3, [r0]
 8004096:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800409a:	6083      	str	r3, [r0, #8]
 800409c:	8181      	strh	r1, [r0, #12]
 800409e:	6643      	str	r3, [r0, #100]	; 0x64
 80040a0:	81c2      	strh	r2, [r0, #14]
 80040a2:	6183      	str	r3, [r0, #24]
 80040a4:	4619      	mov	r1, r3
 80040a6:	2208      	movs	r2, #8
 80040a8:	305c      	adds	r0, #92	; 0x5c
 80040aa:	f000 f902 	bl	80042b2 <memset>
 80040ae:	4b05      	ldr	r3, [pc, #20]	; (80040c4 <std+0x38>)
 80040b0:	6224      	str	r4, [r4, #32]
 80040b2:	6263      	str	r3, [r4, #36]	; 0x24
 80040b4:	4b04      	ldr	r3, [pc, #16]	; (80040c8 <std+0x3c>)
 80040b6:	62a3      	str	r3, [r4, #40]	; 0x28
 80040b8:	4b04      	ldr	r3, [pc, #16]	; (80040cc <std+0x40>)
 80040ba:	62e3      	str	r3, [r4, #44]	; 0x2c
 80040bc:	4b04      	ldr	r3, [pc, #16]	; (80040d0 <std+0x44>)
 80040be:	6323      	str	r3, [r4, #48]	; 0x30
 80040c0:	bd10      	pop	{r4, pc}
 80040c2:	bf00      	nop
 80040c4:	0800422d 	.word	0x0800422d
 80040c8:	0800424f 	.word	0x0800424f
 80040cc:	08004287 	.word	0x08004287
 80040d0:	080042ab 	.word	0x080042ab

080040d4 <stdio_exit_handler>:
 80040d4:	4a02      	ldr	r2, [pc, #8]	; (80040e0 <stdio_exit_handler+0xc>)
 80040d6:	4903      	ldr	r1, [pc, #12]	; (80040e4 <stdio_exit_handler+0x10>)
 80040d8:	4803      	ldr	r0, [pc, #12]	; (80040e8 <stdio_exit_handler+0x14>)
 80040da:	f000 b869 	b.w	80041b0 <_fwalk_sglue>
 80040de:	bf00      	nop
 80040e0:	20000028 	.word	0x20000028
 80040e4:	08005d45 	.word	0x08005d45
 80040e8:	20000034 	.word	0x20000034

080040ec <cleanup_stdio>:
 80040ec:	6841      	ldr	r1, [r0, #4]
 80040ee:	4b0c      	ldr	r3, [pc, #48]	; (8004120 <cleanup_stdio+0x34>)
 80040f0:	b510      	push	{r4, lr}
 80040f2:	4299      	cmp	r1, r3
 80040f4:	4604      	mov	r4, r0
 80040f6:	d001      	beq.n	80040fc <cleanup_stdio+0x10>
 80040f8:	f001 fe24 	bl	8005d44 <_fflush_r>
 80040fc:	68a1      	ldr	r1, [r4, #8]
 80040fe:	4b09      	ldr	r3, [pc, #36]	; (8004124 <cleanup_stdio+0x38>)
 8004100:	4299      	cmp	r1, r3
 8004102:	d002      	beq.n	800410a <cleanup_stdio+0x1e>
 8004104:	4620      	mov	r0, r4
 8004106:	f001 fe1d 	bl	8005d44 <_fflush_r>
 800410a:	68e1      	ldr	r1, [r4, #12]
 800410c:	4b06      	ldr	r3, [pc, #24]	; (8004128 <cleanup_stdio+0x3c>)
 800410e:	4299      	cmp	r1, r3
 8004110:	d004      	beq.n	800411c <cleanup_stdio+0x30>
 8004112:	4620      	mov	r0, r4
 8004114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004118:	f001 be14 	b.w	8005d44 <_fflush_r>
 800411c:	bd10      	pop	{r4, pc}
 800411e:	bf00      	nop
 8004120:	20000720 	.word	0x20000720
 8004124:	20000788 	.word	0x20000788
 8004128:	200007f0 	.word	0x200007f0

0800412c <global_stdio_init.part.0>:
 800412c:	b510      	push	{r4, lr}
 800412e:	4b0b      	ldr	r3, [pc, #44]	; (800415c <global_stdio_init.part.0+0x30>)
 8004130:	4c0b      	ldr	r4, [pc, #44]	; (8004160 <global_stdio_init.part.0+0x34>)
 8004132:	4a0c      	ldr	r2, [pc, #48]	; (8004164 <global_stdio_init.part.0+0x38>)
 8004134:	4620      	mov	r0, r4
 8004136:	601a      	str	r2, [r3, #0]
 8004138:	2104      	movs	r1, #4
 800413a:	2200      	movs	r2, #0
 800413c:	f7ff ffa6 	bl	800408c <std>
 8004140:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004144:	2201      	movs	r2, #1
 8004146:	2109      	movs	r1, #9
 8004148:	f7ff ffa0 	bl	800408c <std>
 800414c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004150:	2202      	movs	r2, #2
 8004152:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004156:	2112      	movs	r1, #18
 8004158:	f7ff bf98 	b.w	800408c <std>
 800415c:	20000858 	.word	0x20000858
 8004160:	20000720 	.word	0x20000720
 8004164:	080040d5 	.word	0x080040d5

08004168 <__sfp_lock_acquire>:
 8004168:	4801      	ldr	r0, [pc, #4]	; (8004170 <__sfp_lock_acquire+0x8>)
 800416a:	f000 b91f 	b.w	80043ac <__retarget_lock_acquire_recursive>
 800416e:	bf00      	nop
 8004170:	20000861 	.word	0x20000861

08004174 <__sfp_lock_release>:
 8004174:	4801      	ldr	r0, [pc, #4]	; (800417c <__sfp_lock_release+0x8>)
 8004176:	f000 b91a 	b.w	80043ae <__retarget_lock_release_recursive>
 800417a:	bf00      	nop
 800417c:	20000861 	.word	0x20000861

08004180 <__sinit>:
 8004180:	b510      	push	{r4, lr}
 8004182:	4604      	mov	r4, r0
 8004184:	f7ff fff0 	bl	8004168 <__sfp_lock_acquire>
 8004188:	6a23      	ldr	r3, [r4, #32]
 800418a:	b11b      	cbz	r3, 8004194 <__sinit+0x14>
 800418c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004190:	f7ff bff0 	b.w	8004174 <__sfp_lock_release>
 8004194:	4b04      	ldr	r3, [pc, #16]	; (80041a8 <__sinit+0x28>)
 8004196:	6223      	str	r3, [r4, #32]
 8004198:	4b04      	ldr	r3, [pc, #16]	; (80041ac <__sinit+0x2c>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1f5      	bne.n	800418c <__sinit+0xc>
 80041a0:	f7ff ffc4 	bl	800412c <global_stdio_init.part.0>
 80041a4:	e7f2      	b.n	800418c <__sinit+0xc>
 80041a6:	bf00      	nop
 80041a8:	080040ed 	.word	0x080040ed
 80041ac:	20000858 	.word	0x20000858

080041b0 <_fwalk_sglue>:
 80041b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041b4:	4607      	mov	r7, r0
 80041b6:	4688      	mov	r8, r1
 80041b8:	4614      	mov	r4, r2
 80041ba:	2600      	movs	r6, #0
 80041bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80041c0:	f1b9 0901 	subs.w	r9, r9, #1
 80041c4:	d505      	bpl.n	80041d2 <_fwalk_sglue+0x22>
 80041c6:	6824      	ldr	r4, [r4, #0]
 80041c8:	2c00      	cmp	r4, #0
 80041ca:	d1f7      	bne.n	80041bc <_fwalk_sglue+0xc>
 80041cc:	4630      	mov	r0, r6
 80041ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041d2:	89ab      	ldrh	r3, [r5, #12]
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d907      	bls.n	80041e8 <_fwalk_sglue+0x38>
 80041d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80041dc:	3301      	adds	r3, #1
 80041de:	d003      	beq.n	80041e8 <_fwalk_sglue+0x38>
 80041e0:	4629      	mov	r1, r5
 80041e2:	4638      	mov	r0, r7
 80041e4:	47c0      	blx	r8
 80041e6:	4306      	orrs	r6, r0
 80041e8:	3568      	adds	r5, #104	; 0x68
 80041ea:	e7e9      	b.n	80041c0 <_fwalk_sglue+0x10>

080041ec <siprintf>:
 80041ec:	b40e      	push	{r1, r2, r3}
 80041ee:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80041f2:	b500      	push	{lr}
 80041f4:	b09c      	sub	sp, #112	; 0x70
 80041f6:	ab1d      	add	r3, sp, #116	; 0x74
 80041f8:	9002      	str	r0, [sp, #8]
 80041fa:	9006      	str	r0, [sp, #24]
 80041fc:	9107      	str	r1, [sp, #28]
 80041fe:	9104      	str	r1, [sp, #16]
 8004200:	4808      	ldr	r0, [pc, #32]	; (8004224 <siprintf+0x38>)
 8004202:	4909      	ldr	r1, [pc, #36]	; (8004228 <siprintf+0x3c>)
 8004204:	f853 2b04 	ldr.w	r2, [r3], #4
 8004208:	9105      	str	r1, [sp, #20]
 800420a:	6800      	ldr	r0, [r0, #0]
 800420c:	a902      	add	r1, sp, #8
 800420e:	9301      	str	r3, [sp, #4]
 8004210:	f001 fc18 	bl	8005a44 <_svfiprintf_r>
 8004214:	2200      	movs	r2, #0
 8004216:	9b02      	ldr	r3, [sp, #8]
 8004218:	701a      	strb	r2, [r3, #0]
 800421a:	b01c      	add	sp, #112	; 0x70
 800421c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004220:	b003      	add	sp, #12
 8004222:	4770      	bx	lr
 8004224:	20000080 	.word	0x20000080
 8004228:	ffff0208 	.word	0xffff0208

0800422c <__sread>:
 800422c:	b510      	push	{r4, lr}
 800422e:	460c      	mov	r4, r1
 8004230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004234:	f000 f86c 	bl	8004310 <_read_r>
 8004238:	2800      	cmp	r0, #0
 800423a:	bfab      	itete	ge
 800423c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800423e:	89a3      	ldrhlt	r3, [r4, #12]
 8004240:	181b      	addge	r3, r3, r0
 8004242:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004246:	bfac      	ite	ge
 8004248:	6563      	strge	r3, [r4, #84]	; 0x54
 800424a:	81a3      	strhlt	r3, [r4, #12]
 800424c:	bd10      	pop	{r4, pc}

0800424e <__swrite>:
 800424e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004252:	461f      	mov	r7, r3
 8004254:	898b      	ldrh	r3, [r1, #12]
 8004256:	4605      	mov	r5, r0
 8004258:	05db      	lsls	r3, r3, #23
 800425a:	460c      	mov	r4, r1
 800425c:	4616      	mov	r6, r2
 800425e:	d505      	bpl.n	800426c <__swrite+0x1e>
 8004260:	2302      	movs	r3, #2
 8004262:	2200      	movs	r2, #0
 8004264:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004268:	f000 f840 	bl	80042ec <_lseek_r>
 800426c:	89a3      	ldrh	r3, [r4, #12]
 800426e:	4632      	mov	r2, r6
 8004270:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004274:	81a3      	strh	r3, [r4, #12]
 8004276:	4628      	mov	r0, r5
 8004278:	463b      	mov	r3, r7
 800427a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800427e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004282:	f000 b857 	b.w	8004334 <_write_r>

08004286 <__sseek>:
 8004286:	b510      	push	{r4, lr}
 8004288:	460c      	mov	r4, r1
 800428a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800428e:	f000 f82d 	bl	80042ec <_lseek_r>
 8004292:	1c43      	adds	r3, r0, #1
 8004294:	89a3      	ldrh	r3, [r4, #12]
 8004296:	bf15      	itete	ne
 8004298:	6560      	strne	r0, [r4, #84]	; 0x54
 800429a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800429e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80042a2:	81a3      	strheq	r3, [r4, #12]
 80042a4:	bf18      	it	ne
 80042a6:	81a3      	strhne	r3, [r4, #12]
 80042a8:	bd10      	pop	{r4, pc}

080042aa <__sclose>:
 80042aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042ae:	f000 b80d 	b.w	80042cc <_close_r>

080042b2 <memset>:
 80042b2:	4603      	mov	r3, r0
 80042b4:	4402      	add	r2, r0
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d100      	bne.n	80042bc <memset+0xa>
 80042ba:	4770      	bx	lr
 80042bc:	f803 1b01 	strb.w	r1, [r3], #1
 80042c0:	e7f9      	b.n	80042b6 <memset+0x4>
	...

080042c4 <_localeconv_r>:
 80042c4:	4800      	ldr	r0, [pc, #0]	; (80042c8 <_localeconv_r+0x4>)
 80042c6:	4770      	bx	lr
 80042c8:	20000174 	.word	0x20000174

080042cc <_close_r>:
 80042cc:	b538      	push	{r3, r4, r5, lr}
 80042ce:	2300      	movs	r3, #0
 80042d0:	4d05      	ldr	r5, [pc, #20]	; (80042e8 <_close_r+0x1c>)
 80042d2:	4604      	mov	r4, r0
 80042d4:	4608      	mov	r0, r1
 80042d6:	602b      	str	r3, [r5, #0]
 80042d8:	f7ff fa22 	bl	8003720 <_close>
 80042dc:	1c43      	adds	r3, r0, #1
 80042de:	d102      	bne.n	80042e6 <_close_r+0x1a>
 80042e0:	682b      	ldr	r3, [r5, #0]
 80042e2:	b103      	cbz	r3, 80042e6 <_close_r+0x1a>
 80042e4:	6023      	str	r3, [r4, #0]
 80042e6:	bd38      	pop	{r3, r4, r5, pc}
 80042e8:	2000085c 	.word	0x2000085c

080042ec <_lseek_r>:
 80042ec:	b538      	push	{r3, r4, r5, lr}
 80042ee:	4604      	mov	r4, r0
 80042f0:	4608      	mov	r0, r1
 80042f2:	4611      	mov	r1, r2
 80042f4:	2200      	movs	r2, #0
 80042f6:	4d05      	ldr	r5, [pc, #20]	; (800430c <_lseek_r+0x20>)
 80042f8:	602a      	str	r2, [r5, #0]
 80042fa:	461a      	mov	r2, r3
 80042fc:	f7ff fa1a 	bl	8003734 <_lseek>
 8004300:	1c43      	adds	r3, r0, #1
 8004302:	d102      	bne.n	800430a <_lseek_r+0x1e>
 8004304:	682b      	ldr	r3, [r5, #0]
 8004306:	b103      	cbz	r3, 800430a <_lseek_r+0x1e>
 8004308:	6023      	str	r3, [r4, #0]
 800430a:	bd38      	pop	{r3, r4, r5, pc}
 800430c:	2000085c 	.word	0x2000085c

08004310 <_read_r>:
 8004310:	b538      	push	{r3, r4, r5, lr}
 8004312:	4604      	mov	r4, r0
 8004314:	4608      	mov	r0, r1
 8004316:	4611      	mov	r1, r2
 8004318:	2200      	movs	r2, #0
 800431a:	4d05      	ldr	r5, [pc, #20]	; (8004330 <_read_r+0x20>)
 800431c:	602a      	str	r2, [r5, #0]
 800431e:	461a      	mov	r2, r3
 8004320:	f7ff f9c2 	bl	80036a8 <_read>
 8004324:	1c43      	adds	r3, r0, #1
 8004326:	d102      	bne.n	800432e <_read_r+0x1e>
 8004328:	682b      	ldr	r3, [r5, #0]
 800432a:	b103      	cbz	r3, 800432e <_read_r+0x1e>
 800432c:	6023      	str	r3, [r4, #0]
 800432e:	bd38      	pop	{r3, r4, r5, pc}
 8004330:	2000085c 	.word	0x2000085c

08004334 <_write_r>:
 8004334:	b538      	push	{r3, r4, r5, lr}
 8004336:	4604      	mov	r4, r0
 8004338:	4608      	mov	r0, r1
 800433a:	4611      	mov	r1, r2
 800433c:	2200      	movs	r2, #0
 800433e:	4d05      	ldr	r5, [pc, #20]	; (8004354 <_write_r+0x20>)
 8004340:	602a      	str	r2, [r5, #0]
 8004342:	461a      	mov	r2, r3
 8004344:	f7ff f9c0 	bl	80036c8 <_write>
 8004348:	1c43      	adds	r3, r0, #1
 800434a:	d102      	bne.n	8004352 <_write_r+0x1e>
 800434c:	682b      	ldr	r3, [r5, #0]
 800434e:	b103      	cbz	r3, 8004352 <_write_r+0x1e>
 8004350:	6023      	str	r3, [r4, #0]
 8004352:	bd38      	pop	{r3, r4, r5, pc}
 8004354:	2000085c 	.word	0x2000085c

08004358 <__errno>:
 8004358:	4b01      	ldr	r3, [pc, #4]	; (8004360 <__errno+0x8>)
 800435a:	6818      	ldr	r0, [r3, #0]
 800435c:	4770      	bx	lr
 800435e:	bf00      	nop
 8004360:	20000080 	.word	0x20000080

08004364 <__libc_init_array>:
 8004364:	b570      	push	{r4, r5, r6, lr}
 8004366:	2600      	movs	r6, #0
 8004368:	4d0c      	ldr	r5, [pc, #48]	; (800439c <__libc_init_array+0x38>)
 800436a:	4c0d      	ldr	r4, [pc, #52]	; (80043a0 <__libc_init_array+0x3c>)
 800436c:	1b64      	subs	r4, r4, r5
 800436e:	10a4      	asrs	r4, r4, #2
 8004370:	42a6      	cmp	r6, r4
 8004372:	d109      	bne.n	8004388 <__libc_init_array+0x24>
 8004374:	f002 f886 	bl	8006484 <_init>
 8004378:	2600      	movs	r6, #0
 800437a:	4d0a      	ldr	r5, [pc, #40]	; (80043a4 <__libc_init_array+0x40>)
 800437c:	4c0a      	ldr	r4, [pc, #40]	; (80043a8 <__libc_init_array+0x44>)
 800437e:	1b64      	subs	r4, r4, r5
 8004380:	10a4      	asrs	r4, r4, #2
 8004382:	42a6      	cmp	r6, r4
 8004384:	d105      	bne.n	8004392 <__libc_init_array+0x2e>
 8004386:	bd70      	pop	{r4, r5, r6, pc}
 8004388:	f855 3b04 	ldr.w	r3, [r5], #4
 800438c:	4798      	blx	r3
 800438e:	3601      	adds	r6, #1
 8004390:	e7ee      	b.n	8004370 <__libc_init_array+0xc>
 8004392:	f855 3b04 	ldr.w	r3, [r5], #4
 8004396:	4798      	blx	r3
 8004398:	3601      	adds	r6, #1
 800439a:	e7f2      	b.n	8004382 <__libc_init_array+0x1e>
 800439c:	08009094 	.word	0x08009094
 80043a0:	08009094 	.word	0x08009094
 80043a4:	08009094 	.word	0x08009094
 80043a8:	08009098 	.word	0x08009098

080043ac <__retarget_lock_acquire_recursive>:
 80043ac:	4770      	bx	lr

080043ae <__retarget_lock_release_recursive>:
 80043ae:	4770      	bx	lr

080043b0 <memchr>:
 80043b0:	4603      	mov	r3, r0
 80043b2:	b510      	push	{r4, lr}
 80043b4:	b2c9      	uxtb	r1, r1
 80043b6:	4402      	add	r2, r0
 80043b8:	4293      	cmp	r3, r2
 80043ba:	4618      	mov	r0, r3
 80043bc:	d101      	bne.n	80043c2 <memchr+0x12>
 80043be:	2000      	movs	r0, #0
 80043c0:	e003      	b.n	80043ca <memchr+0x1a>
 80043c2:	7804      	ldrb	r4, [r0, #0]
 80043c4:	3301      	adds	r3, #1
 80043c6:	428c      	cmp	r4, r1
 80043c8:	d1f6      	bne.n	80043b8 <memchr+0x8>
 80043ca:	bd10      	pop	{r4, pc}

080043cc <quorem>:
 80043cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043d0:	6903      	ldr	r3, [r0, #16]
 80043d2:	690c      	ldr	r4, [r1, #16]
 80043d4:	4607      	mov	r7, r0
 80043d6:	42a3      	cmp	r3, r4
 80043d8:	db7f      	blt.n	80044da <quorem+0x10e>
 80043da:	3c01      	subs	r4, #1
 80043dc:	f100 0514 	add.w	r5, r0, #20
 80043e0:	f101 0814 	add.w	r8, r1, #20
 80043e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80043e8:	9301      	str	r3, [sp, #4]
 80043ea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80043ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80043f2:	3301      	adds	r3, #1
 80043f4:	429a      	cmp	r2, r3
 80043f6:	fbb2 f6f3 	udiv	r6, r2, r3
 80043fa:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80043fe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004402:	d331      	bcc.n	8004468 <quorem+0x9c>
 8004404:	f04f 0e00 	mov.w	lr, #0
 8004408:	4640      	mov	r0, r8
 800440a:	46ac      	mov	ip, r5
 800440c:	46f2      	mov	sl, lr
 800440e:	f850 2b04 	ldr.w	r2, [r0], #4
 8004412:	b293      	uxth	r3, r2
 8004414:	fb06 e303 	mla	r3, r6, r3, lr
 8004418:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800441c:	0c1a      	lsrs	r2, r3, #16
 800441e:	b29b      	uxth	r3, r3
 8004420:	fb06 220e 	mla	r2, r6, lr, r2
 8004424:	ebaa 0303 	sub.w	r3, sl, r3
 8004428:	f8dc a000 	ldr.w	sl, [ip]
 800442c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004430:	fa1f fa8a 	uxth.w	sl, sl
 8004434:	4453      	add	r3, sl
 8004436:	f8dc a000 	ldr.w	sl, [ip]
 800443a:	b292      	uxth	r2, r2
 800443c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004440:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004444:	b29b      	uxth	r3, r3
 8004446:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800444a:	4581      	cmp	r9, r0
 800444c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004450:	f84c 3b04 	str.w	r3, [ip], #4
 8004454:	d2db      	bcs.n	800440e <quorem+0x42>
 8004456:	f855 300b 	ldr.w	r3, [r5, fp]
 800445a:	b92b      	cbnz	r3, 8004468 <quorem+0x9c>
 800445c:	9b01      	ldr	r3, [sp, #4]
 800445e:	3b04      	subs	r3, #4
 8004460:	429d      	cmp	r5, r3
 8004462:	461a      	mov	r2, r3
 8004464:	d32d      	bcc.n	80044c2 <quorem+0xf6>
 8004466:	613c      	str	r4, [r7, #16]
 8004468:	4638      	mov	r0, r7
 800446a:	f001 f993 	bl	8005794 <__mcmp>
 800446e:	2800      	cmp	r0, #0
 8004470:	db23      	blt.n	80044ba <quorem+0xee>
 8004472:	4629      	mov	r1, r5
 8004474:	2000      	movs	r0, #0
 8004476:	3601      	adds	r6, #1
 8004478:	f858 2b04 	ldr.w	r2, [r8], #4
 800447c:	f8d1 c000 	ldr.w	ip, [r1]
 8004480:	b293      	uxth	r3, r2
 8004482:	1ac3      	subs	r3, r0, r3
 8004484:	0c12      	lsrs	r2, r2, #16
 8004486:	fa1f f08c 	uxth.w	r0, ip
 800448a:	4403      	add	r3, r0
 800448c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004490:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004494:	b29b      	uxth	r3, r3
 8004496:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800449a:	45c1      	cmp	r9, r8
 800449c:	ea4f 4022 	mov.w	r0, r2, asr #16
 80044a0:	f841 3b04 	str.w	r3, [r1], #4
 80044a4:	d2e8      	bcs.n	8004478 <quorem+0xac>
 80044a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80044aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80044ae:	b922      	cbnz	r2, 80044ba <quorem+0xee>
 80044b0:	3b04      	subs	r3, #4
 80044b2:	429d      	cmp	r5, r3
 80044b4:	461a      	mov	r2, r3
 80044b6:	d30a      	bcc.n	80044ce <quorem+0x102>
 80044b8:	613c      	str	r4, [r7, #16]
 80044ba:	4630      	mov	r0, r6
 80044bc:	b003      	add	sp, #12
 80044be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044c2:	6812      	ldr	r2, [r2, #0]
 80044c4:	3b04      	subs	r3, #4
 80044c6:	2a00      	cmp	r2, #0
 80044c8:	d1cd      	bne.n	8004466 <quorem+0x9a>
 80044ca:	3c01      	subs	r4, #1
 80044cc:	e7c8      	b.n	8004460 <quorem+0x94>
 80044ce:	6812      	ldr	r2, [r2, #0]
 80044d0:	3b04      	subs	r3, #4
 80044d2:	2a00      	cmp	r2, #0
 80044d4:	d1f0      	bne.n	80044b8 <quorem+0xec>
 80044d6:	3c01      	subs	r4, #1
 80044d8:	e7eb      	b.n	80044b2 <quorem+0xe6>
 80044da:	2000      	movs	r0, #0
 80044dc:	e7ee      	b.n	80044bc <quorem+0xf0>
	...

080044e0 <_dtoa_r>:
 80044e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044e4:	4616      	mov	r6, r2
 80044e6:	461f      	mov	r7, r3
 80044e8:	69c4      	ldr	r4, [r0, #28]
 80044ea:	b099      	sub	sp, #100	; 0x64
 80044ec:	4605      	mov	r5, r0
 80044ee:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80044f2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80044f6:	b974      	cbnz	r4, 8004516 <_dtoa_r+0x36>
 80044f8:	2010      	movs	r0, #16
 80044fa:	f000 fe1d 	bl	8005138 <malloc>
 80044fe:	4602      	mov	r2, r0
 8004500:	61e8      	str	r0, [r5, #28]
 8004502:	b920      	cbnz	r0, 800450e <_dtoa_r+0x2e>
 8004504:	21ef      	movs	r1, #239	; 0xef
 8004506:	4bac      	ldr	r3, [pc, #688]	; (80047b8 <_dtoa_r+0x2d8>)
 8004508:	48ac      	ldr	r0, [pc, #688]	; (80047bc <_dtoa_r+0x2dc>)
 800450a:	f001 fc7b 	bl	8005e04 <__assert_func>
 800450e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004512:	6004      	str	r4, [r0, #0]
 8004514:	60c4      	str	r4, [r0, #12]
 8004516:	69eb      	ldr	r3, [r5, #28]
 8004518:	6819      	ldr	r1, [r3, #0]
 800451a:	b151      	cbz	r1, 8004532 <_dtoa_r+0x52>
 800451c:	685a      	ldr	r2, [r3, #4]
 800451e:	2301      	movs	r3, #1
 8004520:	4093      	lsls	r3, r2
 8004522:	604a      	str	r2, [r1, #4]
 8004524:	608b      	str	r3, [r1, #8]
 8004526:	4628      	mov	r0, r5
 8004528:	f000 fefa 	bl	8005320 <_Bfree>
 800452c:	2200      	movs	r2, #0
 800452e:	69eb      	ldr	r3, [r5, #28]
 8004530:	601a      	str	r2, [r3, #0]
 8004532:	1e3b      	subs	r3, r7, #0
 8004534:	bfaf      	iteee	ge
 8004536:	2300      	movge	r3, #0
 8004538:	2201      	movlt	r2, #1
 800453a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800453e:	9305      	strlt	r3, [sp, #20]
 8004540:	bfa8      	it	ge
 8004542:	f8c8 3000 	strge.w	r3, [r8]
 8004546:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800454a:	4b9d      	ldr	r3, [pc, #628]	; (80047c0 <_dtoa_r+0x2e0>)
 800454c:	bfb8      	it	lt
 800454e:	f8c8 2000 	strlt.w	r2, [r8]
 8004552:	ea33 0309 	bics.w	r3, r3, r9
 8004556:	d119      	bne.n	800458c <_dtoa_r+0xac>
 8004558:	f242 730f 	movw	r3, #9999	; 0x270f
 800455c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800455e:	6013      	str	r3, [r2, #0]
 8004560:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004564:	4333      	orrs	r3, r6
 8004566:	f000 8589 	beq.w	800507c <_dtoa_r+0xb9c>
 800456a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800456c:	b953      	cbnz	r3, 8004584 <_dtoa_r+0xa4>
 800456e:	4b95      	ldr	r3, [pc, #596]	; (80047c4 <_dtoa_r+0x2e4>)
 8004570:	e023      	b.n	80045ba <_dtoa_r+0xda>
 8004572:	4b95      	ldr	r3, [pc, #596]	; (80047c8 <_dtoa_r+0x2e8>)
 8004574:	9303      	str	r3, [sp, #12]
 8004576:	3308      	adds	r3, #8
 8004578:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800457a:	6013      	str	r3, [r2, #0]
 800457c:	9803      	ldr	r0, [sp, #12]
 800457e:	b019      	add	sp, #100	; 0x64
 8004580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004584:	4b8f      	ldr	r3, [pc, #572]	; (80047c4 <_dtoa_r+0x2e4>)
 8004586:	9303      	str	r3, [sp, #12]
 8004588:	3303      	adds	r3, #3
 800458a:	e7f5      	b.n	8004578 <_dtoa_r+0x98>
 800458c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004590:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004594:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004598:	2200      	movs	r2, #0
 800459a:	2300      	movs	r3, #0
 800459c:	f7fc fa04 	bl	80009a8 <__aeabi_dcmpeq>
 80045a0:	4680      	mov	r8, r0
 80045a2:	b160      	cbz	r0, 80045be <_dtoa_r+0xde>
 80045a4:	2301      	movs	r3, #1
 80045a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80045a8:	6013      	str	r3, [r2, #0]
 80045aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	f000 8562 	beq.w	8005076 <_dtoa_r+0xb96>
 80045b2:	4b86      	ldr	r3, [pc, #536]	; (80047cc <_dtoa_r+0x2ec>)
 80045b4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80045b6:	6013      	str	r3, [r2, #0]
 80045b8:	3b01      	subs	r3, #1
 80045ba:	9303      	str	r3, [sp, #12]
 80045bc:	e7de      	b.n	800457c <_dtoa_r+0x9c>
 80045be:	ab16      	add	r3, sp, #88	; 0x58
 80045c0:	9301      	str	r3, [sp, #4]
 80045c2:	ab17      	add	r3, sp, #92	; 0x5c
 80045c4:	9300      	str	r3, [sp, #0]
 80045c6:	4628      	mov	r0, r5
 80045c8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80045cc:	f001 f98a 	bl	80058e4 <__d2b>
 80045d0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80045d4:	4682      	mov	sl, r0
 80045d6:	2c00      	cmp	r4, #0
 80045d8:	d07e      	beq.n	80046d8 <_dtoa_r+0x1f8>
 80045da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80045de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045e0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80045e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80045e8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80045ec:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80045f0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80045f4:	4619      	mov	r1, r3
 80045f6:	2200      	movs	r2, #0
 80045f8:	4b75      	ldr	r3, [pc, #468]	; (80047d0 <_dtoa_r+0x2f0>)
 80045fa:	f7fb fdb5 	bl	8000168 <__aeabi_dsub>
 80045fe:	a368      	add	r3, pc, #416	; (adr r3, 80047a0 <_dtoa_r+0x2c0>)
 8004600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004604:	f7fb ff68 	bl	80004d8 <__aeabi_dmul>
 8004608:	a367      	add	r3, pc, #412	; (adr r3, 80047a8 <_dtoa_r+0x2c8>)
 800460a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800460e:	f7fb fdad 	bl	800016c <__adddf3>
 8004612:	4606      	mov	r6, r0
 8004614:	4620      	mov	r0, r4
 8004616:	460f      	mov	r7, r1
 8004618:	f7fb fef4 	bl	8000404 <__aeabi_i2d>
 800461c:	a364      	add	r3, pc, #400	; (adr r3, 80047b0 <_dtoa_r+0x2d0>)
 800461e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004622:	f7fb ff59 	bl	80004d8 <__aeabi_dmul>
 8004626:	4602      	mov	r2, r0
 8004628:	460b      	mov	r3, r1
 800462a:	4630      	mov	r0, r6
 800462c:	4639      	mov	r1, r7
 800462e:	f7fb fd9d 	bl	800016c <__adddf3>
 8004632:	4606      	mov	r6, r0
 8004634:	460f      	mov	r7, r1
 8004636:	f7fc f9ff 	bl	8000a38 <__aeabi_d2iz>
 800463a:	2200      	movs	r2, #0
 800463c:	4683      	mov	fp, r0
 800463e:	2300      	movs	r3, #0
 8004640:	4630      	mov	r0, r6
 8004642:	4639      	mov	r1, r7
 8004644:	f7fc f9ba 	bl	80009bc <__aeabi_dcmplt>
 8004648:	b148      	cbz	r0, 800465e <_dtoa_r+0x17e>
 800464a:	4658      	mov	r0, fp
 800464c:	f7fb feda 	bl	8000404 <__aeabi_i2d>
 8004650:	4632      	mov	r2, r6
 8004652:	463b      	mov	r3, r7
 8004654:	f7fc f9a8 	bl	80009a8 <__aeabi_dcmpeq>
 8004658:	b908      	cbnz	r0, 800465e <_dtoa_r+0x17e>
 800465a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800465e:	f1bb 0f16 	cmp.w	fp, #22
 8004662:	d857      	bhi.n	8004714 <_dtoa_r+0x234>
 8004664:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004668:	4b5a      	ldr	r3, [pc, #360]	; (80047d4 <_dtoa_r+0x2f4>)
 800466a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800466e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004672:	f7fc f9a3 	bl	80009bc <__aeabi_dcmplt>
 8004676:	2800      	cmp	r0, #0
 8004678:	d04e      	beq.n	8004718 <_dtoa_r+0x238>
 800467a:	2300      	movs	r3, #0
 800467c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004680:	930f      	str	r3, [sp, #60]	; 0x3c
 8004682:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004684:	1b1b      	subs	r3, r3, r4
 8004686:	1e5a      	subs	r2, r3, #1
 8004688:	bf46      	itte	mi
 800468a:	f1c3 0901 	rsbmi	r9, r3, #1
 800468e:	2300      	movmi	r3, #0
 8004690:	f04f 0900 	movpl.w	r9, #0
 8004694:	9209      	str	r2, [sp, #36]	; 0x24
 8004696:	bf48      	it	mi
 8004698:	9309      	strmi	r3, [sp, #36]	; 0x24
 800469a:	f1bb 0f00 	cmp.w	fp, #0
 800469e:	db3d      	blt.n	800471c <_dtoa_r+0x23c>
 80046a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046a2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80046a6:	445b      	add	r3, fp
 80046a8:	9309      	str	r3, [sp, #36]	; 0x24
 80046aa:	2300      	movs	r3, #0
 80046ac:	930a      	str	r3, [sp, #40]	; 0x28
 80046ae:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80046b0:	2b09      	cmp	r3, #9
 80046b2:	d867      	bhi.n	8004784 <_dtoa_r+0x2a4>
 80046b4:	2b05      	cmp	r3, #5
 80046b6:	bfc4      	itt	gt
 80046b8:	3b04      	subgt	r3, #4
 80046ba:	9322      	strgt	r3, [sp, #136]	; 0x88
 80046bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80046be:	bfc8      	it	gt
 80046c0:	2400      	movgt	r4, #0
 80046c2:	f1a3 0302 	sub.w	r3, r3, #2
 80046c6:	bfd8      	it	le
 80046c8:	2401      	movle	r4, #1
 80046ca:	2b03      	cmp	r3, #3
 80046cc:	f200 8086 	bhi.w	80047dc <_dtoa_r+0x2fc>
 80046d0:	e8df f003 	tbb	[pc, r3]
 80046d4:	5637392c 	.word	0x5637392c
 80046d8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80046dc:	441c      	add	r4, r3
 80046de:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80046e2:	2b20      	cmp	r3, #32
 80046e4:	bfc1      	itttt	gt
 80046e6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80046ea:	fa09 f903 	lslgt.w	r9, r9, r3
 80046ee:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80046f2:	fa26 f303 	lsrgt.w	r3, r6, r3
 80046f6:	bfd6      	itet	le
 80046f8:	f1c3 0320 	rsble	r3, r3, #32
 80046fc:	ea49 0003 	orrgt.w	r0, r9, r3
 8004700:	fa06 f003 	lslle.w	r0, r6, r3
 8004704:	f7fb fe6e 	bl	80003e4 <__aeabi_ui2d>
 8004708:	2201      	movs	r2, #1
 800470a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800470e:	3c01      	subs	r4, #1
 8004710:	9213      	str	r2, [sp, #76]	; 0x4c
 8004712:	e76f      	b.n	80045f4 <_dtoa_r+0x114>
 8004714:	2301      	movs	r3, #1
 8004716:	e7b3      	b.n	8004680 <_dtoa_r+0x1a0>
 8004718:	900f      	str	r0, [sp, #60]	; 0x3c
 800471a:	e7b2      	b.n	8004682 <_dtoa_r+0x1a2>
 800471c:	f1cb 0300 	rsb	r3, fp, #0
 8004720:	930a      	str	r3, [sp, #40]	; 0x28
 8004722:	2300      	movs	r3, #0
 8004724:	eba9 090b 	sub.w	r9, r9, fp
 8004728:	930e      	str	r3, [sp, #56]	; 0x38
 800472a:	e7c0      	b.n	80046ae <_dtoa_r+0x1ce>
 800472c:	2300      	movs	r3, #0
 800472e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004730:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004732:	2b00      	cmp	r3, #0
 8004734:	dc55      	bgt.n	80047e2 <_dtoa_r+0x302>
 8004736:	2301      	movs	r3, #1
 8004738:	461a      	mov	r2, r3
 800473a:	9306      	str	r3, [sp, #24]
 800473c:	9308      	str	r3, [sp, #32]
 800473e:	9223      	str	r2, [sp, #140]	; 0x8c
 8004740:	e00b      	b.n	800475a <_dtoa_r+0x27a>
 8004742:	2301      	movs	r3, #1
 8004744:	e7f3      	b.n	800472e <_dtoa_r+0x24e>
 8004746:	2300      	movs	r3, #0
 8004748:	930b      	str	r3, [sp, #44]	; 0x2c
 800474a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800474c:	445b      	add	r3, fp
 800474e:	9306      	str	r3, [sp, #24]
 8004750:	3301      	adds	r3, #1
 8004752:	2b01      	cmp	r3, #1
 8004754:	9308      	str	r3, [sp, #32]
 8004756:	bfb8      	it	lt
 8004758:	2301      	movlt	r3, #1
 800475a:	2100      	movs	r1, #0
 800475c:	2204      	movs	r2, #4
 800475e:	69e8      	ldr	r0, [r5, #28]
 8004760:	f102 0614 	add.w	r6, r2, #20
 8004764:	429e      	cmp	r6, r3
 8004766:	d940      	bls.n	80047ea <_dtoa_r+0x30a>
 8004768:	6041      	str	r1, [r0, #4]
 800476a:	4628      	mov	r0, r5
 800476c:	f000 fd98 	bl	80052a0 <_Balloc>
 8004770:	9003      	str	r0, [sp, #12]
 8004772:	2800      	cmp	r0, #0
 8004774:	d13c      	bne.n	80047f0 <_dtoa_r+0x310>
 8004776:	4602      	mov	r2, r0
 8004778:	f240 11af 	movw	r1, #431	; 0x1af
 800477c:	4b16      	ldr	r3, [pc, #88]	; (80047d8 <_dtoa_r+0x2f8>)
 800477e:	e6c3      	b.n	8004508 <_dtoa_r+0x28>
 8004780:	2301      	movs	r3, #1
 8004782:	e7e1      	b.n	8004748 <_dtoa_r+0x268>
 8004784:	2401      	movs	r4, #1
 8004786:	2300      	movs	r3, #0
 8004788:	940b      	str	r4, [sp, #44]	; 0x2c
 800478a:	9322      	str	r3, [sp, #136]	; 0x88
 800478c:	f04f 33ff 	mov.w	r3, #4294967295
 8004790:	2200      	movs	r2, #0
 8004792:	9306      	str	r3, [sp, #24]
 8004794:	9308      	str	r3, [sp, #32]
 8004796:	2312      	movs	r3, #18
 8004798:	e7d1      	b.n	800473e <_dtoa_r+0x25e>
 800479a:	bf00      	nop
 800479c:	f3af 8000 	nop.w
 80047a0:	636f4361 	.word	0x636f4361
 80047a4:	3fd287a7 	.word	0x3fd287a7
 80047a8:	8b60c8b3 	.word	0x8b60c8b3
 80047ac:	3fc68a28 	.word	0x3fc68a28
 80047b0:	509f79fb 	.word	0x509f79fb
 80047b4:	3fd34413 	.word	0x3fd34413
 80047b8:	08008d67 	.word	0x08008d67
 80047bc:	08008d7e 	.word	0x08008d7e
 80047c0:	7ff00000 	.word	0x7ff00000
 80047c4:	08008d63 	.word	0x08008d63
 80047c8:	08008d5a 	.word	0x08008d5a
 80047cc:	08008d37 	.word	0x08008d37
 80047d0:	3ff80000 	.word	0x3ff80000
 80047d4:	08008e68 	.word	0x08008e68
 80047d8:	08008dd6 	.word	0x08008dd6
 80047dc:	2301      	movs	r3, #1
 80047de:	930b      	str	r3, [sp, #44]	; 0x2c
 80047e0:	e7d4      	b.n	800478c <_dtoa_r+0x2ac>
 80047e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80047e4:	9306      	str	r3, [sp, #24]
 80047e6:	9308      	str	r3, [sp, #32]
 80047e8:	e7b7      	b.n	800475a <_dtoa_r+0x27a>
 80047ea:	3101      	adds	r1, #1
 80047ec:	0052      	lsls	r2, r2, #1
 80047ee:	e7b7      	b.n	8004760 <_dtoa_r+0x280>
 80047f0:	69eb      	ldr	r3, [r5, #28]
 80047f2:	9a03      	ldr	r2, [sp, #12]
 80047f4:	601a      	str	r2, [r3, #0]
 80047f6:	9b08      	ldr	r3, [sp, #32]
 80047f8:	2b0e      	cmp	r3, #14
 80047fa:	f200 80a8 	bhi.w	800494e <_dtoa_r+0x46e>
 80047fe:	2c00      	cmp	r4, #0
 8004800:	f000 80a5 	beq.w	800494e <_dtoa_r+0x46e>
 8004804:	f1bb 0f00 	cmp.w	fp, #0
 8004808:	dd34      	ble.n	8004874 <_dtoa_r+0x394>
 800480a:	4b9a      	ldr	r3, [pc, #616]	; (8004a74 <_dtoa_r+0x594>)
 800480c:	f00b 020f 	and.w	r2, fp, #15
 8004810:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004814:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8004818:	e9d3 3400 	ldrd	r3, r4, [r3]
 800481c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004820:	ea4f 142b 	mov.w	r4, fp, asr #4
 8004824:	d016      	beq.n	8004854 <_dtoa_r+0x374>
 8004826:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800482a:	4b93      	ldr	r3, [pc, #588]	; (8004a78 <_dtoa_r+0x598>)
 800482c:	2703      	movs	r7, #3
 800482e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004832:	f7fb ff7b 	bl	800072c <__aeabi_ddiv>
 8004836:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800483a:	f004 040f 	and.w	r4, r4, #15
 800483e:	4e8e      	ldr	r6, [pc, #568]	; (8004a78 <_dtoa_r+0x598>)
 8004840:	b954      	cbnz	r4, 8004858 <_dtoa_r+0x378>
 8004842:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004846:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800484a:	f7fb ff6f 	bl	800072c <__aeabi_ddiv>
 800484e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004852:	e029      	b.n	80048a8 <_dtoa_r+0x3c8>
 8004854:	2702      	movs	r7, #2
 8004856:	e7f2      	b.n	800483e <_dtoa_r+0x35e>
 8004858:	07e1      	lsls	r1, r4, #31
 800485a:	d508      	bpl.n	800486e <_dtoa_r+0x38e>
 800485c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004860:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004864:	f7fb fe38 	bl	80004d8 <__aeabi_dmul>
 8004868:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800486c:	3701      	adds	r7, #1
 800486e:	1064      	asrs	r4, r4, #1
 8004870:	3608      	adds	r6, #8
 8004872:	e7e5      	b.n	8004840 <_dtoa_r+0x360>
 8004874:	f000 80a5 	beq.w	80049c2 <_dtoa_r+0x4e2>
 8004878:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800487c:	f1cb 0400 	rsb	r4, fp, #0
 8004880:	4b7c      	ldr	r3, [pc, #496]	; (8004a74 <_dtoa_r+0x594>)
 8004882:	f004 020f 	and.w	r2, r4, #15
 8004886:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800488a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800488e:	f7fb fe23 	bl	80004d8 <__aeabi_dmul>
 8004892:	2702      	movs	r7, #2
 8004894:	2300      	movs	r3, #0
 8004896:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800489a:	4e77      	ldr	r6, [pc, #476]	; (8004a78 <_dtoa_r+0x598>)
 800489c:	1124      	asrs	r4, r4, #4
 800489e:	2c00      	cmp	r4, #0
 80048a0:	f040 8084 	bne.w	80049ac <_dtoa_r+0x4cc>
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d1d2      	bne.n	800484e <_dtoa_r+0x36e>
 80048a8:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80048ac:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80048b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	f000 8087 	beq.w	80049c6 <_dtoa_r+0x4e6>
 80048b8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80048bc:	2200      	movs	r2, #0
 80048be:	4b6f      	ldr	r3, [pc, #444]	; (8004a7c <_dtoa_r+0x59c>)
 80048c0:	f7fc f87c 	bl	80009bc <__aeabi_dcmplt>
 80048c4:	2800      	cmp	r0, #0
 80048c6:	d07e      	beq.n	80049c6 <_dtoa_r+0x4e6>
 80048c8:	9b08      	ldr	r3, [sp, #32]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d07b      	beq.n	80049c6 <_dtoa_r+0x4e6>
 80048ce:	9b06      	ldr	r3, [sp, #24]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	dd38      	ble.n	8004946 <_dtoa_r+0x466>
 80048d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80048d8:	2200      	movs	r2, #0
 80048da:	4b69      	ldr	r3, [pc, #420]	; (8004a80 <_dtoa_r+0x5a0>)
 80048dc:	f7fb fdfc 	bl	80004d8 <__aeabi_dmul>
 80048e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048e4:	9c06      	ldr	r4, [sp, #24]
 80048e6:	f10b 38ff 	add.w	r8, fp, #4294967295
 80048ea:	3701      	adds	r7, #1
 80048ec:	4638      	mov	r0, r7
 80048ee:	f7fb fd89 	bl	8000404 <__aeabi_i2d>
 80048f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80048f6:	f7fb fdef 	bl	80004d8 <__aeabi_dmul>
 80048fa:	2200      	movs	r2, #0
 80048fc:	4b61      	ldr	r3, [pc, #388]	; (8004a84 <_dtoa_r+0x5a4>)
 80048fe:	f7fb fc35 	bl	800016c <__adddf3>
 8004902:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004906:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800490a:	9611      	str	r6, [sp, #68]	; 0x44
 800490c:	2c00      	cmp	r4, #0
 800490e:	d15d      	bne.n	80049cc <_dtoa_r+0x4ec>
 8004910:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004914:	2200      	movs	r2, #0
 8004916:	4b5c      	ldr	r3, [pc, #368]	; (8004a88 <_dtoa_r+0x5a8>)
 8004918:	f7fb fc26 	bl	8000168 <__aeabi_dsub>
 800491c:	4602      	mov	r2, r0
 800491e:	460b      	mov	r3, r1
 8004920:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004924:	4633      	mov	r3, r6
 8004926:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004928:	f7fc f866 	bl	80009f8 <__aeabi_dcmpgt>
 800492c:	2800      	cmp	r0, #0
 800492e:	f040 8295 	bne.w	8004e5c <_dtoa_r+0x97c>
 8004932:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004936:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004938:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800493c:	f7fc f83e 	bl	80009bc <__aeabi_dcmplt>
 8004940:	2800      	cmp	r0, #0
 8004942:	f040 8289 	bne.w	8004e58 <_dtoa_r+0x978>
 8004946:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800494a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800494e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004950:	2b00      	cmp	r3, #0
 8004952:	f2c0 8151 	blt.w	8004bf8 <_dtoa_r+0x718>
 8004956:	f1bb 0f0e 	cmp.w	fp, #14
 800495a:	f300 814d 	bgt.w	8004bf8 <_dtoa_r+0x718>
 800495e:	4b45      	ldr	r3, [pc, #276]	; (8004a74 <_dtoa_r+0x594>)
 8004960:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004964:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004968:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800496c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800496e:	2b00      	cmp	r3, #0
 8004970:	f280 80da 	bge.w	8004b28 <_dtoa_r+0x648>
 8004974:	9b08      	ldr	r3, [sp, #32]
 8004976:	2b00      	cmp	r3, #0
 8004978:	f300 80d6 	bgt.w	8004b28 <_dtoa_r+0x648>
 800497c:	f040 826b 	bne.w	8004e56 <_dtoa_r+0x976>
 8004980:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004984:	2200      	movs	r2, #0
 8004986:	4b40      	ldr	r3, [pc, #256]	; (8004a88 <_dtoa_r+0x5a8>)
 8004988:	f7fb fda6 	bl	80004d8 <__aeabi_dmul>
 800498c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004990:	f7fc f828 	bl	80009e4 <__aeabi_dcmpge>
 8004994:	9c08      	ldr	r4, [sp, #32]
 8004996:	4626      	mov	r6, r4
 8004998:	2800      	cmp	r0, #0
 800499a:	f040 8241 	bne.w	8004e20 <_dtoa_r+0x940>
 800499e:	2331      	movs	r3, #49	; 0x31
 80049a0:	9f03      	ldr	r7, [sp, #12]
 80049a2:	f10b 0b01 	add.w	fp, fp, #1
 80049a6:	f807 3b01 	strb.w	r3, [r7], #1
 80049aa:	e23d      	b.n	8004e28 <_dtoa_r+0x948>
 80049ac:	07e2      	lsls	r2, r4, #31
 80049ae:	d505      	bpl.n	80049bc <_dtoa_r+0x4dc>
 80049b0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80049b4:	f7fb fd90 	bl	80004d8 <__aeabi_dmul>
 80049b8:	2301      	movs	r3, #1
 80049ba:	3701      	adds	r7, #1
 80049bc:	1064      	asrs	r4, r4, #1
 80049be:	3608      	adds	r6, #8
 80049c0:	e76d      	b.n	800489e <_dtoa_r+0x3be>
 80049c2:	2702      	movs	r7, #2
 80049c4:	e770      	b.n	80048a8 <_dtoa_r+0x3c8>
 80049c6:	46d8      	mov	r8, fp
 80049c8:	9c08      	ldr	r4, [sp, #32]
 80049ca:	e78f      	b.n	80048ec <_dtoa_r+0x40c>
 80049cc:	9903      	ldr	r1, [sp, #12]
 80049ce:	4b29      	ldr	r3, [pc, #164]	; (8004a74 <_dtoa_r+0x594>)
 80049d0:	4421      	add	r1, r4
 80049d2:	9112      	str	r1, [sp, #72]	; 0x48
 80049d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80049d6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80049da:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80049de:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80049e2:	2900      	cmp	r1, #0
 80049e4:	d054      	beq.n	8004a90 <_dtoa_r+0x5b0>
 80049e6:	2000      	movs	r0, #0
 80049e8:	4928      	ldr	r1, [pc, #160]	; (8004a8c <_dtoa_r+0x5ac>)
 80049ea:	f7fb fe9f 	bl	800072c <__aeabi_ddiv>
 80049ee:	463b      	mov	r3, r7
 80049f0:	4632      	mov	r2, r6
 80049f2:	f7fb fbb9 	bl	8000168 <__aeabi_dsub>
 80049f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80049fa:	9f03      	ldr	r7, [sp, #12]
 80049fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a00:	f7fc f81a 	bl	8000a38 <__aeabi_d2iz>
 8004a04:	4604      	mov	r4, r0
 8004a06:	f7fb fcfd 	bl	8000404 <__aeabi_i2d>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a12:	f7fb fba9 	bl	8000168 <__aeabi_dsub>
 8004a16:	4602      	mov	r2, r0
 8004a18:	460b      	mov	r3, r1
 8004a1a:	3430      	adds	r4, #48	; 0x30
 8004a1c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004a20:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004a24:	f807 4b01 	strb.w	r4, [r7], #1
 8004a28:	f7fb ffc8 	bl	80009bc <__aeabi_dcmplt>
 8004a2c:	2800      	cmp	r0, #0
 8004a2e:	d173      	bne.n	8004b18 <_dtoa_r+0x638>
 8004a30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a34:	2000      	movs	r0, #0
 8004a36:	4911      	ldr	r1, [pc, #68]	; (8004a7c <_dtoa_r+0x59c>)
 8004a38:	f7fb fb96 	bl	8000168 <__aeabi_dsub>
 8004a3c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004a40:	f7fb ffbc 	bl	80009bc <__aeabi_dcmplt>
 8004a44:	2800      	cmp	r0, #0
 8004a46:	f040 80b6 	bne.w	8004bb6 <_dtoa_r+0x6d6>
 8004a4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004a4c:	429f      	cmp	r7, r3
 8004a4e:	f43f af7a 	beq.w	8004946 <_dtoa_r+0x466>
 8004a52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004a56:	2200      	movs	r2, #0
 8004a58:	4b09      	ldr	r3, [pc, #36]	; (8004a80 <_dtoa_r+0x5a0>)
 8004a5a:	f7fb fd3d 	bl	80004d8 <__aeabi_dmul>
 8004a5e:	2200      	movs	r2, #0
 8004a60:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004a64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004a68:	4b05      	ldr	r3, [pc, #20]	; (8004a80 <_dtoa_r+0x5a0>)
 8004a6a:	f7fb fd35 	bl	80004d8 <__aeabi_dmul>
 8004a6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004a72:	e7c3      	b.n	80049fc <_dtoa_r+0x51c>
 8004a74:	08008e68 	.word	0x08008e68
 8004a78:	08008e40 	.word	0x08008e40
 8004a7c:	3ff00000 	.word	0x3ff00000
 8004a80:	40240000 	.word	0x40240000
 8004a84:	401c0000 	.word	0x401c0000
 8004a88:	40140000 	.word	0x40140000
 8004a8c:	3fe00000 	.word	0x3fe00000
 8004a90:	4630      	mov	r0, r6
 8004a92:	4639      	mov	r1, r7
 8004a94:	f7fb fd20 	bl	80004d8 <__aeabi_dmul>
 8004a98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004a9a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004a9e:	9c03      	ldr	r4, [sp, #12]
 8004aa0:	9314      	str	r3, [sp, #80]	; 0x50
 8004aa2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004aa6:	f7fb ffc7 	bl	8000a38 <__aeabi_d2iz>
 8004aaa:	9015      	str	r0, [sp, #84]	; 0x54
 8004aac:	f7fb fcaa 	bl	8000404 <__aeabi_i2d>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	460b      	mov	r3, r1
 8004ab4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ab8:	f7fb fb56 	bl	8000168 <__aeabi_dsub>
 8004abc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004abe:	4606      	mov	r6, r0
 8004ac0:	3330      	adds	r3, #48	; 0x30
 8004ac2:	f804 3b01 	strb.w	r3, [r4], #1
 8004ac6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ac8:	460f      	mov	r7, r1
 8004aca:	429c      	cmp	r4, r3
 8004acc:	f04f 0200 	mov.w	r2, #0
 8004ad0:	d124      	bne.n	8004b1c <_dtoa_r+0x63c>
 8004ad2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004ad6:	4baf      	ldr	r3, [pc, #700]	; (8004d94 <_dtoa_r+0x8b4>)
 8004ad8:	f7fb fb48 	bl	800016c <__adddf3>
 8004adc:	4602      	mov	r2, r0
 8004ade:	460b      	mov	r3, r1
 8004ae0:	4630      	mov	r0, r6
 8004ae2:	4639      	mov	r1, r7
 8004ae4:	f7fb ff88 	bl	80009f8 <__aeabi_dcmpgt>
 8004ae8:	2800      	cmp	r0, #0
 8004aea:	d163      	bne.n	8004bb4 <_dtoa_r+0x6d4>
 8004aec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004af0:	2000      	movs	r0, #0
 8004af2:	49a8      	ldr	r1, [pc, #672]	; (8004d94 <_dtoa_r+0x8b4>)
 8004af4:	f7fb fb38 	bl	8000168 <__aeabi_dsub>
 8004af8:	4602      	mov	r2, r0
 8004afa:	460b      	mov	r3, r1
 8004afc:	4630      	mov	r0, r6
 8004afe:	4639      	mov	r1, r7
 8004b00:	f7fb ff5c 	bl	80009bc <__aeabi_dcmplt>
 8004b04:	2800      	cmp	r0, #0
 8004b06:	f43f af1e 	beq.w	8004946 <_dtoa_r+0x466>
 8004b0a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004b0c:	1e7b      	subs	r3, r7, #1
 8004b0e:	9314      	str	r3, [sp, #80]	; 0x50
 8004b10:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004b14:	2b30      	cmp	r3, #48	; 0x30
 8004b16:	d0f8      	beq.n	8004b0a <_dtoa_r+0x62a>
 8004b18:	46c3      	mov	fp, r8
 8004b1a:	e03b      	b.n	8004b94 <_dtoa_r+0x6b4>
 8004b1c:	4b9e      	ldr	r3, [pc, #632]	; (8004d98 <_dtoa_r+0x8b8>)
 8004b1e:	f7fb fcdb 	bl	80004d8 <__aeabi_dmul>
 8004b22:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004b26:	e7bc      	b.n	8004aa2 <_dtoa_r+0x5c2>
 8004b28:	9f03      	ldr	r7, [sp, #12]
 8004b2a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004b2e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004b32:	4640      	mov	r0, r8
 8004b34:	4649      	mov	r1, r9
 8004b36:	f7fb fdf9 	bl	800072c <__aeabi_ddiv>
 8004b3a:	f7fb ff7d 	bl	8000a38 <__aeabi_d2iz>
 8004b3e:	4604      	mov	r4, r0
 8004b40:	f7fb fc60 	bl	8000404 <__aeabi_i2d>
 8004b44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004b48:	f7fb fcc6 	bl	80004d8 <__aeabi_dmul>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	460b      	mov	r3, r1
 8004b50:	4640      	mov	r0, r8
 8004b52:	4649      	mov	r1, r9
 8004b54:	f7fb fb08 	bl	8000168 <__aeabi_dsub>
 8004b58:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004b5c:	f807 6b01 	strb.w	r6, [r7], #1
 8004b60:	9e03      	ldr	r6, [sp, #12]
 8004b62:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004b66:	1bbe      	subs	r6, r7, r6
 8004b68:	45b4      	cmp	ip, r6
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	460b      	mov	r3, r1
 8004b6e:	d136      	bne.n	8004bde <_dtoa_r+0x6fe>
 8004b70:	f7fb fafc 	bl	800016c <__adddf3>
 8004b74:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004b78:	4680      	mov	r8, r0
 8004b7a:	4689      	mov	r9, r1
 8004b7c:	f7fb ff3c 	bl	80009f8 <__aeabi_dcmpgt>
 8004b80:	bb58      	cbnz	r0, 8004bda <_dtoa_r+0x6fa>
 8004b82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004b86:	4640      	mov	r0, r8
 8004b88:	4649      	mov	r1, r9
 8004b8a:	f7fb ff0d 	bl	80009a8 <__aeabi_dcmpeq>
 8004b8e:	b108      	cbz	r0, 8004b94 <_dtoa_r+0x6b4>
 8004b90:	07e3      	lsls	r3, r4, #31
 8004b92:	d422      	bmi.n	8004bda <_dtoa_r+0x6fa>
 8004b94:	4651      	mov	r1, sl
 8004b96:	4628      	mov	r0, r5
 8004b98:	f000 fbc2 	bl	8005320 <_Bfree>
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004ba0:	703b      	strb	r3, [r7, #0]
 8004ba2:	f10b 0301 	add.w	r3, fp, #1
 8004ba6:	6013      	str	r3, [r2, #0]
 8004ba8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	f43f ace6 	beq.w	800457c <_dtoa_r+0x9c>
 8004bb0:	601f      	str	r7, [r3, #0]
 8004bb2:	e4e3      	b.n	800457c <_dtoa_r+0x9c>
 8004bb4:	4627      	mov	r7, r4
 8004bb6:	463b      	mov	r3, r7
 8004bb8:	461f      	mov	r7, r3
 8004bba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004bbe:	2a39      	cmp	r2, #57	; 0x39
 8004bc0:	d107      	bne.n	8004bd2 <_dtoa_r+0x6f2>
 8004bc2:	9a03      	ldr	r2, [sp, #12]
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d1f7      	bne.n	8004bb8 <_dtoa_r+0x6d8>
 8004bc8:	2230      	movs	r2, #48	; 0x30
 8004bca:	9903      	ldr	r1, [sp, #12]
 8004bcc:	f108 0801 	add.w	r8, r8, #1
 8004bd0:	700a      	strb	r2, [r1, #0]
 8004bd2:	781a      	ldrb	r2, [r3, #0]
 8004bd4:	3201      	adds	r2, #1
 8004bd6:	701a      	strb	r2, [r3, #0]
 8004bd8:	e79e      	b.n	8004b18 <_dtoa_r+0x638>
 8004bda:	46d8      	mov	r8, fp
 8004bdc:	e7eb      	b.n	8004bb6 <_dtoa_r+0x6d6>
 8004bde:	2200      	movs	r2, #0
 8004be0:	4b6d      	ldr	r3, [pc, #436]	; (8004d98 <_dtoa_r+0x8b8>)
 8004be2:	f7fb fc79 	bl	80004d8 <__aeabi_dmul>
 8004be6:	2200      	movs	r2, #0
 8004be8:	2300      	movs	r3, #0
 8004bea:	4680      	mov	r8, r0
 8004bec:	4689      	mov	r9, r1
 8004bee:	f7fb fedb 	bl	80009a8 <__aeabi_dcmpeq>
 8004bf2:	2800      	cmp	r0, #0
 8004bf4:	d09b      	beq.n	8004b2e <_dtoa_r+0x64e>
 8004bf6:	e7cd      	b.n	8004b94 <_dtoa_r+0x6b4>
 8004bf8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004bfa:	2a00      	cmp	r2, #0
 8004bfc:	f000 80c4 	beq.w	8004d88 <_dtoa_r+0x8a8>
 8004c00:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004c02:	2a01      	cmp	r2, #1
 8004c04:	f300 80a8 	bgt.w	8004d58 <_dtoa_r+0x878>
 8004c08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004c0a:	2a00      	cmp	r2, #0
 8004c0c:	f000 80a0 	beq.w	8004d50 <_dtoa_r+0x870>
 8004c10:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004c14:	464f      	mov	r7, r9
 8004c16:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004c18:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c1a:	2101      	movs	r1, #1
 8004c1c:	441a      	add	r2, r3
 8004c1e:	4628      	mov	r0, r5
 8004c20:	4499      	add	r9, r3
 8004c22:	9209      	str	r2, [sp, #36]	; 0x24
 8004c24:	f000 fc32 	bl	800548c <__i2b>
 8004c28:	4606      	mov	r6, r0
 8004c2a:	b15f      	cbz	r7, 8004c44 <_dtoa_r+0x764>
 8004c2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	dd08      	ble.n	8004c44 <_dtoa_r+0x764>
 8004c32:	42bb      	cmp	r3, r7
 8004c34:	bfa8      	it	ge
 8004c36:	463b      	movge	r3, r7
 8004c38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c3a:	eba9 0903 	sub.w	r9, r9, r3
 8004c3e:	1aff      	subs	r7, r7, r3
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	9309      	str	r3, [sp, #36]	; 0x24
 8004c44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c46:	b1f3      	cbz	r3, 8004c86 <_dtoa_r+0x7a6>
 8004c48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	f000 80a0 	beq.w	8004d90 <_dtoa_r+0x8b0>
 8004c50:	2c00      	cmp	r4, #0
 8004c52:	dd10      	ble.n	8004c76 <_dtoa_r+0x796>
 8004c54:	4631      	mov	r1, r6
 8004c56:	4622      	mov	r2, r4
 8004c58:	4628      	mov	r0, r5
 8004c5a:	f000 fcd5 	bl	8005608 <__pow5mult>
 8004c5e:	4652      	mov	r2, sl
 8004c60:	4601      	mov	r1, r0
 8004c62:	4606      	mov	r6, r0
 8004c64:	4628      	mov	r0, r5
 8004c66:	f000 fc27 	bl	80054b8 <__multiply>
 8004c6a:	4680      	mov	r8, r0
 8004c6c:	4651      	mov	r1, sl
 8004c6e:	4628      	mov	r0, r5
 8004c70:	f000 fb56 	bl	8005320 <_Bfree>
 8004c74:	46c2      	mov	sl, r8
 8004c76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c78:	1b1a      	subs	r2, r3, r4
 8004c7a:	d004      	beq.n	8004c86 <_dtoa_r+0x7a6>
 8004c7c:	4651      	mov	r1, sl
 8004c7e:	4628      	mov	r0, r5
 8004c80:	f000 fcc2 	bl	8005608 <__pow5mult>
 8004c84:	4682      	mov	sl, r0
 8004c86:	2101      	movs	r1, #1
 8004c88:	4628      	mov	r0, r5
 8004c8a:	f000 fbff 	bl	800548c <__i2b>
 8004c8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c90:	4604      	mov	r4, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	f340 8082 	ble.w	8004d9c <_dtoa_r+0x8bc>
 8004c98:	461a      	mov	r2, r3
 8004c9a:	4601      	mov	r1, r0
 8004c9c:	4628      	mov	r0, r5
 8004c9e:	f000 fcb3 	bl	8005608 <__pow5mult>
 8004ca2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004ca4:	4604      	mov	r4, r0
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	dd7b      	ble.n	8004da2 <_dtoa_r+0x8c2>
 8004caa:	f04f 0800 	mov.w	r8, #0
 8004cae:	6923      	ldr	r3, [r4, #16]
 8004cb0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004cb4:	6918      	ldr	r0, [r3, #16]
 8004cb6:	f000 fb9b 	bl	80053f0 <__hi0bits>
 8004cba:	f1c0 0020 	rsb	r0, r0, #32
 8004cbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cc0:	4418      	add	r0, r3
 8004cc2:	f010 001f 	ands.w	r0, r0, #31
 8004cc6:	f000 8092 	beq.w	8004dee <_dtoa_r+0x90e>
 8004cca:	f1c0 0320 	rsb	r3, r0, #32
 8004cce:	2b04      	cmp	r3, #4
 8004cd0:	f340 8085 	ble.w	8004dde <_dtoa_r+0x8fe>
 8004cd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cd6:	f1c0 001c 	rsb	r0, r0, #28
 8004cda:	4403      	add	r3, r0
 8004cdc:	4481      	add	r9, r0
 8004cde:	4407      	add	r7, r0
 8004ce0:	9309      	str	r3, [sp, #36]	; 0x24
 8004ce2:	f1b9 0f00 	cmp.w	r9, #0
 8004ce6:	dd05      	ble.n	8004cf4 <_dtoa_r+0x814>
 8004ce8:	4651      	mov	r1, sl
 8004cea:	464a      	mov	r2, r9
 8004cec:	4628      	mov	r0, r5
 8004cee:	f000 fce5 	bl	80056bc <__lshift>
 8004cf2:	4682      	mov	sl, r0
 8004cf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	dd05      	ble.n	8004d06 <_dtoa_r+0x826>
 8004cfa:	4621      	mov	r1, r4
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	4628      	mov	r0, r5
 8004d00:	f000 fcdc 	bl	80056bc <__lshift>
 8004d04:	4604      	mov	r4, r0
 8004d06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d072      	beq.n	8004df2 <_dtoa_r+0x912>
 8004d0c:	4621      	mov	r1, r4
 8004d0e:	4650      	mov	r0, sl
 8004d10:	f000 fd40 	bl	8005794 <__mcmp>
 8004d14:	2800      	cmp	r0, #0
 8004d16:	da6c      	bge.n	8004df2 <_dtoa_r+0x912>
 8004d18:	2300      	movs	r3, #0
 8004d1a:	4651      	mov	r1, sl
 8004d1c:	220a      	movs	r2, #10
 8004d1e:	4628      	mov	r0, r5
 8004d20:	f000 fb20 	bl	8005364 <__multadd>
 8004d24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d26:	4682      	mov	sl, r0
 8004d28:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f000 81ac 	beq.w	800508a <_dtoa_r+0xbaa>
 8004d32:	2300      	movs	r3, #0
 8004d34:	4631      	mov	r1, r6
 8004d36:	220a      	movs	r2, #10
 8004d38:	4628      	mov	r0, r5
 8004d3a:	f000 fb13 	bl	8005364 <__multadd>
 8004d3e:	9b06      	ldr	r3, [sp, #24]
 8004d40:	4606      	mov	r6, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	f300 8093 	bgt.w	8004e6e <_dtoa_r+0x98e>
 8004d48:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	dc59      	bgt.n	8004e02 <_dtoa_r+0x922>
 8004d4e:	e08e      	b.n	8004e6e <_dtoa_r+0x98e>
 8004d50:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004d52:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004d56:	e75d      	b.n	8004c14 <_dtoa_r+0x734>
 8004d58:	9b08      	ldr	r3, [sp, #32]
 8004d5a:	1e5c      	subs	r4, r3, #1
 8004d5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d5e:	42a3      	cmp	r3, r4
 8004d60:	bfbf      	itttt	lt
 8004d62:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8004d64:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8004d66:	1ae3      	sublt	r3, r4, r3
 8004d68:	18d2      	addlt	r2, r2, r3
 8004d6a:	bfa8      	it	ge
 8004d6c:	1b1c      	subge	r4, r3, r4
 8004d6e:	9b08      	ldr	r3, [sp, #32]
 8004d70:	bfbe      	ittt	lt
 8004d72:	940a      	strlt	r4, [sp, #40]	; 0x28
 8004d74:	920e      	strlt	r2, [sp, #56]	; 0x38
 8004d76:	2400      	movlt	r4, #0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	bfb5      	itete	lt
 8004d7c:	eba9 0703 	sublt.w	r7, r9, r3
 8004d80:	464f      	movge	r7, r9
 8004d82:	2300      	movlt	r3, #0
 8004d84:	9b08      	ldrge	r3, [sp, #32]
 8004d86:	e747      	b.n	8004c18 <_dtoa_r+0x738>
 8004d88:	464f      	mov	r7, r9
 8004d8a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004d8c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004d8e:	e74c      	b.n	8004c2a <_dtoa_r+0x74a>
 8004d90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d92:	e773      	b.n	8004c7c <_dtoa_r+0x79c>
 8004d94:	3fe00000 	.word	0x3fe00000
 8004d98:	40240000 	.word	0x40240000
 8004d9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004d9e:	2b01      	cmp	r3, #1
 8004da0:	dc18      	bgt.n	8004dd4 <_dtoa_r+0x8f4>
 8004da2:	9b04      	ldr	r3, [sp, #16]
 8004da4:	b9b3      	cbnz	r3, 8004dd4 <_dtoa_r+0x8f4>
 8004da6:	9b05      	ldr	r3, [sp, #20]
 8004da8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004dac:	b993      	cbnz	r3, 8004dd4 <_dtoa_r+0x8f4>
 8004dae:	9b05      	ldr	r3, [sp, #20]
 8004db0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004db4:	0d1b      	lsrs	r3, r3, #20
 8004db6:	051b      	lsls	r3, r3, #20
 8004db8:	b17b      	cbz	r3, 8004dda <_dtoa_r+0x8fa>
 8004dba:	f04f 0801 	mov.w	r8, #1
 8004dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dc0:	f109 0901 	add.w	r9, r9, #1
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	9309      	str	r3, [sp, #36]	; 0x24
 8004dc8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	f47f af6f 	bne.w	8004cae <_dtoa_r+0x7ce>
 8004dd0:	2001      	movs	r0, #1
 8004dd2:	e774      	b.n	8004cbe <_dtoa_r+0x7de>
 8004dd4:	f04f 0800 	mov.w	r8, #0
 8004dd8:	e7f6      	b.n	8004dc8 <_dtoa_r+0x8e8>
 8004dda:	4698      	mov	r8, r3
 8004ddc:	e7f4      	b.n	8004dc8 <_dtoa_r+0x8e8>
 8004dde:	d080      	beq.n	8004ce2 <_dtoa_r+0x802>
 8004de0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004de2:	331c      	adds	r3, #28
 8004de4:	441a      	add	r2, r3
 8004de6:	4499      	add	r9, r3
 8004de8:	441f      	add	r7, r3
 8004dea:	9209      	str	r2, [sp, #36]	; 0x24
 8004dec:	e779      	b.n	8004ce2 <_dtoa_r+0x802>
 8004dee:	4603      	mov	r3, r0
 8004df0:	e7f6      	b.n	8004de0 <_dtoa_r+0x900>
 8004df2:	9b08      	ldr	r3, [sp, #32]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	dc34      	bgt.n	8004e62 <_dtoa_r+0x982>
 8004df8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	dd31      	ble.n	8004e62 <_dtoa_r+0x982>
 8004dfe:	9b08      	ldr	r3, [sp, #32]
 8004e00:	9306      	str	r3, [sp, #24]
 8004e02:	9b06      	ldr	r3, [sp, #24]
 8004e04:	b963      	cbnz	r3, 8004e20 <_dtoa_r+0x940>
 8004e06:	4621      	mov	r1, r4
 8004e08:	2205      	movs	r2, #5
 8004e0a:	4628      	mov	r0, r5
 8004e0c:	f000 faaa 	bl	8005364 <__multadd>
 8004e10:	4601      	mov	r1, r0
 8004e12:	4604      	mov	r4, r0
 8004e14:	4650      	mov	r0, sl
 8004e16:	f000 fcbd 	bl	8005794 <__mcmp>
 8004e1a:	2800      	cmp	r0, #0
 8004e1c:	f73f adbf 	bgt.w	800499e <_dtoa_r+0x4be>
 8004e20:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004e22:	9f03      	ldr	r7, [sp, #12]
 8004e24:	ea6f 0b03 	mvn.w	fp, r3
 8004e28:	f04f 0800 	mov.w	r8, #0
 8004e2c:	4621      	mov	r1, r4
 8004e2e:	4628      	mov	r0, r5
 8004e30:	f000 fa76 	bl	8005320 <_Bfree>
 8004e34:	2e00      	cmp	r6, #0
 8004e36:	f43f aead 	beq.w	8004b94 <_dtoa_r+0x6b4>
 8004e3a:	f1b8 0f00 	cmp.w	r8, #0
 8004e3e:	d005      	beq.n	8004e4c <_dtoa_r+0x96c>
 8004e40:	45b0      	cmp	r8, r6
 8004e42:	d003      	beq.n	8004e4c <_dtoa_r+0x96c>
 8004e44:	4641      	mov	r1, r8
 8004e46:	4628      	mov	r0, r5
 8004e48:	f000 fa6a 	bl	8005320 <_Bfree>
 8004e4c:	4631      	mov	r1, r6
 8004e4e:	4628      	mov	r0, r5
 8004e50:	f000 fa66 	bl	8005320 <_Bfree>
 8004e54:	e69e      	b.n	8004b94 <_dtoa_r+0x6b4>
 8004e56:	2400      	movs	r4, #0
 8004e58:	4626      	mov	r6, r4
 8004e5a:	e7e1      	b.n	8004e20 <_dtoa_r+0x940>
 8004e5c:	46c3      	mov	fp, r8
 8004e5e:	4626      	mov	r6, r4
 8004e60:	e59d      	b.n	800499e <_dtoa_r+0x4be>
 8004e62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	f000 80c8 	beq.w	8004ffa <_dtoa_r+0xb1a>
 8004e6a:	9b08      	ldr	r3, [sp, #32]
 8004e6c:	9306      	str	r3, [sp, #24]
 8004e6e:	2f00      	cmp	r7, #0
 8004e70:	dd05      	ble.n	8004e7e <_dtoa_r+0x99e>
 8004e72:	4631      	mov	r1, r6
 8004e74:	463a      	mov	r2, r7
 8004e76:	4628      	mov	r0, r5
 8004e78:	f000 fc20 	bl	80056bc <__lshift>
 8004e7c:	4606      	mov	r6, r0
 8004e7e:	f1b8 0f00 	cmp.w	r8, #0
 8004e82:	d05b      	beq.n	8004f3c <_dtoa_r+0xa5c>
 8004e84:	4628      	mov	r0, r5
 8004e86:	6871      	ldr	r1, [r6, #4]
 8004e88:	f000 fa0a 	bl	80052a0 <_Balloc>
 8004e8c:	4607      	mov	r7, r0
 8004e8e:	b928      	cbnz	r0, 8004e9c <_dtoa_r+0x9bc>
 8004e90:	4602      	mov	r2, r0
 8004e92:	f240 21ef 	movw	r1, #751	; 0x2ef
 8004e96:	4b81      	ldr	r3, [pc, #516]	; (800509c <_dtoa_r+0xbbc>)
 8004e98:	f7ff bb36 	b.w	8004508 <_dtoa_r+0x28>
 8004e9c:	6932      	ldr	r2, [r6, #16]
 8004e9e:	f106 010c 	add.w	r1, r6, #12
 8004ea2:	3202      	adds	r2, #2
 8004ea4:	0092      	lsls	r2, r2, #2
 8004ea6:	300c      	adds	r0, #12
 8004ea8:	f000 ff9e 	bl	8005de8 <memcpy>
 8004eac:	2201      	movs	r2, #1
 8004eae:	4639      	mov	r1, r7
 8004eb0:	4628      	mov	r0, r5
 8004eb2:	f000 fc03 	bl	80056bc <__lshift>
 8004eb6:	46b0      	mov	r8, r6
 8004eb8:	4606      	mov	r6, r0
 8004eba:	9b03      	ldr	r3, [sp, #12]
 8004ebc:	9a03      	ldr	r2, [sp, #12]
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	9308      	str	r3, [sp, #32]
 8004ec2:	9b06      	ldr	r3, [sp, #24]
 8004ec4:	4413      	add	r3, r2
 8004ec6:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ec8:	9b04      	ldr	r3, [sp, #16]
 8004eca:	f003 0301 	and.w	r3, r3, #1
 8004ece:	930a      	str	r3, [sp, #40]	; 0x28
 8004ed0:	9b08      	ldr	r3, [sp, #32]
 8004ed2:	4621      	mov	r1, r4
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	4650      	mov	r0, sl
 8004ed8:	9304      	str	r3, [sp, #16]
 8004eda:	f7ff fa77 	bl	80043cc <quorem>
 8004ede:	4641      	mov	r1, r8
 8004ee0:	9006      	str	r0, [sp, #24]
 8004ee2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004ee6:	4650      	mov	r0, sl
 8004ee8:	f000 fc54 	bl	8005794 <__mcmp>
 8004eec:	4632      	mov	r2, r6
 8004eee:	9009      	str	r0, [sp, #36]	; 0x24
 8004ef0:	4621      	mov	r1, r4
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	f000 fc6a 	bl	80057cc <__mdiff>
 8004ef8:	68c2      	ldr	r2, [r0, #12]
 8004efa:	4607      	mov	r7, r0
 8004efc:	bb02      	cbnz	r2, 8004f40 <_dtoa_r+0xa60>
 8004efe:	4601      	mov	r1, r0
 8004f00:	4650      	mov	r0, sl
 8004f02:	f000 fc47 	bl	8005794 <__mcmp>
 8004f06:	4602      	mov	r2, r0
 8004f08:	4639      	mov	r1, r7
 8004f0a:	4628      	mov	r0, r5
 8004f0c:	920c      	str	r2, [sp, #48]	; 0x30
 8004f0e:	f000 fa07 	bl	8005320 <_Bfree>
 8004f12:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004f14:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004f16:	9f08      	ldr	r7, [sp, #32]
 8004f18:	ea43 0102 	orr.w	r1, r3, r2
 8004f1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f1e:	4319      	orrs	r1, r3
 8004f20:	d110      	bne.n	8004f44 <_dtoa_r+0xa64>
 8004f22:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004f26:	d029      	beq.n	8004f7c <_dtoa_r+0xa9c>
 8004f28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	dd02      	ble.n	8004f34 <_dtoa_r+0xa54>
 8004f2e:	9b06      	ldr	r3, [sp, #24]
 8004f30:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8004f34:	9b04      	ldr	r3, [sp, #16]
 8004f36:	f883 9000 	strb.w	r9, [r3]
 8004f3a:	e777      	b.n	8004e2c <_dtoa_r+0x94c>
 8004f3c:	4630      	mov	r0, r6
 8004f3e:	e7ba      	b.n	8004eb6 <_dtoa_r+0x9d6>
 8004f40:	2201      	movs	r2, #1
 8004f42:	e7e1      	b.n	8004f08 <_dtoa_r+0xa28>
 8004f44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	db04      	blt.n	8004f54 <_dtoa_r+0xa74>
 8004f4a:	9922      	ldr	r1, [sp, #136]	; 0x88
 8004f4c:	430b      	orrs	r3, r1
 8004f4e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004f50:	430b      	orrs	r3, r1
 8004f52:	d120      	bne.n	8004f96 <_dtoa_r+0xab6>
 8004f54:	2a00      	cmp	r2, #0
 8004f56:	dded      	ble.n	8004f34 <_dtoa_r+0xa54>
 8004f58:	4651      	mov	r1, sl
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	4628      	mov	r0, r5
 8004f5e:	f000 fbad 	bl	80056bc <__lshift>
 8004f62:	4621      	mov	r1, r4
 8004f64:	4682      	mov	sl, r0
 8004f66:	f000 fc15 	bl	8005794 <__mcmp>
 8004f6a:	2800      	cmp	r0, #0
 8004f6c:	dc03      	bgt.n	8004f76 <_dtoa_r+0xa96>
 8004f6e:	d1e1      	bne.n	8004f34 <_dtoa_r+0xa54>
 8004f70:	f019 0f01 	tst.w	r9, #1
 8004f74:	d0de      	beq.n	8004f34 <_dtoa_r+0xa54>
 8004f76:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004f7a:	d1d8      	bne.n	8004f2e <_dtoa_r+0xa4e>
 8004f7c:	2339      	movs	r3, #57	; 0x39
 8004f7e:	9a04      	ldr	r2, [sp, #16]
 8004f80:	7013      	strb	r3, [r2, #0]
 8004f82:	463b      	mov	r3, r7
 8004f84:	461f      	mov	r7, r3
 8004f86:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8004f8a:	3b01      	subs	r3, #1
 8004f8c:	2a39      	cmp	r2, #57	; 0x39
 8004f8e:	d06b      	beq.n	8005068 <_dtoa_r+0xb88>
 8004f90:	3201      	adds	r2, #1
 8004f92:	701a      	strb	r2, [r3, #0]
 8004f94:	e74a      	b.n	8004e2c <_dtoa_r+0x94c>
 8004f96:	2a00      	cmp	r2, #0
 8004f98:	dd07      	ble.n	8004faa <_dtoa_r+0xaca>
 8004f9a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004f9e:	d0ed      	beq.n	8004f7c <_dtoa_r+0xa9c>
 8004fa0:	9a04      	ldr	r2, [sp, #16]
 8004fa2:	f109 0301 	add.w	r3, r9, #1
 8004fa6:	7013      	strb	r3, [r2, #0]
 8004fa8:	e740      	b.n	8004e2c <_dtoa_r+0x94c>
 8004faa:	9b08      	ldr	r3, [sp, #32]
 8004fac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004fae:	f803 9c01 	strb.w	r9, [r3, #-1]
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d042      	beq.n	800503c <_dtoa_r+0xb5c>
 8004fb6:	4651      	mov	r1, sl
 8004fb8:	2300      	movs	r3, #0
 8004fba:	220a      	movs	r2, #10
 8004fbc:	4628      	mov	r0, r5
 8004fbe:	f000 f9d1 	bl	8005364 <__multadd>
 8004fc2:	45b0      	cmp	r8, r6
 8004fc4:	4682      	mov	sl, r0
 8004fc6:	f04f 0300 	mov.w	r3, #0
 8004fca:	f04f 020a 	mov.w	r2, #10
 8004fce:	4641      	mov	r1, r8
 8004fd0:	4628      	mov	r0, r5
 8004fd2:	d107      	bne.n	8004fe4 <_dtoa_r+0xb04>
 8004fd4:	f000 f9c6 	bl	8005364 <__multadd>
 8004fd8:	4680      	mov	r8, r0
 8004fda:	4606      	mov	r6, r0
 8004fdc:	9b08      	ldr	r3, [sp, #32]
 8004fde:	3301      	adds	r3, #1
 8004fe0:	9308      	str	r3, [sp, #32]
 8004fe2:	e775      	b.n	8004ed0 <_dtoa_r+0x9f0>
 8004fe4:	f000 f9be 	bl	8005364 <__multadd>
 8004fe8:	4631      	mov	r1, r6
 8004fea:	4680      	mov	r8, r0
 8004fec:	2300      	movs	r3, #0
 8004fee:	220a      	movs	r2, #10
 8004ff0:	4628      	mov	r0, r5
 8004ff2:	f000 f9b7 	bl	8005364 <__multadd>
 8004ff6:	4606      	mov	r6, r0
 8004ff8:	e7f0      	b.n	8004fdc <_dtoa_r+0xafc>
 8004ffa:	9b08      	ldr	r3, [sp, #32]
 8004ffc:	9306      	str	r3, [sp, #24]
 8004ffe:	9f03      	ldr	r7, [sp, #12]
 8005000:	4621      	mov	r1, r4
 8005002:	4650      	mov	r0, sl
 8005004:	f7ff f9e2 	bl	80043cc <quorem>
 8005008:	9b03      	ldr	r3, [sp, #12]
 800500a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800500e:	f807 9b01 	strb.w	r9, [r7], #1
 8005012:	1afa      	subs	r2, r7, r3
 8005014:	9b06      	ldr	r3, [sp, #24]
 8005016:	4293      	cmp	r3, r2
 8005018:	dd07      	ble.n	800502a <_dtoa_r+0xb4a>
 800501a:	4651      	mov	r1, sl
 800501c:	2300      	movs	r3, #0
 800501e:	220a      	movs	r2, #10
 8005020:	4628      	mov	r0, r5
 8005022:	f000 f99f 	bl	8005364 <__multadd>
 8005026:	4682      	mov	sl, r0
 8005028:	e7ea      	b.n	8005000 <_dtoa_r+0xb20>
 800502a:	9b06      	ldr	r3, [sp, #24]
 800502c:	f04f 0800 	mov.w	r8, #0
 8005030:	2b00      	cmp	r3, #0
 8005032:	bfcc      	ite	gt
 8005034:	461f      	movgt	r7, r3
 8005036:	2701      	movle	r7, #1
 8005038:	9b03      	ldr	r3, [sp, #12]
 800503a:	441f      	add	r7, r3
 800503c:	4651      	mov	r1, sl
 800503e:	2201      	movs	r2, #1
 8005040:	4628      	mov	r0, r5
 8005042:	f000 fb3b 	bl	80056bc <__lshift>
 8005046:	4621      	mov	r1, r4
 8005048:	4682      	mov	sl, r0
 800504a:	f000 fba3 	bl	8005794 <__mcmp>
 800504e:	2800      	cmp	r0, #0
 8005050:	dc97      	bgt.n	8004f82 <_dtoa_r+0xaa2>
 8005052:	d102      	bne.n	800505a <_dtoa_r+0xb7a>
 8005054:	f019 0f01 	tst.w	r9, #1
 8005058:	d193      	bne.n	8004f82 <_dtoa_r+0xaa2>
 800505a:	463b      	mov	r3, r7
 800505c:	461f      	mov	r7, r3
 800505e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005062:	2a30      	cmp	r2, #48	; 0x30
 8005064:	d0fa      	beq.n	800505c <_dtoa_r+0xb7c>
 8005066:	e6e1      	b.n	8004e2c <_dtoa_r+0x94c>
 8005068:	9a03      	ldr	r2, [sp, #12]
 800506a:	429a      	cmp	r2, r3
 800506c:	d18a      	bne.n	8004f84 <_dtoa_r+0xaa4>
 800506e:	2331      	movs	r3, #49	; 0x31
 8005070:	f10b 0b01 	add.w	fp, fp, #1
 8005074:	e797      	b.n	8004fa6 <_dtoa_r+0xac6>
 8005076:	4b0a      	ldr	r3, [pc, #40]	; (80050a0 <_dtoa_r+0xbc0>)
 8005078:	f7ff ba9f 	b.w	80045ba <_dtoa_r+0xda>
 800507c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800507e:	2b00      	cmp	r3, #0
 8005080:	f47f aa77 	bne.w	8004572 <_dtoa_r+0x92>
 8005084:	4b07      	ldr	r3, [pc, #28]	; (80050a4 <_dtoa_r+0xbc4>)
 8005086:	f7ff ba98 	b.w	80045ba <_dtoa_r+0xda>
 800508a:	9b06      	ldr	r3, [sp, #24]
 800508c:	2b00      	cmp	r3, #0
 800508e:	dcb6      	bgt.n	8004ffe <_dtoa_r+0xb1e>
 8005090:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005092:	2b02      	cmp	r3, #2
 8005094:	f73f aeb5 	bgt.w	8004e02 <_dtoa_r+0x922>
 8005098:	e7b1      	b.n	8004ffe <_dtoa_r+0xb1e>
 800509a:	bf00      	nop
 800509c:	08008dd6 	.word	0x08008dd6
 80050a0:	08008d36 	.word	0x08008d36
 80050a4:	08008d5a 	.word	0x08008d5a

080050a8 <_free_r>:
 80050a8:	b538      	push	{r3, r4, r5, lr}
 80050aa:	4605      	mov	r5, r0
 80050ac:	2900      	cmp	r1, #0
 80050ae:	d040      	beq.n	8005132 <_free_r+0x8a>
 80050b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050b4:	1f0c      	subs	r4, r1, #4
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	bfb8      	it	lt
 80050ba:	18e4      	addlt	r4, r4, r3
 80050bc:	f000 f8e4 	bl	8005288 <__malloc_lock>
 80050c0:	4a1c      	ldr	r2, [pc, #112]	; (8005134 <_free_r+0x8c>)
 80050c2:	6813      	ldr	r3, [r2, #0]
 80050c4:	b933      	cbnz	r3, 80050d4 <_free_r+0x2c>
 80050c6:	6063      	str	r3, [r4, #4]
 80050c8:	6014      	str	r4, [r2, #0]
 80050ca:	4628      	mov	r0, r5
 80050cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80050d0:	f000 b8e0 	b.w	8005294 <__malloc_unlock>
 80050d4:	42a3      	cmp	r3, r4
 80050d6:	d908      	bls.n	80050ea <_free_r+0x42>
 80050d8:	6820      	ldr	r0, [r4, #0]
 80050da:	1821      	adds	r1, r4, r0
 80050dc:	428b      	cmp	r3, r1
 80050de:	bf01      	itttt	eq
 80050e0:	6819      	ldreq	r1, [r3, #0]
 80050e2:	685b      	ldreq	r3, [r3, #4]
 80050e4:	1809      	addeq	r1, r1, r0
 80050e6:	6021      	streq	r1, [r4, #0]
 80050e8:	e7ed      	b.n	80050c6 <_free_r+0x1e>
 80050ea:	461a      	mov	r2, r3
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	b10b      	cbz	r3, 80050f4 <_free_r+0x4c>
 80050f0:	42a3      	cmp	r3, r4
 80050f2:	d9fa      	bls.n	80050ea <_free_r+0x42>
 80050f4:	6811      	ldr	r1, [r2, #0]
 80050f6:	1850      	adds	r0, r2, r1
 80050f8:	42a0      	cmp	r0, r4
 80050fa:	d10b      	bne.n	8005114 <_free_r+0x6c>
 80050fc:	6820      	ldr	r0, [r4, #0]
 80050fe:	4401      	add	r1, r0
 8005100:	1850      	adds	r0, r2, r1
 8005102:	4283      	cmp	r3, r0
 8005104:	6011      	str	r1, [r2, #0]
 8005106:	d1e0      	bne.n	80050ca <_free_r+0x22>
 8005108:	6818      	ldr	r0, [r3, #0]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	4408      	add	r0, r1
 800510e:	6010      	str	r0, [r2, #0]
 8005110:	6053      	str	r3, [r2, #4]
 8005112:	e7da      	b.n	80050ca <_free_r+0x22>
 8005114:	d902      	bls.n	800511c <_free_r+0x74>
 8005116:	230c      	movs	r3, #12
 8005118:	602b      	str	r3, [r5, #0]
 800511a:	e7d6      	b.n	80050ca <_free_r+0x22>
 800511c:	6820      	ldr	r0, [r4, #0]
 800511e:	1821      	adds	r1, r4, r0
 8005120:	428b      	cmp	r3, r1
 8005122:	bf01      	itttt	eq
 8005124:	6819      	ldreq	r1, [r3, #0]
 8005126:	685b      	ldreq	r3, [r3, #4]
 8005128:	1809      	addeq	r1, r1, r0
 800512a:	6021      	streq	r1, [r4, #0]
 800512c:	6063      	str	r3, [r4, #4]
 800512e:	6054      	str	r4, [r2, #4]
 8005130:	e7cb      	b.n	80050ca <_free_r+0x22>
 8005132:	bd38      	pop	{r3, r4, r5, pc}
 8005134:	20000864 	.word	0x20000864

08005138 <malloc>:
 8005138:	4b02      	ldr	r3, [pc, #8]	; (8005144 <malloc+0xc>)
 800513a:	4601      	mov	r1, r0
 800513c:	6818      	ldr	r0, [r3, #0]
 800513e:	f000 b823 	b.w	8005188 <_malloc_r>
 8005142:	bf00      	nop
 8005144:	20000080 	.word	0x20000080

08005148 <sbrk_aligned>:
 8005148:	b570      	push	{r4, r5, r6, lr}
 800514a:	4e0e      	ldr	r6, [pc, #56]	; (8005184 <sbrk_aligned+0x3c>)
 800514c:	460c      	mov	r4, r1
 800514e:	6831      	ldr	r1, [r6, #0]
 8005150:	4605      	mov	r5, r0
 8005152:	b911      	cbnz	r1, 800515a <sbrk_aligned+0x12>
 8005154:	f000 fe38 	bl	8005dc8 <_sbrk_r>
 8005158:	6030      	str	r0, [r6, #0]
 800515a:	4621      	mov	r1, r4
 800515c:	4628      	mov	r0, r5
 800515e:	f000 fe33 	bl	8005dc8 <_sbrk_r>
 8005162:	1c43      	adds	r3, r0, #1
 8005164:	d00a      	beq.n	800517c <sbrk_aligned+0x34>
 8005166:	1cc4      	adds	r4, r0, #3
 8005168:	f024 0403 	bic.w	r4, r4, #3
 800516c:	42a0      	cmp	r0, r4
 800516e:	d007      	beq.n	8005180 <sbrk_aligned+0x38>
 8005170:	1a21      	subs	r1, r4, r0
 8005172:	4628      	mov	r0, r5
 8005174:	f000 fe28 	bl	8005dc8 <_sbrk_r>
 8005178:	3001      	adds	r0, #1
 800517a:	d101      	bne.n	8005180 <sbrk_aligned+0x38>
 800517c:	f04f 34ff 	mov.w	r4, #4294967295
 8005180:	4620      	mov	r0, r4
 8005182:	bd70      	pop	{r4, r5, r6, pc}
 8005184:	20000868 	.word	0x20000868

08005188 <_malloc_r>:
 8005188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800518c:	1ccd      	adds	r5, r1, #3
 800518e:	f025 0503 	bic.w	r5, r5, #3
 8005192:	3508      	adds	r5, #8
 8005194:	2d0c      	cmp	r5, #12
 8005196:	bf38      	it	cc
 8005198:	250c      	movcc	r5, #12
 800519a:	2d00      	cmp	r5, #0
 800519c:	4607      	mov	r7, r0
 800519e:	db01      	blt.n	80051a4 <_malloc_r+0x1c>
 80051a0:	42a9      	cmp	r1, r5
 80051a2:	d905      	bls.n	80051b0 <_malloc_r+0x28>
 80051a4:	230c      	movs	r3, #12
 80051a6:	2600      	movs	r6, #0
 80051a8:	603b      	str	r3, [r7, #0]
 80051aa:	4630      	mov	r0, r6
 80051ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051b0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005284 <_malloc_r+0xfc>
 80051b4:	f000 f868 	bl	8005288 <__malloc_lock>
 80051b8:	f8d8 3000 	ldr.w	r3, [r8]
 80051bc:	461c      	mov	r4, r3
 80051be:	bb5c      	cbnz	r4, 8005218 <_malloc_r+0x90>
 80051c0:	4629      	mov	r1, r5
 80051c2:	4638      	mov	r0, r7
 80051c4:	f7ff ffc0 	bl	8005148 <sbrk_aligned>
 80051c8:	1c43      	adds	r3, r0, #1
 80051ca:	4604      	mov	r4, r0
 80051cc:	d155      	bne.n	800527a <_malloc_r+0xf2>
 80051ce:	f8d8 4000 	ldr.w	r4, [r8]
 80051d2:	4626      	mov	r6, r4
 80051d4:	2e00      	cmp	r6, #0
 80051d6:	d145      	bne.n	8005264 <_malloc_r+0xdc>
 80051d8:	2c00      	cmp	r4, #0
 80051da:	d048      	beq.n	800526e <_malloc_r+0xe6>
 80051dc:	6823      	ldr	r3, [r4, #0]
 80051de:	4631      	mov	r1, r6
 80051e0:	4638      	mov	r0, r7
 80051e2:	eb04 0903 	add.w	r9, r4, r3
 80051e6:	f000 fdef 	bl	8005dc8 <_sbrk_r>
 80051ea:	4581      	cmp	r9, r0
 80051ec:	d13f      	bne.n	800526e <_malloc_r+0xe6>
 80051ee:	6821      	ldr	r1, [r4, #0]
 80051f0:	4638      	mov	r0, r7
 80051f2:	1a6d      	subs	r5, r5, r1
 80051f4:	4629      	mov	r1, r5
 80051f6:	f7ff ffa7 	bl	8005148 <sbrk_aligned>
 80051fa:	3001      	adds	r0, #1
 80051fc:	d037      	beq.n	800526e <_malloc_r+0xe6>
 80051fe:	6823      	ldr	r3, [r4, #0]
 8005200:	442b      	add	r3, r5
 8005202:	6023      	str	r3, [r4, #0]
 8005204:	f8d8 3000 	ldr.w	r3, [r8]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d038      	beq.n	800527e <_malloc_r+0xf6>
 800520c:	685a      	ldr	r2, [r3, #4]
 800520e:	42a2      	cmp	r2, r4
 8005210:	d12b      	bne.n	800526a <_malloc_r+0xe2>
 8005212:	2200      	movs	r2, #0
 8005214:	605a      	str	r2, [r3, #4]
 8005216:	e00f      	b.n	8005238 <_malloc_r+0xb0>
 8005218:	6822      	ldr	r2, [r4, #0]
 800521a:	1b52      	subs	r2, r2, r5
 800521c:	d41f      	bmi.n	800525e <_malloc_r+0xd6>
 800521e:	2a0b      	cmp	r2, #11
 8005220:	d917      	bls.n	8005252 <_malloc_r+0xca>
 8005222:	1961      	adds	r1, r4, r5
 8005224:	42a3      	cmp	r3, r4
 8005226:	6025      	str	r5, [r4, #0]
 8005228:	bf18      	it	ne
 800522a:	6059      	strne	r1, [r3, #4]
 800522c:	6863      	ldr	r3, [r4, #4]
 800522e:	bf08      	it	eq
 8005230:	f8c8 1000 	streq.w	r1, [r8]
 8005234:	5162      	str	r2, [r4, r5]
 8005236:	604b      	str	r3, [r1, #4]
 8005238:	4638      	mov	r0, r7
 800523a:	f104 060b 	add.w	r6, r4, #11
 800523e:	f000 f829 	bl	8005294 <__malloc_unlock>
 8005242:	f026 0607 	bic.w	r6, r6, #7
 8005246:	1d23      	adds	r3, r4, #4
 8005248:	1af2      	subs	r2, r6, r3
 800524a:	d0ae      	beq.n	80051aa <_malloc_r+0x22>
 800524c:	1b9b      	subs	r3, r3, r6
 800524e:	50a3      	str	r3, [r4, r2]
 8005250:	e7ab      	b.n	80051aa <_malloc_r+0x22>
 8005252:	42a3      	cmp	r3, r4
 8005254:	6862      	ldr	r2, [r4, #4]
 8005256:	d1dd      	bne.n	8005214 <_malloc_r+0x8c>
 8005258:	f8c8 2000 	str.w	r2, [r8]
 800525c:	e7ec      	b.n	8005238 <_malloc_r+0xb0>
 800525e:	4623      	mov	r3, r4
 8005260:	6864      	ldr	r4, [r4, #4]
 8005262:	e7ac      	b.n	80051be <_malloc_r+0x36>
 8005264:	4634      	mov	r4, r6
 8005266:	6876      	ldr	r6, [r6, #4]
 8005268:	e7b4      	b.n	80051d4 <_malloc_r+0x4c>
 800526a:	4613      	mov	r3, r2
 800526c:	e7cc      	b.n	8005208 <_malloc_r+0x80>
 800526e:	230c      	movs	r3, #12
 8005270:	4638      	mov	r0, r7
 8005272:	603b      	str	r3, [r7, #0]
 8005274:	f000 f80e 	bl	8005294 <__malloc_unlock>
 8005278:	e797      	b.n	80051aa <_malloc_r+0x22>
 800527a:	6025      	str	r5, [r4, #0]
 800527c:	e7dc      	b.n	8005238 <_malloc_r+0xb0>
 800527e:	605b      	str	r3, [r3, #4]
 8005280:	deff      	udf	#255	; 0xff
 8005282:	bf00      	nop
 8005284:	20000864 	.word	0x20000864

08005288 <__malloc_lock>:
 8005288:	4801      	ldr	r0, [pc, #4]	; (8005290 <__malloc_lock+0x8>)
 800528a:	f7ff b88f 	b.w	80043ac <__retarget_lock_acquire_recursive>
 800528e:	bf00      	nop
 8005290:	20000860 	.word	0x20000860

08005294 <__malloc_unlock>:
 8005294:	4801      	ldr	r0, [pc, #4]	; (800529c <__malloc_unlock+0x8>)
 8005296:	f7ff b88a 	b.w	80043ae <__retarget_lock_release_recursive>
 800529a:	bf00      	nop
 800529c:	20000860 	.word	0x20000860

080052a0 <_Balloc>:
 80052a0:	b570      	push	{r4, r5, r6, lr}
 80052a2:	69c6      	ldr	r6, [r0, #28]
 80052a4:	4604      	mov	r4, r0
 80052a6:	460d      	mov	r5, r1
 80052a8:	b976      	cbnz	r6, 80052c8 <_Balloc+0x28>
 80052aa:	2010      	movs	r0, #16
 80052ac:	f7ff ff44 	bl	8005138 <malloc>
 80052b0:	4602      	mov	r2, r0
 80052b2:	61e0      	str	r0, [r4, #28]
 80052b4:	b920      	cbnz	r0, 80052c0 <_Balloc+0x20>
 80052b6:	216b      	movs	r1, #107	; 0x6b
 80052b8:	4b17      	ldr	r3, [pc, #92]	; (8005318 <_Balloc+0x78>)
 80052ba:	4818      	ldr	r0, [pc, #96]	; (800531c <_Balloc+0x7c>)
 80052bc:	f000 fda2 	bl	8005e04 <__assert_func>
 80052c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80052c4:	6006      	str	r6, [r0, #0]
 80052c6:	60c6      	str	r6, [r0, #12]
 80052c8:	69e6      	ldr	r6, [r4, #28]
 80052ca:	68f3      	ldr	r3, [r6, #12]
 80052cc:	b183      	cbz	r3, 80052f0 <_Balloc+0x50>
 80052ce:	69e3      	ldr	r3, [r4, #28]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80052d6:	b9b8      	cbnz	r0, 8005308 <_Balloc+0x68>
 80052d8:	2101      	movs	r1, #1
 80052da:	fa01 f605 	lsl.w	r6, r1, r5
 80052de:	1d72      	adds	r2, r6, #5
 80052e0:	4620      	mov	r0, r4
 80052e2:	0092      	lsls	r2, r2, #2
 80052e4:	f000 fdac 	bl	8005e40 <_calloc_r>
 80052e8:	b160      	cbz	r0, 8005304 <_Balloc+0x64>
 80052ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80052ee:	e00e      	b.n	800530e <_Balloc+0x6e>
 80052f0:	2221      	movs	r2, #33	; 0x21
 80052f2:	2104      	movs	r1, #4
 80052f4:	4620      	mov	r0, r4
 80052f6:	f000 fda3 	bl	8005e40 <_calloc_r>
 80052fa:	69e3      	ldr	r3, [r4, #28]
 80052fc:	60f0      	str	r0, [r6, #12]
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d1e4      	bne.n	80052ce <_Balloc+0x2e>
 8005304:	2000      	movs	r0, #0
 8005306:	bd70      	pop	{r4, r5, r6, pc}
 8005308:	6802      	ldr	r2, [r0, #0]
 800530a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800530e:	2300      	movs	r3, #0
 8005310:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005314:	e7f7      	b.n	8005306 <_Balloc+0x66>
 8005316:	bf00      	nop
 8005318:	08008d67 	.word	0x08008d67
 800531c:	08008de7 	.word	0x08008de7

08005320 <_Bfree>:
 8005320:	b570      	push	{r4, r5, r6, lr}
 8005322:	69c6      	ldr	r6, [r0, #28]
 8005324:	4605      	mov	r5, r0
 8005326:	460c      	mov	r4, r1
 8005328:	b976      	cbnz	r6, 8005348 <_Bfree+0x28>
 800532a:	2010      	movs	r0, #16
 800532c:	f7ff ff04 	bl	8005138 <malloc>
 8005330:	4602      	mov	r2, r0
 8005332:	61e8      	str	r0, [r5, #28]
 8005334:	b920      	cbnz	r0, 8005340 <_Bfree+0x20>
 8005336:	218f      	movs	r1, #143	; 0x8f
 8005338:	4b08      	ldr	r3, [pc, #32]	; (800535c <_Bfree+0x3c>)
 800533a:	4809      	ldr	r0, [pc, #36]	; (8005360 <_Bfree+0x40>)
 800533c:	f000 fd62 	bl	8005e04 <__assert_func>
 8005340:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005344:	6006      	str	r6, [r0, #0]
 8005346:	60c6      	str	r6, [r0, #12]
 8005348:	b13c      	cbz	r4, 800535a <_Bfree+0x3a>
 800534a:	69eb      	ldr	r3, [r5, #28]
 800534c:	6862      	ldr	r2, [r4, #4]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005354:	6021      	str	r1, [r4, #0]
 8005356:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800535a:	bd70      	pop	{r4, r5, r6, pc}
 800535c:	08008d67 	.word	0x08008d67
 8005360:	08008de7 	.word	0x08008de7

08005364 <__multadd>:
 8005364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005368:	4607      	mov	r7, r0
 800536a:	460c      	mov	r4, r1
 800536c:	461e      	mov	r6, r3
 800536e:	2000      	movs	r0, #0
 8005370:	690d      	ldr	r5, [r1, #16]
 8005372:	f101 0c14 	add.w	ip, r1, #20
 8005376:	f8dc 3000 	ldr.w	r3, [ip]
 800537a:	3001      	adds	r0, #1
 800537c:	b299      	uxth	r1, r3
 800537e:	fb02 6101 	mla	r1, r2, r1, r6
 8005382:	0c1e      	lsrs	r6, r3, #16
 8005384:	0c0b      	lsrs	r3, r1, #16
 8005386:	fb02 3306 	mla	r3, r2, r6, r3
 800538a:	b289      	uxth	r1, r1
 800538c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005390:	4285      	cmp	r5, r0
 8005392:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005396:	f84c 1b04 	str.w	r1, [ip], #4
 800539a:	dcec      	bgt.n	8005376 <__multadd+0x12>
 800539c:	b30e      	cbz	r6, 80053e2 <__multadd+0x7e>
 800539e:	68a3      	ldr	r3, [r4, #8]
 80053a0:	42ab      	cmp	r3, r5
 80053a2:	dc19      	bgt.n	80053d8 <__multadd+0x74>
 80053a4:	6861      	ldr	r1, [r4, #4]
 80053a6:	4638      	mov	r0, r7
 80053a8:	3101      	adds	r1, #1
 80053aa:	f7ff ff79 	bl	80052a0 <_Balloc>
 80053ae:	4680      	mov	r8, r0
 80053b0:	b928      	cbnz	r0, 80053be <__multadd+0x5a>
 80053b2:	4602      	mov	r2, r0
 80053b4:	21ba      	movs	r1, #186	; 0xba
 80053b6:	4b0c      	ldr	r3, [pc, #48]	; (80053e8 <__multadd+0x84>)
 80053b8:	480c      	ldr	r0, [pc, #48]	; (80053ec <__multadd+0x88>)
 80053ba:	f000 fd23 	bl	8005e04 <__assert_func>
 80053be:	6922      	ldr	r2, [r4, #16]
 80053c0:	f104 010c 	add.w	r1, r4, #12
 80053c4:	3202      	adds	r2, #2
 80053c6:	0092      	lsls	r2, r2, #2
 80053c8:	300c      	adds	r0, #12
 80053ca:	f000 fd0d 	bl	8005de8 <memcpy>
 80053ce:	4621      	mov	r1, r4
 80053d0:	4638      	mov	r0, r7
 80053d2:	f7ff ffa5 	bl	8005320 <_Bfree>
 80053d6:	4644      	mov	r4, r8
 80053d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80053dc:	3501      	adds	r5, #1
 80053de:	615e      	str	r6, [r3, #20]
 80053e0:	6125      	str	r5, [r4, #16]
 80053e2:	4620      	mov	r0, r4
 80053e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053e8:	08008dd6 	.word	0x08008dd6
 80053ec:	08008de7 	.word	0x08008de7

080053f0 <__hi0bits>:
 80053f0:	0c02      	lsrs	r2, r0, #16
 80053f2:	0412      	lsls	r2, r2, #16
 80053f4:	4603      	mov	r3, r0
 80053f6:	b9ca      	cbnz	r2, 800542c <__hi0bits+0x3c>
 80053f8:	0403      	lsls	r3, r0, #16
 80053fa:	2010      	movs	r0, #16
 80053fc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005400:	bf04      	itt	eq
 8005402:	021b      	lsleq	r3, r3, #8
 8005404:	3008      	addeq	r0, #8
 8005406:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800540a:	bf04      	itt	eq
 800540c:	011b      	lsleq	r3, r3, #4
 800540e:	3004      	addeq	r0, #4
 8005410:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005414:	bf04      	itt	eq
 8005416:	009b      	lsleq	r3, r3, #2
 8005418:	3002      	addeq	r0, #2
 800541a:	2b00      	cmp	r3, #0
 800541c:	db05      	blt.n	800542a <__hi0bits+0x3a>
 800541e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005422:	f100 0001 	add.w	r0, r0, #1
 8005426:	bf08      	it	eq
 8005428:	2020      	moveq	r0, #32
 800542a:	4770      	bx	lr
 800542c:	2000      	movs	r0, #0
 800542e:	e7e5      	b.n	80053fc <__hi0bits+0xc>

08005430 <__lo0bits>:
 8005430:	6803      	ldr	r3, [r0, #0]
 8005432:	4602      	mov	r2, r0
 8005434:	f013 0007 	ands.w	r0, r3, #7
 8005438:	d00b      	beq.n	8005452 <__lo0bits+0x22>
 800543a:	07d9      	lsls	r1, r3, #31
 800543c:	d421      	bmi.n	8005482 <__lo0bits+0x52>
 800543e:	0798      	lsls	r0, r3, #30
 8005440:	bf49      	itett	mi
 8005442:	085b      	lsrmi	r3, r3, #1
 8005444:	089b      	lsrpl	r3, r3, #2
 8005446:	2001      	movmi	r0, #1
 8005448:	6013      	strmi	r3, [r2, #0]
 800544a:	bf5c      	itt	pl
 800544c:	2002      	movpl	r0, #2
 800544e:	6013      	strpl	r3, [r2, #0]
 8005450:	4770      	bx	lr
 8005452:	b299      	uxth	r1, r3
 8005454:	b909      	cbnz	r1, 800545a <__lo0bits+0x2a>
 8005456:	2010      	movs	r0, #16
 8005458:	0c1b      	lsrs	r3, r3, #16
 800545a:	b2d9      	uxtb	r1, r3
 800545c:	b909      	cbnz	r1, 8005462 <__lo0bits+0x32>
 800545e:	3008      	adds	r0, #8
 8005460:	0a1b      	lsrs	r3, r3, #8
 8005462:	0719      	lsls	r1, r3, #28
 8005464:	bf04      	itt	eq
 8005466:	091b      	lsreq	r3, r3, #4
 8005468:	3004      	addeq	r0, #4
 800546a:	0799      	lsls	r1, r3, #30
 800546c:	bf04      	itt	eq
 800546e:	089b      	lsreq	r3, r3, #2
 8005470:	3002      	addeq	r0, #2
 8005472:	07d9      	lsls	r1, r3, #31
 8005474:	d403      	bmi.n	800547e <__lo0bits+0x4e>
 8005476:	085b      	lsrs	r3, r3, #1
 8005478:	f100 0001 	add.w	r0, r0, #1
 800547c:	d003      	beq.n	8005486 <__lo0bits+0x56>
 800547e:	6013      	str	r3, [r2, #0]
 8005480:	4770      	bx	lr
 8005482:	2000      	movs	r0, #0
 8005484:	4770      	bx	lr
 8005486:	2020      	movs	r0, #32
 8005488:	4770      	bx	lr
	...

0800548c <__i2b>:
 800548c:	b510      	push	{r4, lr}
 800548e:	460c      	mov	r4, r1
 8005490:	2101      	movs	r1, #1
 8005492:	f7ff ff05 	bl	80052a0 <_Balloc>
 8005496:	4602      	mov	r2, r0
 8005498:	b928      	cbnz	r0, 80054a6 <__i2b+0x1a>
 800549a:	f240 1145 	movw	r1, #325	; 0x145
 800549e:	4b04      	ldr	r3, [pc, #16]	; (80054b0 <__i2b+0x24>)
 80054a0:	4804      	ldr	r0, [pc, #16]	; (80054b4 <__i2b+0x28>)
 80054a2:	f000 fcaf 	bl	8005e04 <__assert_func>
 80054a6:	2301      	movs	r3, #1
 80054a8:	6144      	str	r4, [r0, #20]
 80054aa:	6103      	str	r3, [r0, #16]
 80054ac:	bd10      	pop	{r4, pc}
 80054ae:	bf00      	nop
 80054b0:	08008dd6 	.word	0x08008dd6
 80054b4:	08008de7 	.word	0x08008de7

080054b8 <__multiply>:
 80054b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054bc:	4691      	mov	r9, r2
 80054be:	690a      	ldr	r2, [r1, #16]
 80054c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80054c4:	460c      	mov	r4, r1
 80054c6:	429a      	cmp	r2, r3
 80054c8:	bfbe      	ittt	lt
 80054ca:	460b      	movlt	r3, r1
 80054cc:	464c      	movlt	r4, r9
 80054ce:	4699      	movlt	r9, r3
 80054d0:	6927      	ldr	r7, [r4, #16]
 80054d2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80054d6:	68a3      	ldr	r3, [r4, #8]
 80054d8:	6861      	ldr	r1, [r4, #4]
 80054da:	eb07 060a 	add.w	r6, r7, sl
 80054de:	42b3      	cmp	r3, r6
 80054e0:	b085      	sub	sp, #20
 80054e2:	bfb8      	it	lt
 80054e4:	3101      	addlt	r1, #1
 80054e6:	f7ff fedb 	bl	80052a0 <_Balloc>
 80054ea:	b930      	cbnz	r0, 80054fa <__multiply+0x42>
 80054ec:	4602      	mov	r2, r0
 80054ee:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80054f2:	4b43      	ldr	r3, [pc, #268]	; (8005600 <__multiply+0x148>)
 80054f4:	4843      	ldr	r0, [pc, #268]	; (8005604 <__multiply+0x14c>)
 80054f6:	f000 fc85 	bl	8005e04 <__assert_func>
 80054fa:	f100 0514 	add.w	r5, r0, #20
 80054fe:	462b      	mov	r3, r5
 8005500:	2200      	movs	r2, #0
 8005502:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005506:	4543      	cmp	r3, r8
 8005508:	d321      	bcc.n	800554e <__multiply+0x96>
 800550a:	f104 0314 	add.w	r3, r4, #20
 800550e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005512:	f109 0314 	add.w	r3, r9, #20
 8005516:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800551a:	9202      	str	r2, [sp, #8]
 800551c:	1b3a      	subs	r2, r7, r4
 800551e:	3a15      	subs	r2, #21
 8005520:	f022 0203 	bic.w	r2, r2, #3
 8005524:	3204      	adds	r2, #4
 8005526:	f104 0115 	add.w	r1, r4, #21
 800552a:	428f      	cmp	r7, r1
 800552c:	bf38      	it	cc
 800552e:	2204      	movcc	r2, #4
 8005530:	9201      	str	r2, [sp, #4]
 8005532:	9a02      	ldr	r2, [sp, #8]
 8005534:	9303      	str	r3, [sp, #12]
 8005536:	429a      	cmp	r2, r3
 8005538:	d80c      	bhi.n	8005554 <__multiply+0x9c>
 800553a:	2e00      	cmp	r6, #0
 800553c:	dd03      	ble.n	8005546 <__multiply+0x8e>
 800553e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005542:	2b00      	cmp	r3, #0
 8005544:	d05a      	beq.n	80055fc <__multiply+0x144>
 8005546:	6106      	str	r6, [r0, #16]
 8005548:	b005      	add	sp, #20
 800554a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800554e:	f843 2b04 	str.w	r2, [r3], #4
 8005552:	e7d8      	b.n	8005506 <__multiply+0x4e>
 8005554:	f8b3 a000 	ldrh.w	sl, [r3]
 8005558:	f1ba 0f00 	cmp.w	sl, #0
 800555c:	d023      	beq.n	80055a6 <__multiply+0xee>
 800555e:	46a9      	mov	r9, r5
 8005560:	f04f 0c00 	mov.w	ip, #0
 8005564:	f104 0e14 	add.w	lr, r4, #20
 8005568:	f85e 2b04 	ldr.w	r2, [lr], #4
 800556c:	f8d9 1000 	ldr.w	r1, [r9]
 8005570:	fa1f fb82 	uxth.w	fp, r2
 8005574:	b289      	uxth	r1, r1
 8005576:	fb0a 110b 	mla	r1, sl, fp, r1
 800557a:	4461      	add	r1, ip
 800557c:	f8d9 c000 	ldr.w	ip, [r9]
 8005580:	0c12      	lsrs	r2, r2, #16
 8005582:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005586:	fb0a c202 	mla	r2, sl, r2, ip
 800558a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800558e:	b289      	uxth	r1, r1
 8005590:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005594:	4577      	cmp	r7, lr
 8005596:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800559a:	f849 1b04 	str.w	r1, [r9], #4
 800559e:	d8e3      	bhi.n	8005568 <__multiply+0xb0>
 80055a0:	9a01      	ldr	r2, [sp, #4]
 80055a2:	f845 c002 	str.w	ip, [r5, r2]
 80055a6:	9a03      	ldr	r2, [sp, #12]
 80055a8:	3304      	adds	r3, #4
 80055aa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80055ae:	f1b9 0f00 	cmp.w	r9, #0
 80055b2:	d021      	beq.n	80055f8 <__multiply+0x140>
 80055b4:	46ae      	mov	lr, r5
 80055b6:	f04f 0a00 	mov.w	sl, #0
 80055ba:	6829      	ldr	r1, [r5, #0]
 80055bc:	f104 0c14 	add.w	ip, r4, #20
 80055c0:	f8bc b000 	ldrh.w	fp, [ip]
 80055c4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80055c8:	b289      	uxth	r1, r1
 80055ca:	fb09 220b 	mla	r2, r9, fp, r2
 80055ce:	4452      	add	r2, sl
 80055d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80055d4:	f84e 1b04 	str.w	r1, [lr], #4
 80055d8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80055dc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80055e0:	f8be 1000 	ldrh.w	r1, [lr]
 80055e4:	4567      	cmp	r7, ip
 80055e6:	fb09 110a 	mla	r1, r9, sl, r1
 80055ea:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80055ee:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80055f2:	d8e5      	bhi.n	80055c0 <__multiply+0x108>
 80055f4:	9a01      	ldr	r2, [sp, #4]
 80055f6:	50a9      	str	r1, [r5, r2]
 80055f8:	3504      	adds	r5, #4
 80055fa:	e79a      	b.n	8005532 <__multiply+0x7a>
 80055fc:	3e01      	subs	r6, #1
 80055fe:	e79c      	b.n	800553a <__multiply+0x82>
 8005600:	08008dd6 	.word	0x08008dd6
 8005604:	08008de7 	.word	0x08008de7

08005608 <__pow5mult>:
 8005608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800560c:	4615      	mov	r5, r2
 800560e:	f012 0203 	ands.w	r2, r2, #3
 8005612:	4606      	mov	r6, r0
 8005614:	460f      	mov	r7, r1
 8005616:	d007      	beq.n	8005628 <__pow5mult+0x20>
 8005618:	4c25      	ldr	r4, [pc, #148]	; (80056b0 <__pow5mult+0xa8>)
 800561a:	3a01      	subs	r2, #1
 800561c:	2300      	movs	r3, #0
 800561e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005622:	f7ff fe9f 	bl	8005364 <__multadd>
 8005626:	4607      	mov	r7, r0
 8005628:	10ad      	asrs	r5, r5, #2
 800562a:	d03d      	beq.n	80056a8 <__pow5mult+0xa0>
 800562c:	69f4      	ldr	r4, [r6, #28]
 800562e:	b97c      	cbnz	r4, 8005650 <__pow5mult+0x48>
 8005630:	2010      	movs	r0, #16
 8005632:	f7ff fd81 	bl	8005138 <malloc>
 8005636:	4602      	mov	r2, r0
 8005638:	61f0      	str	r0, [r6, #28]
 800563a:	b928      	cbnz	r0, 8005648 <__pow5mult+0x40>
 800563c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8005640:	4b1c      	ldr	r3, [pc, #112]	; (80056b4 <__pow5mult+0xac>)
 8005642:	481d      	ldr	r0, [pc, #116]	; (80056b8 <__pow5mult+0xb0>)
 8005644:	f000 fbde 	bl	8005e04 <__assert_func>
 8005648:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800564c:	6004      	str	r4, [r0, #0]
 800564e:	60c4      	str	r4, [r0, #12]
 8005650:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8005654:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005658:	b94c      	cbnz	r4, 800566e <__pow5mult+0x66>
 800565a:	f240 2171 	movw	r1, #625	; 0x271
 800565e:	4630      	mov	r0, r6
 8005660:	f7ff ff14 	bl	800548c <__i2b>
 8005664:	2300      	movs	r3, #0
 8005666:	4604      	mov	r4, r0
 8005668:	f8c8 0008 	str.w	r0, [r8, #8]
 800566c:	6003      	str	r3, [r0, #0]
 800566e:	f04f 0900 	mov.w	r9, #0
 8005672:	07eb      	lsls	r3, r5, #31
 8005674:	d50a      	bpl.n	800568c <__pow5mult+0x84>
 8005676:	4639      	mov	r1, r7
 8005678:	4622      	mov	r2, r4
 800567a:	4630      	mov	r0, r6
 800567c:	f7ff ff1c 	bl	80054b8 <__multiply>
 8005680:	4680      	mov	r8, r0
 8005682:	4639      	mov	r1, r7
 8005684:	4630      	mov	r0, r6
 8005686:	f7ff fe4b 	bl	8005320 <_Bfree>
 800568a:	4647      	mov	r7, r8
 800568c:	106d      	asrs	r5, r5, #1
 800568e:	d00b      	beq.n	80056a8 <__pow5mult+0xa0>
 8005690:	6820      	ldr	r0, [r4, #0]
 8005692:	b938      	cbnz	r0, 80056a4 <__pow5mult+0x9c>
 8005694:	4622      	mov	r2, r4
 8005696:	4621      	mov	r1, r4
 8005698:	4630      	mov	r0, r6
 800569a:	f7ff ff0d 	bl	80054b8 <__multiply>
 800569e:	6020      	str	r0, [r4, #0]
 80056a0:	f8c0 9000 	str.w	r9, [r0]
 80056a4:	4604      	mov	r4, r0
 80056a6:	e7e4      	b.n	8005672 <__pow5mult+0x6a>
 80056a8:	4638      	mov	r0, r7
 80056aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056ae:	bf00      	nop
 80056b0:	08008f30 	.word	0x08008f30
 80056b4:	08008d67 	.word	0x08008d67
 80056b8:	08008de7 	.word	0x08008de7

080056bc <__lshift>:
 80056bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056c0:	460c      	mov	r4, r1
 80056c2:	4607      	mov	r7, r0
 80056c4:	4691      	mov	r9, r2
 80056c6:	6923      	ldr	r3, [r4, #16]
 80056c8:	6849      	ldr	r1, [r1, #4]
 80056ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80056ce:	68a3      	ldr	r3, [r4, #8]
 80056d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80056d4:	f108 0601 	add.w	r6, r8, #1
 80056d8:	42b3      	cmp	r3, r6
 80056da:	db0b      	blt.n	80056f4 <__lshift+0x38>
 80056dc:	4638      	mov	r0, r7
 80056de:	f7ff fddf 	bl	80052a0 <_Balloc>
 80056e2:	4605      	mov	r5, r0
 80056e4:	b948      	cbnz	r0, 80056fa <__lshift+0x3e>
 80056e6:	4602      	mov	r2, r0
 80056e8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80056ec:	4b27      	ldr	r3, [pc, #156]	; (800578c <__lshift+0xd0>)
 80056ee:	4828      	ldr	r0, [pc, #160]	; (8005790 <__lshift+0xd4>)
 80056f0:	f000 fb88 	bl	8005e04 <__assert_func>
 80056f4:	3101      	adds	r1, #1
 80056f6:	005b      	lsls	r3, r3, #1
 80056f8:	e7ee      	b.n	80056d8 <__lshift+0x1c>
 80056fa:	2300      	movs	r3, #0
 80056fc:	f100 0114 	add.w	r1, r0, #20
 8005700:	f100 0210 	add.w	r2, r0, #16
 8005704:	4618      	mov	r0, r3
 8005706:	4553      	cmp	r3, sl
 8005708:	db33      	blt.n	8005772 <__lshift+0xb6>
 800570a:	6920      	ldr	r0, [r4, #16]
 800570c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005710:	f104 0314 	add.w	r3, r4, #20
 8005714:	f019 091f 	ands.w	r9, r9, #31
 8005718:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800571c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005720:	d02b      	beq.n	800577a <__lshift+0xbe>
 8005722:	468a      	mov	sl, r1
 8005724:	2200      	movs	r2, #0
 8005726:	f1c9 0e20 	rsb	lr, r9, #32
 800572a:	6818      	ldr	r0, [r3, #0]
 800572c:	fa00 f009 	lsl.w	r0, r0, r9
 8005730:	4310      	orrs	r0, r2
 8005732:	f84a 0b04 	str.w	r0, [sl], #4
 8005736:	f853 2b04 	ldr.w	r2, [r3], #4
 800573a:	459c      	cmp	ip, r3
 800573c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005740:	d8f3      	bhi.n	800572a <__lshift+0x6e>
 8005742:	ebac 0304 	sub.w	r3, ip, r4
 8005746:	3b15      	subs	r3, #21
 8005748:	f023 0303 	bic.w	r3, r3, #3
 800574c:	3304      	adds	r3, #4
 800574e:	f104 0015 	add.w	r0, r4, #21
 8005752:	4584      	cmp	ip, r0
 8005754:	bf38      	it	cc
 8005756:	2304      	movcc	r3, #4
 8005758:	50ca      	str	r2, [r1, r3]
 800575a:	b10a      	cbz	r2, 8005760 <__lshift+0xa4>
 800575c:	f108 0602 	add.w	r6, r8, #2
 8005760:	3e01      	subs	r6, #1
 8005762:	4638      	mov	r0, r7
 8005764:	4621      	mov	r1, r4
 8005766:	612e      	str	r6, [r5, #16]
 8005768:	f7ff fdda 	bl	8005320 <_Bfree>
 800576c:	4628      	mov	r0, r5
 800576e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005772:	f842 0f04 	str.w	r0, [r2, #4]!
 8005776:	3301      	adds	r3, #1
 8005778:	e7c5      	b.n	8005706 <__lshift+0x4a>
 800577a:	3904      	subs	r1, #4
 800577c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005780:	459c      	cmp	ip, r3
 8005782:	f841 2f04 	str.w	r2, [r1, #4]!
 8005786:	d8f9      	bhi.n	800577c <__lshift+0xc0>
 8005788:	e7ea      	b.n	8005760 <__lshift+0xa4>
 800578a:	bf00      	nop
 800578c:	08008dd6 	.word	0x08008dd6
 8005790:	08008de7 	.word	0x08008de7

08005794 <__mcmp>:
 8005794:	4603      	mov	r3, r0
 8005796:	690a      	ldr	r2, [r1, #16]
 8005798:	6900      	ldr	r0, [r0, #16]
 800579a:	b530      	push	{r4, r5, lr}
 800579c:	1a80      	subs	r0, r0, r2
 800579e:	d10d      	bne.n	80057bc <__mcmp+0x28>
 80057a0:	3314      	adds	r3, #20
 80057a2:	3114      	adds	r1, #20
 80057a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80057a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80057ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80057b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80057b4:	4295      	cmp	r5, r2
 80057b6:	d002      	beq.n	80057be <__mcmp+0x2a>
 80057b8:	d304      	bcc.n	80057c4 <__mcmp+0x30>
 80057ba:	2001      	movs	r0, #1
 80057bc:	bd30      	pop	{r4, r5, pc}
 80057be:	42a3      	cmp	r3, r4
 80057c0:	d3f4      	bcc.n	80057ac <__mcmp+0x18>
 80057c2:	e7fb      	b.n	80057bc <__mcmp+0x28>
 80057c4:	f04f 30ff 	mov.w	r0, #4294967295
 80057c8:	e7f8      	b.n	80057bc <__mcmp+0x28>
	...

080057cc <__mdiff>:
 80057cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d0:	460d      	mov	r5, r1
 80057d2:	4607      	mov	r7, r0
 80057d4:	4611      	mov	r1, r2
 80057d6:	4628      	mov	r0, r5
 80057d8:	4614      	mov	r4, r2
 80057da:	f7ff ffdb 	bl	8005794 <__mcmp>
 80057de:	1e06      	subs	r6, r0, #0
 80057e0:	d111      	bne.n	8005806 <__mdiff+0x3a>
 80057e2:	4631      	mov	r1, r6
 80057e4:	4638      	mov	r0, r7
 80057e6:	f7ff fd5b 	bl	80052a0 <_Balloc>
 80057ea:	4602      	mov	r2, r0
 80057ec:	b928      	cbnz	r0, 80057fa <__mdiff+0x2e>
 80057ee:	f240 2137 	movw	r1, #567	; 0x237
 80057f2:	4b3a      	ldr	r3, [pc, #232]	; (80058dc <__mdiff+0x110>)
 80057f4:	483a      	ldr	r0, [pc, #232]	; (80058e0 <__mdiff+0x114>)
 80057f6:	f000 fb05 	bl	8005e04 <__assert_func>
 80057fa:	2301      	movs	r3, #1
 80057fc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005800:	4610      	mov	r0, r2
 8005802:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005806:	bfa4      	itt	ge
 8005808:	4623      	movge	r3, r4
 800580a:	462c      	movge	r4, r5
 800580c:	4638      	mov	r0, r7
 800580e:	6861      	ldr	r1, [r4, #4]
 8005810:	bfa6      	itte	ge
 8005812:	461d      	movge	r5, r3
 8005814:	2600      	movge	r6, #0
 8005816:	2601      	movlt	r6, #1
 8005818:	f7ff fd42 	bl	80052a0 <_Balloc>
 800581c:	4602      	mov	r2, r0
 800581e:	b918      	cbnz	r0, 8005828 <__mdiff+0x5c>
 8005820:	f240 2145 	movw	r1, #581	; 0x245
 8005824:	4b2d      	ldr	r3, [pc, #180]	; (80058dc <__mdiff+0x110>)
 8005826:	e7e5      	b.n	80057f4 <__mdiff+0x28>
 8005828:	f102 0814 	add.w	r8, r2, #20
 800582c:	46c2      	mov	sl, r8
 800582e:	f04f 0c00 	mov.w	ip, #0
 8005832:	6927      	ldr	r7, [r4, #16]
 8005834:	60c6      	str	r6, [r0, #12]
 8005836:	692e      	ldr	r6, [r5, #16]
 8005838:	f104 0014 	add.w	r0, r4, #20
 800583c:	f105 0914 	add.w	r9, r5, #20
 8005840:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005844:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005848:	3410      	adds	r4, #16
 800584a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800584e:	f859 3b04 	ldr.w	r3, [r9], #4
 8005852:	fa1f f18b 	uxth.w	r1, fp
 8005856:	4461      	add	r1, ip
 8005858:	fa1f fc83 	uxth.w	ip, r3
 800585c:	0c1b      	lsrs	r3, r3, #16
 800585e:	eba1 010c 	sub.w	r1, r1, ip
 8005862:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005866:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800586a:	b289      	uxth	r1, r1
 800586c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8005870:	454e      	cmp	r6, r9
 8005872:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005876:	f84a 1b04 	str.w	r1, [sl], #4
 800587a:	d8e6      	bhi.n	800584a <__mdiff+0x7e>
 800587c:	1b73      	subs	r3, r6, r5
 800587e:	3b15      	subs	r3, #21
 8005880:	f023 0303 	bic.w	r3, r3, #3
 8005884:	3515      	adds	r5, #21
 8005886:	3304      	adds	r3, #4
 8005888:	42ae      	cmp	r6, r5
 800588a:	bf38      	it	cc
 800588c:	2304      	movcc	r3, #4
 800588e:	4418      	add	r0, r3
 8005890:	4443      	add	r3, r8
 8005892:	461e      	mov	r6, r3
 8005894:	4605      	mov	r5, r0
 8005896:	4575      	cmp	r5, lr
 8005898:	d30e      	bcc.n	80058b8 <__mdiff+0xec>
 800589a:	f10e 0103 	add.w	r1, lr, #3
 800589e:	1a09      	subs	r1, r1, r0
 80058a0:	f021 0103 	bic.w	r1, r1, #3
 80058a4:	3803      	subs	r0, #3
 80058a6:	4586      	cmp	lr, r0
 80058a8:	bf38      	it	cc
 80058aa:	2100      	movcc	r1, #0
 80058ac:	440b      	add	r3, r1
 80058ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80058b2:	b189      	cbz	r1, 80058d8 <__mdiff+0x10c>
 80058b4:	6117      	str	r7, [r2, #16]
 80058b6:	e7a3      	b.n	8005800 <__mdiff+0x34>
 80058b8:	f855 8b04 	ldr.w	r8, [r5], #4
 80058bc:	fa1f f188 	uxth.w	r1, r8
 80058c0:	4461      	add	r1, ip
 80058c2:	140c      	asrs	r4, r1, #16
 80058c4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80058c8:	b289      	uxth	r1, r1
 80058ca:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80058ce:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80058d2:	f846 1b04 	str.w	r1, [r6], #4
 80058d6:	e7de      	b.n	8005896 <__mdiff+0xca>
 80058d8:	3f01      	subs	r7, #1
 80058da:	e7e8      	b.n	80058ae <__mdiff+0xe2>
 80058dc:	08008dd6 	.word	0x08008dd6
 80058e0:	08008de7 	.word	0x08008de7

080058e4 <__d2b>:
 80058e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058e6:	2101      	movs	r1, #1
 80058e8:	4617      	mov	r7, r2
 80058ea:	461c      	mov	r4, r3
 80058ec:	9e08      	ldr	r6, [sp, #32]
 80058ee:	f7ff fcd7 	bl	80052a0 <_Balloc>
 80058f2:	4605      	mov	r5, r0
 80058f4:	b930      	cbnz	r0, 8005904 <__d2b+0x20>
 80058f6:	4602      	mov	r2, r0
 80058f8:	f240 310f 	movw	r1, #783	; 0x30f
 80058fc:	4b22      	ldr	r3, [pc, #136]	; (8005988 <__d2b+0xa4>)
 80058fe:	4823      	ldr	r0, [pc, #140]	; (800598c <__d2b+0xa8>)
 8005900:	f000 fa80 	bl	8005e04 <__assert_func>
 8005904:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8005908:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800590c:	bb24      	cbnz	r4, 8005958 <__d2b+0x74>
 800590e:	2f00      	cmp	r7, #0
 8005910:	9301      	str	r3, [sp, #4]
 8005912:	d026      	beq.n	8005962 <__d2b+0x7e>
 8005914:	4668      	mov	r0, sp
 8005916:	9700      	str	r7, [sp, #0]
 8005918:	f7ff fd8a 	bl	8005430 <__lo0bits>
 800591c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005920:	b1e8      	cbz	r0, 800595e <__d2b+0x7a>
 8005922:	f1c0 0320 	rsb	r3, r0, #32
 8005926:	fa02 f303 	lsl.w	r3, r2, r3
 800592a:	430b      	orrs	r3, r1
 800592c:	40c2      	lsrs	r2, r0
 800592e:	616b      	str	r3, [r5, #20]
 8005930:	9201      	str	r2, [sp, #4]
 8005932:	9b01      	ldr	r3, [sp, #4]
 8005934:	2b00      	cmp	r3, #0
 8005936:	bf14      	ite	ne
 8005938:	2102      	movne	r1, #2
 800593a:	2101      	moveq	r1, #1
 800593c:	61ab      	str	r3, [r5, #24]
 800593e:	6129      	str	r1, [r5, #16]
 8005940:	b1bc      	cbz	r4, 8005972 <__d2b+0x8e>
 8005942:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005946:	4404      	add	r4, r0
 8005948:	6034      	str	r4, [r6, #0]
 800594a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800594e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005950:	6018      	str	r0, [r3, #0]
 8005952:	4628      	mov	r0, r5
 8005954:	b003      	add	sp, #12
 8005956:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005958:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800595c:	e7d7      	b.n	800590e <__d2b+0x2a>
 800595e:	6169      	str	r1, [r5, #20]
 8005960:	e7e7      	b.n	8005932 <__d2b+0x4e>
 8005962:	a801      	add	r0, sp, #4
 8005964:	f7ff fd64 	bl	8005430 <__lo0bits>
 8005968:	9b01      	ldr	r3, [sp, #4]
 800596a:	2101      	movs	r1, #1
 800596c:	616b      	str	r3, [r5, #20]
 800596e:	3020      	adds	r0, #32
 8005970:	e7e5      	b.n	800593e <__d2b+0x5a>
 8005972:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005976:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800597a:	6030      	str	r0, [r6, #0]
 800597c:	6918      	ldr	r0, [r3, #16]
 800597e:	f7ff fd37 	bl	80053f0 <__hi0bits>
 8005982:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005986:	e7e2      	b.n	800594e <__d2b+0x6a>
 8005988:	08008dd6 	.word	0x08008dd6
 800598c:	08008de7 	.word	0x08008de7

08005990 <__ssputs_r>:
 8005990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005994:	461f      	mov	r7, r3
 8005996:	688e      	ldr	r6, [r1, #8]
 8005998:	4682      	mov	sl, r0
 800599a:	42be      	cmp	r6, r7
 800599c:	460c      	mov	r4, r1
 800599e:	4690      	mov	r8, r2
 80059a0:	680b      	ldr	r3, [r1, #0]
 80059a2:	d82c      	bhi.n	80059fe <__ssputs_r+0x6e>
 80059a4:	898a      	ldrh	r2, [r1, #12]
 80059a6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80059aa:	d026      	beq.n	80059fa <__ssputs_r+0x6a>
 80059ac:	6965      	ldr	r5, [r4, #20]
 80059ae:	6909      	ldr	r1, [r1, #16]
 80059b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80059b4:	eba3 0901 	sub.w	r9, r3, r1
 80059b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80059bc:	1c7b      	adds	r3, r7, #1
 80059be:	444b      	add	r3, r9
 80059c0:	106d      	asrs	r5, r5, #1
 80059c2:	429d      	cmp	r5, r3
 80059c4:	bf38      	it	cc
 80059c6:	461d      	movcc	r5, r3
 80059c8:	0553      	lsls	r3, r2, #21
 80059ca:	d527      	bpl.n	8005a1c <__ssputs_r+0x8c>
 80059cc:	4629      	mov	r1, r5
 80059ce:	f7ff fbdb 	bl	8005188 <_malloc_r>
 80059d2:	4606      	mov	r6, r0
 80059d4:	b360      	cbz	r0, 8005a30 <__ssputs_r+0xa0>
 80059d6:	464a      	mov	r2, r9
 80059d8:	6921      	ldr	r1, [r4, #16]
 80059da:	f000 fa05 	bl	8005de8 <memcpy>
 80059de:	89a3      	ldrh	r3, [r4, #12]
 80059e0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80059e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059e8:	81a3      	strh	r3, [r4, #12]
 80059ea:	6126      	str	r6, [r4, #16]
 80059ec:	444e      	add	r6, r9
 80059ee:	6026      	str	r6, [r4, #0]
 80059f0:	463e      	mov	r6, r7
 80059f2:	6165      	str	r5, [r4, #20]
 80059f4:	eba5 0509 	sub.w	r5, r5, r9
 80059f8:	60a5      	str	r5, [r4, #8]
 80059fa:	42be      	cmp	r6, r7
 80059fc:	d900      	bls.n	8005a00 <__ssputs_r+0x70>
 80059fe:	463e      	mov	r6, r7
 8005a00:	4632      	mov	r2, r6
 8005a02:	4641      	mov	r1, r8
 8005a04:	6820      	ldr	r0, [r4, #0]
 8005a06:	f000 f9c5 	bl	8005d94 <memmove>
 8005a0a:	2000      	movs	r0, #0
 8005a0c:	68a3      	ldr	r3, [r4, #8]
 8005a0e:	1b9b      	subs	r3, r3, r6
 8005a10:	60a3      	str	r3, [r4, #8]
 8005a12:	6823      	ldr	r3, [r4, #0]
 8005a14:	4433      	add	r3, r6
 8005a16:	6023      	str	r3, [r4, #0]
 8005a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a1c:	462a      	mov	r2, r5
 8005a1e:	f000 fa35 	bl	8005e8c <_realloc_r>
 8005a22:	4606      	mov	r6, r0
 8005a24:	2800      	cmp	r0, #0
 8005a26:	d1e0      	bne.n	80059ea <__ssputs_r+0x5a>
 8005a28:	4650      	mov	r0, sl
 8005a2a:	6921      	ldr	r1, [r4, #16]
 8005a2c:	f7ff fb3c 	bl	80050a8 <_free_r>
 8005a30:	230c      	movs	r3, #12
 8005a32:	f8ca 3000 	str.w	r3, [sl]
 8005a36:	89a3      	ldrh	r3, [r4, #12]
 8005a38:	f04f 30ff 	mov.w	r0, #4294967295
 8005a3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a40:	81a3      	strh	r3, [r4, #12]
 8005a42:	e7e9      	b.n	8005a18 <__ssputs_r+0x88>

08005a44 <_svfiprintf_r>:
 8005a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a48:	4698      	mov	r8, r3
 8005a4a:	898b      	ldrh	r3, [r1, #12]
 8005a4c:	4607      	mov	r7, r0
 8005a4e:	061b      	lsls	r3, r3, #24
 8005a50:	460d      	mov	r5, r1
 8005a52:	4614      	mov	r4, r2
 8005a54:	b09d      	sub	sp, #116	; 0x74
 8005a56:	d50e      	bpl.n	8005a76 <_svfiprintf_r+0x32>
 8005a58:	690b      	ldr	r3, [r1, #16]
 8005a5a:	b963      	cbnz	r3, 8005a76 <_svfiprintf_r+0x32>
 8005a5c:	2140      	movs	r1, #64	; 0x40
 8005a5e:	f7ff fb93 	bl	8005188 <_malloc_r>
 8005a62:	6028      	str	r0, [r5, #0]
 8005a64:	6128      	str	r0, [r5, #16]
 8005a66:	b920      	cbnz	r0, 8005a72 <_svfiprintf_r+0x2e>
 8005a68:	230c      	movs	r3, #12
 8005a6a:	603b      	str	r3, [r7, #0]
 8005a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a70:	e0d0      	b.n	8005c14 <_svfiprintf_r+0x1d0>
 8005a72:	2340      	movs	r3, #64	; 0x40
 8005a74:	616b      	str	r3, [r5, #20]
 8005a76:	2300      	movs	r3, #0
 8005a78:	9309      	str	r3, [sp, #36]	; 0x24
 8005a7a:	2320      	movs	r3, #32
 8005a7c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a80:	2330      	movs	r3, #48	; 0x30
 8005a82:	f04f 0901 	mov.w	r9, #1
 8005a86:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a8a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8005c2c <_svfiprintf_r+0x1e8>
 8005a8e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a92:	4623      	mov	r3, r4
 8005a94:	469a      	mov	sl, r3
 8005a96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a9a:	b10a      	cbz	r2, 8005aa0 <_svfiprintf_r+0x5c>
 8005a9c:	2a25      	cmp	r2, #37	; 0x25
 8005a9e:	d1f9      	bne.n	8005a94 <_svfiprintf_r+0x50>
 8005aa0:	ebba 0b04 	subs.w	fp, sl, r4
 8005aa4:	d00b      	beq.n	8005abe <_svfiprintf_r+0x7a>
 8005aa6:	465b      	mov	r3, fp
 8005aa8:	4622      	mov	r2, r4
 8005aaa:	4629      	mov	r1, r5
 8005aac:	4638      	mov	r0, r7
 8005aae:	f7ff ff6f 	bl	8005990 <__ssputs_r>
 8005ab2:	3001      	adds	r0, #1
 8005ab4:	f000 80a9 	beq.w	8005c0a <_svfiprintf_r+0x1c6>
 8005ab8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005aba:	445a      	add	r2, fp
 8005abc:	9209      	str	r2, [sp, #36]	; 0x24
 8005abe:	f89a 3000 	ldrb.w	r3, [sl]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	f000 80a1 	beq.w	8005c0a <_svfiprintf_r+0x1c6>
 8005ac8:	2300      	movs	r3, #0
 8005aca:	f04f 32ff 	mov.w	r2, #4294967295
 8005ace:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ad2:	f10a 0a01 	add.w	sl, sl, #1
 8005ad6:	9304      	str	r3, [sp, #16]
 8005ad8:	9307      	str	r3, [sp, #28]
 8005ada:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ade:	931a      	str	r3, [sp, #104]	; 0x68
 8005ae0:	4654      	mov	r4, sl
 8005ae2:	2205      	movs	r2, #5
 8005ae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ae8:	4850      	ldr	r0, [pc, #320]	; (8005c2c <_svfiprintf_r+0x1e8>)
 8005aea:	f7fe fc61 	bl	80043b0 <memchr>
 8005aee:	9a04      	ldr	r2, [sp, #16]
 8005af0:	b9d8      	cbnz	r0, 8005b2a <_svfiprintf_r+0xe6>
 8005af2:	06d0      	lsls	r0, r2, #27
 8005af4:	bf44      	itt	mi
 8005af6:	2320      	movmi	r3, #32
 8005af8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005afc:	0711      	lsls	r1, r2, #28
 8005afe:	bf44      	itt	mi
 8005b00:	232b      	movmi	r3, #43	; 0x2b
 8005b02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005b06:	f89a 3000 	ldrb.w	r3, [sl]
 8005b0a:	2b2a      	cmp	r3, #42	; 0x2a
 8005b0c:	d015      	beq.n	8005b3a <_svfiprintf_r+0xf6>
 8005b0e:	4654      	mov	r4, sl
 8005b10:	2000      	movs	r0, #0
 8005b12:	f04f 0c0a 	mov.w	ip, #10
 8005b16:	9a07      	ldr	r2, [sp, #28]
 8005b18:	4621      	mov	r1, r4
 8005b1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b1e:	3b30      	subs	r3, #48	; 0x30
 8005b20:	2b09      	cmp	r3, #9
 8005b22:	d94d      	bls.n	8005bc0 <_svfiprintf_r+0x17c>
 8005b24:	b1b0      	cbz	r0, 8005b54 <_svfiprintf_r+0x110>
 8005b26:	9207      	str	r2, [sp, #28]
 8005b28:	e014      	b.n	8005b54 <_svfiprintf_r+0x110>
 8005b2a:	eba0 0308 	sub.w	r3, r0, r8
 8005b2e:	fa09 f303 	lsl.w	r3, r9, r3
 8005b32:	4313      	orrs	r3, r2
 8005b34:	46a2      	mov	sl, r4
 8005b36:	9304      	str	r3, [sp, #16]
 8005b38:	e7d2      	b.n	8005ae0 <_svfiprintf_r+0x9c>
 8005b3a:	9b03      	ldr	r3, [sp, #12]
 8005b3c:	1d19      	adds	r1, r3, #4
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	9103      	str	r1, [sp, #12]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	bfbb      	ittet	lt
 8005b46:	425b      	neglt	r3, r3
 8005b48:	f042 0202 	orrlt.w	r2, r2, #2
 8005b4c:	9307      	strge	r3, [sp, #28]
 8005b4e:	9307      	strlt	r3, [sp, #28]
 8005b50:	bfb8      	it	lt
 8005b52:	9204      	strlt	r2, [sp, #16]
 8005b54:	7823      	ldrb	r3, [r4, #0]
 8005b56:	2b2e      	cmp	r3, #46	; 0x2e
 8005b58:	d10c      	bne.n	8005b74 <_svfiprintf_r+0x130>
 8005b5a:	7863      	ldrb	r3, [r4, #1]
 8005b5c:	2b2a      	cmp	r3, #42	; 0x2a
 8005b5e:	d134      	bne.n	8005bca <_svfiprintf_r+0x186>
 8005b60:	9b03      	ldr	r3, [sp, #12]
 8005b62:	3402      	adds	r4, #2
 8005b64:	1d1a      	adds	r2, r3, #4
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	9203      	str	r2, [sp, #12]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	bfb8      	it	lt
 8005b6e:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b72:	9305      	str	r3, [sp, #20]
 8005b74:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8005c30 <_svfiprintf_r+0x1ec>
 8005b78:	2203      	movs	r2, #3
 8005b7a:	4650      	mov	r0, sl
 8005b7c:	7821      	ldrb	r1, [r4, #0]
 8005b7e:	f7fe fc17 	bl	80043b0 <memchr>
 8005b82:	b138      	cbz	r0, 8005b94 <_svfiprintf_r+0x150>
 8005b84:	2240      	movs	r2, #64	; 0x40
 8005b86:	9b04      	ldr	r3, [sp, #16]
 8005b88:	eba0 000a 	sub.w	r0, r0, sl
 8005b8c:	4082      	lsls	r2, r0
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	3401      	adds	r4, #1
 8005b92:	9304      	str	r3, [sp, #16]
 8005b94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b98:	2206      	movs	r2, #6
 8005b9a:	4826      	ldr	r0, [pc, #152]	; (8005c34 <_svfiprintf_r+0x1f0>)
 8005b9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ba0:	f7fe fc06 	bl	80043b0 <memchr>
 8005ba4:	2800      	cmp	r0, #0
 8005ba6:	d038      	beq.n	8005c1a <_svfiprintf_r+0x1d6>
 8005ba8:	4b23      	ldr	r3, [pc, #140]	; (8005c38 <_svfiprintf_r+0x1f4>)
 8005baa:	bb1b      	cbnz	r3, 8005bf4 <_svfiprintf_r+0x1b0>
 8005bac:	9b03      	ldr	r3, [sp, #12]
 8005bae:	3307      	adds	r3, #7
 8005bb0:	f023 0307 	bic.w	r3, r3, #7
 8005bb4:	3308      	adds	r3, #8
 8005bb6:	9303      	str	r3, [sp, #12]
 8005bb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bba:	4433      	add	r3, r6
 8005bbc:	9309      	str	r3, [sp, #36]	; 0x24
 8005bbe:	e768      	b.n	8005a92 <_svfiprintf_r+0x4e>
 8005bc0:	460c      	mov	r4, r1
 8005bc2:	2001      	movs	r0, #1
 8005bc4:	fb0c 3202 	mla	r2, ip, r2, r3
 8005bc8:	e7a6      	b.n	8005b18 <_svfiprintf_r+0xd4>
 8005bca:	2300      	movs	r3, #0
 8005bcc:	f04f 0c0a 	mov.w	ip, #10
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	3401      	adds	r4, #1
 8005bd4:	9305      	str	r3, [sp, #20]
 8005bd6:	4620      	mov	r0, r4
 8005bd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bdc:	3a30      	subs	r2, #48	; 0x30
 8005bde:	2a09      	cmp	r2, #9
 8005be0:	d903      	bls.n	8005bea <_svfiprintf_r+0x1a6>
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d0c6      	beq.n	8005b74 <_svfiprintf_r+0x130>
 8005be6:	9105      	str	r1, [sp, #20]
 8005be8:	e7c4      	b.n	8005b74 <_svfiprintf_r+0x130>
 8005bea:	4604      	mov	r4, r0
 8005bec:	2301      	movs	r3, #1
 8005bee:	fb0c 2101 	mla	r1, ip, r1, r2
 8005bf2:	e7f0      	b.n	8005bd6 <_svfiprintf_r+0x192>
 8005bf4:	ab03      	add	r3, sp, #12
 8005bf6:	9300      	str	r3, [sp, #0]
 8005bf8:	462a      	mov	r2, r5
 8005bfa:	4638      	mov	r0, r7
 8005bfc:	4b0f      	ldr	r3, [pc, #60]	; (8005c3c <_svfiprintf_r+0x1f8>)
 8005bfe:	a904      	add	r1, sp, #16
 8005c00:	f7fd fe82 	bl	8003908 <_printf_float>
 8005c04:	1c42      	adds	r2, r0, #1
 8005c06:	4606      	mov	r6, r0
 8005c08:	d1d6      	bne.n	8005bb8 <_svfiprintf_r+0x174>
 8005c0a:	89ab      	ldrh	r3, [r5, #12]
 8005c0c:	065b      	lsls	r3, r3, #25
 8005c0e:	f53f af2d 	bmi.w	8005a6c <_svfiprintf_r+0x28>
 8005c12:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005c14:	b01d      	add	sp, #116	; 0x74
 8005c16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c1a:	ab03      	add	r3, sp, #12
 8005c1c:	9300      	str	r3, [sp, #0]
 8005c1e:	462a      	mov	r2, r5
 8005c20:	4638      	mov	r0, r7
 8005c22:	4b06      	ldr	r3, [pc, #24]	; (8005c3c <_svfiprintf_r+0x1f8>)
 8005c24:	a904      	add	r1, sp, #16
 8005c26:	f7fe f90f 	bl	8003e48 <_printf_i>
 8005c2a:	e7eb      	b.n	8005c04 <_svfiprintf_r+0x1c0>
 8005c2c:	08008f3c 	.word	0x08008f3c
 8005c30:	08008f42 	.word	0x08008f42
 8005c34:	08008f46 	.word	0x08008f46
 8005c38:	08003909 	.word	0x08003909
 8005c3c:	08005991 	.word	0x08005991

08005c40 <__sflush_r>:
 8005c40:	898a      	ldrh	r2, [r1, #12]
 8005c42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c44:	4605      	mov	r5, r0
 8005c46:	0710      	lsls	r0, r2, #28
 8005c48:	460c      	mov	r4, r1
 8005c4a:	d457      	bmi.n	8005cfc <__sflush_r+0xbc>
 8005c4c:	684b      	ldr	r3, [r1, #4]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	dc04      	bgt.n	8005c5c <__sflush_r+0x1c>
 8005c52:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	dc01      	bgt.n	8005c5c <__sflush_r+0x1c>
 8005c58:	2000      	movs	r0, #0
 8005c5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c5c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005c5e:	2e00      	cmp	r6, #0
 8005c60:	d0fa      	beq.n	8005c58 <__sflush_r+0x18>
 8005c62:	2300      	movs	r3, #0
 8005c64:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005c68:	682f      	ldr	r7, [r5, #0]
 8005c6a:	6a21      	ldr	r1, [r4, #32]
 8005c6c:	602b      	str	r3, [r5, #0]
 8005c6e:	d032      	beq.n	8005cd6 <__sflush_r+0x96>
 8005c70:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005c72:	89a3      	ldrh	r3, [r4, #12]
 8005c74:	075a      	lsls	r2, r3, #29
 8005c76:	d505      	bpl.n	8005c84 <__sflush_r+0x44>
 8005c78:	6863      	ldr	r3, [r4, #4]
 8005c7a:	1ac0      	subs	r0, r0, r3
 8005c7c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005c7e:	b10b      	cbz	r3, 8005c84 <__sflush_r+0x44>
 8005c80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005c82:	1ac0      	subs	r0, r0, r3
 8005c84:	2300      	movs	r3, #0
 8005c86:	4602      	mov	r2, r0
 8005c88:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005c8a:	4628      	mov	r0, r5
 8005c8c:	6a21      	ldr	r1, [r4, #32]
 8005c8e:	47b0      	blx	r6
 8005c90:	1c43      	adds	r3, r0, #1
 8005c92:	89a3      	ldrh	r3, [r4, #12]
 8005c94:	d106      	bne.n	8005ca4 <__sflush_r+0x64>
 8005c96:	6829      	ldr	r1, [r5, #0]
 8005c98:	291d      	cmp	r1, #29
 8005c9a:	d82b      	bhi.n	8005cf4 <__sflush_r+0xb4>
 8005c9c:	4a28      	ldr	r2, [pc, #160]	; (8005d40 <__sflush_r+0x100>)
 8005c9e:	410a      	asrs	r2, r1
 8005ca0:	07d6      	lsls	r6, r2, #31
 8005ca2:	d427      	bmi.n	8005cf4 <__sflush_r+0xb4>
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	6062      	str	r2, [r4, #4]
 8005ca8:	6922      	ldr	r2, [r4, #16]
 8005caa:	04d9      	lsls	r1, r3, #19
 8005cac:	6022      	str	r2, [r4, #0]
 8005cae:	d504      	bpl.n	8005cba <__sflush_r+0x7a>
 8005cb0:	1c42      	adds	r2, r0, #1
 8005cb2:	d101      	bne.n	8005cb8 <__sflush_r+0x78>
 8005cb4:	682b      	ldr	r3, [r5, #0]
 8005cb6:	b903      	cbnz	r3, 8005cba <__sflush_r+0x7a>
 8005cb8:	6560      	str	r0, [r4, #84]	; 0x54
 8005cba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005cbc:	602f      	str	r7, [r5, #0]
 8005cbe:	2900      	cmp	r1, #0
 8005cc0:	d0ca      	beq.n	8005c58 <__sflush_r+0x18>
 8005cc2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005cc6:	4299      	cmp	r1, r3
 8005cc8:	d002      	beq.n	8005cd0 <__sflush_r+0x90>
 8005cca:	4628      	mov	r0, r5
 8005ccc:	f7ff f9ec 	bl	80050a8 <_free_r>
 8005cd0:	2000      	movs	r0, #0
 8005cd2:	6360      	str	r0, [r4, #52]	; 0x34
 8005cd4:	e7c1      	b.n	8005c5a <__sflush_r+0x1a>
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	4628      	mov	r0, r5
 8005cda:	47b0      	blx	r6
 8005cdc:	1c41      	adds	r1, r0, #1
 8005cde:	d1c8      	bne.n	8005c72 <__sflush_r+0x32>
 8005ce0:	682b      	ldr	r3, [r5, #0]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d0c5      	beq.n	8005c72 <__sflush_r+0x32>
 8005ce6:	2b1d      	cmp	r3, #29
 8005ce8:	d001      	beq.n	8005cee <__sflush_r+0xae>
 8005cea:	2b16      	cmp	r3, #22
 8005cec:	d101      	bne.n	8005cf2 <__sflush_r+0xb2>
 8005cee:	602f      	str	r7, [r5, #0]
 8005cf0:	e7b2      	b.n	8005c58 <__sflush_r+0x18>
 8005cf2:	89a3      	ldrh	r3, [r4, #12]
 8005cf4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cf8:	81a3      	strh	r3, [r4, #12]
 8005cfa:	e7ae      	b.n	8005c5a <__sflush_r+0x1a>
 8005cfc:	690f      	ldr	r7, [r1, #16]
 8005cfe:	2f00      	cmp	r7, #0
 8005d00:	d0aa      	beq.n	8005c58 <__sflush_r+0x18>
 8005d02:	0793      	lsls	r3, r2, #30
 8005d04:	bf18      	it	ne
 8005d06:	2300      	movne	r3, #0
 8005d08:	680e      	ldr	r6, [r1, #0]
 8005d0a:	bf08      	it	eq
 8005d0c:	694b      	ldreq	r3, [r1, #20]
 8005d0e:	1bf6      	subs	r6, r6, r7
 8005d10:	600f      	str	r7, [r1, #0]
 8005d12:	608b      	str	r3, [r1, #8]
 8005d14:	2e00      	cmp	r6, #0
 8005d16:	dd9f      	ble.n	8005c58 <__sflush_r+0x18>
 8005d18:	4633      	mov	r3, r6
 8005d1a:	463a      	mov	r2, r7
 8005d1c:	4628      	mov	r0, r5
 8005d1e:	6a21      	ldr	r1, [r4, #32]
 8005d20:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8005d24:	47e0      	blx	ip
 8005d26:	2800      	cmp	r0, #0
 8005d28:	dc06      	bgt.n	8005d38 <__sflush_r+0xf8>
 8005d2a:	89a3      	ldrh	r3, [r4, #12]
 8005d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d34:	81a3      	strh	r3, [r4, #12]
 8005d36:	e790      	b.n	8005c5a <__sflush_r+0x1a>
 8005d38:	4407      	add	r7, r0
 8005d3a:	1a36      	subs	r6, r6, r0
 8005d3c:	e7ea      	b.n	8005d14 <__sflush_r+0xd4>
 8005d3e:	bf00      	nop
 8005d40:	dfbffffe 	.word	0xdfbffffe

08005d44 <_fflush_r>:
 8005d44:	b538      	push	{r3, r4, r5, lr}
 8005d46:	690b      	ldr	r3, [r1, #16]
 8005d48:	4605      	mov	r5, r0
 8005d4a:	460c      	mov	r4, r1
 8005d4c:	b913      	cbnz	r3, 8005d54 <_fflush_r+0x10>
 8005d4e:	2500      	movs	r5, #0
 8005d50:	4628      	mov	r0, r5
 8005d52:	bd38      	pop	{r3, r4, r5, pc}
 8005d54:	b118      	cbz	r0, 8005d5e <_fflush_r+0x1a>
 8005d56:	6a03      	ldr	r3, [r0, #32]
 8005d58:	b90b      	cbnz	r3, 8005d5e <_fflush_r+0x1a>
 8005d5a:	f7fe fa11 	bl	8004180 <__sinit>
 8005d5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d0f3      	beq.n	8005d4e <_fflush_r+0xa>
 8005d66:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005d68:	07d0      	lsls	r0, r2, #31
 8005d6a:	d404      	bmi.n	8005d76 <_fflush_r+0x32>
 8005d6c:	0599      	lsls	r1, r3, #22
 8005d6e:	d402      	bmi.n	8005d76 <_fflush_r+0x32>
 8005d70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d72:	f7fe fb1b 	bl	80043ac <__retarget_lock_acquire_recursive>
 8005d76:	4628      	mov	r0, r5
 8005d78:	4621      	mov	r1, r4
 8005d7a:	f7ff ff61 	bl	8005c40 <__sflush_r>
 8005d7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d80:	4605      	mov	r5, r0
 8005d82:	07da      	lsls	r2, r3, #31
 8005d84:	d4e4      	bmi.n	8005d50 <_fflush_r+0xc>
 8005d86:	89a3      	ldrh	r3, [r4, #12]
 8005d88:	059b      	lsls	r3, r3, #22
 8005d8a:	d4e1      	bmi.n	8005d50 <_fflush_r+0xc>
 8005d8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005d8e:	f7fe fb0e 	bl	80043ae <__retarget_lock_release_recursive>
 8005d92:	e7dd      	b.n	8005d50 <_fflush_r+0xc>

08005d94 <memmove>:
 8005d94:	4288      	cmp	r0, r1
 8005d96:	b510      	push	{r4, lr}
 8005d98:	eb01 0402 	add.w	r4, r1, r2
 8005d9c:	d902      	bls.n	8005da4 <memmove+0x10>
 8005d9e:	4284      	cmp	r4, r0
 8005da0:	4623      	mov	r3, r4
 8005da2:	d807      	bhi.n	8005db4 <memmove+0x20>
 8005da4:	1e43      	subs	r3, r0, #1
 8005da6:	42a1      	cmp	r1, r4
 8005da8:	d008      	beq.n	8005dbc <memmove+0x28>
 8005daa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005dae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005db2:	e7f8      	b.n	8005da6 <memmove+0x12>
 8005db4:	4601      	mov	r1, r0
 8005db6:	4402      	add	r2, r0
 8005db8:	428a      	cmp	r2, r1
 8005dba:	d100      	bne.n	8005dbe <memmove+0x2a>
 8005dbc:	bd10      	pop	{r4, pc}
 8005dbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005dc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005dc6:	e7f7      	b.n	8005db8 <memmove+0x24>

08005dc8 <_sbrk_r>:
 8005dc8:	b538      	push	{r3, r4, r5, lr}
 8005dca:	2300      	movs	r3, #0
 8005dcc:	4d05      	ldr	r5, [pc, #20]	; (8005de4 <_sbrk_r+0x1c>)
 8005dce:	4604      	mov	r4, r0
 8005dd0:	4608      	mov	r0, r1
 8005dd2:	602b      	str	r3, [r5, #0]
 8005dd4:	f7fd fc86 	bl	80036e4 <_sbrk>
 8005dd8:	1c43      	adds	r3, r0, #1
 8005dda:	d102      	bne.n	8005de2 <_sbrk_r+0x1a>
 8005ddc:	682b      	ldr	r3, [r5, #0]
 8005dde:	b103      	cbz	r3, 8005de2 <_sbrk_r+0x1a>
 8005de0:	6023      	str	r3, [r4, #0]
 8005de2:	bd38      	pop	{r3, r4, r5, pc}
 8005de4:	2000085c 	.word	0x2000085c

08005de8 <memcpy>:
 8005de8:	440a      	add	r2, r1
 8005dea:	4291      	cmp	r1, r2
 8005dec:	f100 33ff 	add.w	r3, r0, #4294967295
 8005df0:	d100      	bne.n	8005df4 <memcpy+0xc>
 8005df2:	4770      	bx	lr
 8005df4:	b510      	push	{r4, lr}
 8005df6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005dfa:	4291      	cmp	r1, r2
 8005dfc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e00:	d1f9      	bne.n	8005df6 <memcpy+0xe>
 8005e02:	bd10      	pop	{r4, pc}

08005e04 <__assert_func>:
 8005e04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005e06:	4614      	mov	r4, r2
 8005e08:	461a      	mov	r2, r3
 8005e0a:	4b09      	ldr	r3, [pc, #36]	; (8005e30 <__assert_func+0x2c>)
 8005e0c:	4605      	mov	r5, r0
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	68d8      	ldr	r0, [r3, #12]
 8005e12:	b14c      	cbz	r4, 8005e28 <__assert_func+0x24>
 8005e14:	4b07      	ldr	r3, [pc, #28]	; (8005e34 <__assert_func+0x30>)
 8005e16:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005e1a:	9100      	str	r1, [sp, #0]
 8005e1c:	462b      	mov	r3, r5
 8005e1e:	4906      	ldr	r1, [pc, #24]	; (8005e38 <__assert_func+0x34>)
 8005e20:	f000 f870 	bl	8005f04 <fiprintf>
 8005e24:	f000 f880 	bl	8005f28 <abort>
 8005e28:	4b04      	ldr	r3, [pc, #16]	; (8005e3c <__assert_func+0x38>)
 8005e2a:	461c      	mov	r4, r3
 8005e2c:	e7f3      	b.n	8005e16 <__assert_func+0x12>
 8005e2e:	bf00      	nop
 8005e30:	20000080 	.word	0x20000080
 8005e34:	08008f57 	.word	0x08008f57
 8005e38:	08008f64 	.word	0x08008f64
 8005e3c:	08008f92 	.word	0x08008f92

08005e40 <_calloc_r>:
 8005e40:	b570      	push	{r4, r5, r6, lr}
 8005e42:	fba1 5402 	umull	r5, r4, r1, r2
 8005e46:	b934      	cbnz	r4, 8005e56 <_calloc_r+0x16>
 8005e48:	4629      	mov	r1, r5
 8005e4a:	f7ff f99d 	bl	8005188 <_malloc_r>
 8005e4e:	4606      	mov	r6, r0
 8005e50:	b928      	cbnz	r0, 8005e5e <_calloc_r+0x1e>
 8005e52:	4630      	mov	r0, r6
 8005e54:	bd70      	pop	{r4, r5, r6, pc}
 8005e56:	220c      	movs	r2, #12
 8005e58:	2600      	movs	r6, #0
 8005e5a:	6002      	str	r2, [r0, #0]
 8005e5c:	e7f9      	b.n	8005e52 <_calloc_r+0x12>
 8005e5e:	462a      	mov	r2, r5
 8005e60:	4621      	mov	r1, r4
 8005e62:	f7fe fa26 	bl	80042b2 <memset>
 8005e66:	e7f4      	b.n	8005e52 <_calloc_r+0x12>

08005e68 <__ascii_mbtowc>:
 8005e68:	b082      	sub	sp, #8
 8005e6a:	b901      	cbnz	r1, 8005e6e <__ascii_mbtowc+0x6>
 8005e6c:	a901      	add	r1, sp, #4
 8005e6e:	b142      	cbz	r2, 8005e82 <__ascii_mbtowc+0x1a>
 8005e70:	b14b      	cbz	r3, 8005e86 <__ascii_mbtowc+0x1e>
 8005e72:	7813      	ldrb	r3, [r2, #0]
 8005e74:	600b      	str	r3, [r1, #0]
 8005e76:	7812      	ldrb	r2, [r2, #0]
 8005e78:	1e10      	subs	r0, r2, #0
 8005e7a:	bf18      	it	ne
 8005e7c:	2001      	movne	r0, #1
 8005e7e:	b002      	add	sp, #8
 8005e80:	4770      	bx	lr
 8005e82:	4610      	mov	r0, r2
 8005e84:	e7fb      	b.n	8005e7e <__ascii_mbtowc+0x16>
 8005e86:	f06f 0001 	mvn.w	r0, #1
 8005e8a:	e7f8      	b.n	8005e7e <__ascii_mbtowc+0x16>

08005e8c <_realloc_r>:
 8005e8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e90:	4680      	mov	r8, r0
 8005e92:	4614      	mov	r4, r2
 8005e94:	460e      	mov	r6, r1
 8005e96:	b921      	cbnz	r1, 8005ea2 <_realloc_r+0x16>
 8005e98:	4611      	mov	r1, r2
 8005e9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e9e:	f7ff b973 	b.w	8005188 <_malloc_r>
 8005ea2:	b92a      	cbnz	r2, 8005eb0 <_realloc_r+0x24>
 8005ea4:	f7ff f900 	bl	80050a8 <_free_r>
 8005ea8:	4625      	mov	r5, r4
 8005eaa:	4628      	mov	r0, r5
 8005eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005eb0:	f000 f841 	bl	8005f36 <_malloc_usable_size_r>
 8005eb4:	4284      	cmp	r4, r0
 8005eb6:	4607      	mov	r7, r0
 8005eb8:	d802      	bhi.n	8005ec0 <_realloc_r+0x34>
 8005eba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005ebe:	d812      	bhi.n	8005ee6 <_realloc_r+0x5a>
 8005ec0:	4621      	mov	r1, r4
 8005ec2:	4640      	mov	r0, r8
 8005ec4:	f7ff f960 	bl	8005188 <_malloc_r>
 8005ec8:	4605      	mov	r5, r0
 8005eca:	2800      	cmp	r0, #0
 8005ecc:	d0ed      	beq.n	8005eaa <_realloc_r+0x1e>
 8005ece:	42bc      	cmp	r4, r7
 8005ed0:	4622      	mov	r2, r4
 8005ed2:	4631      	mov	r1, r6
 8005ed4:	bf28      	it	cs
 8005ed6:	463a      	movcs	r2, r7
 8005ed8:	f7ff ff86 	bl	8005de8 <memcpy>
 8005edc:	4631      	mov	r1, r6
 8005ede:	4640      	mov	r0, r8
 8005ee0:	f7ff f8e2 	bl	80050a8 <_free_r>
 8005ee4:	e7e1      	b.n	8005eaa <_realloc_r+0x1e>
 8005ee6:	4635      	mov	r5, r6
 8005ee8:	e7df      	b.n	8005eaa <_realloc_r+0x1e>

08005eea <__ascii_wctomb>:
 8005eea:	4603      	mov	r3, r0
 8005eec:	4608      	mov	r0, r1
 8005eee:	b141      	cbz	r1, 8005f02 <__ascii_wctomb+0x18>
 8005ef0:	2aff      	cmp	r2, #255	; 0xff
 8005ef2:	d904      	bls.n	8005efe <__ascii_wctomb+0x14>
 8005ef4:	228a      	movs	r2, #138	; 0x8a
 8005ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8005efa:	601a      	str	r2, [r3, #0]
 8005efc:	4770      	bx	lr
 8005efe:	2001      	movs	r0, #1
 8005f00:	700a      	strb	r2, [r1, #0]
 8005f02:	4770      	bx	lr

08005f04 <fiprintf>:
 8005f04:	b40e      	push	{r1, r2, r3}
 8005f06:	b503      	push	{r0, r1, lr}
 8005f08:	4601      	mov	r1, r0
 8005f0a:	ab03      	add	r3, sp, #12
 8005f0c:	4805      	ldr	r0, [pc, #20]	; (8005f24 <fiprintf+0x20>)
 8005f0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f12:	6800      	ldr	r0, [r0, #0]
 8005f14:	9301      	str	r3, [sp, #4]
 8005f16:	f000 f83d 	bl	8005f94 <_vfiprintf_r>
 8005f1a:	b002      	add	sp, #8
 8005f1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f20:	b003      	add	sp, #12
 8005f22:	4770      	bx	lr
 8005f24:	20000080 	.word	0x20000080

08005f28 <abort>:
 8005f28:	2006      	movs	r0, #6
 8005f2a:	b508      	push	{r3, lr}
 8005f2c:	f000 fa0a 	bl	8006344 <raise>
 8005f30:	2001      	movs	r0, #1
 8005f32:	f7fd fbb3 	bl	800369c <_exit>

08005f36 <_malloc_usable_size_r>:
 8005f36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f3a:	1f18      	subs	r0, r3, #4
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	bfbc      	itt	lt
 8005f40:	580b      	ldrlt	r3, [r1, r0]
 8005f42:	18c0      	addlt	r0, r0, r3
 8005f44:	4770      	bx	lr

08005f46 <__sfputc_r>:
 8005f46:	6893      	ldr	r3, [r2, #8]
 8005f48:	b410      	push	{r4}
 8005f4a:	3b01      	subs	r3, #1
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	6093      	str	r3, [r2, #8]
 8005f50:	da07      	bge.n	8005f62 <__sfputc_r+0x1c>
 8005f52:	6994      	ldr	r4, [r2, #24]
 8005f54:	42a3      	cmp	r3, r4
 8005f56:	db01      	blt.n	8005f5c <__sfputc_r+0x16>
 8005f58:	290a      	cmp	r1, #10
 8005f5a:	d102      	bne.n	8005f62 <__sfputc_r+0x1c>
 8005f5c:	bc10      	pop	{r4}
 8005f5e:	f000 b933 	b.w	80061c8 <__swbuf_r>
 8005f62:	6813      	ldr	r3, [r2, #0]
 8005f64:	1c58      	adds	r0, r3, #1
 8005f66:	6010      	str	r0, [r2, #0]
 8005f68:	7019      	strb	r1, [r3, #0]
 8005f6a:	4608      	mov	r0, r1
 8005f6c:	bc10      	pop	{r4}
 8005f6e:	4770      	bx	lr

08005f70 <__sfputs_r>:
 8005f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f72:	4606      	mov	r6, r0
 8005f74:	460f      	mov	r7, r1
 8005f76:	4614      	mov	r4, r2
 8005f78:	18d5      	adds	r5, r2, r3
 8005f7a:	42ac      	cmp	r4, r5
 8005f7c:	d101      	bne.n	8005f82 <__sfputs_r+0x12>
 8005f7e:	2000      	movs	r0, #0
 8005f80:	e007      	b.n	8005f92 <__sfputs_r+0x22>
 8005f82:	463a      	mov	r2, r7
 8005f84:	4630      	mov	r0, r6
 8005f86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f8a:	f7ff ffdc 	bl	8005f46 <__sfputc_r>
 8005f8e:	1c43      	adds	r3, r0, #1
 8005f90:	d1f3      	bne.n	8005f7a <__sfputs_r+0xa>
 8005f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005f94 <_vfiprintf_r>:
 8005f94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f98:	460d      	mov	r5, r1
 8005f9a:	4614      	mov	r4, r2
 8005f9c:	4698      	mov	r8, r3
 8005f9e:	4606      	mov	r6, r0
 8005fa0:	b09d      	sub	sp, #116	; 0x74
 8005fa2:	b118      	cbz	r0, 8005fac <_vfiprintf_r+0x18>
 8005fa4:	6a03      	ldr	r3, [r0, #32]
 8005fa6:	b90b      	cbnz	r3, 8005fac <_vfiprintf_r+0x18>
 8005fa8:	f7fe f8ea 	bl	8004180 <__sinit>
 8005fac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fae:	07d9      	lsls	r1, r3, #31
 8005fb0:	d405      	bmi.n	8005fbe <_vfiprintf_r+0x2a>
 8005fb2:	89ab      	ldrh	r3, [r5, #12]
 8005fb4:	059a      	lsls	r2, r3, #22
 8005fb6:	d402      	bmi.n	8005fbe <_vfiprintf_r+0x2a>
 8005fb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fba:	f7fe f9f7 	bl	80043ac <__retarget_lock_acquire_recursive>
 8005fbe:	89ab      	ldrh	r3, [r5, #12]
 8005fc0:	071b      	lsls	r3, r3, #28
 8005fc2:	d501      	bpl.n	8005fc8 <_vfiprintf_r+0x34>
 8005fc4:	692b      	ldr	r3, [r5, #16]
 8005fc6:	b99b      	cbnz	r3, 8005ff0 <_vfiprintf_r+0x5c>
 8005fc8:	4629      	mov	r1, r5
 8005fca:	4630      	mov	r0, r6
 8005fcc:	f000 f93a 	bl	8006244 <__swsetup_r>
 8005fd0:	b170      	cbz	r0, 8005ff0 <_vfiprintf_r+0x5c>
 8005fd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005fd4:	07dc      	lsls	r4, r3, #31
 8005fd6:	d504      	bpl.n	8005fe2 <_vfiprintf_r+0x4e>
 8005fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fdc:	b01d      	add	sp, #116	; 0x74
 8005fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fe2:	89ab      	ldrh	r3, [r5, #12]
 8005fe4:	0598      	lsls	r0, r3, #22
 8005fe6:	d4f7      	bmi.n	8005fd8 <_vfiprintf_r+0x44>
 8005fe8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005fea:	f7fe f9e0 	bl	80043ae <__retarget_lock_release_recursive>
 8005fee:	e7f3      	b.n	8005fd8 <_vfiprintf_r+0x44>
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	9309      	str	r3, [sp, #36]	; 0x24
 8005ff4:	2320      	movs	r3, #32
 8005ff6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005ffa:	2330      	movs	r3, #48	; 0x30
 8005ffc:	f04f 0901 	mov.w	r9, #1
 8006000:	f8cd 800c 	str.w	r8, [sp, #12]
 8006004:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80061b4 <_vfiprintf_r+0x220>
 8006008:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800600c:	4623      	mov	r3, r4
 800600e:	469a      	mov	sl, r3
 8006010:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006014:	b10a      	cbz	r2, 800601a <_vfiprintf_r+0x86>
 8006016:	2a25      	cmp	r2, #37	; 0x25
 8006018:	d1f9      	bne.n	800600e <_vfiprintf_r+0x7a>
 800601a:	ebba 0b04 	subs.w	fp, sl, r4
 800601e:	d00b      	beq.n	8006038 <_vfiprintf_r+0xa4>
 8006020:	465b      	mov	r3, fp
 8006022:	4622      	mov	r2, r4
 8006024:	4629      	mov	r1, r5
 8006026:	4630      	mov	r0, r6
 8006028:	f7ff ffa2 	bl	8005f70 <__sfputs_r>
 800602c:	3001      	adds	r0, #1
 800602e:	f000 80a9 	beq.w	8006184 <_vfiprintf_r+0x1f0>
 8006032:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006034:	445a      	add	r2, fp
 8006036:	9209      	str	r2, [sp, #36]	; 0x24
 8006038:	f89a 3000 	ldrb.w	r3, [sl]
 800603c:	2b00      	cmp	r3, #0
 800603e:	f000 80a1 	beq.w	8006184 <_vfiprintf_r+0x1f0>
 8006042:	2300      	movs	r3, #0
 8006044:	f04f 32ff 	mov.w	r2, #4294967295
 8006048:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800604c:	f10a 0a01 	add.w	sl, sl, #1
 8006050:	9304      	str	r3, [sp, #16]
 8006052:	9307      	str	r3, [sp, #28]
 8006054:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006058:	931a      	str	r3, [sp, #104]	; 0x68
 800605a:	4654      	mov	r4, sl
 800605c:	2205      	movs	r2, #5
 800605e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006062:	4854      	ldr	r0, [pc, #336]	; (80061b4 <_vfiprintf_r+0x220>)
 8006064:	f7fe f9a4 	bl	80043b0 <memchr>
 8006068:	9a04      	ldr	r2, [sp, #16]
 800606a:	b9d8      	cbnz	r0, 80060a4 <_vfiprintf_r+0x110>
 800606c:	06d1      	lsls	r1, r2, #27
 800606e:	bf44      	itt	mi
 8006070:	2320      	movmi	r3, #32
 8006072:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006076:	0713      	lsls	r3, r2, #28
 8006078:	bf44      	itt	mi
 800607a:	232b      	movmi	r3, #43	; 0x2b
 800607c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006080:	f89a 3000 	ldrb.w	r3, [sl]
 8006084:	2b2a      	cmp	r3, #42	; 0x2a
 8006086:	d015      	beq.n	80060b4 <_vfiprintf_r+0x120>
 8006088:	4654      	mov	r4, sl
 800608a:	2000      	movs	r0, #0
 800608c:	f04f 0c0a 	mov.w	ip, #10
 8006090:	9a07      	ldr	r2, [sp, #28]
 8006092:	4621      	mov	r1, r4
 8006094:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006098:	3b30      	subs	r3, #48	; 0x30
 800609a:	2b09      	cmp	r3, #9
 800609c:	d94d      	bls.n	800613a <_vfiprintf_r+0x1a6>
 800609e:	b1b0      	cbz	r0, 80060ce <_vfiprintf_r+0x13a>
 80060a0:	9207      	str	r2, [sp, #28]
 80060a2:	e014      	b.n	80060ce <_vfiprintf_r+0x13a>
 80060a4:	eba0 0308 	sub.w	r3, r0, r8
 80060a8:	fa09 f303 	lsl.w	r3, r9, r3
 80060ac:	4313      	orrs	r3, r2
 80060ae:	46a2      	mov	sl, r4
 80060b0:	9304      	str	r3, [sp, #16]
 80060b2:	e7d2      	b.n	800605a <_vfiprintf_r+0xc6>
 80060b4:	9b03      	ldr	r3, [sp, #12]
 80060b6:	1d19      	adds	r1, r3, #4
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	9103      	str	r1, [sp, #12]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	bfbb      	ittet	lt
 80060c0:	425b      	neglt	r3, r3
 80060c2:	f042 0202 	orrlt.w	r2, r2, #2
 80060c6:	9307      	strge	r3, [sp, #28]
 80060c8:	9307      	strlt	r3, [sp, #28]
 80060ca:	bfb8      	it	lt
 80060cc:	9204      	strlt	r2, [sp, #16]
 80060ce:	7823      	ldrb	r3, [r4, #0]
 80060d0:	2b2e      	cmp	r3, #46	; 0x2e
 80060d2:	d10c      	bne.n	80060ee <_vfiprintf_r+0x15a>
 80060d4:	7863      	ldrb	r3, [r4, #1]
 80060d6:	2b2a      	cmp	r3, #42	; 0x2a
 80060d8:	d134      	bne.n	8006144 <_vfiprintf_r+0x1b0>
 80060da:	9b03      	ldr	r3, [sp, #12]
 80060dc:	3402      	adds	r4, #2
 80060de:	1d1a      	adds	r2, r3, #4
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	9203      	str	r2, [sp, #12]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	bfb8      	it	lt
 80060e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80060ec:	9305      	str	r3, [sp, #20]
 80060ee:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80061b8 <_vfiprintf_r+0x224>
 80060f2:	2203      	movs	r2, #3
 80060f4:	4650      	mov	r0, sl
 80060f6:	7821      	ldrb	r1, [r4, #0]
 80060f8:	f7fe f95a 	bl	80043b0 <memchr>
 80060fc:	b138      	cbz	r0, 800610e <_vfiprintf_r+0x17a>
 80060fe:	2240      	movs	r2, #64	; 0x40
 8006100:	9b04      	ldr	r3, [sp, #16]
 8006102:	eba0 000a 	sub.w	r0, r0, sl
 8006106:	4082      	lsls	r2, r0
 8006108:	4313      	orrs	r3, r2
 800610a:	3401      	adds	r4, #1
 800610c:	9304      	str	r3, [sp, #16]
 800610e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006112:	2206      	movs	r2, #6
 8006114:	4829      	ldr	r0, [pc, #164]	; (80061bc <_vfiprintf_r+0x228>)
 8006116:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800611a:	f7fe f949 	bl	80043b0 <memchr>
 800611e:	2800      	cmp	r0, #0
 8006120:	d03f      	beq.n	80061a2 <_vfiprintf_r+0x20e>
 8006122:	4b27      	ldr	r3, [pc, #156]	; (80061c0 <_vfiprintf_r+0x22c>)
 8006124:	bb1b      	cbnz	r3, 800616e <_vfiprintf_r+0x1da>
 8006126:	9b03      	ldr	r3, [sp, #12]
 8006128:	3307      	adds	r3, #7
 800612a:	f023 0307 	bic.w	r3, r3, #7
 800612e:	3308      	adds	r3, #8
 8006130:	9303      	str	r3, [sp, #12]
 8006132:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006134:	443b      	add	r3, r7
 8006136:	9309      	str	r3, [sp, #36]	; 0x24
 8006138:	e768      	b.n	800600c <_vfiprintf_r+0x78>
 800613a:	460c      	mov	r4, r1
 800613c:	2001      	movs	r0, #1
 800613e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006142:	e7a6      	b.n	8006092 <_vfiprintf_r+0xfe>
 8006144:	2300      	movs	r3, #0
 8006146:	f04f 0c0a 	mov.w	ip, #10
 800614a:	4619      	mov	r1, r3
 800614c:	3401      	adds	r4, #1
 800614e:	9305      	str	r3, [sp, #20]
 8006150:	4620      	mov	r0, r4
 8006152:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006156:	3a30      	subs	r2, #48	; 0x30
 8006158:	2a09      	cmp	r2, #9
 800615a:	d903      	bls.n	8006164 <_vfiprintf_r+0x1d0>
 800615c:	2b00      	cmp	r3, #0
 800615e:	d0c6      	beq.n	80060ee <_vfiprintf_r+0x15a>
 8006160:	9105      	str	r1, [sp, #20]
 8006162:	e7c4      	b.n	80060ee <_vfiprintf_r+0x15a>
 8006164:	4604      	mov	r4, r0
 8006166:	2301      	movs	r3, #1
 8006168:	fb0c 2101 	mla	r1, ip, r1, r2
 800616c:	e7f0      	b.n	8006150 <_vfiprintf_r+0x1bc>
 800616e:	ab03      	add	r3, sp, #12
 8006170:	9300      	str	r3, [sp, #0]
 8006172:	462a      	mov	r2, r5
 8006174:	4630      	mov	r0, r6
 8006176:	4b13      	ldr	r3, [pc, #76]	; (80061c4 <_vfiprintf_r+0x230>)
 8006178:	a904      	add	r1, sp, #16
 800617a:	f7fd fbc5 	bl	8003908 <_printf_float>
 800617e:	4607      	mov	r7, r0
 8006180:	1c78      	adds	r0, r7, #1
 8006182:	d1d6      	bne.n	8006132 <_vfiprintf_r+0x19e>
 8006184:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006186:	07d9      	lsls	r1, r3, #31
 8006188:	d405      	bmi.n	8006196 <_vfiprintf_r+0x202>
 800618a:	89ab      	ldrh	r3, [r5, #12]
 800618c:	059a      	lsls	r2, r3, #22
 800618e:	d402      	bmi.n	8006196 <_vfiprintf_r+0x202>
 8006190:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006192:	f7fe f90c 	bl	80043ae <__retarget_lock_release_recursive>
 8006196:	89ab      	ldrh	r3, [r5, #12]
 8006198:	065b      	lsls	r3, r3, #25
 800619a:	f53f af1d 	bmi.w	8005fd8 <_vfiprintf_r+0x44>
 800619e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80061a0:	e71c      	b.n	8005fdc <_vfiprintf_r+0x48>
 80061a2:	ab03      	add	r3, sp, #12
 80061a4:	9300      	str	r3, [sp, #0]
 80061a6:	462a      	mov	r2, r5
 80061a8:	4630      	mov	r0, r6
 80061aa:	4b06      	ldr	r3, [pc, #24]	; (80061c4 <_vfiprintf_r+0x230>)
 80061ac:	a904      	add	r1, sp, #16
 80061ae:	f7fd fe4b 	bl	8003e48 <_printf_i>
 80061b2:	e7e4      	b.n	800617e <_vfiprintf_r+0x1ea>
 80061b4:	08008f3c 	.word	0x08008f3c
 80061b8:	08008f42 	.word	0x08008f42
 80061bc:	08008f46 	.word	0x08008f46
 80061c0:	08003909 	.word	0x08003909
 80061c4:	08005f71 	.word	0x08005f71

080061c8 <__swbuf_r>:
 80061c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ca:	460e      	mov	r6, r1
 80061cc:	4614      	mov	r4, r2
 80061ce:	4605      	mov	r5, r0
 80061d0:	b118      	cbz	r0, 80061da <__swbuf_r+0x12>
 80061d2:	6a03      	ldr	r3, [r0, #32]
 80061d4:	b90b      	cbnz	r3, 80061da <__swbuf_r+0x12>
 80061d6:	f7fd ffd3 	bl	8004180 <__sinit>
 80061da:	69a3      	ldr	r3, [r4, #24]
 80061dc:	60a3      	str	r3, [r4, #8]
 80061de:	89a3      	ldrh	r3, [r4, #12]
 80061e0:	071a      	lsls	r2, r3, #28
 80061e2:	d525      	bpl.n	8006230 <__swbuf_r+0x68>
 80061e4:	6923      	ldr	r3, [r4, #16]
 80061e6:	b31b      	cbz	r3, 8006230 <__swbuf_r+0x68>
 80061e8:	6823      	ldr	r3, [r4, #0]
 80061ea:	6922      	ldr	r2, [r4, #16]
 80061ec:	b2f6      	uxtb	r6, r6
 80061ee:	1a98      	subs	r0, r3, r2
 80061f0:	6963      	ldr	r3, [r4, #20]
 80061f2:	4637      	mov	r7, r6
 80061f4:	4283      	cmp	r3, r0
 80061f6:	dc04      	bgt.n	8006202 <__swbuf_r+0x3a>
 80061f8:	4621      	mov	r1, r4
 80061fa:	4628      	mov	r0, r5
 80061fc:	f7ff fda2 	bl	8005d44 <_fflush_r>
 8006200:	b9e0      	cbnz	r0, 800623c <__swbuf_r+0x74>
 8006202:	68a3      	ldr	r3, [r4, #8]
 8006204:	3b01      	subs	r3, #1
 8006206:	60a3      	str	r3, [r4, #8]
 8006208:	6823      	ldr	r3, [r4, #0]
 800620a:	1c5a      	adds	r2, r3, #1
 800620c:	6022      	str	r2, [r4, #0]
 800620e:	701e      	strb	r6, [r3, #0]
 8006210:	6962      	ldr	r2, [r4, #20]
 8006212:	1c43      	adds	r3, r0, #1
 8006214:	429a      	cmp	r2, r3
 8006216:	d004      	beq.n	8006222 <__swbuf_r+0x5a>
 8006218:	89a3      	ldrh	r3, [r4, #12]
 800621a:	07db      	lsls	r3, r3, #31
 800621c:	d506      	bpl.n	800622c <__swbuf_r+0x64>
 800621e:	2e0a      	cmp	r6, #10
 8006220:	d104      	bne.n	800622c <__swbuf_r+0x64>
 8006222:	4621      	mov	r1, r4
 8006224:	4628      	mov	r0, r5
 8006226:	f7ff fd8d 	bl	8005d44 <_fflush_r>
 800622a:	b938      	cbnz	r0, 800623c <__swbuf_r+0x74>
 800622c:	4638      	mov	r0, r7
 800622e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006230:	4621      	mov	r1, r4
 8006232:	4628      	mov	r0, r5
 8006234:	f000 f806 	bl	8006244 <__swsetup_r>
 8006238:	2800      	cmp	r0, #0
 800623a:	d0d5      	beq.n	80061e8 <__swbuf_r+0x20>
 800623c:	f04f 37ff 	mov.w	r7, #4294967295
 8006240:	e7f4      	b.n	800622c <__swbuf_r+0x64>
	...

08006244 <__swsetup_r>:
 8006244:	b538      	push	{r3, r4, r5, lr}
 8006246:	4b2a      	ldr	r3, [pc, #168]	; (80062f0 <__swsetup_r+0xac>)
 8006248:	4605      	mov	r5, r0
 800624a:	6818      	ldr	r0, [r3, #0]
 800624c:	460c      	mov	r4, r1
 800624e:	b118      	cbz	r0, 8006258 <__swsetup_r+0x14>
 8006250:	6a03      	ldr	r3, [r0, #32]
 8006252:	b90b      	cbnz	r3, 8006258 <__swsetup_r+0x14>
 8006254:	f7fd ff94 	bl	8004180 <__sinit>
 8006258:	89a3      	ldrh	r3, [r4, #12]
 800625a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800625e:	0718      	lsls	r0, r3, #28
 8006260:	d422      	bmi.n	80062a8 <__swsetup_r+0x64>
 8006262:	06d9      	lsls	r1, r3, #27
 8006264:	d407      	bmi.n	8006276 <__swsetup_r+0x32>
 8006266:	2309      	movs	r3, #9
 8006268:	602b      	str	r3, [r5, #0]
 800626a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800626e:	f04f 30ff 	mov.w	r0, #4294967295
 8006272:	81a3      	strh	r3, [r4, #12]
 8006274:	e034      	b.n	80062e0 <__swsetup_r+0x9c>
 8006276:	0758      	lsls	r0, r3, #29
 8006278:	d512      	bpl.n	80062a0 <__swsetup_r+0x5c>
 800627a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800627c:	b141      	cbz	r1, 8006290 <__swsetup_r+0x4c>
 800627e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006282:	4299      	cmp	r1, r3
 8006284:	d002      	beq.n	800628c <__swsetup_r+0x48>
 8006286:	4628      	mov	r0, r5
 8006288:	f7fe ff0e 	bl	80050a8 <_free_r>
 800628c:	2300      	movs	r3, #0
 800628e:	6363      	str	r3, [r4, #52]	; 0x34
 8006290:	89a3      	ldrh	r3, [r4, #12]
 8006292:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006296:	81a3      	strh	r3, [r4, #12]
 8006298:	2300      	movs	r3, #0
 800629a:	6063      	str	r3, [r4, #4]
 800629c:	6923      	ldr	r3, [r4, #16]
 800629e:	6023      	str	r3, [r4, #0]
 80062a0:	89a3      	ldrh	r3, [r4, #12]
 80062a2:	f043 0308 	orr.w	r3, r3, #8
 80062a6:	81a3      	strh	r3, [r4, #12]
 80062a8:	6923      	ldr	r3, [r4, #16]
 80062aa:	b94b      	cbnz	r3, 80062c0 <__swsetup_r+0x7c>
 80062ac:	89a3      	ldrh	r3, [r4, #12]
 80062ae:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80062b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062b6:	d003      	beq.n	80062c0 <__swsetup_r+0x7c>
 80062b8:	4621      	mov	r1, r4
 80062ba:	4628      	mov	r0, r5
 80062bc:	f000 f883 	bl	80063c6 <__smakebuf_r>
 80062c0:	89a0      	ldrh	r0, [r4, #12]
 80062c2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80062c6:	f010 0301 	ands.w	r3, r0, #1
 80062ca:	d00a      	beq.n	80062e2 <__swsetup_r+0x9e>
 80062cc:	2300      	movs	r3, #0
 80062ce:	60a3      	str	r3, [r4, #8]
 80062d0:	6963      	ldr	r3, [r4, #20]
 80062d2:	425b      	negs	r3, r3
 80062d4:	61a3      	str	r3, [r4, #24]
 80062d6:	6923      	ldr	r3, [r4, #16]
 80062d8:	b943      	cbnz	r3, 80062ec <__swsetup_r+0xa8>
 80062da:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80062de:	d1c4      	bne.n	800626a <__swsetup_r+0x26>
 80062e0:	bd38      	pop	{r3, r4, r5, pc}
 80062e2:	0781      	lsls	r1, r0, #30
 80062e4:	bf58      	it	pl
 80062e6:	6963      	ldrpl	r3, [r4, #20]
 80062e8:	60a3      	str	r3, [r4, #8]
 80062ea:	e7f4      	b.n	80062d6 <__swsetup_r+0x92>
 80062ec:	2000      	movs	r0, #0
 80062ee:	e7f7      	b.n	80062e0 <__swsetup_r+0x9c>
 80062f0:	20000080 	.word	0x20000080

080062f4 <_raise_r>:
 80062f4:	291f      	cmp	r1, #31
 80062f6:	b538      	push	{r3, r4, r5, lr}
 80062f8:	4604      	mov	r4, r0
 80062fa:	460d      	mov	r5, r1
 80062fc:	d904      	bls.n	8006308 <_raise_r+0x14>
 80062fe:	2316      	movs	r3, #22
 8006300:	6003      	str	r3, [r0, #0]
 8006302:	f04f 30ff 	mov.w	r0, #4294967295
 8006306:	bd38      	pop	{r3, r4, r5, pc}
 8006308:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800630a:	b112      	cbz	r2, 8006312 <_raise_r+0x1e>
 800630c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006310:	b94b      	cbnz	r3, 8006326 <_raise_r+0x32>
 8006312:	4620      	mov	r0, r4
 8006314:	f000 f830 	bl	8006378 <_getpid_r>
 8006318:	462a      	mov	r2, r5
 800631a:	4601      	mov	r1, r0
 800631c:	4620      	mov	r0, r4
 800631e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006322:	f000 b817 	b.w	8006354 <_kill_r>
 8006326:	2b01      	cmp	r3, #1
 8006328:	d00a      	beq.n	8006340 <_raise_r+0x4c>
 800632a:	1c59      	adds	r1, r3, #1
 800632c:	d103      	bne.n	8006336 <_raise_r+0x42>
 800632e:	2316      	movs	r3, #22
 8006330:	6003      	str	r3, [r0, #0]
 8006332:	2001      	movs	r0, #1
 8006334:	e7e7      	b.n	8006306 <_raise_r+0x12>
 8006336:	2400      	movs	r4, #0
 8006338:	4628      	mov	r0, r5
 800633a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800633e:	4798      	blx	r3
 8006340:	2000      	movs	r0, #0
 8006342:	e7e0      	b.n	8006306 <_raise_r+0x12>

08006344 <raise>:
 8006344:	4b02      	ldr	r3, [pc, #8]	; (8006350 <raise+0xc>)
 8006346:	4601      	mov	r1, r0
 8006348:	6818      	ldr	r0, [r3, #0]
 800634a:	f7ff bfd3 	b.w	80062f4 <_raise_r>
 800634e:	bf00      	nop
 8006350:	20000080 	.word	0x20000080

08006354 <_kill_r>:
 8006354:	b538      	push	{r3, r4, r5, lr}
 8006356:	2300      	movs	r3, #0
 8006358:	4d06      	ldr	r5, [pc, #24]	; (8006374 <_kill_r+0x20>)
 800635a:	4604      	mov	r4, r0
 800635c:	4608      	mov	r0, r1
 800635e:	4611      	mov	r1, r2
 8006360:	602b      	str	r3, [r5, #0]
 8006362:	f7fd f993 	bl	800368c <_kill>
 8006366:	1c43      	adds	r3, r0, #1
 8006368:	d102      	bne.n	8006370 <_kill_r+0x1c>
 800636a:	682b      	ldr	r3, [r5, #0]
 800636c:	b103      	cbz	r3, 8006370 <_kill_r+0x1c>
 800636e:	6023      	str	r3, [r4, #0]
 8006370:	bd38      	pop	{r3, r4, r5, pc}
 8006372:	bf00      	nop
 8006374:	2000085c 	.word	0x2000085c

08006378 <_getpid_r>:
 8006378:	f7fd b986 	b.w	8003688 <_getpid>

0800637c <__swhatbuf_r>:
 800637c:	b570      	push	{r4, r5, r6, lr}
 800637e:	460c      	mov	r4, r1
 8006380:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006384:	4615      	mov	r5, r2
 8006386:	2900      	cmp	r1, #0
 8006388:	461e      	mov	r6, r3
 800638a:	b096      	sub	sp, #88	; 0x58
 800638c:	da0c      	bge.n	80063a8 <__swhatbuf_r+0x2c>
 800638e:	89a3      	ldrh	r3, [r4, #12]
 8006390:	2100      	movs	r1, #0
 8006392:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006396:	bf0c      	ite	eq
 8006398:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800639c:	2340      	movne	r3, #64	; 0x40
 800639e:	2000      	movs	r0, #0
 80063a0:	6031      	str	r1, [r6, #0]
 80063a2:	602b      	str	r3, [r5, #0]
 80063a4:	b016      	add	sp, #88	; 0x58
 80063a6:	bd70      	pop	{r4, r5, r6, pc}
 80063a8:	466a      	mov	r2, sp
 80063aa:	f000 f849 	bl	8006440 <_fstat_r>
 80063ae:	2800      	cmp	r0, #0
 80063b0:	dbed      	blt.n	800638e <__swhatbuf_r+0x12>
 80063b2:	9901      	ldr	r1, [sp, #4]
 80063b4:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80063b8:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80063bc:	4259      	negs	r1, r3
 80063be:	4159      	adcs	r1, r3
 80063c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063c4:	e7eb      	b.n	800639e <__swhatbuf_r+0x22>

080063c6 <__smakebuf_r>:
 80063c6:	898b      	ldrh	r3, [r1, #12]
 80063c8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80063ca:	079d      	lsls	r5, r3, #30
 80063cc:	4606      	mov	r6, r0
 80063ce:	460c      	mov	r4, r1
 80063d0:	d507      	bpl.n	80063e2 <__smakebuf_r+0x1c>
 80063d2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80063d6:	6023      	str	r3, [r4, #0]
 80063d8:	6123      	str	r3, [r4, #16]
 80063da:	2301      	movs	r3, #1
 80063dc:	6163      	str	r3, [r4, #20]
 80063de:	b002      	add	sp, #8
 80063e0:	bd70      	pop	{r4, r5, r6, pc}
 80063e2:	466a      	mov	r2, sp
 80063e4:	ab01      	add	r3, sp, #4
 80063e6:	f7ff ffc9 	bl	800637c <__swhatbuf_r>
 80063ea:	9900      	ldr	r1, [sp, #0]
 80063ec:	4605      	mov	r5, r0
 80063ee:	4630      	mov	r0, r6
 80063f0:	f7fe feca 	bl	8005188 <_malloc_r>
 80063f4:	b948      	cbnz	r0, 800640a <__smakebuf_r+0x44>
 80063f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063fa:	059a      	lsls	r2, r3, #22
 80063fc:	d4ef      	bmi.n	80063de <__smakebuf_r+0x18>
 80063fe:	f023 0303 	bic.w	r3, r3, #3
 8006402:	f043 0302 	orr.w	r3, r3, #2
 8006406:	81a3      	strh	r3, [r4, #12]
 8006408:	e7e3      	b.n	80063d2 <__smakebuf_r+0xc>
 800640a:	89a3      	ldrh	r3, [r4, #12]
 800640c:	6020      	str	r0, [r4, #0]
 800640e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006412:	81a3      	strh	r3, [r4, #12]
 8006414:	9b00      	ldr	r3, [sp, #0]
 8006416:	6120      	str	r0, [r4, #16]
 8006418:	6163      	str	r3, [r4, #20]
 800641a:	9b01      	ldr	r3, [sp, #4]
 800641c:	b15b      	cbz	r3, 8006436 <__smakebuf_r+0x70>
 800641e:	4630      	mov	r0, r6
 8006420:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006424:	f000 f81e 	bl	8006464 <_isatty_r>
 8006428:	b128      	cbz	r0, 8006436 <__smakebuf_r+0x70>
 800642a:	89a3      	ldrh	r3, [r4, #12]
 800642c:	f023 0303 	bic.w	r3, r3, #3
 8006430:	f043 0301 	orr.w	r3, r3, #1
 8006434:	81a3      	strh	r3, [r4, #12]
 8006436:	89a3      	ldrh	r3, [r4, #12]
 8006438:	431d      	orrs	r5, r3
 800643a:	81a5      	strh	r5, [r4, #12]
 800643c:	e7cf      	b.n	80063de <__smakebuf_r+0x18>
	...

08006440 <_fstat_r>:
 8006440:	b538      	push	{r3, r4, r5, lr}
 8006442:	2300      	movs	r3, #0
 8006444:	4d06      	ldr	r5, [pc, #24]	; (8006460 <_fstat_r+0x20>)
 8006446:	4604      	mov	r4, r0
 8006448:	4608      	mov	r0, r1
 800644a:	4611      	mov	r1, r2
 800644c:	602b      	str	r3, [r5, #0]
 800644e:	f7fd f96a 	bl	8003726 <_fstat>
 8006452:	1c43      	adds	r3, r0, #1
 8006454:	d102      	bne.n	800645c <_fstat_r+0x1c>
 8006456:	682b      	ldr	r3, [r5, #0]
 8006458:	b103      	cbz	r3, 800645c <_fstat_r+0x1c>
 800645a:	6023      	str	r3, [r4, #0]
 800645c:	bd38      	pop	{r3, r4, r5, pc}
 800645e:	bf00      	nop
 8006460:	2000085c 	.word	0x2000085c

08006464 <_isatty_r>:
 8006464:	b538      	push	{r3, r4, r5, lr}
 8006466:	2300      	movs	r3, #0
 8006468:	4d05      	ldr	r5, [pc, #20]	; (8006480 <_isatty_r+0x1c>)
 800646a:	4604      	mov	r4, r0
 800646c:	4608      	mov	r0, r1
 800646e:	602b      	str	r3, [r5, #0]
 8006470:	f7fd f95e 	bl	8003730 <_isatty>
 8006474:	1c43      	adds	r3, r0, #1
 8006476:	d102      	bne.n	800647e <_isatty_r+0x1a>
 8006478:	682b      	ldr	r3, [r5, #0]
 800647a:	b103      	cbz	r3, 800647e <_isatty_r+0x1a>
 800647c:	6023      	str	r3, [r4, #0]
 800647e:	bd38      	pop	{r3, r4, r5, pc}
 8006480:	2000085c 	.word	0x2000085c

08006484 <_init>:
 8006484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006486:	bf00      	nop
 8006488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800648a:	bc08      	pop	{r3}
 800648c:	469e      	mov	lr, r3
 800648e:	4770      	bx	lr

08006490 <_fini>:
 8006490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006492:	bf00      	nop
 8006494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006496:	bc08      	pop	{r3}
 8006498:	469e      	mov	lr, r3
 800649a:	4770      	bx	lr
