UART Loopback

**Objective**

The objective of this project is to implement a UART (Universal
Asynchronous Receiver/Transmitter) loopback system on the VSDSquadron
Mini FPGA board. This system receives serial data through the UART RX
line and transmits it back via the TX line, effectively verifying the
functionality of the UART interface. Additionally, the project
integrates an RGB LED controller to visually indicate UART activity and
demonstrates the use of onboard components like the internal oscillator
and frequency counter, enhancing understanding of Verilog-based digital
design on FPGAs.

**Port Analysis**

The first section of the code specifies theÂ **ports**Â of the FPGA board.

| **Port Name** | **Type** | **Width** | **Description**                           |
|---------------|----------|-----------|-------------------------------------------|
| led_red       | Output   | 1-bit     | ControlsÂ **Red LED**Â (Active High).       |
| led_blue      | Output   | 1-bit     | ControlsÂ **Blue LED**Â (Active High).      |
| led_green     | Output   | 1-bit     | ControlsÂ **Green LED**Â (Active High).     |
| uarttx        | Output   | 1-bit     | **UART TX Line**Â (Transmits serial data). |
| uartrx        | Input    | 1-bit     | **UART RX Line**Â (Receives serial data).  |
| hw_clk        | Input    | 1-bit     | **FPGA system clock input**.              |

**nternal Component Analysis**

The module consists ofÂ **three main internal components**:

**Internal Oscillator (SB_HFOSC)**

SB_HFOSC \#(.CLKHF_DIV (\"0b10\")) u_SB_HFOSC (

.CLKHFPU(1\'b1),

.CLKHFEN(1\'b1),

.CLKHF(int_osc)

);

- **Purpose**: Generates a stable internal clock signal.

- **Configuration**: UsesÂ CLKHF_DIV = \"0b10\"Â (binary 2) for clock
  division.

- **Control Signals**:

  - CLKHFPU = 1\'b1: EnablesÂ **power-up**.

  - CLKHFEN = 1\'b1: EnablesÂ **oscillator**.

  - CLKHF: Output connected to theÂ **int_osc**Â signal.

**Frequency Counter Logic**

reg \[27:0\] frequency_counter_i;

always @(posedge int_osc) begin

frequency_counter_i \<= frequency_counter_i + 1\'b1;

end

| **Component**                 | **Functionality**                       |
|-------------------------------|-----------------------------------------|
| frequency_counter_iÂ (28-bit)  | **Counter for timing operations**.      |
| Increments onÂ posedge int_osc | Used forÂ **time-based events**Â in FPGA. |
| uartrxÂ signal used as input   | Affects LED behavior.                   |

- ThisÂ **counter**Â is driven by theÂ **internal oscillator (int_osc)**.

- The counter value can be used forÂ **timing adjustments**Â in the
  design.

**UART TX 8N1 (Transmitter)**

module uart_tx_8n1 (

input wire clk, // System clock

input wire \[7:0\] txbyte, // 8-bit data input

input wire senddata, // Transmission trigger

output reg txdone, // Transmission completion flag

output wire tx // UART TX output

);

| **Component** | **Functionality**                               |
|---------------|-------------------------------------------------|
| txbit         | Stores theÂ **current bit being transmitted**.   |
| buf_tx        | **Shift register**Â that holds UART data.        |
| bits_sent     | **Tracks how many bits have been transmitted**. |

**FSM State Definitions**

parameter STATE_IDLE = 8\'d0; // Wait for \`senddata\`

parameter STATE_STARTTX = 8\'d1; // Send Start Bit (0)

parameter STATE_TXING = 8\'d2; // Send 8-bit Data

parameter STATE_TXDONE = 8\'d3; // Send Stop Bit (1)

**UART Transmission Logic**

always @(posedge clk) begin

if (senddata == 1 && state == STATE_IDLE) begin

state \<= STATE_STARTTX;

buf_tx \<= txbyte;

txdone \<= 1\'b0;

end else if (state == STATE_IDLE) begin

txbit \<= 1\'b1;

txdone \<= 1\'b0;

end

if (state == STATE_STARTTX) begin

txbit \<= 1\'b0; // Start bit

state \<= STATE_TXING;

end

if (state == STATE_TXING && bits_sent \< 8\'d8) begin

txbit \<= buf_tx\[0\]; // Send LSB first

buf_tx \<= buf_tx \>\> 1;

bits_sent \<= bits_sent + 1;

end else if (state == STATE_TXING) begin

txbit \<= 1\'b1; // Stop bit

bits_sent \<= 8\'b0;

state \<= STATE_TXDONE;

end

if (state == STATE_TXDONE) begin

txdone \<= 1\'b1;

state \<= STATE_IDLE;

end

end

**What This Does**

- **STATE_IDLE**Â â†’ Waits forÂ senddata.

- **STATE_STARTTX**Â â†’ Sends start bit (0).

- **STATE_TXING**Â â†’ Sends 8-bit data (LSB first).

- **STATE_TXDONE**Â â†’ Sends stop bit (1), marks completion.

**UART Loopback Implementation**

**How It Works**

- Instead of using aÂ **separate UART receiver (uart_rx_8n1)**, the
  designÂ **directly loops back the received signal (uartrx) toÂ uarttx**.

- This acts as aÂ **wire-based echo loopback**, useful forÂ **testing UART
  communication**.

**Loopback Code in Verilog**

assign uarttx = uartrx;

**RGB LED Driver (SB_RGBA_DRV)**

SB_RGBA_DRV RGB_DRIVER (

.RGBLEDEN(1\'b1),

.RGB0PWM (uartrx),

.RGB1PWM (uartrx),

.RGB2PWM (uartrx),

.CURREN (1\'b1),

.RGB0 (led_green),

.RGB1 (led_blue),

.RGB2 (led_red)

);

- **Controls RGB LEDs using UART signals**.

- **Fixed brightness configuration**:

  - RGB0_CURRENT = \"0b000001\"

  - RGB1_CURRENT = \"0b000001\"

  - RGB2_CURRENT = \"0b000001\"

**Module Documentation (Summary)**

**Purpose**

This moduleÂ **implements a UART transmitter**Â andÂ **RGB LED
controller**Â using:

1.  **Internal Oscillator (SB_HFOSC)**Â for clocking.

2.  **Finite State Machine (FSM)**Â for UART TX control.

3.  **Shift Register (buf_tx)**Â for serial transmission.

4.  **Counter Logic (frequency_counter_i)**Â for timing.

**UART TX Working**

- TransmitsÂ **8-bit data (LSB first)**.

- UsesÂ **start (0) and stop (1) bits**.

- SendsÂ **serial data onÂ uarttxÂ pin**.

**RGB LED Control**

- **Uses UART RX (uartrx) to drive LEDs**.

- **Changes LED color based on UART activity**.

**2.UART Loopback Block Diagram**

**What is UART?**

**UART (Universal Asynchronous Receiver-Transmitter)**Â is a serial
communication protocol used forÂ **asynchronous data transfer**Â between
devices. It does not require a separate clock signal; instead, it uses
aÂ **baud rate**Â to synchronize communication.

**What is UART Loopback Mode?**

**UART loopback**Â is a special mode where theÂ **transmitted (TX) data is
directly routed to the receiver (RX)**, allowing self-testing without
external connections.

**Why Use Loopback Mode?**

**Debugging UART Transmission**Â â†’ Ensures data is sent and received
correctly.  
**No External Hardware Required**Â â†’ TX is internally connected to RX.  
**Self-Testing**Â â†’ Helps verify UART functionality in an FPGA or
microcontroller.

**UART Loopback Block Diagram**

![UART Loopback](media/image1.png){width="6.0in" height="4.5in"}

**Explanation of Each Block**

**1. UART Transmitter**

- This block is responsible forÂ **sending serial data**.

- It convertsÂ **parallel 8-bit data**Â into aÂ **serial bitstream**.

- GeneratesÂ **Start Bit (0), Data Bits (LSB First), and Stop Bit (1)**.

**2. Direct Connection (Loopback)**

- Instead of sending data to an external device,Â **TX (uarttx) is
  directly connected to RX (uartrx)**.

- Implements aÂ **hardware loopback**, allowing data sent from TX to be
  immediately received by RX.

**3. UART Receiver**

- Reads theÂ **serial data from TX**Â via the direct connection.

- Reconstructs the originalÂ **8-bit parallel data**.

- This allowsÂ **testing UART transmission without an external
  receiver**.

**Loopback Implementation in Verilog**

**Direct Connection Logic**

assign uarttx = uartrx;

- Any data sent on uarttx is instantly received on uartrx.

- This eliminates the need for external connections during testing.

- Helps debug UART transmission in an FPGA-based system.

# **3.UART Loopback Circuit Diagram** {#uart-loopback-circuit-diagram}

![](media/image2.jpeg){width="5.633333333333334in" height="7.825in"}

**ðŸ”¹ Key Components**

- **FPGA (VSD Squadron Mini):**Â Handles UART communication & LED
  control.

- **FTDI Cable:**Â Provides USB-to-UART communication.

- **RGB LED Driver (SB_RGBA_DRV):**Â Controls LEDs based on UART input.

- **High-Frequency Oscillator (SB_HFOSC):**Â Generates clock signals.

- **Frequency Counter:**Â Derives aÂ **9600 Hz baud rate clock**.

**ðŸ”¹ Circuit Connections**

| **Component** | **FPGA Pin** | **Function**                 |
|---------------|--------------|------------------------------|
| **UART TX**   | Pin 14       | Sends data (Connected to RX) |

**Testing and Output**

**Clone & Setup Repository**

git clone https://github.com/vinaysubramanya/VSDSQUADRON.git

cd \"VsdSquadron_mini_fpga_uart_loopback\"

Build & Flash FPGA Bitstream

**Build the Bitstream**

make build

Generates top.bin for the FPGA.

**Flash to FPGA**

sudo make flash

Uploads the bitstream to the FPGA.

**UART Loopback Testing**

Open Serial Terminal

sudo picocom -b 9600 /dev/ttyUSB0 \--echo

Send Data & Verify Output

**Expected Output:**

| **Sent Data (TX)** | **Received Data (RX)** |
|--------------------|------------------------|
| VSD                | VVSSDD                 |
| VINAY              | VVIINNAAYY             |

Exit Terminal CTRL + A, then CTRL + X

**Troubleshooting**

1.  Check FPGA pin connections.

2.  Ensure baud rate is set to 9600.

3.  Verify FTDI cable is properly connected.

|               |              |                                  |
|---------------|--------------|----------------------------------|
| **Component** | **FPGA Pin** | **Function**                     |
| **UART RX**   | Pin 15       | Receives data (Loopback from TX) |
| **FTDI TX**   | Pin 14       | Sends data to FPGA RX            |
| **FTDI RX**   | Pin 13       | Receives data from FPGA TX       |
| **RGB LEDs**  | PWM Output   | Controlled via UART signals      |

**5.Demo video**
