

================================================================
== Vitis HLS Report for 'fft_Pipeline_Reverse'
================================================================
* Date:           Fri Oct 21 21:44:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_initial
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Reverse  |     2048|     2048|         2|          2|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3410|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    115|    -|
|Register         |        -|    -|    1093|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1093|   3525|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |add_ln69_fu_129_p2                 |         +|   0|  0|    12|          11|           1|
    |and_ln825_fu_154_p2                |       and|   0|  0|  1024|        1024|        1024|
    |ap_enable_state2_pp0_iter0_stage1  |       and|   0|  0|     2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op30_load_state2      |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op39_load_state3      |       and|   0|  0|     2|           1|           1|
    |icmp_ln69_fu_123_p2                |      icmp|   0|  0|    12|          11|          12|
    |p_Result_s_fu_160_p2               |      icmp|   0|  0|   179|        1024|           1|
    |ap_block_pp0                       |        or|   0|  0|     2|           1|           1|
    |shl_ln825_fu_148_p2                |       shl|   0|  0|  2171|           1|        1024|
    |ap_enable_pp0                      |       xor|   0|  0|     2|           1|           2|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |Total                              |          |   0|  0|  3410|        2077|        2069|
    +-----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+------+-----------+
    |           Name          | LUT| Input Size| Bits | Total Bits|
    +-------------------------+----+-----------+------+-----------+
    |X_I_address0             |  14|          3|    10|         30|
    |X_I_address1             |  14|          3|    10|         30|
    |X_R_address0             |  14|          3|    10|         30|
    |X_R_address1             |  14|          3|    10|         30|
    |ap_NS_fsm                |  14|          3|     1|          3|
    |ap_done_int              |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|     1|          2|
    |i_2_fu_48                |   9|          2|    11|         22|
    |p_Val2_s_fu_52           |   9|          2|  1024|       2048|
    +-------------------------+----+-----------+------+-----------+
    |Total                    | 115|         25|  1079|       2199|
    +-------------------------+----+-----------+------+-----------+

    * Register: 
    +-----------------------------+------+----+------+-----------+
    |             Name            |  FF  | LUT| Bits | Const Bits|
    +-----------------------------+------+----+------+-----------+
    |X_I_addr_1_reg_247           |    10|   0|    10|          0|
    |X_I_addr_reg_237             |    10|   0|    10|          0|
    |X_R_addr_1_reg_242           |    10|   0|    10|          0|
    |X_R_addr_reg_232             |    10|   0|    10|          0|
    |add_ln69_reg_223             |    11|   0|    11|          0|
    |ap_CS_fsm                    |     2|   0|     2|          0|
    |ap_done_reg                  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter0_reg  |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1      |     1|   0|     1|          0|
    |i_2_fu_48                    |    11|   0|    11|          0|
    |icmp_ln69_reg_219            |     1|   0|     1|          0|
    |p_Result_s_reg_228           |     1|   0|     1|          0|
    |p_Val2_s_fu_52               |  1024|   0|  1024|          0|
    +-----------------------------+------+----+------+-----------+
    |Total                        |  1093|   0|  1093|          0|
    +-----------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fft_Pipeline_Reverse|  return value|
|X_R_address0  |  out|   10|   ap_memory|                   X_R|         array|
|X_R_ce0       |  out|    1|   ap_memory|                   X_R|         array|
|X_R_we0       |  out|    1|   ap_memory|                   X_R|         array|
|X_R_d0        |  out|   32|   ap_memory|                   X_R|         array|
|X_R_q0        |   in|   32|   ap_memory|                   X_R|         array|
|X_R_address1  |  out|   10|   ap_memory|                   X_R|         array|
|X_R_ce1       |  out|    1|   ap_memory|                   X_R|         array|
|X_R_we1       |  out|    1|   ap_memory|                   X_R|         array|
|X_R_d1        |  out|   32|   ap_memory|                   X_R|         array|
|X_R_q1        |   in|   32|   ap_memory|                   X_R|         array|
|X_I_address0  |  out|   10|   ap_memory|                   X_I|         array|
|X_I_ce0       |  out|    1|   ap_memory|                   X_I|         array|
|X_I_we0       |  out|    1|   ap_memory|                   X_I|         array|
|X_I_d0        |  out|   32|   ap_memory|                   X_I|         array|
|X_I_q0        |   in|   32|   ap_memory|                   X_I|         array|
|X_I_address1  |  out|   10|   ap_memory|                   X_I|         array|
|X_I_ce1       |  out|    1|   ap_memory|                   X_I|         array|
|X_I_we1       |  out|    1|   ap_memory|                   X_I|         array|
|X_I_d1        |  out|   32|   ap_memory|                   X_I|         array|
|X_I_q1        |   in|   32|   ap_memory|                   X_I|         array|
+--------------+-----+-----+------------+----------------------+--------------+

