// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cin_load13 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        m_axi_global_cin_V_AWVALID,
        m_axi_global_cin_V_AWREADY,
        m_axi_global_cin_V_AWADDR,
        m_axi_global_cin_V_AWID,
        m_axi_global_cin_V_AWLEN,
        m_axi_global_cin_V_AWSIZE,
        m_axi_global_cin_V_AWBURST,
        m_axi_global_cin_V_AWLOCK,
        m_axi_global_cin_V_AWCACHE,
        m_axi_global_cin_V_AWPROT,
        m_axi_global_cin_V_AWQOS,
        m_axi_global_cin_V_AWREGION,
        m_axi_global_cin_V_AWUSER,
        m_axi_global_cin_V_WVALID,
        m_axi_global_cin_V_WREADY,
        m_axi_global_cin_V_WDATA,
        m_axi_global_cin_V_WSTRB,
        m_axi_global_cin_V_WLAST,
        m_axi_global_cin_V_WID,
        m_axi_global_cin_V_WUSER,
        m_axi_global_cin_V_ARVALID,
        m_axi_global_cin_V_ARREADY,
        m_axi_global_cin_V_ARADDR,
        m_axi_global_cin_V_ARID,
        m_axi_global_cin_V_ARLEN,
        m_axi_global_cin_V_ARSIZE,
        m_axi_global_cin_V_ARBURST,
        m_axi_global_cin_V_ARLOCK,
        m_axi_global_cin_V_ARCACHE,
        m_axi_global_cin_V_ARPROT,
        m_axi_global_cin_V_ARQOS,
        m_axi_global_cin_V_ARREGION,
        m_axi_global_cin_V_ARUSER,
        m_axi_global_cin_V_RVALID,
        m_axi_global_cin_V_RREADY,
        m_axi_global_cin_V_RDATA,
        m_axi_global_cin_V_RLAST,
        m_axi_global_cin_V_RID,
        m_axi_global_cin_V_RUSER,
        m_axi_global_cin_V_RRESP,
        m_axi_global_cin_V_BVALID,
        m_axi_global_cin_V_BREADY,
        m_axi_global_cin_V_BRESP,
        m_axi_global_cin_V_BID,
        m_axi_global_cin_V_BUSER,
        global_cin_V_offset,
        config_r_address0,
        config_r_ce0,
        config_r_q0,
        config_r_address1,
        config_r_ce1,
        config_r_q1,
        fifo_cin_load_0_V_V_din,
        fifo_cin_load_0_V_V_full_n,
        fifo_cin_load_0_V_V_write,
        config_weight_load_V_din,
        config_weight_load_V_full_n,
        config_weight_load_V_write,
        global_weight_V_offset,
        global_bias_V_offset,
        global_cout_V_offset,
        global_weight_V_offset_out_din,
        global_weight_V_offset_out_full_n,
        global_weight_V_offset_out_write,
        global_bias_V_offset_out_din,
        global_bias_V_offset_out_full_n,
        global_bias_V_offset_out_write,
        global_cout_V_offset_out_din,
        global_cout_V_offset_out_full_n,
        global_cout_V_offset_out_write
);

parameter    ap_ST_fsm_state1 = 72'd1;
parameter    ap_ST_fsm_state2 = 72'd2;
parameter    ap_ST_fsm_state3 = 72'd4;
parameter    ap_ST_fsm_state4 = 72'd8;
parameter    ap_ST_fsm_state5 = 72'd16;
parameter    ap_ST_fsm_state6 = 72'd32;
parameter    ap_ST_fsm_state7 = 72'd64;
parameter    ap_ST_fsm_state8 = 72'd128;
parameter    ap_ST_fsm_state9 = 72'd256;
parameter    ap_ST_fsm_state10 = 72'd512;
parameter    ap_ST_fsm_state11 = 72'd1024;
parameter    ap_ST_fsm_state12 = 72'd2048;
parameter    ap_ST_fsm_state13 = 72'd4096;
parameter    ap_ST_fsm_state14 = 72'd8192;
parameter    ap_ST_fsm_state15 = 72'd16384;
parameter    ap_ST_fsm_state16 = 72'd32768;
parameter    ap_ST_fsm_state17 = 72'd65536;
parameter    ap_ST_fsm_state18 = 72'd131072;
parameter    ap_ST_fsm_state19 = 72'd262144;
parameter    ap_ST_fsm_state20 = 72'd524288;
parameter    ap_ST_fsm_state21 = 72'd1048576;
parameter    ap_ST_fsm_state22 = 72'd2097152;
parameter    ap_ST_fsm_state23 = 72'd4194304;
parameter    ap_ST_fsm_state24 = 72'd8388608;
parameter    ap_ST_fsm_state25 = 72'd16777216;
parameter    ap_ST_fsm_state26 = 72'd33554432;
parameter    ap_ST_fsm_state27 = 72'd67108864;
parameter    ap_ST_fsm_state28 = 72'd134217728;
parameter    ap_ST_fsm_state29 = 72'd268435456;
parameter    ap_ST_fsm_state30 = 72'd536870912;
parameter    ap_ST_fsm_state31 = 72'd1073741824;
parameter    ap_ST_fsm_state32 = 72'd2147483648;
parameter    ap_ST_fsm_state33 = 72'd4294967296;
parameter    ap_ST_fsm_state34 = 72'd8589934592;
parameter    ap_ST_fsm_state35 = 72'd17179869184;
parameter    ap_ST_fsm_state36 = 72'd34359738368;
parameter    ap_ST_fsm_state37 = 72'd68719476736;
parameter    ap_ST_fsm_state38 = 72'd137438953472;
parameter    ap_ST_fsm_state39 = 72'd274877906944;
parameter    ap_ST_fsm_state40 = 72'd549755813888;
parameter    ap_ST_fsm_state41 = 72'd1099511627776;
parameter    ap_ST_fsm_state42 = 72'd2199023255552;
parameter    ap_ST_fsm_state43 = 72'd4398046511104;
parameter    ap_ST_fsm_state44 = 72'd8796093022208;
parameter    ap_ST_fsm_state45 = 72'd17592186044416;
parameter    ap_ST_fsm_state46 = 72'd35184372088832;
parameter    ap_ST_fsm_state47 = 72'd70368744177664;
parameter    ap_ST_fsm_state48 = 72'd140737488355328;
parameter    ap_ST_fsm_state49 = 72'd281474976710656;
parameter    ap_ST_fsm_state50 = 72'd562949953421312;
parameter    ap_ST_fsm_state51 = 72'd1125899906842624;
parameter    ap_ST_fsm_state52 = 72'd2251799813685248;
parameter    ap_ST_fsm_state53 = 72'd4503599627370496;
parameter    ap_ST_fsm_state54 = 72'd9007199254740992;
parameter    ap_ST_fsm_state55 = 72'd18014398509481984;
parameter    ap_ST_fsm_state56 = 72'd36028797018963968;
parameter    ap_ST_fsm_state57 = 72'd72057594037927936;
parameter    ap_ST_fsm_state58 = 72'd144115188075855872;
parameter    ap_ST_fsm_state59 = 72'd288230376151711744;
parameter    ap_ST_fsm_state60 = 72'd576460752303423488;
parameter    ap_ST_fsm_state61 = 72'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 72'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 72'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 72'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 72'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 72'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 72'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 72'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 72'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 72'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 72'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 72'd2361183241434822606848;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output   m_axi_global_cin_V_AWVALID;
input   m_axi_global_cin_V_AWREADY;
output  [63:0] m_axi_global_cin_V_AWADDR;
output  [0:0] m_axi_global_cin_V_AWID;
output  [31:0] m_axi_global_cin_V_AWLEN;
output  [2:0] m_axi_global_cin_V_AWSIZE;
output  [1:0] m_axi_global_cin_V_AWBURST;
output  [1:0] m_axi_global_cin_V_AWLOCK;
output  [3:0] m_axi_global_cin_V_AWCACHE;
output  [2:0] m_axi_global_cin_V_AWPROT;
output  [3:0] m_axi_global_cin_V_AWQOS;
output  [3:0] m_axi_global_cin_V_AWREGION;
output  [0:0] m_axi_global_cin_V_AWUSER;
output   m_axi_global_cin_V_WVALID;
input   m_axi_global_cin_V_WREADY;
output  [511:0] m_axi_global_cin_V_WDATA;
output  [63:0] m_axi_global_cin_V_WSTRB;
output   m_axi_global_cin_V_WLAST;
output  [0:0] m_axi_global_cin_V_WID;
output  [0:0] m_axi_global_cin_V_WUSER;
output   m_axi_global_cin_V_ARVALID;
input   m_axi_global_cin_V_ARREADY;
output  [63:0] m_axi_global_cin_V_ARADDR;
output  [0:0] m_axi_global_cin_V_ARID;
output  [31:0] m_axi_global_cin_V_ARLEN;
output  [2:0] m_axi_global_cin_V_ARSIZE;
output  [1:0] m_axi_global_cin_V_ARBURST;
output  [1:0] m_axi_global_cin_V_ARLOCK;
output  [3:0] m_axi_global_cin_V_ARCACHE;
output  [2:0] m_axi_global_cin_V_ARPROT;
output  [3:0] m_axi_global_cin_V_ARQOS;
output  [3:0] m_axi_global_cin_V_ARREGION;
output  [0:0] m_axi_global_cin_V_ARUSER;
input   m_axi_global_cin_V_RVALID;
output   m_axi_global_cin_V_RREADY;
input  [511:0] m_axi_global_cin_V_RDATA;
input   m_axi_global_cin_V_RLAST;
input  [0:0] m_axi_global_cin_V_RID;
input  [0:0] m_axi_global_cin_V_RUSER;
input  [1:0] m_axi_global_cin_V_RRESP;
input   m_axi_global_cin_V_BVALID;
output   m_axi_global_cin_V_BREADY;
input  [1:0] m_axi_global_cin_V_BRESP;
input  [0:0] m_axi_global_cin_V_BID;
input  [0:0] m_axi_global_cin_V_BUSER;
input  [57:0] global_cin_V_offset;
output  [4:0] config_r_address0;
output   config_r_ce0;
input  [31:0] config_r_q0;
output  [4:0] config_r_address1;
output   config_r_ce1;
input  [31:0] config_r_q1;
output  [255:0] fifo_cin_load_0_V_V_din;
input   fifo_cin_load_0_V_V_full_n;
output   fifo_cin_load_0_V_V_write;
output  [191:0] config_weight_load_V_din;
input   config_weight_load_V_full_n;
output   config_weight_load_V_write;
input  [57:0] global_weight_V_offset;
input  [57:0] global_bias_V_offset;
input  [57:0] global_cout_V_offset;
output  [57:0] global_weight_V_offset_out_din;
input   global_weight_V_offset_out_full_n;
output   global_weight_V_offset_out_write;
output  [57:0] global_bias_V_offset_out_din;
input   global_bias_V_offset_out_full_n;
output   global_bias_V_offset_out_write;
output  [57:0] global_cout_V_offset_out_din;
input   global_cout_V_offset_out_full_n;
output   global_cout_V_offset_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg m_axi_global_cin_V_ARVALID;
reg m_axi_global_cin_V_RREADY;
reg[4:0] config_r_address0;
reg config_r_ce0;
reg[4:0] config_r_address1;
reg config_r_ce1;
reg fifo_cin_load_0_V_V_write;
reg[191:0] config_weight_load_V_din;
reg config_weight_load_V_write;
reg global_weight_V_offset_out_write;
reg global_bias_V_offset_out_write;
reg global_cout_V_offset_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [71:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    config_weight_load_V_blk_n;
wire    ap_CS_fsm_state19;
reg   [0:0] layer_start_i_i_i_reg_563;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
reg    global_weight_V_offset_out_blk_n;
wire    ap_CS_fsm_state2;
reg    global_bias_V_offset_out_blk_n;
reg    global_cout_V_offset_out_blk_n;
reg   [31:0] reg_709;
wire    ap_CS_fsm_state3;
wire   [0:0] ap_phi_mux_done_i_i_i_phi_fu_579_p4;
wire    ap_CS_fsm_state24;
wire   [0:0] tmp_610_fu_1211_p3;
wire   [0:0] or_cond5_i_i_i_fu_1280_p2;
wire   [0:0] tmp_498_i_i_i_fu_1286_p2;
wire   [0:0] tmp_614_fu_1261_p2;
wire   [0:0] tmp_495_i_i_i_fu_1245_p2;
reg   [31:0] reg_714;
reg   [31:0] reg_719;
reg   [31:0] reg_724;
reg    ap_block_state1;
reg    ap_block_state2;
reg   [31:0] p_Repl2_46_reg_1744;
reg   [31:0] task_cnt_load_reg_1750;
wire   [0:0] tmp_fu_737_p1;
reg   [0:0] tmp_reg_1756;
wire   [31:0] tmp_603_fu_741_p2;
reg   [31:0] tmp_603_reg_1760;
reg   [31:0] p_Repl2_31_reg_1799;
wire    ap_CS_fsm_state4;
reg   [31:0] p_Repl2_30_reg_1814;
wire    ap_CS_fsm_state5;
reg   [31:0] p_Repl2_29_reg_1819;
reg   [31:0] p_Repl2_28_reg_1837;
wire    ap_CS_fsm_state6;
reg   [31:0] p_Repl2_s_reg_1845;
reg   [31:0] p_Repl2_27_reg_1860;
wire    ap_CS_fsm_state7;
reg   [31:0] p_Repl2_37_reg_1865;
reg   [31:0] p_Repl2_36_reg_1881;
wire    ap_CS_fsm_state8;
reg   [31:0] p_Repl2_35_reg_1887;
reg   [31:0] p_Repl2_34_reg_1905;
wire    ap_CS_fsm_state9;
reg   [31:0] p_Repl2_32_reg_1913;
reg   [31:0] p_Repl2_33_reg_1928;
wire    ap_CS_fsm_state10;
reg   [31:0] cin_offset_reg_1933;
reg   [31:0] p_Repl2_43_reg_1949;
wire    ap_CS_fsm_state11;
reg   [31:0] p_Repl2_42_reg_1954;
reg   [31:0] p_Repl2_41_reg_1969;
wire    ap_CS_fsm_state12;
wire   [15:0] FILTER_S1_V_fu_912_p1;
reg   [15:0] FILTER_S1_V_reg_1974;
wire   [15:0] FILTER_S2_V_fu_936_p1;
reg   [15:0] FILTER_S2_V_reg_1990;
wire    ap_CS_fsm_state13;
reg   [31:0] p_Repl2_39_reg_1996;
reg   [31:0] p_Repl2_51_reg_2011;
wire    ap_CS_fsm_state14;
reg   [31:0] p_Repl2_50_reg_2021;
wire   [15:0] LAYER_IN_NUM_T_V_fu_980_p1;
reg   [15:0] LAYER_IN_NUM_T_V_reg_2036;
wire    ap_CS_fsm_state15;
wire   [15:0] LAYER_OUT_NUM_T_V_fu_984_p1;
reg   [15:0] LAYER_OUT_NUM_T_V_reg_2044;
reg   [31:0] LAYER_IN_H_T_prev_2_reg_2060;
wire    ap_CS_fsm_state16;
reg   [31:0] LAYER_IN_W_T_prev_2_reg_2070;
reg   [31:0] p_Repl2_57_reg_2090;
wire    ap_CS_fsm_state17;
reg   [31:0] p_Repl2_56_reg_2095;
reg   [31:0] p_Repl2_55_reg_2110;
wire    ap_CS_fsm_state18;
reg   [31:0] p_Repl2_54_reg_2115;
wire   [191:0] p_Result_4_fu_1079_p7;
reg   [191:0] p_Result_4_reg_2130;
reg    ap_block_state19;
wire   [191:0] p_Result_5_fu_1089_p8;
reg   [191:0] p_Result_5_reg_2135;
wire   [191:0] p_Result_6_fu_1100_p8;
reg   [191:0] p_Result_6_reg_2140;
wire   [191:0] p_Result_7_fu_1111_p7;
reg   [191:0] p_Result_7_reg_2145;
wire   [15:0] FILTER_S_fu_1144_p3;
reg   [15:0] FILTER_S_reg_2150;
reg    ap_block_state23;
wire   [2:0] tmp_488_i_i_i_fu_1160_p3;
reg   [2:0] tmp_488_i_i_i_reg_2156;
wire   [0:0] max_pool_fu_1168_p2;
reg   [0:0] max_pool_reg_2163;
wire   [0:0] change_layout_fu_1202_p2;
reg   [0:0] change_layout_reg_2168;
wire   [31:0] FILTER_S_cast_i_i_i_fu_1208_p1;
reg   [31:0] FILTER_S_cast_i_i_i_reg_2173;
reg   [0:0] tmp_610_reg_2178;
reg   [0:0] tmp_495_i_i_i_reg_2182;
reg   [0:0] tmp_614_reg_2186;
reg   [0:0] or_cond5_i_i_i_reg_2190;
reg   [0:0] tmp_498_i_i_i_reg_2194;
wire   [31:0] in_num_iter_fu_1324_p2;
reg   [31:0] in_num_iter_reg_2198;
wire    ap_CS_fsm_state25;
wire    grp_cin_load_ddr_read_fu_657_ap_ready;
wire    grp_cin_load_ddr_read_fu_657_ap_done;
reg    ap_predicate_op344_call_state25;
wire    grp_cin_load_fifo_write_fu_682_ap_ready;
wire    grp_cin_load_fifo_write_fu_682_ap_done;
reg    ap_predicate_op345_call_state25;
reg    ap_predicate_op347_call_state25;
reg    ap_predicate_op348_call_state25;
reg    ap_predicate_op351_call_state25;
reg    ap_block_state25_on_subcall_done;
wire   [0:0] tmp_500_i_i_i_fu_1330_p2;
reg   [0:0] tmp_500_i_i_i_reg_2204;
wire    ap_CS_fsm_state26;
wire   [31:0] inter_tile_fu_1334_p2;
wire  signed [31:0] grp_fu_1340_p2;
reg  signed [31:0] ret_V_reg_2217;
wire    ap_CS_fsm_state61;
wire  signed [31:0] grp_fu_1344_p2;
reg  signed [31:0] ret_V_28_reg_2222;
wire   [31:0] grp_fu_1348_p2;
reg   [31:0] p_2_i_i_i_reg_2227;
wire    ap_CS_fsm_state68;
wire   [31:0] channel_iter_fu_1352_p2;
wire    ap_CS_fsm_state69;
wire   [31:0] in_h_iter_fu_1357_p2;
reg   [31:0] in_h_iter_reg_2237;
wire   [31:0] in_w_iter_fu_1362_p2;
reg   [31:0] in_w_iter_reg_2243;
wire   [31:0] out_num_iter_fu_1370_p2;
reg   [31:0] out_num_iter_reg_2249;
wire   [0:0] tmp_501_i_i_i_fu_1376_p2;
reg   [0:0] tmp_501_i_i_i_reg_2255;
wire    ap_CS_fsm_state70;
wire   [0:0] tmp_502_i_i_i_fu_1380_p2;
reg   [0:0] tmp_502_i_i_i_reg_2261;
wire   [0:0] tmp_504_i_i_i_fu_1384_p2;
reg   [0:0] tmp_504_i_i_i_reg_2267;
wire   [31:0] layer_iter_fu_1388_p2;
reg   [31:0] layer_iter_reg_2273;
wire   [0:0] sel_tmp6_demorgan_i_s_fu_1394_p2;
reg   [0:0] sel_tmp6_demorgan_i_s_reg_2279;
wire   [0:0] sel_tmp13_demorgan_i_fu_1399_p2;
reg   [0:0] sel_tmp13_demorgan_i_reg_2285;
wire   [31:0] newSel59_i_i_i_fu_1475_p3;
wire    ap_CS_fsm_state71;
wire   [31:0] newSel62_i_i_i_fu_1498_p3;
wire   [31:0] newSel65_i_i_i_fu_1521_p3;
wire   [31:0] newSel68_i_i_i_fu_1544_p3;
wire   [31:0] newSel70_i_i_i_fu_1559_p3;
wire   [0:0] layer_start_be_i_i_i_fu_1605_p2;
wire   [0:0] done_be_i_i_i_fu_1633_p2;
wire   [31:0] newSel73_i_i_i_fu_1655_p3;
wire   [31:0] newSel76_i_i_i_fu_1679_p3;
wire   [31:0] newSel78_i_i_i_fu_1695_p3;
reg   [12:0] cin_burst_buf_ping_V_address0;
reg    cin_burst_buf_ping_V_ce0;
reg    cin_burst_buf_ping_V_we0;
wire   [511:0] cin_burst_buf_ping_V_q0;
reg   [12:0] cin_burst_buf_pong_V_address0;
reg    cin_burst_buf_pong_V_ce0;
reg    cin_burst_buf_pong_V_we0;
wire   [511:0] cin_burst_buf_pong_V_q0;
wire    grp_cin_load_ddr_read_fu_657_ap_start;
wire    grp_cin_load_ddr_read_fu_657_ap_idle;
wire    grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWVALID;
wire   [63:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWADDR;
wire   [0:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWID;
wire   [31:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWLEN;
wire   [2:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWSIZE;
wire   [1:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWBURST;
wire   [1:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWLOCK;
wire   [3:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWCACHE;
wire   [2:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWPROT;
wire   [3:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWQOS;
wire   [3:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWREGION;
wire   [0:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWUSER;
wire    grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_WVALID;
wire   [511:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_WDATA;
wire   [63:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_WSTRB;
wire    grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_WLAST;
wire   [0:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_WID;
wire   [0:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_WUSER;
wire    grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARVALID;
wire   [63:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARADDR;
wire   [0:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARID;
wire   [31:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARLEN;
wire   [2:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARSIZE;
wire   [1:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARBURST;
wire   [1:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARLOCK;
wire   [3:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARCACHE;
wire   [2:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARPROT;
wire   [3:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARQOS;
wire   [3:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARREGION;
wire   [0:0] grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARUSER;
wire    grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_RREADY;
wire    grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_BREADY;
wire   [12:0] grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_address0;
wire    grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_ce0;
wire    grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_we0;
wire   [511:0] grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_d0;
wire    grp_cin_load_ddr_read_fu_657_change;
wire    grp_cin_load_ddr_read_fu_657_max_pool;
wire    grp_cin_load_fifo_write_fu_682_ap_start;
wire    grp_cin_load_fifo_write_fu_682_ap_idle;
wire   [12:0] grp_cin_load_fifo_write_fu_682_cin_burst_buf_V_address0;
wire    grp_cin_load_fifo_write_fu_682_cin_burst_buf_V_ce0;
reg   [511:0] grp_cin_load_fifo_write_fu_682_cin_burst_buf_V_q0;
wire   [255:0] grp_cin_load_fifo_write_fu_682_fifo_cin_V_V_din;
wire    grp_cin_load_fifo_write_fu_682_fifo_cin_V_V_write;
reg   [31:0] in_num_iter_i_i_i_reg_503;
reg   [31:0] out_num_iter_i_i_i_reg_515;
reg   [31:0] in_h_iter_i_i_i_reg_527;
reg   [31:0] in_w_iter_i_i_i_reg_539;
reg   [31:0] layer_iter_i_i_i_reg_551;
reg   [0:0] done_i_i_i_reg_575;
reg   [31:0] num_tile_i_i_i_reg_586;
reg   [31:0] inter_tile_i_i_i_reg_598;
reg   [31:0] channel_iter_i_i_i_reg_610;
reg   [0:0] layer_start_1_i_i_i_reg_622;
reg   [31:0] inter_tile_1_i_i_i_reg_635;
reg   [31:0] channel_iter_1_i_i_i_reg_646;
reg    grp_cin_load_ddr_read_fu_657_ap_start_reg;
reg    grp_cin_load_fifo_write_fu_682_ap_start_reg;
wire    ap_CS_fsm_state72;
wire   [63:0] tmp_424_i_i_i_fu_747_p1;
wire   [63:0] tmp_426_i_i_i_fu_757_p1;
wire   [63:0] tmp_428_i_i_i_fu_767_p1;
wire   [63:0] tmp_430_i_i_i_fu_777_p1;
wire   [63:0] tmp_432_i_i_i_fu_787_p1;
wire   [63:0] tmp_434_i_i_i_fu_797_p1;
wire   [63:0] tmp_436_i_i_i_fu_807_p1;
wire   [63:0] tmp_438_i_i_i_fu_817_p1;
wire   [63:0] tmp_440_i_i_i_fu_827_p1;
wire   [63:0] tmp_442_i_i_i_fu_837_p1;
wire   [63:0] tmp_444_i_i_i_fu_847_p1;
wire   [63:0] tmp_446_i_i_i_fu_857_p1;
wire   [63:0] tmp_448_i_i_i_fu_867_p1;
wire   [63:0] tmp_450_i_i_i_fu_877_p1;
wire   [63:0] tmp_452_i_i_i_fu_887_p1;
wire   [63:0] tmp_454_i_i_i_fu_897_p1;
wire   [63:0] tmp_456_i_i_i_fu_907_p1;
wire   [63:0] tmp_458_i_i_i_fu_921_p1;
wire   [63:0] tmp_460_i_i_i_fu_931_p1;
wire   [63:0] tmp_462_i_i_i_fu_945_p1;
wire   [63:0] tmp_464_i_i_i_fu_955_p1;
wire   [63:0] tmp_466_i_i_i_fu_965_p1;
wire   [63:0] tmp_468_i_i_i_fu_975_p1;
wire   [63:0] tmp_470_i_i_i_fu_993_p1;
wire   [63:0] tmp_472_i_i_i_fu_1003_p1;
wire   [63:0] tmp_474_i_i_i_fu_1013_p1;
wire   [63:0] tmp_476_i_i_i_fu_1023_p1;
wire   [63:0] tmp_478_i_i_i_fu_1033_p1;
wire   [63:0] tmp_480_i_i_i_fu_1043_p1;
wire   [63:0] tmp_482_i_i_i_fu_1053_p1;
wire   [63:0] tmp_484_i_i_i_fu_1063_p1;
wire   [191:0] p_Result_s_fu_1068_p7;
reg   [31:0] task_cnt_fu_154;
wire   [31:0] task_cnt_1_fu_1291_p2;
reg   [31:0] FILTER_S_prev_i_i_i_fu_158;
reg   [31:0] LAYER_IN_W_T_prev_fu_162;
reg   [31:0] LAYER_IN_H_T_prev_fu_166;
reg   [31:0] LAYER_IN_NUM_T_prev_fu_170;
wire   [31:0] LAYER_IN_NUM_T_prev_1_fu_1296_p1;
wire   [31:0] tmp_425_i_i_i_fu_752_p2;
wire   [31:0] tmp_427_i_i_i_fu_762_p2;
wire   [31:0] tmp_429_i_i_i_fu_772_p2;
wire   [31:0] tmp_431_i_i_i_fu_782_p2;
wire   [31:0] tmp_433_i_i_i_fu_792_p2;
wire   [31:0] tmp_435_i_i_i_fu_802_p2;
wire   [31:0] tmp_437_i_i_i_fu_812_p2;
wire   [31:0] tmp_439_i_i_i_fu_822_p2;
wire   [31:0] tmp_441_i_i_i_fu_832_p2;
wire   [31:0] tmp_443_i_i_i_fu_842_p2;
wire   [31:0] tmp_445_i_i_i_fu_852_p2;
wire   [31:0] tmp_447_i_i_i_fu_862_p2;
wire   [31:0] tmp_449_i_i_i_fu_872_p2;
wire   [31:0] tmp_451_i_i_i_fu_882_p2;
wire   [31:0] tmp_453_i_i_i_fu_892_p2;
wire   [31:0] tmp_455_i_i_i_fu_902_p2;
wire   [31:0] tmp_457_i_i_i_fu_916_p2;
wire   [31:0] tmp_459_i_i_i_fu_926_p2;
wire   [31:0] tmp_461_i_i_i_fu_940_p2;
wire   [31:0] tmp_463_i_i_i_fu_950_p2;
wire   [31:0] tmp_465_i_i_i_fu_960_p2;
wire   [31:0] tmp_467_i_i_i_fu_970_p2;
wire   [31:0] tmp_469_i_i_i_fu_988_p2;
wire   [31:0] tmp_471_i_i_i_fu_998_p2;
wire   [31:0] tmp_473_i_i_i_fu_1008_p2;
wire   [31:0] tmp_475_i_i_i_fu_1018_p2;
wire   [31:0] tmp_477_i_i_i_fu_1028_p2;
wire   [31:0] tmp_479_i_i_i_fu_1038_p2;
wire   [31:0] tmp_481_i_i_i_fu_1048_p2;
wire   [31:0] tmp_483_i_i_i_fu_1058_p2;
wire   [0:0] tmp_609_fu_1130_p3;
wire   [0:0] tmp_608_fu_1123_p3;
wire   [15:0] tmp_487_i_i_i_fu_1137_p3;
wire   [1:0] tmp_507_i_i_i_fu_1151_p4;
wire   [0:0] tmp_489_i_i_i_fu_1174_p2;
wire   [0:0] tmp_490_i_i_i_fu_1178_p2;
wire   [0:0] tmp_491_i_i_i_fu_1188_p2;
wire   [0:0] tmp_492_i_i_i_fu_1192_p2;
wire   [0:0] or_cond_i_i_i_fu_1182_p2;
wire   [0:0] p_i_i_i_fu_1196_p2;
wire   [2:0] tmp_611_fu_1218_p1;
wire   [28:0] tmp_523_i_i_i_fu_1227_p4;
wire   [2:0] tmp_522_i_i_i_fu_1222_p2;
wire   [31:0] tmp_494_i_i_i_fu_1237_p3;
wire   [0:0] tmp_613_fu_1256_p2;
wire   [0:0] tmp_612_fu_1251_p2;
wire   [0:0] tmp_615_fu_1267_p3;
wire   [0:0] tmp_497_i_i_i_fu_1274_p2;
wire   [31:0] tmp_499_i_i_i_fu_1321_p1;
wire    ap_CS_fsm_state62;
wire   [31:0] tmp_503_i_i_i_fu_1367_p1;
wire   [0:0] sel_tmp1_i_i_i_fu_1415_p2;
wire   [0:0] sel_tmp6_i_i_i_fu_1425_p2;
wire   [0:0] sel_tmp13_i_i_i_fu_1435_p2;
wire   [0:0] sel_tmp14_i_i_i_fu_1440_p2;
wire   [0:0] sel_tmp7_i_i_i_fu_1430_p2;
wire   [0:0] sel_tmp2_i_i_i_fu_1420_p2;
wire   [0:0] or_cond_i_i_i_65_fu_1445_p2;
wire   [0:0] tmp_524_i_i_i_fu_1456_p2;
wire   [0:0] or_cond9_i_i_i_fu_1451_p2;
wire   [0:0] or_cond10_i_i_i_fu_1469_p2;
wire   [31:0] newSel_i_i_i_fu_1462_p3;
wire   [31:0] newSel60_i_i_i_fu_1483_p3;
wire   [31:0] newSel61_i_i_i_fu_1490_p3;
wire   [31:0] newSel63_i_i_i_fu_1506_p3;
wire   [31:0] newSel64_i_i_i_fu_1513_p3;
wire   [31:0] newSel66_i_i_i_fu_1529_p3;
wire   [31:0] newSel67_i_i_i_fu_1536_p3;
wire   [0:0] tmp_505_i_i_i_fu_1411_p2;
wire   [31:0] newSel69_i_i_i_fu_1552_p3;
wire   [0:0] tmp_513_not_i_i_i_fu_1573_p2;
wire   [0:0] tmp_515_not_i_i_i_fu_1583_p2;
wire   [0:0] not_sel_tmp_i_i_i_fu_1578_p2;
wire   [0:0] not_sel_tmp9_i_i_i_fu_1588_p2;
wire   [0:0] tmp163_i_i_i_fu_1593_p2;
wire   [0:0] sel_tmp_i_i_i_fu_1567_p2;
wire   [0:0] sel_tmp33_i_i_i_fu_1599_p2;
wire   [0:0] tmp_512_not_i_i_i_fu_1611_p2;
wire   [0:0] not_sel_tmp1_i_i_i_fu_1616_p2;
wire   [0:0] tmp165_i_i_i_fu_1627_p2;
wire   [0:0] tmp164_i_i_i_fu_1621_p2;
wire   [31:0] num_tile_fu_1405_p2;
wire   [31:0] newSel71_i_i_i_fu_1639_p3;
wire   [31:0] newSel72_i_i_i_fu_1647_p3;
wire   [31:0] newSel74_i_i_i_fu_1663_p3;
wire   [31:0] newSel75_i_i_i_fu_1671_p3;
wire   [31:0] newSel77_i_i_i_fu_1687_p3;
reg    grp_fu_1340_ap_start;
wire    grp_fu_1340_ap_done;
reg    grp_fu_1344_ap_start;
wire    grp_fu_1344_ap_done;
reg    ap_block_state72_on_subcall_done;
reg   [71:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 72'd1;
#0 grp_cin_load_ddr_read_fu_657_ap_start_reg = 1'b0;
#0 grp_cin_load_fifo_write_fu_682_ap_start_reg = 1'b0;
end

cin_load13_cin_buibs #(
    .DataWidth( 512 ),
    .AddressRange( 5488 ),
    .AddressWidth( 13 ))
cin_burst_buf_ping_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cin_burst_buf_ping_V_address0),
    .ce0(cin_burst_buf_ping_V_ce0),
    .we0(cin_burst_buf_ping_V_we0),
    .d0(grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_d0),
    .q0(cin_burst_buf_ping_V_q0)
);

cin_load13_cin_buibs #(
    .DataWidth( 512 ),
    .AddressRange( 5488 ),
    .AddressWidth( 13 ))
cin_burst_buf_pong_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cin_burst_buf_pong_V_address0),
    .ce0(cin_burst_buf_pong_V_ce0),
    .we0(cin_burst_buf_pong_V_we0),
    .d0(grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_d0),
    .q0(cin_burst_buf_pong_V_q0)
);

cin_load_ddr_read grp_cin_load_ddr_read_fu_657(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cin_load_ddr_read_fu_657_ap_start),
    .ap_done(grp_cin_load_ddr_read_fu_657_ap_done),
    .ap_idle(grp_cin_load_ddr_read_fu_657_ap_idle),
    .ap_ready(grp_cin_load_ddr_read_fu_657_ap_ready),
    .m_axi_global_cin_V_AWVALID(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWVALID),
    .m_axi_global_cin_V_AWREADY(1'b0),
    .m_axi_global_cin_V_AWADDR(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWADDR),
    .m_axi_global_cin_V_AWID(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWID),
    .m_axi_global_cin_V_AWLEN(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWLEN),
    .m_axi_global_cin_V_AWSIZE(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWSIZE),
    .m_axi_global_cin_V_AWBURST(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWBURST),
    .m_axi_global_cin_V_AWLOCK(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWLOCK),
    .m_axi_global_cin_V_AWCACHE(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWCACHE),
    .m_axi_global_cin_V_AWPROT(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWPROT),
    .m_axi_global_cin_V_AWQOS(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWQOS),
    .m_axi_global_cin_V_AWREGION(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWREGION),
    .m_axi_global_cin_V_AWUSER(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_AWUSER),
    .m_axi_global_cin_V_WVALID(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_WVALID),
    .m_axi_global_cin_V_WREADY(1'b0),
    .m_axi_global_cin_V_WDATA(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_WDATA),
    .m_axi_global_cin_V_WSTRB(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_WSTRB),
    .m_axi_global_cin_V_WLAST(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_WLAST),
    .m_axi_global_cin_V_WID(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_WID),
    .m_axi_global_cin_V_WUSER(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_WUSER),
    .m_axi_global_cin_V_ARVALID(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARVALID),
    .m_axi_global_cin_V_ARREADY(m_axi_global_cin_V_ARREADY),
    .m_axi_global_cin_V_ARADDR(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARADDR),
    .m_axi_global_cin_V_ARID(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARID),
    .m_axi_global_cin_V_ARLEN(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARLEN),
    .m_axi_global_cin_V_ARSIZE(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARSIZE),
    .m_axi_global_cin_V_ARBURST(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARBURST),
    .m_axi_global_cin_V_ARLOCK(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARLOCK),
    .m_axi_global_cin_V_ARCACHE(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARCACHE),
    .m_axi_global_cin_V_ARPROT(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARPROT),
    .m_axi_global_cin_V_ARQOS(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARQOS),
    .m_axi_global_cin_V_ARREGION(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARREGION),
    .m_axi_global_cin_V_ARUSER(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARUSER),
    .m_axi_global_cin_V_RVALID(m_axi_global_cin_V_RVALID),
    .m_axi_global_cin_V_RREADY(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_RREADY),
    .m_axi_global_cin_V_RDATA(m_axi_global_cin_V_RDATA),
    .m_axi_global_cin_V_RLAST(m_axi_global_cin_V_RLAST),
    .m_axi_global_cin_V_RID(m_axi_global_cin_V_RID),
    .m_axi_global_cin_V_RUSER(m_axi_global_cin_V_RUSER),
    .m_axi_global_cin_V_RRESP(m_axi_global_cin_V_RRESP),
    .m_axi_global_cin_V_BVALID(1'b0),
    .m_axi_global_cin_V_BREADY(grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_BREADY),
    .m_axi_global_cin_V_BRESP(2'd0),
    .m_axi_global_cin_V_BID(1'd0),
    .m_axi_global_cin_V_BUSER(1'd0),
    .global_cin_V_offset(global_cin_V_offset),
    .cin_burst_buf_V_address0(grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_address0),
    .cin_burst_buf_V_ce0(grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_ce0),
    .cin_burst_buf_V_we0(grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_we0),
    .cin_burst_buf_V_d0(grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_d0),
    .LAYER_IN_H_HW(p_Repl2_29_reg_1819),
    .LAYER_IN_W_HW(p_Repl2_28_reg_1837),
    .LAYER_IN_NUM_T(LAYER_IN_NUM_T_V_reg_2036),
    .LAYER_IN_H_T(LAYER_IN_H_T_prev_2_reg_2060),
    .LAYER_IN_W_T(LAYER_IN_W_T_prev_2_reg_2070),
    .FILTER_S(FILTER_S_reg_2150),
    .cin_offset(cin_offset_reg_1933),
    .in_num_iter(in_num_iter_i_i_i_reg_503),
    .in_h_iter(in_h_iter_i_i_i_reg_527),
    .in_w_iter(in_w_iter_i_i_i_reg_539),
    .num_tile(num_tile_i_i_i_reg_586),
    .change(grp_cin_load_ddr_read_fu_657_change),
    .max_pool(grp_cin_load_ddr_read_fu_657_max_pool)
);

cin_load_fifo_write grp_cin_load_fifo_write_fu_682(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cin_load_fifo_write_fu_682_ap_start),
    .ap_done(grp_cin_load_fifo_write_fu_682_ap_done),
    .ap_idle(grp_cin_load_fifo_write_fu_682_ap_idle),
    .ap_ready(grp_cin_load_fifo_write_fu_682_ap_ready),
    .cin_burst_buf_V_address0(grp_cin_load_fifo_write_fu_682_cin_burst_buf_V_address0),
    .cin_burst_buf_V_ce0(grp_cin_load_fifo_write_fu_682_cin_burst_buf_V_ce0),
    .cin_burst_buf_V_q0(grp_cin_load_fifo_write_fu_682_cin_burst_buf_V_q0),
    .fifo_cin_V_V_din(grp_cin_load_fifo_write_fu_682_fifo_cin_V_V_din),
    .fifo_cin_V_V_full_n(fifo_cin_load_0_V_V_full_n),
    .fifo_cin_V_V_write(grp_cin_load_fifo_write_fu_682_fifo_cin_V_V_write),
    .LAYER_IN_NUM_T(reg_724),
    .LAYER_IN_H_T(reg_719),
    .LAYER_IN_W_T(reg_714),
    .FILTER_S(reg_709)
);

top_kernel_udiv_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_kernel_udiv_3kbM_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1340_ap_start),
    .done(grp_fu_1340_ap_done),
    .din0(p_Repl2_34_reg_1905),
    .din1(LAYER_IN_W_T_prev_2_reg_2070),
    .ce(1'b1),
    .dout(grp_fu_1340_p2)
);

top_kernel_udiv_3kbM #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_kernel_udiv_3kbM_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1344_ap_start),
    .done(grp_fu_1344_ap_done),
    .din0(p_Repl2_35_reg_1887),
    .din1(LAYER_IN_H_T_prev_2_reg_2060),
    .ce(1'b1),
    .dout(grp_fu_1344_p2)
);

top_kernel_mul_32bkb #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
top_kernel_mul_32bkb_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ret_V_28_reg_2222),
    .din1(ret_V_reg_2217),
    .ce(1'b1),
    .dout(grp_fu_1348_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state72) & (1'b0 == ap_block_state72_on_subcall_done))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cin_load_ddr_read_fu_657_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state24) & ((((tmp_614_fu_1261_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd1) & (tmp_610_fu_1211_p3 == 1'd0)) | ((tmp_498_i_i_i_fu_1286_p2 == 1'd1) & (or_cond5_i_i_i_fu_1280_p2 == 1'd1) & (tmp_610_fu_1211_p3 == 1'd0))) | ((tmp_495_i_i_i_fu_1245_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd1) & (tmp_610_fu_1211_p3 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state24) & ((((tmp_reg_1756 == 1'd1) & (tmp_614_fu_1261_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)) | ((tmp_reg_1756 == 1'd1) & (or_cond5_i_i_i_fu_1280_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0))) | ((tmp_reg_1756 == 1'd1) & (tmp_495_i_i_i_fu_1245_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state24) & ((((tmp_614_fu_1261_p2 == 1'd1) & (tmp_reg_1756 == 1'd0) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)) | ((or_cond5_i_i_i_fu_1280_p2 == 1'd1) & (tmp_reg_1756 == 1'd0) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0))) | ((tmp_495_i_i_i_fu_1245_p2 == 1'd1) & (tmp_reg_1756 == 1'd0) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)))))) begin
            grp_cin_load_ddr_read_fu_657_ap_start_reg <= 1'b1;
        end else if ((grp_cin_load_ddr_read_fu_657_ap_ready == 1'b1)) begin
            grp_cin_load_ddr_read_fu_657_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cin_load_fifo_write_fu_682_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state24) & ((((tmp_reg_1756 == 1'd1) & (tmp_614_fu_1261_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)) | ((tmp_reg_1756 == 1'd1) & (or_cond5_i_i_i_fu_1280_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0))) | ((tmp_reg_1756 == 1'd1) & (tmp_495_i_i_i_fu_1245_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state24) & ((((tmp_614_fu_1261_p2 == 1'd1) & (tmp_reg_1756 == 1'd0) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)) | ((or_cond5_i_i_i_fu_1280_p2 == 1'd1) & (tmp_reg_1756 == 1'd0) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0))) | ((tmp_495_i_i_i_fu_1245_p2 == 1'd1) & (tmp_reg_1756 == 1'd0) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)))) | ((tmp_fu_737_p1 == 1'd1) & (ap_phi_mux_done_i_i_i_phi_fu_579_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_phi_mux_done_i_i_i_phi_fu_579_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_737_p1 == 1'd0)))) begin
            grp_cin_load_fifo_write_fu_682_ap_start_reg <= 1'b1;
        end else if ((grp_cin_load_fifo_write_fu_682_ap_ready == 1'b1)) begin
            grp_cin_load_fifo_write_fu_682_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (tmp_500_i_i_i_fu_1330_p2 == 1'd0))) begin
        channel_iter_1_i_i_i_reg_646 <= 32'd0;
    end else if (((tmp_500_i_i_i_reg_2204 == 1'd1) & (1'b1 == ap_CS_fsm_state69))) begin
        channel_iter_1_i_i_i_reg_646 <= channel_iter_fu_1352_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        channel_iter_i_i_i_reg_610 <= newSel78_i_i_i_fu_1695_p3;
    end else if ((~((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        channel_iter_i_i_i_reg_610 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        done_i_i_i_reg_575 <= done_be_i_i_i_fu_1633_p2;
    end else if ((~((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        done_i_i_i_reg_575 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        in_h_iter_i_i_i_reg_527 <= newSel65_i_i_i_fu_1521_p3;
    end else if ((~((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        in_h_iter_i_i_i_reg_527 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        in_num_iter_i_i_i_reg_503 <= newSel59_i_i_i_fu_1475_p3;
    end else if ((~((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        in_num_iter_i_i_i_reg_503 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        in_w_iter_i_i_i_reg_539 <= newSel68_i_i_i_fu_1544_p3;
    end else if ((~((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        in_w_iter_i_i_i_reg_539 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (tmp_500_i_i_i_fu_1330_p2 == 1'd0))) begin
        inter_tile_1_i_i_i_reg_635 <= inter_tile_fu_1334_p2;
    end else if (((tmp_500_i_i_i_reg_2204 == 1'd1) & (1'b1 == ap_CS_fsm_state69))) begin
        inter_tile_1_i_i_i_reg_635 <= inter_tile_i_i_i_reg_598;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        inter_tile_i_i_i_reg_598 <= newSel76_i_i_i_fu_1679_p3;
    end else if ((~((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        inter_tile_i_i_i_reg_598 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        layer_iter_i_i_i_reg_551 <= newSel70_i_i_i_fu_1559_p3;
    end else if ((~((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        layer_iter_i_i_i_reg_551 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (~((config_weight_load_V_full_n == 1'b0) & (layer_start_i_i_i_reg_563 == 1'd1))) begin
        if (((1'b1 == ap_CS_fsm_state19) & (layer_start_i_i_i_reg_563 == 1'd0))) begin
            layer_start_1_i_i_i_reg_622 <= layer_start_i_i_i_reg_563;
        end else if (((layer_start_i_i_i_reg_563 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
            layer_start_1_i_i_i_reg_622 <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        layer_start_i_i_i_reg_563 <= layer_start_be_i_i_i_fu_1605_p2;
    end else if ((~((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        layer_start_i_i_i_reg_563 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        num_tile_i_i_i_reg_586 <= newSel73_i_i_i_fu_1655_p3;
    end else if ((~((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        num_tile_i_i_i_reg_586 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        out_num_iter_i_i_i_reg_515 <= newSel62_i_i_i_fu_1498_p3;
    end else if ((~((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        out_num_iter_i_i_i_reg_515 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state25_on_subcall_done) & (1'b1 == ap_CS_fsm_state25) & ((((tmp_614_reg_2186 == 1'd1) & (tmp_610_reg_2178 == 1'd0)) | ((or_cond5_i_i_i_reg_2190 == 1'd1) & (tmp_610_reg_2178 == 1'd0))) | ((tmp_495_i_i_i_reg_2182 == 1'd1) & (tmp_610_reg_2178 == 1'd0))))) begin
        task_cnt_fu_154 <= task_cnt_1_fu_1291_p2;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        task_cnt_fu_154 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        FILTER_S1_V_reg_1974 <= FILTER_S1_V_fu_912_p1;
        p_Repl2_41_reg_1969 <= config_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        FILTER_S2_V_reg_1990 <= FILTER_S2_V_fu_936_p1;
        p_Repl2_39_reg_1996 <= config_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        FILTER_S_cast_i_i_i_reg_2173[15 : 0] <= FILTER_S_cast_i_i_i_fu_1208_p1[15 : 0];
        tmp_610_reg_2178 <= p_Repl2_51_reg_2011[32'd8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state25_on_subcall_done) & (1'b1 == ap_CS_fsm_state25) & ((((tmp_614_reg_2186 == 1'd1) & (tmp_610_reg_2178 == 1'd0)) | ((or_cond5_i_i_i_reg_2190 == 1'd1) & (tmp_610_reg_2178 == 1'd0))) | ((tmp_495_i_i_i_reg_2182 == 1'd1) & (tmp_610_reg_2178 == 1'd0))))) begin
        FILTER_S_prev_i_i_i_fu_158[15 : 0] <= FILTER_S_cast_i_i_i_reg_2173[15 : 0];
        LAYER_IN_H_T_prev_fu_166 <= LAYER_IN_H_T_prev_2_reg_2060;
        LAYER_IN_NUM_T_prev_fu_170[15 : 0] <= LAYER_IN_NUM_T_prev_1_fu_1296_p1[15 : 0];
        LAYER_IN_W_T_prev_fu_162 <= LAYER_IN_W_T_prev_2_reg_2070;
    end
end

always @ (posedge ap_clk) begin
    if ((~((config_weight_load_V_full_n == 1'b0) & (layer_start_i_i_i_reg_563 == 1'd1)) & (1'b1 == ap_CS_fsm_state23))) begin
        FILTER_S_reg_2150 <= FILTER_S_fu_1144_p3;
        change_layout_reg_2168 <= change_layout_fu_1202_p2;
        max_pool_reg_2163 <= max_pool_fu_1168_p2;
        tmp_488_i_i_i_reg_2156[2 : 1] <= tmp_488_i_i_i_fu_1160_p3[2 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        LAYER_IN_H_T_prev_2_reg_2060 <= config_r_q1;
        LAYER_IN_W_T_prev_2_reg_2070 <= config_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        LAYER_IN_NUM_T_V_reg_2036 <= LAYER_IN_NUM_T_V_fu_980_p1;
        LAYER_OUT_NUM_T_V_reg_2044 <= LAYER_OUT_NUM_T_V_fu_984_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        cin_offset_reg_1933 <= config_r_q0;
        p_Repl2_33_reg_1928 <= config_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        in_h_iter_reg_2237 <= in_h_iter_fu_1357_p2;
        in_w_iter_reg_2243 <= in_w_iter_fu_1362_p2;
        out_num_iter_reg_2249 <= out_num_iter_fu_1370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state25_on_subcall_done) & (1'b1 == ap_CS_fsm_state25))) begin
        in_num_iter_reg_2198 <= in_num_iter_fu_1324_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        layer_iter_reg_2273 <= layer_iter_fu_1388_p2;
        sel_tmp13_demorgan_i_reg_2285 <= sel_tmp13_demorgan_i_fu_1399_p2;
        sel_tmp6_demorgan_i_s_reg_2279 <= sel_tmp6_demorgan_i_s_fu_1394_p2;
        tmp_501_i_i_i_reg_2255 <= tmp_501_i_i_i_fu_1376_p2;
        tmp_502_i_i_i_reg_2261 <= tmp_502_i_i_i_fu_1380_p2;
        tmp_504_i_i_i_reg_2267 <= tmp_504_i_i_i_fu_1384_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (tmp_495_i_i_i_fu_1245_p2 == 1'd0) & (tmp_614_fu_1261_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0))) begin
        or_cond5_i_i_i_reg_2190 <= or_cond5_i_i_i_fu_1280_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        p_2_i_i_i_reg_2227 <= grp_fu_1348_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Repl2_27_reg_1860 <= config_r_q1;
        p_Repl2_37_reg_1865 <= config_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_Repl2_28_reg_1837 <= config_r_q1;
        p_Repl2_s_reg_1845 <= config_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_Repl2_29_reg_1819 <= config_r_q1;
        p_Repl2_30_reg_1814 <= config_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_Repl2_31_reg_1799 <= config_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_Repl2_32_reg_1913 <= config_r_q0;
        p_Repl2_34_reg_1905 <= config_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_Repl2_35_reg_1887 <= config_r_q0;
        p_Repl2_36_reg_1881 <= config_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Repl2_42_reg_1954 <= config_r_q0;
        p_Repl2_43_reg_1949 <= config_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Repl2_46_reg_1744 <= config_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_Repl2_50_reg_2021 <= config_r_q0;
        p_Repl2_51_reg_2011 <= config_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_Repl2_54_reg_2115 <= config_r_q0;
        p_Repl2_55_reg_2110 <= config_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        p_Repl2_56_reg_2095 <= config_r_q0;
        p_Repl2_57_reg_2090 <= config_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((config_weight_load_V_full_n == 1'b0) & (layer_start_i_i_i_reg_563 == 1'd1)) & (1'b1 == ap_CS_fsm_state19))) begin
        p_Result_4_reg_2130 <= p_Result_4_fu_1079_p7;
        p_Result_5_reg_2135 <= p_Result_5_fu_1089_p8;
        p_Result_6_reg_2140 <= p_Result_6_fu_1100_p8;
        p_Result_7_reg_2145 <= p_Result_7_fu_1111_p7;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state24) & ((((tmp_614_fu_1261_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)) | ((or_cond5_i_i_i_fu_1280_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0))) | ((tmp_495_i_i_i_fu_1245_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)))) | ((ap_phi_mux_done_i_i_i_phi_fu_579_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_709[15 : 0] <= FILTER_S_prev_i_i_i_fu_158[15 : 0];
        reg_714 <= LAYER_IN_W_T_prev_fu_162;
        reg_719 <= LAYER_IN_H_T_prev_fu_166;
        reg_724[15 : 0] <= LAYER_IN_NUM_T_prev_fu_170[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        ret_V_28_reg_2222 <= grp_fu_1344_p2;
        ret_V_reg_2217 <= grp_fu_1340_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        task_cnt_load_reg_1750 <= task_cnt_fu_154;
        tmp_reg_1756 <= tmp_fu_737_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (tmp_610_fu_1211_p3 == 1'd0))) begin
        tmp_495_i_i_i_reg_2182 <= tmp_495_i_i_i_fu_1245_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & ((((tmp_614_fu_1261_p2 == 1'd1) & (tmp_610_fu_1211_p3 == 1'd0)) | ((or_cond5_i_i_i_fu_1280_p2 == 1'd1) & (tmp_610_fu_1211_p3 == 1'd0))) | ((tmp_495_i_i_i_fu_1245_p2 == 1'd1) & (tmp_610_fu_1211_p3 == 1'd0))))) begin
        tmp_498_i_i_i_reg_2194 <= tmp_498_i_i_i_fu_1286_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        tmp_500_i_i_i_reg_2204 <= tmp_500_i_i_i_fu_1330_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (ap_phi_mux_done_i_i_i_phi_fu_579_p4 == 1'd0))) begin
        tmp_603_reg_1760[31 : 5] <= tmp_603_fu_741_p2[31 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (tmp_495_i_i_i_fu_1245_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0))) begin
        tmp_614_reg_2186 <= tmp_614_fu_1261_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state72) & (1'b0 == ap_block_state72_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_1756 == 1'd1) & (1'b1 == ap_CS_fsm_state72)) | ((ap_predicate_op348_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        cin_burst_buf_ping_V_address0 = grp_cin_load_fifo_write_fu_682_cin_burst_buf_V_address0;
    end else if ((((ap_predicate_op351_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((ap_predicate_op344_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        cin_burst_buf_ping_V_address0 = grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_address0;
    end else begin
        cin_burst_buf_ping_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_1756 == 1'd1) & (1'b1 == ap_CS_fsm_state72)) | ((ap_predicate_op348_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        cin_burst_buf_ping_V_ce0 = grp_cin_load_fifo_write_fu_682_cin_burst_buf_V_ce0;
    end else if ((((ap_predicate_op351_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((ap_predicate_op344_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        cin_burst_buf_ping_V_ce0 = grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_ce0;
    end else begin
        cin_burst_buf_ping_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op351_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((ap_predicate_op344_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        cin_burst_buf_ping_V_we0 = grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_we0;
    end else begin
        cin_burst_buf_ping_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state72) & (tmp_reg_1756 == 1'd0)) | ((ap_predicate_op345_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        cin_burst_buf_pong_V_address0 = grp_cin_load_fifo_write_fu_682_cin_burst_buf_V_address0;
    end else if (((ap_predicate_op347_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        cin_burst_buf_pong_V_address0 = grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_address0;
    end else begin
        cin_burst_buf_pong_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state72) & (tmp_reg_1756 == 1'd0)) | ((ap_predicate_op345_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        cin_burst_buf_pong_V_ce0 = grp_cin_load_fifo_write_fu_682_cin_burst_buf_V_ce0;
    end else if (((ap_predicate_op347_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        cin_burst_buf_pong_V_ce0 = grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_ce0;
    end else begin
        cin_burst_buf_pong_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op347_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        cin_burst_buf_pong_V_we0 = grp_cin_load_ddr_read_fu_657_cin_burst_buf_V_we0;
    end else begin
        cin_burst_buf_pong_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        config_r_address0 = tmp_484_i_i_i_fu_1063_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        config_r_address0 = tmp_480_i_i_i_fu_1043_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        config_r_address0 = tmp_476_i_i_i_fu_1023_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        config_r_address0 = tmp_472_i_i_i_fu_1003_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        config_r_address0 = tmp_468_i_i_i_fu_975_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        config_r_address0 = tmp_464_i_i_i_fu_955_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        config_r_address0 = tmp_460_i_i_i_fu_931_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        config_r_address0 = tmp_456_i_i_i_fu_907_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        config_r_address0 = tmp_452_i_i_i_fu_887_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        config_r_address0 = tmp_448_i_i_i_fu_867_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        config_r_address0 = tmp_444_i_i_i_fu_847_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        config_r_address0 = tmp_440_i_i_i_fu_827_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        config_r_address0 = tmp_436_i_i_i_fu_807_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        config_r_address0 = tmp_432_i_i_i_fu_787_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        config_r_address0 = tmp_426_i_i_i_fu_757_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        config_r_address0 = tmp_424_i_i_i_fu_747_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        config_r_address0 = 64'd25;
    end else begin
        config_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        config_r_address1 = tmp_482_i_i_i_fu_1053_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        config_r_address1 = tmp_478_i_i_i_fu_1033_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        config_r_address1 = tmp_474_i_i_i_fu_1013_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        config_r_address1 = tmp_470_i_i_i_fu_993_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        config_r_address1 = tmp_466_i_i_i_fu_965_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        config_r_address1 = tmp_462_i_i_i_fu_945_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        config_r_address1 = tmp_458_i_i_i_fu_921_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        config_r_address1 = tmp_454_i_i_i_fu_897_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        config_r_address1 = tmp_450_i_i_i_fu_877_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        config_r_address1 = tmp_446_i_i_i_fu_857_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        config_r_address1 = tmp_442_i_i_i_fu_837_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        config_r_address1 = tmp_438_i_i_i_fu_817_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        config_r_address1 = tmp_434_i_i_i_fu_797_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        config_r_address1 = tmp_430_i_i_i_fu_777_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        config_r_address1 = tmp_428_i_i_i_fu_767_p1;
    end else begin
        config_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        config_r_ce0 = 1'b1;
    end else begin
        config_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        config_r_ce1 = 1'b1;
    end else begin
        config_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | ((layer_start_i_i_i_reg_563 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((layer_start_i_i_i_reg_563 == 1'd1) & (1'b1 == ap_CS_fsm_state19)))) begin
        config_weight_load_V_blk_n = config_weight_load_V_full_n;
    end else begin
        config_weight_load_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((config_weight_load_V_full_n == 1'b0) & (layer_start_i_i_i_reg_563 == 1'd1)) & (layer_start_i_i_i_reg_563 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        config_weight_load_V_din = p_Result_7_reg_2145;
    end else if (((1'b1 == ap_CS_fsm_state22) & (config_weight_load_V_full_n == 1'b1))) begin
        config_weight_load_V_din = p_Result_6_reg_2140;
    end else if (((1'b1 == ap_CS_fsm_state21) & (config_weight_load_V_full_n == 1'b1))) begin
        config_weight_load_V_din = p_Result_5_reg_2135;
    end else if (((1'b1 == ap_CS_fsm_state20) & (config_weight_load_V_full_n == 1'b1))) begin
        config_weight_load_V_din = p_Result_4_reg_2130;
    end else if ((~((config_weight_load_V_full_n == 1'b0) & (layer_start_i_i_i_reg_563 == 1'd1)) & (layer_start_i_i_i_reg_563 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        config_weight_load_V_din = p_Result_s_fu_1068_p7;
    end else begin
        config_weight_load_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state22) & (config_weight_load_V_full_n == 1'b1)) | ((1'b1 == ap_CS_fsm_state21) & (config_weight_load_V_full_n == 1'b1)) | ((1'b1 == ap_CS_fsm_state20) & (config_weight_load_V_full_n == 1'b1)) | (~((config_weight_load_V_full_n == 1'b0) & (layer_start_i_i_i_reg_563 == 1'd1)) & (layer_start_i_i_i_reg_563 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | (~((config_weight_load_V_full_n == 1'b0) & (layer_start_i_i_i_reg_563 == 1'd1)) & (layer_start_i_i_i_reg_563 == 1'd1) & (1'b1 == ap_CS_fsm_state19)))) begin
        config_weight_load_V_write = 1'b1;
    end else begin
        config_weight_load_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_1756 == 1'd1) & (1'b1 == ap_CS_fsm_state72)) | ((1'b1 == ap_CS_fsm_state72) & (tmp_reg_1756 == 1'd0)) | ((ap_predicate_op348_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((ap_predicate_op345_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        fifo_cin_load_0_V_V_write = grp_cin_load_fifo_write_fu_682_fifo_cin_V_V_write;
    end else begin
        fifo_cin_load_0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        global_bias_V_offset_out_blk_n = global_bias_V_offset_out_full_n;
    end else begin
        global_bias_V_offset_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        global_bias_V_offset_out_write = 1'b1;
    end else begin
        global_bias_V_offset_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        global_cout_V_offset_out_blk_n = global_cout_V_offset_out_full_n;
    end else begin
        global_cout_V_offset_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        global_cout_V_offset_out_write = 1'b1;
    end else begin
        global_cout_V_offset_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        global_weight_V_offset_out_blk_n = global_weight_V_offset_out_full_n;
    end else begin
        global_weight_V_offset_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        global_weight_V_offset_out_write = 1'b1;
    end else begin
        global_weight_V_offset_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_1756 == 1'd1) & (1'b1 == ap_CS_fsm_state72)) | ((ap_predicate_op348_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        grp_cin_load_fifo_write_fu_682_cin_burst_buf_V_q0 = cin_burst_buf_ping_V_q0;
    end else if ((((1'b1 == ap_CS_fsm_state72) & (tmp_reg_1756 == 1'd0)) | ((ap_predicate_op345_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        grp_cin_load_fifo_write_fu_682_cin_burst_buf_V_q0 = cin_burst_buf_pong_V_q0;
    end else begin
        grp_cin_load_fifo_write_fu_682_cin_burst_buf_V_q0 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_500_i_i_i_fu_1330_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        grp_fu_1340_ap_start = 1'b1;
    end else begin
        grp_fu_1340_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_500_i_i_i_fu_1330_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        grp_fu_1344_ap_start = 1'b1;
    end else begin
        grp_fu_1344_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state72) & (1'b0 == ap_block_state72_on_subcall_done))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op351_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((ap_predicate_op347_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((ap_predicate_op344_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state24) & ((((tmp_614_fu_1261_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd1) & (tmp_610_fu_1211_p3 == 1'd0)) | ((tmp_498_i_i_i_fu_1286_p2 == 1'd1) & (or_cond5_i_i_i_fu_1280_p2 == 1'd1) & (tmp_610_fu_1211_p3 == 1'd0))) | ((tmp_495_i_i_i_fu_1245_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd1) & (tmp_610_fu_1211_p3 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state24) & ((((tmp_reg_1756 == 1'd1) & (tmp_614_fu_1261_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)) | ((tmp_reg_1756 == 1'd1) & (or_cond5_i_i_i_fu_1280_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0))) | ((tmp_reg_1756 == 1'd1) & (tmp_495_i_i_i_fu_1245_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state24) & ((((tmp_614_fu_1261_p2 == 1'd1) & (tmp_reg_1756 == 1'd0) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)) | ((or_cond5_i_i_i_fu_1280_p2 == 1'd1) & (tmp_reg_1756 == 1'd0) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0))) | ((tmp_495_i_i_i_fu_1245_p2 == 1'd1) & (tmp_reg_1756 == 1'd0) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)))))) begin
        m_axi_global_cin_V_ARVALID = grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARVALID;
    end else begin
        m_axi_global_cin_V_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op351_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((ap_predicate_op347_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((ap_predicate_op344_call_state25 == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state24) & ((((tmp_614_fu_1261_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd1) & (tmp_610_fu_1211_p3 == 1'd0)) | ((tmp_498_i_i_i_fu_1286_p2 == 1'd1) & (or_cond5_i_i_i_fu_1280_p2 == 1'd1) & (tmp_610_fu_1211_p3 == 1'd0))) | ((tmp_495_i_i_i_fu_1245_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd1) & (tmp_610_fu_1211_p3 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state24) & ((((tmp_reg_1756 == 1'd1) & (tmp_614_fu_1261_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)) | ((tmp_reg_1756 == 1'd1) & (or_cond5_i_i_i_fu_1280_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0))) | ((tmp_reg_1756 == 1'd1) & (tmp_495_i_i_i_fu_1245_p2 == 1'd1) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state24) & ((((tmp_614_fu_1261_p2 == 1'd1) & (tmp_reg_1756 == 1'd0) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)) | ((or_cond5_i_i_i_fu_1280_p2 == 1'd1) & (tmp_reg_1756 == 1'd0) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0))) | ((tmp_495_i_i_i_fu_1245_p2 == 1'd1) & (tmp_reg_1756 == 1'd0) & (tmp_498_i_i_i_fu_1286_p2 == 1'd0) & (tmp_610_fu_1211_p3 == 1'd0)))))) begin
        m_axi_global_cin_V_RREADY = grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_RREADY;
    end else begin
        m_axi_global_cin_V_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((ap_phi_mux_done_i_i_i_phi_fu_579_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if ((~((config_weight_load_V_full_n == 1'b0) & (layer_start_i_i_i_reg_563 == 1'd1)) & (1'b1 == ap_CS_fsm_state19) & (layer_start_i_i_i_reg_563 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else if ((~((config_weight_load_V_full_n == 1'b0) & (layer_start_i_i_i_reg_563 == 1'd1)) & (layer_start_i_i_i_reg_563 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (config_weight_load_V_full_n == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (config_weight_load_V_full_n == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (config_weight_load_V_full_n == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if ((~((config_weight_load_V_full_n == 1'b0) & (layer_start_i_i_i_reg_563 == 1'd1)) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b0 == ap_block_state25_on_subcall_done) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (tmp_500_i_i_i_fu_1330_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state72 : begin
            if (((1'b1 == ap_CS_fsm_state72) & (1'b0 == ap_block_state72_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FILTER_S1_V_fu_912_p1 = config_r_q0[15:0];

assign FILTER_S2_V_fu_936_p1 = config_r_q1[15:0];

assign FILTER_S_cast_i_i_i_fu_1208_p1 = FILTER_S_reg_2150;

assign FILTER_S_fu_1144_p3 = ((tmp_608_fu_1123_p3[0:0] === 1'b1) ? FILTER_S1_V_reg_1974 : tmp_487_i_i_i_fu_1137_p3);

assign LAYER_IN_NUM_T_V_fu_980_p1 = config_r_q1[15:0];

assign LAYER_IN_NUM_T_prev_1_fu_1296_p1 = LAYER_IN_NUM_T_V_reg_2036;

assign LAYER_OUT_NUM_T_V_fu_984_p1 = config_r_q0[15:0];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state19 = ((config_weight_load_V_full_n == 1'b0) & (layer_start_i_i_i_reg_563 == 1'd1));
end

always @ (*) begin
    ap_block_state2 = ((global_cout_V_offset_out_full_n == 1'b0) | (global_bias_V_offset_out_full_n == 1'b0) | (global_weight_V_offset_out_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state23 = ((config_weight_load_V_full_n == 1'b0) & (layer_start_i_i_i_reg_563 == 1'd1));
end

always @ (*) begin
    ap_block_state25_on_subcall_done = (((ap_predicate_op348_call_state25 == 1'b1) & (grp_cin_load_fifo_write_fu_682_ap_done == 1'b0)) | ((ap_predicate_op345_call_state25 == 1'b1) & (grp_cin_load_fifo_write_fu_682_ap_done == 1'b0)) | ((ap_predicate_op351_call_state25 == 1'b1) & (grp_cin_load_ddr_read_fu_657_ap_done == 1'b0)) | ((ap_predicate_op347_call_state25 == 1'b1) & (grp_cin_load_ddr_read_fu_657_ap_done == 1'b0)) | ((ap_predicate_op344_call_state25 == 1'b1) & (grp_cin_load_ddr_read_fu_657_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state72_on_subcall_done = (((grp_cin_load_fifo_write_fu_682_ap_done == 1'b0) & (tmp_reg_1756 == 1'd1)) | ((grp_cin_load_fifo_write_fu_682_ap_done == 1'b0) & (tmp_reg_1756 == 1'd0)));
end

assign ap_phi_mux_done_i_i_i_phi_fu_579_p4 = done_i_i_i_reg_575;

always @ (*) begin
    ap_predicate_op344_call_state25 = ((((tmp_614_reg_2186 == 1'd1) & (tmp_498_i_i_i_reg_2194 == 1'd0) & (tmp_610_reg_2178 == 1'd0) & (tmp_reg_1756 == 1'd0)) | ((or_cond5_i_i_i_reg_2190 == 1'd1) & (tmp_498_i_i_i_reg_2194 == 1'd0) & (tmp_610_reg_2178 == 1'd0) & (tmp_reg_1756 == 1'd0))) | ((tmp_495_i_i_i_reg_2182 == 1'd1) & (tmp_498_i_i_i_reg_2194 == 1'd0) & (tmp_610_reg_2178 == 1'd0) & (tmp_reg_1756 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op345_call_state25 = ((((tmp_614_reg_2186 == 1'd1) & (tmp_498_i_i_i_reg_2194 == 1'd0) & (tmp_610_reg_2178 == 1'd0) & (tmp_reg_1756 == 1'd0)) | ((or_cond5_i_i_i_reg_2190 == 1'd1) & (tmp_498_i_i_i_reg_2194 == 1'd0) & (tmp_610_reg_2178 == 1'd0) & (tmp_reg_1756 == 1'd0))) | ((tmp_495_i_i_i_reg_2182 == 1'd1) & (tmp_498_i_i_i_reg_2194 == 1'd0) & (tmp_610_reg_2178 == 1'd0) & (tmp_reg_1756 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op347_call_state25 = ((((tmp_614_reg_2186 == 1'd1) & (tmp_reg_1756 == 1'd1) & (tmp_498_i_i_i_reg_2194 == 1'd0) & (tmp_610_reg_2178 == 1'd0)) | ((or_cond5_i_i_i_reg_2190 == 1'd1) & (tmp_reg_1756 == 1'd1) & (tmp_498_i_i_i_reg_2194 == 1'd0) & (tmp_610_reg_2178 == 1'd0))) | ((tmp_495_i_i_i_reg_2182 == 1'd1) & (tmp_reg_1756 == 1'd1) & (tmp_498_i_i_i_reg_2194 == 1'd0) & (tmp_610_reg_2178 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op348_call_state25 = ((((tmp_614_reg_2186 == 1'd1) & (tmp_reg_1756 == 1'd1) & (tmp_498_i_i_i_reg_2194 == 1'd0) & (tmp_610_reg_2178 == 1'd0)) | ((or_cond5_i_i_i_reg_2190 == 1'd1) & (tmp_reg_1756 == 1'd1) & (tmp_498_i_i_i_reg_2194 == 1'd0) & (tmp_610_reg_2178 == 1'd0))) | ((tmp_495_i_i_i_reg_2182 == 1'd1) & (tmp_reg_1756 == 1'd1) & (tmp_498_i_i_i_reg_2194 == 1'd0) & (tmp_610_reg_2178 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op351_call_state25 = ((((tmp_498_i_i_i_reg_2194 == 1'd1) & (tmp_614_reg_2186 == 1'd1) & (tmp_610_reg_2178 == 1'd0)) | ((tmp_498_i_i_i_reg_2194 == 1'd1) & (or_cond5_i_i_i_reg_2190 == 1'd1) & (tmp_610_reg_2178 == 1'd0))) | ((tmp_498_i_i_i_reg_2194 == 1'd1) & (tmp_495_i_i_i_reg_2182 == 1'd1) & (tmp_610_reg_2178 == 1'd0)));
end

assign ap_ready = internal_ap_ready;

assign change_layout_fu_1202_p2 = (p_i_i_i_fu_1196_p2 & or_cond_i_i_i_fu_1182_p2);

assign channel_iter_fu_1352_p2 = (p_2_i_i_i_reg_2227 + channel_iter_i_i_i_reg_610);

assign done_be_i_i_i_fu_1633_p2 = (tmp165_i_i_i_fu_1627_p2 & tmp164_i_i_i_fu_1621_p2);

assign fifo_cin_load_0_V_V_din = grp_cin_load_fifo_write_fu_682_fifo_cin_V_V_din;

assign global_bias_V_offset_out_din = global_bias_V_offset;

assign global_cout_V_offset_out_din = global_cout_V_offset;

assign global_weight_V_offset_out_din = global_weight_V_offset;

assign grp_cin_load_ddr_read_fu_657_ap_start = grp_cin_load_ddr_read_fu_657_ap_start_reg;

assign grp_cin_load_ddr_read_fu_657_change = change_layout_reg_2168;

assign grp_cin_load_ddr_read_fu_657_max_pool = max_pool_reg_2163;

assign grp_cin_load_fifo_write_fu_682_ap_start = grp_cin_load_fifo_write_fu_682_ap_start_reg;

assign in_h_iter_fu_1357_p2 = (in_h_iter_i_i_i_reg_527 + LAYER_IN_H_T_prev_2_reg_2060);

assign in_num_iter_fu_1324_p2 = (in_num_iter_i_i_i_reg_503 + tmp_499_i_i_i_fu_1321_p1);

assign in_w_iter_fu_1362_p2 = (in_w_iter_i_i_i_reg_539 + LAYER_IN_W_T_prev_2_reg_2070);

assign inter_tile_fu_1334_p2 = (inter_tile_i_i_i_reg_598 + 32'd1);

assign layer_iter_fu_1388_p2 = (layer_iter_i_i_i_reg_551 + 32'd1);

assign layer_start_be_i_i_i_fu_1605_p2 = (sel_tmp33_i_i_i_fu_1599_p2 | layer_start_1_i_i_i_reg_622);

assign m_axi_global_cin_V_ARADDR = grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARADDR;

assign m_axi_global_cin_V_ARBURST = grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARBURST;

assign m_axi_global_cin_V_ARCACHE = grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARCACHE;

assign m_axi_global_cin_V_ARID = grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARID;

assign m_axi_global_cin_V_ARLEN = grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARLEN;

assign m_axi_global_cin_V_ARLOCK = grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARLOCK;

assign m_axi_global_cin_V_ARPROT = grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARPROT;

assign m_axi_global_cin_V_ARQOS = grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARQOS;

assign m_axi_global_cin_V_ARREGION = grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARREGION;

assign m_axi_global_cin_V_ARSIZE = grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARSIZE;

assign m_axi_global_cin_V_ARUSER = grp_cin_load_ddr_read_fu_657_m_axi_global_cin_V_ARUSER;

assign m_axi_global_cin_V_AWADDR = 64'd0;

assign m_axi_global_cin_V_AWBURST = 2'd0;

assign m_axi_global_cin_V_AWCACHE = 4'd0;

assign m_axi_global_cin_V_AWID = 1'd0;

assign m_axi_global_cin_V_AWLEN = 32'd0;

assign m_axi_global_cin_V_AWLOCK = 2'd0;

assign m_axi_global_cin_V_AWPROT = 3'd0;

assign m_axi_global_cin_V_AWQOS = 4'd0;

assign m_axi_global_cin_V_AWREGION = 4'd0;

assign m_axi_global_cin_V_AWSIZE = 3'd0;

assign m_axi_global_cin_V_AWUSER = 1'd0;

assign m_axi_global_cin_V_AWVALID = 1'b0;

assign m_axi_global_cin_V_BREADY = 1'b0;

assign m_axi_global_cin_V_WDATA = 512'd0;

assign m_axi_global_cin_V_WID = 1'd0;

assign m_axi_global_cin_V_WLAST = 1'b0;

assign m_axi_global_cin_V_WSTRB = 64'd0;

assign m_axi_global_cin_V_WUSER = 1'd0;

assign m_axi_global_cin_V_WVALID = 1'b0;

assign max_pool_fu_1168_p2 = ((tmp_488_i_i_i_fu_1160_p3 == 3'd0) ? 1'b1 : 1'b0);

assign newSel59_i_i_i_fu_1475_p3 = ((or_cond10_i_i_i_fu_1469_p2[0:0] === 1'b1) ? newSel_i_i_i_fu_1462_p3 : 32'd0);

assign newSel60_i_i_i_fu_1483_p3 = ((sel_tmp14_i_i_i_fu_1440_p2[0:0] === 1'b1) ? out_num_iter_reg_2249 : out_num_iter_i_i_i_reg_515);

assign newSel61_i_i_i_fu_1490_p3 = ((or_cond_i_i_i_65_fu_1445_p2[0:0] === 1'b1) ? newSel60_i_i_i_fu_1483_p3 : out_num_iter_i_i_i_reg_515);

assign newSel62_i_i_i_fu_1498_p3 = ((or_cond10_i_i_i_fu_1469_p2[0:0] === 1'b1) ? newSel61_i_i_i_fu_1490_p3 : 32'd0);

assign newSel63_i_i_i_fu_1506_p3 = ((sel_tmp2_i_i_i_fu_1420_p2[0:0] === 1'b1) ? in_h_iter_reg_2237 : in_h_iter_i_i_i_reg_527);

assign newSel64_i_i_i_fu_1513_p3 = ((or_cond_i_i_i_65_fu_1445_p2[0:0] === 1'b1) ? 32'd0 : newSel63_i_i_i_fu_1506_p3);

assign newSel65_i_i_i_fu_1521_p3 = ((or_cond10_i_i_i_fu_1469_p2[0:0] === 1'b1) ? newSel64_i_i_i_fu_1513_p3 : 32'd0);

assign newSel66_i_i_i_fu_1529_p3 = ((sel_tmp14_i_i_i_fu_1440_p2[0:0] === 1'b1) ? 32'd0 : in_w_iter_reg_2243);

assign newSel67_i_i_i_fu_1536_p3 = ((or_cond_i_i_i_65_fu_1445_p2[0:0] === 1'b1) ? newSel66_i_i_i_fu_1529_p3 : in_w_iter_i_i_i_reg_539);

assign newSel68_i_i_i_fu_1544_p3 = ((or_cond10_i_i_i_fu_1469_p2[0:0] === 1'b1) ? newSel67_i_i_i_fu_1536_p3 : 32'd0);

assign newSel69_i_i_i_fu_1552_p3 = ((tmp_505_i_i_i_fu_1411_p2[0:0] === 1'b1) ? 32'd0 : layer_iter_reg_2273);

assign newSel70_i_i_i_fu_1559_p3 = ((or_cond10_i_i_i_fu_1469_p2[0:0] === 1'b1) ? layer_iter_i_i_i_reg_551 : newSel69_i_i_i_fu_1552_p3);

assign newSel71_i_i_i_fu_1639_p3 = ((sel_tmp14_i_i_i_fu_1440_p2[0:0] === 1'b1) ? 32'd0 : num_tile_fu_1405_p2);

assign newSel72_i_i_i_fu_1647_p3 = ((or_cond_i_i_i_65_fu_1445_p2[0:0] === 1'b1) ? newSel71_i_i_i_fu_1639_p3 : num_tile_fu_1405_p2);

assign newSel73_i_i_i_fu_1655_p3 = ((or_cond10_i_i_i_fu_1469_p2[0:0] === 1'b1) ? newSel72_i_i_i_fu_1647_p3 : 32'd0);

assign newSel74_i_i_i_fu_1663_p3 = ((sel_tmp14_i_i_i_fu_1440_p2[0:0] === 1'b1) ? 32'd0 : inter_tile_1_i_i_i_reg_635);

assign newSel75_i_i_i_fu_1671_p3 = ((or_cond_i_i_i_65_fu_1445_p2[0:0] === 1'b1) ? newSel74_i_i_i_fu_1663_p3 : inter_tile_1_i_i_i_reg_635);

assign newSel76_i_i_i_fu_1679_p3 = ((or_cond10_i_i_i_fu_1469_p2[0:0] === 1'b1) ? newSel75_i_i_i_fu_1671_p3 : 32'd0);

assign newSel77_i_i_i_fu_1687_p3 = ((tmp_524_i_i_i_fu_1456_p2[0:0] === 1'b1) ? 32'd0 : channel_iter_1_i_i_i_reg_646);

assign newSel78_i_i_i_fu_1695_p3 = ((or_cond10_i_i_i_fu_1469_p2[0:0] === 1'b1) ? newSel77_i_i_i_fu_1687_p3 : 32'd0);

assign newSel_i_i_i_fu_1462_p3 = ((tmp_524_i_i_i_fu_1456_p2[0:0] === 1'b1) ? 32'd0 : in_num_iter_reg_2198);

assign not_sel_tmp1_i_i_i_fu_1616_p2 = (tmp_512_not_i_i_i_fu_1611_p2 | tmp_500_i_i_i_reg_2204);

assign not_sel_tmp9_i_i_i_fu_1588_p2 = (tmp_515_not_i_i_i_fu_1583_p2 | sel_tmp13_demorgan_i_reg_2285);

assign not_sel_tmp_i_i_i_fu_1578_p2 = (tmp_513_not_i_i_i_fu_1573_p2 | sel_tmp6_demorgan_i_s_reg_2279);

assign num_tile_fu_1405_p2 = (inter_tile_1_i_i_i_reg_635 + channel_iter_1_i_i_i_reg_646);

assign or_cond10_i_i_i_fu_1469_p2 = (or_cond_i_i_i_65_fu_1445_p2 | or_cond9_i_i_i_fu_1451_p2);

assign or_cond5_i_i_i_fu_1280_p2 = (tmp_615_fu_1267_p3 & tmp_497_i_i_i_fu_1274_p2);

assign or_cond9_i_i_i_fu_1451_p2 = (tmp_500_i_i_i_reg_2204 | sel_tmp2_i_i_i_fu_1420_p2);

assign or_cond_i_i_i_65_fu_1445_p2 = (sel_tmp7_i_i_i_fu_1430_p2 | sel_tmp14_i_i_i_fu_1440_p2);

assign or_cond_i_i_i_fu_1182_p2 = (tmp_490_i_i_i_fu_1178_p2 | tmp_489_i_i_i_fu_1174_p2);

assign out_num_iter_fu_1370_p2 = (tmp_503_i_i_i_fu_1367_p1 + out_num_iter_i_i_i_reg_515);

assign p_Result_4_fu_1079_p7 = {{{{{{p_Repl2_33_reg_1928}, {p_Repl2_32_reg_1913}}, {p_Repl2_34_reg_1905}}, {p_Repl2_35_reg_1887}}, {p_Repl2_36_reg_1881}}, {p_Repl2_37_reg_1865}};

assign p_Result_5_fu_1089_p8 = {{{{{{{p_Repl2_39_reg_1996}, {FILTER_S2_V_reg_1990}}, {FILTER_S1_V_reg_1974}}, {p_Repl2_41_reg_1969}}, {p_Repl2_42_reg_1954}}, {p_Repl2_43_reg_1949}}, {cin_offset_reg_1933}};

assign p_Result_6_fu_1100_p8 = {{{{{{{p_Repl2_46_reg_1744}, {LAYER_IN_W_T_prev_2_reg_2070}}, {LAYER_IN_H_T_prev_2_reg_2060}}, {LAYER_OUT_NUM_T_V_reg_2044}}, {LAYER_IN_NUM_T_V_reg_2036}}, {p_Repl2_50_reg_2021}}, {p_Repl2_51_reg_2011}};

assign p_Result_7_fu_1111_p7 = {{{{{{config_r_q0}, {config_r_q1}}, {p_Repl2_54_reg_2115}}, {p_Repl2_55_reg_2110}}, {p_Repl2_56_reg_2095}}, {p_Repl2_57_reg_2090}};

assign p_Result_s_fu_1068_p7 = {{{{{{p_Repl2_27_reg_1860}, {p_Repl2_s_reg_1845}}, {p_Repl2_28_reg_1837}}, {p_Repl2_29_reg_1819}}, {p_Repl2_30_reg_1814}}, {p_Repl2_31_reg_1799}};

assign p_i_i_i_fu_1196_p2 = (tmp_492_i_i_i_fu_1192_p2 | tmp_491_i_i_i_fu_1188_p2);

assign sel_tmp13_demorgan_i_fu_1399_p2 = (tmp_502_i_i_i_fu_1380_p2 | sel_tmp6_demorgan_i_s_fu_1394_p2);

assign sel_tmp13_i_i_i_fu_1435_p2 = (sel_tmp13_demorgan_i_reg_2285 ^ 1'd1);

assign sel_tmp14_i_i_i_fu_1440_p2 = (tmp_504_i_i_i_reg_2267 & sel_tmp13_i_i_i_fu_1435_p2);

assign sel_tmp1_i_i_i_fu_1415_p2 = (tmp_500_i_i_i_reg_2204 ^ 1'd1);

assign sel_tmp2_i_i_i_fu_1420_p2 = (tmp_501_i_i_i_reg_2255 & sel_tmp1_i_i_i_fu_1415_p2);

assign sel_tmp33_i_i_i_fu_1599_p2 = (tmp163_i_i_i_fu_1593_p2 & sel_tmp_i_i_i_fu_1567_p2);

assign sel_tmp6_demorgan_i_s_fu_1394_p2 = (tmp_501_i_i_i_fu_1376_p2 | tmp_500_i_i_i_reg_2204);

assign sel_tmp6_i_i_i_fu_1425_p2 = (sel_tmp6_demorgan_i_s_reg_2279 ^ 1'd1);

assign sel_tmp7_i_i_i_fu_1430_p2 = (tmp_502_i_i_i_reg_2261 & sel_tmp6_i_i_i_fu_1425_p2);

assign sel_tmp_i_i_i_fu_1567_p2 = (sel_tmp2_i_i_i_fu_1420_p2 ^ sel_tmp1_i_i_i_fu_1415_p2);

assign start_out = real_start;

assign task_cnt_1_fu_1291_p2 = (task_cnt_load_reg_1750 + 32'd1);

assign tmp163_i_i_i_fu_1593_p2 = (not_sel_tmp_i_i_i_fu_1578_p2 & not_sel_tmp9_i_i_i_fu_1588_p2);

assign tmp164_i_i_i_fu_1621_p2 = (tmp_505_i_i_i_fu_1411_p2 & sel_tmp1_i_i_i_fu_1415_p2);

assign tmp165_i_i_i_fu_1627_p2 = (tmp163_i_i_i_fu_1593_p2 & not_sel_tmp1_i_i_i_fu_1616_p2);

assign tmp_424_i_i_i_fu_747_p1 = tmp_603_fu_741_p2;

assign tmp_425_i_i_i_fu_752_p2 = (tmp_603_reg_1760 | 32'd1);

assign tmp_426_i_i_i_fu_757_p1 = tmp_425_i_i_i_fu_752_p2;

assign tmp_427_i_i_i_fu_762_p2 = (tmp_603_reg_1760 | 32'd2);

assign tmp_428_i_i_i_fu_767_p1 = tmp_427_i_i_i_fu_762_p2;

assign tmp_429_i_i_i_fu_772_p2 = (tmp_603_reg_1760 | 32'd3);

assign tmp_430_i_i_i_fu_777_p1 = tmp_429_i_i_i_fu_772_p2;

assign tmp_431_i_i_i_fu_782_p2 = (tmp_603_reg_1760 | 32'd4);

assign tmp_432_i_i_i_fu_787_p1 = tmp_431_i_i_i_fu_782_p2;

assign tmp_433_i_i_i_fu_792_p2 = (tmp_603_reg_1760 | 32'd5);

assign tmp_434_i_i_i_fu_797_p1 = tmp_433_i_i_i_fu_792_p2;

assign tmp_435_i_i_i_fu_802_p2 = (tmp_603_reg_1760 | 32'd6);

assign tmp_436_i_i_i_fu_807_p1 = tmp_435_i_i_i_fu_802_p2;

assign tmp_437_i_i_i_fu_812_p2 = (tmp_603_reg_1760 | 32'd7);

assign tmp_438_i_i_i_fu_817_p1 = tmp_437_i_i_i_fu_812_p2;

assign tmp_439_i_i_i_fu_822_p2 = (tmp_603_reg_1760 | 32'd8);

assign tmp_440_i_i_i_fu_827_p1 = tmp_439_i_i_i_fu_822_p2;

assign tmp_441_i_i_i_fu_832_p2 = (tmp_603_reg_1760 | 32'd9);

assign tmp_442_i_i_i_fu_837_p1 = tmp_441_i_i_i_fu_832_p2;

assign tmp_443_i_i_i_fu_842_p2 = (tmp_603_reg_1760 | 32'd10);

assign tmp_444_i_i_i_fu_847_p1 = tmp_443_i_i_i_fu_842_p2;

assign tmp_445_i_i_i_fu_852_p2 = (tmp_603_reg_1760 | 32'd11);

assign tmp_446_i_i_i_fu_857_p1 = tmp_445_i_i_i_fu_852_p2;

assign tmp_447_i_i_i_fu_862_p2 = (tmp_603_reg_1760 | 32'd12);

assign tmp_448_i_i_i_fu_867_p1 = tmp_447_i_i_i_fu_862_p2;

assign tmp_449_i_i_i_fu_872_p2 = (tmp_603_reg_1760 | 32'd13);

assign tmp_450_i_i_i_fu_877_p1 = tmp_449_i_i_i_fu_872_p2;

assign tmp_451_i_i_i_fu_882_p2 = (tmp_603_reg_1760 | 32'd14);

assign tmp_452_i_i_i_fu_887_p1 = tmp_451_i_i_i_fu_882_p2;

assign tmp_453_i_i_i_fu_892_p2 = (tmp_603_reg_1760 | 32'd15);

assign tmp_454_i_i_i_fu_897_p1 = tmp_453_i_i_i_fu_892_p2;

assign tmp_455_i_i_i_fu_902_p2 = (tmp_603_reg_1760 | 32'd16);

assign tmp_456_i_i_i_fu_907_p1 = tmp_455_i_i_i_fu_902_p2;

assign tmp_457_i_i_i_fu_916_p2 = (tmp_603_reg_1760 | 32'd17);

assign tmp_458_i_i_i_fu_921_p1 = tmp_457_i_i_i_fu_916_p2;

assign tmp_459_i_i_i_fu_926_p2 = (tmp_603_reg_1760 | 32'd18);

assign tmp_460_i_i_i_fu_931_p1 = tmp_459_i_i_i_fu_926_p2;

assign tmp_461_i_i_i_fu_940_p2 = (tmp_603_reg_1760 | 32'd19);

assign tmp_462_i_i_i_fu_945_p1 = tmp_461_i_i_i_fu_940_p2;

assign tmp_463_i_i_i_fu_950_p2 = (tmp_603_reg_1760 | 32'd20);

assign tmp_464_i_i_i_fu_955_p1 = tmp_463_i_i_i_fu_950_p2;

assign tmp_465_i_i_i_fu_960_p2 = (tmp_603_reg_1760 | 32'd21);

assign tmp_466_i_i_i_fu_965_p1 = tmp_465_i_i_i_fu_960_p2;

assign tmp_467_i_i_i_fu_970_p2 = (tmp_603_reg_1760 | 32'd22);

assign tmp_468_i_i_i_fu_975_p1 = tmp_467_i_i_i_fu_970_p2;

assign tmp_469_i_i_i_fu_988_p2 = (tmp_603_reg_1760 | 32'd23);

assign tmp_470_i_i_i_fu_993_p1 = tmp_469_i_i_i_fu_988_p2;

assign tmp_471_i_i_i_fu_998_p2 = (tmp_603_reg_1760 | 32'd24);

assign tmp_472_i_i_i_fu_1003_p1 = tmp_471_i_i_i_fu_998_p2;

assign tmp_473_i_i_i_fu_1008_p2 = (tmp_603_reg_1760 | 32'd26);

assign tmp_474_i_i_i_fu_1013_p1 = tmp_473_i_i_i_fu_1008_p2;

assign tmp_475_i_i_i_fu_1018_p2 = (tmp_603_reg_1760 | 32'd27);

assign tmp_476_i_i_i_fu_1023_p1 = tmp_475_i_i_i_fu_1018_p2;

assign tmp_477_i_i_i_fu_1028_p2 = (tmp_603_reg_1760 | 32'd28);

assign tmp_478_i_i_i_fu_1033_p1 = tmp_477_i_i_i_fu_1028_p2;

assign tmp_479_i_i_i_fu_1038_p2 = (tmp_603_reg_1760 | 32'd29);

assign tmp_480_i_i_i_fu_1043_p1 = tmp_479_i_i_i_fu_1038_p2;

assign tmp_481_i_i_i_fu_1048_p2 = (tmp_603_reg_1760 | 32'd30);

assign tmp_482_i_i_i_fu_1053_p1 = tmp_481_i_i_i_fu_1048_p2;

assign tmp_483_i_i_i_fu_1058_p2 = (tmp_603_reg_1760 | 32'd31);

assign tmp_484_i_i_i_fu_1063_p1 = tmp_483_i_i_i_fu_1058_p2;

assign tmp_487_i_i_i_fu_1137_p3 = ((tmp_609_fu_1130_p3[0:0] === 1'b1) ? FILTER_S2_V_reg_1990 : 16'd1);

assign tmp_488_i_i_i_fu_1160_p3 = {{tmp_507_i_i_i_fu_1151_p4}, {1'd0}};

assign tmp_489_i_i_i_fu_1174_p2 = ((p_Repl2_28_reg_1837 == p_Repl2_34_reg_1905) ? 1'b1 : 1'b0);

assign tmp_490_i_i_i_fu_1178_p2 = ((p_Repl2_28_reg_1837 == LAYER_IN_W_T_prev_2_reg_2070) ? 1'b1 : 1'b0);

assign tmp_491_i_i_i_fu_1188_p2 = ((p_Repl2_29_reg_1819 == p_Repl2_35_reg_1887) ? 1'b1 : 1'b0);

assign tmp_492_i_i_i_fu_1192_p2 = ((p_Repl2_29_reg_1819 == LAYER_IN_H_T_prev_2_reg_2060) ? 1'b1 : 1'b0);

assign tmp_494_i_i_i_fu_1237_p3 = {{tmp_523_i_i_i_fu_1227_p4}, {tmp_522_i_i_i_fu_1222_p2}};

assign tmp_495_i_i_i_fu_1245_p2 = ((tmp_494_i_i_i_fu_1237_p3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_497_i_i_i_fu_1274_p2 = ((out_num_iter_i_i_i_reg_515 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_498_i_i_i_fu_1286_p2 = ((task_cnt_load_reg_1750 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_499_i_i_i_fu_1321_p1 = LAYER_IN_NUM_T_V_reg_2036;

assign tmp_500_i_i_i_fu_1330_p2 = ((in_num_iter_reg_2198 < p_Repl2_37_reg_1865) ? 1'b1 : 1'b0);

assign tmp_501_i_i_i_fu_1376_p2 = ((in_h_iter_reg_2237 < p_Repl2_35_reg_1887) ? 1'b1 : 1'b0);

assign tmp_502_i_i_i_fu_1380_p2 = ((in_w_iter_reg_2243 < p_Repl2_34_reg_1905) ? 1'b1 : 1'b0);

assign tmp_503_i_i_i_fu_1367_p1 = LAYER_OUT_NUM_T_V_reg_2044;

assign tmp_504_i_i_i_fu_1384_p2 = ((out_num_iter_reg_2249 < p_Repl2_36_reg_1881) ? 1'b1 : 1'b0);

assign tmp_505_i_i_i_fu_1411_p2 = ((layer_iter_reg_2273 == p_Repl2_46_reg_1744) ? 1'b1 : 1'b0);

assign tmp_507_i_i_i_fu_1151_p4 = {{p_Repl2_51_reg_2011[2:1]}};

assign tmp_512_not_i_i_i_fu_1611_p2 = (tmp_501_i_i_i_reg_2255 ^ 1'd1);

assign tmp_513_not_i_i_i_fu_1573_p2 = (tmp_502_i_i_i_reg_2261 ^ 1'd1);

assign tmp_515_not_i_i_i_fu_1583_p2 = (tmp_504_i_i_i_reg_2267 ^ 1'd1);

assign tmp_522_i_i_i_fu_1222_p2 = (tmp_611_fu_1218_p1 | tmp_488_i_i_i_reg_2156);

assign tmp_523_i_i_i_fu_1227_p4 = {{out_num_iter_i_i_i_reg_515[31:3]}};

assign tmp_524_i_i_i_fu_1456_p2 = (sel_tmp2_i_i_i_fu_1420_p2 | or_cond_i_i_i_65_fu_1445_p2);

assign tmp_603_fu_741_p2 = layer_iter_i_i_i_reg_551 << 32'd5;

assign tmp_608_fu_1123_p3 = p_Repl2_51_reg_2011[32'd1];

assign tmp_609_fu_1130_p3 = p_Repl2_51_reg_2011[32'd2];

assign tmp_610_fu_1211_p3 = p_Repl2_51_reg_2011[32'd8];

assign tmp_611_fu_1218_p1 = out_num_iter_i_i_i_reg_515[2:0];

assign tmp_612_fu_1251_p2 = ((tmp_488_i_i_i_reg_2156 == 3'd6) ? 1'b1 : 1'b0);

assign tmp_613_fu_1256_p2 = ((tmp_488_i_i_i_reg_2156 == 3'd4) ? 1'b1 : 1'b0);

assign tmp_614_fu_1261_p2 = (tmp_613_fu_1256_p2 | tmp_612_fu_1251_p2);

assign tmp_615_fu_1267_p3 = p_Repl2_51_reg_2011[32'd6];

assign tmp_fu_737_p1 = task_cnt_fu_154[0:0];

always @ (posedge ap_clk) begin
    reg_709[31:16] <= 16'b0000000000000000;
    reg_724[31:16] <= 16'b0000000000000000;
    tmp_603_reg_1760[4:0] <= 5'b00000;
    tmp_488_i_i_i_reg_2156[0] <= 1'b0;
    FILTER_S_cast_i_i_i_reg_2173[31:16] <= 16'b0000000000000000;
    FILTER_S_prev_i_i_i_fu_158[31:16] <= 16'b0000000000000000;
    LAYER_IN_NUM_T_prev_fu_170[31:16] <= 16'b0000000000000000;
end

endmodule //cin_load13
