Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 11 03:56:12 2023
| Host         : Jatin-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file digital_safe_control_sets_placed.rpt
| Design       : digital_safe
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      4 |            6 |
|      8 |            1 |
|     13 |            1 |
|     14 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           13 |
| Yes          | No                    | No                     |              56 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------+------------------------+------------------+----------------+
|       Clock Signal      |       Enable Signal      |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------+------------------------+------------------+----------------+
|  inpnum1_reg[3]_i_3_n_0 |                          |                        |                1 |              1 |
| ~inpnum1_reg[3]_i_3_n_0 | temp[5]_i_2_n_0          |                        |                1 |              2 |
|  sysclk_IBUF_BUFG       |                          |                        |                2 |              2 |
| ~inpnum1_reg[3]_i_3_n_0 | inpnum3[3]_i_1_n_0       |                        |                2 |              4 |
| ~inpnum1_reg[3]_i_3_n_0 | inpnum1[3]_i_1_n_0       |                        |                3 |              4 |
| ~inpnum1_reg[3]_i_3_n_0 | inpnum2[3]_i_1_n_0       |                        |                3 |              4 |
| ~inpnum1_reg[3]_i_3_n_0 | inpnum4[3]_i_1_n_0       |                        |                4 |              4 |
| ~inpnum1_reg[3]_i_3_n_0 | temp[5]_i_2_n_0          | temp[5]_i_1_n_0        |                1 |              4 |
| ~inpnum1_reg[3]_i_3_n_0 | update_led_i_2_n_0       | update_led_i_1_n_0     |                1 |              4 |
| ~inpnum1_reg[3]_i_3_n_0 | unlock_timer[7]_i_1_n_0  |                        |                2 |              8 |
|  cd/CLK                 |                          |                        |                7 |             13 |
|  inpnum1_reg[3]_i_3_n_0 | prev_keys_reg[9]_i_1_n_0 |                        |                3 |             14 |
| ~inpnum1_reg[3]_i_3_n_0 | pass2[3]_i_1_n_0         |                        |                5 |             16 |
| ~inpnum1_reg[3]_i_3_n_0 |                          |                        |               13 |             22 |
|  sysclk_IBUF_BUFG       |                          | cd2/counter[0]_i_1_n_0 |                6 |             24 |
|  sysclk_IBUF_BUFG       |                          | cd/clear               |                7 |             26 |
+-------------------------+--------------------------+------------------------+------------------+----------------+


