set a(0-3411) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-3410 XREFS 81143 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-3420 {}}} SUCCS {{258 0 0-3420 {}}} CYCLES {}}
set a(0-3412) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-3410 XREFS 81144 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-3420 {}}} SUCCS {{258 0 0-3420 {}}} CYCLES {}}
set a(0-3413) {NAME asn(acc#14(0))#1 TYPE ASSIGN PAR 0-3410 XREFS 81145 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-3420 {}}} SUCCS {{258 0 0-3420 {}}} CYCLES {}}
set a(0-3414) {NAME asn(acc#14(1))#1 TYPE ASSIGN PAR 0-3410 XREFS 81146 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-3420 {}}} SUCCS {{258 0 0-3420 {}}} CYCLES {}}
set a(0-3415) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-3410 XREFS 81147 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-3420 {}}} SUCCS {{258 0 0-3420 {}}} CYCLES {}}
set a(0-3416) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-3410 XREFS 81148 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-3420 {}}} SUCCS {{258 0 0-3420 {}}} CYCLES {}}
set a(0-3417) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-3410 XREFS 81149 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-3420 {}}} SUCCS {{258 0 0-3420 {}}} CYCLES {}}
set a(0-3418) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-3410 XREFS 81150 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-3420 {}}} SUCCS {{258 0 0-3420 {}}} CYCLES {}}
set a(0-3419) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-3410 XREFS 81151 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-3420 {}}} SUCCS {{259 0 0-3420 {}}} CYCLES {}}
set a(0-3421) {NAME oif#5:asn(lor#2.sva#1) TYPE ASSIGN PAR 0-3420 XREFS 81152 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-4009 {}}} CYCLES {}}
set a(0-3422) {NAME oif#4:asn(lor#3.sva#1) TYPE ASSIGN PAR 0-3420 XREFS 81153 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-3985 {}}} CYCLES {}}
set a(0-3423) {NAME oif#3:asn(lor#4.sva#1) TYPE ASSIGN PAR 0-3420 XREFS 81154 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-3961 {}}} CYCLES {}}
set a(0-3424) {NAME oif#2:asn(lor#5.sva#1) TYPE ASSIGN PAR 0-3420 XREFS 81155 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-3937 {}}} CYCLES {}}
set a(0-3425) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-3420 XREFS 81156 LOC {0 1.0 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {} SUCCS {{258 0 0-3911 {}}} CYCLES {}}
set a(0-3426) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-3420 XREFS 81157 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-3843 {}}} CYCLES {}}
set a(0-3427) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-3420 XREFS 81158 LOC {0 1.0 1 1.0 1 1.0 2 0.7919105999999999} PREDS {} SUCCS {{258 0 0-3824 {}}} CYCLES {}}
set a(0-3428) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-3420 XREFS 81159 LOC {0 1.0 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {} SUCCS {{258 0 0-3813 {}}} CYCLES {}}
set a(0-3429) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-3420 XREFS 81160 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {} SUCCS {{258 0 0-3794 {}}} CYCLES {}}
set a(0-3430) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-3420 XREFS 81161 LOC {0 1.0 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {} SUCCS {{258 0 0-3769 {}}} CYCLES {}}
set a(0-3431) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-3420 XREFS 81162 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {} SUCCS {{258 0 0-3767 {}}} CYCLES {}}
set a(0-3432) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-3420 XREFS 81163 LOC {0 1.0 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {} SUCCS {{258 0 0-3734 {}}} CYCLES {}}
set a(0-3433) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-3420 XREFS 81164 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {} SUCCS {{258 0 0-3732 {}}} CYCLES {}}
set a(0-3434) {NAME acc:asn(acc#14(1).sva#2) TYPE ASSIGN PAR 0-3420 XREFS 81165 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.52206895} PREDS {} SUCCS {{258 0 0-3697 {}}} CYCLES {}}
set a(0-3435) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-3420 XREFS 81166 LOC {0 1.0 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {} SUCCS {{258 0 0-3694 {}}} CYCLES {}}
set a(0-3436) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-3420 XREFS 81167 LOC {0 1.0 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {} SUCCS {{258 0 0-3682 {}}} CYCLES {}}
set a(0-3437) {NAME acc:asn(acc#14(0).sva#2) TYPE ASSIGN PAR 0-3420 XREFS 81168 LOC {0 1.0 1 0.6171920249999999 1 0.6171920249999999 2 0.3471938} PREDS {} SUCCS {{258 0 0-3670 {}}} CYCLES {}}
set a(0-3438) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-3420 XREFS 81169 LOC {0 1.0 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {} SUCCS {{258 0 0-3667 {}}} CYCLES {}}
set a(0-3439) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-3420 XREFS 81170 LOC {0 1.0 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {} SUCCS {{258 0 0-3660 {}}} CYCLES {}}
set a(0-3440) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-3420 XREFS 81171 LOC {0 1.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{258 0 0-3637 {}}} CYCLES {}}
set a(0-3441) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-3420 XREFS 81172 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.743491425} PREDS {{262 0 0-4032 {}}} SUCCS {{256 0 0-4032 {}} {258 0 0-4033 {}}} CYCLES {}}
set a(0-3442) {NAME MAC1:asn TYPE ASSIGN PAR 0-3420 XREFS 81173 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-4033 {}}} SUCCS {{259 0 0-3443 {}} {256 0 0-4033 {}}} CYCLES {}}
set a(0-3443) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-3420 XREFS 81174 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-3442 {}}} SUCCS {{258 0 0-3446 {}}} CYCLES {}}
set a(0-3444) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-3420 XREFS 81175 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{262 0 0-4033 {}}} SUCCS {{259 0 0-3445 {}} {256 0 0-4033 {}}} CYCLES {}}
set a(0-3445) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-3420 XREFS 81176 LOC {0 1.0 0 1.0 0 1.0 1 0.743491425} PREDS {{259 0 0-3444 {}}} SUCCS {{259 0 0-3446 {}}} CYCLES {}}
set a(0-3446) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-3420 XREFS 81177 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.8248306533364113} PREDS {{258 0 0-3443 {}} {259 0 0-3445 {}}} SUCCS {{258 0 0-3452 {}}} CYCLES {}}
set a(0-3447) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81178 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {} SUCCS {{259 0 0-3448 {}}} CYCLES {}}
set a(0-3448) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-3420 XREFS 81179 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {{259 0 0-3447 {}}} SUCCS {{258 0 0-3451 {}}} CYCLES {}}
set a(0-3449) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81180 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {} SUCCS {{259 0 0-3450 {}}} CYCLES {}}
set a(0-3450) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-3420 XREFS 81181 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.743491425} PREDS {{259 0 0-3449 {}}} SUCCS {{259 0 0-3451 {}}} CYCLES {}}
set a(0-3451) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-3420 XREFS 81182 LOC {1 0.0 1 0.016668199999999998 1 0.016668199999999998 1 0.09800742833641131 1 0.8248306533364113} PREDS {{258 0 0-3448 {}} {259 0 0-3450 {}}} SUCCS {{259 0 0-3452 {}}} CYCLES {}}
set a(0-3452) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81183 LOC {1 0.081339275 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-3446 {}} {259 0 0-3451 {}}} SUCCS {{258 0 0-3460 {}}} CYCLES {}}
set a(0-3453) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-3420 XREFS 81184 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{262 0 0-4033 {}}} SUCCS {{259 0 0-3454 {}} {256 0 0-4033 {}}} CYCLES {}}
set a(0-3454) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-3420 XREFS 81185 LOC {0 1.0 0 1.0 0 1.0 1 0.8248306999999999} PREDS {{259 0 0-3453 {}}} SUCCS {{259 0 0-3455 {}}} CYCLES {}}
set a(0-3455) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-3420 XREFS 81186 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-3454 {}}} SUCCS {{258 0 0-3459 {}}} CYCLES {}}
set a(0-3456) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-3420 XREFS 81187 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{262 0 0-4032 {}}} SUCCS {{259 0 0-3457 {}} {256 0 0-4032 {}}} CYCLES {}}
set a(0-3457) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-3420 XREFS 81188 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-3456 {}}} SUCCS {{259 0 0-3458 {}}} CYCLES {}}
set a(0-3458) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-3420 XREFS 81189 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-3457 {}}} SUCCS {{259 0 0-3459 {}}} CYCLES {}}
set a(0-3459) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81190 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-3455 {}} {259 0 0-3458 {}}} SUCCS {{259 0 0-3460 {}}} CYCLES {}}
set a(0-3460) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-3420 XREFS 81191 LOC {1 0.1668652 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9999999534997775} PREDS {{258 0 0-3452 {}} {259 0 0-3459 {}}} SUCCS {{258 0 0-3472 {}}} CYCLES {}}
set a(0-3461) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-3420 XREFS 81192 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{262 0 0-4032 {}}} SUCCS {{259 0 0-3462 {}} {256 0 0-4032 {}}} CYCLES {}}
set a(0-3462) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-3420 XREFS 81193 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-3461 {}}} SUCCS {{259 0 0-3463 {}}} CYCLES {}}
set a(0-3463) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-3420 XREFS 81194 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-3462 {}}} SUCCS {{258 0 0-3467 {}}} CYCLES {}}
set a(0-3464) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81195 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {} SUCCS {{259 0 0-3465 {}}} CYCLES {}}
set a(0-3465) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-3420 XREFS 81196 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-3464 {}}} SUCCS {{259 0 0-3466 {}}} CYCLES {}}
set a(0-3466) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-3420 XREFS 81197 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.8248306999999999} PREDS {{259 0 0-3465 {}}} SUCCS {{259 0 0-3467 {}}} CYCLES {}}
set a(0-3467) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81198 LOC {1 0.0 1 0.098007475 1 0.098007475 1 0.18353335637342838 1 0.9103565813734282} PREDS {{258 0 0-3463 {}} {259 0 0-3466 {}}} SUCCS {{258 0 0-3471 {}}} CYCLES {}}
set a(0-3468) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-3420 XREFS 81199 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.9103566249999999} PREDS {{262 0 0-4032 {}}} SUCCS {{259 0 0-3469 {}} {256 0 0-4032 {}}} CYCLES {}}
set a(0-3469) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-3420 XREFS 81200 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.9103566249999999} PREDS {{259 0 0-3468 {}}} SUCCS {{259 0 0-3470 {}}} CYCLES {}}
set a(0-3470) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-3420 XREFS 81201 LOC {0 1.0 1 0.18353339999999999 1 0.18353339999999999 1 0.9103566249999999} PREDS {{259 0 0-3469 {}}} SUCCS {{259 0 0-3471 {}}} CYCLES {}}
set a(0-3471) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-3420 XREFS 81202 LOC {1 0.085525925 1 0.18353339999999999 1 0.18353339999999999 1 0.27317672849977764 1 0.9999999534997775} PREDS {{258 0 0-3467 {}} {259 0 0-3470 {}}} SUCCS {{259 0 0-3472 {}}} CYCLES {}}
set a(0-3472) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-3420 XREFS 81203 LOC {1 0.25650857499999996 1 0.273176775 1 0.273176775 1 0.3668794370503581 2 0.09688121205035813} PREDS {{258 0 0-3460 {}} {259 0 0-3471 {}}} SUCCS {{259 0 0-3473 {}}} CYCLES {}}
set a(0-3473) {NAME MAC1:slc TYPE READSLICE PAR 0-3420 XREFS 81204 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.09688125} PREDS {{259 0 0-3472 {}}} SUCCS {{258 0 0-3650 {}} {258 0 0-3654 {}} {258 0 0-3671 {}} {258 0 0-4011 {}}} CYCLES {}}
set a(0-3474) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-3420 XREFS 81205 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-4033 {}}} SUCCS {{259 0 0-3475 {}} {256 0 0-4033 {}}} CYCLES {}}
set a(0-3475) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-3420 XREFS 81206 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-3474 {}}} SUCCS {{258 0 0-3478 {}}} CYCLES {}}
set a(0-3476) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-3420 XREFS 81207 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{262 0 0-4033 {}}} SUCCS {{259 0 0-3477 {}} {256 0 0-4033 {}}} CYCLES {}}
set a(0-3477) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-3420 XREFS 81208 LOC {0 1.0 0 1.0 0 1.0 1 0.8331348} PREDS {{259 0 0-3476 {}}} SUCCS {{259 0 0-3478 {}}} CYCLES {}}
set a(0-3478) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-3420 XREFS 81209 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-3475 {}} {259 0 0-3477 {}}} SUCCS {{258 0 0-3484 {}}} CYCLES {}}
set a(0-3479) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81210 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-3480 {}}} CYCLES {}}
set a(0-3480) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-3420 XREFS 81211 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-3479 {}}} SUCCS {{258 0 0-3483 {}}} CYCLES {}}
set a(0-3481) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81212 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {} SUCCS {{259 0 0-3482 {}}} CYCLES {}}
set a(0-3482) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-3420 XREFS 81213 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.8331348} PREDS {{259 0 0-3481 {}}} SUCCS {{259 0 0-3483 {}}} CYCLES {}}
set a(0-3483) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-3420 XREFS 81214 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.9144740283364112} PREDS {{258 0 0-3480 {}} {259 0 0-3482 {}}} SUCCS {{259 0 0-3484 {}}} CYCLES {}}
set a(0-3484) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81215 LOC {1 0.081339275 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-3478 {}} {259 0 0-3483 {}}} SUCCS {{258 0 0-3492 {}}} CYCLES {}}
set a(0-3485) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-3420 XREFS 81216 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{262 0 0-4033 {}}} SUCCS {{259 0 0-3486 {}} {256 0 0-4033 {}}} CYCLES {}}
set a(0-3486) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-3420 XREFS 81217 LOC {0 1.0 0 1.0 0 1.0 1 0.914474075} PREDS {{259 0 0-3485 {}}} SUCCS {{259 0 0-3487 {}}} CYCLES {}}
set a(0-3487) {NAME MAC1:conc TYPE CONCATENATE PAR 0-3420 XREFS 81218 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-3486 {}}} SUCCS {{258 0 0-3491 {}}} CYCLES {}}
set a(0-3488) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-3420 XREFS 81219 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-4032 {}}} SUCCS {{259 0 0-3489 {}} {256 0 0-4032 {}}} CYCLES {}}
set a(0-3489) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-3420 XREFS 81220 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-3488 {}}} SUCCS {{259 0 0-3490 {}}} CYCLES {}}
set a(0-3490) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-3420 XREFS 81221 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-3489 {}}} SUCCS {{259 0 0-3491 {}}} CYCLES {}}
set a(0-3491) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81222 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-3487 {}} {259 0 0-3490 {}}} SUCCS {{259 0 0-3492 {}}} CYCLES {}}
set a(0-3492) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-3420 XREFS 81223 LOC {1 0.1668652 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.12427042849977768} PREDS {{258 0 0-3484 {}} {259 0 0-3491 {}}} SUCCS {{258 0 0-3504 {}}} CYCLES {}}
set a(0-3493) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-3420 XREFS 81224 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{262 0 0-4032 {}}} SUCCS {{259 0 0-3494 {}} {256 0 0-4032 {}}} CYCLES {}}
set a(0-3494) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-3420 XREFS 81225 LOC {0 1.0 1 0.098007475 1 0.098007475 1 0.914474075} PREDS {{259 0 0-3493 {}}} SUCCS {{259 0 0-3495 {}}} CYCLES {}}
set a(0-3495) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-3420 XREFS 81226 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-3494 {}}} SUCCS {{258 0 0-3499 {}}} CYCLES {}}
set a(0-3496) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81227 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {} SUCCS {{259 0 0-3497 {}}} CYCLES {}}
set a(0-3497) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-3420 XREFS 81228 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-3496 {}}} SUCCS {{259 0 0-3498 {}}} CYCLES {}}
set a(0-3498) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-3420 XREFS 81229 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.914474075} PREDS {{259 0 0-3497 {}}} SUCCS {{259 0 0-3499 {}}} CYCLES {}}
set a(0-3499) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81230 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.9999999563734283} PREDS {{258 0 0-3495 {}} {259 0 0-3498 {}}} SUCCS {{258 0 0-3503 {}}} CYCLES {}}
set a(0-3500) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-3420 XREFS 81231 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0346271} PREDS {{262 0 0-4032 {}}} SUCCS {{259 0 0-3501 {}} {256 0 0-4032 {}}} CYCLES {}}
set a(0-3501) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-3420 XREFS 81232 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0346271} PREDS {{259 0 0-3500 {}}} SUCCS {{259 0 0-3502 {}}} CYCLES {}}
set a(0-3502) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-3420 XREFS 81233 LOC {0 1.0 1 0.27403147499999997 1 0.27403147499999997 2 0.0346271} PREDS {{259 0 0-3501 {}}} SUCCS {{259 0 0-3503 {}}} CYCLES {}}
set a(0-3503) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-3420 XREFS 81234 LOC {1 0.085525925 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 2 0.12427042849977768} PREDS {{258 0 0-3499 {}} {259 0 0-3502 {}}} SUCCS {{259 0 0-3504 {}}} CYCLES {}}
set a(0-3504) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-3420 XREFS 81235 LOC {1 0.25650857499999996 1 0.36367485 1 0.36367485 1 0.45737751205035815 2 0.21797313705035812} PREDS {{258 0 0-3492 {}} {259 0 0-3503 {}}} SUCCS {{259 0 0-3505 {}}} CYCLES {}}
set a(0-3505) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-3420 XREFS 81236 LOC {1 0.350211275 1 0.45737754999999997 1 0.45737754999999997 2 0.217973175} PREDS {{259 0 0-3504 {}}} SUCCS {{258 0 0-3662 {}} {258 0 0-3676 {}} {258 0 0-4021 {}}} CYCLES {}}
set a(0-3506) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-3420 XREFS 81237 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-4033 {}}} SUCCS {{259 0 0-3507 {}} {256 0 0-4033 {}}} CYCLES {}}
set a(0-3507) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-3420 XREFS 81238 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-3506 {}}} SUCCS {{258 0 0-3510 {}}} CYCLES {}}
set a(0-3508) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-3420 XREFS 81239 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{262 0 0-4033 {}}} SUCCS {{259 0 0-3509 {}} {256 0 0-4033 {}}} CYCLES {}}
set a(0-3509) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-3420 XREFS 81240 LOC {0 1.0 0 1.0 0 1.0 1 0.918660725} PREDS {{259 0 0-3508 {}}} SUCCS {{259 0 0-3510 {}}} CYCLES {}}
set a(0-3510) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-3420 XREFS 81241 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-3507 {}} {259 0 0-3509 {}}} SUCCS {{258 0 0-3516 {}}} CYCLES {}}
set a(0-3511) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81242 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-3512 {}}} CYCLES {}}
set a(0-3512) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-3420 XREFS 81243 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-3511 {}}} SUCCS {{258 0 0-3515 {}}} CYCLES {}}
set a(0-3513) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81244 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {} SUCCS {{259 0 0-3514 {}}} CYCLES {}}
set a(0-3514) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-3420 XREFS 81245 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.918660725} PREDS {{259 0 0-3513 {}}} SUCCS {{259 0 0-3515 {}}} CYCLES {}}
set a(0-3515) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 6 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-3420 XREFS 81246 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.9999999533364112} PREDS {{258 0 0-3512 {}} {259 0 0-3514 {}}} SUCCS {{259 0 0-3516 {}}} CYCLES {}}
set a(0-3516) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81247 LOC {1 0.081339275 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-3510 {}} {259 0 0-3515 {}}} SUCCS {{258 0 0-3524 {}}} CYCLES {}}
set a(0-3517) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-3420 XREFS 81248 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{262 0 0-4033 {}}} SUCCS {{259 0 0-3518 {}} {256 0 0-4033 {}}} CYCLES {}}
set a(0-3518) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-3420 XREFS 81249 LOC {0 1.0 0 1.0 0 1.0 2 0.0660486} PREDS {{259 0 0-3517 {}}} SUCCS {{259 0 0-3519 {}}} CYCLES {}}
set a(0-3519) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-3420 XREFS 81250 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-3518 {}}} SUCCS {{258 0 0-3523 {}}} CYCLES {}}
set a(0-3520) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-3420 XREFS 81251 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-4032 {}}} SUCCS {{259 0 0-3521 {}} {256 0 0-4032 {}}} CYCLES {}}
set a(0-3521) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-3420 XREFS 81252 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-3520 {}}} SUCCS {{259 0 0-3522 {}}} CYCLES {}}
set a(0-3522) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-3420 XREFS 81253 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-3521 {}}} SUCCS {{259 0 0-3523 {}}} CYCLES {}}
set a(0-3523) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81254 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-3519 {}} {259 0 0-3522 {}}} SUCCS {{259 0 0-3524 {}}} CYCLES {}}
set a(0-3524) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-3420 XREFS 81255 LOC {1 0.1668652 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-3516 {}} {259 0 0-3523 {}}} SUCCS {{258 0 0-3536 {}}} CYCLES {}}
set a(0-3525) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-3420 XREFS 81256 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{262 0 0-4032 {}}} SUCCS {{259 0 0-3526 {}} {256 0 0-4032 {}}} CYCLES {}}
set a(0-3526) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-3420 XREFS 81257 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.0660486} PREDS {{259 0 0-3525 {}}} SUCCS {{259 0 0-3527 {}}} CYCLES {}}
set a(0-3527) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-3420 XREFS 81258 LOC {0 1.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-3526 {}}} SUCCS {{258 0 0-3531 {}}} CYCLES {}}
set a(0-3528) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81259 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {} SUCCS {{259 0 0-3529 {}}} CYCLES {}}
set a(0-3529) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-3420 XREFS 81260 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-3528 {}}} SUCCS {{259 0 0-3530 {}}} CYCLES {}}
set a(0-3530) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-3420 XREFS 81261 LOC {1 0.0 1 0.274138 1 0.274138 2 0.0660486} PREDS {{259 0 0-3529 {}}} SUCCS {{259 0 0-3531 {}}} CYCLES {}}
set a(0-3531) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81262 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 2 0.15157448137342838} PREDS {{258 0 0-3527 {}} {259 0 0-3530 {}}} SUCCS {{258 0 0-3535 {}}} CYCLES {}}
set a(0-3532) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-3420 XREFS 81263 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{262 0 0-4032 {}}} SUCCS {{259 0 0-3533 {}} {256 0 0-4032 {}}} CYCLES {}}
set a(0-3533) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-3420 XREFS 81264 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.151574525} PREDS {{259 0 0-3532 {}}} SUCCS {{259 0 0-3534 {}}} CYCLES {}}
set a(0-3534) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-3420 XREFS 81265 LOC {0 1.0 1 0.359663925 1 0.359663925 2 0.151574525} PREDS {{259 0 0-3533 {}}} SUCCS {{259 0 0-3535 {}}} CYCLES {}}
set a(0-3535) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-3420 XREFS 81266 LOC {1 0.085525925 1 0.359663925 1 0.359663925 1 0.4493072534997777 2 0.24121785349977765} PREDS {{258 0 0-3531 {}} {259 0 0-3534 {}}} SUCCS {{259 0 0-3536 {}}} CYCLES {}}
set a(0-3536) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-3420 XREFS 81267 LOC {1 0.25650857499999996 1 0.44930729999999997 1 0.44930729999999997 1 0.5430099620503581 2 0.33492056205035814} PREDS {{258 0 0-3524 {}} {259 0 0-3535 {}}} SUCCS {{259 0 0-3537 {}}} CYCLES {}}
set a(0-3537) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-3420 XREFS 81268 LOC {1 0.350211275 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-3536 {}}} SUCCS {{258 0 0-3684 {}} {258 0 0-3688 {}} {258 0 0-4024 {}}} CYCLES {}}
set a(0-3538) {NAME asn#277 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81269 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {} SUCCS {{259 0 0-3539 {}}} CYCLES {}}
set a(0-3539) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-3420 XREFS 81270 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {{259 0 0-3538 {}}} SUCCS {{259 0 0-3540 {}}} CYCLES {}}
set a(0-3540) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-3420 XREFS 81271 LOC {1 0.0 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {{259 0 0-3539 {}}} SUCCS {{258 0 0-3551 {}}} CYCLES {}}
set a(0-3541) {NAME asn#278 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81272 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-3542 {}}} CYCLES {}}
set a(0-3542) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-3420 XREFS 81273 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-3541 {}}} SUCCS {{259 0 0-3543 {}}} CYCLES {}}
set a(0-3543) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-3420 XREFS 81274 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-3542 {}}} SUCCS {{258 0 0-3549 {}}} CYCLES {}}
set a(0-3544) {NAME asn#279 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81275 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-3545 {}}} CYCLES {}}
set a(0-3545) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-3420 XREFS 81276 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-3544 {}}} SUCCS {{258 0 0-3548 {}}} CYCLES {}}
set a(0-3546) {NAME asn#280 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81277 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {} SUCCS {{259 0 0-3547 {}}} CYCLES {}}
set a(0-3547) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-3420 XREFS 81278 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{259 0 0-3546 {}}} SUCCS {{259 0 0-3548 {}}} CYCLES {}}
set a(0-3548) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-3420 XREFS 81279 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.946652925} PREDS {{258 0 0-3545 {}} {259 0 0-3547 {}}} SUCCS {{259 0 0-3549 {}}} CYCLES {}}
set a(0-3549) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-3420 XREFS 81280 LOC {1 0.0 1 0.261580875 1 0.261580875 1 0.3149278951789505 1 0.9999999451789505} PREDS {{258 0 0-3543 {}} {259 0 0-3548 {}}} SUCCS {{259 0 0-3550 {}}} CYCLES {}}
set a(0-3550) {NAME if#3:slc TYPE READSLICE PAR 0-3420 XREFS 81281 LOC {1 0.053347075 1 0.31492795 1 0.31492795 2 0.044929725} PREDS {{259 0 0-3549 {}}} SUCCS {{259 0 0-3551 {}}} CYCLES {}}
set a(0-3551) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3420 XREFS 81282 LOC {1 0.053347075 1 0.31492795 1 0.31492795 1 0.3633725344969361 2 0.09337430949693606} PREDS {{258 0 0-3540 {}} {259 0 0-3550 {}}} SUCCS {{258 0 0-3566 {}}} CYCLES {}}
set a(0-3552) {NAME asn#281 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81283 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {} SUCCS {{259 0 0-3553 {}}} CYCLES {}}
set a(0-3553) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-3420 XREFS 81284 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-3552 {}}} SUCCS {{259 0 0-3554 {}}} CYCLES {}}
set a(0-3554) {NAME if#3:not#1 TYPE NOT PAR 0-3420 XREFS 81285 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-3553 {}}} SUCCS {{259 0 0-3555 {}}} CYCLES {}}
set a(0-3555) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-3420 XREFS 81286 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-3554 {}}} SUCCS {{259 0 0-3556 {}}} CYCLES {}}
set a(0-3556) {NAME if#3:conc TYPE CONCATENATE PAR 0-3420 XREFS 81287 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-3555 {}}} SUCCS {{258 0 0-3564 {}}} CYCLES {}}
set a(0-3557) {NAME asn#282 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81288 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {} SUCCS {{259 0 0-3558 {}}} CYCLES {}}
set a(0-3558) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-3420 XREFS 81289 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-3557 {}}} SUCCS {{259 0 0-3559 {}}} CYCLES {}}
set a(0-3559) {NAME if#3:not#2 TYPE NOT PAR 0-3420 XREFS 81290 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-3558 {}}} SUCCS {{259 0 0-3560 {}}} CYCLES {}}
set a(0-3560) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-3420 XREFS 81291 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-3559 {}}} SUCCS {{258 0 0-3563 {}}} CYCLES {}}
set a(0-3561) {NAME asn#283 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81292 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {} SUCCS {{259 0 0-3562 {}}} CYCLES {}}
set a(0-3562) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-3420 XREFS 81293 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{259 0 0-3561 {}}} SUCCS {{259 0 0-3563 {}}} CYCLES {}}
set a(0-3563) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-3420 XREFS 81294 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 2 0.034774599999999996} PREDS {{258 0 0-3560 {}} {259 0 0-3562 {}}} SUCCS {{259 0 0-3564 {}}} CYCLES {}}
set a(0-3564) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-3420 XREFS 81295 LOC {1 0.0 1 0.30477282499999997 1 0.30477282499999997 1 0.363372534496936 2 0.09337430949693606} PREDS {{258 0 0-3556 {}} {259 0 0-3563 {}}} SUCCS {{259 0 0-3565 {}}} CYCLES {}}
set a(0-3565) {NAME if#3:slc#1 TYPE READSLICE PAR 0-3420 XREFS 81296 LOC {1 0.05859975 1 0.363372575 1 0.363372575 2 0.09337435} PREDS {{259 0 0-3564 {}}} SUCCS {{259 0 0-3566 {}}} CYCLES {}}
set a(0-3566) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#15 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3420 XREFS 81297 LOC {1 0.1017917 1 0.363372575 1 0.363372575 1 0.41181715949693604 2 0.14181893449693606} PREDS {{258 0 0-3551 {}} {259 0 0-3565 {}}} SUCCS {{259 0 0-3567 {}} {258 0 0-3571 {}} {258 0 0-3572 {}} {258 0 0-3576 {}}} CYCLES {}}
set a(0-3567) {NAME if#3:slc(acc.imod#2)#3 TYPE READSLICE PAR 0-3420 XREFS 81298 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-3566 {}}} SUCCS {{259 0 0-3568 {}}} CYCLES {}}
set a(0-3568) {NAME if#3:not#3 TYPE NOT PAR 0-3420 XREFS 81299 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-3567 {}}} SUCCS {{259 0 0-3569 {}}} CYCLES {}}
set a(0-3569) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-3420 XREFS 81300 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-3568 {}}} SUCCS {{259 0 0-3570 {}}} CYCLES {}}
set a(0-3570) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-3420 XREFS 81301 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{259 0 0-3569 {}}} SUCCS {{258 0 0-3574 {}}} CYCLES {}}
set a(0-3571) {NAME if#3:slc(acc.imod#2)#1 TYPE READSLICE PAR 0-3420 XREFS 81302 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{258 0 0-3566 {}}} SUCCS {{258 0 0-3573 {}}} CYCLES {}}
set a(0-3572) {NAME if#3:slc(acc.imod#2) TYPE READSLICE PAR 0-3420 XREFS 81303 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{258 0 0-3566 {}}} SUCCS {{259 0 0-3573 {}}} CYCLES {}}
set a(0-3573) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-3420 XREFS 81304 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.14181897499999999} PREDS {{258 0 0-3571 {}} {259 0 0-3572 {}}} SUCCS {{259 0 0-3574 {}}} CYCLES {}}
set a(0-3574) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3420 XREFS 81305 LOC {1 0.150236325 1 0.4118172 1 0.4118172 1 0.46026178449693605 2 0.19026355949693605} PREDS {{258 0 0-3570 {}} {259 0 0-3573 {}}} SUCCS {{259 0 0-3575 {}}} CYCLES {}}
set a(0-3575) {NAME if#3:slc#2 TYPE READSLICE PAR 0-3420 XREFS 81306 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 2 0.1902636} PREDS {{259 0 0-3574 {}}} SUCCS {{258 0 0-3578 {}}} CYCLES {}}
set a(0-3576) {NAME if#3:slc(acc.imod#2)#2 TYPE READSLICE PAR 0-3420 XREFS 81307 LOC {1 0.150236325 1 0.4118172 1 0.4118172 2 0.1902636} PREDS {{258 0 0-3566 {}}} SUCCS {{259 0 0-3577 {}}} CYCLES {}}
set a(0-3577) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-3420 XREFS 81308 LOC {1 0.150236325 1 0.46026182499999996 1 0.46026182499999996 2 0.1902636} PREDS {{259 0 0-3576 {}}} SUCCS {{259 0 0-3578 {}}} CYCLES {}}
set a(0-3578) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-3420 XREFS 81309 LOC {1 0.19868095 1 0.46026182499999996 1 0.46026182499999996 1 0.5136088451789504 2 0.2436106201789505} PREDS {{258 0 0-3575 {}} {259 0 0-3577 {}}} SUCCS {{259 0 0-3579 {}} {258 0 0-3582 {}}} CYCLES {}}
set a(0-3579) {NAME slc(exs.imod) TYPE READSLICE PAR 0-3420 XREFS 81310 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.243610675} PREDS {{259 0 0-3578 {}}} SUCCS {{259 0 0-3580 {}}} CYCLES {}}
set a(0-3580) {NAME if#3:not TYPE NOT PAR 0-3420 XREFS 81311 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.243610675} PREDS {{259 0 0-3579 {}}} SUCCS {{259 0 0-3581 {}}} CYCLES {}}
set a(0-3581) {NAME if#3:xor TYPE XOR PAR 0-3420 XREFS 81312 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 2 0.243610675} PREDS {{259 0 0-3580 {}}} SUCCS {{259 0 0-3582 {}}} CYCLES {}}
set a(0-3582) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-3420 XREFS 81313 LOC {1 0.252028025 1 0.5136088999999999 1 0.5136088999999999 1 0.5571970148622738 2 0.2871987898622739} PREDS {{258 0 0-3578 {}} {259 0 0-3581 {}}} SUCCS {{259 0 0-3583 {}} {258 0 0-3584 {}} {258 0 0-3585 {}} {258 0 0-3586 {}}} CYCLES {}}
set a(0-3583) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-3420 XREFS 81314 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{259 0 0-3582 {}}} SUCCS {{258 0 0-3587 {}}} CYCLES {}}
set a(0-3584) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-3420 XREFS 81315 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-3582 {}}} SUCCS {{258 0 0-3587 {}}} CYCLES {}}
set a(0-3585) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-3420 XREFS 81316 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-3582 {}}} SUCCS {{258 0 0-3587 {}}} CYCLES {}}
set a(0-3586) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-3420 XREFS 81317 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-3582 {}}} SUCCS {{259 0 0-3587 {}}} CYCLES {}}
set a(0-3587) {NAME or TYPE OR PAR 0-3420 XREFS 81318 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-3585 {}} {258 0 0-3584 {}} {258 0 0-3583 {}} {259 0 0-3586 {}}} SUCCS {{258 0 0-3589 {}} {258 0 0-3592 {}}} CYCLES {}}
set a(0-3588) {NAME asn#284 TYPE ASSIGN PAR 0-3420 XREFS 81319 LOC {0 1.0 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{262 0 0-4034 {}}} SUCCS {{258 0 0-3590 {}} {256 0 0-4034 {}}} CYCLES {}}
set a(0-3589) {NAME exs TYPE SIGNEXTEND PAR 0-3420 XREFS 81320 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 2 0.28719885} PREDS {{258 0 0-3587 {}}} SUCCS {{259 0 0-3590 {}}} CYCLES {}}
set a(0-3590) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3420 XREFS 81321 LOC {1 0.2956162 1 0.5571970749999999 1 0.5571970749999999 1 0.5736038062638539 2 0.3036055812638539} PREDS {{258 0 0-3588 {}} {259 0 0-3589 {}}} SUCCS {{258 0 0-3669 {}} {258 0 0-3670 {}}} CYCLES {}}
set a(0-3591) {NAME asn#285 TYPE ASSIGN PAR 0-3420 XREFS 81322 LOC {0 1.0 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{262 0 0-4035 {}}} SUCCS {{258 0 0-3593 {}} {256 0 0-4035 {}}} CYCLES {}}
set a(0-3592) {NAME exs#3 TYPE SIGNEXTEND PAR 0-3420 XREFS 81323 LOC {1 0.2956162 1 0.6701634 1 0.6701634 2 0.462074} PREDS {{258 0 0-3587 {}}} SUCCS {{259 0 0-3593 {}}} CYCLES {}}
set a(0-3593) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3420 XREFS 81324 LOC {1 0.2956162 1 0.6701634 1 0.6701634 1 0.6865701312638539 2 0.4784807312638539} PREDS {{258 0 0-3591 {}} {259 0 0-3592 {}}} SUCCS {{258 0 0-3696 {}} {258 0 0-3697 {}}} CYCLES {}}
set a(0-3594) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81325 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-3595 {}}} CYCLES {}}
set a(0-3595) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-3420 XREFS 81326 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-3594 {}}} SUCCS {{258 0 0-3614 {}}} CYCLES {}}
set a(0-3596) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81327 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-3597 {}}} CYCLES {}}
set a(0-3597) {NAME if#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-3420 XREFS 81328 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-3596 {}}} SUCCS {{258 0 0-3614 {}}} CYCLES {}}
set a(0-3598) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81329 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-3599 {}}} CYCLES {}}
set a(0-3599) {NAME if#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-3420 XREFS 81330 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-3598 {}}} SUCCS {{258 0 0-3614 {}}} CYCLES {}}
set a(0-3600) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81331 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-3601 {}}} CYCLES {}}
set a(0-3601) {NAME if#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-3420 XREFS 81332 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-3600 {}}} SUCCS {{258 0 0-3614 {}}} CYCLES {}}
set a(0-3602) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81333 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-3603 {}}} CYCLES {}}
set a(0-3603) {NAME if#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-3420 XREFS 81334 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-3602 {}}} SUCCS {{258 0 0-3614 {}}} CYCLES {}}
set a(0-3604) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81335 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-3605 {}}} CYCLES {}}
set a(0-3605) {NAME if#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-3420 XREFS 81336 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-3604 {}}} SUCCS {{258 0 0-3614 {}}} CYCLES {}}
set a(0-3606) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81337 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-3607 {}}} CYCLES {}}
set a(0-3607) {NAME if#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-3420 XREFS 81338 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-3606 {}}} SUCCS {{258 0 0-3614 {}}} CYCLES {}}
set a(0-3608) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81339 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-3609 {}}} CYCLES {}}
set a(0-3609) {NAME if#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-3420 XREFS 81340 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-3608 {}}} SUCCS {{258 0 0-3614 {}}} CYCLES {}}
set a(0-3610) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81341 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-3611 {}}} CYCLES {}}
set a(0-3611) {NAME if#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-3420 XREFS 81342 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-3610 {}}} SUCCS {{258 0 0-3614 {}}} CYCLES {}}
set a(0-3612) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81343 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {} SUCCS {{259 0 0-3613 {}}} CYCLES {}}
set a(0-3613) {NAME if#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-3420 XREFS 81344 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-3612 {}}} SUCCS {{259 0 0-3614 {}}} CYCLES {}}
set a(0-3614) {NAME if#4:nor TYPE NOR PAR 0-3420 XREFS 81345 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{258 0 0-3611 {}} {258 0 0-3609 {}} {258 0 0-3607 {}} {258 0 0-3605 {}} {258 0 0-3603 {}} {258 0 0-3601 {}} {258 0 0-3599 {}} {258 0 0-3597 {}} {258 0 0-3595 {}} {259 0 0-3613 {}}} SUCCS {{259 0 0-3615 {}} {258 0 0-3637 {}} {258 0 0-3914 {}} {258 0 0-3937 {}}} CYCLES {}}
set a(0-3615) {NAME asel TYPE SELECT PAR 0-3420 XREFS 81346 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{259 0 0-3614 {}}} SUCCS {{146 0 0-3616 {}} {146 0 0-3617 {}} {146 0 0-3618 {}} {146 0 0-3619 {}} {146 0 0-3620 {}} {146 0 0-3621 {}} {146 0 0-3622 {}} {146 0 0-3623 {}} {146 0 0-3624 {}} {146 0 0-3625 {}} {146 0 0-3626 {}} {146 0 0-3627 {}} {146 0 0-3628 {}} {146 0 0-3629 {}} {146 0 0-3630 {}} {146 0 0-3631 {}} {146 0 0-3632 {}} {146 0 0-3633 {}} {146 0 0-3634 {}} {146 0 0-3635 {}} {146 0 0-3636 {}}} CYCLES {}}
set a(0-3616) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81347 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}}} SUCCS {{259 0 0-3617 {}}} CYCLES {}}
set a(0-3617) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-3420 XREFS 81348 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}} {259 0 0-3616 {}}} SUCCS {{258 0 0-3636 {}}} CYCLES {}}
set a(0-3618) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81349 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}}} SUCCS {{259 0 0-3619 {}}} CYCLES {}}
set a(0-3619) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-3420 XREFS 81350 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}} {259 0 0-3618 {}}} SUCCS {{258 0 0-3636 {}}} CYCLES {}}
set a(0-3620) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81351 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}}} SUCCS {{259 0 0-3621 {}}} CYCLES {}}
set a(0-3621) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-3420 XREFS 81352 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}} {259 0 0-3620 {}}} SUCCS {{258 0 0-3636 {}}} CYCLES {}}
set a(0-3622) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81353 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}}} SUCCS {{259 0 0-3623 {}}} CYCLES {}}
set a(0-3623) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-3420 XREFS 81354 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}} {259 0 0-3622 {}}} SUCCS {{258 0 0-3636 {}}} CYCLES {}}
set a(0-3624) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81355 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}}} SUCCS {{259 0 0-3625 {}}} CYCLES {}}
set a(0-3625) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-3420 XREFS 81356 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}} {259 0 0-3624 {}}} SUCCS {{258 0 0-3636 {}}} CYCLES {}}
set a(0-3626) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81357 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}}} SUCCS {{259 0 0-3627 {}}} CYCLES {}}
set a(0-3627) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-3420 XREFS 81358 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}} {259 0 0-3626 {}}} SUCCS {{258 0 0-3636 {}}} CYCLES {}}
set a(0-3628) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81359 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}}} SUCCS {{259 0 0-3629 {}}} CYCLES {}}
set a(0-3629) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-3420 XREFS 81360 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}} {259 0 0-3628 {}}} SUCCS {{258 0 0-3636 {}}} CYCLES {}}
set a(0-3630) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81361 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}}} SUCCS {{259 0 0-3631 {}}} CYCLES {}}
set a(0-3631) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-3420 XREFS 81362 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}} {259 0 0-3630 {}}} SUCCS {{258 0 0-3636 {}}} CYCLES {}}
set a(0-3632) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81363 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}}} SUCCS {{259 0 0-3633 {}}} CYCLES {}}
set a(0-3633) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-3420 XREFS 81364 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}} {259 0 0-3632 {}}} SUCCS {{258 0 0-3636 {}}} CYCLES {}}
set a(0-3634) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81365 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}}} SUCCS {{259 0 0-3635 {}}} CYCLES {}}
set a(0-3635) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-3420 XREFS 81366 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}} {259 0 0-3634 {}}} SUCCS {{259 0 0-3636 {}}} CYCLES {}}
set a(0-3636) {NAME aif:nor TYPE NOR PAR 0-3420 XREFS 81367 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{146 0 0-3615 {}} {258 0 0-3633 {}} {258 0 0-3631 {}} {258 0 0-3629 {}} {258 0 0-3627 {}} {258 0 0-3625 {}} {258 0 0-3623 {}} {258 0 0-3621 {}} {258 0 0-3619 {}} {258 0 0-3617 {}} {259 0 0-3635 {}}} SUCCS {{259 0 0-3637 {}}} CYCLES {}}
set a(0-3637) {NAME if#4:and TYPE AND PAR 0-3420 XREFS 81368 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{258 0 0-3614 {}} {258 0 0-3440 {}} {259 0 0-3636 {}}} SUCCS {{258 0 0-3639 {}} {258 0 0-3641 {}} {258 0 0-3643 {}} {258 0 0-3647 {}}} CYCLES {}}
set a(0-3638) {NAME asn#286 TYPE ASSIGN PAR 0-3420 XREFS 81369 LOC {0 1.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{262 0 0-4036 {}}} SUCCS {{259 0 0-3639 {}} {256 0 0-4036 {}}} CYCLES {}}
set a(0-3639) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 6 NAME mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3420 XREFS 81370 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 1 0.6886972124999999 2 0.41869898749999995} PREDS {{258 0 0-3637 {}} {259 0 0-3638 {}}} SUCCS {{258 0 0-3714 {}} {258 0 0-3715 {}} {258 0 0-3716 {}} {258 0 0-3717 {}} {258 0 0-3718 {}} {258 0 0-3719 {}} {258 0 0-3720 {}} {258 0 0-3721 {}} {258 0 0-3722 {}} {258 0 0-3723 {}} {258 0 0-3732 {}}} CYCLES {}}
set a(0-3640) {NAME asn#287 TYPE ASSIGN PAR 0-3420 XREFS 81371 LOC {0 1.0 1 0.6656366499999999 1 0.6656366499999999 2 0.39563842499999996} PREDS {{262 0 0-4037 {}}} SUCCS {{259 0 0-3641 {}} {256 0 0-4037 {}}} CYCLES {}}
set a(0-3641) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 6 NAME mux#3 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3420 XREFS 81372 LOC {1 0.0 1 0.6656366499999999 1 0.6656366499999999 1 0.6886972124999999 2 0.41869898749999995} PREDS {{258 0 0-3637 {}} {259 0 0-3640 {}}} SUCCS {{258 0 0-3703 {}} {258 0 0-3704 {}} {258 0 0-3705 {}} {258 0 0-3706 {}} {258 0 0-3707 {}} {258 0 0-3708 {}} {258 0 0-3709 {}} {258 0 0-3710 {}} {258 0 0-3711 {}} {258 0 0-3712 {}} {258 0 0-3734 {}}} CYCLES {}}
set a(0-3642) {NAME asn#288 TYPE ASSIGN PAR 0-3420 XREFS 81373 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-4038 {}}} SUCCS {{258 0 0-3645 {}} {256 0 0-4038 {}}} CYCLES {}}
set a(0-3643) {NAME not#35 TYPE NOT PAR 0-3420 XREFS 81374 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-3637 {}}} SUCCS {{259 0 0-3644 {}}} CYCLES {}}
set a(0-3644) {NAME exs#4 TYPE SIGNEXTEND PAR 0-3420 XREFS 81375 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-3643 {}}} SUCCS {{259 0 0-3645 {}}} CYCLES {}}
set a(0-3645) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3420 XREFS 81376 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-3642 {}} {259 0 0-3644 {}}} SUCCS {{258 0 0-3750 {}} {258 0 0-3751 {}} {258 0 0-3752 {}} {258 0 0-3753 {}} {258 0 0-3754 {}} {258 0 0-3755 {}} {258 0 0-3756 {}} {258 0 0-3757 {}} {258 0 0-3758 {}} {258 0 0-3759 {}} {258 0 0-3767 {}}} CYCLES {}}
set a(0-3646) {NAME asn#289 TYPE ASSIGN PAR 0-3420 XREFS 81377 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{262 0 0-4039 {}}} SUCCS {{258 0 0-3649 {}} {256 0 0-4039 {}}} CYCLES {}}
set a(0-3647) {NAME not#10 TYPE NOT PAR 0-3420 XREFS 81378 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{258 0 0-3637 {}}} SUCCS {{259 0 0-3648 {}}} CYCLES {}}
set a(0-3648) {NAME exs#5 TYPE SIGNEXTEND PAR 0-3420 XREFS 81379 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.5771674} PREDS {{259 0 0-3647 {}}} SUCCS {{259 0 0-3649 {}}} CYCLES {}}
set a(0-3649) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3420 XREFS 81380 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.5935741312638539} PREDS {{258 0 0-3646 {}} {259 0 0-3648 {}}} SUCCS {{258 0 0-3740 {}} {258 0 0-3741 {}} {258 0 0-3742 {}} {258 0 0-3743 {}} {258 0 0-3744 {}} {258 0 0-3745 {}} {258 0 0-3746 {}} {258 0 0-3747 {}} {258 0 0-3748 {}} {258 0 0-3749 {}} {258 0 0-3769 {}}} CYCLES {}}
set a(0-3650) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-3420 XREFS 81381 LOC {1 0.350211275 1 0.366879475 1 0.366879475 2 0.09688125} PREDS {{258 0 0-3473 {}}} SUCCS {{259 0 0-3651 {}}} CYCLES {}}
set a(0-3651) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-3420 XREFS 81382 LOC {1 0.350211275 1 0.366879475 1 0.366879475 1 0.4202264951789505 2 0.1502282701789505} PREDS {{259 0 0-3650 {}}} SUCCS {{259 0 0-3652 {}}} CYCLES {}}
set a(0-3652) {NAME slc TYPE READSLICE PAR 0-3420 XREFS 81383 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{259 0 0-3651 {}}} SUCCS {{259 0 0-3653 {}} {258 0 0-3659 {}}} CYCLES {}}
set a(0-3653) {NAME asel#1 TYPE SELECT PAR 0-3420 XREFS 81384 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{259 0 0-3652 {}}} SUCCS {{146 0 0-3654 {}} {146 0 0-3655 {}} {146 0 0-3656 {}} {146 0 0-3657 {}} {146 0 0-3658 {}}} CYCLES {}}
set a(0-3654) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-3420 XREFS 81385 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{146 0 0-3653 {}} {258 0 0-3473 {}}} SUCCS {{259 0 0-3655 {}}} CYCLES {}}
set a(0-3655) {NAME aif#1:not#1 TYPE NOT PAR 0-3420 XREFS 81386 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 2 0.150228325} PREDS {{146 0 0-3653 {}} {259 0 0-3654 {}}} SUCCS {{259 0 0-3656 {}}} CYCLES {}}
set a(0-3656) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-3420 XREFS 81387 LOC {1 0.40355834999999995 1 0.42022655 1 0.42022655 1 0.4879713487783222 2 0.21797312377832223} PREDS {{146 0 0-3653 {}} {259 0 0-3655 {}}} SUCCS {{259 0 0-3657 {}}} CYCLES {}}
set a(0-3657) {NAME aif#1:slc TYPE READSLICE PAR 0-3420 XREFS 81388 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-3653 {}} {259 0 0-3656 {}}} SUCCS {{259 0 0-3658 {}}} CYCLES {}}
set a(0-3658) {NAME if#5:not TYPE NOT PAR 0-3420 XREFS 81389 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-3653 {}} {259 0 0-3657 {}}} SUCCS {{258 0 0-3660 {}}} CYCLES {}}
set a(0-3659) {NAME if#5:not#3 TYPE NOT PAR 0-3420 XREFS 81390 LOC {1 0.40355834999999995 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{258 0 0-3652 {}}} SUCCS {{259 0 0-3660 {}}} CYCLES {}}
set a(0-3660) {NAME if#5:and TYPE AND PAR 0-3420 XREFS 81391 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{258 0 0-3658 {}} {258 0 0-3439 {}} {259 0 0-3659 {}}} SUCCS {{259 0 0-3661 {}} {258 0 0-3667 {}}} CYCLES {}}
set a(0-3661) {NAME asel#3 TYPE SELECT PAR 0-3420 XREFS 81392 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{259 0 0-3660 {}}} SUCCS {{146 0 0-3662 {}} {146 0 0-3663 {}} {146 0 0-3664 {}} {146 0 0-3665 {}} {146 0 0-3666 {}}} CYCLES {}}
set a(0-3662) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-3420 XREFS 81393 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-3661 {}} {258 0 0-3505 {}}} SUCCS {{259 0 0-3663 {}}} CYCLES {}}
set a(0-3663) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-3420 XREFS 81394 LOC {1 0.4713032 1 0.4879714 1 0.4879714 2 0.217973175} PREDS {{146 0 0-3661 {}} {259 0 0-3662 {}}} SUCCS {{259 0 0-3664 {}}} CYCLES {}}
set a(0-3664) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81395 LOC {1 0.4713032 1 0.4879714 1 0.4879714 1 0.5736038093138832 2 0.3036055843138832} PREDS {{146 0 0-3661 {}} {259 0 0-3663 {}}} SUCCS {{259 0 0-3665 {}}} CYCLES {}}
set a(0-3665) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-3420 XREFS 81396 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{146 0 0-3661 {}} {259 0 0-3664 {}}} SUCCS {{259 0 0-3666 {}}} CYCLES {}}
set a(0-3666) {NAME if#5:not#1 TYPE NOT PAR 0-3420 XREFS 81397 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{146 0 0-3661 {}} {259 0 0-3665 {}}} SUCCS {{259 0 0-3667 {}}} CYCLES {}}
set a(0-3667) {NAME if#5:and#1 TYPE AND PAR 0-3420 XREFS 81398 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{258 0 0-3660 {}} {258 0 0-3438 {}} {259 0 0-3666 {}}} SUCCS {{259 0 0-3668 {}} {258 0 0-3670 {}}} CYCLES {}}
set a(0-3668) {NAME asel#7 TYPE SELECT PAR 0-3420 XREFS 81399 LOC {1 0.55693565 1 0.57360385 1 0.57360385 2 0.303605625} PREDS {{259 0 0-3667 {}}} SUCCS {{146 0 0-3669 {}}} CYCLES {}}
set a(0-3669) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#5:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-3420 XREFS 81400 LOC {1 0.55693565 1 0.57360385 1 0.57360385 1 0.6171919648622739 2 0.34719373986227386} PREDS {{146 0 0-3668 {}} {258 0 0-3590 {}}} SUCCS {{259 0 0-3670 {}}} CYCLES {}}
set a(0-3670) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3420 XREFS 81401 LOC {1 0.600523825 1 0.6171920249999999 1 0.6171920249999999 1 0.6402525874999999 2 0.3702543625} PREDS {{258 0 0-3667 {}} {258 0 0-3590 {}} {258 0 0-3437 {}} {259 0 0-3669 {}}} SUCCS {{258 0 0-3698 {}} {258 0 0-4034 {}}} CYCLES {}}
set a(0-3671) {NAME aif#11:not#1 TYPE NOT PAR 0-3420 XREFS 81402 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{258 0 0-3473 {}}} SUCCS {{259 0 0-3672 {}}} CYCLES {}}
set a(0-3672) {NAME aif#11:conc TYPE CONCATENATE PAR 0-3420 XREFS 81403 LOC {1 0.350211275 1 0.3717451 1 0.3717451 2 0.1636557} PREDS {{259 0 0-3671 {}}} SUCCS {{259 0 0-3673 {}}} CYCLES {}}
set a(0-3673) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81404 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.4573775093138832 2 0.24928810931388318} PREDS {{259 0 0-3672 {}}} SUCCS {{259 0 0-3674 {}}} CYCLES {}}
set a(0-3674) {NAME aif#11:slc TYPE READSLICE PAR 0-3420 XREFS 81405 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-3673 {}}} SUCCS {{259 0 0-3675 {}} {258 0 0-3681 {}}} CYCLES {}}
set a(0-3675) {NAME asel#13 TYPE SELECT PAR 0-3420 XREFS 81406 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{259 0 0-3674 {}}} SUCCS {{146 0 0-3676 {}} {146 0 0-3677 {}} {146 0 0-3678 {}} {146 0 0-3679 {}} {146 0 0-3680 {}}} CYCLES {}}
set a(0-3676) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-3420 XREFS 81407 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-3675 {}} {258 0 0-3505 {}}} SUCCS {{259 0 0-3677 {}}} CYCLES {}}
set a(0-3677) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-3420 XREFS 81408 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 2 0.24928815} PREDS {{146 0 0-3675 {}} {259 0 0-3676 {}}} SUCCS {{259 0 0-3678 {}}} CYCLES {}}
set a(0-3678) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81409 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.5430099593138832 2 0.3349205593138832} PREDS {{146 0 0-3675 {}} {259 0 0-3677 {}}} SUCCS {{259 0 0-3679 {}}} CYCLES {}}
set a(0-3679) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-3420 XREFS 81410 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-3675 {}} {259 0 0-3678 {}}} SUCCS {{259 0 0-3680 {}}} CYCLES {}}
set a(0-3680) {NAME if#6:not#1 TYPE NOT PAR 0-3420 XREFS 81411 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-3675 {}} {259 0 0-3679 {}}} SUCCS {{258 0 0-3682 {}}} CYCLES {}}
set a(0-3681) {NAME if#6:not TYPE NOT PAR 0-3420 XREFS 81412 LOC {1 0.43584372499999996 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-3674 {}}} SUCCS {{259 0 0-3682 {}}} CYCLES {}}
set a(0-3682) {NAME if#6:and TYPE AND PAR 0-3420 XREFS 81413 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{258 0 0-3680 {}} {258 0 0-3436 {}} {259 0 0-3681 {}}} SUCCS {{259 0 0-3683 {}} {258 0 0-3694 {}}} CYCLES {}}
set a(0-3683) {NAME asel#17 TYPE SELECT PAR 0-3420 XREFS 81414 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{259 0 0-3682 {}}} SUCCS {{146 0 0-3684 {}} {146 0 0-3685 {}} {130 0 0-3686 {}} {130 0 0-3687 {}}} CYCLES {}}
set a(0-3684) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-3420 XREFS 81415 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.33492059999999996} PREDS {{146 0 0-3683 {}} {258 0 0-3537 {}}} SUCCS {{259 0 0-3685 {}}} CYCLES {}}
set a(0-3685) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-3420 XREFS 81416 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.6010441879329679 2 0.39295478793296784} PREDS {{146 0 0-3683 {}} {259 0 0-3684 {}}} SUCCS {{259 0 0-3686 {}}} CYCLES {}}
set a(0-3686) {NAME aif#17:slc TYPE READSLICE PAR 0-3420 XREFS 81417 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-3683 {}} {259 0 0-3685 {}}} SUCCS {{259 0 0-3687 {}} {258 0 0-3693 {}}} CYCLES {}}
set a(0-3687) {NAME aif#17:asel TYPE SELECT PAR 0-3420 XREFS 81418 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{130 0 0-3683 {}} {259 0 0-3686 {}}} SUCCS {{146 0 0-3688 {}} {146 0 0-3689 {}} {146 0 0-3690 {}} {146 0 0-3691 {}} {146 0 0-3692 {}}} CYCLES {}}
set a(0-3688) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-3420 XREFS 81419 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-3687 {}} {258 0 0-3537 {}}} SUCCS {{259 0 0-3689 {}}} CYCLES {}}
set a(0-3689) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-3420 XREFS 81420 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.39295484999999997} PREDS {{146 0 0-3687 {}} {259 0 0-3688 {}}} SUCCS {{259 0 0-3690 {}}} CYCLES {}}
set a(0-3690) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81421 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.6865701313734283 2 0.47848073137342834} PREDS {{146 0 0-3687 {}} {259 0 0-3689 {}}} SUCCS {{259 0 0-3691 {}}} CYCLES {}}
set a(0-3691) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-3420 XREFS 81422 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-3687 {}} {259 0 0-3690 {}}} SUCCS {{259 0 0-3692 {}}} CYCLES {}}
set a(0-3692) {NAME if#6:not#2 TYPE NOT PAR 0-3420 XREFS 81423 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{146 0 0-3687 {}} {259 0 0-3691 {}}} SUCCS {{258 0 0-3694 {}}} CYCLES {}}
set a(0-3693) {NAME if#6:not#4 TYPE NOT PAR 0-3420 XREFS 81424 LOC {1 0.5795104249999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-3686 {}}} SUCCS {{259 0 0-3694 {}}} CYCLES {}}
set a(0-3694) {NAME if#6:and#2 TYPE AND PAR 0-3420 XREFS 81425 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{258 0 0-3682 {}} {258 0 0-3692 {}} {258 0 0-3435 {}} {259 0 0-3693 {}}} SUCCS {{259 0 0-3695 {}} {258 0 0-3697 {}}} CYCLES {}}
set a(0-3695) {NAME sel#6 TYPE SELECT PAR 0-3420 XREFS 81426 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.47848077499999997} PREDS {{259 0 0-3694 {}}} SUCCS {{146 0 0-3696 {}}} CYCLES {}}
set a(0-3696) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#6:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-3420 XREFS 81427 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 1 0.7301582898622738 2 0.5220688898622738} PREDS {{146 0 0-3695 {}} {258 0 0-3593 {}}} SUCCS {{259 0 0-3697 {}}} CYCLES {}}
set a(0-3697) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3420 XREFS 81428 LOC {1 0.708624525 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.5451295125} PREDS {{258 0 0-3694 {}} {258 0 0-3593 {}} {258 0 0-3434 {}} {259 0 0-3696 {}}} SUCCS {{258 0 0-3735 {}} {258 0 0-4035 {}}} CYCLES {}}
set a(0-3698) {NAME not#2 TYPE NOT PAR 0-3420 XREFS 81429 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.3702544} PREDS {{258 0 0-3670 {}}} SUCCS {{259 0 0-3699 {}}} CYCLES {}}
set a(0-3699) {NAME conc TYPE CONCATENATE PAR 0-3420 XREFS 81430 LOC {1 0.623584425 1 0.640252625 1 0.640252625 2 0.3702544} PREDS {{259 0 0-3698 {}}} SUCCS {{259 0 0-3700 {}}} CYCLES {}}
set a(0-3700) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3420 XREFS 81431 LOC {1 0.623584425 1 0.640252625 1 0.640252625 1 0.6886972094969361 2 0.41869898449693604} PREDS {{259 0 0-3699 {}}} SUCCS {{259 0 0-3701 {}}} CYCLES {}}
set a(0-3701) {NAME slc#2 TYPE READSLICE PAR 0-3420 XREFS 81432 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{259 0 0-3700 {}}} SUCCS {{259 0 0-3702 {}} {258 0 0-3731 {}} {258 0 0-3733 {}}} CYCLES {}}
set a(0-3702) {NAME sel#7 TYPE SELECT PAR 0-3420 XREFS 81433 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{259 0 0-3701 {}}} SUCCS {{146 0 0-3703 {}} {146 0 0-3704 {}} {146 0 0-3705 {}} {146 0 0-3706 {}} {146 0 0-3707 {}} {146 0 0-3708 {}} {146 0 0-3709 {}} {146 0 0-3710 {}} {146 0 0-3711 {}} {146 0 0-3712 {}} {146 0 0-3713 {}} {146 0 0-3714 {}} {146 0 0-3715 {}} {146 0 0-3716 {}} {146 0 0-3717 {}} {146 0 0-3718 {}} {146 0 0-3719 {}} {146 0 0-3720 {}} {146 0 0-3721 {}} {146 0 0-3722 {}} {146 0 0-3723 {}} {146 0 0-3724 {}} {130 0 0-3725 {}} {130 0 0-3726 {}}} CYCLES {}}
set a(0-3703) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-3420 XREFS 81434 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3641 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3704) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-3420 XREFS 81435 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3641 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3705) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-3420 XREFS 81436 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3641 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3706) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-3420 XREFS 81437 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3641 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3707) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-3420 XREFS 81438 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3641 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3708) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-3420 XREFS 81439 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3641 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3709) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-3420 XREFS 81440 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3641 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3710) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-3420 XREFS 81441 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3641 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3711) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-3420 XREFS 81442 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3641 {}}} SUCCS {{258 0 0-3713 {}}} CYCLES {}}
set a(0-3712) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-3420 XREFS 81443 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3641 {}}} SUCCS {{259 0 0-3713 {}}} CYCLES {}}
set a(0-3713) {NAME if#7:if:nor#1 TYPE NOR PAR 0-3420 XREFS 81444 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3711 {}} {259 0 0-3712 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3714) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-3420 XREFS 81445 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3639 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3715) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-3420 XREFS 81446 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3639 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3716) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-3420 XREFS 81447 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3639 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3717) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-3420 XREFS 81448 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3639 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3718) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-3420 XREFS 81449 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3639 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3719) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-3420 XREFS 81450 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3639 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3720) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-3420 XREFS 81451 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3639 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3721) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-3420 XREFS 81452 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3639 {}}} SUCCS {{258 0 0-3725 {}}} CYCLES {}}
set a(0-3722) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-3420 XREFS 81453 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3639 {}}} SUCCS {{258 0 0-3724 {}}} CYCLES {}}
set a(0-3723) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-3420 XREFS 81454 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3639 {}}} SUCCS {{259 0 0-3724 {}}} CYCLES {}}
set a(0-3724) {NAME if#7:if:nor TYPE NOR PAR 0-3420 XREFS 81455 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3702 {}} {258 0 0-3722 {}} {259 0 0-3723 {}}} SUCCS {{259 0 0-3725 {}}} CYCLES {}}
set a(0-3725) {NAME if#7:aif:and TYPE AND PAR 0-3420 XREFS 81456 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{130 0 0-3702 {}} {258 0 0-3721 {}} {258 0 0-3720 {}} {258 0 0-3719 {}} {258 0 0-3718 {}} {258 0 0-3717 {}} {258 0 0-3716 {}} {258 0 0-3715 {}} {258 0 0-3714 {}} {258 0 0-3713 {}} {258 0 0-3710 {}} {258 0 0-3709 {}} {258 0 0-3708 {}} {258 0 0-3707 {}} {258 0 0-3706 {}} {258 0 0-3705 {}} {258 0 0-3704 {}} {258 0 0-3703 {}} {259 0 0-3724 {}}} SUCCS {{259 0 0-3726 {}} {258 0 0-3731 {}} {258 0 0-3733 {}}} CYCLES {}}
set a(0-3726) {NAME if#7:sel TYPE SELECT PAR 0-3420 XREFS 81457 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{130 0 0-3702 {}} {259 0 0-3725 {}}} SUCCS {{146 0 0-3727 {}} {146 0 0-3728 {}} {146 0 0-3729 {}} {146 0 0-3730 {}}} CYCLES {}}
set a(0-3727) {NAME asn#290 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81458 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-3726 {}}} SUCCS {{259 0 0-3728 {}}} CYCLES {}}
set a(0-3728) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-3420 XREFS 81459 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-3726 {}} {259 0 0-3727 {}}} SUCCS {{258 0 0-3732 {}}} CYCLES {}}
set a(0-3729) {NAME asn#291 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81460 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3726 {}}} SUCCS {{259 0 0-3730 {}}} CYCLES {}}
set a(0-3730) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-3420 XREFS 81461 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{146 0 0-3726 {}} {259 0 0-3729 {}}} SUCCS {{258 0 0-3734 {}}} CYCLES {}}
set a(0-3731) {NAME and#5 TYPE AND PAR 0-3420 XREFS 81462 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.577167425} PREDS {{258 0 0-3701 {}} {258 0 0-3725 {}}} SUCCS {{259 0 0-3732 {}}} CYCLES {}}
set a(0-3732) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 6 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3420 XREFS 81463 LOC {1 0.67202905 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6002279875} PREDS {{258 0 0-3639 {}} {258 0 0-3728 {}} {258 0 0-3433 {}} {259 0 0-3731 {}}} SUCCS {{258 0 0-3773 {}} {258 0 0-4036 {}}} CYCLES {}}
set a(0-3733) {NAME and#6 TYPE AND PAR 0-3420 XREFS 81464 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 2 0.418699025} PREDS {{258 0 0-3701 {}} {258 0 0-3725 {}}} SUCCS {{259 0 0-3734 {}}} CYCLES {}}
set a(0-3734) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 6 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3420 XREFS 81465 LOC {1 0.67202905 1 0.6886972499999999 1 0.6886972499999999 1 0.7117578124999999 2 0.4417595875} PREDS {{258 0 0-3641 {}} {258 0 0-3730 {}} {258 0 0-3432 {}} {259 0 0-3733 {}}} SUCCS {{258 0 0-3799 {}} {258 0 0-3844 {}} {258 0 0-4037 {}}} CYCLES {}}
set a(0-3735) {NAME not#3 TYPE NOT PAR 0-3420 XREFS 81466 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{258 0 0-3697 {}}} SUCCS {{259 0 0-3736 {}}} CYCLES {}}
set a(0-3736) {NAME conc#1 TYPE CONCATENATE PAR 0-3420 XREFS 81467 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.54512955} PREDS {{259 0 0-3735 {}}} SUCCS {{259 0 0-3737 {}}} CYCLES {}}
set a(0-3737) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3420 XREFS 81468 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.5935741344969361} PREDS {{259 0 0-3736 {}}} SUCCS {{259 0 0-3738 {}}} CYCLES {}}
set a(0-3738) {NAME slc#3 TYPE READSLICE PAR 0-3420 XREFS 81469 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-3737 {}}} SUCCS {{259 0 0-3739 {}} {258 0 0-3766 {}} {258 0 0-3768 {}}} CYCLES {}}
set a(0-3739) {NAME sel#9 TYPE SELECT PAR 0-3420 XREFS 81470 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{259 0 0-3738 {}}} SUCCS {{146 0 0-3740 {}} {146 0 0-3741 {}} {146 0 0-3742 {}} {146 0 0-3743 {}} {146 0 0-3744 {}} {146 0 0-3745 {}} {146 0 0-3746 {}} {146 0 0-3747 {}} {146 0 0-3748 {}} {146 0 0-3749 {}} {146 0 0-3750 {}} {146 0 0-3751 {}} {146 0 0-3752 {}} {146 0 0-3753 {}} {146 0 0-3754 {}} {146 0 0-3755 {}} {146 0 0-3756 {}} {146 0 0-3757 {}} {146 0 0-3758 {}} {146 0 0-3759 {}} {130 0 0-3760 {}} {130 0 0-3761 {}}} CYCLES {}}
set a(0-3740) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-3420 XREFS 81471 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3741) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-3420 XREFS 81472 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3742) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-3420 XREFS 81473 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3743) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-3420 XREFS 81474 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3744) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-3420 XREFS 81475 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3745) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-3420 XREFS 81476 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3746) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-3420 XREFS 81477 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3747) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-3420 XREFS 81478 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3748) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-3420 XREFS 81479 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3749) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-3420 XREFS 81480 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3649 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3750) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-3420 XREFS 81481 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3751) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-3420 XREFS 81482 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3752) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-3420 XREFS 81483 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3753) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-3420 XREFS 81484 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3754) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-3420 XREFS 81485 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3755) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-3420 XREFS 81486 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3756) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-3420 XREFS 81487 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3757) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-3420 XREFS 81488 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3758) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-3420 XREFS 81489 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3645 {}}} SUCCS {{258 0 0-3760 {}}} CYCLES {}}
set a(0-3759) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-3420 XREFS 81490 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3739 {}} {258 0 0-3645 {}}} SUCCS {{259 0 0-3760 {}}} CYCLES {}}
set a(0-3760) {NAME if#9:if:nor TYPE NOR PAR 0-3420 XREFS 81491 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-3739 {}} {258 0 0-3758 {}} {258 0 0-3757 {}} {258 0 0-3756 {}} {258 0 0-3755 {}} {258 0 0-3754 {}} {258 0 0-3753 {}} {258 0 0-3752 {}} {258 0 0-3751 {}} {258 0 0-3750 {}} {258 0 0-3749 {}} {258 0 0-3748 {}} {258 0 0-3747 {}} {258 0 0-3746 {}} {258 0 0-3745 {}} {258 0 0-3744 {}} {258 0 0-3743 {}} {258 0 0-3742 {}} {258 0 0-3741 {}} {258 0 0-3740 {}} {259 0 0-3759 {}}} SUCCS {{259 0 0-3761 {}} {258 0 0-3766 {}} {258 0 0-3768 {}}} CYCLES {}}
set a(0-3761) {NAME if#9:sel TYPE SELECT PAR 0-3420 XREFS 81492 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{130 0 0-3739 {}} {259 0 0-3760 {}}} SUCCS {{146 0 0-3762 {}} {146 0 0-3763 {}} {146 0 0-3764 {}} {146 0 0-3765 {}}} CYCLES {}}
set a(0-3762) {NAME asn#292 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81493 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3761 {}}} SUCCS {{259 0 0-3763 {}}} CYCLES {}}
set a(0-3763) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-3420 XREFS 81494 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-3761 {}} {259 0 0-3762 {}}} SUCCS {{258 0 0-3767 {}}} CYCLES {}}
set a(0-3764) {NAME asn#293 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81495 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-3761 {}}} SUCCS {{259 0 0-3765 {}}} CYCLES {}}
set a(0-3765) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-3420 XREFS 81496 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 2 0.7688499999999999} PREDS {{146 0 0-3761 {}} {259 0 0-3764 {}}} SUCCS {{258 0 0-3769 {}}} CYCLES {}}
set a(0-3766) {NAME and#7 TYPE AND PAR 0-3420 XREFS 81497 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{258 0 0-3738 {}} {258 0 0-3760 {}}} SUCCS {{259 0 0-3767 {}}} CYCLES {}}
set a(0-3767) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 6 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3420 XREFS 81498 LOC {1 0.78012975 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6166347375} PREDS {{258 0 0-3645 {}} {258 0 0-3763 {}} {258 0 0-3431 {}} {259 0 0-3766 {}}} SUCCS {{258 0 0-3780 {}} {258 0 0-4038 {}}} CYCLES {}}
set a(0-3768) {NAME and#8 TYPE AND PAR 0-3420 XREFS 81499 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.7688499999999999} PREDS {{258 0 0-3738 {}} {258 0 0-3760 {}}} SUCCS {{259 0 0-3769 {}}} CYCLES {}}
set a(0-3769) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 6 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3420 XREFS 81500 LOC {1 0.78012975 1 0.9769393999999999 1 0.9769393999999999 1 0.9999999624999999 2 0.7919105624999999} PREDS {{258 0 0-3649 {}} {258 0 0-3765 {}} {258 0 0-3430 {}} {259 0 0-3768 {}}} SUCCS {{258 0 0-3829 {}} {258 0 0-4039 {}}} CYCLES {}}
set a(0-3770) {NAME asn#294 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81501 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {} SUCCS {{259 0 0-3771 {}}} CYCLES {}}
set a(0-3771) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-3420 XREFS 81502 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-3770 {}}} SUCCS {{259 0 0-3772 {}}} CYCLES {}}
set a(0-3772) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-3420 XREFS 81503 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-3771 {}}} SUCCS {{258 0 0-3775 {}}} CYCLES {}}
set a(0-3773) {NAME deltax_square_red:not TYPE NOT PAR 0-3420 XREFS 81504 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{258 0 0-3732 {}}} SUCCS {{259 0 0-3774 {}}} CYCLES {}}
set a(0-3774) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-3420 XREFS 81505 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-3773 {}}} SUCCS {{259 0 0-3775 {}}} CYCLES {}}
set a(0-3775) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-3420 XREFS 81506 LOC {1 0.69508965 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.6898713534997776} PREDS {{258 0 0-3772 {}} {259 0 0-3774 {}}} SUCCS {{259 0 0-3776 {}}} CYCLES {}}
set a(0-3776) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-3420 XREFS 81507 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-3775 {}}} SUCCS {{258 0 0-3784 {}} {258 0 0-3786 {}} {258 0 0-3792 {}}} CYCLES {}}
set a(0-3777) {NAME asn#295 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81508 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {} SUCCS {{259 0 0-3778 {}}} CYCLES {}}
set a(0-3778) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-3420 XREFS 81509 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-3777 {}}} SUCCS {{259 0 0-3779 {}}} CYCLES {}}
set a(0-3779) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-3420 XREFS 81510 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-3778 {}}} SUCCS {{258 0 0-3782 {}}} CYCLES {}}
set a(0-3780) {NAME deltax_square_blue:not TYPE NOT PAR 0-3420 XREFS 81511 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{258 0 0-3767 {}}} SUCCS {{259 0 0-3781 {}}} CYCLES {}}
set a(0-3781) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-3420 XREFS 81512 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-3780 {}}} SUCCS {{259 0 0-3782 {}}} CYCLES {}}
set a(0-3782) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-3420 XREFS 81513 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7062781034997776} PREDS {{258 0 0-3779 {}} {259 0 0-3781 {}}} SUCCS {{259 0 0-3783 {}}} CYCLES {}}
set a(0-3783) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-3420 XREFS 81514 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-3782 {}}} SUCCS {{258 0 0-3814 {}} {258 0 0-3816 {}} {258 0 0-3822 {}}} CYCLES {}}
set a(0-3784) {NAME slc#11 TYPE READSLICE PAR 0-3420 XREFS 81515 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{258 0 0-3776 {}}} SUCCS {{259 0 0-3785 {}}} CYCLES {}}
set a(0-3785) {NAME asel#39 TYPE SELECT PAR 0-3420 XREFS 81516 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-3784 {}}} SUCCS {{146 0 0-3786 {}} {146 0 0-3787 {}} {146 0 0-3788 {}} {146 0 0-3789 {}} {146 0 0-3790 {}} {146 0 0-3791 {}}} CYCLES {}}
set a(0-3786) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-3420 XREFS 81517 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-3785 {}} {258 0 0-3776 {}}} SUCCS {{259 0 0-3787 {}}} CYCLES {}}
set a(0-3787) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-3420 XREFS 81518 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-3785 {}} {259 0 0-3786 {}}} SUCCS {{259 0 0-3788 {}}} CYCLES {}}
set a(0-3788) {NAME if#15:conc TYPE CONCATENATE PAR 0-3420 XREFS 81519 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-3785 {}} {259 0 0-3787 {}}} SUCCS {{259 0 0-3789 {}}} CYCLES {}}
set a(0-3789) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81520 LOC {1 0.784733025 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.7755038093138832} PREDS {{146 0 0-3785 {}} {259 0 0-3788 {}}} SUCCS {{259 0 0-3790 {}}} CYCLES {}}
set a(0-3790) {NAME aif#39:slc TYPE READSLICE PAR 0-3420 XREFS 81521 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-3785 {}} {259 0 0-3789 {}}} SUCCS {{259 0 0-3791 {}}} CYCLES {}}
set a(0-3791) {NAME if#15:not TYPE NOT PAR 0-3420 XREFS 81522 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-3785 {}} {259 0 0-3790 {}}} SUCCS {{258 0 0-3794 {}}} CYCLES {}}
set a(0-3792) {NAME slc#6 TYPE READSLICE PAR 0-3420 XREFS 81523 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.77550385} PREDS {{258 0 0-3776 {}}} SUCCS {{259 0 0-3793 {}}} CYCLES {}}
set a(0-3793) {NAME if#15:not#2 TYPE NOT PAR 0-3420 XREFS 81524 LOC {1 0.784733025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-3792 {}}} SUCCS {{259 0 0-3794 {}}} CYCLES {}}
set a(0-3794) {NAME if#15:and TYPE AND PAR 0-3420 XREFS 81525 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{258 0 0-3791 {}} {258 0 0-3429 {}} {259 0 0-3793 {}}} SUCCS {{259 0 0-3795 {}} {258 0 0-3813 {}}} CYCLES {}}
set a(0-3795) {NAME asel#41 TYPE SELECT PAR 0-3420 XREFS 81526 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-3794 {}}} SUCCS {{146 0 0-3796 {}} {146 0 0-3797 {}} {146 0 0-3798 {}} {146 0 0-3799 {}} {146 0 0-3800 {}} {146 0 0-3801 {}} {130 0 0-3802 {}} {146 0 0-3803 {}} {130 0 0-3804 {}}} CYCLES {}}
set a(0-3796) {NAME asn#296 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81527 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-3795 {}}} SUCCS {{259 0 0-3797 {}}} CYCLES {}}
set a(0-3797) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-3420 XREFS 81528 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-3795 {}} {259 0 0-3796 {}}} SUCCS {{259 0 0-3798 {}}} CYCLES {}}
set a(0-3798) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-3420 XREFS 81529 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-3795 {}} {259 0 0-3797 {}}} SUCCS {{258 0 0-3801 {}}} CYCLES {}}
set a(0-3799) {NAME deltay_square_red:not TYPE NOT PAR 0-3420 XREFS 81530 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-3795 {}} {258 0 0-3734 {}}} SUCCS {{259 0 0-3800 {}}} CYCLES {}}
set a(0-3800) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-3420 XREFS 81531 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-3795 {}} {259 0 0-3799 {}}} SUCCS {{259 0 0-3801 {}}} CYCLES {}}
set a(0-3801) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-3420 XREFS 81532 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8651471784997776} PREDS {{146 0 0-3795 {}} {258 0 0-3798 {}} {259 0 0-3800 {}}} SUCCS {{259 0 0-3802 {}}} CYCLES {}}
set a(0-3802) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-3420 XREFS 81533 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-3795 {}} {259 0 0-3801 {}}} SUCCS {{259 0 0-3803 {}} {258 0 0-3805 {}} {258 0 0-3811 {}}} CYCLES {}}
set a(0-3803) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-3420 XREFS 81534 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-3795 {}} {259 0 0-3802 {}}} SUCCS {{259 0 0-3804 {}}} CYCLES {}}
set a(0-3804) {NAME aif#41:asel TYPE SELECT PAR 0-3420 XREFS 81535 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-3795 {}} {259 0 0-3803 {}}} SUCCS {{146 0 0-3805 {}} {146 0 0-3806 {}} {146 0 0-3807 {}} {146 0 0-3808 {}} {146 0 0-3809 {}} {146 0 0-3810 {}}} CYCLES {}}
set a(0-3805) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-3420 XREFS 81536 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-3804 {}} {258 0 0-3802 {}}} SUCCS {{259 0 0-3806 {}}} CYCLES {}}
set a(0-3806) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-3420 XREFS 81537 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-3804 {}} {259 0 0-3805 {}}} SUCCS {{259 0 0-3807 {}}} CYCLES {}}
set a(0-3807) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-3420 XREFS 81538 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-3804 {}} {259 0 0-3806 {}}} SUCCS {{259 0 0-3808 {}}} CYCLES {}}
set a(0-3808) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81539 LOC {2 0.0 2 0.865147225 2 0.865147225 2 0.9507796343138831 2 0.9507796343138831} PREDS {{146 0 0-3804 {}} {259 0 0-3807 {}}} SUCCS {{259 0 0-3809 {}}} CYCLES {}}
set a(0-3809) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-3420 XREFS 81540 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-3804 {}} {259 0 0-3808 {}}} SUCCS {{259 0 0-3810 {}}} CYCLES {}}
set a(0-3810) {NAME if#15:not#1 TYPE NOT PAR 0-3420 XREFS 81541 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-3804 {}} {259 0 0-3809 {}}} SUCCS {{258 0 0-3813 {}}} CYCLES {}}
set a(0-3811) {NAME aif#41:slc TYPE READSLICE PAR 0-3420 XREFS 81542 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.9507796749999999} PREDS {{258 0 0-3802 {}}} SUCCS {{259 0 0-3812 {}}} CYCLES {}}
set a(0-3812) {NAME if#15:not#3 TYPE NOT PAR 0-3420 XREFS 81543 LOC {1 0.9600088499999999 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-3811 {}}} SUCCS {{259 0 0-3813 {}}} CYCLES {}}
set a(0-3813) {NAME if#15:and#2 TYPE AND PAR 0-3420 XREFS 81544 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-3794 {}} {258 0 0-3810 {}} {258 0 0-3428 {}} {259 0 0-3812 {}}} SUCCS {{258 0 0-4010 {}} {258 0 0-4015 {}} {258 0 0-4022 {}}} CYCLES {}}
set a(0-3814) {NAME slc#12 TYPE READSLICE PAR 0-3420 XREFS 81545 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{258 0 0-3783 {}}} SUCCS {{259 0 0-3815 {}}} CYCLES {}}
set a(0-3815) {NAME asel#45 TYPE SELECT PAR 0-3420 XREFS 81546 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-3814 {}}} SUCCS {{146 0 0-3816 {}} {146 0 0-3817 {}} {146 0 0-3818 {}} {146 0 0-3819 {}} {146 0 0-3820 {}} {146 0 0-3821 {}}} CYCLES {}}
set a(0-3816) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-3420 XREFS 81547 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-3815 {}} {258 0 0-3783 {}}} SUCCS {{259 0 0-3817 {}}} CYCLES {}}
set a(0-3817) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-3420 XREFS 81548 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-3815 {}} {259 0 0-3816 {}}} SUCCS {{259 0 0-3818 {}}} CYCLES {}}
set a(0-3818) {NAME if#16:conc TYPE CONCATENATE PAR 0-3420 XREFS 81549 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-3815 {}} {259 0 0-3817 {}}} SUCCS {{259 0 0-3819 {}}} CYCLES {}}
set a(0-3819) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81550 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.7919105593138831} PREDS {{146 0 0-3815 {}} {259 0 0-3818 {}}} SUCCS {{259 0 0-3820 {}}} CYCLES {}}
set a(0-3820) {NAME aif#45:slc TYPE READSLICE PAR 0-3420 XREFS 81551 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-3815 {}} {259 0 0-3819 {}}} SUCCS {{259 0 0-3821 {}}} CYCLES {}}
set a(0-3821) {NAME if#16:not TYPE NOT PAR 0-3420 XREFS 81552 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-3815 {}} {259 0 0-3820 {}}} SUCCS {{258 0 0-3824 {}}} CYCLES {}}
set a(0-3822) {NAME slc#7 TYPE READSLICE PAR 0-3420 XREFS 81553 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7919105999999999} PREDS {{258 0 0-3783 {}}} SUCCS {{259 0 0-3823 {}}} CYCLES {}}
set a(0-3823) {NAME if#16:not#2 TYPE NOT PAR 0-3420 XREFS 81554 LOC {1 0.8928337249999999 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-3822 {}}} SUCCS {{259 0 0-3824 {}}} CYCLES {}}
set a(0-3824) {NAME if#16:and TYPE AND PAR 0-3420 XREFS 81555 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{258 0 0-3821 {}} {258 0 0-3427 {}} {259 0 0-3823 {}}} SUCCS {{259 0 0-3825 {}} {258 0 0-3843 {}}} CYCLES {}}
set a(0-3825) {NAME asel#47 TYPE SELECT PAR 0-3420 XREFS 81556 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-3824 {}}} SUCCS {{146 0 0-3826 {}} {146 0 0-3827 {}} {146 0 0-3828 {}} {146 0 0-3829 {}} {146 0 0-3830 {}} {146 0 0-3831 {}} {130 0 0-3832 {}} {146 0 0-3833 {}} {130 0 0-3834 {}}} CYCLES {}}
set a(0-3826) {NAME asn#297 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81557 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-3825 {}}} SUCCS {{259 0 0-3827 {}}} CYCLES {}}
set a(0-3827) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-3420 XREFS 81558 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-3825 {}} {259 0 0-3826 {}}} SUCCS {{259 0 0-3828 {}}} CYCLES {}}
set a(0-3828) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-3420 XREFS 81559 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-3825 {}} {259 0 0-3827 {}}} SUCCS {{258 0 0-3831 {}}} CYCLES {}}
set a(0-3829) {NAME deltay_square_blue:not TYPE NOT PAR 0-3420 XREFS 81560 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-3825 {}} {258 0 0-3769 {}}} SUCCS {{259 0 0-3830 {}}} CYCLES {}}
set a(0-3830) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-3420 XREFS 81561 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-3825 {}} {259 0 0-3829 {}}} SUCCS {{259 0 0-3831 {}}} CYCLES {}}
set a(0-3831) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 10 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-3420 XREFS 81562 LOC {2 0.0 2 0.7919105999999999 2 0.7919105999999999 2 0.8815539284997775 2 0.8815539284997775} PREDS {{146 0 0-3825 {}} {258 0 0-3828 {}} {259 0 0-3830 {}}} SUCCS {{259 0 0-3832 {}}} CYCLES {}}
set a(0-3832) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-3420 XREFS 81563 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-3825 {}} {259 0 0-3831 {}}} SUCCS {{259 0 0-3833 {}} {258 0 0-3835 {}} {258 0 0-3841 {}}} CYCLES {}}
set a(0-3833) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-3420 XREFS 81564 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-3825 {}} {259 0 0-3832 {}}} SUCCS {{259 0 0-3834 {}}} CYCLES {}}
set a(0-3834) {NAME aif#47:asel TYPE SELECT PAR 0-3420 XREFS 81565 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-3825 {}} {259 0 0-3833 {}}} SUCCS {{146 0 0-3835 {}} {146 0 0-3836 {}} {146 0 0-3837 {}} {146 0 0-3838 {}} {146 0 0-3839 {}} {146 0 0-3840 {}}} CYCLES {}}
set a(0-3835) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-3420 XREFS 81566 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-3834 {}} {258 0 0-3832 {}}} SUCCS {{259 0 0-3836 {}}} CYCLES {}}
set a(0-3836) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-3420 XREFS 81567 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-3834 {}} {259 0 0-3835 {}}} SUCCS {{259 0 0-3837 {}}} CYCLES {}}
set a(0-3837) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-3420 XREFS 81568 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-3834 {}} {259 0 0-3836 {}}} SUCCS {{259 0 0-3838 {}}} CYCLES {}}
set a(0-3838) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81569 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.9671863843138832 2 0.9671863843138832} PREDS {{146 0 0-3834 {}} {259 0 0-3837 {}}} SUCCS {{259 0 0-3839 {}}} CYCLES {}}
set a(0-3839) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-3420 XREFS 81570 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3834 {}} {259 0 0-3838 {}}} SUCCS {{259 0 0-3840 {}}} CYCLES {}}
set a(0-3840) {NAME if#16:not#1 TYPE NOT PAR 0-3420 XREFS 81571 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3834 {}} {259 0 0-3839 {}}} SUCCS {{258 0 0-3843 {}}} CYCLES {}}
set a(0-3841) {NAME aif#47:slc TYPE READSLICE PAR 0-3420 XREFS 81572 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.967186425} PREDS {{258 0 0-3832 {}}} SUCCS {{259 0 0-3842 {}}} CYCLES {}}
set a(0-3842) {NAME if#16:not#3 TYPE NOT PAR 0-3420 XREFS 81573 LOC {2 0.089643375 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-3841 {}}} SUCCS {{259 0 0-3843 {}}} CYCLES {}}
set a(0-3843) {NAME if#16:and#2 TYPE AND PAR 0-3420 XREFS 81574 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-3824 {}} {258 0 0-3840 {}} {258 0 0-3426 {}} {259 0 0-3842 {}}} SUCCS {{258 0 0-4012 {}} {258 0 0-4017 {}} {258 0 0-4025 {}}} CYCLES {}}
set a(0-3844) {NAME volume_current:not TYPE NOT PAR 0-3420 XREFS 81575 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 2 0.441759625} PREDS {{258 0 0-3734 {}}} SUCCS {{259 0 0-3845 {}}} CYCLES {}}
set a(0-3845) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 11 NAME acc#8 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-3420 XREFS 81576 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 1 0.7972837313734282 2 0.5272855063734283} PREDS {{259 0 0-3844 {}}} SUCCS {{259 0 0-3846 {}} {258 0 0-3848 {}} {258 0 0-3851 {}} {258 0 0-3855 {}} {258 0 0-3870 {}} {258 0 0-3877 {}} {258 0 0-3879 {}} {258 0 0-3885 {}} {258 0 0-3886 {}} {258 0 0-3887 {}} {258 0 0-3893 {}}} CYCLES {}}
set a(0-3846) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-3420 XREFS 81577 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-3845 {}}} SUCCS {{259 0 0-3847 {}}} CYCLES {}}
set a(0-3847) {NAME volume_current:conc#20 TYPE CONCATENATE PAR 0-3420 XREFS 81578 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-3846 {}}} SUCCS {{258 0 0-3853 {}}} CYCLES {}}
set a(0-3848) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-3420 XREFS 81579 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{258 0 0-3845 {}}} SUCCS {{259 0 0-3849 {}}} CYCLES {}}
set a(0-3849) {NAME volume_current:not#1 TYPE NOT PAR 0-3420 XREFS 81580 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-3848 {}}} SUCCS {{259 0 0-3850 {}}} CYCLES {}}
set a(0-3850) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-3420 XREFS 81581 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{259 0 0-3849 {}}} SUCCS {{258 0 0-3852 {}}} CYCLES {}}
set a(0-3851) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-3420 XREFS 81582 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{258 0 0-3845 {}}} SUCCS {{259 0 0-3852 {}}} CYCLES {}}
set a(0-3852) {NAME volume_current:conc#21 TYPE CONCATENATE PAR 0-3420 XREFS 81583 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.52728555} PREDS {{258 0 0-3850 {}} {259 0 0-3851 {}}} SUCCS {{259 0 0-3853 {}}} CYCLES {}}
set a(0-3853) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3420 XREFS 81584 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 1 0.845728359496936 2 0.5757301344969361} PREDS {{258 0 0-3847 {}} {259 0 0-3852 {}}} SUCCS {{259 0 0-3854 {}}} CYCLES {}}
set a(0-3854) {NAME volume_current:slc TYPE READSLICE PAR 0-3420 XREFS 81585 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 2 0.575730175} PREDS {{259 0 0-3853 {}}} SUCCS {{258 0 0-3857 {}}} CYCLES {}}
set a(0-3855) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-3420 XREFS 81586 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.575730175} PREDS {{258 0 0-3845 {}}} SUCCS {{259 0 0-3856 {}}} CYCLES {}}
set a(0-3856) {NAME volume_current:conc TYPE CONCATENATE PAR 0-3420 XREFS 81587 LOC {1 0.780615575 1 0.8457283999999999 1 0.8457283999999999 2 0.575730175} PREDS {{259 0 0-3855 {}}} SUCCS {{259 0 0-3857 {}}} CYCLES {}}
set a(0-3857) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3420 XREFS 81588 LOC {1 0.8290601999999999 1 0.8457283999999999 1 0.8457283999999999 1 0.8941729844969359 2 0.624174759496936} PREDS {{258 0 0-3854 {}} {259 0 0-3856 {}}} SUCCS {{259 0 0-3858 {}} {258 0 0-3861 {}} {258 0 0-3863 {}} {258 0 0-3865 {}} {258 0 0-3867 {}}} CYCLES {}}
set a(0-3858) {NAME volume_current:slc(acc.imod)#1 TYPE READSLICE PAR 0-3420 XREFS 81589 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{259 0 0-3857 {}}} SUCCS {{259 0 0-3859 {}}} CYCLES {}}
set a(0-3859) {NAME volume_current:not#2 TYPE NOT PAR 0-3420 XREFS 81590 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{259 0 0-3858 {}}} SUCCS {{259 0 0-3860 {}}} CYCLES {}}
set a(0-3860) {NAME volume_current:xor TYPE XOR PAR 0-3420 XREFS 81591 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{259 0 0-3859 {}}} SUCCS {{258 0 0-3862 {}}} CYCLES {}}
set a(0-3861) {NAME volume_current:slc(acc.imod) TYPE READSLICE PAR 0-3420 XREFS 81592 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6241747999999999} PREDS {{258 0 0-3857 {}}} SUCCS {{259 0 0-3862 {}}} CYCLES {}}
set a(0-3862) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 1 NAME volume_current:acc#4 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-3420 XREFS 81593 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 1 0.91562873625 2 0.6456305112499999} PREDS {{258 0 0-3860 {}} {259 0 0-3861 {}}} SUCCS {{258 0 0-3864 {}}} CYCLES {}}
set a(0-3863) {NAME volume_current:slc(acc.imod)#6 TYPE READSLICE PAR 0-3420 XREFS 81594 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.64563055} PREDS {{258 0 0-3857 {}}} SUCCS {{259 0 0-3864 {}}} CYCLES {}}
set a(0-3864) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME volume_current:acc#2 TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-3420 XREFS 81595 LOC {1 0.8989605749999999 1 0.915628775 1 0.915628775 1 0.9592168898622738 2 0.6892186648622739} PREDS {{258 0 0-3862 {}} {259 0 0-3863 {}}} SUCCS {{258 0 0-3869 {}} {258 0 0-3880 {}} {258 0 0-3882 {}} {258 0 0-3883 {}} {258 0 0-3884 {}}} CYCLES {}}
set a(0-3865) {NAME volume_current:slc(acc.imod)#4 TYPE READSLICE PAR 0-3420 XREFS 81596 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6892187249999999} PREDS {{258 0 0-3857 {}}} SUCCS {{259 0 0-3866 {}}} CYCLES {}}
set a(0-3866) {NAME volume_current:conc#23 TYPE CONCATENATE PAR 0-3420 XREFS 81597 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{259 0 0-3865 {}}} SUCCS {{258 0 0-3874 {}}} CYCLES {}}
set a(0-3867) {NAME volume_current:slc(acc.imod)#5 TYPE READSLICE PAR 0-3420 XREFS 81598 LOC {1 0.8775048249999999 1 0.894173025 1 0.894173025 2 0.6892187249999999} PREDS {{258 0 0-3857 {}}} SUCCS {{259 0 0-3868 {}}} CYCLES {}}
set a(0-3868) {NAME volume_current:not#5 TYPE NOT PAR 0-3420 XREFS 81599 LOC {1 0.8775048249999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{259 0 0-3867 {}}} SUCCS {{258 0 0-3873 {}}} CYCLES {}}
set a(0-3869) {NAME volume_current:slc(acc.imod#1) TYPE READSLICE PAR 0-3420 XREFS 81600 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{258 0 0-3864 {}}} SUCCS {{258 0 0-3872 {}}} CYCLES {}}
set a(0-3870) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-3420 XREFS 81601 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.6892187249999999} PREDS {{258 0 0-3845 {}}} SUCCS {{259 0 0-3871 {}}} CYCLES {}}
set a(0-3871) {NAME volume_current:not#3 TYPE NOT PAR 0-3420 XREFS 81602 LOC {1 0.780615575 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{259 0 0-3870 {}}} SUCCS {{259 0 0-3872 {}}} CYCLES {}}
set a(0-3872) {NAME volume_current:nand TYPE NAND PAR 0-3420 XREFS 81603 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{258 0 0-3869 {}} {259 0 0-3871 {}}} SUCCS {{259 0 0-3873 {}}} CYCLES {}}
set a(0-3873) {NAME volume_current:conc#24 TYPE CONCATENATE PAR 0-3420 XREFS 81604 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.6892187249999999} PREDS {{258 0 0-3868 {}} {259 0 0-3872 {}}} SUCCS {{259 0 0-3874 {}}} CYCLES {}}
set a(0-3874) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,0,3) AREA_SCORE 3.31 QUANTITY 1 NAME volume_current:acc#5 TYPE ACCU DELAY {0.65 ns} LIBRARY_DELAY {0.65 ns} PAR 0-3420 XREFS 81605 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 1 0.9999999600894752 2 0.7300017350894752} PREDS {{258 0 0-3866 {}} {259 0 0-3873 {}}} SUCCS {{259 0 0-3875 {}}} CYCLES {}}
set a(0-3875) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-3420 XREFS 81606 LOC {1 0.9833318 1 1.0 1 1.0 2 0.730001775} PREDS {{259 0 0-3874 {}}} SUCCS {{259 0 0-3876 {}}} CYCLES {}}
set a(0-3876) {NAME volume_current:conc#25 TYPE CONCATENATE PAR 0-3420 XREFS 81607 LOC {1 0.9833318 2 0.730001775 2 0.730001775 2 0.730001775} PREDS {{259 0 0-3875 {}}} SUCCS {{258 0 0-3891 {}}} CYCLES {}}
set a(0-3877) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-3420 XREFS 81608 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-3845 {}}} SUCCS {{259 0 0-3878 {}}} CYCLES {}}
set a(0-3878) {NAME volume_current:conc#22 TYPE CONCATENATE PAR 0-3420 XREFS 81609 LOC {1 0.780615575 2 0.730001775 2 0.730001775 2 0.730001775} PREDS {{259 0 0-3877 {}}} SUCCS {{258 0 0-3890 {}}} CYCLES {}}
set a(0-3879) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-3420 XREFS 81610 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-3845 {}}} SUCCS {{258 0 0-3889 {}}} CYCLES {}}
set a(0-3880) {NAME volume_current:slc(acc.imod#1)#1 TYPE READSLICE PAR 0-3420 XREFS 81611 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-3864 {}}} SUCCS {{259 0 0-3881 {}}} CYCLES {}}
set a(0-3881) {NAME volume_current:not#4 TYPE NOT PAR 0-3420 XREFS 81612 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{259 0 0-3880 {}}} SUCCS {{258 0 0-3889 {}}} CYCLES {}}
set a(0-3882) {NAME volume_current:slc(acc.imod#1)#2 TYPE READSLICE PAR 0-3420 XREFS 81613 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-3864 {}}} SUCCS {{258 0 0-3888 {}}} CYCLES {}}
set a(0-3883) {NAME volume_current:slc(acc.imod#1)#3 TYPE READSLICE PAR 0-3420 XREFS 81614 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-3864 {}}} SUCCS {{258 0 0-3888 {}}} CYCLES {}}
set a(0-3884) {NAME volume_current:slc(acc.imod#1)#4 TYPE READSLICE PAR 0-3420 XREFS 81615 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-3864 {}}} SUCCS {{258 0 0-3888 {}}} CYCLES {}}
set a(0-3885) {NAME volume_current:slc(acc.idiv)#20 TYPE READSLICE PAR 0-3420 XREFS 81616 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-3845 {}}} SUCCS {{258 0 0-3888 {}}} CYCLES {}}
set a(0-3886) {NAME volume_current:slc(acc.idiv)#21 TYPE READSLICE PAR 0-3420 XREFS 81617 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-3845 {}}} SUCCS {{258 0 0-3888 {}}} CYCLES {}}
set a(0-3887) {NAME volume_current:slc(acc.idiv)#13 TYPE READSLICE PAR 0-3420 XREFS 81618 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.730001775} PREDS {{258 0 0-3845 {}}} SUCCS {{259 0 0-3888 {}}} CYCLES {}}
set a(0-3888) {NAME volume_current:or TYPE OR PAR 0-3420 XREFS 81619 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-3886 {}} {258 0 0-3885 {}} {258 0 0-3884 {}} {258 0 0-3883 {}} {258 0 0-3882 {}} {259 0 0-3887 {}}} SUCCS {{259 0 0-3889 {}}} CYCLES {}}
set a(0-3889) {NAME and#1 TYPE AND PAR 0-3420 XREFS 81620 LOC {1 0.9425487499999999 1 0.95921695 1 0.95921695 2 0.730001775} PREDS {{258 0 0-3881 {}} {258 0 0-3879 {}} {259 0 0-3888 {}}} SUCCS {{259 0 0-3890 {}}} CYCLES {}}
set a(0-3890) {NAME volume_current:conc#26 TYPE CONCATENATE PAR 0-3420 XREFS 81621 LOC {1 0.9425487499999999 2 0.730001775 2 0.730001775 2 0.730001775} PREDS {{258 0 0-3878 {}} {259 0 0-3889 {}}} SUCCS {{259 0 0-3891 {}}} CYCLES {}}
set a(0-3891) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME volume_current:acc#6 TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-3420 XREFS 81622 LOC {2 0.0 2 0.730001775 2 0.730001775 2 0.7674027770708272 2 0.7674027770708272} PREDS {{258 0 0-3876 {}} {259 0 0-3890 {}}} SUCCS {{259 0 0-3892 {}}} CYCLES {}}
set a(0-3892) {NAME volume_current:slc#2 TYPE READSLICE PAR 0-3420 XREFS 81623 LOC {2 0.03740105 2 0.767402825 2 0.767402825 2 0.767402825} PREDS {{259 0 0-3891 {}}} SUCCS {{258 0 0-3894 {}}} CYCLES {}}
set a(0-3893) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-3420 XREFS 81624 LOC {1 0.780615575 1 0.7972837749999999 1 0.7972837749999999 2 0.767402825} PREDS {{258 0 0-3845 {}}} SUCCS {{259 0 0-3894 {}}} CYCLES {}}
set a(0-3894) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 1 NAME volume_current:acc#1 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-3420 XREFS 81625 LOC {2 0.03740105 2 0.767402825 2 0.767402825 2 0.8209264899089294 2 0.8209264899089294} PREDS {{258 0 0-3892 {}} {259 0 0-3893 {}}} SUCCS {{259 0 0-3895 {}} {258 0 0-3912 {}}} CYCLES {}}
set a(0-3895) {NAME if#17:conc TYPE CONCATENATE PAR 0-3420 XREFS 81626 LOC {2 0.090924775 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{259 0 0-3894 {}}} SUCCS {{258 0 0-3899 {}}} CYCLES {}}
set a(0-3896) {NAME if#17:asn TYPE ASSIGN PAR 0-3420 XREFS 81627 LOC {1 0.269998225 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{262 0 0-4040 {}}} SUCCS {{259 0 0-3897 {}} {256 0 0-4040 {}}} CYCLES {}}
set a(0-3897) {NAME not#9 TYPE NOT PAR 0-3420 XREFS 81628 LOC {1 0.269998225 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{259 0 0-3896 {}}} SUCCS {{259 0 0-3898 {}}} CYCLES {}}
set a(0-3898) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-3420 XREFS 81629 LOC {1 0.269998225 2 0.8209265499999999 2 0.8209265499999999 2 0.8209265499999999} PREDS {{259 0 0-3897 {}}} SUCCS {{259 0 0-3899 {}}} CYCLES {}}
set a(0-3899) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,0,6) AREA_SCORE 7.28 QUANTITY 1 NAME if#17:acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-3420 XREFS 81630 LOC {2 0.090924775 2 0.8209265499999999 2 0.8209265499999999 2 0.8845767657468814 2 0.8845767657468814} PREDS {{258 0 0-3895 {}} {259 0 0-3898 {}}} SUCCS {{259 0 0-3900 {}}} CYCLES {}}
set a(0-3900) {NAME if#17:slc TYPE READSLICE PAR 0-3420 XREFS 81631 LOC {2 0.15457505 2 0.884576825 2 0.884576825 2 0.884576825} PREDS {{259 0 0-3899 {}}} SUCCS {{259 0 0-3901 {}} {258 0 0-3905 {}}} CYCLES {}}
set a(0-3901) {NAME if#17:slc(acc#12.cse) TYPE READSLICE PAR 0-3420 XREFS 81632 LOC {2 0.15457505 2 0.884576825 2 0.884576825 2 0.884576825} PREDS {{259 0 0-3900 {}}} SUCCS {{259 0 0-3902 {}}} CYCLES {}}
set a(0-3902) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#17:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-3420 XREFS 81633 LOC {2 0.15457505 2 0.884576825 2 0.884576825 2 0.9281649398622739 2 0.9281649398622739} PREDS {{259 0 0-3901 {}}} SUCCS {{259 0 0-3903 {}}} CYCLES {}}
set a(0-3903) {NAME slc#8 TYPE READSLICE PAR 0-3420 XREFS 81634 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{259 0 0-3902 {}}} SUCCS {{259 0 0-3904 {}} {258 0 0-3910 {}}} CYCLES {}}
set a(0-3904) {NAME asel#51 TYPE SELECT PAR 0-3420 XREFS 81635 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{259 0 0-3903 {}}} SUCCS {{146 0 0-3905 {}} {146 0 0-3906 {}} {146 0 0-3907 {}} {146 0 0-3908 {}}} CYCLES {}}
set a(0-3905) {NAME aif#51:not#1 TYPE NOT PAR 0-3420 XREFS 81636 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9281649999999999} PREDS {{146 0 0-3904 {}} {258 0 0-3900 {}}} SUCCS {{259 0 0-3906 {}}} CYCLES {}}
set a(0-3906) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,3,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME aif#51:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-3420 XREFS 81637 LOC {2 0.198163225 2 0.9281649999999999 2 0.9281649999999999 2 0.9769393505936803 2 0.9769393505936803} PREDS {{146 0 0-3904 {}} {259 0 0-3905 {}}} SUCCS {{259 0 0-3907 {}}} CYCLES {}}
set a(0-3907) {NAME aif#51:slc TYPE READSLICE PAR 0-3420 XREFS 81638 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-3904 {}} {259 0 0-3906 {}}} SUCCS {{259 0 0-3908 {}}} CYCLES {}}
set a(0-3908) {NAME if#17:not TYPE NOT PAR 0-3420 XREFS 81639 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-3904 {}} {259 0 0-3907 {}}} SUCCS {{258 0 0-3911 {}}} CYCLES {}}
set a(0-3909) {NAME asn#298 TYPE ASSIGN PAR 0-3420 XREFS 81640 LOC {1 0.269998225 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{262 0 0-4040 {}}} SUCCS {{258 0 0-3912 {}} {256 0 0-4040 {}}} CYCLES {}}
set a(0-3910) {NAME if#17:not#1 TYPE NOT PAR 0-3420 XREFS 81641 LOC {2 0.198163225 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-3903 {}}} SUCCS {{259 0 0-3911 {}}} CYCLES {}}
set a(0-3911) {NAME if#17:and TYPE AND PAR 0-3420 XREFS 81642 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-3908 {}} {258 0 0-3425 {}} {259 0 0-3910 {}}} SUCCS {{259 0 0-3912 {}}} CYCLES {}}
set a(0-3912) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-3420 XREFS 81643 LOC {2 0.246937625 2 0.9769393999999999 2 0.9769393999999999 2 0.9999999624999999 2 0.9999999624999999} PREDS {{258 0 0-3909 {}} {258 0 0-3894 {}} {259 0 0-3911 {}}} SUCCS {{259 0 0-3913 {}} {258 0 0-4040 {}}} CYCLES {}}
set a(0-3913) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-3420 XREFS 81644 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-3913 {}} {80 0 0-4030 {}} {259 0 0-3912 {}}} SUCCS {{260 0 0-3913 {}} {80 0 0-4030 {}}} CYCLES {}}
set a(0-3914) {NAME osel#2 TYPE SELECT PAR 0-3420 XREFS 81645 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-3614 {}}} SUCCS {{146 0 0-3915 {}} {146 0 0-3916 {}} {146 0 0-3917 {}} {146 0 0-3918 {}} {146 0 0-3919 {}} {146 0 0-3920 {}} {146 0 0-3921 {}} {146 0 0-3922 {}} {146 0 0-3923 {}} {146 0 0-3924 {}} {146 0 0-3925 {}} {146 0 0-3926 {}} {146 0 0-3927 {}} {146 0 0-3928 {}} {146 0 0-3929 {}} {146 0 0-3930 {}} {146 0 0-3931 {}} {146 0 0-3932 {}} {146 0 0-3933 {}} {146 0 0-3934 {}} {146 0 0-3935 {}} {146 0 0-3936 {}}} CYCLES {}}
set a(0-3915) {NAME oelse#2:asn TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81646 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}}} SUCCS {{259 0 0-3916 {}}} CYCLES {}}
set a(0-3916) {NAME oelse#2:slc(vga_xy#1) TYPE READSLICE PAR 0-3420 XREFS 81647 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}} {259 0 0-3915 {}}} SUCCS {{258 0 0-3936 {}}} CYCLES {}}
set a(0-3917) {NAME oelse#2:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81648 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}}} SUCCS {{259 0 0-3918 {}}} CYCLES {}}
set a(0-3918) {NAME oelse#2:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-3420 XREFS 81649 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}} {259 0 0-3917 {}}} SUCCS {{258 0 0-3936 {}}} CYCLES {}}
set a(0-3919) {NAME oelse#2:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81650 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}}} SUCCS {{259 0 0-3920 {}}} CYCLES {}}
set a(0-3920) {NAME oelse#2:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-3420 XREFS 81651 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}} {259 0 0-3919 {}}} SUCCS {{258 0 0-3936 {}}} CYCLES {}}
set a(0-3921) {NAME oelse#2:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81652 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}}} SUCCS {{259 0 0-3922 {}}} CYCLES {}}
set a(0-3922) {NAME oelse#2:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-3420 XREFS 81653 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}} {259 0 0-3921 {}}} SUCCS {{258 0 0-3936 {}}} CYCLES {}}
set a(0-3923) {NAME oelse#2:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81654 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}}} SUCCS {{259 0 0-3924 {}}} CYCLES {}}
set a(0-3924) {NAME oelse#2:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-3420 XREFS 81655 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}} {259 0 0-3923 {}}} SUCCS {{258 0 0-3935 {}}} CYCLES {}}
set a(0-3925) {NAME oelse#2:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81656 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}}} SUCCS {{259 0 0-3926 {}}} CYCLES {}}
set a(0-3926) {NAME oelse#2:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-3420 XREFS 81657 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}} {259 0 0-3925 {}}} SUCCS {{258 0 0-3935 {}}} CYCLES {}}
set a(0-3927) {NAME oelse#2:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81658 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}}} SUCCS {{259 0 0-3928 {}}} CYCLES {}}
set a(0-3928) {NAME oelse#2:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-3420 XREFS 81659 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}} {259 0 0-3927 {}}} SUCCS {{258 0 0-3935 {}}} CYCLES {}}
set a(0-3929) {NAME oelse#2:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81660 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}}} SUCCS {{259 0 0-3930 {}}} CYCLES {}}
set a(0-3930) {NAME oelse#2:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-3420 XREFS 81661 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}} {259 0 0-3929 {}}} SUCCS {{258 0 0-3935 {}}} CYCLES {}}
set a(0-3931) {NAME oelse#2:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81662 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}}} SUCCS {{259 0 0-3932 {}}} CYCLES {}}
set a(0-3932) {NAME oelse#2:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-3420 XREFS 81663 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}} {259 0 0-3931 {}}} SUCCS {{258 0 0-3935 {}}} CYCLES {}}
set a(0-3933) {NAME oelse#2:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81664 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}}} SUCCS {{259 0 0-3934 {}}} CYCLES {}}
set a(0-3934) {NAME oelse#2:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-3420 XREFS 81665 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}} {259 0 0-3933 {}}} SUCCS {{259 0 0-3935 {}}} CYCLES {}}
set a(0-3935) {NAME oelse#2:nor TYPE NOR PAR 0-3420 XREFS 81666 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}} {258 0 0-3932 {}} {258 0 0-3930 {}} {258 0 0-3928 {}} {258 0 0-3926 {}} {258 0 0-3924 {}} {259 0 0-3934 {}}} SUCCS {{259 0 0-3936 {}}} CYCLES {}}
set a(0-3936) {NAME oelse#2:and TYPE AND PAR 0-3420 XREFS 81667 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3914 {}} {258 0 0-3922 {}} {258 0 0-3920 {}} {258 0 0-3918 {}} {258 0 0-3916 {}} {259 0 0-3935 {}}} SUCCS {{259 0 0-3937 {}}} CYCLES {}}
set a(0-3937) {NAME if#18:or TYPE OR PAR 0-3420 XREFS 81668 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-3614 {}} {258 0 0-3424 {}} {259 0 0-3936 {}}} SUCCS {{259 0 0-3938 {}} {258 0 0-3961 {}}} CYCLES {}}
set a(0-3938) {NAME osel#3 TYPE SELECT PAR 0-3420 XREFS 81669 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-3937 {}}} SUCCS {{146 0 0-3939 {}} {146 0 0-3940 {}} {146 0 0-3941 {}} {146 0 0-3942 {}} {146 0 0-3943 {}} {146 0 0-3944 {}} {146 0 0-3945 {}} {146 0 0-3946 {}} {146 0 0-3947 {}} {146 0 0-3948 {}} {146 0 0-3949 {}} {146 0 0-3950 {}} {146 0 0-3951 {}} {146 0 0-3952 {}} {146 0 0-3953 {}} {146 0 0-3954 {}} {146 0 0-3955 {}} {146 0 0-3956 {}} {146 0 0-3957 {}} {146 0 0-3958 {}} {146 0 0-3959 {}} {146 0 0-3960 {}}} CYCLES {}}
set a(0-3939) {NAME oelse#3:asn TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81670 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}}} SUCCS {{259 0 0-3940 {}}} CYCLES {}}
set a(0-3940) {NAME oelse#3:slc(vga_xy#1) TYPE READSLICE PAR 0-3420 XREFS 81671 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}} {259 0 0-3939 {}}} SUCCS {{258 0 0-3960 {}}} CYCLES {}}
set a(0-3941) {NAME oelse#3:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81672 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}}} SUCCS {{259 0 0-3942 {}}} CYCLES {}}
set a(0-3942) {NAME oelse#3:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-3420 XREFS 81673 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}} {259 0 0-3941 {}}} SUCCS {{258 0 0-3960 {}}} CYCLES {}}
set a(0-3943) {NAME oelse#3:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81674 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}}} SUCCS {{259 0 0-3944 {}}} CYCLES {}}
set a(0-3944) {NAME oelse#3:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-3420 XREFS 81675 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}} {259 0 0-3943 {}}} SUCCS {{258 0 0-3960 {}}} CYCLES {}}
set a(0-3945) {NAME oelse#3:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81676 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}}} SUCCS {{259 0 0-3946 {}}} CYCLES {}}
set a(0-3946) {NAME oelse#3:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-3420 XREFS 81677 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}} {259 0 0-3945 {}}} SUCCS {{258 0 0-3960 {}}} CYCLES {}}
set a(0-3947) {NAME oelse#3:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81678 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}}} SUCCS {{259 0 0-3948 {}}} CYCLES {}}
set a(0-3948) {NAME oelse#3:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-3420 XREFS 81679 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}} {259 0 0-3947 {}}} SUCCS {{258 0 0-3959 {}}} CYCLES {}}
set a(0-3949) {NAME oelse#3:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81680 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}}} SUCCS {{259 0 0-3950 {}}} CYCLES {}}
set a(0-3950) {NAME oelse#3:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-3420 XREFS 81681 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}} {259 0 0-3949 {}}} SUCCS {{258 0 0-3959 {}}} CYCLES {}}
set a(0-3951) {NAME oelse#3:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81682 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}}} SUCCS {{259 0 0-3952 {}}} CYCLES {}}
set a(0-3952) {NAME oelse#3:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-3420 XREFS 81683 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}} {259 0 0-3951 {}}} SUCCS {{258 0 0-3959 {}}} CYCLES {}}
set a(0-3953) {NAME oelse#3:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81684 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}}} SUCCS {{259 0 0-3954 {}}} CYCLES {}}
set a(0-3954) {NAME oelse#3:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-3420 XREFS 81685 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}} {259 0 0-3953 {}}} SUCCS {{258 0 0-3959 {}}} CYCLES {}}
set a(0-3955) {NAME oelse#3:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81686 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}}} SUCCS {{259 0 0-3956 {}}} CYCLES {}}
set a(0-3956) {NAME oelse#3:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-3420 XREFS 81687 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}} {259 0 0-3955 {}}} SUCCS {{258 0 0-3959 {}}} CYCLES {}}
set a(0-3957) {NAME oelse#3:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81688 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}}} SUCCS {{259 0 0-3958 {}}} CYCLES {}}
set a(0-3958) {NAME oelse#3:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-3420 XREFS 81689 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}} {259 0 0-3957 {}}} SUCCS {{259 0 0-3959 {}}} CYCLES {}}
set a(0-3959) {NAME oelse#3:nor TYPE NOR PAR 0-3420 XREFS 81690 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}} {258 0 0-3956 {}} {258 0 0-3954 {}} {258 0 0-3952 {}} {258 0 0-3950 {}} {258 0 0-3948 {}} {259 0 0-3958 {}}} SUCCS {{259 0 0-3960 {}}} CYCLES {}}
set a(0-3960) {NAME oelse#3:and TYPE AND PAR 0-3420 XREFS 81691 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3938 {}} {258 0 0-3946 {}} {258 0 0-3944 {}} {258 0 0-3942 {}} {258 0 0-3940 {}} {259 0 0-3959 {}}} SUCCS {{259 0 0-3961 {}}} CYCLES {}}
set a(0-3961) {NAME if#18:or#1 TYPE OR PAR 0-3420 XREFS 81692 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-3937 {}} {258 0 0-3423 {}} {259 0 0-3960 {}}} SUCCS {{259 0 0-3962 {}} {258 0 0-3985 {}}} CYCLES {}}
set a(0-3962) {NAME osel#4 TYPE SELECT PAR 0-3420 XREFS 81693 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-3961 {}}} SUCCS {{146 0 0-3963 {}} {146 0 0-3964 {}} {146 0 0-3965 {}} {146 0 0-3966 {}} {146 0 0-3967 {}} {146 0 0-3968 {}} {146 0 0-3969 {}} {146 0 0-3970 {}} {146 0 0-3971 {}} {146 0 0-3972 {}} {146 0 0-3973 {}} {146 0 0-3974 {}} {146 0 0-3975 {}} {146 0 0-3976 {}} {146 0 0-3977 {}} {146 0 0-3978 {}} {146 0 0-3979 {}} {146 0 0-3980 {}} {146 0 0-3981 {}} {146 0 0-3982 {}} {146 0 0-3983 {}} {146 0 0-3984 {}}} CYCLES {}}
set a(0-3963) {NAME oelse#4:asn TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81694 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}}} SUCCS {{259 0 0-3964 {}}} CYCLES {}}
set a(0-3964) {NAME oelse#4:slc(vga_xy#1) TYPE READSLICE PAR 0-3420 XREFS 81695 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}} {259 0 0-3963 {}}} SUCCS {{258 0 0-3984 {}}} CYCLES {}}
set a(0-3965) {NAME oelse#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81696 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}}} SUCCS {{259 0 0-3966 {}}} CYCLES {}}
set a(0-3966) {NAME oelse#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-3420 XREFS 81697 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}} {259 0 0-3965 {}}} SUCCS {{258 0 0-3984 {}}} CYCLES {}}
set a(0-3967) {NAME oelse#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81698 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}}} SUCCS {{259 0 0-3968 {}}} CYCLES {}}
set a(0-3968) {NAME oelse#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-3420 XREFS 81699 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}} {259 0 0-3967 {}}} SUCCS {{258 0 0-3984 {}}} CYCLES {}}
set a(0-3969) {NAME oelse#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81700 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}}} SUCCS {{259 0 0-3970 {}}} CYCLES {}}
set a(0-3970) {NAME oelse#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-3420 XREFS 81701 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}} {259 0 0-3969 {}}} SUCCS {{258 0 0-3984 {}}} CYCLES {}}
set a(0-3971) {NAME oelse#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81702 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}}} SUCCS {{259 0 0-3972 {}}} CYCLES {}}
set a(0-3972) {NAME oelse#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-3420 XREFS 81703 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}} {259 0 0-3971 {}}} SUCCS {{258 0 0-3983 {}}} CYCLES {}}
set a(0-3973) {NAME oelse#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81704 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}}} SUCCS {{259 0 0-3974 {}}} CYCLES {}}
set a(0-3974) {NAME oelse#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-3420 XREFS 81705 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}} {259 0 0-3973 {}}} SUCCS {{258 0 0-3983 {}}} CYCLES {}}
set a(0-3975) {NAME oelse#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81706 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}}} SUCCS {{259 0 0-3976 {}}} CYCLES {}}
set a(0-3976) {NAME oelse#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-3420 XREFS 81707 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}} {259 0 0-3975 {}}} SUCCS {{258 0 0-3983 {}}} CYCLES {}}
set a(0-3977) {NAME oelse#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81708 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}}} SUCCS {{259 0 0-3978 {}}} CYCLES {}}
set a(0-3978) {NAME oelse#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-3420 XREFS 81709 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}} {259 0 0-3977 {}}} SUCCS {{258 0 0-3983 {}}} CYCLES {}}
set a(0-3979) {NAME oelse#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81710 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}}} SUCCS {{259 0 0-3980 {}}} CYCLES {}}
set a(0-3980) {NAME oelse#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-3420 XREFS 81711 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}} {259 0 0-3979 {}}} SUCCS {{258 0 0-3983 {}}} CYCLES {}}
set a(0-3981) {NAME oelse#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81712 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}}} SUCCS {{259 0 0-3982 {}}} CYCLES {}}
set a(0-3982) {NAME oelse#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-3420 XREFS 81713 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}} {259 0 0-3981 {}}} SUCCS {{259 0 0-3983 {}}} CYCLES {}}
set a(0-3983) {NAME oelse#4:nor TYPE NOR PAR 0-3420 XREFS 81714 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}} {258 0 0-3980 {}} {258 0 0-3978 {}} {258 0 0-3976 {}} {258 0 0-3974 {}} {258 0 0-3972 {}} {259 0 0-3982 {}}} SUCCS {{259 0 0-3984 {}}} CYCLES {}}
set a(0-3984) {NAME oelse#4:and TYPE AND PAR 0-3420 XREFS 81715 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-3962 {}} {258 0 0-3970 {}} {258 0 0-3968 {}} {258 0 0-3966 {}} {258 0 0-3964 {}} {259 0 0-3983 {}}} SUCCS {{259 0 0-3985 {}}} CYCLES {}}
set a(0-3985) {NAME if#18:or#2 TYPE OR PAR 0-3420 XREFS 81716 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-3961 {}} {258 0 0-3422 {}} {259 0 0-3984 {}}} SUCCS {{259 0 0-3986 {}} {258 0 0-4009 {}}} CYCLES {}}
set a(0-3986) {NAME osel#5 TYPE SELECT PAR 0-3420 XREFS 81717 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-3985 {}}} SUCCS {{146 0 0-3987 {}} {146 0 0-3988 {}} {146 0 0-3989 {}} {146 0 0-3990 {}} {146 0 0-3991 {}} {146 0 0-3992 {}} {146 0 0-3993 {}} {146 0 0-3994 {}} {146 0 0-3995 {}} {146 0 0-3996 {}} {146 0 0-3997 {}} {146 0 0-3998 {}} {146 0 0-3999 {}} {146 0 0-4000 {}} {146 0 0-4001 {}} {146 0 0-4002 {}} {146 0 0-4003 {}} {146 0 0-4004 {}} {146 0 0-4005 {}} {146 0 0-4006 {}} {146 0 0-4007 {}} {146 0 0-4008 {}}} CYCLES {}}
set a(0-3987) {NAME oelse#5:asn TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81718 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}}} SUCCS {{259 0 0-3988 {}}} CYCLES {}}
set a(0-3988) {NAME oelse#5:slc(vga_xy#1) TYPE READSLICE PAR 0-3420 XREFS 81719 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}} {259 0 0-3987 {}}} SUCCS {{258 0 0-4008 {}}} CYCLES {}}
set a(0-3989) {NAME oelse#5:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81720 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}}} SUCCS {{259 0 0-3990 {}}} CYCLES {}}
set a(0-3990) {NAME oelse#5:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-3420 XREFS 81721 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}} {259 0 0-3989 {}}} SUCCS {{258 0 0-4008 {}}} CYCLES {}}
set a(0-3991) {NAME oelse#5:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81722 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}}} SUCCS {{259 0 0-3992 {}}} CYCLES {}}
set a(0-3992) {NAME oelse#5:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-3420 XREFS 81723 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}} {259 0 0-3991 {}}} SUCCS {{258 0 0-4008 {}}} CYCLES {}}
set a(0-3993) {NAME oelse#5:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81724 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}}} SUCCS {{259 0 0-3994 {}}} CYCLES {}}
set a(0-3994) {NAME oelse#5:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-3420 XREFS 81725 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}} {259 0 0-3993 {}}} SUCCS {{258 0 0-4008 {}}} CYCLES {}}
set a(0-3995) {NAME oelse#5:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81726 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}}} SUCCS {{259 0 0-3996 {}}} CYCLES {}}
set a(0-3996) {NAME oelse#5:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-3420 XREFS 81727 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}} {259 0 0-3995 {}}} SUCCS {{258 0 0-4007 {}}} CYCLES {}}
set a(0-3997) {NAME oelse#5:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81728 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}}} SUCCS {{259 0 0-3998 {}}} CYCLES {}}
set a(0-3998) {NAME oelse#5:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-3420 XREFS 81729 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}} {259 0 0-3997 {}}} SUCCS {{258 0 0-4007 {}}} CYCLES {}}
set a(0-3999) {NAME oelse#5:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81730 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}}} SUCCS {{259 0 0-4000 {}}} CYCLES {}}
set a(0-4000) {NAME oelse#5:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-3420 XREFS 81731 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}} {259 0 0-3999 {}}} SUCCS {{258 0 0-4007 {}}} CYCLES {}}
set a(0-4001) {NAME oelse#5:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81732 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}}} SUCCS {{259 0 0-4002 {}}} CYCLES {}}
set a(0-4002) {NAME oelse#5:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-3420 XREFS 81733 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}} {259 0 0-4001 {}}} SUCCS {{258 0 0-4007 {}}} CYCLES {}}
set a(0-4003) {NAME oelse#5:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81734 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}}} SUCCS {{259 0 0-4004 {}}} CYCLES {}}
set a(0-4004) {NAME oelse#5:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-3420 XREFS 81735 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}} {259 0 0-4003 {}}} SUCCS {{258 0 0-4007 {}}} CYCLES {}}
set a(0-4005) {NAME oelse#5:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81736 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}}} SUCCS {{259 0 0-4006 {}}} CYCLES {}}
set a(0-4006) {NAME oelse#5:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-3420 XREFS 81737 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}} {259 0 0-4005 {}}} SUCCS {{259 0 0-4007 {}}} CYCLES {}}
set a(0-4007) {NAME oelse#5:nor TYPE NOR PAR 0-3420 XREFS 81738 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}} {258 0 0-4004 {}} {258 0 0-4002 {}} {258 0 0-4000 {}} {258 0 0-3998 {}} {258 0 0-3996 {}} {259 0 0-4006 {}}} SUCCS {{259 0 0-4008 {}}} CYCLES {}}
set a(0-4008) {NAME oelse#5:and TYPE AND PAR 0-3420 XREFS 81739 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-3986 {}} {258 0 0-3994 {}} {258 0 0-3992 {}} {258 0 0-3990 {}} {258 0 0-3988 {}} {259 0 0-4007 {}}} SUCCS {{259 0 0-4009 {}}} CYCLES {}}
set a(0-4009) {NAME if#18:or#3 TYPE OR PAR 0-3420 XREFS 81740 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-3985 {}} {258 0 0-3421 {}} {259 0 0-4008 {}}} SUCCS {{258 0 0-4013 {}} {258 0 0-4019 {}} {258 0 0-4027 {}}} CYCLES {}}
set a(0-4010) {NAME exs#6 TYPE SIGNEXTEND PAR 0-3420 XREFS 81741 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.957589075} PREDS {{258 0 0-3813 {}}} SUCCS {{259 0 0-4011 {}}} CYCLES {}}
set a(0-4011) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#1 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3420 XREFS 81742 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.973995806263854 2 0.973995806263854} PREDS {{258 0 0-3473 {}} {259 0 0-4010 {}}} SUCCS {{258 0 0-4014 {}}} CYCLES {}}
set a(0-4012) {NAME exs#9 TYPE SIGNEXTEND PAR 0-3420 XREFS 81743 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-3843 {}}} SUCCS {{258 0 0-4014 {}}} CYCLES {}}
set a(0-4013) {NAME exs#12 TYPE SIGNEXTEND PAR 0-3420 XREFS 81744 LOC {1 0.0 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-4009 {}}} SUCCS {{259 0 0-4014 {}}} CYCLES {}}
set a(0-4014) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,3) AREA_SCORE 10.54 QUANTITY 1 NAME nor TYPE NOR DELAY {0.42 ns} LIBRARY_DELAY {0.42 ns} PAR 0-3420 XREFS 81745 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.9999999403727742 2 0.9999999403727742} PREDS {{258 0 0-4012 {}} {258 0 0-4011 {}} {259 0 0-4013 {}}} SUCCS {{258 0 0-4029 {}}} CYCLES {}}
set a(0-4015) {NAME not#39 TYPE NOT PAR 0-3420 XREFS 81746 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-3813 {}}} SUCCS {{259 0 0-4016 {}}} CYCLES {}}
set a(0-4016) {NAME exs#7 TYPE SIGNEXTEND PAR 0-3420 XREFS 81747 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-4015 {}}} SUCCS {{258 0 0-4021 {}}} CYCLES {}}
set a(0-4017) {NAME not#41 TYPE NOT PAR 0-3420 XREFS 81748 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-3843 {}}} SUCCS {{259 0 0-4018 {}}} CYCLES {}}
set a(0-4018) {NAME exs#10 TYPE SIGNEXTEND PAR 0-3420 XREFS 81749 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-4017 {}}} SUCCS {{258 0 0-4021 {}}} CYCLES {}}
set a(0-4019) {NAME not#43 TYPE NOT PAR 0-3420 XREFS 81750 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-4009 {}}} SUCCS {{259 0 0-4020 {}}} CYCLES {}}
set a(0-4020) {NAME exs#13 TYPE SIGNEXTEND PAR 0-3420 XREFS 81751 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-4019 {}}} SUCCS {{259 0 0-4021 {}}} CYCLES {}}
set a(0-4021) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,4) AREA_SCORE 13.79 QUANTITY 1 NAME and#14 TYPE AND DELAY {0.53 ns} LIBRARY_DELAY {0.53 ns} PAR 0-3420 XREFS 81752 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.9999999500277078 2 0.9999999500277078} PREDS {{258 0 0-4018 {}} {258 0 0-4016 {}} {258 0 0-3505 {}} {259 0 0-4020 {}}} SUCCS {{258 0 0-4029 {}}} CYCLES {}}
set a(0-4022) {NAME not#20 TYPE NOT PAR 0-3420 XREFS 81753 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-3813 {}}} SUCCS {{259 0 0-4023 {}}} CYCLES {}}
set a(0-4023) {NAME exs#8 TYPE SIGNEXTEND PAR 0-3420 XREFS 81754 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-4022 {}}} SUCCS {{259 0 0-4024 {}}} CYCLES {}}
set a(0-4024) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME and#10 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3420 XREFS 81755 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9671864062638539 2 0.9671864062638539} PREDS {{258 0 0-3537 {}} {259 0 0-4023 {}}} SUCCS {{258 0 0-4026 {}}} CYCLES {}}
set a(0-4025) {NAME exs#11 TYPE SIGNEXTEND PAR 0-3420 XREFS 81756 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9671864499999999} PREDS {{258 0 0-3843 {}}} SUCCS {{259 0 0-4026 {}}} CYCLES {}}
set a(0-4026) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#3 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3420 XREFS 81757 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9835931812638539 2 0.9835931812638539} PREDS {{258 0 0-4024 {}} {259 0 0-4025 {}}} SUCCS {{258 0 0-4028 {}}} CYCLES {}}
set a(0-4027) {NAME exs#14 TYPE SIGNEXTEND PAR 0-3420 XREFS 81758 LOC {1 0.0 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{258 0 0-4009 {}}} SUCCS {{259 0 0-4028 {}}} CYCLES {}}
set a(0-4028) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#2 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-3420 XREFS 81759 LOC {2 0.19168259999999998 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-4026 {}} {259 0 0-4027 {}}} SUCCS {{259 0 0-4029 {}}} CYCLES {}}
set a(0-4029) {NAME conc#11 TYPE CONCATENATE PAR 0-3420 XREFS 81760 LOC {2 0.20808939999999998 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-4021 {}} {258 0 0-4014 {}} {259 0 0-4028 {}}} SUCCS {{259 0 0-4030 {}}} CYCLES {}}
set a(0-4030) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-3420 XREFS 81761 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-4030 {}} {80 0 0-3913 {}} {259 0 0-4029 {}}} SUCCS {{80 0 0-3913 {}} {260 0 0-4030 {}}} CYCLES {}}
set a(0-4031) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-3420 XREFS 81762 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.8248306999999999} PREDS {} SUCCS {{259 0 0-4032 {}}} CYCLES {}}
set a(0-4032) {NAME vin:asn TYPE ASSIGN PAR 0-3420 XREFS 81763 LOC {1 0.0 2 0.098007475 2 0.098007475 2 0.8248306999999999} PREDS {{260 0 0-4032 {}} {256 0 0-3441 {}} {256 0 0-3456 {}} {256 0 0-3461 {}} {256 0 0-3468 {}} {256 0 0-3488 {}} {256 0 0-3493 {}} {256 0 0-3500 {}} {256 0 0-3520 {}} {256 0 0-3525 {}} {256 0 0-3532 {}} {259 0 0-4031 {}}} SUCCS {{262 0 0-3441 {}} {262 0 0-3456 {}} {262 0 0-3461 {}} {262 0 0-3468 {}} {262 0 0-3488 {}} {262 0 0-3493 {}} {262 0 0-3500 {}} {262 0 0-3520 {}} {262 0 0-3525 {}} {262 0 0-3532 {}} {260 0 0-4032 {}}} CYCLES {}}
set a(0-4033) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-3420 XREFS 81764 LOC {0 1.0 1 0.098007475 1 0.098007475 2 0.743491425} PREDS {{260 0 0-4033 {}} {256 0 0-3442 {}} {256 0 0-3444 {}} {256 0 0-3453 {}} {256 0 0-3474 {}} {256 0 0-3476 {}} {256 0 0-3485 {}} {256 0 0-3506 {}} {256 0 0-3508 {}} {256 0 0-3517 {}} {258 0 0-3441 {}}} SUCCS {{262 0 0-3442 {}} {262 0 0-3444 {}} {262 0 0-3453 {}} {262 0 0-3474 {}} {262 0 0-3476 {}} {262 0 0-3485 {}} {262 0 0-3506 {}} {262 0 0-3508 {}} {262 0 0-3517 {}} {260 0 0-4033 {}}} CYCLES {}}
set a(0-4034) {NAME vin:asn(acc#14(0).sva) TYPE ASSIGN PAR 0-3420 XREFS 81765 LOC {1 0.623584425 1 0.640252625 1 0.640252625 3 0.28719885} PREDS {{260 0 0-4034 {}} {256 0 0-3588 {}} {258 0 0-3670 {}}} SUCCS {{262 0 0-3588 {}} {260 0 0-4034 {}}} CYCLES {}}
set a(0-4035) {NAME vin:asn(acc#14(1).sva) TYPE ASSIGN PAR 0-3420 XREFS 81766 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 3 0.462074} PREDS {{260 0 0-4035 {}} {256 0 0-3591 {}} {258 0 0-3697 {}}} SUCCS {{262 0 0-3591 {}} {260 0 0-4035 {}}} CYCLES {}}
set a(0-4036) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-3420 XREFS 81767 LOC {1 0.69508965 1 0.7350808 1 0.7350808 3 0.39563842499999996} PREDS {{260 0 0-4036 {}} {256 0 0-3638 {}} {258 0 0-3732 {}}} SUCCS {{262 0 0-3638 {}} {260 0 0-4036 {}}} CYCLES {}}
set a(0-4037) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-3420 XREFS 81768 LOC {1 0.69508965 1 0.7117578499999999 1 0.7117578499999999 3 0.39563842499999996} PREDS {{260 0 0-4037 {}} {256 0 0-3640 {}} {258 0 0-3734 {}}} SUCCS {{262 0 0-3640 {}} {260 0 0-4037 {}}} CYCLES {}}
set a(0-4038) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-3420 XREFS 81769 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 3 0.5771674} PREDS {{260 0 0-4038 {}} {256 0 0-3642 {}} {258 0 0-3767 {}}} SUCCS {{262 0 0-3642 {}} {260 0 0-4038 {}}} CYCLES {}}
set a(0-4039) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-3420 XREFS 81770 LOC {1 0.8031903499999999 1 1.0 1 1.0 3 0.5771674} PREDS {{260 0 0-4039 {}} {256 0 0-3646 {}} {258 0 0-3769 {}}} SUCCS {{262 0 0-3646 {}} {260 0 0-4039 {}}} CYCLES {}}
set a(0-4040) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-3420 XREFS 81771 LOC {2 0.269998225 2 1.0 2 1.0 3 0.8209265499999999} PREDS {{260 0 0-4040 {}} {256 0 0-3896 {}} {256 0 0-3909 {}} {258 0 0-3912 {}}} SUCCS {{262 0 0-3896 {}} {262 0 0-3909 {}} {260 0 0-4040 {}}} CYCLES {}}
set a(0-3420) {CHI {0-3421 0-3422 0-3423 0-3424 0-3425 0-3426 0-3427 0-3428 0-3429 0-3430 0-3431 0-3432 0-3433 0-3434 0-3435 0-3436 0-3437 0-3438 0-3439 0-3440 0-3441 0-3442 0-3443 0-3444 0-3445 0-3446 0-3447 0-3448 0-3449 0-3450 0-3451 0-3452 0-3453 0-3454 0-3455 0-3456 0-3457 0-3458 0-3459 0-3460 0-3461 0-3462 0-3463 0-3464 0-3465 0-3466 0-3467 0-3468 0-3469 0-3470 0-3471 0-3472 0-3473 0-3474 0-3475 0-3476 0-3477 0-3478 0-3479 0-3480 0-3481 0-3482 0-3483 0-3484 0-3485 0-3486 0-3487 0-3488 0-3489 0-3490 0-3491 0-3492 0-3493 0-3494 0-3495 0-3496 0-3497 0-3498 0-3499 0-3500 0-3501 0-3502 0-3503 0-3504 0-3505 0-3506 0-3507 0-3508 0-3509 0-3510 0-3511 0-3512 0-3513 0-3514 0-3515 0-3516 0-3517 0-3518 0-3519 0-3520 0-3521 0-3522 0-3523 0-3524 0-3525 0-3526 0-3527 0-3528 0-3529 0-3530 0-3531 0-3532 0-3533 0-3534 0-3535 0-3536 0-3537 0-3538 0-3539 0-3540 0-3541 0-3542 0-3543 0-3544 0-3545 0-3546 0-3547 0-3548 0-3549 0-3550 0-3551 0-3552 0-3553 0-3554 0-3555 0-3556 0-3557 0-3558 0-3559 0-3560 0-3561 0-3562 0-3563 0-3564 0-3565 0-3566 0-3567 0-3568 0-3569 0-3570 0-3571 0-3572 0-3573 0-3574 0-3575 0-3576 0-3577 0-3578 0-3579 0-3580 0-3581 0-3582 0-3583 0-3584 0-3585 0-3586 0-3587 0-3588 0-3589 0-3590 0-3591 0-3592 0-3593 0-3594 0-3595 0-3596 0-3597 0-3598 0-3599 0-3600 0-3601 0-3602 0-3603 0-3604 0-3605 0-3606 0-3607 0-3608 0-3609 0-3610 0-3611 0-3612 0-3613 0-3614 0-3615 0-3616 0-3617 0-3618 0-3619 0-3620 0-3621 0-3622 0-3623 0-3624 0-3625 0-3626 0-3627 0-3628 0-3629 0-3630 0-3631 0-3632 0-3633 0-3634 0-3635 0-3636 0-3637 0-3638 0-3639 0-3640 0-3641 0-3642 0-3643 0-3644 0-3645 0-3646 0-3647 0-3648 0-3649 0-3650 0-3651 0-3652 0-3653 0-3654 0-3655 0-3656 0-3657 0-3658 0-3659 0-3660 0-3661 0-3662 0-3663 0-3664 0-3665 0-3666 0-3667 0-3668 0-3669 0-3670 0-3671 0-3672 0-3673 0-3674 0-3675 0-3676 0-3677 0-3678 0-3679 0-3680 0-3681 0-3682 0-3683 0-3684 0-3685 0-3686 0-3687 0-3688 0-3689 0-3690 0-3691 0-3692 0-3693 0-3694 0-3695 0-3696 0-3697 0-3698 0-3699 0-3700 0-3701 0-3702 0-3703 0-3704 0-3705 0-3706 0-3707 0-3708 0-3709 0-3710 0-3711 0-3712 0-3713 0-3714 0-3715 0-3716 0-3717 0-3718 0-3719 0-3720 0-3721 0-3722 0-3723 0-3724 0-3725 0-3726 0-3727 0-3728 0-3729 0-3730 0-3731 0-3732 0-3733 0-3734 0-3735 0-3736 0-3737 0-3738 0-3739 0-3740 0-3741 0-3742 0-3743 0-3744 0-3745 0-3746 0-3747 0-3748 0-3749 0-3750 0-3751 0-3752 0-3753 0-3754 0-3755 0-3756 0-3757 0-3758 0-3759 0-3760 0-3761 0-3762 0-3763 0-3764 0-3765 0-3766 0-3767 0-3768 0-3769 0-3770 0-3771 0-3772 0-3773 0-3774 0-3775 0-3776 0-3777 0-3778 0-3779 0-3780 0-3781 0-3782 0-3783 0-3784 0-3785 0-3786 0-3787 0-3788 0-3789 0-3790 0-3791 0-3792 0-3793 0-3794 0-3795 0-3796 0-3797 0-3798 0-3799 0-3800 0-3801 0-3802 0-3803 0-3804 0-3805 0-3806 0-3807 0-3808 0-3809 0-3810 0-3811 0-3812 0-3813 0-3814 0-3815 0-3816 0-3817 0-3818 0-3819 0-3820 0-3821 0-3822 0-3823 0-3824 0-3825 0-3826 0-3827 0-3828 0-3829 0-3830 0-3831 0-3832 0-3833 0-3834 0-3835 0-3836 0-3837 0-3838 0-3839 0-3840 0-3841 0-3842 0-3843 0-3844 0-3845 0-3846 0-3847 0-3848 0-3849 0-3850 0-3851 0-3852 0-3853 0-3854 0-3855 0-3856 0-3857 0-3858 0-3859 0-3860 0-3861 0-3862 0-3863 0-3864 0-3865 0-3866 0-3867 0-3868 0-3869 0-3870 0-3871 0-3872 0-3873 0-3874 0-3875 0-3876 0-3877 0-3878 0-3879 0-3880 0-3881 0-3882 0-3883 0-3884 0-3885 0-3886 0-3887 0-3888 0-3889 0-3890 0-3891 0-3892 0-3893 0-3894 0-3895 0-3896 0-3897 0-3898 0-3899 0-3900 0-3901 0-3902 0-3903 0-3904 0-3905 0-3906 0-3907 0-3908 0-3909 0-3910 0-3911 0-3912 0-3913 0-3914 0-3915 0-3916 0-3917 0-3918 0-3919 0-3920 0-3921 0-3922 0-3923 0-3924 0-3925 0-3926 0-3927 0-3928 0-3929 0-3930 0-3931 0-3932 0-3933 0-3934 0-3935 0-3936 0-3937 0-3938 0-3939 0-3940 0-3941 0-3942 0-3943 0-3944 0-3945 0-3946 0-3947 0-3948 0-3949 0-3950 0-3951 0-3952 0-3953 0-3954 0-3955 0-3956 0-3957 0-3958 0-3959 0-3960 0-3961 0-3962 0-3963 0-3964 0-3965 0-3966 0-3967 0-3968 0-3969 0-3970 0-3971 0-3972 0-3973 0-3974 0-3975 0-3976 0-3977 0-3978 0-3979 0-3980 0-3981 0-3982 0-3983 0-3984 0-3985 0-3986 0-3987 0-3988 0-3989 0-3990 0-3991 0-3992 0-3993 0-3994 0-3995 0-3996 0-3997 0-3998 0-3999 0-4000 0-4001 0-4002 0-4003 0-4004 0-4005 0-4006 0-4007 0-4008 0-4009 0-4010 0-4011 0-4012 0-4013 0-4014 0-4015 0-4016 0-4017 0-4018 0-4019 0-4020 0-4021 0-4022 0-4023 0-4024 0-4025 0-4026 0-4027 0-4028 0-4029 0-4030 0-4031 0-4032 0-4033 0-4034 0-4035 0-4036 0-4037 0-4038 0-4039 0-4040} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-3410 XREFS 81772 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-3420 {}} {258 0 0-3418 {}} {258 0 0-3417 {}} {258 0 0-3416 {}} {258 0 0-3415 {}} {258 0 0-3414 {}} {258 0 0-3413 {}} {258 0 0-3411 {}} {258 0 0-3412 {}} {259 0 0-3419 {}}} SUCCS {{772 0 0-3411 {}} {772 0 0-3412 {}} {772 0 0-3413 {}} {772 0 0-3414 {}} {772 0 0-3415 {}} {772 0 0-3416 {}} {772 0 0-3417 {}} {772 0 0-3418 {}} {772 0 0-3419 {}} {774 0 0-3420 {}}} CYCLES {}}
set a(0-3410) {CHI {0-3411 0-3412 0-3413 0-3414 0-3415 0-3416 0-3417 0-3418 0-3419 0-3420} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 81773 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-3410-TOTALCYCLES) {3}
set a(0-3410-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-3446 0-3451 0-3478 0-3483 0-3510 0-3515} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-3452 0-3459 0-3467 0-3484 0-3491 0-3499 0-3516 0-3523 0-3531 0-3690 0-3845} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-3460 0-3471 0-3492 0-3503 0-3524 0-3535 0-3775 0-3782 0-3801 0-3831} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-3472 0-3504 0-3536} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-3549 0-3578 0-3651} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-3551 0-3566 0-3574 0-3700 0-3737 0-3853 0-3857} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-3564 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-3582 0-3669 0-3696 0-3864 0-3902} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-3590 0-3593} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-3639 0-3641 0-3732 0-3734 0-3767 0-3769} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-3645 0-3649 0-4024} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-3656 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-3664 0-3673 0-3678 0-3789 0-3808 0-3819 0-3838} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-3670 0-3697 0-3912} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-3685 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) 0-3862 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3) 0-3874 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) 0-3891 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,1,4) 0-3894 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) 0-3899 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,3,1,6) 0-3906 mgc_ioport.mgc_out_stdreg(4,4) 0-3913 mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,2) {0-4011 0-4026 0-4028} mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,3) 0-4014 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,4) 0-4021 mgc_ioport.mgc_out_stdreg(2,30) 0-4030}
set a(0-3410-PROC_NAME) {core}
set a(0-3410-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-3410}

