####################################################################################
#       Cadence Design Systems                                                     #
#                                                                                  #
# (C) COPYRIGHT, Cadence Design Systems, Inc. 2010                                 #
# All Rights Reserved                                                              #
# Licensed Materials - Property of Cadence Design Systems                          #
#                                                                                  #
# No part of this file may be reproduced, stored in a retrieval system,            #
# or transmitted in any form or by any means --- electronic, mechanical,           #
# photocopying, recording, or otherwise --- without prior written permission       #
# of Cadence Design Systems, Inc.                                                  #
#                                                                                  #
# WARRANTY:                                                                        #
# Use all material in this file at your own risk.  Cadence Design Systems          #
# makes no claims about any material contained in this file.                       #
####################################################################################
FILE_TYPE=FORM_DEFN VERSION=2

    FORM
    FIXED
    PORT 68 28
    HEADER "Power Plane Impedance Analysis"

    ACTIVEFIELD SkipAudit
    DEFAULT Done

    TILE

    FIELD Done
        FLOC 1 26
        MENUBUTTON "Analyze" 10 3
    ENDFIELD

    FIELD Cancel
        FLOC 12 26
        MENUBUTTON "Cancel" 10 3
    ENDFIELD

    FIELD Apply
        FLOC 47 26
        MENUBUTTON "Apply" 10 3
    ENDFIELD

    FIELD Help
        FLOC 58 26
        MENUBUTTON "Help" 10 3
    ENDFIELD

    GROUP "Description"
        GLOC 1 0
        GSIZE 67 17
    ENDGROUP

    TEXT "Performs power plane analysis at any stage of the design process."
        TLOC 2 2
    ENDTEXT

    TEXT "This analysis helps you perform layer stack-up and floor plan optimization for IC components."
        TLOC 2 4
    ENDTEXT

    TEXT "For the excitation source and VRM model information that you specify, frequency-dependent "
        TLOC 2 6
    ENDTEXT

    TEXT "impedance value is calculated using shapes, pins, and vias on the selected DC nets."
        TLOC 2 8
    ENDTEXT

    TEXT "Based on the result of this analysis, you can select, place, or remove decap models. You can"
        TLOC 2 10
    ENDTEXT

    TEXT "also modify the layer stack-up and utilize shape edit functions."
        TLOC 2 12
    ENDTEXT

    TEXT "The audit before simulation and the report after simulation can be skipped (see options below)."
        TLOC 2 14
    ENDTEXT

    FIELD AuditSkip
        FLOC 2 19
        CHECKLIST "Skip audit before analysis."
    ENDFIELD

    FIELD SkipReport
        FLOC 2 21
        CHECKLIST "Skip report after analysis."
    ENDFIELD

    FIELD Preference
        FLOC 55 18
        MENUBUTTON "Preferences" 10 3
    ENDFIELD

    FIELD SessionName
        FLOC 55 21
        MENUBUTTON "Session" 10 3
    ENDFIELD

    ENDTILE
ENDFORM
