/* SPDX-License-Identifier: GPL-2.0-only OR BSD-3-Clause */
/*
 * Copyright 2023 NXP
 */

#ifndef __DT_BINDINGS_OCOTP_NVMEM_S32CC_H
#define __DT_BINDINGS_OCOTP_NVMEM_S32CC_H

/* NRAM offset and size for TMU Fuse */
#define TMU_FUSE_OFFSET		(0x298)

#define OCOTP_CELL_SIZE		(0x4)

#endif
