 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : HA
Version: U-2022.12-SP7
Date   : Sun Dec 24 15:31:10 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: in2 (input port clocked by vsysclk)
  Endpoint: s (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HA                 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in2 (in)                                 0.00       0.20 r
  U1/Q (XOR2X1)                            0.21       0.41 f
  s (out)                                  0.17       0.59 f
  data arrival time                                   0.59

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         1.09


1
