library ieee;
use ieee.std_logic_1164.all;
use work.all;

entity traverse_latch is
	port (data_in:				in std_logic;
			data_out:			out std_logic;
			load:					in std_logic;
			clr:					in std_logic;
			clk:					in std_logic
	);
end traverse_latch;

architecture rtl of traverse_latch is
	
begin
	
end rtl;