Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Apr 27 13:19:42 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file decryption_top_control_sets_placed.rpt
| Design       : decryption_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               7 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1408 |          437 |
| Yes          | No                    | Yes                    |            3472 |         1126 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                             | rst_IBUF         |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | key_exp_inst/done_reg_0                     | rst_IBUF         |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | key_exp_inst/count[2]_i_1_n_0               | rst_IBUF         |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | key_exp_inst/round_keys[9][31]_i_1_n_0      | rst_IBUF         |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | key_exp_inst/round_keys[10][31]_i_1_n_0     | rst_IBUF         |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | key_exp_inst/round_keys[7][31]_i_1_n_0      | rst_IBUF         |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | key_exp_inst/round_keys[1][31]_i_1_n_0      | rst_IBUF         |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | key_exp_inst/round_keys[6][31]_i_1_n_0      | rst_IBUF         |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | key_exp_inst/round_keys[4][31]_i_1_n_0      | rst_IBUF         |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | key_exp_inst/round_keys[5][31]_i_1_n_0      | rst_IBUF         |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | key_exp_inst/round_keys[2][31]_i_1_n_0      | rst_IBUF         |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | key_exp_inst/round_keys[8][31]_i_1_n_0      | rst_IBUF         |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | key_exp_inst/p_0_in[31]                     | rst_IBUF         |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | key_exp_inst/round_keys[0][31]_bret_i_1_n_0 | rst_IBUF         |                9 |             37 |         4.11 |
|  clk_IBUF_BUFG | full_key[63]_i_1_n_0                        | rst_IBUF         |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG | full_key[95]_i_1_n_0                        | rst_IBUF         |               16 |             64 |         4.00 |
|  clk_IBUF_BUFG | full_key[31]_i_1_n_0                        | rst_IBUF         |               24 |             64 |         2.67 |
|  clk_IBUF_BUFG | full_key[127]_i_1_n_0                       | rst_IBUF         |               29 |             64 |         2.21 |
|  clk_IBUF_BUFG | key_exp_inst/round_keys[0][127]_i_1_n_0     | rst_IBUF         |               31 |             96 |         3.10 |
|  clk_IBUF_BUFG | key_exp_inst/round_key_6[127]_i_1_n_0       |                  |               28 |            128 |         4.57 |
|  clk_IBUF_BUFG | key_exp_inst/round_key_9[127]_i_1_n_0       |                  |               39 |            128 |         3.28 |
|  clk_IBUF_BUFG | key_exp_inst/round_key_8[127]_i_1_n_0       |                  |               34 |            128 |         3.76 |
|  clk_IBUF_BUFG | key_exp_inst/round_key_10[127]_i_1_n_0      |                  |               43 |            128 |         2.98 |
|  clk_IBUF_BUFG | key_exp_inst/count_reg[3]_fret_n_0          |                  |               48 |            128 |         2.67 |
|  clk_IBUF_BUFG | key_exp_inst/count[3]                       |                  |               39 |            128 |         3.28 |
|  clk_IBUF_BUFG | key_exp_inst/round_key_0[127]_i_1_n_0       |                  |               55 |            128 |         2.33 |
|  clk_IBUF_BUFG | key_exp_inst/round_key_1[127]_i_1_n_0       |                  |               40 |            128 |         3.20 |
|  clk_IBUF_BUFG | key_exp_inst/round_key_2[127]_i_1_n_0       |                  |               42 |            128 |         3.05 |
|  clk_IBUF_BUFG | key_exp_inst/round_key_4[127]_i_1_n_0       |                  |               35 |            128 |         3.66 |
|  clk_IBUF_BUFG | key_exp_inst/round_key_5[127]_i_1_n_0       |                  |               34 |            128 |         3.76 |
|  clk_IBUF_BUFG | round_key_mem[4][127]_i_1_n_0               | rst_IBUF         |               41 |            128 |         3.12 |
|  clk_IBUF_BUFG | round_key_mem[3][127]_i_1_n_0               | rst_IBUF         |               41 |            128 |         3.12 |
|  clk_IBUF_BUFG | round_key_mem[0][127]_i_1_n_0               | rst_IBUF         |               60 |            128 |         2.13 |
|  clk_IBUF_BUFG | round_key_mem[5][127]_i_1_n_0               | rst_IBUF         |               30 |            128 |         4.27 |
|  clk_IBUF_BUFG | round_key_mem[6][127]_i_1_n_0               | rst_IBUF         |               39 |            128 |         3.28 |
|  clk_IBUF_BUFG | round_key_mem[1][127]_i_1_n_0               | rst_IBUF         |               45 |            128 |         2.84 |
|  clk_IBUF_BUFG | round_key_mem[2][127]_i_1_n_0               | rst_IBUF         |               40 |            128 |         3.20 |
|  clk_IBUF_BUFG | round_key_mem[8][127]_i_1_n_0               | rst_IBUF         |               63 |            128 |         2.03 |
|  clk_IBUF_BUFG | round_key_mem[9][127]_i_1_n_0               | rst_IBUF         |               53 |            128 |         2.42 |
|  clk_IBUF_BUFG | round_key_mem[7][127]_i_1_n_0               | rst_IBUF         |               42 |            128 |         3.05 |
|  clk_IBUF_BUFG | key_loaded2_out                             | rst_IBUF         |               45 |            129 |         2.87 |
|  clk_IBUF_BUFG | plain_text_reg                              | rst_IBUF         |               55 |            129 |         2.35 |
|  clk_IBUF_BUFG | round_output_reg                            | rst_IBUF         |               62 |            135 |         2.18 |
|  clk_IBUF_BUFG | key_exp_inst/round_keys[1][127]_i_1_n_0     | rst_IBUF         |              316 |           1068 |         3.38 |
+----------------+---------------------------------------------+------------------+------------------+----------------+--------------+


