// Seed: 3296573721
module module_0 (
    input wor id_0,
    input tri id_1,
    input uwire id_2,
    output wand id_3,
    input supply0 id_4,
    output wor id_5,
    input wand id_6,
    input supply1 id_7,
    input supply0 id_8,
    output supply0 id_9,
    input supply1 id_10
);
  assign id_5 = 1;
  wire id_12;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wire id_5,
    input wand id_6,
    input tri id_7,
    input wire id_8,
    output uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    output tri0 void id_12,
    input wor id_13,
    input wire id_14,
    input wand id_15,
    output tri0 id_16,
    input wand id_17
);
  wire id_19, id_20;
  module_0(
      id_15, id_11, id_6, id_9, id_6, id_9, id_6, id_11, id_15, id_9, id_6
  );
endmodule
