arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	num_IO	num_CLB	num_DSP	num_BRAM	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	routed_wirelength	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	route_mem	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	router_lookahead_mem	router_lookahead_computation_time	
ultrascale_ispd.xml	FPGA-example1.blif	common	132.24	vpr	5.30 GiB		72	220	2	2	success	v8.0.0-6575-g9c6908b8d-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.2.0 on Linux-5.15.0-52-generic x86_64	2022-10-22T14:31:42	virtual	/home/zhaisitong/worksapce/debug/vtr-verilog-to-routing/vtr_flow/tasks	5557648	51	20	3417	3407	1	3287	296	168	480	80640	-1	ultrascale_ispd	65.6 MiB	5.55	30370	5427.4 MiB	1.57	0.01	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
ultrascale_ispd.xml	clk_design1.blif	common	110.50	vpr	5.32 GiB		109	592	2	2	success	v8.0.0-6575-g9c6908b8d-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.2.0 on Linux-5.15.0-52-generic x86_64	2022-10-22T14:31:42	virtual	/home/zhaisitong/worksapce/debug/vtr-verilog-to-routing/vtr_flow/tasks	5582108	57	20	9969	9959	30	9711	705	168	480	80640	-1	ultrascale_ispd	105.1 MiB	9.79	68744	5451.3 MiB	4.12	0.03	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
ultrascale_ispd.xml	clk_design2.blif	common	367.73	vpr	5.64 GiB		244	5837	10	10	success	v8.0.0-6575-g9c6908b8d-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.2.0 on Linux-5.15.0-52-generic x86_64	2022-10-22T14:31:42	virtual	/home/zhaisitong/worksapce/debug/vtr-verilog-to-routing/vtr_flow/tasks	5915240	137	60	100115	100025	45	97978	6101	168	480	80640	-1	ultrascale_ispd	652.0 MiB	106.37	1215177	5776.6 MiB	154.67	0.99	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
ultrascale_ispd.xml	clk_design3.blif	common	2090.60	vpr	6.60 GiB		374	22993	50	96	success	v8.0.0-6575-g9c6908b8d-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.2.0 on Linux-5.15.0-52-generic x86_64	2022-10-22T14:31:42	virtual	/home/zhaisitong/worksapce/debug/vtr-verilog-to-routing/vtr_flow/tasks	6922756	217	120	400080	399454	35	390926	23513	168	480	80640	-1	ultrascale_ispd	2326.8 MiB	291.01	5853155	6760.5 MiB	1665.25	9.32	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
ultrascale_ispd.xml	FPGA-example2.blif	common	5258.18	vpr	7.24 GiB		456	39262	200	400	success	v8.0.0-6575-g9c6908b8d-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.2.0 on Linux-5.15.0-52-generic x86_64	2022-10-22T14:31:42	virtual	/home/zhaisitong/worksapce/debug/vtr-verilog-to-routing/vtr_flow/tasks	7592132	303	150	545542	542692	1	539559	40318	168	480	80640	-1	ultrascale_ispd	3458.5 MiB	988.19	13027684	7414.2 MiB	4039.59	19.72	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
ultrascale_ispd.xml	FPGA-example3.blif	common	4174.53	vpr	6.85 GiB		606	30856	200	500	success	v8.0.0-6575-g9c6908b8d-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.2.0 on Linux-5.15.0-52-generic x86_64	2022-10-22T14:31:42	virtual	/home/zhaisitong/worksapce/debug/vtr-verilog-to-routing/vtr_flow/tasks	7184544	403	200	431203	428403	1	429172	32162	168	480	80640	-1	ultrascale_ispd	2833.3 MiB	667.75	21109759	7016.2 MiB	3366.25	18.59	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
ultrascale_ispd.xml	FPGA-example4.blif	common	6611.41	vpr	3.49 GiB		-1	-1	-1	-1	exited with return code 1	v8.0.0-6575-g9c6908b8d-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.2.0 on Linux-5.15.0-52-generic x86_64	2022-10-22T14:31:42	virtual	/home/zhaisitong/worksapce/debug/vtr-verilog-to-routing/vtr_flow/tasks	3662320	403	200	850587	844787	1	-1	-1	168	480	-1	-1	-1	3576.5 MiB	6589.82	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	
ultrascale_ispd.xml	clk_design4.blif	common	3910.16	vpr	7.53 GiB		484	39151	150	366	success	v8.0.0-6575-g9c6908b8d-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.2.0 on Linux-5.15.0-52-generic x86_64	2022-10-22T14:31:42	virtual	/home/zhaisitong/worksapce/debug/vtr-verilog-to-routing/vtr_flow/tasks	7891504	292	150	685438	683387	40	669318	40151	168	480	80640	-1	ultrascale_ispd	3877.9 MiB	491.47	11151371	7706.5 MiB	3261.74	18.45	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
ultrascale_ispd.xml	clk_design5.blif	common	7049.23	vpr	8.35 GiB		515	51693	420	885	success	v8.0.0-6575-g9c6908b8d-dirty	release IPO VTR_ASSERT_LEVEL=2	GNU 11.2.0 on Linux-5.15.0-52-generic x86_64	2022-10-22T14:31:42	virtual	/home/zhaisitong/worksapce/debug/vtr-verilog-to-routing/vtr_flow/tasks	8760220	307	150	948147	942073	56	928185	53513	168	480	80640	-1	ultrascale_ispd	5339.9 MiB	854.66	14748050	8554.9 MiB	5987.53	31.61	-1	-1	-1	-1	-1	0	0	0	0	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	0	-1	-1	
