<?xml version="1.0" encoding="UTF-8"?>
<testsuites>
<testsuite timestamp="2024-07-24T15:44:17" hostname="SNPS-A1iGRuJX2K" package="FPV" id="0" name="cvr" tests="12" errors="0" failures="0" time="1" skipped="4">
<properties>
<property name="os" value="Linux"/>
<property name="expect" value="PASS"/>
<property name="status" value="PASS"/>
</properties>
<testcase classname="cvr" name="build execution" time="0">
</testcase>
<testcase classname="cvr" name="Property COVER in half_adder at half_adder.sv:84.13-84.44" time="0" type="COVER" location="half_adder.sv:84.13-84.44" id="cov_carry_false" tracefile="engine_0/trace1.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in half_adder at half_adder.sv:83.13-83.43" time="0" type="COVER" location="half_adder.sv:83.13-83.43" id="cov_carry_true" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in half_adder at half_adder.sv:81.13-81.40" time="0" type="COVER" location="half_adder.sv:81.13-81.40" id="cov_sum_false" tracefile="engine_0/trace1.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in half_adder at half_adder.sv:80.13-80.39" time="0" type="COVER" location="half_adder.sv:80.13-80.39" id="cov_sum_true" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in half_adder at half_adder.sv:86.13-86.42" time="0" type="COVER" location="half_adder.sv:86.13-86.42" id="cover_ab1" tracefile="engine_0/trace3.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in half_adder at half_adder.sv:87.13-87.42" time="0" type="COVER" location="half_adder.sv:87.13-87.42" id="cover_ab2" tracefile="engine_0/trace2.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in half_adder at half_adder.sv:88.13-88.42" time="0" type="COVER" location="half_adder.sv:88.13-88.42" id="cover_ab3" tracefile="engine_0/trace1.vcd">
</testcase>
<testcase classname="cvr" name="Property COVER in half_adder at half_adder.sv:89.13-89.42" time="0" type="COVER" location="half_adder.sv:89.13-89.42" id="cover_ab4" tracefile="engine_0/trace0.vcd">
</testcase>
<testcase classname="cvr" name="Property ASSERT in half_adder at half_adder.sv:75.21-75.53" time="0" type="ASSERT" location="half_adder.sv:75.21-75.53" id="assert_carry">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in half_adder at half_adder.sv:71.17-71.52" time="0" type="ASSERT" location="half_adder.sv:71.17-71.52" id="assert_carry_reset">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in half_adder at half_adder.sv:74.21-74.51" time="0" type="ASSERT" location="half_adder.sv:74.21-74.51" id="assert_sum_">
<skipped />
</testcase>
<testcase classname="cvr" name="Property ASSERT in half_adder at half_adder.sv:70.17-70.48" time="0" type="ASSERT" location="half_adder.sv:70.17-70.48" id="assert_sum_reset">
<skipped />
</testcase>
<system-out>SBY 15:44:15 [half_adder/FPV_cvr] Removing directory '/mnt/c/Users/renatoj/git_clones/ll_hl_verif/src/verif_sby/half_adder/FPV_cvr'.
SBY 15:44:15 [half_adder/FPV_cvr] Copy '/mnt/c/Users/renatoj/git_clones/ll_hl_verif/src/verif_sby/half_adder/half_adder.sv' to '/mnt/c/Users/renatoj/git_clones/ll_hl_verif/src/verif_sby/half_adder/FPV_cvr/src/half_adder.sv'.
SBY 15:44:15 [half_adder/FPV_cvr] engine_0: smtbmc z3
SBY 15:44:16 [half_adder/FPV_cvr] base: starting process &quot;cd half_adder/FPV_cvr/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 15:44:16 [half_adder/FPV_cvr] base: Warning: reg '\f_sum' is assigned in a continuous assignment at half_adder.sv:53.10-53.39.
SBY 15:44:16 [half_adder/FPV_cvr] base: Warning: reg '\f_carry' is assigned in a continuous assignment at half_adder.sv:54.10-54.43.
SBY 15:44:16 [half_adder/FPV_cvr] base: finished (returncode=0)
SBY 15:44:16 [half_adder/FPV_cvr] prep: starting process &quot;cd half_adder/FPV_cvr/model; yosys -ql design_prep.log design_prep.ys&quot;
SBY 15:44:16 [half_adder/FPV_cvr] prep: finished (returncode=0)
SBY 15:44:16 [half_adder/FPV_cvr] smt2: starting process &quot;cd half_adder/FPV_cvr/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 15:44:16 [half_adder/FPV_cvr] smt2: finished (returncode=0)
SBY 15:44:16 [half_adder/FPV_cvr] engine_0: starting process &quot;cd half_adder/FPV_cvr; yosys-smtbmc -s z3 --presat -c --noprogress -t 20  --append 0 --dump-vcd engine_0/trace%.vcd --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Solver: z3
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_ab4 in step 1.
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_sum_true in step 1.
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_carry_true in step 1.
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace0.yw
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_ab3 in step 1.
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_sum_false in step 1.
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cov_carry_false in step 1.
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace1.vcd
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace1.smtc
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace1.yw
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_ab2 in step 1.
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace2.vcd
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace2.smtc
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace2.yw
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Reached cover statement at cover_ab1 in step 1.
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace3.vcd
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace3.smtc
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Writing trace to Yosys witness file: engine_0/trace3.yw
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: ##   0:00:00  Status: passed
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: finished (returncode=0)
SBY 15:44:17 [half_adder/FPV_cvr] engine_0: Status returned by engine: pass
SBY 15:44:17 [half_adder/FPV_cvr] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 15:44:17 [half_adder/FPV_cvr] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)
SBY 15:44:17 [half_adder/FPV_cvr] summary: engine_0 (smtbmc z3) returned pass
SBY 15:44:17 [half_adder/FPV_cvr] summary: cover trace: half_adder/FPV_cvr/engine_0/trace0.vcd
SBY 15:44:17 [half_adder/FPV_cvr] summary:   reached cover statement half_adder.cov_carry_true at half_adder.sv:83.13-83.43 in step 1
SBY 15:44:17 [half_adder/FPV_cvr] summary:   reached cover statement half_adder.cov_sum_true at half_adder.sv:80.13-80.39 in step 1
SBY 15:44:17 [half_adder/FPV_cvr] summary:   reached cover statement half_adder.cover_ab4 at half_adder.sv:89.13-89.42 in step 1
SBY 15:44:17 [half_adder/FPV_cvr] summary: cover trace: half_adder/FPV_cvr/engine_0/trace1.vcd
SBY 15:44:17 [half_adder/FPV_cvr] summary:   reached cover statement half_adder.cov_carry_false at half_adder.sv:84.13-84.44 in step 1
SBY 15:44:17 [half_adder/FPV_cvr] summary:   reached cover statement half_adder.cov_sum_false at half_adder.sv:81.13-81.40 in step 1
SBY 15:44:17 [half_adder/FPV_cvr] summary:   reached cover statement half_adder.cover_ab3 at half_adder.sv:88.13-88.42 in step 1
SBY 15:44:17 [half_adder/FPV_cvr] summary: cover trace: half_adder/FPV_cvr/engine_0/trace2.vcd
SBY 15:44:17 [half_adder/FPV_cvr] summary:   reached cover statement half_adder.cover_ab2 at half_adder.sv:87.13-87.42 in step 1
SBY 15:44:17 [half_adder/FPV_cvr] summary: cover trace: half_adder/FPV_cvr/engine_0/trace3.vcd
SBY 15:44:17 [half_adder/FPV_cvr] summary:   reached cover statement half_adder.cover_ab1 at half_adder.sv:86.13-86.42 in step 1
SBY 15:44:17 [half_adder/FPV_cvr] DONE (PASS, rc=0)
</system-out>
<system-err>
</system-err>
</testsuite>
</testsuites>
