/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Mar 10 09:35:26 2015
 *                 Full Compile MD5 Checksum  283335a9f9b39f3b588b04c7b60c5ff3
 *                     (minus title and desc)
 *                 MD5 Checksum               241d7af91b1c4184b3f0cfa9382cdd95
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15839
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_AX_EC_H__
#define BCHP_RAAGA_AX_EC_H__

/***************************************************************************
 *RAAGA_AX_EC
 ***************************************************************************/
#define BCHP_RAAGA_AX_EC_REVISION                0x00c42000 /* [RO] EC Revision ID register */
#define BCHP_RAAGA_AX_EC_FRAME_SIZE              0x00c42004 /* [RW] EC Frame Size register */
#define BCHP_RAAGA_AX_EC_CLUSTER_CFG             0x00c42008 /* [RW] EC Cluster Configuration register */
#define BCHP_RAAGA_AX_EC_DMEM_CLUSTER_INFO_PTR   0x00c4200c /* [RW] EC Cluster Info Pointer register */
#define BCHP_RAAGA_AX_EC_CTRL                    0x00c42010 /* [RW] EC Control register */
#define BCHP_RAAGA_AX_EC_STATUS                  0x00c42014 /* [RO] EC Status register */
#define BCHP_RAAGA_AX_EC_ENTROPY_CODING_MODE     0x00c42018 /* [RW] Entropy Coding Mode register */
#define BCHP_RAAGA_AX_EC_NUM_REFS                0x00c4201c /* [RW] Number of Reference Frames register */
#define BCHP_RAAGA_AX_EC_SCAN_TYPE               0x00c42020 /* [RW] Scan Type register */
#define BCHP_RAAGA_AX_EC_SLICE_QP                0x00c42024 /* [RW] Slice QP register */
#define BCHP_RAAGA_AX_EC_QUANT_BUF_PTR           0x00c42028 /* [RW] Quant Buffer Pointer register */
#define BCHP_RAAGA_AX_EC_QUANT_BUF_INC           0x00c4202c /* [RW] Quant Buffer Increment register */
#define BCHP_RAAGA_AX_EC_BITSTREAM_BUF_PTR       0x00c42030 /* [RW] Starting Byte Address of Bitstream Buffer register */
#define BCHP_RAAGA_AX_EC_BITSTREAM_BUF_SIZE      0x00c42034 /* [RW] Size of Bitstream Buffer register */
#define BCHP_RAAGA_AX_EC_BITSTREAM_CURR_WR_OFFSET 0x00c42038 /* [RW] Current Write Offset of Bitstream Buffer register */
#define BCHP_RAAGA_AX_EC_WRITE_BYTES             0x00c4203c /* [RW] Write Bytes Into Bitstream Buffer register */
#define BCHP_RAAGA_AX_EC_VALID_BITS              0x00c42040 /* [RW] Number of Valid Bits in Write Bytes register */
#define BCHP_RAAGA_AX_EC_WRITE_BYTES_CTRL        0x00c42044 /* [RW] Control Register to write bytes into bitstream buffer */
#define BCHP_RAAGA_AX_EC_WRITE_BYTES_STATUS      0x00c42048 /* [RO] Status Register to write bytes into bitstream buffer */
#define BCHP_RAAGA_AX_EC_EPBI_CONTROL            0x00c4204c /* [RW] Control Register to write bytes into bitstream buffer */
#define BCHP_RAAGA_AX_EC_MAX_BOS_COUNT           0x00c42050 /* [RW] Maximum Bit Outstanding Count register */
#define BCHP_RAAGA_AX_EC_MAX_BYTE_COUNT          0x00c42054 /* [RW] Maximum Byte Count register */
#define BCHP_RAAGA_AX_EC_ALPHA_QP                0x00c42058 /* [RW] Alpha_QP register */
#define BCHP_RAAGA_AX_EC_ALPHA_BITS              0x00c4205c /* [RW] Alpha_BITS register */
#define BCHP_RAAGA_AX_EC_DIV_FACTOR              0x00c42060 /* [RW] DIV_FACTOR register */
#define BCHP_RAAGA_AX_EC_FRAME_INIT_PTR          0x00c42064 /* [RW] Frame Init Buffer Pointer register */
#define BCHP_RAAGA_AX_EC_FRAME_INIT              0x00c42068 /* [RW] EC Frame Initialization register */
#define BCHP_RAAGA_AX_EC_FRAME_INIT_STATUS       0x00c4206c /* [RO] Frame Init Status register */
#define BCHP_RAAGA_AX_EC_EOS_THIS_CLUSTER        0x00c42070 /* [RW] EC Last cluster in slice register */
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS         0x00c42074 /* [RO] MB Error Status register */
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS 0x00c42078 /* [RO] Bytes greater than Max Byte Count Status register */
#define BCHP_RAAGA_AX_EC_BOSC_GT_MAX_BOSC_STATUS 0x00c4207c /* [RO] BitOutstandingCount greater than MAX_BOS_COUNT Status register */
#define BCHP_RAAGA_AX_EC_AVERAGE_QP              0x00c42080 /* [RO] Average QP register */
#define BCHP_RAAGA_AX_EC_AVERAGE_BITS            0x00c42084 /* [RO] Average NumBits register */
#define BCHP_RAAGA_AX_EC_RESTORE_CONTROL         0x00c42088 /* [RW] Restore Current State Control register */
#define BCHP_RAAGA_AX_EC_SAVE_BUF_PTR            0x00c4208c /* [RW] Save Buffer Pointer register */
#define BCHP_RAAGA_AX_EC_SAVE_CONTROL            0x00c42090 /* [RW] Save Current State Control register */
#define BCHP_RAAGA_AX_EC_NUMBITS_ENCODED_CLUSTER 0x00c42094 /* [RO] Number of Bits Encoded in a cluster Status register */
#define BCHP_RAAGA_AX_EC_NUMBITS_ENCODED_SLICE   0x00c42098 /* [RO] Number of Bits Encoded in a slice Status register */
#define BCHP_RAAGA_AX_EC_NUM_IPCM_STATUS         0x00c4209c /* [RO] Number of IPCM MBs in slice Status register */
#define BCHP_RAAGA_AX_EC_NUM_PSKIP_STATUS        0x00c420a0 /* [RO] Number of PSKIP MBs in slice Status register */
#define BCHP_RAAGA_AX_EC_NUM_INTRA_INTER_STATUS  0x00c420a4 /* [RO] Number of INTRA/INTER MBs in slice Status register */
#define BCHP_RAAGA_AX_EC_MAX_NUM_COEFF_STATUS    0x00c420a8 /* [RO] Maximum Number of Coefficients in slice Status register */
#define BCHP_RAAGA_AX_EC_MAX_QP_DELTA_STATUS     0x00c420ac /* [RO] Maximum QP Delta in slice Status register */
#define BCHP_RAAGA_AX_EC_MAX_MV_DELTA_STATUS     0x00c420b0 /* [RO] Maximum MV Delta in slice Status register */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_01_00 0x00c420b4 /* [RO] Maximum Coefficient Value in slice for index 0 and 1 Status register */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_03_02 0x00c420b8 /* [RO] Maximum Coefficient Value in slice for index 2 and 3 Status register */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_05_04 0x00c420bc /* [RO] Maximum Coefficient Value in slice for index 4 and 5 Status register */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_07_06 0x00c420c0 /* [RO] Maximum Coefficient Value in slice for index 6 and 7 Status register */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_09_08 0x00c420c4 /* [RO] Maximum Coefficient Value in slice for index 8 and 9 Status register */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_11_10 0x00c420c8 /* [RO] Maximum Coefficient Value in slice for index 10 and 11 Status register */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_13_12 0x00c420cc /* [RO] Maximum Coefficient Value in slice for index 12 and 13 Status register */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_15_14 0x00c420d0 /* [RO] Maximum Coefficient Value in slice for index 14 and 15 Status register */
#define BCHP_RAAGA_AX_EC_BOS_COUNT               0x00c420d4 /* [RO] Bit Outstanding Count Debug register */
#define BCHP_RAAGA_AX_EC_BAE_DEBUG               0x00c420d8 /* [RO] Binary Arithmetic Encoder Debug register */
#define BCHP_RAAGA_AX_EC_UPLEFTMB_PTR            0x00c420dc /* [RO] Top Left (or Up Left) MB info pointer Debug register */
#define BCHP_RAAGA_AX_EC_LEFTMB_PTR              0x00c420e0 /* [RO] Left MB info pointer Debug register */
#define BCHP_RAAGA_AX_EC_PVT_MB_PTR              0x00c420e4 /* [RO] Private MB info pointer Debug register */
#define BCHP_RAAGA_AX_EC_QUANT_OFFSET            0x00c420e8 /* [RO] Quant Offset value Debug register */
#define BCHP_RAAGA_AX_EC_CYCLES_MB_00            0x00c420ec /* [RO] Cycle Count for MB 0 Debug register */
#define BCHP_RAAGA_AX_EC_CYCLES_MB_01            0x00c420f0 /* [RO] Cycle Count for MB 1 Debug register */
#define BCHP_RAAGA_AX_EC_CYCLES_MB_02            0x00c420f4 /* [RO] Cycle Count for MB 2 Debug register */
#define BCHP_RAAGA_AX_EC_CYCLES_MB_03            0x00c420f8 /* [RO] Cycle Count for MB 3 Debug register */
#define BCHP_RAAGA_AX_EC_CRC_LOAD_VALUE          0x00c420fc /* [RW] CRC Load value data register */
#define BCHP_RAAGA_AX_EC_CRC_CONTROL             0x00c42100 /* [RW] CRC Control register */
#define BCHP_RAAGA_AX_EC_CRC_REG_VALUE           0x00c42104 /* [RO] CRC Internal Register value register */
#define BCHP_RAAGA_AX_EC_CRC_HEADER              0x00c42108 /* [RW] CRC Internal Register value register */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_CONTROL       0x00c4210c /* [RW] Peek/Poke Control register */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_STATUS        0x00c42110 /* [RO] Peek/Poke Status register */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_WR_DATA_LO    0x00c42114 /* [RW] Peek/Poke Write Data Low register */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_WR_DATA_HI    0x00c42118 /* [RW] Peek/Poke Write Data High register */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_RD_DATA_LO    0x00c4211c /* [RO] Peek/Poke Read Data Low register */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_RD_DATA_HI    0x00c42120 /* [RO] Peek/Poke Read Data High register */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL     0x00c42124 /* [RW] Debug Pause Control register */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS      0x00c42128 /* [RO] Debug Pause Status register */
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL      0x00c4212c /* [RW] Debug Step Control register */
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL  0x00c42130 /* [RW] Debug Continue Control register */
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL    0x00c42134 /* [RW] Debug Inject Control register */
#define BCHP_RAAGA_AX_EC_MISC_CONTROL            0x00c42138 /* [RW] Miscellaneous Control register */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0        0x00c4213c /* [RO] FSM State Value0 Visibility register */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1        0x00c42140 /* [RO] FSM State Value1 Visibility register */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0     0x00c42144 /* [RO] Ready/Accept Value0 Visibility register */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1     0x00c42148 /* [RO] Ready/Accept Value1 Visibility register */
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW           0x00c4214c /* [RO] EC Internal Visibility register */
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW        0x00c42150 /* [RO] EC RXI Channel Interface FIFO Availability register */
#define BCHP_RAAGA_AX_EC_CTX_MEM_RD_VIEW         0x00c42154 /* [RO] EC Context Memory Last Read Operation Visibility register */
#define BCHP_RAAGA_AX_EC_CTX_MEM_WR_VIEW         0x00c42158 /* [RO] EC Context Memory Last Write Operation Visibility register */
#define BCHP_RAAGA_AX_EC_TRANSFORM_8x8_MODE      0x00c4215c /* [RW] Transform Mode register */
#define BCHP_RAAGA_AX_EC_DMEM_CLUSTER_INFO_PTR_STATUS 0x00c42160 /* [RO] DMEM Cluster Package Address Status */

/***************************************************************************
 *REVISION - EC Revision ID register
 ***************************************************************************/
/* RAAGA_AX_EC :: REVISION :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_EC_REVISION_reserved0_MASK                   0xffff0000
#define BCHP_RAAGA_AX_EC_REVISION_reserved0_SHIFT                  16

/* RAAGA_AX_EC :: REVISION :: MAJOR [15:08] */
#define BCHP_RAAGA_AX_EC_REVISION_MAJOR_MASK                       0x0000ff00
#define BCHP_RAAGA_AX_EC_REVISION_MAJOR_SHIFT                      8
#define BCHP_RAAGA_AX_EC_REVISION_MAJOR_DEFAULT                    0x00000001

/* RAAGA_AX_EC :: REVISION :: MINOR [07:00] */
#define BCHP_RAAGA_AX_EC_REVISION_MINOR_MASK                       0x000000ff
#define BCHP_RAAGA_AX_EC_REVISION_MINOR_SHIFT                      0
#define BCHP_RAAGA_AX_EC_REVISION_MINOR_DEFAULT                    0x00000010

/***************************************************************************
 *FRAME_SIZE - EC Frame Size register
 ***************************************************************************/
/* RAAGA_AX_EC :: FRAME_SIZE :: reserved0 [31:19] */
#define BCHP_RAAGA_AX_EC_FRAME_SIZE_reserved0_MASK                 0xfff80000
#define BCHP_RAAGA_AX_EC_FRAME_SIZE_reserved0_SHIFT                19

/* RAAGA_AX_EC :: FRAME_SIZE :: FRAME_TYPE [18:18] */
#define BCHP_RAAGA_AX_EC_FRAME_SIZE_FRAME_TYPE_MASK                0x00040000
#define BCHP_RAAGA_AX_EC_FRAME_SIZE_FRAME_TYPE_SHIFT               18
#define BCHP_RAAGA_AX_EC_FRAME_SIZE_FRAME_TYPE_DEFAULT             0x00000000
#define BCHP_RAAGA_AX_EC_FRAME_SIZE_FRAME_TYPE_I                   0
#define BCHP_RAAGA_AX_EC_FRAME_SIZE_FRAME_TYPE_P                   1

/* RAAGA_AX_EC :: FRAME_SIZE :: MB_ROW_COUNT [17:09] */
#define BCHP_RAAGA_AX_EC_FRAME_SIZE_MB_ROW_COUNT_MASK              0x0003fe00
#define BCHP_RAAGA_AX_EC_FRAME_SIZE_MB_ROW_COUNT_SHIFT             9
#define BCHP_RAAGA_AX_EC_FRAME_SIZE_MB_ROW_COUNT_DEFAULT           0x0000002d

/* RAAGA_AX_EC :: FRAME_SIZE :: MB_COL_COUNT [08:00] */
#define BCHP_RAAGA_AX_EC_FRAME_SIZE_MB_COL_COUNT_MASK              0x000001ff
#define BCHP_RAAGA_AX_EC_FRAME_SIZE_MB_COL_COUNT_SHIFT             0
#define BCHP_RAAGA_AX_EC_FRAME_SIZE_MB_COL_COUNT_DEFAULT           0x00000050

/***************************************************************************
 *CLUSTER_CFG - EC Cluster Configuration register
 ***************************************************************************/
/* RAAGA_AX_EC :: CLUSTER_CFG :: reserved0 [31:20] */
#define BCHP_RAAGA_AX_EC_CLUSTER_CFG_reserved0_MASK                0xfff00000
#define BCHP_RAAGA_AX_EC_CLUSTER_CFG_reserved0_SHIFT               20

/* RAAGA_AX_EC :: CLUSTER_CFG :: PUBLIC_MB_INFO_INCR [19:12] */
#define BCHP_RAAGA_AX_EC_CLUSTER_CFG_PUBLIC_MB_INFO_INCR_MASK      0x000ff000
#define BCHP_RAAGA_AX_EC_CLUSTER_CFG_PUBLIC_MB_INFO_INCR_SHIFT     12
#define BCHP_RAAGA_AX_EC_CLUSTER_CFG_PUBLIC_MB_INFO_INCR_DEFAULT   0x00000030

/* RAAGA_AX_EC :: CLUSTER_CFG :: PRIVATE_MB_INFO_INCR [11:04] */
#define BCHP_RAAGA_AX_EC_CLUSTER_CFG_PRIVATE_MB_INFO_INCR_MASK     0x00000ff0
#define BCHP_RAAGA_AX_EC_CLUSTER_CFG_PRIVATE_MB_INFO_INCR_SHIFT    4
#define BCHP_RAAGA_AX_EC_CLUSTER_CFG_PRIVATE_MB_INFO_INCR_DEFAULT  0x00000040

/* RAAGA_AX_EC :: CLUSTER_CFG :: NUMB_MBLKS_PER_CLUSTER [03:00] */
#define BCHP_RAAGA_AX_EC_CLUSTER_CFG_NUMB_MBLKS_PER_CLUSTER_MASK   0x0000000f
#define BCHP_RAAGA_AX_EC_CLUSTER_CFG_NUMB_MBLKS_PER_CLUSTER_SHIFT  0
#define BCHP_RAAGA_AX_EC_CLUSTER_CFG_NUMB_MBLKS_PER_CLUSTER_DEFAULT 0x00000004

/***************************************************************************
 *DMEM_CLUSTER_INFO_PTR - EC Cluster Info Pointer register
 ***************************************************************************/
/* RAAGA_AX_EC :: DMEM_CLUSTER_INFO_PTR :: VAL [31:00] */
#define BCHP_RAAGA_AX_EC_DMEM_CLUSTER_INFO_PTR_VAL_MASK            0xffffffff
#define BCHP_RAAGA_AX_EC_DMEM_CLUSTER_INFO_PTR_VAL_SHIFT           0
#define BCHP_RAAGA_AX_EC_DMEM_CLUSTER_INFO_PTR_VAL_DEFAULT         0x00000000

/***************************************************************************
 *CTRL - EC Control register
 ***************************************************************************/
/* RAAGA_AX_EC :: CTRL :: reserved0 [31:02] */
#define BCHP_RAAGA_AX_EC_CTRL_reserved0_MASK                       0xfffffffc
#define BCHP_RAAGA_AX_EC_CTRL_reserved0_SHIFT                      2

/* RAAGA_AX_EC :: CTRL :: CMD [01:00] */
#define BCHP_RAAGA_AX_EC_CTRL_CMD_MASK                             0x00000003
#define BCHP_RAAGA_AX_EC_CTRL_CMD_SHIFT                            0
#define BCHP_RAAGA_AX_EC_CTRL_CMD_DEFAULT                          0x00000002
#define BCHP_RAAGA_AX_EC_CTRL_CMD_GO                               0
#define BCHP_RAAGA_AX_EC_CTRL_CMD_PAUSE                            1
#define BCHP_RAAGA_AX_EC_CTRL_CMD_HALT                             2
#define BCHP_RAAGA_AX_EC_CTRL_CMD_CONTINUE                         3

/***************************************************************************
 *STATUS - EC Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: STATUS :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_EC_STATUS_reserved0_MASK                     0xfffffffe
#define BCHP_RAAGA_AX_EC_STATUS_reserved0_SHIFT                    1

/* RAAGA_AX_EC :: STATUS :: DONE [00:00] */
#define BCHP_RAAGA_AX_EC_STATUS_DONE_MASK                          0x00000001
#define BCHP_RAAGA_AX_EC_STATUS_DONE_SHIFT                         0
#define BCHP_RAAGA_AX_EC_STATUS_DONE_DEFAULT                       0x00000000

/***************************************************************************
 *ENTROPY_CODING_MODE - Entropy Coding Mode register
 ***************************************************************************/
/* RAAGA_AX_EC :: ENTROPY_CODING_MODE :: reserved0 [31:02] */
#define BCHP_RAAGA_AX_EC_ENTROPY_CODING_MODE_reserved0_MASK        0xfffffffc
#define BCHP_RAAGA_AX_EC_ENTROPY_CODING_MODE_reserved0_SHIFT       2

/* RAAGA_AX_EC :: ENTROPY_CODING_MODE :: MODE [01:00] */
#define BCHP_RAAGA_AX_EC_ENTROPY_CODING_MODE_MODE_MASK             0x00000003
#define BCHP_RAAGA_AX_EC_ENTROPY_CODING_MODE_MODE_SHIFT            0
#define BCHP_RAAGA_AX_EC_ENTROPY_CODING_MODE_MODE_DEFAULT          0x00000000
#define BCHP_RAAGA_AX_EC_ENTROPY_CODING_MODE_MODE_CABAC            0
#define BCHP_RAAGA_AX_EC_ENTROPY_CODING_MODE_MODE_CAVLC            1
#define BCHP_RAAGA_AX_EC_ENTROPY_CODING_MODE_MODE_CABAC_AE_ONLY    2

/***************************************************************************
 *NUM_REFS - Number of Reference Frames register
 ***************************************************************************/
/* RAAGA_AX_EC :: NUM_REFS :: reserved0 [31:02] */
#define BCHP_RAAGA_AX_EC_NUM_REFS_reserved0_MASK                   0xfffffffc
#define BCHP_RAAGA_AX_EC_NUM_REFS_reserved0_SHIFT                  2

/* RAAGA_AX_EC :: NUM_REFS :: COUNT [01:00] */
#define BCHP_RAAGA_AX_EC_NUM_REFS_COUNT_MASK                       0x00000003
#define BCHP_RAAGA_AX_EC_NUM_REFS_COUNT_SHIFT                      0
#define BCHP_RAAGA_AX_EC_NUM_REFS_COUNT_DEFAULT                    0x00000001

/***************************************************************************
 *SCAN_TYPE - Scan Type register
 ***************************************************************************/
/* RAAGA_AX_EC :: SCAN_TYPE :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_EC_SCAN_TYPE_reserved0_MASK                  0xfffffffe
#define BCHP_RAAGA_AX_EC_SCAN_TYPE_reserved0_SHIFT                 1

/* RAAGA_AX_EC :: SCAN_TYPE :: FIELD_SCAN [00:00] */
#define BCHP_RAAGA_AX_EC_SCAN_TYPE_FIELD_SCAN_MASK                 0x00000001
#define BCHP_RAAGA_AX_EC_SCAN_TYPE_FIELD_SCAN_SHIFT                0
#define BCHP_RAAGA_AX_EC_SCAN_TYPE_FIELD_SCAN_DEFAULT              0x00000000

/***************************************************************************
 *SLICE_QP - Slice QP register
 ***************************************************************************/
/* RAAGA_AX_EC :: SLICE_QP :: reserved0 [31:08] */
#define BCHP_RAAGA_AX_EC_SLICE_QP_reserved0_MASK                   0xffffff00
#define BCHP_RAAGA_AX_EC_SLICE_QP_reserved0_SHIFT                  8

/* RAAGA_AX_EC :: SLICE_QP :: QP [07:00] */
#define BCHP_RAAGA_AX_EC_SLICE_QP_QP_MASK                          0x000000ff
#define BCHP_RAAGA_AX_EC_SLICE_QP_QP_SHIFT                         0
#define BCHP_RAAGA_AX_EC_SLICE_QP_QP_DEFAULT                       0x00000000

/***************************************************************************
 *QUANT_BUF_PTR - Quant Buffer Pointer register
 ***************************************************************************/
/* RAAGA_AX_EC :: QUANT_BUF_PTR :: VALUE [31:00] */
#define BCHP_RAAGA_AX_EC_QUANT_BUF_PTR_VALUE_MASK                  0xffffffff
#define BCHP_RAAGA_AX_EC_QUANT_BUF_PTR_VALUE_SHIFT                 0
#define BCHP_RAAGA_AX_EC_QUANT_BUF_PTR_VALUE_DEFAULT               0x00000000

/***************************************************************************
 *QUANT_BUF_INC - Quant Buffer Increment register
 ***************************************************************************/
/* RAAGA_AX_EC :: QUANT_BUF_INC :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_EC_QUANT_BUF_INC_reserved0_MASK              0xffff0000
#define BCHP_RAAGA_AX_EC_QUANT_BUF_INC_reserved0_SHIFT             16

/* RAAGA_AX_EC :: QUANT_BUF_INC :: VALUE [15:00] */
#define BCHP_RAAGA_AX_EC_QUANT_BUF_INC_VALUE_MASK                  0x0000ffff
#define BCHP_RAAGA_AX_EC_QUANT_BUF_INC_VALUE_SHIFT                 0
#define BCHP_RAAGA_AX_EC_QUANT_BUF_INC_VALUE_DEFAULT               0x00000000

/***************************************************************************
 *BITSTREAM_BUF_PTR - Starting Byte Address of Bitstream Buffer register
 ***************************************************************************/
/* RAAGA_AX_EC :: BITSTREAM_BUF_PTR :: VALUE [31:00] */
#define BCHP_RAAGA_AX_EC_BITSTREAM_BUF_PTR_VALUE_MASK              0xffffffff
#define BCHP_RAAGA_AX_EC_BITSTREAM_BUF_PTR_VALUE_SHIFT             0
#define BCHP_RAAGA_AX_EC_BITSTREAM_BUF_PTR_VALUE_DEFAULT           0x00000000

/***************************************************************************
 *BITSTREAM_BUF_SIZE - Size of Bitstream Buffer register
 ***************************************************************************/
/* RAAGA_AX_EC :: BITSTREAM_BUF_SIZE :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_EC_BITSTREAM_BUF_SIZE_reserved0_MASK         0xffff0000
#define BCHP_RAAGA_AX_EC_BITSTREAM_BUF_SIZE_reserved0_SHIFT        16

/* RAAGA_AX_EC :: BITSTREAM_BUF_SIZE :: VALUE [15:00] */
#define BCHP_RAAGA_AX_EC_BITSTREAM_BUF_SIZE_VALUE_MASK             0x0000ffff
#define BCHP_RAAGA_AX_EC_BITSTREAM_BUF_SIZE_VALUE_SHIFT            0
#define BCHP_RAAGA_AX_EC_BITSTREAM_BUF_SIZE_VALUE_DEFAULT          0x00000000

/***************************************************************************
 *BITSTREAM_CURR_WR_OFFSET - Current Write Offset of Bitstream Buffer register
 ***************************************************************************/
/* RAAGA_AX_EC :: BITSTREAM_CURR_WR_OFFSET :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_EC_BITSTREAM_CURR_WR_OFFSET_reserved0_MASK   0xffff0000
#define BCHP_RAAGA_AX_EC_BITSTREAM_CURR_WR_OFFSET_reserved0_SHIFT  16

/* RAAGA_AX_EC :: BITSTREAM_CURR_WR_OFFSET :: VALUE [15:00] */
#define BCHP_RAAGA_AX_EC_BITSTREAM_CURR_WR_OFFSET_VALUE_MASK       0x0000ffff
#define BCHP_RAAGA_AX_EC_BITSTREAM_CURR_WR_OFFSET_VALUE_SHIFT      0
#define BCHP_RAAGA_AX_EC_BITSTREAM_CURR_WR_OFFSET_VALUE_DEFAULT    0x00000000

/***************************************************************************
 *WRITE_BYTES - Write Bytes Into Bitstream Buffer register
 ***************************************************************************/
/* RAAGA_AX_EC :: WRITE_BYTES :: BYTEVAL [31:00] */
#define BCHP_RAAGA_AX_EC_WRITE_BYTES_BYTEVAL_MASK                  0xffffffff
#define BCHP_RAAGA_AX_EC_WRITE_BYTES_BYTEVAL_SHIFT                 0
#define BCHP_RAAGA_AX_EC_WRITE_BYTES_BYTEVAL_DEFAULT               0x00000000

/***************************************************************************
 *VALID_BITS - Number of Valid Bits in Write Bytes register
 ***************************************************************************/
/* RAAGA_AX_EC :: VALID_BITS :: reserved0 [31:06] */
#define BCHP_RAAGA_AX_EC_VALID_BITS_reserved0_MASK                 0xffffffc0
#define BCHP_RAAGA_AX_EC_VALID_BITS_reserved0_SHIFT                6

/* RAAGA_AX_EC :: VALID_BITS :: VALID_BITS [05:00] */
#define BCHP_RAAGA_AX_EC_VALID_BITS_VALID_BITS_MASK                0x0000003f
#define BCHP_RAAGA_AX_EC_VALID_BITS_VALID_BITS_SHIFT               0
#define BCHP_RAAGA_AX_EC_VALID_BITS_VALID_BITS_DEFAULT             0x00000000

/***************************************************************************
 *WRITE_BYTES_CTRL - Control Register to write bytes into bitstream buffer
 ***************************************************************************/
/* RAAGA_AX_EC :: WRITE_BYTES_CTRL :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_EC_WRITE_BYTES_CTRL_reserved0_MASK           0xfffffffe
#define BCHP_RAAGA_AX_EC_WRITE_BYTES_CTRL_reserved0_SHIFT          1

/* RAAGA_AX_EC :: WRITE_BYTES_CTRL :: EN [00:00] */
#define BCHP_RAAGA_AX_EC_WRITE_BYTES_CTRL_EN_MASK                  0x00000001
#define BCHP_RAAGA_AX_EC_WRITE_BYTES_CTRL_EN_SHIFT                 0
#define BCHP_RAAGA_AX_EC_WRITE_BYTES_CTRL_EN_DEFAULT               0x00000000

/***************************************************************************
 *WRITE_BYTES_STATUS - Status Register to write bytes into bitstream buffer
 ***************************************************************************/
/* RAAGA_AX_EC :: WRITE_BYTES_STATUS :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_EC_WRITE_BYTES_STATUS_reserved0_MASK         0xfffffffe
#define BCHP_RAAGA_AX_EC_WRITE_BYTES_STATUS_reserved0_SHIFT        1

/* RAAGA_AX_EC :: WRITE_BYTES_STATUS :: READY [00:00] */
#define BCHP_RAAGA_AX_EC_WRITE_BYTES_STATUS_READY_MASK             0x00000001
#define BCHP_RAAGA_AX_EC_WRITE_BYTES_STATUS_READY_SHIFT            0
#define BCHP_RAAGA_AX_EC_WRITE_BYTES_STATUS_READY_DEFAULT          0x00000001

/***************************************************************************
 *EPBI_CONTROL - Control Register to write bytes into bitstream buffer
 ***************************************************************************/
/* RAAGA_AX_EC :: EPBI_CONTROL :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_EC_EPBI_CONTROL_reserved0_MASK               0xfffffffe
#define BCHP_RAAGA_AX_EC_EPBI_CONTROL_reserved0_SHIFT              1

/* RAAGA_AX_EC :: EPBI_CONTROL :: EN [00:00] */
#define BCHP_RAAGA_AX_EC_EPBI_CONTROL_EN_MASK                      0x00000001
#define BCHP_RAAGA_AX_EC_EPBI_CONTROL_EN_SHIFT                     0
#define BCHP_RAAGA_AX_EC_EPBI_CONTROL_EN_DEFAULT                   0x00000001
#define BCHP_RAAGA_AX_EC_EPBI_CONTROL_EN_ENABLED                   1
#define BCHP_RAAGA_AX_EC_EPBI_CONTROL_EN_DISABLED                  0

/***************************************************************************
 *MAX_BOS_COUNT - Maximum Bit Outstanding Count register
 ***************************************************************************/
/* RAAGA_AX_EC :: MAX_BOS_COUNT :: VALUE [31:00] */
#define BCHP_RAAGA_AX_EC_MAX_BOS_COUNT_VALUE_MASK                  0xffffffff
#define BCHP_RAAGA_AX_EC_MAX_BOS_COUNT_VALUE_SHIFT                 0
#define BCHP_RAAGA_AX_EC_MAX_BOS_COUNT_VALUE_DEFAULT               0x00000200

/***************************************************************************
 *MAX_BYTE_COUNT - Maximum Byte Count register
 ***************************************************************************/
/* RAAGA_AX_EC :: MAX_BYTE_COUNT :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_EC_MAX_BYTE_COUNT_reserved0_MASK             0xffff0000
#define BCHP_RAAGA_AX_EC_MAX_BYTE_COUNT_reserved0_SHIFT            16

/* RAAGA_AX_EC :: MAX_BYTE_COUNT :: VALUE [15:00] */
#define BCHP_RAAGA_AX_EC_MAX_BYTE_COUNT_VALUE_MASK                 0x0000ffff
#define BCHP_RAAGA_AX_EC_MAX_BYTE_COUNT_VALUE_SHIFT                0
#define BCHP_RAAGA_AX_EC_MAX_BYTE_COUNT_VALUE_DEFAULT              0x00000190

/***************************************************************************
 *ALPHA_QP - Alpha_QP register
 ***************************************************************************/
/* RAAGA_AX_EC :: ALPHA_QP :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_EC_ALPHA_QP_reserved0_MASK                   0xffff0000
#define BCHP_RAAGA_AX_EC_ALPHA_QP_reserved0_SHIFT                  16

/* RAAGA_AX_EC :: ALPHA_QP :: VALUE [15:00] */
#define BCHP_RAAGA_AX_EC_ALPHA_QP_VALUE_MASK                       0x0000ffff
#define BCHP_RAAGA_AX_EC_ALPHA_QP_VALUE_SHIFT                      0
#define BCHP_RAAGA_AX_EC_ALPHA_QP_VALUE_DEFAULT                    0x00000001

/***************************************************************************
 *ALPHA_BITS - Alpha_BITS register
 ***************************************************************************/
/* RAAGA_AX_EC :: ALPHA_BITS :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_EC_ALPHA_BITS_reserved0_MASK                 0xffff0000
#define BCHP_RAAGA_AX_EC_ALPHA_BITS_reserved0_SHIFT                16

/* RAAGA_AX_EC :: ALPHA_BITS :: VALUE [15:00] */
#define BCHP_RAAGA_AX_EC_ALPHA_BITS_VALUE_MASK                     0x0000ffff
#define BCHP_RAAGA_AX_EC_ALPHA_BITS_VALUE_SHIFT                    0
#define BCHP_RAAGA_AX_EC_ALPHA_BITS_VALUE_DEFAULT                  0x00000001

/***************************************************************************
 *DIV_FACTOR - DIV_FACTOR register
 ***************************************************************************/
/* RAAGA_AX_EC :: DIV_FACTOR :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_EC_DIV_FACTOR_reserved0_MASK                 0xffff0000
#define BCHP_RAAGA_AX_EC_DIV_FACTOR_reserved0_SHIFT                16

/* RAAGA_AX_EC :: DIV_FACTOR :: VALUE [15:00] */
#define BCHP_RAAGA_AX_EC_DIV_FACTOR_VALUE_MASK                     0x0000ffff
#define BCHP_RAAGA_AX_EC_DIV_FACTOR_VALUE_SHIFT                    0
#define BCHP_RAAGA_AX_EC_DIV_FACTOR_VALUE_DEFAULT                  0x00000000

/***************************************************************************
 *FRAME_INIT_PTR - Frame Init Buffer Pointer register
 ***************************************************************************/
/* RAAGA_AX_EC :: FRAME_INIT_PTR :: VALUE [31:00] */
#define BCHP_RAAGA_AX_EC_FRAME_INIT_PTR_VALUE_MASK                 0xffffffff
#define BCHP_RAAGA_AX_EC_FRAME_INIT_PTR_VALUE_SHIFT                0
#define BCHP_RAAGA_AX_EC_FRAME_INIT_PTR_VALUE_DEFAULT              0x00000000

/***************************************************************************
 *FRAME_INIT - EC Frame Initialization register
 ***************************************************************************/
/* RAAGA_AX_EC :: FRAME_INIT :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_EC_FRAME_INIT_reserved0_MASK                 0xfffffffe
#define BCHP_RAAGA_AX_EC_FRAME_INIT_reserved0_SHIFT                1

/* RAAGA_AX_EC :: FRAME_INIT :: EN [00:00] */
#define BCHP_RAAGA_AX_EC_FRAME_INIT_EN_MASK                        0x00000001
#define BCHP_RAAGA_AX_EC_FRAME_INIT_EN_SHIFT                       0
#define BCHP_RAAGA_AX_EC_FRAME_INIT_EN_DEFAULT                     0x00000000

/***************************************************************************
 *FRAME_INIT_STATUS - Frame Init Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: FRAME_INIT_STATUS :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_EC_FRAME_INIT_STATUS_reserved0_MASK          0xfffffffe
#define BCHP_RAAGA_AX_EC_FRAME_INIT_STATUS_reserved0_SHIFT         1

/* RAAGA_AX_EC :: FRAME_INIT_STATUS :: DONE [00:00] */
#define BCHP_RAAGA_AX_EC_FRAME_INIT_STATUS_DONE_MASK               0x00000001
#define BCHP_RAAGA_AX_EC_FRAME_INIT_STATUS_DONE_SHIFT              0
#define BCHP_RAAGA_AX_EC_FRAME_INIT_STATUS_DONE_DEFAULT            0x00000000

/***************************************************************************
 *EOS_THIS_CLUSTER - EC Last cluster in slice register
 ***************************************************************************/
/* RAAGA_AX_EC :: EOS_THIS_CLUSTER :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_EC_EOS_THIS_CLUSTER_reserved0_MASK           0xfffffffe
#define BCHP_RAAGA_AX_EC_EOS_THIS_CLUSTER_reserved0_SHIFT          1

/* RAAGA_AX_EC :: EOS_THIS_CLUSTER :: EN [00:00] */
#define BCHP_RAAGA_AX_EC_EOS_THIS_CLUSTER_EN_MASK                  0x00000001
#define BCHP_RAAGA_AX_EC_EOS_THIS_CLUSTER_EN_SHIFT                 0
#define BCHP_RAAGA_AX_EC_EOS_THIS_CLUSTER_EN_DEFAULT               0x00000000

/***************************************************************************
 *MB_ERROR_STATUS - MB Error Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: MB_ERROR_STATUS :: reserved0 [31:08] */
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_reserved0_MASK            0xffffff00
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_reserved0_SHIFT           8

/* RAAGA_AX_EC :: MB_ERROR_STATUS :: MB_ERROR_TYPE [07:05] */
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_MB_ERROR_TYPE_MASK        0x000000e0
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_MB_ERROR_TYPE_SHIFT       5
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_MB_ERROR_TYPE_DEFAULT     0x00000000
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_MB_ERROR_TYPE_ILLEGAL_MB_TYPE 0
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_MB_ERROR_TYPE_ILLEGAL_CBP 1
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_MB_ERROR_TYPE_ILLEGAL_CBF 2
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_MB_ERROR_TYPE_ILLEGAL_I4X4_MODE 3
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_MB_ERROR_TYPE_ILLEGAL_QPD 4
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_MB_ERROR_TYPE_ILLEGAL_COEFFS 5
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_MB_ERROR_TYPE_ILLEGAL_MB_IJ 6

/* RAAGA_AX_EC :: MB_ERROR_STATUS :: MB_IDX [04:01] */
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_MB_IDX_MASK               0x0000001e
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_MB_IDX_SHIFT              1
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_MB_IDX_DEFAULT            0x00000000

/* RAAGA_AX_EC :: MB_ERROR_STATUS :: ERROR [00:00] */
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_ERROR_MASK                0x00000001
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_ERROR_SHIFT               0
#define BCHP_RAAGA_AX_EC_MB_ERROR_STATUS_ERROR_DEFAULT             0x00000000

/***************************************************************************
 *BYTES_GT_MAX_BYTE_COUNT_STATUS - Bytes greater than Max Byte Count Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: BYTES_GT_MAX_BYTE_COUNT_STATUS :: reserved0 [31:13] */
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_reserved0_MASK 0xffffe000
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_reserved0_SHIFT 13

/* RAAGA_AX_EC :: BYTES_GT_MAX_BYTE_COUNT_STATUS :: MB_IDX_GT_400 [12:09] */
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_MB_IDX_GT_400_MASK 0x00001e00
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_MB_IDX_GT_400_SHIFT 9
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_MB_IDX_GT_400_DEFAULT 0x00000000

/* RAAGA_AX_EC :: BYTES_GT_MAX_BYTE_COUNT_STATUS :: GT_400 [08:08] */
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_GT_400_MASK 0x00000100
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_GT_400_SHIFT 8
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_GT_400_DEFAULT 0x00000000

/* RAAGA_AX_EC :: BYTES_GT_MAX_BYTE_COUNT_STATUS :: reserved_for_padding1 [07:05] */
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_reserved_for_padding1_MASK 0x000000e0
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_reserved_for_padding1_SHIFT 5

/* RAAGA_AX_EC :: BYTES_GT_MAX_BYTE_COUNT_STATUS :: MB_IDX_GT_MAX_BYTE_COUNT [04:01] */
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_MB_IDX_GT_MAX_BYTE_COUNT_MASK 0x0000001e
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_MB_IDX_GT_MAX_BYTE_COUNT_SHIFT 1
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_MB_IDX_GT_MAX_BYTE_COUNT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: BYTES_GT_MAX_BYTE_COUNT_STATUS :: GT_MAX_BYTE_COUNT [00:00] */
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_GT_MAX_BYTE_COUNT_MASK 0x00000001
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_GT_MAX_BYTE_COUNT_SHIFT 0
#define BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS_GT_MAX_BYTE_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *BOSC_GT_MAX_BOSC_STATUS - BitOutstandingCount greater than MAX_BOS_COUNT Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: BOSC_GT_MAX_BOSC_STATUS :: reserved0 [31:21] */
#define BCHP_RAAGA_AX_EC_BOSC_GT_MAX_BOSC_STATUS_reserved0_MASK    0xffe00000
#define BCHP_RAAGA_AX_EC_BOSC_GT_MAX_BOSC_STATUS_reserved0_SHIFT   21

/* RAAGA_AX_EC :: BOSC_GT_MAX_BOSC_STATUS :: NUM_GT_IN_SLICE [20:05] */
#define BCHP_RAAGA_AX_EC_BOSC_GT_MAX_BOSC_STATUS_NUM_GT_IN_SLICE_MASK 0x001fffe0
#define BCHP_RAAGA_AX_EC_BOSC_GT_MAX_BOSC_STATUS_NUM_GT_IN_SLICE_SHIFT 5
#define BCHP_RAAGA_AX_EC_BOSC_GT_MAX_BOSC_STATUS_NUM_GT_IN_SLICE_DEFAULT 0x00000000

/* RAAGA_AX_EC :: BOSC_GT_MAX_BOSC_STATUS :: MB_IDX [04:01] */
#define BCHP_RAAGA_AX_EC_BOSC_GT_MAX_BOSC_STATUS_MB_IDX_MASK       0x0000001e
#define BCHP_RAAGA_AX_EC_BOSC_GT_MAX_BOSC_STATUS_MB_IDX_SHIFT      1
#define BCHP_RAAGA_AX_EC_BOSC_GT_MAX_BOSC_STATUS_MB_IDX_DEFAULT    0x00000000

/* RAAGA_AX_EC :: BOSC_GT_MAX_BOSC_STATUS :: GT [00:00] */
#define BCHP_RAAGA_AX_EC_BOSC_GT_MAX_BOSC_STATUS_GT_MASK           0x00000001
#define BCHP_RAAGA_AX_EC_BOSC_GT_MAX_BOSC_STATUS_GT_SHIFT          0
#define BCHP_RAAGA_AX_EC_BOSC_GT_MAX_BOSC_STATUS_GT_DEFAULT        0x00000000

/***************************************************************************
 *AVERAGE_QP - Average QP register
 ***************************************************************************/
/* RAAGA_AX_EC :: AVERAGE_QP :: reserved0 [31:24] */
#define BCHP_RAAGA_AX_EC_AVERAGE_QP_reserved0_MASK                 0xff000000
#define BCHP_RAAGA_AX_EC_AVERAGE_QP_reserved0_SHIFT                24

/* RAAGA_AX_EC :: AVERAGE_QP :: VALUE [23:00] */
#define BCHP_RAAGA_AX_EC_AVERAGE_QP_VALUE_MASK                     0x00ffffff
#define BCHP_RAAGA_AX_EC_AVERAGE_QP_VALUE_SHIFT                    0
#define BCHP_RAAGA_AX_EC_AVERAGE_QP_VALUE_DEFAULT                  0x00000000

/***************************************************************************
 *AVERAGE_BITS - Average NumBits register
 ***************************************************************************/
/* RAAGA_AX_EC :: AVERAGE_BITS :: VALUE [31:00] */
#define BCHP_RAAGA_AX_EC_AVERAGE_BITS_VALUE_MASK                   0xffffffff
#define BCHP_RAAGA_AX_EC_AVERAGE_BITS_VALUE_SHIFT                  0
#define BCHP_RAAGA_AX_EC_AVERAGE_BITS_VALUE_DEFAULT                0x00000000

/***************************************************************************
 *RESTORE_CONTROL - Restore Current State Control register
 ***************************************************************************/
/* RAAGA_AX_EC :: RESTORE_CONTROL :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_EC_RESTORE_CONTROL_reserved0_MASK            0xfffffffe
#define BCHP_RAAGA_AX_EC_RESTORE_CONTROL_reserved0_SHIFT           1

/* RAAGA_AX_EC :: RESTORE_CONTROL :: EN [00:00] */
#define BCHP_RAAGA_AX_EC_RESTORE_CONTROL_EN_MASK                   0x00000001
#define BCHP_RAAGA_AX_EC_RESTORE_CONTROL_EN_SHIFT                  0
#define BCHP_RAAGA_AX_EC_RESTORE_CONTROL_EN_DEFAULT                0x00000000

/***************************************************************************
 *SAVE_BUF_PTR - Save Buffer Pointer register
 ***************************************************************************/
/* RAAGA_AX_EC :: SAVE_BUF_PTR :: VALUE [31:00] */
#define BCHP_RAAGA_AX_EC_SAVE_BUF_PTR_VALUE_MASK                   0xffffffff
#define BCHP_RAAGA_AX_EC_SAVE_BUF_PTR_VALUE_SHIFT                  0
#define BCHP_RAAGA_AX_EC_SAVE_BUF_PTR_VALUE_DEFAULT                0x00000000

/***************************************************************************
 *SAVE_CONTROL - Save Current State Control register
 ***************************************************************************/
/* RAAGA_AX_EC :: SAVE_CONTROL :: reserved0 [31:02] */
#define BCHP_RAAGA_AX_EC_SAVE_CONTROL_reserved0_MASK               0xfffffffc
#define BCHP_RAAGA_AX_EC_SAVE_CONTROL_reserved0_SHIFT              2

/* RAAGA_AX_EC :: SAVE_CONTROL :: IMM_EN [01:01] */
#define BCHP_RAAGA_AX_EC_SAVE_CONTROL_IMM_EN_MASK                  0x00000002
#define BCHP_RAAGA_AX_EC_SAVE_CONTROL_IMM_EN_SHIFT                 1
#define BCHP_RAAGA_AX_EC_SAVE_CONTROL_IMM_EN_DEFAULT               0x00000000

/* RAAGA_AX_EC :: SAVE_CONTROL :: EN [00:00] */
#define BCHP_RAAGA_AX_EC_SAVE_CONTROL_EN_MASK                      0x00000001
#define BCHP_RAAGA_AX_EC_SAVE_CONTROL_EN_SHIFT                     0
#define BCHP_RAAGA_AX_EC_SAVE_CONTROL_EN_DEFAULT                   0x00000000

/***************************************************************************
 *NUMBITS_ENCODED_CLUSTER - Number of Bits Encoded in a cluster Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: NUMBITS_ENCODED_CLUSTER :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_EC_NUMBITS_ENCODED_CLUSTER_reserved0_MASK    0xffff0000
#define BCHP_RAAGA_AX_EC_NUMBITS_ENCODED_CLUSTER_reserved0_SHIFT   16

/* RAAGA_AX_EC :: NUMBITS_ENCODED_CLUSTER :: VALUE [15:00] */
#define BCHP_RAAGA_AX_EC_NUMBITS_ENCODED_CLUSTER_VALUE_MASK        0x0000ffff
#define BCHP_RAAGA_AX_EC_NUMBITS_ENCODED_CLUSTER_VALUE_SHIFT       0
#define BCHP_RAAGA_AX_EC_NUMBITS_ENCODED_CLUSTER_VALUE_DEFAULT     0x00000000

/***************************************************************************
 *NUMBITS_ENCODED_SLICE - Number of Bits Encoded in a slice Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: NUMBITS_ENCODED_SLICE :: VALUE [31:00] */
#define BCHP_RAAGA_AX_EC_NUMBITS_ENCODED_SLICE_VALUE_MASK          0xffffffff
#define BCHP_RAAGA_AX_EC_NUMBITS_ENCODED_SLICE_VALUE_SHIFT         0
#define BCHP_RAAGA_AX_EC_NUMBITS_ENCODED_SLICE_VALUE_DEFAULT       0x00000000

/***************************************************************************
 *NUM_IPCM_STATUS - Number of IPCM MBs in slice Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: NUM_IPCM_STATUS :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_EC_NUM_IPCM_STATUS_reserved0_MASK            0xffff0000
#define BCHP_RAAGA_AX_EC_NUM_IPCM_STATUS_reserved0_SHIFT           16

/* RAAGA_AX_EC :: NUM_IPCM_STATUS :: VALUE [15:00] */
#define BCHP_RAAGA_AX_EC_NUM_IPCM_STATUS_VALUE_MASK                0x0000ffff
#define BCHP_RAAGA_AX_EC_NUM_IPCM_STATUS_VALUE_SHIFT               0
#define BCHP_RAAGA_AX_EC_NUM_IPCM_STATUS_VALUE_DEFAULT             0x00000000

/***************************************************************************
 *NUM_PSKIP_STATUS - Number of PSKIP MBs in slice Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: NUM_PSKIP_STATUS :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_EC_NUM_PSKIP_STATUS_reserved0_MASK           0xffff0000
#define BCHP_RAAGA_AX_EC_NUM_PSKIP_STATUS_reserved0_SHIFT          16

/* RAAGA_AX_EC :: NUM_PSKIP_STATUS :: VALUE [15:00] */
#define BCHP_RAAGA_AX_EC_NUM_PSKIP_STATUS_VALUE_MASK               0x0000ffff
#define BCHP_RAAGA_AX_EC_NUM_PSKIP_STATUS_VALUE_SHIFT              0
#define BCHP_RAAGA_AX_EC_NUM_PSKIP_STATUS_VALUE_DEFAULT            0x00000000

/***************************************************************************
 *NUM_INTRA_INTER_STATUS - Number of INTRA/INTER MBs in slice Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: NUM_INTRA_INTER_STATUS :: INTER_COUNT [31:16] */
#define BCHP_RAAGA_AX_EC_NUM_INTRA_INTER_STATUS_INTER_COUNT_MASK   0xffff0000
#define BCHP_RAAGA_AX_EC_NUM_INTRA_INTER_STATUS_INTER_COUNT_SHIFT  16
#define BCHP_RAAGA_AX_EC_NUM_INTRA_INTER_STATUS_INTER_COUNT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: NUM_INTRA_INTER_STATUS :: INTRA_COUNT [15:00] */
#define BCHP_RAAGA_AX_EC_NUM_INTRA_INTER_STATUS_INTRA_COUNT_MASK   0x0000ffff
#define BCHP_RAAGA_AX_EC_NUM_INTRA_INTER_STATUS_INTRA_COUNT_SHIFT  0
#define BCHP_RAAGA_AX_EC_NUM_INTRA_INTER_STATUS_INTRA_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *MAX_NUM_COEFF_STATUS - Maximum Number of Coefficients in slice Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: MAX_NUM_COEFF_STATUS :: reserved0 [31:05] */
#define BCHP_RAAGA_AX_EC_MAX_NUM_COEFF_STATUS_reserved0_MASK       0xffffffe0
#define BCHP_RAAGA_AX_EC_MAX_NUM_COEFF_STATUS_reserved0_SHIFT      5

/* RAAGA_AX_EC :: MAX_NUM_COEFF_STATUS :: VALUE [04:00] */
#define BCHP_RAAGA_AX_EC_MAX_NUM_COEFF_STATUS_VALUE_MASK           0x0000001f
#define BCHP_RAAGA_AX_EC_MAX_NUM_COEFF_STATUS_VALUE_SHIFT          0
#define BCHP_RAAGA_AX_EC_MAX_NUM_COEFF_STATUS_VALUE_DEFAULT        0x00000000

/***************************************************************************
 *MAX_QP_DELTA_STATUS - Maximum QP Delta in slice Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: MAX_QP_DELTA_STATUS :: reserved0 [31:06] */
#define BCHP_RAAGA_AX_EC_MAX_QP_DELTA_STATUS_reserved0_MASK        0xffffffc0
#define BCHP_RAAGA_AX_EC_MAX_QP_DELTA_STATUS_reserved0_SHIFT       6

/* RAAGA_AX_EC :: MAX_QP_DELTA_STATUS :: VALUE [05:00] */
#define BCHP_RAAGA_AX_EC_MAX_QP_DELTA_STATUS_VALUE_MASK            0x0000003f
#define BCHP_RAAGA_AX_EC_MAX_QP_DELTA_STATUS_VALUE_SHIFT           0
#define BCHP_RAAGA_AX_EC_MAX_QP_DELTA_STATUS_VALUE_DEFAULT         0x00000000

/***************************************************************************
 *MAX_MV_DELTA_STATUS - Maximum MV Delta in slice Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: MAX_MV_DELTA_STATUS :: reserved0 [31:29] */
#define BCHP_RAAGA_AX_EC_MAX_MV_DELTA_STATUS_reserved0_MASK        0xe0000000
#define BCHP_RAAGA_AX_EC_MAX_MV_DELTA_STATUS_reserved0_SHIFT       29

/* RAAGA_AX_EC :: MAX_MV_DELTA_STATUS :: COMP_Y [28:16] */
#define BCHP_RAAGA_AX_EC_MAX_MV_DELTA_STATUS_COMP_Y_MASK           0x1fff0000
#define BCHP_RAAGA_AX_EC_MAX_MV_DELTA_STATUS_COMP_Y_SHIFT          16
#define BCHP_RAAGA_AX_EC_MAX_MV_DELTA_STATUS_COMP_Y_DEFAULT        0x00000000

/* RAAGA_AX_EC :: MAX_MV_DELTA_STATUS :: reserved1 [15:13] */
#define BCHP_RAAGA_AX_EC_MAX_MV_DELTA_STATUS_reserved1_MASK        0x0000e000
#define BCHP_RAAGA_AX_EC_MAX_MV_DELTA_STATUS_reserved1_SHIFT       13

/* RAAGA_AX_EC :: MAX_MV_DELTA_STATUS :: COMP_X [12:00] */
#define BCHP_RAAGA_AX_EC_MAX_MV_DELTA_STATUS_COMP_X_MASK           0x00001fff
#define BCHP_RAAGA_AX_EC_MAX_MV_DELTA_STATUS_COMP_X_SHIFT          0
#define BCHP_RAAGA_AX_EC_MAX_MV_DELTA_STATUS_COMP_X_DEFAULT        0x00000000

/***************************************************************************
 *MAX_COEFF_VAL_STATUS_01_00 - Maximum Coefficient Value in slice for index 0 and 1 Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_01_00 :: reserved0 [31:28] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_01_00_reserved0_MASK 0xf0000000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_01_00_reserved0_SHIFT 28

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_01_00 :: VAL_AT_IDX_01 [27:16] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_01_00_VAL_AT_IDX_01_MASK 0x0fff0000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_01_00_VAL_AT_IDX_01_SHIFT 16
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_01_00_VAL_AT_IDX_01_DEFAULT 0x00000000

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_01_00 :: reserved1 [15:12] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_01_00_reserved1_MASK 0x0000f000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_01_00_reserved1_SHIFT 12

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_01_00 :: VAL_AT_IDX_00 [11:00] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_01_00_VAL_AT_IDX_00_MASK 0x00000fff
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_01_00_VAL_AT_IDX_00_SHIFT 0
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_01_00_VAL_AT_IDX_00_DEFAULT 0x00000000

/***************************************************************************
 *MAX_COEFF_VAL_STATUS_03_02 - Maximum Coefficient Value in slice for index 2 and 3 Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_03_02 :: reserved0 [31:28] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_03_02_reserved0_MASK 0xf0000000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_03_02_reserved0_SHIFT 28

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_03_02 :: VAL_AT_IDX_03 [27:16] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_03_02_VAL_AT_IDX_03_MASK 0x0fff0000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_03_02_VAL_AT_IDX_03_SHIFT 16
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_03_02_VAL_AT_IDX_03_DEFAULT 0x00000000

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_03_02 :: reserved1 [15:12] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_03_02_reserved1_MASK 0x0000f000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_03_02_reserved1_SHIFT 12

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_03_02 :: VAL_AT_IDX_02 [11:00] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_03_02_VAL_AT_IDX_02_MASK 0x00000fff
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_03_02_VAL_AT_IDX_02_SHIFT 0
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_03_02_VAL_AT_IDX_02_DEFAULT 0x00000000

/***************************************************************************
 *MAX_COEFF_VAL_STATUS_05_04 - Maximum Coefficient Value in slice for index 4 and 5 Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_05_04 :: reserved0 [31:28] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_05_04_reserved0_MASK 0xf0000000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_05_04_reserved0_SHIFT 28

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_05_04 :: VAL_AT_IDX_05 [27:16] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_05_04_VAL_AT_IDX_05_MASK 0x0fff0000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_05_04_VAL_AT_IDX_05_SHIFT 16
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_05_04_VAL_AT_IDX_05_DEFAULT 0x00000000

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_05_04 :: reserved1 [15:12] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_05_04_reserved1_MASK 0x0000f000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_05_04_reserved1_SHIFT 12

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_05_04 :: VAL_AT_IDX_04 [11:00] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_05_04_VAL_AT_IDX_04_MASK 0x00000fff
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_05_04_VAL_AT_IDX_04_SHIFT 0
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_05_04_VAL_AT_IDX_04_DEFAULT 0x00000000

/***************************************************************************
 *MAX_COEFF_VAL_STATUS_07_06 - Maximum Coefficient Value in slice for index 6 and 7 Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_07_06 :: reserved0 [31:28] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_07_06_reserved0_MASK 0xf0000000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_07_06_reserved0_SHIFT 28

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_07_06 :: VAL_AT_IDX_07 [27:16] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_07_06_VAL_AT_IDX_07_MASK 0x0fff0000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_07_06_VAL_AT_IDX_07_SHIFT 16
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_07_06_VAL_AT_IDX_07_DEFAULT 0x00000000

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_07_06 :: reserved1 [15:12] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_07_06_reserved1_MASK 0x0000f000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_07_06_reserved1_SHIFT 12

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_07_06 :: VAL_AT_IDX_06 [11:00] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_07_06_VAL_AT_IDX_06_MASK 0x00000fff
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_07_06_VAL_AT_IDX_06_SHIFT 0
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_07_06_VAL_AT_IDX_06_DEFAULT 0x00000000

/***************************************************************************
 *MAX_COEFF_VAL_STATUS_09_08 - Maximum Coefficient Value in slice for index 8 and 9 Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_09_08 :: reserved0 [31:28] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_09_08_reserved0_MASK 0xf0000000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_09_08_reserved0_SHIFT 28

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_09_08 :: VAL_AT_IDX_09 [27:16] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_09_08_VAL_AT_IDX_09_MASK 0x0fff0000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_09_08_VAL_AT_IDX_09_SHIFT 16
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_09_08_VAL_AT_IDX_09_DEFAULT 0x00000000

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_09_08 :: reserved1 [15:12] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_09_08_reserved1_MASK 0x0000f000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_09_08_reserved1_SHIFT 12

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_09_08 :: VAL_AT_IDX_08 [11:00] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_09_08_VAL_AT_IDX_08_MASK 0x00000fff
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_09_08_VAL_AT_IDX_08_SHIFT 0
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_09_08_VAL_AT_IDX_08_DEFAULT 0x00000000

/***************************************************************************
 *MAX_COEFF_VAL_STATUS_11_10 - Maximum Coefficient Value in slice for index 10 and 11 Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_11_10 :: reserved0 [31:28] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_11_10_reserved0_MASK 0xf0000000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_11_10_reserved0_SHIFT 28

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_11_10 :: VAL_AT_IDX_11 [27:16] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_11_10_VAL_AT_IDX_11_MASK 0x0fff0000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_11_10_VAL_AT_IDX_11_SHIFT 16
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_11_10_VAL_AT_IDX_11_DEFAULT 0x00000000

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_11_10 :: reserved1 [15:12] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_11_10_reserved1_MASK 0x0000f000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_11_10_reserved1_SHIFT 12

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_11_10 :: VAL_AT_IDX_10 [11:00] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_11_10_VAL_AT_IDX_10_MASK 0x00000fff
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_11_10_VAL_AT_IDX_10_SHIFT 0
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_11_10_VAL_AT_IDX_10_DEFAULT 0x00000000

/***************************************************************************
 *MAX_COEFF_VAL_STATUS_13_12 - Maximum Coefficient Value in slice for index 12 and 13 Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_13_12 :: reserved0 [31:28] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_13_12_reserved0_MASK 0xf0000000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_13_12_reserved0_SHIFT 28

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_13_12 :: VAL_AT_IDX_13 [27:16] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_13_12_VAL_AT_IDX_13_MASK 0x0fff0000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_13_12_VAL_AT_IDX_13_SHIFT 16
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_13_12_VAL_AT_IDX_13_DEFAULT 0x00000000

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_13_12 :: reserved1 [15:12] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_13_12_reserved1_MASK 0x0000f000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_13_12_reserved1_SHIFT 12

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_13_12 :: VAL_AT_IDX_12 [11:00] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_13_12_VAL_AT_IDX_12_MASK 0x00000fff
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_13_12_VAL_AT_IDX_12_SHIFT 0
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_13_12_VAL_AT_IDX_12_DEFAULT 0x00000000

/***************************************************************************
 *MAX_COEFF_VAL_STATUS_15_14 - Maximum Coefficient Value in slice for index 14 and 15 Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_15_14 :: reserved0 [31:28] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_15_14_reserved0_MASK 0xf0000000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_15_14_reserved0_SHIFT 28

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_15_14 :: VAL_AT_IDX_15 [27:16] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_15_14_VAL_AT_IDX_15_MASK 0x0fff0000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_15_14_VAL_AT_IDX_15_SHIFT 16
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_15_14_VAL_AT_IDX_15_DEFAULT 0x00000000

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_15_14 :: reserved1 [15:12] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_15_14_reserved1_MASK 0x0000f000
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_15_14_reserved1_SHIFT 12

/* RAAGA_AX_EC :: MAX_COEFF_VAL_STATUS_15_14 :: VAL_AT_IDX_14 [11:00] */
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_15_14_VAL_AT_IDX_14_MASK 0x00000fff
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_15_14_VAL_AT_IDX_14_SHIFT 0
#define BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_15_14_VAL_AT_IDX_14_DEFAULT 0x00000000

/***************************************************************************
 *BOS_COUNT - Bit Outstanding Count Debug register
 ***************************************************************************/
/* RAAGA_AX_EC :: BOS_COUNT :: VALUE [31:00] */
#define BCHP_RAAGA_AX_EC_BOS_COUNT_VALUE_MASK                      0xffffffff
#define BCHP_RAAGA_AX_EC_BOS_COUNT_VALUE_SHIFT                     0
#define BCHP_RAAGA_AX_EC_BOS_COUNT_VALUE_DEFAULT                   0x00000000

/***************************************************************************
 *BAE_DEBUG - Binary Arithmetic Encoder Debug register
 ***************************************************************************/
/* RAAGA_AX_EC :: BAE_DEBUG :: reserved0 [31:29] */
#define BCHP_RAAGA_AX_EC_BAE_DEBUG_reserved0_MASK                  0xe0000000
#define BCHP_RAAGA_AX_EC_BAE_DEBUG_reserved0_SHIFT                 29

/* RAAGA_AX_EC :: BAE_DEBUG :: CTXIDX [28:19] */
#define BCHP_RAAGA_AX_EC_BAE_DEBUG_CTXIDX_MASK                     0x1ff80000
#define BCHP_RAAGA_AX_EC_BAE_DEBUG_CTXIDX_SHIFT                    19
#define BCHP_RAAGA_AX_EC_BAE_DEBUG_CTXIDX_DEFAULT                  0x00000000

/* RAAGA_AX_EC :: BAE_DEBUG :: LOW [18:09] */
#define BCHP_RAAGA_AX_EC_BAE_DEBUG_LOW_MASK                        0x0007fe00
#define BCHP_RAAGA_AX_EC_BAE_DEBUG_LOW_SHIFT                       9
#define BCHP_RAAGA_AX_EC_BAE_DEBUG_LOW_DEFAULT                     0x00000000

/* RAAGA_AX_EC :: BAE_DEBUG :: RANGE [08:00] */
#define BCHP_RAAGA_AX_EC_BAE_DEBUG_RANGE_MASK                      0x000001ff
#define BCHP_RAAGA_AX_EC_BAE_DEBUG_RANGE_SHIFT                     0
#define BCHP_RAAGA_AX_EC_BAE_DEBUG_RANGE_DEFAULT                   0x000001fe

/***************************************************************************
 *UPLEFTMB_PTR - Top Left (or Up Left) MB info pointer Debug register
 ***************************************************************************/
/* RAAGA_AX_EC :: UPLEFTMB_PTR :: reserved0 [31:20] */
#define BCHP_RAAGA_AX_EC_UPLEFTMB_PTR_reserved0_MASK               0xfff00000
#define BCHP_RAAGA_AX_EC_UPLEFTMB_PTR_reserved0_SHIFT              20

/* RAAGA_AX_EC :: UPLEFTMB_PTR :: VALUE [19:00] */
#define BCHP_RAAGA_AX_EC_UPLEFTMB_PTR_VALUE_MASK                   0x000fffff
#define BCHP_RAAGA_AX_EC_UPLEFTMB_PTR_VALUE_SHIFT                  0
#define BCHP_RAAGA_AX_EC_UPLEFTMB_PTR_VALUE_DEFAULT                0x00000000

/***************************************************************************
 *LEFTMB_PTR - Left MB info pointer Debug register
 ***************************************************************************/
/* RAAGA_AX_EC :: LEFTMB_PTR :: reserved0 [31:20] */
#define BCHP_RAAGA_AX_EC_LEFTMB_PTR_reserved0_MASK                 0xfff00000
#define BCHP_RAAGA_AX_EC_LEFTMB_PTR_reserved0_SHIFT                20

/* RAAGA_AX_EC :: LEFTMB_PTR :: VALUE [19:00] */
#define BCHP_RAAGA_AX_EC_LEFTMB_PTR_VALUE_MASK                     0x000fffff
#define BCHP_RAAGA_AX_EC_LEFTMB_PTR_VALUE_SHIFT                    0
#define BCHP_RAAGA_AX_EC_LEFTMB_PTR_VALUE_DEFAULT                  0x00000000

/***************************************************************************
 *PVT_MB_PTR - Private MB info pointer Debug register
 ***************************************************************************/
/* RAAGA_AX_EC :: PVT_MB_PTR :: reserved0 [31:20] */
#define BCHP_RAAGA_AX_EC_PVT_MB_PTR_reserved0_MASK                 0xfff00000
#define BCHP_RAAGA_AX_EC_PVT_MB_PTR_reserved0_SHIFT                20

/* RAAGA_AX_EC :: PVT_MB_PTR :: VALUE [19:00] */
#define BCHP_RAAGA_AX_EC_PVT_MB_PTR_VALUE_MASK                     0x000fffff
#define BCHP_RAAGA_AX_EC_PVT_MB_PTR_VALUE_SHIFT                    0
#define BCHP_RAAGA_AX_EC_PVT_MB_PTR_VALUE_DEFAULT                  0x00000000

/***************************************************************************
 *QUANT_OFFSET - Quant Offset value Debug register
 ***************************************************************************/
/* RAAGA_AX_EC :: QUANT_OFFSET :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_EC_QUANT_OFFSET_reserved0_MASK               0xffff0000
#define BCHP_RAAGA_AX_EC_QUANT_OFFSET_reserved0_SHIFT              16

/* RAAGA_AX_EC :: QUANT_OFFSET :: VALUE [15:00] */
#define BCHP_RAAGA_AX_EC_QUANT_OFFSET_VALUE_MASK                   0x0000ffff
#define BCHP_RAAGA_AX_EC_QUANT_OFFSET_VALUE_SHIFT                  0
#define BCHP_RAAGA_AX_EC_QUANT_OFFSET_VALUE_DEFAULT                0x00000000

/***************************************************************************
 *CYCLES_MB_00 - Cycle Count for MB 0 Debug register
 ***************************************************************************/
/* RAAGA_AX_EC :: CYCLES_MB_00 :: RXI_FG_COUNT [31:16] */
#define BCHP_RAAGA_AX_EC_CYCLES_MB_00_RXI_FG_COUNT_MASK            0xffff0000
#define BCHP_RAAGA_AX_EC_CYCLES_MB_00_RXI_FG_COUNT_SHIFT           16
#define BCHP_RAAGA_AX_EC_CYCLES_MB_00_RXI_FG_COUNT_DEFAULT         0x00000000

/* RAAGA_AX_EC :: CYCLES_MB_00 :: MB_COUNT [15:00] */
#define BCHP_RAAGA_AX_EC_CYCLES_MB_00_MB_COUNT_MASK                0x0000ffff
#define BCHP_RAAGA_AX_EC_CYCLES_MB_00_MB_COUNT_SHIFT               0
#define BCHP_RAAGA_AX_EC_CYCLES_MB_00_MB_COUNT_DEFAULT             0x00000000

/***************************************************************************
 *CYCLES_MB_01 - Cycle Count for MB 1 Debug register
 ***************************************************************************/
/* RAAGA_AX_EC :: CYCLES_MB_01 :: RXI_FG_COUNT [31:16] */
#define BCHP_RAAGA_AX_EC_CYCLES_MB_01_RXI_FG_COUNT_MASK            0xffff0000
#define BCHP_RAAGA_AX_EC_CYCLES_MB_01_RXI_FG_COUNT_SHIFT           16
#define BCHP_RAAGA_AX_EC_CYCLES_MB_01_RXI_FG_COUNT_DEFAULT         0x00000000

/* RAAGA_AX_EC :: CYCLES_MB_01 :: MB_COUNT [15:00] */
#define BCHP_RAAGA_AX_EC_CYCLES_MB_01_MB_COUNT_MASK                0x0000ffff
#define BCHP_RAAGA_AX_EC_CYCLES_MB_01_MB_COUNT_SHIFT               0
#define BCHP_RAAGA_AX_EC_CYCLES_MB_01_MB_COUNT_DEFAULT             0x00000000

/***************************************************************************
 *CYCLES_MB_02 - Cycle Count for MB 2 Debug register
 ***************************************************************************/
/* RAAGA_AX_EC :: CYCLES_MB_02 :: RXI_FG_COUNT [31:16] */
#define BCHP_RAAGA_AX_EC_CYCLES_MB_02_RXI_FG_COUNT_MASK            0xffff0000
#define BCHP_RAAGA_AX_EC_CYCLES_MB_02_RXI_FG_COUNT_SHIFT           16
#define BCHP_RAAGA_AX_EC_CYCLES_MB_02_RXI_FG_COUNT_DEFAULT         0x00000000

/* RAAGA_AX_EC :: CYCLES_MB_02 :: MB_COUNT [15:00] */
#define BCHP_RAAGA_AX_EC_CYCLES_MB_02_MB_COUNT_MASK                0x0000ffff
#define BCHP_RAAGA_AX_EC_CYCLES_MB_02_MB_COUNT_SHIFT               0
#define BCHP_RAAGA_AX_EC_CYCLES_MB_02_MB_COUNT_DEFAULT             0x00000000

/***************************************************************************
 *CYCLES_MB_03 - Cycle Count for MB 3 Debug register
 ***************************************************************************/
/* RAAGA_AX_EC :: CYCLES_MB_03 :: RXI_FG_COUNT [31:16] */
#define BCHP_RAAGA_AX_EC_CYCLES_MB_03_RXI_FG_COUNT_MASK            0xffff0000
#define BCHP_RAAGA_AX_EC_CYCLES_MB_03_RXI_FG_COUNT_SHIFT           16
#define BCHP_RAAGA_AX_EC_CYCLES_MB_03_RXI_FG_COUNT_DEFAULT         0x00000000

/* RAAGA_AX_EC :: CYCLES_MB_03 :: MB_COUNT [15:00] */
#define BCHP_RAAGA_AX_EC_CYCLES_MB_03_MB_COUNT_MASK                0x0000ffff
#define BCHP_RAAGA_AX_EC_CYCLES_MB_03_MB_COUNT_SHIFT               0
#define BCHP_RAAGA_AX_EC_CYCLES_MB_03_MB_COUNT_DEFAULT             0x00000000

/***************************************************************************
 *CRC_LOAD_VALUE - CRC Load value data register
 ***************************************************************************/
/* RAAGA_AX_EC :: CRC_LOAD_VALUE :: DATA [31:00] */
#define BCHP_RAAGA_AX_EC_CRC_LOAD_VALUE_DATA_MASK                  0xffffffff
#define BCHP_RAAGA_AX_EC_CRC_LOAD_VALUE_DATA_SHIFT                 0
#define BCHP_RAAGA_AX_EC_CRC_LOAD_VALUE_DATA_DEFAULT               0x00000000

/***************************************************************************
 *CRC_CONTROL - CRC Control register
 ***************************************************************************/
/* RAAGA_AX_EC :: CRC_CONTROL :: reserved0 [31:02] */
#define BCHP_RAAGA_AX_EC_CRC_CONTROL_reserved0_MASK                0xfffffffc
#define BCHP_RAAGA_AX_EC_CRC_CONTROL_reserved0_SHIFT               2

/* RAAGA_AX_EC :: CRC_CONTROL :: LOAD_EN [01:01] */
#define BCHP_RAAGA_AX_EC_CRC_CONTROL_LOAD_EN_MASK                  0x00000002
#define BCHP_RAAGA_AX_EC_CRC_CONTROL_LOAD_EN_SHIFT                 1
#define BCHP_RAAGA_AX_EC_CRC_CONTROL_LOAD_EN_DEFAULT               0x00000000

/* RAAGA_AX_EC :: CRC_CONTROL :: COMP_EN [00:00] */
#define BCHP_RAAGA_AX_EC_CRC_CONTROL_COMP_EN_MASK                  0x00000001
#define BCHP_RAAGA_AX_EC_CRC_CONTROL_COMP_EN_SHIFT                 0
#define BCHP_RAAGA_AX_EC_CRC_CONTROL_COMP_EN_DEFAULT               0x00000000
#define BCHP_RAAGA_AX_EC_CRC_CONTROL_COMP_EN_ENABLED               1
#define BCHP_RAAGA_AX_EC_CRC_CONTROL_COMP_EN_DISABLED              0

/***************************************************************************
 *CRC_REG_VALUE - CRC Internal Register value register
 ***************************************************************************/
/* RAAGA_AX_EC :: CRC_REG_VALUE :: DATA [31:00] */
#define BCHP_RAAGA_AX_EC_CRC_REG_VALUE_DATA_MASK                   0xffffffff
#define BCHP_RAAGA_AX_EC_CRC_REG_VALUE_DATA_SHIFT                  0
#define BCHP_RAAGA_AX_EC_CRC_REG_VALUE_DATA_DEFAULT                0x55555555

/***************************************************************************
 *CRC_HEADER - CRC Internal Register value register
 ***************************************************************************/
/* RAAGA_AX_EC :: CRC_HEADER :: DATA [31:00] */
#define BCHP_RAAGA_AX_EC_CRC_HEADER_DATA_MASK                      0xffffffff
#define BCHP_RAAGA_AX_EC_CRC_HEADER_DATA_SHIFT                     0
#define BCHP_RAAGA_AX_EC_CRC_HEADER_DATA_DEFAULT                   0x00000000

/***************************************************************************
 *PEEK_POKE_CONTROL - Peek/Poke Control register
 ***************************************************************************/
/* RAAGA_AX_EC :: PEEK_POKE_CONTROL :: reserved0 [31:09] */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_CONTROL_reserved0_MASK          0xfffffe00
#define BCHP_RAAGA_AX_EC_PEEK_POKE_CONTROL_reserved0_SHIFT         9

/* RAAGA_AX_EC :: PEEK_POKE_CONTROL :: ADDRESS [08:02] */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_CONTROL_ADDRESS_MASK            0x000001fc
#define BCHP_RAAGA_AX_EC_PEEK_POKE_CONTROL_ADDRESS_SHIFT           2
#define BCHP_RAAGA_AX_EC_PEEK_POKE_CONTROL_ADDRESS_DEFAULT         0x00000000

/* RAAGA_AX_EC :: PEEK_POKE_CONTROL :: READ [01:01] */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_CONTROL_READ_MASK               0x00000002
#define BCHP_RAAGA_AX_EC_PEEK_POKE_CONTROL_READ_SHIFT              1
#define BCHP_RAAGA_AX_EC_PEEK_POKE_CONTROL_READ_DEFAULT            0x00000001

/* RAAGA_AX_EC :: PEEK_POKE_CONTROL :: EN [00:00] */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_CONTROL_EN_MASK                 0x00000001
#define BCHP_RAAGA_AX_EC_PEEK_POKE_CONTROL_EN_SHIFT                0
#define BCHP_RAAGA_AX_EC_PEEK_POKE_CONTROL_EN_DEFAULT              0x00000000

/***************************************************************************
 *PEEK_POKE_STATUS - Peek/Poke Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: PEEK_POKE_STATUS :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_STATUS_reserved0_MASK           0xfffffffe
#define BCHP_RAAGA_AX_EC_PEEK_POKE_STATUS_reserved0_SHIFT          1

/* RAAGA_AX_EC :: PEEK_POKE_STATUS :: READY [00:00] */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_STATUS_READY_MASK               0x00000001
#define BCHP_RAAGA_AX_EC_PEEK_POKE_STATUS_READY_SHIFT              0
#define BCHP_RAAGA_AX_EC_PEEK_POKE_STATUS_READY_DEFAULT            0x00000001

/***************************************************************************
 *PEEK_POKE_WR_DATA_LO - Peek/Poke Write Data Low register
 ***************************************************************************/
/* RAAGA_AX_EC :: PEEK_POKE_WR_DATA_LO :: DATA [31:00] */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_WR_DATA_LO_DATA_MASK            0xffffffff
#define BCHP_RAAGA_AX_EC_PEEK_POKE_WR_DATA_LO_DATA_SHIFT           0
#define BCHP_RAAGA_AX_EC_PEEK_POKE_WR_DATA_LO_DATA_DEFAULT         0x00000000

/***************************************************************************
 *PEEK_POKE_WR_DATA_HI - Peek/Poke Write Data High register
 ***************************************************************************/
/* RAAGA_AX_EC :: PEEK_POKE_WR_DATA_HI :: DATA [31:00] */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_WR_DATA_HI_DATA_MASK            0xffffffff
#define BCHP_RAAGA_AX_EC_PEEK_POKE_WR_DATA_HI_DATA_SHIFT           0
#define BCHP_RAAGA_AX_EC_PEEK_POKE_WR_DATA_HI_DATA_DEFAULT         0x00000000

/***************************************************************************
 *PEEK_POKE_RD_DATA_LO - Peek/Poke Read Data Low register
 ***************************************************************************/
/* RAAGA_AX_EC :: PEEK_POKE_RD_DATA_LO :: DATA [31:00] */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_RD_DATA_LO_DATA_MASK            0xffffffff
#define BCHP_RAAGA_AX_EC_PEEK_POKE_RD_DATA_LO_DATA_SHIFT           0
#define BCHP_RAAGA_AX_EC_PEEK_POKE_RD_DATA_LO_DATA_DEFAULT         0x00000000

/***************************************************************************
 *PEEK_POKE_RD_DATA_HI - Peek/Poke Read Data High register
 ***************************************************************************/
/* RAAGA_AX_EC :: PEEK_POKE_RD_DATA_HI :: DATA [31:00] */
#define BCHP_RAAGA_AX_EC_PEEK_POKE_RD_DATA_HI_DATA_MASK            0xffffffff
#define BCHP_RAAGA_AX_EC_PEEK_POKE_RD_DATA_HI_DATA_SHIFT           0
#define BCHP_RAAGA_AX_EC_PEEK_POKE_RD_DATA_HI_DATA_DEFAULT         0x00000000

/***************************************************************************
 *DEBUG_PAUSE_CONTROL - Debug Pause Control register
 ***************************************************************************/
/* RAAGA_AX_EC :: DEBUG_PAUSE_CONTROL :: PAUSE_ON_ERROR [31:31] */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_PAUSE_ON_ERROR_MASK   0x80000000
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_PAUSE_ON_ERROR_SHIFT  31
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_PAUSE_ON_ERROR_DEFAULT 0x00000000

/* RAAGA_AX_EC :: DEBUG_PAUSE_CONTROL :: RBLK_BID [30:26] */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_RBLK_BID_MASK         0x7c000000
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_RBLK_BID_SHIFT        26
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_RBLK_BID_DEFAULT      0x00000000

/* RAAGA_AX_EC :: DEBUG_PAUSE_CONTROL :: SUB_MB_CTRL [25:24] */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_SUB_MB_CTRL_MASK      0x03000000
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_SUB_MB_CTRL_SHIFT     24
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_SUB_MB_CTRL_DEFAULT   0x00000000
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_SUB_MB_CTRL_BEFORE_MBHDR 0
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_SUB_MB_CTRL_AFTER_MBHDR 1
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_SUB_MB_CTRL_AFTER_RBLK 2
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_SUB_MB_CTRL_RESERVED  3

/* RAAGA_AX_EC :: DEBUG_PAUSE_CONTROL :: MB_ROW_IDX [23:15] */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_MB_ROW_IDX_MASK       0x00ff8000
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_MB_ROW_IDX_SHIFT      15
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_MB_ROW_IDX_DEFAULT    0x00000000

/* RAAGA_AX_EC :: DEBUG_PAUSE_CONTROL :: MB_COL_IDX [14:06] */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_MB_COL_IDX_MASK       0x00007fc0
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_MB_COL_IDX_SHIFT      6
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_MB_COL_IDX_DEFAULT    0x00000000

/* RAAGA_AX_EC :: DEBUG_PAUSE_CONTROL :: MB_IDX [05:02] */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_MB_IDX_MASK           0x0000003c
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_MB_IDX_SHIFT          2
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_MB_IDX_DEFAULT        0x00000000

/* RAAGA_AX_EC :: DEBUG_PAUSE_CONTROL :: USE_MB_IDX [01:01] */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_USE_MB_IDX_MASK       0x00000002
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_USE_MB_IDX_SHIFT      1
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_USE_MB_IDX_DEFAULT    0x00000000

/* RAAGA_AX_EC :: DEBUG_PAUSE_CONTROL :: PAUSE_EN [00:00] */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_PAUSE_EN_MASK         0x00000001
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_PAUSE_EN_SHIFT        0
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_PAUSE_EN_DEFAULT      0x00000000
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_PAUSE_EN_ENABLED      1
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_CONTROL_PAUSE_EN_DISABLED     0

/***************************************************************************
 *DEBUG_PAUSE_STATUS - Debug Pause Status register
 ***************************************************************************/
/* RAAGA_AX_EC :: DEBUG_PAUSE_STATUS :: reserved0 [31:10] */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_reserved0_MASK         0xfffffc00
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_reserved0_SHIFT        10

/* RAAGA_AX_EC :: DEBUG_PAUSE_STATUS :: BITSTREAM_STATE [09:08] */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_BITSTREAM_STATE_MASK   0x00000300
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_BITSTREAM_STATE_SHIFT  8
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_BITSTREAM_STATE_DEFAULT 0x00000000

/* RAAGA_AX_EC :: DEBUG_PAUSE_STATUS :: SBIN_FIFO_STATE [07:06] */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_SBIN_FIFO_STATE_MASK   0x000000c0
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_SBIN_FIFO_STATE_SHIFT  6
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_SBIN_FIFO_STATE_DEFAULT 0x00000000

/* RAAGA_AX_EC :: DEBUG_PAUSE_STATUS :: BIN_FIFO_STATE [05:04] */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_BIN_FIFO_STATE_MASK    0x00000030
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_BIN_FIFO_STATE_SHIFT   4
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_BIN_FIFO_STATE_DEFAULT 0x00000000

/* RAAGA_AX_EC :: DEBUG_PAUSE_STATUS :: PARAM_FIFO_STATE [03:02] */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_PARAM_FIFO_STATE_MASK  0x0000000c
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_PARAM_FIFO_STATE_SHIFT 2
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_PARAM_FIFO_STATE_DEFAULT 0x00000000

/* RAAGA_AX_EC :: DEBUG_PAUSE_STATUS :: FORM_PARAM_STATE [01:00] */
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_FORM_PARAM_STATE_MASK  0x00000003
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_FORM_PARAM_STATE_SHIFT 0
#define BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS_FORM_PARAM_STATE_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_STEP_CONTROL - Debug Step Control register
 ***************************************************************************/
/* RAAGA_AX_EC :: DEBUG_STEP_CONTROL :: reserved0 [31:05] */
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_reserved0_MASK         0xffffffe0
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_reserved0_SHIFT        5

/* RAAGA_AX_EC :: DEBUG_STEP_CONTROL :: BITSTREAM [04:04] */
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_BITSTREAM_MASK         0x00000010
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_BITSTREAM_SHIFT        4
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_BITSTREAM_DEFAULT      0x00000000

/* RAAGA_AX_EC :: DEBUG_STEP_CONTROL :: SBIN_FIFO [03:03] */
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_SBIN_FIFO_MASK         0x00000008
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_SBIN_FIFO_SHIFT        3
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_SBIN_FIFO_DEFAULT      0x00000000

/* RAAGA_AX_EC :: DEBUG_STEP_CONTROL :: BIN_FIFO [02:02] */
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_BIN_FIFO_MASK          0x00000004
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_BIN_FIFO_SHIFT         2
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_BIN_FIFO_DEFAULT       0x00000000

/* RAAGA_AX_EC :: DEBUG_STEP_CONTROL :: PARAM_FIFO [01:01] */
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_PARAM_FIFO_MASK        0x00000002
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_PARAM_FIFO_SHIFT       1
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_PARAM_FIFO_DEFAULT     0x00000000

/* RAAGA_AX_EC :: DEBUG_STEP_CONTROL :: FORM_PARAM [00:00] */
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_FORM_PARAM_MASK        0x00000001
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_FORM_PARAM_SHIFT       0
#define BCHP_RAAGA_AX_EC_DEBUG_STEP_CONTROL_FORM_PARAM_DEFAULT     0x00000000

/***************************************************************************
 *DEBUG_CONTINUE_CONTROL - Debug Continue Control register
 ***************************************************************************/
/* RAAGA_AX_EC :: DEBUG_CONTINUE_CONTROL :: reserved0 [31:05] */
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_reserved0_MASK     0xffffffe0
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_reserved0_SHIFT    5

/* RAAGA_AX_EC :: DEBUG_CONTINUE_CONTROL :: BITSTREAM [04:04] */
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_BITSTREAM_MASK     0x00000010
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_BITSTREAM_SHIFT    4
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_BITSTREAM_DEFAULT  0x00000000

/* RAAGA_AX_EC :: DEBUG_CONTINUE_CONTROL :: SBIN_FIFO [03:03] */
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_SBIN_FIFO_MASK     0x00000008
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_SBIN_FIFO_SHIFT    3
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_SBIN_FIFO_DEFAULT  0x00000000

/* RAAGA_AX_EC :: DEBUG_CONTINUE_CONTROL :: BIN_FIFO [02:02] */
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_BIN_FIFO_MASK      0x00000004
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_BIN_FIFO_SHIFT     2
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_BIN_FIFO_DEFAULT   0x00000000

/* RAAGA_AX_EC :: DEBUG_CONTINUE_CONTROL :: PARAM_FIFO [01:01] */
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_PARAM_FIFO_MASK    0x00000002
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_PARAM_FIFO_SHIFT   1
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_PARAM_FIFO_DEFAULT 0x00000000

/* RAAGA_AX_EC :: DEBUG_CONTINUE_CONTROL :: FORM_PARAM [00:00] */
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_FORM_PARAM_MASK    0x00000001
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_FORM_PARAM_SHIFT   0
#define BCHP_RAAGA_AX_EC_DEBUG_CONTINUE_CONTROL_FORM_PARAM_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_INJECT_CONTROL - Debug Inject Control register
 ***************************************************************************/
/* RAAGA_AX_EC :: DEBUG_INJECT_CONTROL :: reserved0 [31:06] */
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_reserved0_MASK       0xffffffc0
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_reserved0_SHIFT      6

/* RAAGA_AX_EC :: DEBUG_INJECT_CONTROL :: SBIN_FIFO_POP_ON_INJECT [05:05] */
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_SBIN_FIFO_POP_ON_INJECT_MASK 0x00000020
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_SBIN_FIFO_POP_ON_INJECT_SHIFT 5
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_SBIN_FIFO_POP_ON_INJECT_DEFAULT 0x00000001

/* RAAGA_AX_EC :: DEBUG_INJECT_CONTROL :: SBIN_FIFO_INJECT [04:04] */
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_SBIN_FIFO_INJECT_MASK 0x00000010
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_SBIN_FIFO_INJECT_SHIFT 4
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_SBIN_FIFO_INJECT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: DEBUG_INJECT_CONTROL :: BIN_FIFO_POP_ON_INJECT [03:03] */
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_BIN_FIFO_POP_ON_INJECT_MASK 0x00000008
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_BIN_FIFO_POP_ON_INJECT_SHIFT 3
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_BIN_FIFO_POP_ON_INJECT_DEFAULT 0x00000001

/* RAAGA_AX_EC :: DEBUG_INJECT_CONTROL :: BIN_FIFO_INJECT [02:02] */
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_BIN_FIFO_INJECT_MASK 0x00000004
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_BIN_FIFO_INJECT_SHIFT 2
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_BIN_FIFO_INJECT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: DEBUG_INJECT_CONTROL :: PARAM_FIFO_POP_ON_INJECT [01:01] */
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_PARAM_FIFO_POP_ON_INJECT_MASK 0x00000002
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_PARAM_FIFO_POP_ON_INJECT_SHIFT 1
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_PARAM_FIFO_POP_ON_INJECT_DEFAULT 0x00000001

/* RAAGA_AX_EC :: DEBUG_INJECT_CONTROL :: PARAM_FIFO_INJECT [00:00] */
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_PARAM_FIFO_INJECT_MASK 0x00000001
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_PARAM_FIFO_INJECT_SHIFT 0
#define BCHP_RAAGA_AX_EC_DEBUG_INJECT_CONTROL_PARAM_FIFO_INJECT_DEFAULT 0x00000000

/***************************************************************************
 *MISC_CONTROL - Miscellaneous Control register
 ***************************************************************************/
/* RAAGA_AX_EC :: MISC_CONTROL :: reserved0 [31:02] */
#define BCHP_RAAGA_AX_EC_MISC_CONTROL_reserved0_MASK               0xfffffffc
#define BCHP_RAAGA_AX_EC_MISC_CONTROL_reserved0_SHIFT              2

/* RAAGA_AX_EC :: MISC_CONTROL :: INTERNAL_PSKIP_COMP_EN [01:01] */
#define BCHP_RAAGA_AX_EC_MISC_CONTROL_INTERNAL_PSKIP_COMP_EN_MASK  0x00000002
#define BCHP_RAAGA_AX_EC_MISC_CONTROL_INTERNAL_PSKIP_COMP_EN_SHIFT 1
#define BCHP_RAAGA_AX_EC_MISC_CONTROL_INTERNAL_PSKIP_COMP_EN_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_EC_MISC_CONTROL_INTERNAL_PSKIP_COMP_EN_ENABLED 1
#define BCHP_RAAGA_AX_EC_MISC_CONTROL_INTERNAL_PSKIP_COMP_EN_DISABLED 0

/* RAAGA_AX_EC :: MISC_CONTROL :: INPUT_ERROR_CHECK_EN [00:00] */
#define BCHP_RAAGA_AX_EC_MISC_CONTROL_INPUT_ERROR_CHECK_EN_MASK    0x00000001
#define BCHP_RAAGA_AX_EC_MISC_CONTROL_INPUT_ERROR_CHECK_EN_SHIFT   0
#define BCHP_RAAGA_AX_EC_MISC_CONTROL_INPUT_ERROR_CHECK_EN_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_EC_MISC_CONTROL_INPUT_ERROR_CHECK_EN_ENABLED 1
#define BCHP_RAAGA_AX_EC_MISC_CONTROL_INPUT_ERROR_CHECK_EN_DISABLED 0

/***************************************************************************
 *FSM_STATE_VALUE0 - FSM State Value0 Visibility register
 ***************************************************************************/
/* RAAGA_AX_EC :: FSM_STATE_VALUE0 :: FORMPARAM_EOS [31:29] */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_EOS_MASK       0xe0000000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_EOS_SHIFT      29
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_EOS_DEFAULT    0x00000000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_EOS_END_RBLK   0
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_EOS_EOS        1
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_EOS_END_MB     2
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_EOS_WAIT_BAE   3
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_EOS_BYTE_ALIGN 4
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_EOS_FLUSH_BS   5
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_EOS_WAIT_FOR_FLUSH 6

/* RAAGA_AX_EC :: FSM_STATE_VALUE0 :: FORMPARAM_CAVLC_RBLK [28:26] */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CAVLC_RBLK_MASK 0x1c000000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CAVLC_RBLK_SHIFT 26
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CAVLC_RBLK_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CAVLC_RBLK_TOKEN 1
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CAVLC_RBLK_TONES 2
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CAVLC_RBLK_COEFF 3
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CAVLC_RBLK_TZEROS 4
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CAVLC_RBLK_RUN 5

/* RAAGA_AX_EC :: FSM_STATE_VALUE0 :: FORMPARAM_CABAC_RBLK [25:23] */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CABAC_RBLK_MASK 0x03800000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CABAC_RBLK_SHIFT 23
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CABAC_RBLK_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CABAC_RBLK_CBF 0
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CABAC_RBLK_SCFLAG 1
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CABAC_RBLK_LSCFLAG 2
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CABAC_RBLK_COEFF 3
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_CABAC_RBLK_SIGN 4

/* RAAGA_AX_EC :: FSM_STATE_VALUE0 :: FORMPARAM_RBLK [22:19] */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_RBLK_MASK      0x00780000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_RBLK_SHIFT     19
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_RBLK_DEFAULT   0x00000000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_RBLK_IDLE      0
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_RBLK_LUMADC    1
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_RBLK_LUMA_0    2
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_RBLK_LUMA_1    3
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_RBLK_LUMA_2    4
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_RBLK_LUMA_3    5
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_RBLK_CHROMADC  6
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_RBLK_CHROMAAC  7
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_RBLK_WAIT_NBAE 8

/* RAAGA_AX_EC :: FSM_STATE_VALUE0 :: FORMPARAM_MB_HDR [18:15] */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_MASK    0x00078000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_SHIFT   15
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_DEFAULT 0x00000000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_IDLE    0
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_SKIP    1
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_MBTYPE  2
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_WAIT_BAE 3
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_IPCM    4
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_PREV_IPRED 5
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_REM_IPRED 6
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_CPRED   7
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_REFID   8
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_MVD     9
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_CBP     10
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_CBPCHROMA 11
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_QPD     12
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MB_HDR_END_MBHDR 13

/* RAAGA_AX_EC :: FSM_STATE_VALUE0 :: FORMPARAM [14:12] */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MASK           0x00007000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_SHIFT          12
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_DEFAULT        0x00000001
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_MBHDR          1
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_RBLKS          2
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_FORMPARAM_EOS            4

/* RAAGA_AX_EC :: FSM_STATE_VALUE0 :: GET_MBI [11:09] */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_GET_MBI_MASK             0x00000e00
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_GET_MBI_SHIFT            9
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_GET_MBI_DEFAULT          0x00000000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_GET_MBI_IDLE             0
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_GET_MBI_LEFT             1
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_GET_MBI_CURR_PUB         2
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_GET_MBI_CURR_PVT         3
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_GET_MBI_UPLEFT           4
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_GET_MBI_UP               5
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_GET_MBI_UPRIGHT          6

/* RAAGA_AX_EC :: FSM_STATE_VALUE0 :: MB_INFO_MGR [08:04] */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_MASK         0x000001f0
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_SHIFT        4
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_DEFAULT      0x00000000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_IDLE         0
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_REQ_LEFT     1
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_REQ_CURR     2
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_REQ_UPLEFT   3
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_REQ_UP       4
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_REQ_UPRIGHT  5
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_WAIT_FOR_ALLMBI 6
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_COMP_MVPx    7
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_COMP_MVPy    8
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_COMP_MVDx    9
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_COMP_MVDy    10
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_CHECK_PSKIP  11
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_WAIT_FOR_MBDONE 12
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_WAIT_FOR_PIPE 13
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_START_STATS  14
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_WAIT_FOR_STATS 15
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_UPD_CURR_STATS 16
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_WAIT_UPD_CURR_STATS 17
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_UPD_CURR_MBTYPE 18
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_WAIT_UPD_CURR_MBTYPE 19
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_UPD_CURR_NNZ_LEFT 20
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_WAIT_UPD_CURR_NNZ_LEFT 21
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_UPD_CURR_NNZ_TOP 22
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_WAIT_UPD_CURR_NNZ_TOP 23
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_UPD_CURR_MVD 24
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_WAIT_UPD_CURR_MVD 25
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_MB_INFO_MGR_DONE         26

/* RAAGA_AX_EC :: FSM_STATE_VALUE0 :: TOP_CTL [03:00] */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_MASK             0x0000000f
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_SHIFT            0
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_DEFAULT          0x00000000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_IDLE             0
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_CLI              1
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_WAIT_CLI         2
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_RESTORE          3
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_WAIT_RESTORE     4
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_MB               5
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_WAIT_MB          6
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_SAVE             7
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_WAIT_SAVE        8
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_SAVE_BEFORE_ERR  9
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_WAIT_SAVE_BEFORE_ERR 10
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_WAIT_BEFORE_ERR  11
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_WAIT_BEFORE_DONE 12
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_ERROR            13
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0_TOP_CTL_DONE             14

/***************************************************************************
 *FSM_STATE_VALUE1 - FSM State Value1 Visibility register
 ***************************************************************************/
/* RAAGA_AX_EC :: FSM_STATE_VALUE1 :: reserved0 [31:14] */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_reserved0_MASK           0xffffc000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_reserved0_SHIFT          14

/* RAAGA_AX_EC :: FSM_STATE_VALUE1 :: STATS [13:11] */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_STATS_MASK               0x00003800
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_STATS_SHIFT              11
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_STATS_DEFAULT            0x00000000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_STATS_IDLE               0
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_STATS_AVG_QP             1
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_STATS_AVG_BITS           2
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_STATS_MAVG_QP_PREV       3
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_STATS_MAVG_QP_CURR       4
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_STATS_MAVG_BITS_PREV     5
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_STATS_MAVG_BITS_CURR     6
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_STATS_DONE               7

/* RAAGA_AX_EC :: FSM_STATE_VALUE1 :: RESTORE [10:07] */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_RESTORE_MASK             0x00000780
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_RESTORE_SHIFT            7
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_RESTORE_DEFAULT          0x00000000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_RESTORE_IDLE             0
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_RESTORE_CTX_MEM          1
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_RESTORE_BAE              2
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_RESTORE_BSB              3
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_RESTORE_EPBI             4
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_RESTORE_BTB              5
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_RESTORE_PMB              6
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_RESTORE_BSPTR            7
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_RESTORE_DONE             8

/* RAAGA_AX_EC :: FSM_STATE_VALUE1 :: SAVE [06:03] */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_SAVE_MASK                0x00000078
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_SAVE_SHIFT               3
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_SAVE_DEFAULT             0x00000000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_SAVE_IDLE                0
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_SAVE_CTX_MEM             1
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_SAVE_BAE                 2
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_SAVE_BSB                 3
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_SAVE_EPBI                4
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_SAVE_BTB                 5
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_SAVE_PMB                 6
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_SAVE_BSPTR               7
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_SAVE_WAIT_DONE           8
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_SAVE_DONE                9

/* RAAGA_AX_EC :: FSM_STATE_VALUE1 :: BSB [02:01] */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_BSB_MASK                 0x00000006
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_BSB_SHIFT                1
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_BSB_DEFAULT              0x00000000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_BSB_IDLE                 0
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_BSB_WRITE_REQUESTED      1
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_BSB_WRITE_IN_PROGRESS    3

/* RAAGA_AX_EC :: FSM_STATE_VALUE1 :: BAE_SEND1 [00:00] */
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_BAE_SEND1_MASK           0x00000001
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_BAE_SEND1_SHIFT          0
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_BAE_SEND1_DEFAULT        0x00000000
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_BAE_SEND1_NORM_SEND      0
#define BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1_BAE_SEND1_BOSC_SEND      1

/***************************************************************************
 *READY_ACCEPT_VALUE0 - Ready/Accept Value0 Visibility register
 ***************************************************************************/
/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: reserved0 [31:30] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_reserved0_MASK        0xc0000000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_reserved0_SHIFT       30

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: PEEK_POKE_RESTORE_REQ_ACCEPT [29:29] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_RESTORE_REQ_ACCEPT_MASK 0x20000000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_RESTORE_REQ_ACCEPT_SHIFT 29
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_RESTORE_REQ_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: PEEK_POKE_RESTORE_REQ_READY [28:28] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_RESTORE_REQ_READY_MASK 0x10000000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_RESTORE_REQ_READY_SHIFT 28
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_RESTORE_REQ_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: PEEK_POKE_SAVE_REP_ACCEPT [27:27] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_SAVE_REP_ACCEPT_MASK 0x08000000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_SAVE_REP_ACCEPT_SHIFT 27
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_SAVE_REP_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: PEEK_POKE_SAVE_REP_READY [26:26] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_SAVE_REP_READY_MASK 0x04000000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_SAVE_REP_READY_SHIFT 26
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_SAVE_REP_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: PEEK_POKE_SAVE_REQ_ACCEPT [25:25] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_SAVE_REQ_ACCEPT_MASK 0x02000000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_SAVE_REQ_ACCEPT_SHIFT 25
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_SAVE_REQ_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: PEEK_POKE_SAVE_REQ_READY [24:24] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_SAVE_REQ_READY_MASK 0x01000000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_SAVE_REQ_READY_SHIFT 24
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_PEEK_POKE_SAVE_REQ_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: MB_INFO_ACCEPT_CTX [23:23] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_MB_INFO_ACCEPT_CTX_MASK 0x00800000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_MB_INFO_ACCEPT_CTX_SHIFT 23
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_MB_INFO_ACCEPT_CTX_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: MB_INFO_READY_CTX [22:22] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_MB_INFO_READY_CTX_MASK 0x00400000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_MB_INFO_READY_CTX_SHIFT 22
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_MB_INFO_READY_CTX_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: MB_INFO_ACCEPT_PARAM [21:21] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_MB_INFO_ACCEPT_PARAM_MASK 0x00200000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_MB_INFO_ACCEPT_PARAM_SHIFT 21
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_MB_INFO_ACCEPT_PARAM_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: MB_INFO_READY_PARAM [20:20] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_MB_INFO_READY_PARAM_MASK 0x00100000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_MB_INFO_READY_PARAM_SHIFT 20
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_MB_INFO_READY_PARAM_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH3_REP_ACCEPT [19:19] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH3_REP_ACCEPT_MASK 0x00080000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH3_REP_ACCEPT_SHIFT 19
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH3_REP_ACCEPT_DEFAULT 0x00000001

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH3_REP_READY [18:18] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH3_REP_READY_MASK 0x00040000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH3_REP_READY_SHIFT 18
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH3_REP_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH3_REQ_ACCEPT [17:17] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH3_REQ_ACCEPT_MASK 0x00020000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH3_REQ_ACCEPT_SHIFT 17
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH3_REQ_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH3_REQ_READY [16:16] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH3_REQ_READY_MASK 0x00010000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH3_REQ_READY_SHIFT 16
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH3_REQ_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH2_REP_ACCEPT [15:15] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH2_REP_ACCEPT_MASK 0x00008000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH2_REP_ACCEPT_SHIFT 15
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH2_REP_ACCEPT_DEFAULT 0x00000001

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH2_REP_READY [14:14] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH2_REP_READY_MASK 0x00004000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH2_REP_READY_SHIFT 14
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH2_REP_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH2_REQ_ACCEPT [13:13] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH2_REQ_ACCEPT_MASK 0x00002000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH2_REQ_ACCEPT_SHIFT 13
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH2_REQ_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH2_REQ_READY [12:12] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH2_REQ_READY_MASK 0x00001000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH2_REQ_READY_SHIFT 12
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH2_REQ_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH1_REP_ACCEPT [11:11] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH1_REP_ACCEPT_MASK 0x00000800
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH1_REP_ACCEPT_SHIFT 11
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH1_REP_ACCEPT_DEFAULT 0x00000001

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH1_REP_READY [10:10] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH1_REP_READY_MASK 0x00000400
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH1_REP_READY_SHIFT 10
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH1_REP_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH1_REQ_ACCEPT [09:09] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH1_REQ_ACCEPT_MASK 0x00000200
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH1_REQ_ACCEPT_SHIFT 9
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH1_REQ_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH1_REQ_READY [08:08] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH1_REQ_READY_MASK 0x00000100
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH1_REQ_READY_SHIFT 8
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH1_REQ_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH0_REP_ACCEPT [07:07] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH0_REP_ACCEPT_MASK 0x00000080
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH0_REP_ACCEPT_SHIFT 7
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH0_REP_ACCEPT_DEFAULT 0x00000001

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH0_REP_READY [06:06] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH0_REP_READY_MASK 0x00000040
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH0_REP_READY_SHIFT 6
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH0_REP_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH0_REQ_ACCEPT [05:05] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH0_REQ_ACCEPT_MASK 0x00000020
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH0_REQ_ACCEPT_SHIFT 5
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH0_REQ_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: RXI_CH0_REQ_READY [04:04] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH0_REQ_READY_MASK 0x00000010
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH0_REQ_READY_SHIFT 4
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_RXI_CH0_REQ_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: DIF_TO_RXI_REP_ACCEPT [03:03] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_DIF_TO_RXI_REP_ACCEPT_MASK 0x00000008
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_DIF_TO_RXI_REP_ACCEPT_SHIFT 3
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_DIF_TO_RXI_REP_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: DIF_TO_RXI_REP_READY [02:02] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_DIF_TO_RXI_REP_READY_MASK 0x00000004
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_DIF_TO_RXI_REP_READY_SHIFT 2
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_DIF_TO_RXI_REP_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: DIF_TO_RXI_REQ_ACCEPT [01:01] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_DIF_TO_RXI_REQ_ACCEPT_MASK 0x00000002
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_DIF_TO_RXI_REQ_ACCEPT_SHIFT 1
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_DIF_TO_RXI_REQ_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE0 :: DIF_TO_RXI_REQ_READY [00:00] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_DIF_TO_RXI_REQ_READY_MASK 0x00000001
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_DIF_TO_RXI_REQ_READY_SHIFT 0
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0_DIF_TO_RXI_REQ_READY_DEFAULT 0x00000000

/***************************************************************************
 *READY_ACCEPT_VALUE1 - Ready/Accept Value1 Visibility register
 ***************************************************************************/
/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: reserved0 [31:28] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_reserved0_MASK        0xf0000000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_reserved0_SHIFT       28

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: BTB_TOOUT_ACCEPT [27:27] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BTB_TOOUT_ACCEPT_MASK 0x08000000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BTB_TOOUT_ACCEPT_SHIFT 27
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BTB_TOOUT_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: BTB_TOOUT_READY [26:26] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BTB_TOOUT_READY_MASK  0x04000000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BTB_TOOUT_READY_SHIFT 26
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BTB_TOOUT_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: BTB_TODBG_ACCEPT [25:25] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BTB_TODBG_ACCEPT_MASK 0x02000000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BTB_TODBG_ACCEPT_SHIFT 25
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BTB_TODBG_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: BTB_TODBG_READY [24:24] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BTB_TODBG_READY_MASK  0x01000000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BTB_TODBG_READY_SHIFT 24
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BTB_TODBG_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: EPBI_TO_BTB_ACCEPT [23:23] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_EPBI_TO_BTB_ACCEPT_MASK 0x00800000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_EPBI_TO_BTB_ACCEPT_SHIFT 23
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_EPBI_TO_BTB_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: EPBI_TO_BTB_READY [22:22] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_EPBI_TO_BTB_READY_MASK 0x00400000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_EPBI_TO_BTB_READY_SHIFT 22
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_EPBI_TO_BTB_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: BSB_TO_EPBI_ACCEPT [21:21] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BSB_TO_EPBI_ACCEPT_MASK 0x00200000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BSB_TO_EPBI_ACCEPT_SHIFT 21
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BSB_TO_EPBI_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: BSB_TO_EPBI_READY [20:20] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BSB_TO_EPBI_READY_MASK 0x00100000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BSB_TO_EPBI_READY_SHIFT 20
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BSB_TO_EPBI_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: MERGE_TO_BSB_ACCEPT [19:19] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_MERGE_TO_BSB_ACCEPT_MASK 0x00080000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_MERGE_TO_BSB_ACCEPT_SHIFT 19
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_MERGE_TO_BSB_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: MERGE_TO_BSB_READY [18:18] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_MERGE_TO_BSB_READY_MASK 0x00040000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_MERGE_TO_BSB_READY_SHIFT 18
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_MERGE_TO_BSB_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: SBINF_TODBG_ACCEPT [17:17] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_SBINF_TODBG_ACCEPT_MASK 0x00020000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_SBINF_TODBG_ACCEPT_SHIFT 17
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_SBINF_TODBG_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: SBINF_TODBG_READY [16:16] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_SBINF_TODBG_READY_MASK 0x00010000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_SBINF_TODBG_READY_SHIFT 16
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_SBINF_TODBG_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: CTXM_TO_SBINF_ACCEPT [15:15] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_CTXM_TO_SBINF_ACCEPT_MASK 0x00008000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_CTXM_TO_SBINF_ACCEPT_SHIFT 15
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_CTXM_TO_SBINF_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: CTXM_TO_SBINF_READY [14:14] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_CTXM_TO_SBINF_READY_MASK 0x00004000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_CTXM_TO_SBINF_READY_SHIFT 14
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_CTXM_TO_SBINF_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: BINF_TODIST_ACCEPT [13:13] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BINF_TODIST_ACCEPT_MASK 0x00002000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BINF_TODIST_ACCEPT_SHIFT 13
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BINF_TODIST_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: BINF_TODIST_READY [12:12] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BINF_TODIST_READY_MASK 0x00001000
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BINF_TODIST_READY_SHIFT 12
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BINF_TODIST_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: BINF_TODBG_ACCEPT [11:11] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BINF_TODBG_ACCEPT_MASK 0x00000800
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BINF_TODBG_ACCEPT_SHIFT 11
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BINF_TODBG_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: BINF_TODBG_READY [10:10] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BINF_TODBG_READY_MASK 0x00000400
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BINF_TODBG_READY_SHIFT 10
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BINF_TODBG_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: BZR_TO_BINF_ACCEPT [09:09] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BZR_TO_BINF_ACCEPT_MASK 0x00000200
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BZR_TO_BINF_ACCEPT_SHIFT 9
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BZR_TO_BINF_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: BZR_TO_BINF_READY [08:08] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BZR_TO_BINF_READY_MASK 0x00000100
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BZR_TO_BINF_READY_SHIFT 8
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_BZR_TO_BINF_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: PARAMF_TOBZR_ACCEPT [07:07] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_PARAMF_TOBZR_ACCEPT_MASK 0x00000080
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_PARAMF_TOBZR_ACCEPT_SHIFT 7
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_PARAMF_TOBZR_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: PARAMF_TOBZR_READY [06:06] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_PARAMF_TOBZR_READY_MASK 0x00000040
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_PARAMF_TOBZR_READY_SHIFT 6
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_PARAMF_TOBZR_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: PARAMF_TODBG_ACCEPT [05:05] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_PARAMF_TODBG_ACCEPT_MASK 0x00000020
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_PARAMF_TODBG_ACCEPT_SHIFT 5
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_PARAMF_TODBG_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: PARAMF_TODBG_READY [04:04] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_PARAMF_TODBG_READY_MASK 0x00000010
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_PARAMF_TODBG_READY_SHIFT 4
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_PARAMF_TODBG_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: FORMPARAM_MERGED_TOPARAMF_ACCEPT [03:03] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_FORMPARAM_MERGED_TOPARAMF_ACCEPT_MASK 0x00000008
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_FORMPARAM_MERGED_TOPARAMF_ACCEPT_SHIFT 3
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_FORMPARAM_MERGED_TOPARAMF_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: FORMPARAM_MERGED_TOPARAMF_READY [02:02] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_FORMPARAM_MERGED_TOPARAMF_READY_MASK 0x00000004
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_FORMPARAM_MERGED_TOPARAMF_READY_SHIFT 2
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_FORMPARAM_MERGED_TOPARAMF_READY_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: FORMPARAM_MERGED_TODBG_ACCEPT [01:01] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_FORMPARAM_MERGED_TODBG_ACCEPT_MASK 0x00000002
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_FORMPARAM_MERGED_TODBG_ACCEPT_SHIFT 1
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_FORMPARAM_MERGED_TODBG_ACCEPT_DEFAULT 0x00000000

/* RAAGA_AX_EC :: READY_ACCEPT_VALUE1 :: FORMPARAM_MERGED_TODBG_READY [00:00] */
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_FORMPARAM_MERGED_TODBG_READY_MASK 0x00000001
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_FORMPARAM_MERGED_TODBG_READY_SHIFT 0
#define BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1_FORMPARAM_MERGED_TODBG_READY_DEFAULT 0x00000000

/***************************************************************************
 *INTERNAL_VIEW - EC Internal Visibility register
 ***************************************************************************/
/* RAAGA_AX_EC :: INTERNAL_VIEW :: reserved0 [31:27] */
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_reserved0_MASK              0xf8000000
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_reserved0_SHIFT             27

/* RAAGA_AX_EC :: INTERNAL_VIEW :: SBIN_FIFO_AVLBL [26:25] */
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_SBIN_FIFO_AVLBL_MASK        0x06000000
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_SBIN_FIFO_AVLBL_SHIFT       25
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_SBIN_FIFO_AVLBL_DEFAULT     0x00000002

/* RAAGA_AX_EC :: INTERNAL_VIEW :: BIN_FIFO_AVLBL [24:23] */
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_BIN_FIFO_AVLBL_MASK         0x01800000
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_BIN_FIFO_AVLBL_SHIFT        23
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_BIN_FIFO_AVLBL_DEFAULT      0x00000002

/* RAAGA_AX_EC :: INTERNAL_VIEW :: PARAM_FIFO_AVLBL [22:21] */
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_PARAM_FIFO_AVLBL_MASK       0x00600000
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_PARAM_FIFO_AVLBL_SHIFT      21
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_PARAM_FIFO_AVLBL_DEFAULT    0x00000002

/* RAAGA_AX_EC :: INTERNAL_VIEW :: RBLK_DATA_FIFO_AVLBL [20:19] */
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_RBLK_DATA_FIFO_AVLBL_MASK   0x00180000
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_RBLK_DATA_FIFO_AVLBL_SHIFT  19
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_RBLK_DATA_FIFO_AVLBL_DEFAULT 0x00000002

/* RAAGA_AX_EC :: INTERNAL_VIEW :: RBLK_CTRL_FIFO_AVLBL [18:16] */
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_RBLK_CTRL_FIFO_AVLBL_MASK   0x00070000
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_RBLK_CTRL_FIFO_AVLBL_SHIFT  16
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_RBLK_CTRL_FIFO_AVLBL_DEFAULT 0x00000004

/* RAAGA_AX_EC :: INTERNAL_VIEW :: GET_MBI_CTL_FIFO_AVLBL [15:13] */
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_GET_MBI_CTL_FIFO_AVLBL_MASK 0x0000e000
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_GET_MBI_CTL_FIFO_AVLBL_SHIFT 13
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_GET_MBI_CTL_FIFO_AVLBL_DEFAULT 0x00000004

/* RAAGA_AX_EC :: INTERNAL_VIEW :: USE_BAE [12:12] */
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_USE_BAE_MASK                0x00001000
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_USE_BAE_SHIFT               12
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_USE_BAE_DEFAULT             0x00000000

/* RAAGA_AX_EC :: INTERNAL_VIEW :: MB_OP_PHASE [11:09] */
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_MB_OP_PHASE_MASK            0x00000e00
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_MB_OP_PHASE_SHIFT           9
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_MB_OP_PHASE_DEFAULT         0x00000000
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_MB_OP_PHASE_IDLE            0
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_MB_OP_PHASE_GET_MB_INFO     1
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_MB_OP_PHASE_FORM_PARAM      2
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_MB_OP_PHASE_ACCUM_STATS     3
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_MB_OP_PHASE_PUT_MB_INFO     4

/* RAAGA_AX_EC :: INTERNAL_VIEW :: CURR_MB_IDX [08:05] */
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_CURR_MB_IDX_MASK            0x000001e0
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_CURR_MB_IDX_SHIFT           5
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_CURR_MB_IDX_DEFAULT         0x00000000

/* RAAGA_AX_EC :: INTERNAL_VIEW :: CLUSTER_OP_PHASE [04:02] */
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_CLUSTER_OP_PHASE_MASK       0x0000001c
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_CLUSTER_OP_PHASE_SHIFT      2
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_CLUSTER_OP_PHASE_DEFAULT    0x00000000
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_CLUSTER_OP_PHASE_IDLE       0
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_CLUSTER_OP_PHASE_GET_CL_INFO 1
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_CLUSTER_OP_PHASE_RESTORE    2
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_CLUSTER_OP_PHASE_MB_ENCODE  3
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_CLUSTER_OP_PHASE_SAVE       4

/* RAAGA_AX_EC :: INTERNAL_VIEW :: CLUSTER_OP_IN_PROGRESS [01:01] */
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_CLUSTER_OP_IN_PROGRESS_MASK 0x00000002
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_CLUSTER_OP_IN_PROGRESS_SHIFT 1
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_CLUSTER_OP_IN_PROGRESS_DEFAULT 0x00000000

/* RAAGA_AX_EC :: INTERNAL_VIEW :: FRAME_INIT_IN_PROGRESS [00:00] */
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_FRAME_INIT_IN_PROGRESS_MASK 0x00000001
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_FRAME_INIT_IN_PROGRESS_SHIFT 0
#define BCHP_RAAGA_AX_EC_INTERNAL_VIEW_FRAME_INIT_IN_PROGRESS_DEFAULT 0x00000000

/***************************************************************************
 *RXI_IF_FIFO_VIEW - EC RXI Channel Interface FIFO Availability register
 ***************************************************************************/
/* RAAGA_AX_EC :: RXI_IF_FIFO_VIEW :: reserved0 [31:31] */
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_reserved0_MASK           0x80000000
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_reserved0_SHIFT          31

/* RAAGA_AX_EC :: RXI_IF_FIFO_VIEW :: RXI_WR_CMD_FIFO_AVLBL [30:28] */
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_WR_CMD_FIFO_AVLBL_MASK 0x70000000
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_WR_CMD_FIFO_AVLBL_SHIFT 28
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_WR_CMD_FIFO_AVLBL_DEFAULT 0x00000004

/* RAAGA_AX_EC :: RXI_IF_FIFO_VIEW :: RXI_MASK_FIFO_AVLBL [27:24] */
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_MASK_FIFO_AVLBL_MASK 0x0f000000
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_MASK_FIFO_AVLBL_SHIFT 24
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_MASK_FIFO_AVLBL_DEFAULT 0x00000008

/* RAAGA_AX_EC :: RXI_IF_FIFO_VIEW :: RXI_CH3_CMD_FIFO_AVLBL [23:21] */
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH3_CMD_FIFO_AVLBL_MASK 0x00e00000
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH3_CMD_FIFO_AVLBL_SHIFT 21
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH3_CMD_FIFO_AVLBL_DEFAULT 0x00000004

/* RAAGA_AX_EC :: RXI_IF_FIFO_VIEW :: RXI_CH3_REP_FIFO_AVLBL [20:18] */
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH3_REP_FIFO_AVLBL_MASK 0x001c0000
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH3_REP_FIFO_AVLBL_SHIFT 18
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH3_REP_FIFO_AVLBL_DEFAULT 0x00000004

/* RAAGA_AX_EC :: RXI_IF_FIFO_VIEW :: RXI_CH2_CMD_FIFO_AVLBL [17:15] */
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH2_CMD_FIFO_AVLBL_MASK 0x00038000
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH2_CMD_FIFO_AVLBL_SHIFT 15
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH2_CMD_FIFO_AVLBL_DEFAULT 0x00000004

/* RAAGA_AX_EC :: RXI_IF_FIFO_VIEW :: RXI_CH2_REP_FIFO_AVLBL [14:12] */
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH2_REP_FIFO_AVLBL_MASK 0x00007000
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH2_REP_FIFO_AVLBL_SHIFT 12
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH2_REP_FIFO_AVLBL_DEFAULT 0x00000004

/* RAAGA_AX_EC :: RXI_IF_FIFO_VIEW :: RXI_CH1_CMD_FIFO_AVLBL [11:09] */
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH1_CMD_FIFO_AVLBL_MASK 0x00000e00
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH1_CMD_FIFO_AVLBL_SHIFT 9
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH1_CMD_FIFO_AVLBL_DEFAULT 0x00000004

/* RAAGA_AX_EC :: RXI_IF_FIFO_VIEW :: RXI_CH1_REP_FIFO_AVLBL [08:06] */
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH1_REP_FIFO_AVLBL_MASK 0x000001c0
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH1_REP_FIFO_AVLBL_SHIFT 6
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH1_REP_FIFO_AVLBL_DEFAULT 0x00000004

/* RAAGA_AX_EC :: RXI_IF_FIFO_VIEW :: RXI_CH0_CMD_FIFO_AVLBL [05:03] */
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH0_CMD_FIFO_AVLBL_MASK 0x00000038
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH0_CMD_FIFO_AVLBL_SHIFT 3
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH0_CMD_FIFO_AVLBL_DEFAULT 0x00000004

/* RAAGA_AX_EC :: RXI_IF_FIFO_VIEW :: RXI_CH0_REP_FIFO_AVLBL [02:00] */
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH0_REP_FIFO_AVLBL_MASK 0x00000007
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH0_REP_FIFO_AVLBL_SHIFT 0
#define BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW_RXI_CH0_REP_FIFO_AVLBL_DEFAULT 0x00000004

/***************************************************************************
 *CTX_MEM_RD_VIEW - EC Context Memory Last Read Operation Visibility register
 ***************************************************************************/
/* RAAGA_AX_EC :: CTX_MEM_RD_VIEW :: reserved0 [31:17] */
#define BCHP_RAAGA_AX_EC_CTX_MEM_RD_VIEW_reserved0_MASK            0xfffe0000
#define BCHP_RAAGA_AX_EC_CTX_MEM_RD_VIEW_reserved0_SHIFT           17

/* RAAGA_AX_EC :: CTX_MEM_RD_VIEW :: DATA [16:10] */
#define BCHP_RAAGA_AX_EC_CTX_MEM_RD_VIEW_DATA_MASK                 0x0001fc00
#define BCHP_RAAGA_AX_EC_CTX_MEM_RD_VIEW_DATA_SHIFT                10
#define BCHP_RAAGA_AX_EC_CTX_MEM_RD_VIEW_DATA_DEFAULT              0x00000000

/* RAAGA_AX_EC :: CTX_MEM_RD_VIEW :: ADDR [09:00] */
#define BCHP_RAAGA_AX_EC_CTX_MEM_RD_VIEW_ADDR_MASK                 0x000003ff
#define BCHP_RAAGA_AX_EC_CTX_MEM_RD_VIEW_ADDR_SHIFT                0
#define BCHP_RAAGA_AX_EC_CTX_MEM_RD_VIEW_ADDR_DEFAULT              0x00000000

/***************************************************************************
 *CTX_MEM_WR_VIEW - EC Context Memory Last Write Operation Visibility register
 ***************************************************************************/
/* RAAGA_AX_EC :: CTX_MEM_WR_VIEW :: reserved0 [31:17] */
#define BCHP_RAAGA_AX_EC_CTX_MEM_WR_VIEW_reserved0_MASK            0xfffe0000
#define BCHP_RAAGA_AX_EC_CTX_MEM_WR_VIEW_reserved0_SHIFT           17

/* RAAGA_AX_EC :: CTX_MEM_WR_VIEW :: DATA [16:10] */
#define BCHP_RAAGA_AX_EC_CTX_MEM_WR_VIEW_DATA_MASK                 0x0001fc00
#define BCHP_RAAGA_AX_EC_CTX_MEM_WR_VIEW_DATA_SHIFT                10
#define BCHP_RAAGA_AX_EC_CTX_MEM_WR_VIEW_DATA_DEFAULT              0x00000000

/* RAAGA_AX_EC :: CTX_MEM_WR_VIEW :: ADDR [09:00] */
#define BCHP_RAAGA_AX_EC_CTX_MEM_WR_VIEW_ADDR_MASK                 0x000003ff
#define BCHP_RAAGA_AX_EC_CTX_MEM_WR_VIEW_ADDR_SHIFT                0
#define BCHP_RAAGA_AX_EC_CTX_MEM_WR_VIEW_ADDR_DEFAULT              0x00000000

/***************************************************************************
 *TRANSFORM_8x8_MODE - Transform Mode register
 ***************************************************************************/
/* RAAGA_AX_EC :: TRANSFORM_8x8_MODE :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_EC_TRANSFORM_8x8_MODE_reserved0_MASK         0xfffffffe
#define BCHP_RAAGA_AX_EC_TRANSFORM_8x8_MODE_reserved0_SHIFT        1

/* RAAGA_AX_EC :: TRANSFORM_8x8_MODE :: EN [00:00] */
#define BCHP_RAAGA_AX_EC_TRANSFORM_8x8_MODE_EN_MASK                0x00000001
#define BCHP_RAAGA_AX_EC_TRANSFORM_8x8_MODE_EN_SHIFT               0
#define BCHP_RAAGA_AX_EC_TRANSFORM_8x8_MODE_EN_DEFAULT             0x00000000
#define BCHP_RAAGA_AX_EC_TRANSFORM_8x8_MODE_EN_ENABLED             1
#define BCHP_RAAGA_AX_EC_TRANSFORM_8x8_MODE_EN_DISABLED            0

/***************************************************************************
 *DMEM_CLUSTER_INFO_PTR_STATUS - DMEM Cluster Package Address Status
 ***************************************************************************/
/* RAAGA_AX_EC :: DMEM_CLUSTER_INFO_PTR_STATUS :: VAL [31:00] */
#define BCHP_RAAGA_AX_EC_DMEM_CLUSTER_INFO_PTR_STATUS_VAL_MASK     0xffffffff
#define BCHP_RAAGA_AX_EC_DMEM_CLUSTER_INFO_PTR_STATUS_VAL_SHIFT    0
#define BCHP_RAAGA_AX_EC_DMEM_CLUSTER_INFO_PTR_STATUS_VAL_DEFAULT  0x00000000

#endif /* #ifndef BCHP_RAAGA_AX_EC_H__ */

/* End of File */
