// Seed: 115166310
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input tri0 id_2,
    input uwire id_3,
    input supply0 id_4,
    input wor id_5
);
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    output wand id_3,
    output wand id_4,
    output supply1 id_5,
    input supply0 id_6,
    output wand id_7,
    input wor id_8,
    output tri id_9,
    input wor id_10,
    output uwire id_11,
    input uwire id_12,
    input wand id_13,
    output tri0 id_14,
    output wor id_15,
    input supply1 id_16,
    input tri0 id_17,
    output wand id_18,
    output wand id_19,
    output wire id_20,
    input wire id_21,
    input tri id_22,
    output tri id_23,
    input tri0 id_24,
    output tri1 void id_25
);
  assign id_5 = 1;
  module_0(
      id_2, id_10, id_8, id_21, id_8, id_2
  );
endmodule
