{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718313123958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718313123959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 18:12:03 2024 " "Processing started: Thu Jun 13 18:12:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718313123959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313123959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313123959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718313124175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718313124175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/merge/src/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313128463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128463 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tela.v(295) " "Verilog HDL information at tela.v(295): always construct contains both blocking and non-blocking assignments" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 295 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718313128464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tela.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tela.v" { { "Info" "ISGN_ENTITY_NAME" "1 tela " "Found entity 1: tela" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313128465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/projeto.v 1 1 " "Found 1 design units, including 1 entities, in source file src/projeto.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Found entity 1: projeto" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313128466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nave.v 1 1 " "Found 1 design units, including 1 entities, in source file src/nave.v" { { "Info" "ISGN_ENTITY_NAME" "1 nave " "Found entity 1: nave" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313128467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128467 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lfsr.v(6) " "Verilog HDL information at lfsr.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "src/lfsr.v" "" { Text "/home/ec2022/ra260731/merge/src/lfsr.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718313128468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "src/lfsr.v" "" { Text "/home/ec2022/ra260731/merge/src/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313128468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/keys.v 1 1 " "Found 1 design units, including 1 entities, in source file src/keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 keys " "Found entity 1: keys" {  } { { "src/keys.v" "" { Text "/home/ec2022/ra260731/merge/src/keys.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313128470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/inimigo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/inimigo.v" { { "Info" "ISGN_ENTITY_NAME" "1 inimigo " "Found entity 1: inimigo" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313128471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fileira.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fileira.v" { { "Info" "ISGN_ENTITY_NAME" "1 fileira " "Found entity 1: fileira" {  } { { "src/fileira.v" "" { Text "/home/ec2022/ra260731/merge/src/fileira.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313128472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128472 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "entities.v(49) " "Verilog HDL Module Instantiation warning at entities.v(49): ignored dangling comma in List of Port Connections" {  } { { "src/entities.v" "" { Text "/home/ec2022/ra260731/merge/src/entities.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718313128473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/entities.v 1 1 " "Found 1 design units, including 1 entities, in source file src/entities.v" { { "Info" "ISGN_ENTITY_NAME" "1 entities " "Found entity 1: entities" {  } { { "src/entities.v" "" { Text "/home/ec2022/ra260731/merge/src/entities.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313128473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bufferFileira.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bufferFileira.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufferFileira " "Found entity 1: bufferFileira" {  } { { "src/bufferFileira.v" "" { Text "/home/ec2022/ra260731/merge/src/bufferFileira.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313128475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313128476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bolainimiga.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bolainimiga.v" { { "Info" "ISGN_ENTITY_NAME" "1 bolainimiga " "Found entity 1: bolainimiga" {  } { { "src/bolainimiga.v" "" { Text "/home/ec2022/ra260731/merge/src/bolainimiga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313128477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bola.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bola.v" { { "Info" "ISGN_ENTITY_NAME" "1 bola " "Found entity 1: bola" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge/src/bola.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313128478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128478 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "largura_coracao tela.v(205) " "Verilog HDL Implicit Net warning at tela.v(205): created implicit net for \"largura_coracao\"" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "buffer_fundo_R tela.v(284) " "Verilog HDL Implicit Net warning at tela.v(284): created implicit net for \"buffer_fundo_R\"" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 284 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "buffer_fundo_G tela.v(285) " "Verilog HDL Implicit Net warning at tela.v(285): created implicit net for \"buffer_fundo_G\"" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 285 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "buffer_fundo_B tela.v(286) " "Verilog HDL Implicit Net warning at tela.v(286): created implicit net for \"buffer_fundo_B\"" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetNave nave.v(10) " "Verilog HDL Implicit Net warning at nave.v(10): created implicit net for \"resetNave\"" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetInimigo inimigo.v(28) " "Verilog HDL Implicit Net warning at inimigo.v(28): created implicit net for \"resetInimigo\"" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLK bufferFileira.v(34) " "Verilog HDL Implicit Net warning at bufferFileira.v(34): created implicit net for \"VGA_CLK\"" {  } { { "src/bufferFileira.v" "" { Text "/home/ec2022/ra260731/merge/src/bufferFileira.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_X bufferFileira.v(36) " "Verilog HDL Implicit Net warning at bufferFileira.v(36): created implicit net for \"VGA_X\"" {  } { { "src/bufferFileira.v" "" { Text "/home/ec2022/ra260731/merge/src/bufferFileira.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128479 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_Y bufferFileira.v(37) " "Verilog HDL Implicit Net warning at bufferFileira.v(37): created implicit net for \"VGA_Y\"" {  } { { "src/bufferFileira.v" "" { Text "/home/ec2022/ra260731/merge/src/bufferFileira.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718313128527 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 projeto.v(13) " "Output port \"HEX0\" at projeto.v(13) has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718313128529 "|projeto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 projeto.v(14) " "Output port \"HEX1\" at projeto.v(14) has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718313128529 "|projeto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 projeto.v(15) " "Output port \"HEX2\" at projeto.v(15) has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718313128529 "|projeto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 projeto.v(16) " "Output port \"HEX3\" at projeto.v(16) has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718313128529 "|projeto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 projeto.v(17) " "Output port \"HEX4\" at projeto.v(17) has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718313128529 "|projeto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 projeto.v(18) " "Output port \"HEX5\" at projeto.v(18) has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718313128529 "|projeto"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR projeto.v(20) " "Output port \"LEDR\" at projeto.v(20) has no driver" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718313128529 "|projeto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entities entities:entitiesInstancia " "Elaborating entity \"entities\" for hierarchy \"entities:entitiesInstancia\"" {  } { { "src/projeto.v" "entitiesInstancia" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128535 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 entities.v(26) " "Verilog HDL assignment warning at entities.v(26): truncated value with size 32 to match size of target (10)" {  } { { "src/entities.v" "" { Text "/home/ec2022/ra260731/merge/src/entities.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128535 "|projeto|entities:entitiesInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 entities.v(27) " "Verilog HDL assignment warning at entities.v(27): truncated value with size 32 to match size of target (10)" {  } { { "src/entities.v" "" { Text "/home/ec2022/ra260731/merge/src/entities.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128535 "|projeto|entities:entitiesInstancia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nave entities:entitiesInstancia\|nave:naveInstancia " "Elaborating entity \"nave\" for hierarchy \"entities:entitiesInstancia\|nave:naveInstancia\"" {  } { { "src/entities.v" "naveInstancia" { Text "/home/ec2022/ra260731/merge/src/entities.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128541 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "altura nave.v(13) " "Verilog HDL or VHDL warning at nave.v(13): object \"altura\" assigned a value but never read" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718313128541 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 nave.v(24) " "Verilog HDL assignment warning at nave.v(24): truncated value with size 32 to match size of target (10)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128541 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 nave.v(27) " "Verilog HDL assignment warning at nave.v(27): truncated value with size 32 to match size of target (10)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128541 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_nave nave.v(15) " "Verilog HDL Always Construct warning at nave.v(15): inferring latch(es) for variable \"x_nave\", which holds its previous value in one or more paths through the always construct" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128541 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_nave nave.v(15) " "Verilog HDL Always Construct warning at nave.v(15): inferring latch(es) for variable \"y_nave\", which holds its previous value in one or more paths through the always construct" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128541 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "largura nave.v(15) " "Verilog HDL Always Construct warning at nave.v(15): inferring latch(es) for variable \"largura\", which holds its previous value in one or more paths through the always construct" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128541 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[0\] nave.v(22) " "Inferred latch for \"largura\[0\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128541 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[1\] nave.v(22) " "Inferred latch for \"largura\[1\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128541 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[2\] nave.v(22) " "Inferred latch for \"largura\[2\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128541 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[3\] nave.v(22) " "Inferred latch for \"largura\[3\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128541 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[4\] nave.v(22) " "Inferred latch for \"largura\[4\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128541 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[5\] nave.v(22) " "Inferred latch for \"largura\[5\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[6\] nave.v(22) " "Inferred latch for \"largura\[6\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[7\] nave.v(22) " "Inferred latch for \"largura\[7\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[8\] nave.v(22) " "Inferred latch for \"largura\[8\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[9\] nave.v(22) " "Inferred latch for \"largura\[9\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[0\] nave.v(22) " "Inferred latch for \"y_nave\[0\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[1\] nave.v(22) " "Inferred latch for \"y_nave\[1\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[2\] nave.v(22) " "Inferred latch for \"y_nave\[2\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[3\] nave.v(22) " "Inferred latch for \"y_nave\[3\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[4\] nave.v(22) " "Inferred latch for \"y_nave\[4\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[5\] nave.v(22) " "Inferred latch for \"y_nave\[5\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[6\] nave.v(22) " "Inferred latch for \"y_nave\[6\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[7\] nave.v(22) " "Inferred latch for \"y_nave\[7\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[8\] nave.v(22) " "Inferred latch for \"y_nave\[8\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_nave\[9\] nave.v(22) " "Inferred latch for \"y_nave\[9\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_nave\[0\] nave.v(22) " "Inferred latch for \"x_nave\[0\]\" at nave.v(22)" {  } { { "src/nave.v" "" { Text "/home/ec2022/ra260731/merge/src/nave.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128542 "|projeto|entities:entitiesInstancia|nave:naveInstancia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fileira entities:entitiesInstancia\|fileira:controladorInimigosInstancia " "Elaborating entity \"fileira\" for hierarchy \"entities:entitiesInstancia\|fileira:controladorInimigosInstancia\"" {  } { { "src/entities.v" "controladorInimigosInstancia" { Text "/home/ec2022/ra260731/merge/src/entities.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128545 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fileira.v(64) " "Verilog HDL assignment warning at fileira.v(64): truncated value with size 32 to match size of target (5)" {  } { { "src/fileira.v" "" { Text "/home/ec2022/ra260731/merge/src/fileira.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128546 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inimigo entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim " "Elaborating entity \"inimigo\" for hierarchy \"entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\"" {  } { { "src/fileira.v" "inimigos\[0\].inim" { Text "/home/ec2022/ra260731/merge/src/fileira.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 inimigo.v(69) " "Verilog HDL assignment warning at inimigo.v(69): truncated value with size 32 to match size of target (10)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128554 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 inimigo.v(73) " "Verilog HDL assignment warning at inimigo.v(73): truncated value with size 32 to match size of target (10)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128554 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 inimigo.v(75) " "Verilog HDL assignment warning at inimigo.v(75): truncated value with size 32 to match size of target (10)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128554 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x inimigo.v(59) " "Verilog HDL Always Construct warning at inimigo.v(59): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y inimigo.v(59) " "Verilog HDL Always Construct warning at inimigo.v(59): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "largura inimigo.v(59) " "Verilog HDL Always Construct warning at inimigo.v(59): inferring latch(es) for variable \"largura\", which holds its previous value in one or more paths through the always construct" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "altura inimigo.v(59) " "Verilog HDL Always Construct warning at inimigo.v(59): inferring latch(es) for variable \"altura\", which holds its previous value in one or more paths through the always construct" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[0\] inimigo.v(67) " "Inferred latch for \"altura\[0\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[1\] inimigo.v(67) " "Inferred latch for \"altura\[1\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[2\] inimigo.v(67) " "Inferred latch for \"altura\[2\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[3\] inimigo.v(67) " "Inferred latch for \"altura\[3\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[4\] inimigo.v(67) " "Inferred latch for \"altura\[4\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[5\] inimigo.v(67) " "Inferred latch for \"altura\[5\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[6\] inimigo.v(67) " "Inferred latch for \"altura\[6\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[7\] inimigo.v(67) " "Inferred latch for \"altura\[7\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[8\] inimigo.v(67) " "Inferred latch for \"altura\[8\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura\[9\] inimigo.v(67) " "Inferred latch for \"altura\[9\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[0\] inimigo.v(67) " "Inferred latch for \"largura\[0\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[1\] inimigo.v(67) " "Inferred latch for \"largura\[1\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[2\] inimigo.v(67) " "Inferred latch for \"largura\[2\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[3\] inimigo.v(67) " "Inferred latch for \"largura\[3\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[4\] inimigo.v(67) " "Inferred latch for \"largura\[4\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[5\] inimigo.v(67) " "Inferred latch for \"largura\[5\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128555 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[6\] inimigo.v(67) " "Inferred latch for \"largura\[6\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128556 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[7\] inimigo.v(67) " "Inferred latch for \"largura\[7\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128556 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[8\] inimigo.v(67) " "Inferred latch for \"largura\[8\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128556 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura\[9\] inimigo.v(67) " "Inferred latch for \"largura\[9\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128556 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] inimigo.v(67) " "Inferred latch for \"y\[0\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128556 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] inimigo.v(67) " "Inferred latch for \"y\[1\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128556 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] inimigo.v(67) " "Inferred latch for \"x\[0\]\" at inimigo.v(67)" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128556 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bolainimiga entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia " "Elaborating entity \"bolainimiga\" for hierarchy \"entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia\"" {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bolainimiga.v(81) " "Verilog HDL assignment warning at bolainimiga.v(81): truncated value with size 32 to match size of target (10)" {  } { { "src/bolainimiga.v" "" { Text "/home/ec2022/ra260731/merge/src/bolainimiga.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128560 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bola entities:entitiesInstancia\|bola:bolaAliada " "Elaborating entity \"bola\" for hierarchy \"entities:entitiesInstancia\|bola:bolaAliada\"" {  } { { "src/entities.v" "bolaAliada" { Text "/home/ec2022/ra260731/merge/src/entities.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128570 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bola.v(32) " "Verilog HDL assignment warning at bola.v(32): truncated value with size 32 to match size of target (10)" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge/src/bola.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128570 "|projeto|entities:entitiesInstancia|bola:bolaAliada"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bola.v(38) " "Verilog HDL assignment warning at bola.v(38): truncated value with size 32 to match size of target (10)" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge/src/bola.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128570 "|projeto|entities:entitiesInstancia|bola:bolaAliada"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:v " "Elaborating entity \"vga\" for hierarchy \"vga:v\"" {  } { { "src/projeto.v" "v" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(24) " "Verilog HDL assignment warning at vga.v(24): truncated value with size 32 to match size of target (10)" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/merge/src/vga.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128575 "|projeto|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.v(27) " "Verilog HDL assignment warning at vga.v(27): truncated value with size 32 to match size of target (10)" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/merge/src/vga.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128575 "|projeto|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(34) " "Verilog HDL assignment warning at vga.v(34): truncated value with size 32 to match size of target (1)" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/merge/src/vga.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128575 "|projeto|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(35) " "Verilog HDL assignment warning at vga.v(35): truncated value with size 32 to match size of target (1)" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/merge/src/vga.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128575 "|projeto|vga:v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.v(38) " "Verilog HDL assignment warning at vga.v(38): truncated value with size 32 to match size of target (1)" {  } { { "src/vga.v" "" { Text "/home/ec2022/ra260731/merge/src/vga.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128575 "|projeto|vga:v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keys keys:keysInstancia " "Elaborating entity \"keys\" for hierarchy \"keys:keysInstancia\"" {  } { { "src/projeto.v" "keysInstancia" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tela tela:telaInstancia " "Elaborating entity \"tela\" for hierarchy \"tela:telaInstancia\"" {  } { { "src/projeto.v" "telaInstancia" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128587 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "largura_coracao tela.v(205) " "Verilog HDL or VHDL warning at tela.v(205): object \"largura_coracao\" assigned a value but never read" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718313128587 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer_fundo_r tela.v(270) " "Verilog HDL or VHDL warning at tela.v(270): object \"buffer_fundo_r\" assigned a value but never read" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718313128587 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer_fundo_g tela.v(271) " "Verilog HDL or VHDL warning at tela.v(271): object \"buffer_fundo_g\" assigned a value but never read" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718313128588 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buffer_fundo_b tela.v(272) " "Verilog HDL or VHDL warning at tela.v(272): object \"buffer_fundo_b\" assigned a value but never read" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718313128588 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 tela.v(205) " "Verilog HDL assignment warning at tela.v(205): truncated value with size 10 to match size of target (1)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128593 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(340) " "Verilog HDL assignment warning at tela.v(340): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128594 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(341) " "Verilog HDL assignment warning at tela.v(341): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128594 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(342) " "Verilog HDL assignment warning at tela.v(342): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128594 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(344) " "Verilog HDL assignment warning at tela.v(344): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128594 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(345) " "Verilog HDL assignment warning at tela.v(345): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128594 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(346) " "Verilog HDL assignment warning at tela.v(346): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128594 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(348) " "Verilog HDL assignment warning at tela.v(348): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128594 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(349) " "Verilog HDL assignment warning at tela.v(349): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128594 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(350) " "Verilog HDL assignment warning at tela.v(350): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128594 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(352) " "Verilog HDL assignment warning at tela.v(352): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128594 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(353) " "Verilog HDL assignment warning at tela.v(353): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128594 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(354) " "Verilog HDL assignment warning at tela.v(354): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128594 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(356) " "Verilog HDL assignment warning at tela.v(356): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128594 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(357) " "Verilog HDL assignment warning at tela.v(357): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128594 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(358) " "Verilog HDL assignment warning at tela.v(358): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128594 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(366) " "Verilog HDL assignment warning at tela.v(366): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128595 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(367) " "Verilog HDL assignment warning at tela.v(367): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128595 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(368) " "Verilog HDL assignment warning at tela.v(368): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128595 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(370) " "Verilog HDL assignment warning at tela.v(370): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128595 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(371) " "Verilog HDL assignment warning at tela.v(371): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128595 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(372) " "Verilog HDL assignment warning at tela.v(372): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128595 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(374) " "Verilog HDL assignment warning at tela.v(374): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128595 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(375) " "Verilog HDL assignment warning at tela.v(375): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128595 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tela.v(376) " "Verilog HDL assignment warning at tela.v(376): truncated value with size 32 to match size of target (8)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128595 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "multiplicador_inimigo tela.v(295) " "Verilog HDL Always Construct warning at tela.v(295): inferring latch(es) for variable \"multiplicador_inimigo\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 295 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128595 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "largura_inimigo_imagem tela.v(295) " "Verilog HDL Always Construct warning at tela.v(295): inferring latch(es) for variable \"largura_inimigo_imagem\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 295 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128595 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "altura_inimigo_imagem tela.v(295) " "Verilog HDL Always Construct warning at tela.v(295): inferring latch(es) for variable \"altura_inimigo_imagem\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 295 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128595 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "multiplicador_nave tela.v(295) " "Verilog HDL Always Construct warning at tela.v(295): inferring latch(es) for variable \"multiplicador_nave\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 295 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128595 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "largura_nave_imagem tela.v(295) " "Verilog HDL Always Construct warning at tela.v(295): inferring latch(es) for variable \"largura_nave_imagem\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 295 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128595 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "altura_nave_imagem tela.v(295) " "Verilog HDL Always Construct warning at tela.v(295): inferring latch(es) for variable \"altura_nave_imagem\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 295 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128595 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "multiplicador_coracao tela.v(295) " "Verilog HDL Always Construct warning at tela.v(295): inferring latch(es) for variable \"multiplicador_coracao\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 295 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128596 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "largura_coracao_imagem tela.v(295) " "Verilog HDL Always Construct warning at tela.v(295): inferring latch(es) for variable \"largura_coracao_imagem\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 295 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128596 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "largura_fundo_imagem tela.v(295) " "Verilog HDL Always Construct warning at tela.v(295): inferring latch(es) for variable \"largura_fundo_imagem\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 295 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128596 "|projeto|tela:telaInstancia"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "multiplicador_fundo tela.v(295) " "Verilog HDL Always Construct warning at tela.v(295): inferring latch(es) for variable \"multiplicador_fundo\", which holds its previous value in one or more paths through the always construct" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 295 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718313128596 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_fundo\[0\] tela.v(314) " "Inferred latch for \"multiplicador_fundo\[0\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_fundo\[1\] tela.v(314) " "Inferred latch for \"multiplicador_fundo\[1\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_fundo\[2\] tela.v(314) " "Inferred latch for \"multiplicador_fundo\[2\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_fundo\[3\] tela.v(314) " "Inferred latch for \"multiplicador_fundo\[3\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[0\] tela.v(314) " "Inferred latch for \"largura_fundo_imagem\[0\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[1\] tela.v(314) " "Inferred latch for \"largura_fundo_imagem\[1\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[2\] tela.v(314) " "Inferred latch for \"largura_fundo_imagem\[2\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[3\] tela.v(314) " "Inferred latch for \"largura_fundo_imagem\[3\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[4\] tela.v(314) " "Inferred latch for \"largura_fundo_imagem\[4\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[5\] tela.v(314) " "Inferred latch for \"largura_fundo_imagem\[5\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[6\] tela.v(314) " "Inferred latch for \"largura_fundo_imagem\[6\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[7\] tela.v(314) " "Inferred latch for \"largura_fundo_imagem\[7\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[8\] tela.v(314) " "Inferred latch for \"largura_fundo_imagem\[8\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_fundo_imagem\[9\] tela.v(314) " "Inferred latch for \"largura_fundo_imagem\[9\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[0\] tela.v(314) " "Inferred latch for \"largura_coracao_imagem\[0\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[1\] tela.v(314) " "Inferred latch for \"largura_coracao_imagem\[1\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[2\] tela.v(314) " "Inferred latch for \"largura_coracao_imagem\[2\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[3\] tela.v(314) " "Inferred latch for \"largura_coracao_imagem\[3\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[4\] tela.v(314) " "Inferred latch for \"largura_coracao_imagem\[4\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[5\] tela.v(314) " "Inferred latch for \"largura_coracao_imagem\[5\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[6\] tela.v(314) " "Inferred latch for \"largura_coracao_imagem\[6\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[7\] tela.v(314) " "Inferred latch for \"largura_coracao_imagem\[7\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[8\] tela.v(314) " "Inferred latch for \"largura_coracao_imagem\[8\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_coracao_imagem\[9\] tela.v(314) " "Inferred latch for \"largura_coracao_imagem\[9\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_coracao\[0\] tela.v(314) " "Inferred latch for \"multiplicador_coracao\[0\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_coracao\[1\] tela.v(314) " "Inferred latch for \"multiplicador_coracao\[1\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_coracao\[2\] tela.v(314) " "Inferred latch for \"multiplicador_coracao\[2\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_coracao\[3\] tela.v(314) " "Inferred latch for \"multiplicador_coracao\[3\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[0\] tela.v(314) " "Inferred latch for \"altura_nave_imagem\[0\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[1\] tela.v(314) " "Inferred latch for \"altura_nave_imagem\[1\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[2\] tela.v(314) " "Inferred latch for \"altura_nave_imagem\[2\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[3\] tela.v(314) " "Inferred latch for \"altura_nave_imagem\[3\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[4\] tela.v(314) " "Inferred latch for \"altura_nave_imagem\[4\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[5\] tela.v(314) " "Inferred latch for \"altura_nave_imagem\[5\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[6\] tela.v(314) " "Inferred latch for \"altura_nave_imagem\[6\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[7\] tela.v(314) " "Inferred latch for \"altura_nave_imagem\[7\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128600 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[8\] tela.v(314) " "Inferred latch for \"altura_nave_imagem\[8\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_nave_imagem\[9\] tela.v(314) " "Inferred latch for \"altura_nave_imagem\[9\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[0\] tela.v(314) " "Inferred latch for \"largura_nave_imagem\[0\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[1\] tela.v(314) " "Inferred latch for \"largura_nave_imagem\[1\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[2\] tela.v(314) " "Inferred latch for \"largura_nave_imagem\[2\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[3\] tela.v(314) " "Inferred latch for \"largura_nave_imagem\[3\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[4\] tela.v(314) " "Inferred latch for \"largura_nave_imagem\[4\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[5\] tela.v(314) " "Inferred latch for \"largura_nave_imagem\[5\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[6\] tela.v(314) " "Inferred latch for \"largura_nave_imagem\[6\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[7\] tela.v(314) " "Inferred latch for \"largura_nave_imagem\[7\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[8\] tela.v(314) " "Inferred latch for \"largura_nave_imagem\[8\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_nave_imagem\[9\] tela.v(314) " "Inferred latch for \"largura_nave_imagem\[9\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_nave\[0\] tela.v(314) " "Inferred latch for \"multiplicador_nave\[0\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_nave\[1\] tela.v(314) " "Inferred latch for \"multiplicador_nave\[1\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_nave\[2\] tela.v(314) " "Inferred latch for \"multiplicador_nave\[2\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_nave\[3\] tela.v(314) " "Inferred latch for \"multiplicador_nave\[3\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[0\] tela.v(314) " "Inferred latch for \"altura_inimigo_imagem\[0\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[1\] tela.v(314) " "Inferred latch for \"altura_inimigo_imagem\[1\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[2\] tela.v(314) " "Inferred latch for \"altura_inimigo_imagem\[2\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[3\] tela.v(314) " "Inferred latch for \"altura_inimigo_imagem\[3\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[4\] tela.v(314) " "Inferred latch for \"altura_inimigo_imagem\[4\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[5\] tela.v(314) " "Inferred latch for \"altura_inimigo_imagem\[5\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[6\] tela.v(314) " "Inferred latch for \"altura_inimigo_imagem\[6\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[7\] tela.v(314) " "Inferred latch for \"altura_inimigo_imagem\[7\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[8\] tela.v(314) " "Inferred latch for \"altura_inimigo_imagem\[8\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "altura_inimigo_imagem\[9\] tela.v(314) " "Inferred latch for \"altura_inimigo_imagem\[9\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[0\] tela.v(314) " "Inferred latch for \"largura_inimigo_imagem\[0\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[1\] tela.v(314) " "Inferred latch for \"largura_inimigo_imagem\[1\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[2\] tela.v(314) " "Inferred latch for \"largura_inimigo_imagem\[2\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[3\] tela.v(314) " "Inferred latch for \"largura_inimigo_imagem\[3\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[4\] tela.v(314) " "Inferred latch for \"largura_inimigo_imagem\[4\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[5\] tela.v(314) " "Inferred latch for \"largura_inimigo_imagem\[5\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[6\] tela.v(314) " "Inferred latch for \"largura_inimigo_imagem\[6\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[7\] tela.v(314) " "Inferred latch for \"largura_inimigo_imagem\[7\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[8\] tela.v(314) " "Inferred latch for \"largura_inimigo_imagem\[8\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "largura_inimigo_imagem\[9\] tela.v(314) " "Inferred latch for \"largura_inimigo_imagem\[9\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_inimigo\[0\] tela.v(314) " "Inferred latch for \"multiplicador_inimigo\[0\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_inimigo\[1\] tela.v(314) " "Inferred latch for \"multiplicador_inimigo\[1\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_inimigo\[2\] tela.v(314) " "Inferred latch for \"multiplicador_inimigo\[2\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicador_inimigo\[3\] tela.v(314) " "Inferred latch for \"multiplicador_inimigo\[3\]\" at tela.v(314)" {  } { { "src/tela.v" "" { Text "/home/ec2022/ra260731/merge/src/tela.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313128601 "|projeto|tela:telaInstancia"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer tela:telaInstancia\|buffer:buffer_0 " "Elaborating entity \"buffer\" for hierarchy \"tela:telaInstancia\|buffer:buffer_0\"" {  } { { "src/tela.v" "buffer_0" { Text "/home/ec2022/ra260731/merge/src/tela.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313128622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 buffer.v(27) " "Verilog HDL assignment warning at buffer.v(27): truncated value with size 32 to match size of target (1)" {  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128623 "|projeto|tela:telaInstancia|buffer:buffer_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 buffer.v(28) " "Verilog HDL assignment warning at buffer.v(28): truncated value with size 32 to match size of target (1)" {  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128623 "|projeto|tela:telaInstancia|buffer:buffer_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 buffer.v(29) " "Verilog HDL assignment warning at buffer.v(29): truncated value with size 32 to match size of target (1)" {  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128623 "|projeto|tela:telaInstancia|buffer:buffer_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 buffer.v(42) " "Verilog HDL assignment warning at buffer.v(42): truncated value with size 32 to match size of target (10)" {  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128623 "|projeto|tela:telaInstancia|buffer:buffer_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 buffer.v(45) " "Verilog HDL assignment warning at buffer.v(45): truncated value with size 32 to match size of target (10)" {  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718313128623 "|projeto|tela:telaInstancia|buffer:buffer_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718313128792 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718313128792 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718313128792 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718313128792 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718313128792 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718313128792 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718313128793 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718313128793 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718313128793 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reiniciarJogo bolainimigaInstancia 32 1 " "Port \"reiniciarJogo\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718313128793 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "xi bolainimigaInstancia 32 10 " "Port \"xi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718313128794 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "yi bolainimigaInstancia 32 10 " "Port \"yi\" on the entity instantiation of \"bolainimigaInstancia\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "src/inimigo.v" "bolainimigaInstancia" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 45 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1718313128794 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[49\] " "Net \"x_bola_inimiga\[49\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[49\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[48\] " "Net \"x_bola_inimiga\[48\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[48\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[47\] " "Net \"x_bola_inimiga\[47\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[47\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[46\] " "Net \"x_bola_inimiga\[46\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[46\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[45\] " "Net \"x_bola_inimiga\[45\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[45\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[44\] " "Net \"x_bola_inimiga\[44\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[44\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[43\] " "Net \"x_bola_inimiga\[43\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[43\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[42\] " "Net \"x_bola_inimiga\[42\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[42\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[41\] " "Net \"x_bola_inimiga\[41\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[41\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[40\] " "Net \"x_bola_inimiga\[40\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[40\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[39\] " "Net \"x_bola_inimiga\[39\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[39\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[38\] " "Net \"x_bola_inimiga\[38\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[38\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[37\] " "Net \"x_bola_inimiga\[37\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[37\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[36\] " "Net \"x_bola_inimiga\[36\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[36\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[35\] " "Net \"x_bola_inimiga\[35\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[35\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[34\] " "Net \"x_bola_inimiga\[34\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[34\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[33\] " "Net \"x_bola_inimiga\[33\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[33\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[32\] " "Net \"x_bola_inimiga\[32\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[32\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[31\] " "Net \"x_bola_inimiga\[31\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[31\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[30\] " "Net \"x_bola_inimiga\[30\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[30\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[29\] " "Net \"x_bola_inimiga\[29\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[29\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[28\] " "Net \"x_bola_inimiga\[28\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[28\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[27\] " "Net \"x_bola_inimiga\[27\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[27\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[26\] " "Net \"x_bola_inimiga\[26\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[26\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[25\] " "Net \"x_bola_inimiga\[25\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[25\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[24\] " "Net \"x_bola_inimiga\[24\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[24\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[23\] " "Net \"x_bola_inimiga\[23\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[23\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[22\] " "Net \"x_bola_inimiga\[22\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[22\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[21\] " "Net \"x_bola_inimiga\[21\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[21\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[20\] " "Net \"x_bola_inimiga\[20\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[20\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[19\] " "Net \"x_bola_inimiga\[19\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[19\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[18\] " "Net \"x_bola_inimiga\[18\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[18\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[17\] " "Net \"x_bola_inimiga\[17\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[17\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[16\] " "Net \"x_bola_inimiga\[16\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[16\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[15\] " "Net \"x_bola_inimiga\[15\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[15\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[14\] " "Net \"x_bola_inimiga\[14\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[14\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[13\] " "Net \"x_bola_inimiga\[13\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[13\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[12\] " "Net \"x_bola_inimiga\[12\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[12\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[11\] " "Net \"x_bola_inimiga\[11\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[11\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "x_bola_inimiga\[10\] " "Net \"x_bola_inimiga\[10\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "x_bola_inimiga\[10\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[49\] " "Net \"y_bola_inimiga\[49\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[49\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[48\] " "Net \"y_bola_inimiga\[48\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[48\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[47\] " "Net \"y_bola_inimiga\[47\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[47\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[46\] " "Net \"y_bola_inimiga\[46\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[46\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[45\] " "Net \"y_bola_inimiga\[45\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[45\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[44\] " "Net \"y_bola_inimiga\[44\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[44\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[43\] " "Net \"y_bola_inimiga\[43\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[43\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[42\] " "Net \"y_bola_inimiga\[42\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[42\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[41\] " "Net \"y_bola_inimiga\[41\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[41\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[40\] " "Net \"y_bola_inimiga\[40\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[40\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[39\] " "Net \"y_bola_inimiga\[39\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[39\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[38\] " "Net \"y_bola_inimiga\[38\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[38\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[37\] " "Net \"y_bola_inimiga\[37\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[37\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[36\] " "Net \"y_bola_inimiga\[36\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[36\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[35\] " "Net \"y_bola_inimiga\[35\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[35\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[34\] " "Net \"y_bola_inimiga\[34\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[34\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[33\] " "Net \"y_bola_inimiga\[33\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[33\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[32\] " "Net \"y_bola_inimiga\[32\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[32\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[31\] " "Net \"y_bola_inimiga\[31\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[31\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[30\] " "Net \"y_bola_inimiga\[30\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[30\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[29\] " "Net \"y_bola_inimiga\[29\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[29\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[28\] " "Net \"y_bola_inimiga\[28\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[28\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[27\] " "Net \"y_bola_inimiga\[27\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[27\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[26\] " "Net \"y_bola_inimiga\[26\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[26\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[25\] " "Net \"y_bola_inimiga\[25\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[25\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[24\] " "Net \"y_bola_inimiga\[24\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[24\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[23\] " "Net \"y_bola_inimiga\[23\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[23\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[22\] " "Net \"y_bola_inimiga\[22\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[22\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[21\] " "Net \"y_bola_inimiga\[21\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[21\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[20\] " "Net \"y_bola_inimiga\[20\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[20\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[19\] " "Net \"y_bola_inimiga\[19\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[19\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[18\] " "Net \"y_bola_inimiga\[18\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[18\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[17\] " "Net \"y_bola_inimiga\[17\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[17\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[16\] " "Net \"y_bola_inimiga\[16\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[16\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[15\] " "Net \"y_bola_inimiga\[15\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[15\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[14\] " "Net \"y_bola_inimiga\[14\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[14\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[13\] " "Net \"y_bola_inimiga\[13\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[13\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[12\] " "Net \"y_bola_inimiga\[12\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[12\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[11\] " "Net \"y_bola_inimiga\[11\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[11\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "y_bola_inimiga\[10\] " "Net \"y_bola_inimiga\[10\]\" is missing source, defaulting to GND" {  } { { "src/projeto.v" "y_bola_inimiga\[10\]" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1718313128796 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1718313128796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ul84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ul84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ul84 " "Found entity 1: altsyncram_ul84" {  } { { "db/altsyncram_ul84.tdf" "" { Text "/home/ec2022/ra260731/merge/db/altsyncram_ul84.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313129809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313129809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/ec2022/ra260731/merge/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313129894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313129894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ehb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ehb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ehb " "Found entity 1: mux_ehb" {  } { { "db/mux_ehb.tdf" "" { Text "/home/ec2022/ra260731/merge/db/mux_ehb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313129915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313129915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "/home/ec2022/ra260731/merge/db/mux_clc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313129969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313129969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/ec2022/ra260731/merge/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313129996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313129996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b9i " "Found entity 1: cntr_b9i" {  } { { "db/cntr_b9i.tdf" "" { Text "/home/ec2022/ra260731/merge/db/cntr_b9i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313130034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313130034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "/home/ec2022/ra260731/merge/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313130054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313130054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "/home/ec2022/ra260731/merge/db/cntr_24j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313130080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313130080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8i " "Found entity 1: cntr_v8i" {  } { { "db/cntr_v8i.tdf" "" { Text "/home/ec2022/ra260731/merge/db/cntr_v8i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313130114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313130114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/ec2022/ra260731/merge/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313130134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313130134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/ec2022/ra260731/merge/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313130159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313130159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/ec2022/ra260731/merge/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313130179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313130179 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313130557 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718313130668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.13.18:12:12 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl " "2024.06.13.18:12:12 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313132203 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313133153 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313133219 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313133764 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313133865 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313133964 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313134073 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313134075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313134076 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1718313134721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3172de05/alt_sld_fab.v" "" { Text "/home/ec2022/ra260731/merge/db/ip/sld3172de05/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313134906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313134906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/ec2022/ra260731/merge/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313134978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313134978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/ec2022/ra260731/merge/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313134979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313134979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/ec2022/ra260731/merge/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313135043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313135043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ec2022/ra260731/merge/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313135120 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ec2022/ra260731/merge/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313135120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313135120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/ec2022/ra260731/merge/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313135188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313135188 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_0\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313136396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_0\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313136396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_2\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313136396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_2\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313136396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_3\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313136396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_3\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313136396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_coracao\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_coracao\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313136396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_coracao\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_coracao\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313136396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_nave\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_nave\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313136396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_nave\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_nave\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313136396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_4\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313136396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_4\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_4\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313136396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_1\|Div0\"" {  } { { "src/buffer.v" "Div0" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313136396 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tela:telaInstancia\|buffer:buffer_1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tela:telaInstancia\|buffer:buffer_1\|Div1\"" {  } { { "src/buffer.v" "Div1" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313136396 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1718313136396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tela:telaInstancia\|buffer:buffer_0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tela:telaInstancia\|buffer:buffer_0\|lpm_divide:Div0\"" {  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313136416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tela:telaInstancia\|buffer:buffer_0\|lpm_divide:Div0 " "Instantiated megafunction \"tela:telaInstancia\|buffer:buffer_0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718313136416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718313136416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718313136416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718313136416 ""}  } { { "src/buffer.v" "" { Text "/home/ec2022/ra260731/merge/src/buffer.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718313136416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "/home/ec2022/ra260731/merge/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313136434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313136434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "/home/ec2022/ra260731/merge/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313136438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313136438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "/home/ec2022/ra260731/merge/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718313136444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313136444 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718313136660 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 67 -1 0 } } { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge/src/bola.v" 30 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718313136721 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718313136721 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|sentidoAtual entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|sentidoAtual~_emulated entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|sentidoAtual~1 " "Register \"entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|sentidoAtual\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|sentidoAtual~_emulated\" and latch \"entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|sentidoAtual~1\"" {  } { { "src/inimigo.v" "" { Text "/home/ec2022/ra260731/merge/src/inimigo.v" 57 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718313136721 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|sentidoAtual"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[9\] entities:entitiesInstancia\|bola:bolaAliada\|x\[9\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[9\]~1 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[9\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[9\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[9\]~1\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718313136721 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[8\] entities:entitiesInstancia\|bola:bolaAliada\|x\[8\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[8\]~5 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[8\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[8\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[8\]~5\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718313136721 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[7\] entities:entitiesInstancia\|bola:bolaAliada\|x\[7\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[7\]~9 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[7\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[7\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[7\]~9\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718313136721 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[6\] entities:entitiesInstancia\|bola:bolaAliada\|x\[6\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[6\]~13 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[6\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[6\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[6\]~13\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718313136721 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[5\] entities:entitiesInstancia\|bola:bolaAliada\|x\[5\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[5\]~17 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[5\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[5\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[5\]~17\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718313136721 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[4\] entities:entitiesInstancia\|bola:bolaAliada\|x\[4\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[4\]~21 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[4\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[4\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[4\]~21\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718313136721 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[3\] entities:entitiesInstancia\|bola:bolaAliada\|x\[3\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[3\]~25 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[3\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[3\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[3\]~25\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718313136721 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[2\] entities:entitiesInstancia\|bola:bolaAliada\|x\[2\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[2\]~29 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[2\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[2\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[2\]~29\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718313136721 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "entities:entitiesInstancia\|bola:bolaAliada\|x\[1\] entities:entitiesInstancia\|bola:bolaAliada\|x\[1\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|x\[1\]~33 " "Register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[1\]\" is converted into an equivalent circuit using register \"entities:entitiesInstancia\|bola:bolaAliada\|x\[1\]~_emulated\" and latch \"entities:entitiesInstancia\|bola:bolaAliada\|x\[1\]~33\"" {  } { { "src/bola.v" "" { Text "/home/ec2022/ra260731/merge/src/bola.v" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1718313136721 "|projeto|entities:entitiesInstancia|bola:bolaAliada|x[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1718313136721 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718313137478 "|projeto|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718313137478 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313137584 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1718313139238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ec2022/ra260731/merge/output_files/projeto.map.smsg " "Generated suppressed messages file /home/ec2022/ra260731/merge/output_files/projeto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313139459 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 37 102 0 0 65 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 37 of its 102 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 65 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1718313140407 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718313140589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718313140589 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313140823 "|projeto|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313140823 "|projeto|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313140823 "|projeto|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313140823 "|projeto|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313140823 "|projeto|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313140823 "|projeto|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313140823 "|projeto|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313140823 "|projeto|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313140823 "|projeto|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/projeto.v" "" { Text "/home/ec2022/ra260731/merge/src/projeto.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718313140823 "|projeto|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718313140823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4605 " "Implemented 4605 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718313140830 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718313140830 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4185 " "Implemented 4185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718313140830 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1718313140830 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "47 " "Implemented 47 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1718313140830 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718313140830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 258 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 258 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1435 " "Peak virtual memory: 1435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718313140857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 18:12:20 2024 " "Processing ended: Thu Jun 13 18:12:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718313140857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718313140857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718313140857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313140857 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 258 s " "Quartus Prime Flow was successful. 0 errors, 258 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718313140993 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1718313141332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718313141333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 18:12:21 2024 " "Processing started: Thu Jun 13 18:12:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718313141333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1718313141333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto -c projeto " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1718313141333 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1718313141355 ""}
{ "Info" "0" "" "Project  = projeto" {  } {  } 0 0 "Project  = projeto" 0 0 "Fitter" 0 0 1718313141355 ""}
{ "Info" "0" "" "Revision = projeto" {  } {  } 0 0 "Revision = projeto" 0 0 "Fitter" 0 0 1718313141355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1718313141494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1718313141495 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"projeto\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1718313141514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718313141542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1718313141542 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1718313141823 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1718313141832 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1718313141963 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1718313142069 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1718313146884 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 984 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 984 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1718313146982 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1718313146982 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718313146982 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1718313147032 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718313147034 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1718313147039 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1718313147042 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1718313147043 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1718313147045 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1718313147750 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718313147753 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718313147753 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1718313147753 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1718313147753 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1718313147753 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto.sdc " "Synopsys Design Constraints File file not found: 'projeto.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1718313147769 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga:v\|VGA_CLK " "Node: vga:v\|VGA_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga:v\|x\[7\] vga:v\|VGA_CLK " "Register vga:v\|x\[7\] is being clocked by vga:v\|VGA_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718313147776 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718313147776 "|projeto|vga:v|VGA_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga:v\|VGA_CLK CLOCK_50 " "Register vga:v\|VGA_CLK is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718313147776 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718313147776 "|projeto|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "entities:entitiesInstancia\|CLOCK_MV " "Node: entities:entitiesInstancia\|CLOCK_MV was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|x\[1\] entities:entitiesInstancia\|CLOCK_MV " "Register entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|x\[1\] is being clocked by entities:entitiesInstancia\|CLOCK_MV" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718313147776 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718313147776 "|projeto|entities:entitiesInstancia|CLOCK_MV"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch entities:entitiesInstancia\|bola:bolaAliada\|x\[6\]~13 SW\[0\] " "Latch entities:entitiesInstancia\|bola:bolaAliada\|x\[6\]~13 is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718313147776 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718313147776 "|projeto|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "entities:entitiesInstancia\|bola:bolaAliada\|clk " "Node: entities:entitiesInstancia\|bola:bolaAliada\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register entities:entitiesInstancia\|bola:bolaAliada\|x\[7\]~_emulated entities:entitiesInstancia\|bola:bolaAliada\|clk " "Register entities:entitiesInstancia\|bola:bolaAliada\|x\[7\]~_emulated is being clocked by entities:entitiesInstancia\|bola:bolaAliada\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718313147776 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718313147776 "|projeto|entities:entitiesInstancia|bola:bolaAliada|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia\|clk " "Node: entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia\|y\[0\] entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia\|clk " "Register entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia\|y\[0\] is being clocked by entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718313147776 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718313147776 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia\|clka " "Node: entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia\|clka was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia\|opLocal\[2\] entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia\|clka " "Register entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia\|opLocal\[2\] is being clocked by entities:entitiesInstancia\|fileira:controladorInimigosInstancia\|inimigo:inimigos\[0\].inim\|bolainimiga:bolainimigaInstancia\|clka" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1718313147776 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1718313147776 "|projeto|entities:entitiesInstancia|fileira:controladorInimigosInstancia|inimigo:inimigos[0].inim|bolainimiga:bolainimigaInstancia|clka"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1718313147791 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1718313147792 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1718313147795 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718313147795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718313147795 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1718313147795 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1718313147795 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1718313147925 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1718313147927 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1718313147927 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1718313148082 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1718313148082 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718313148084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1718313150845 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1718313151270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718313155115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1718313159313 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1718313162053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718313162053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1718313163126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/ec2022/ra260731/merge/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1718313168104 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1718313168104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1718313171238 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1718313171238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718313171241 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.65 " "Total time spent on timing analysis during the Fitter is 2.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1718313174127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718313174237 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718313175197 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1718313175199 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1718313176093 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1718313181234 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1718313181469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ec2022/ra260731/merge/output_files/projeto.fit.smsg " "Generated suppressed messages file /home/ec2022/ra260731/merge/output_files/projeto.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1718313181666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 176 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3333 " "Peak virtual memory: 3333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718313182967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 18:13:02 2024 " "Processing ended: Thu Jun 13 18:13:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718313182967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718313182967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:08 " "Total CPU time (on all processors): 00:03:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718313182967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718313182967 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 434 s " "Quartus Prime Flow was successful. 0 errors, 434 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1718313183261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1718313183575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718313183576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 18:13:03 2024 " "Processing started: Thu Jun 13 18:13:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718313183576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1718313183576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto -c projeto " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1718313183576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1718313184053 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1718313188358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1250 " "Peak virtual memory: 1250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718313188785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 18:13:08 2024 " "Processing ended: Thu Jun 13 18:13:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718313188785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718313188785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718313188785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1718313188785 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 435 s " "Quartus Prime Flow was successful. 0 errors, 435 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1718313188902 ""}
