
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /nfs/tools/xilinx/2020.2/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/nfs/tools/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'xushuoxiang' on host 'open21' (Linux_x86_64 version 5.15.0-91-generic) on Tue Jan 16 02:18:08 CST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.3 LTS
INFO: [HLS 200-10] In directory '/nfs/home/xushuoxiang/Machsuite_for_insertbug/Machsuite_V0.1/sort/merge'
Sourcing Tcl script 'hls.tcl'
INFO: [HLS 200-1510] Running: open_project sort_syn 
INFO: [HLS 200-10] Opening project '/nfs/home/xushuoxiang/Machsuite_for_insertbug/Machsuite_V0.1/sort/merge/sort_syn'.
INFO: [HLS 200-1510] Running: add_files sort.c 
INFO: [HLS 200-10] Adding design file 'sort.c' to the project
INFO: [HLS 200-1510] Running: add_files ../../common/hercules.c 
INFO: [HLS 200-10] Adding design file '../../common/hercules.c' to the project
INFO: [HLS 200-1510] Running: add_files input.data 
INFO: [HLS 200-10] Adding design file 'input.data' to the project
INFO: [HLS 200-1510] Running: add_files check.data 
INFO: [HLS 200-10] Adding design file 'check.data' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../common/harness.c 
INFO: [HLS 200-10] Adding test bench file '../../common/harness.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../common/support.c 
INFO: [HLS 200-10] Adding test bench file '../../common/support.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb local_support.c 
INFO: [HLS 200-10] Adding test bench file 'local_support.c' to the project
INFO: [HLS 200-1510] Running: set_top ms_mergesort 
INFO: [HLS 200-1510] Running: open_solution -reset solution 
INFO: [HLS 200-10] Opening and resetting solution '/nfs/home/xushuoxiang/Machsuite_for_insertbug/Machsuite_V0.1/sort/merge/sort_syn/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /nfs/home/xushuoxiang/Machsuite_for_insertbug/Machsuite_V0.1/sort/merge/sort_syn/solution/solution.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu19eg-ffvc1760-2-i 
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -variable' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -variable' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_pipeline ms_mergesort/mergesort_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline merge/merge_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline merge/merge_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline merge/merge_label3 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'check.data'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'input.data'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 238.642 MB.
INFO: [HLS 200-10] Analyzing design file '../../common/hercules.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sort.c' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sort.c:20:9
WARNING: [HLS 207-5301] unused parameter 'iter_m': sort.c:19:102
WARNING: [HLS 207-5301] unused parameter 'iter_i': sort.c:19:114
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: sort.c:83:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.3 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.64 seconds; current allocated memory: 240.365 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sort.c:117:17)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sort.c:114:17)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (sort.c:82:36)
INFO: [HLS 214-178] Inlining function 'hercules_check_function' into 'merge' (sort.c:19:0)
INFO: [HLS 214-178] Inlining function 'hercules_check_function' into 'ms_mergesort' (sort.c:82:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.04 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.59 seconds; current allocated memory: 242.207 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 242.209 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 243.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 242.914 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'merge.1' (sort.c:9:43).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'merge_label1' (sort.c:21) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'merge_label2' (sort.c:21) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'merge_label3' (sort.c:21) because its parent loop or function is pipelined.
WARNING: [HLS 200-932] Cannot unroll loop 'merge_label1' (sort.c:21) in function 'merge.1' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'merge_label2' (sort.c:21) in function 'merge.1' completely: variable loop bound.
WARNING: [HLS 200-932] Cannot unroll loop 'merge_label3' (sort.c:21) in function 'merge.1' completely: variable loop bound.
INFO: [XFORM 203-11] Balancing expressions in function 'ms_mergesort' (sort.c:80)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'merge.1' (sort.c:9:43)...34 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 263.876 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'mergesort_label1' (sort.c:84:9) in function 'ms_mergesort' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort.c:24:17)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (sort.c:33:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 266.529 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ms_mergesort' ...
WARNING: [SYN 201-103] Legalizing function name 'merge.1' to 'merge_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'merge.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'merge_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_label1'
INFO: [SCHED 204-61] Pipelining loop 'merge_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_label2'
INFO: [SCHED 204-61] Pipelining loop 'merge_label3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'merge_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 267.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 267.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ms_mergesort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'mergesort_label2': contains subfunction 'merge.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 267.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 268.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 268.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ms_mergesort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ms_mergesort/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ms_mergesort/checkdata' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ms_mergesort/hercules_buffer_size' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ms_mergesort' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'global_time_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ms_mergesort'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 271.289 MB.
INFO: [RTMG 210-278] Implementing memory 'ms_mergesort_merge_1_temp_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 278.789 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ms_mergesort.
INFO: [VLOG 209-307] Generating Verilog RTL for ms_mergesort.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 288.60 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.72 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.58 seconds; current allocated memory: 279.064 MB.
INFO: [HLS 200-1510] Running: config_export -version 1.1.0 -ipname sort_highlevel 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/tools/xilinx/2020.2/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Jan 16 02:18:24 2024...
INFO: [HLS 200-802] Generated output file sort_syn/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7.68 seconds. CPU system time: 1 seconds. Elapsed time: 19.54 seconds; current allocated memory: 282.568 MB.
INFO: [HLS 200-112] Total CPU user time: 13.23 seconds. Total CPU system time: 1.89 seconds. Total elapsed time: 26.95 seconds; peak allocated memory: 278.789 MB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Jan 16 02:18:34 2024...
