---
layout: default
title: ğŸ’¡ Proposal CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹
---

---

# ğŸ’¡ CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹ææ¡ˆ  
*Proposal: CMOS-integrated RF Devices*

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](../../../#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)

---

## ğŸ“˜ æ¦‚è¦ / Overview  

æœ¬ææ¡ˆã¯ã€ä¸‰æºçœŸä¸€ã«ã‚ˆã‚‹ **æ•™è‚²ç›®çš„ã®ä»®æƒ³ãƒ—ãƒ­ã‚»ã‚¹**ã€Œ0.18 Âµm FeRAMã€ã‚’èµ·ç‚¹ã«ã€  
**CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹**ã‚’å¿œç”¨å±•é–‹ã™ã‚‹ã‚‚ã®ã§ã™ã€‚  

*This proposal expands the virtual educational 0.18 Âµm FeRAM process into CMOS-integrated RF devices.*

---

## ğŸ”„ ææ¡ˆãƒ‡ãƒã‚¤ã‚¹ç¾¤ / Proposed Devices  

| ãƒ‡ãƒã‚¤ã‚¹ / Device | ææ¡ˆå†…å®¹ / Proposal | å·®åˆ¥åŒ–ãƒã‚¤ãƒ³ãƒˆ / Differentiation |
|---|---|---|
| **FeVar (Ferroelectric Varactor)** | HfOâ‚‚ç³»å¼·èª˜é›»ä½“ã‚’ç”¨ã„ãŸä¸æ®ç™ºå¯å¤‰ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ | å†æ§‹æˆå¯èƒ½, ä¸æ®ç™ºè¨­å®šä¿æŒ |
| **FeFET-Switch** | HZOå±€æ‰€ã‚²ãƒ¼ãƒˆã‚¹ã‚¿ãƒƒã‚¯ã‚’åˆ©ç”¨ã—ãŸRFã‚¹ã‚¤ãƒƒãƒ | CMOSäº’æ›, ä½ã‚³ã‚¹ãƒˆé›†ç© |
| **BAW/FBAR (Edu ver.)** | PZT/HfOâ‚‚è–„è†œå…±æŒ¯å™¨ã‚’ç”¨ã„ãŸæ•™è‚²ãƒ¢ãƒ‡ãƒ« | è–„è†œç©å±¤ã®å…±æŒ¯åˆ©ç”¨, æ•™è‚²èµ·ç‚¹ã®ç°¡æ˜“è¨­è¨ˆ |

---

## ğŸ“š ç³»è­œå›³ / Process Lineage  

```mermaid
flowchart TB
  subgraph FE["0.18 Âµm FeRAM (Virtual, Educational)"]
    GATE["Front-end (FEOL) / Dual-VDD CMOS 1.8/3.3 V"] --> SALI["Salicide CoSi2"]
    BEOL["Back-end (BEOL) / AlCu M1-3 + W-Plugs"]
    CAP1["FeRAM Stack A / Pt/PZT/Ti"]
    CAP2["FeRAM Stack B / TiN/HfZrOâ‚‚/TiN (HZO)"]
    GATE --> BEOL --> CAP1
    BEOL --> CAP2
  end

  CAP2 --> FeVar{{"FeVar / Ferroelectric Varactor"}}
  GATE --> RFSW1{{"RF Switch / FET + FeVar Bias"}}
  GATE --> RFSW2{{"RF Switch / FeFET-Switch"}}
  CAP1 --> BAW(("BAW/FBAR Core"))

  subgraph RF["RF Front-End Integration"]
    MATCH["Reconfigurable Matching / Cfixed || FeVar"]
    PATHSEL["Band/Path Selection / with RF Switches"]
    FILTER["BAW/FBAR Filters"]
    LNA["PA/LNA I/O Networks"]
  end

  FeVar --> MATCH --> LNA
  RFSW1 --> PATHSEL --> FILTER
  RFSW2 --> PATHSEL
  BAW --> FILTER
```

---

## ğŸ“Š å¸‚å ´å±•é–‹ã‚·ãƒŠãƒªã‚ª / Market Deployment  

- **ã‚¿ãƒ¼ã‚²ãƒƒãƒˆå¿œç”¨**  
  - IoTï¼šã‚¢ãƒ³ãƒ†ãƒŠè‡ªå‹•èª¿æ•´ãƒ»ä¸æ®ç™ºè¨­å®šä¿æŒ  
  - Automotiveï¼šV2Xãƒ»é«˜æ¸©è£œå„ŸRF  
  - 6Gï¼šå†æ§‹æˆå¯èƒ½RFãƒ•ãƒ­ãƒ³ãƒˆã‚¨ãƒ³ãƒ‰  
- **æä¾›å½¢æ…‹**  
  - RF IPã‚»ãƒ«ï¼ˆFeVar, Switch, Filterã®PDKï¼‰  
  - ãƒªãƒ•ã‚¡ãƒ¬ãƒ³ã‚¹å›è·¯ï¼ˆMatching, Path Selectï¼‰  
  - æ•™è‚²è©•ä¾¡åŸºæ¿ï¼ˆSãƒ‘ãƒ©æ¸¬å®š, å®Ÿæ¼”ï¼‰  

---

## ğŸ‘¤ Author & License  

| é …ç›® / Item | è©³ç´° / Details |
|---|---|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **Email** | [![Email](https://img.shields.io/badge/Email-shin3t72%40gmail.com-red?style=for-the-badge&logo=gmail)](mailto:shin3t72@gmail.com) |
| **X** | [![X](https://img.shields.io/badge/X-@shin3t72-black?style=for-the-badge&logo=x)](https://x.com/shin3t72) |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet?style=for-the-badge)](../../../#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license) <br> å†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼ˆæ•™è‚²ç›®çš„ï¼‰ / *Free for educational use* <br> å•†ç”¨åˆ©ç”¨ã¯åˆ¥é€”è¨±å¯ / *Commercial use requires separate permission* |
