# Describe CSR registers

mstatus:
    idx: 0x300
    xlen64:
        sum: [18, 18]
        mxr: [19, 19]

satp:
    idx: 0x180
    xlen64:
        mode:
            bits: [63, 60]
            enum: {0: BARE, 8: SV39, 9: SV48, 10: SV57}
        asid: [59, 44]
        ppn: [43, 0]

