
 	 Check Design Report (c)
	 ------------------- 
No subdesign's name is greater than 1.5k in length.

 Feedthrough Module(s)
 -------------------------
No feed through module in 'UDP'

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'UDP'

No empty modules in design 'UDP'

 Unloaded Pin(s), Port(s)
 -------------------------
No unloaded sequential element in 'UDP'

No unloaded port in 'UDP'

 Unloaded Combinational Pin(s)
 -------------------------------
No unloaded combinational element in 'UDP'

 Assigns
 ------- 
Total number of assign statements in design 'UDP' : 0

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'UDP'

No undriven sequential pin in 'UDP'

No undriven hierarchical pin in 'UDP'

No undriven port in 'UDP'

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'UDP'

No multidriven sequential pin in 'UDP'

No multidriven hierarchical pin in 'UDP'

No multidriven ports in 'UDP'

No multidriven unloaded nets in 'UDP'

  Constant Pin(s)
  ----------------
design 'UDP' has the following constant input combinational pin(s)
pin:UDP/g597997/A0
Total number of constant combinational pins in design 'UDP' : 1

No constant sequential pin(s) in design 'UDP'

No constant hierarchical pin(s) in design 'UDP'

No constant connected ports in design 'UDP'

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'UDP'
No preserved sequential instance(s) in design 'UDP'
No preserved hierarchical instance(s) in design 'UDP'

  Physical only instances(s)
  ----------------
No physical only instance(s) in design 'UDP'

  Logical only instance(s) and linked libcells
    -----------------------------------------
No logical only instance(s) in design 'UDP'

Libcells with no corresponding LEF
----------------------------------
No libcell(s) found.

LEF cells with no corresponding libcell
---------------------------------------
lib_cell:default_emulate_libset_max/physical_cells/DFFNSRX4
lib_cell:default_emulate_libset_max/physical_cells/FILL1
lib_cell:default_emulate_libset_max/physical_cells/FILL2
lib_cell:default_emulate_libset_max/physical_cells/FILL64
lib_cell:default_emulate_libset_max/physical_cells/FILL8
lib_cell:default_emulate_libset_max/physical_cells/FILL16
lib_cell:default_emulate_libset_max/physical_cells/ANTENNA
lib_cell:default_emulate_libset_max/physical_cells/FILL4
lib_cell:default_emulate_libset_max/physical_cells/DFFSX2
lib_cell:default_emulate_libset_max/physical_cells/FILL32
Total number cell(s) with only physical (LEF) Info : 10

 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                             0
Unloaded Sequential Pin(s)                   0
Unloaded Combinational Pin(s)                0
Assigns                                      0
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)                 0
Multidriven Port(s)                          0
Multidriven Leaf Pin(s)                      0
Multidriven hierarchical Pin(s)              0
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                         1
Constant hierarchical Pin(s)                 0
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell        10
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0

  Done Checking the design.
