AArch64 WW+FR+WF+cachesync+ctrlisb+dmb.sy
"CacheSyncdWW Iffe DpCtrlIsbdR Fre DMB.SYdWR Fife"
Cycle=Fre DMB.SYdWR Fife CacheSyncdWW Iffe DpCtrlIsbdR
Relax=Iffe Fife
Safe=Fre DMB.SYdWR CacheSyncdWW DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Iff Fr Fif
Orig=CacheSyncdWW Iffe DpCtrlIsbdR Fre DMB.SYdWR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself04; 0:X2=P1:Lself05;
1:X2=x;
2:X0=0x1; 2:X1=x;
}
 P0          | P1           | P2          ;
 STR W0,[X1] | Lself05:     | STR W0,[X1] ;
 DC CVAU,X1  | B L00        | DMB SY      ;
 DSB ISH     | MOV W0,#2    | Lself04:    ;
 IC IVAU,X1  | B L01        | B L03       ;
 DSB ISH     | L00:         | MOV W2,#2   ;
 STR W0,[X2] | MOV W0,#1    | B L04       ;
             | L01:         | L03:        ;
             | CBNZ W0,LC02 | MOV W2,#1   ;
             | LC02:        | L04:        ;
             | ISB          |             ;
             | LDR W1,[X2]  |             ;
exists
(1:X0=0x2 /\ 1:X1=0x0 /\ 2:X2=0x1)
