<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Line split page</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    }  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Line split page</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-center">
Go <a href="mod1563.html#l16">back</a>
<pre class="code"><br clear=all>
18060                   always @(posedge core_clk or negedge core_reset_n) begin
18061      1/1              if (!core_reset_n) begin
18062      1/1                  fdiv_resp_wait_frf_update &lt;= 1'b0;
18063                       end
18064      1/1              else if (fdiv_resp_wait_frf_update_en) begin
18065      <font color = "red">0/1     ==>          fdiv_resp_wait_frf_update &lt;= fdiv_resp_wait_frf_update_nx;</font>
18066                       end
                        MISSING_ELSE
18067                   end
18068                   
18069                   reg [4:0] lx_i0_fpu_csr_flag_set;
18070                   reg [4:0] lx_i1_fpu_csr_flag_set;
18071                   wire [4:0] lx_i0_fpu_csr_flag_set_nx;
18072                   wire [4:0] lx_i1_fpu_csr_flag_set_nx;
18073                   reg [4:0] wb_i0_fpu_csr_flag_set;
18074                   reg [4:0] wb_i1_fpu_csr_flag_set;
18075                   wire [4:0] wb_i0_fpu_csr_flag_set_nx;
18076                   wire [4:0] wb_i1_fpu_csr_flag_set_nx;
18077                   assign lx_i0_fpu_csr_flag_set_nx = fmis_flag_set &amp; {5{mm_doable[0] &amp; mm_i0_ctrl[158]}};
18078                   assign lx_i1_fpu_csr_flag_set_nx = fmis_flag_set &amp; {5{mm_doable[1] &amp; mm_i1_ctrl[158]}};
18079                   assign wb_i0_fpu_csr_flag_set_nx = ({5{lx_doable[0] &amp; ~lx_stall &amp; lx_i0_ctrl[138]}} &amp; fmac_flag_set) | ({5{lx_doable[0] &amp; ~lx_stall}} &amp; lx_i0_fpu_csr_flag_set);
18080                   assign wb_i1_fpu_csr_flag_set_nx = ({5{lx_doable[1] &amp; ~lx_stall &amp; lx_i1_ctrl[138]}} &amp; fmac_flag_set) | ({5{lx_doable[1] &amp; ~lx_stall}} &amp; lx_i1_fpu_csr_flag_set);
18081                   always @(posedge core_clk or negedge core_reset_n) begin
18082      1/1              if (!core_reset_n) begin
18083      1/1                  lx_i0_fpu_csr_flag_set &lt;= 5'b0;
18084      1/1                  lx_i1_fpu_csr_flag_set &lt;= 5'b0;
18085                       end
18086      1/1              else if (lx_ctrl_en) begin
18087      1/1                  lx_i0_fpu_csr_flag_set &lt;= lx_i0_fpu_csr_flag_set_nx;
18088      1/1                  lx_i1_fpu_csr_flag_set &lt;= lx_i1_fpu_csr_flag_set_nx;
18089                       end
                        MISSING_ELSE
18090                   end
18091                   
18092                   always @(posedge core_clk or negedge core_reset_n) begin
18093      1/1              if (!core_reset_n) begin
18094      1/1                  wb_i0_fpu_csr_flag_set &lt;= 5'b0;
18095      1/1                  wb_i1_fpu_csr_flag_set &lt;= 5'b0;
18096                       end
18097                       else begin
18098      1/1                  wb_i0_fpu_csr_flag_set &lt;= wb_i0_fpu_csr_flag_set_nx;
18099      1/1                  wb_i1_fpu_csr_flag_set &lt;= wb_i1_fpu_csr_flag_set_nx;
18100                       end
18101                   end
18102                   
18103                   assign ipipe_csr_fflags_set = ({5{((wb_i0_doable &amp; wb_i0_ctrl[98]) | (wb_i1_doable &amp; wb_i1_ctrl[98]))}} &amp; fmac_flag_set) | ({5{wb_i0_doable}} &amp; wb_i0_fpu_csr_flag_set) | ({5{wb_i1_doable}} &amp; wb_i1_fpu_csr_flag_set) | ({5{fdiv_resp_valid &amp; (fdiv_resp_wait_frf_update | fdiv_resp_wait_frf_update_set)}} &amp; fdiv_resp_flag_set);
18104                   assign ipipe_csr_fs_wen = (wb_i0_doable &amp; wb_i0_ctrl[91]) | (wb_i1_doable &amp; wb_i1_ctrl[91]) | (wb_i0_doable &amp; wb_i0_ctrl[99] &amp; (|wb_i0_fpu_csr_flag_set)) | (wb_i1_doable &amp; wb_i1_ctrl[99] &amp; (|wb_i1_fpu_csr_flag_set));
18105                   wire wb_i1_frf_wr;
18106                   wire wb_i1_fmac64_wr;
18107                   assign wb_i1_frf_wr = wb_i1_doable &amp; wb_i1_ctrl[91] &amp; ~wb_i1_ctrl[95];
18108                   assign wb_i1_fmac64_wr = wb_i1_doable &amp; wb_i1_ctrl[91] &amp; wb_i1_ctrl[98];
18109                   assign frf_raddr1 = ii_i0_ctrl[141 +:5] &amp; {5{ii_i0_ctrl[146] &amp; ii_valid[0]}};
18110                   assign frf_raddr2 = ii_i0_ctrl[152] ? ii_i0_ctrl[147 +:5] &amp; {5{ii_i0_ctrl[152] &amp; ii_valid[0]}} : ii_i1_ctrl[153 +:5] &amp; {5{ii_i1_ctrl[158] &amp; ii_valid[1]}};
18111                   assign frf_raddr3 = ii_i0_ctrl[158] ? ii_i0_ctrl[153 +:5] &amp; {5{ii_i0_ctrl[158] &amp; ii_valid[0]}} : ii_i1_ctrl[141 +:5] &amp; {5{ii_i1_ctrl[146] &amp; ii_valid[1]}};
18112                   assign frf_raddr4 = ii_i1_ctrl[147 +:5] &amp; {5{ii_i1_ctrl[152] &amp; ii_valid[1]}};
18113                   assign frf_waddr1 = wb_i0_ctrl[86 +:5];
18114                   assign frf_we1 = wb_i0_doable &amp; wb_i0_ctrl[91];
18115                   assign frf_wstatus1 = {1'b0,wb_i0_ctrl[95]};
18116                   assign frf_waddr2 = wb_i1_frf_wr ? wb_i1_ctrl[86 +:5] : fdiv_resp_tag;
18117                   assign frf_we2 = (wb_i1_doable &amp; wb_i1_ctrl[91]) | (fdiv_resp_valid &amp; (fdiv_resp_wait_frf_update | fdiv_resp_wait_frf_update_set));
18118                   assign frf_wstatus2 = {1'b0,wb_i1_ctrl[95] &amp; ~fdiv_resp_valid};
18119                   assign frf_waddr3 = 5'b0;
18120                   assign frf_we3 = 1'b0;
18121                   assign frf_wdata3 = {FLEN{1'b0}};
18122                   assign frf_wstatus3 = 1'b0;
18123                   generate
18124                       if (FLEN == 32) begin:gen_len_eq_frf_wdata
18125                           assign frf_wdata1 = wb_i0_ctrl[98] ? fpu_fmac64_result : wb_rd1_wdata;
18126                           assign frf_wdata2 = wb_i1_fmac64_wr ? fpu_fmac64_result : wb_i1_frf_wr ? wb_rd2_wdata : fdiv_resp_result;
18127                       end
18128                       else if (FLEN == 64) begin:gen_len_neq_dp_frf_wdata
18129                           assign frf_wdata1 = wb_i0_ctrl[98] ? fpu_fmac64_result : {wb_dp_frd1_high_part,wb_rd1_wdata};
18130                           assign frf_wdata2 = wb_i1_fmac64_wr ? fpu_fmac64_result : wb_i1_frf_wr ? {wb_dp_frd2_high_part,wb_rd2_wdata} : fdiv_resp_result;
18131                       end
18132                       else begin:gen_len_neq_sp_frf_wdata
18133                           assign frf_wdata1 = wb_rd1_wdata[FLEN - 1:0];
18134                           assign frf_wdata2 = wb_i1_frf_wr ? wb_rd2_wdata[FLEN - 1:0] : fdiv_resp_result;
18135                       end
18136                   endgenerate
18137                   wire [31:0] rs1_rf_rdata_for_fpu;
18138                   wire [31:0] rs2_rf_rdata_for_fpu;
18139                   wire [31:0] rs3_rf_rdata_for_fpu;
18140                   wire [31:0] rs4_rf_rdata_for_fpu;
18141                   wire [31:0] ii_i1_frs3_rdata_for_fpu;
18142                   wire ii_i0_fpu_inst;
18143                   wire ii_i1_fpu_inst;
18144                   assign rs1_rf_rdata_for_fpu = ({32{ii_i0_fpu_inst &amp; ii_i0_bypass[0]}} &amp; rf_rdata1) | ({32{ii_i0_fpu_inst &amp; ii_i0_bypass[3]}} &amp; mm_rd1_wdata) | ({32{ii_i0_fpu_inst &amp; ii_i0_bypass[4]}} &amp; mm_rd2_wdata) | ({32{ii_i0_fpu_inst &amp; ii_i0_bypass[5]}} &amp; lx_rd1_wdata) | ({32{ii_i0_fpu_inst &amp; lx_i1_ctrl[180] &amp; ii_i0_bypass[6]}} &amp; lx_src4_reg) | ({32{ii_i0_fpu_inst &amp; lx_i1_ctrl[177] &amp; ii_i0_bypass[6]}} &amp; ls_resp_result_with_nan_boxing) | ({32{ii_i0_fpu_inst &amp; ii_i0_bypass[7]}} &amp; wb_rd1_wdata) | ({32{ii_i0_fpu_inst &amp; ii_i0_bypass[8]}} &amp; wb_rd2_wdata);
18145                   assign rs2_rf_rdata_for_fpu = ({32{ii_i0_frs_bypass[12]}} &amp; mm_rd1_wdata) | ({32{ii_i0_frs_bypass[13]}} &amp; mm_rd2_wdata) | ({32{lx_i0_ctrl[180] &amp; ii_i0_frs_bypass[14]}} &amp; lx_src2_reg) | ({32{lx_i0_ctrl[177] &amp; ii_i0_frs_bypass[14]}} &amp; ls_resp_result_with_nan_boxing) | ({32{lx_i1_ctrl[180] &amp; ii_i0_frs_bypass[15]}} &amp; lx_src4_reg) | ({32{lx_i1_ctrl[177] &amp; ii_i0_frs_bypass[15]}} &amp; ls_resp_result_with_nan_boxing) | ({32{ii_i0_frs_bypass[16]}} &amp; wb_rd1_wdata) | ({32{ii_i0_frs_bypass[17]}} &amp; wb_rd2_wdata);
18146                   assign rs3_rf_rdata_for_fpu = ({32{(ii_i0_fpu_inst | ii_i1_fpu_inst) &amp; ii_i1_bypass[0]}} &amp; rf_rdata3) | ({32{(ii_i0_fpu_inst | ii_i1_fpu_inst) &amp; ii_i1_bypass[3]}} &amp; mm_rd1_wdata) | ({32{(ii_i0_fpu_inst | ii_i1_fpu_inst) &amp; ii_i1_bypass[4]}} &amp; mm_rd2_wdata) | ({32{(ii_i0_fpu_inst | ii_i1_fpu_inst) &amp; ii_i1_bypass[5]}} &amp; lx_rd1_wdata) | ({32{(ii_i0_fpu_inst | ii_i1_fpu_inst) &amp; lx_i1_ctrl[180] &amp; ii_i1_bypass[6]}} &amp; lx_src4_reg) | ({32{(ii_i0_fpu_inst | ii_i1_fpu_inst) &amp; lx_i1_ctrl[177] &amp; ii_i1_bypass[6]}} &amp; ls_resp_result_with_nan_boxing) | ({32{(ii_i0_fpu_inst | ii_i1_fpu_inst) &amp; ii_i1_bypass[7]}} &amp; wb_rd1_wdata) | ({32{(ii_i0_fpu_inst | ii_i1_fpu_inst) &amp; ii_i1_bypass[8]}} &amp; wb_rd2_wdata);
18147                   assign rs4_rf_rdata_for_fpu = ({32{ii_i1_frs_bypass[12]}} &amp; mm_rd1_wdata) | ({32{ii_i1_frs_bypass[13]}} &amp; mm_rd2_wdata) | ({32{lx_i0_ctrl[180] &amp; ii_i1_frs_bypass[14]}} &amp; lx_src2_reg) | ({32{lx_i0_ctrl[177] &amp; ii_i1_frs_bypass[14]}} &amp; ls_resp_result_with_nan_boxing) | ({32{lx_i1_ctrl[180] &amp; ii_i1_frs_bypass[15]}} &amp; lx_src4_reg) | ({32{lx_i1_ctrl[177] &amp; ii_i1_frs_bypass[15]}} &amp; ls_resp_result_with_nan_boxing) | ({32{ii_i1_frs_bypass[16]}} &amp; wb_rd1_wdata) | ({32{ii_i1_frs_bypass[17]}} &amp; wb_rd2_wdata);
18148                   assign ii_i1_frs3_rdata_for_fpu = ({32{ii_i1_frs3_bypass[3]}} &amp; mm_rd1_wdata) | ({32{ii_i1_frs3_bypass[4]}} &amp; mm_rd2_wdata) | ({32{lx_i0_ctrl[180] &amp; ii_i1_frs3_bypass[5]}} &amp; lx_src2_reg) | ({32{lx_i0_ctrl[177] &amp; ii_i1_frs3_bypass[5]}} &amp; ls_resp_result_with_nan_boxing) | ({32{lx_i1_ctrl[180] &amp; ii_i1_frs3_bypass[6]}} &amp; lx_src4_reg) | ({32{lx_i1_ctrl[177] &amp; ii_i1_frs3_bypass[6]}} &amp; ls_resp_result_with_nan_boxing) | ({32{ii_i1_frs3_bypass[7]}} &amp; wb_rd1_wdata) | ({32{ii_i1_frs3_bypass[8]}} &amp; wb_rd2_wdata);
18149                   wire lx_fstore_wdata_en;
18150                   assign lx_fstore_wdata_en = lx_ctrl_en &amp; (mm_i0_ctrl[160] &amp; mm_doable[0] | mm_i1_ctrl[160] &amp; mm_doable[1]);
18151                   generate
18152                       if ((FLEN == 64) &amp; 1'b1) begin:gen_dp_high_part
18153                           wire [31:0] mm_dp_frd1_high_part;
18154                           wire [31:0] mm_dp_frd2_high_part;
18155                           reg [31:0] mm_dp_frd1_high_part_reg;
18156                           wire [31:0] mm_dp_frd1_high_part_nx;
18157                           reg [31:0] mm_dp_frd2_high_part_reg;
18158                           wire [31:0] mm_dp_frd2_high_part_nx;
18159                           reg [31:0] lx_dp_frd1_high_part_reg;
18160                           wire [31:0] lx_dp_frd1_high_part_nx;
18161                           reg [31:0] lx_dp_frd2_high_part_reg;
18162                           wire [31:0] lx_dp_frd2_high_part_nx;
18163                           reg [31:0] wb_dp_frd1_high_part_reg;
18164                           wire [31:0] wb_dp_frd1_high_part_nx;
18165                           reg [31:0] wb_dp_frd2_high_part_reg;
18166                           wire [31:0] wb_dp_frd2_high_part_nx;
18167                           wire [31:0] mm_rd1_byapss_ii_high_part;
18168                           wire [31:0] mm_rd2_byapss_ii_high_part;
18169                           wire [31:0] lx_rd1_byapss_ii_high_part;
18170                           wire [31:0] lx_rd2_byapss_ii_high_part;
18171                           wire [31:0] wb_rd1_byapss_ii_high_part;
18172                           wire [31:0] wb_rd2_byapss_ii_high_part;
18173                           wire [31:0] ii_rs1_bypass_high_part;
18174                           wire [31:0] ii_rs2_bypass_high_part;
18175                           wire [31:0] ii_rs3_bypass_high_part;
18176                           wire [31:0] ii_rs4_bypass_high_part;
18177                           wire [31:0] ii_i1_frs3_bypass_high_part;
18178                           assign mm_dp_frd1_high_part_nx = fpu_fmv_result[FLEN - 1:32] &amp; {32{ex_i0_ctrl[143]}};
18179                           assign mm_dp_frd2_high_part_nx = fpu_fmv_result[FLEN - 1:32] &amp; {32{ex_i1_ctrl[143]}};
18180                           assign lx_dp_frd1_high_part_nx = mm_i0_ctrl[158] ? fpu_fmis_result[FLEN - 1:32] : mm_dp_frd1_high_part;
18181                           assign lx_dp_frd2_high_part_nx = mm_i1_ctrl[158] ? fpu_fmis_result[FLEN - 1:32] : mm_dp_frd2_high_part;
18182                           assign wb_dp_frd1_high_part_nx = lx_i0_ctrl[138] ? fpu_fmac32_result[FLEN - 1:32] : lx_i0_ctrl[137] ? fpu_nan_load_data_64b[FLEN - 1:32] : lx_dp_frd1_high_part;
18183                           assign wb_dp_frd2_high_part_nx = lx_i1_ctrl[138] ? fpu_fmac32_result[FLEN - 1:32] : lx_i1_ctrl[137] ? fpu_nan_load_data_64b[FLEN - 1:32] : lx_dp_frd2_high_part;
18184                           always @(posedge core_clk or negedge core_reset_n) begin
18185      1/1                      if (!core_reset_n) begin
18186      1/1                          mm_dp_frd1_high_part_reg &lt;= 32'b0;
18187      1/1                          mm_dp_frd2_high_part_reg &lt;= 32'b0;
18188                               end
18189      1/1                      else if (mm_ctrl_en) begin
18190      1/1                          mm_dp_frd1_high_part_reg &lt;= mm_dp_frd1_high_part_nx;
18191      1/1                          mm_dp_frd2_high_part_reg &lt;= mm_dp_frd2_high_part_nx;
18192                               end
                        MISSING_ELSE
18193                           end
18194                   
18195                           assign mm_dp_frd1_high_part = mm_dp_frd1_high_part_reg;
18196                           assign mm_dp_frd2_high_part = mm_dp_frd2_high_part_reg;
18197                           always @(posedge core_clk or negedge core_reset_n) begin
18198      1/1                      if (!core_reset_n) begin
18199      1/1                          lx_dp_frd1_high_part_reg &lt;= 32'b0;
18200      1/1                          lx_dp_frd2_high_part_reg &lt;= 32'b0;
18201                               end
18202      1/1                      else if (lx_ctrl_en) begin
18203      1/1                          lx_dp_frd1_high_part_reg &lt;= lx_dp_frd1_high_part_nx;
18204      1/1                          lx_dp_frd2_high_part_reg &lt;= lx_dp_frd2_high_part_nx;
18205                               end
                        MISSING_ELSE
18206                           end
18207                   
18208                           assign lx_dp_frd1_high_part = lx_dp_frd1_high_part_reg;
18209                           assign lx_dp_frd2_high_part = lx_dp_frd2_high_part_reg;
18210                           always @(posedge core_clk or negedge core_reset_n) begin
18211      1/1                      if (!core_reset_n) begin
18212      1/1                          wb_dp_frd1_high_part_reg &lt;= 32'b0;
18213      1/1                          wb_dp_frd2_high_part_reg &lt;= 32'b0;
18214                               end
18215      1/1                      else if (wb_ctrl_en) begin
18216      1/1                          wb_dp_frd1_high_part_reg &lt;= wb_dp_frd1_high_part_nx;
18217      1/1                          wb_dp_frd2_high_part_reg &lt;= wb_dp_frd2_high_part_nx;
18218                               end
                        MISSING_ELSE
18219                           end
18220                   
18221                           assign wb_dp_frd1_high_part = wb_dp_frd1_high_part_reg;
18222                           assign wb_dp_frd2_high_part = wb_dp_frd2_high_part_reg;
18223                           assign mm_rd1_byapss_ii_high_part = mm_dp_frd1_high_part;
18224                           assign mm_rd2_byapss_ii_high_part = mm_dp_frd2_high_part;
18225                           assign lx_rd1_byapss_ii_high_part = lx_i0_ctrl[137] ? fpu_nan_load_data_64b[FLEN - 1:32] : lx_dp_frd1_high_part;
18226                           assign lx_rd2_byapss_ii_high_part = lx_i1_ctrl[137] ? fpu_nan_load_data_64b[FLEN - 1:32] : lx_dp_frd2_high_part;
18227                           assign wb_rd1_byapss_ii_high_part = wb_dp_frd1_high_part;
18228                           assign wb_rd2_byapss_ii_high_part = wb_dp_frd2_high_part;
18229                           assign ii_rs1_bypass_high_part = ({32{ii_i0_frs_bypass[3]}} &amp; mm_rd1_byapss_ii_high_part) | ({32{ii_i0_frs_bypass[4]}} &amp; mm_rd2_byapss_ii_high_part) | ({32{ii_i0_frs_bypass[5]}} &amp; lx_rd1_byapss_ii_high_part) | ({32{ii_i0_frs_bypass[6]}} &amp; lx_rd2_byapss_ii_high_part) | ({32{ii_i0_frs_bypass[7]}} &amp; wb_rd1_byapss_ii_high_part) | ({32{ii_i0_frs_bypass[8]}} &amp; wb_rd2_byapss_ii_high_part);
18230                           assign ii_rs2_bypass_high_part = ({32{ii_i0_frs_bypass[12]}} &amp; mm_rd1_byapss_ii_high_part) | ({32{ii_i0_frs_bypass[13]}} &amp; mm_rd2_byapss_ii_high_part) | ({32{ii_i0_frs_bypass[14]}} &amp; lx_rd1_byapss_ii_high_part) | ({32{ii_i0_frs_bypass[15]}} &amp; lx_rd2_byapss_ii_high_part) | ({32{ii_i0_frs_bypass[16]}} &amp; wb_rd1_byapss_ii_high_part) | ({32{ii_i0_frs_bypass[17]}} &amp; wb_rd2_byapss_ii_high_part);
18231                           assign ii_rs3_bypass_high_part = ({32{ii_i1_frs_bypass[3]}} &amp; mm_rd1_byapss_ii_high_part) | ({32{ii_i1_frs_bypass[4]}} &amp; mm_rd2_byapss_ii_high_part) | ({32{ii_i1_frs_bypass[5]}} &amp; lx_rd1_byapss_ii_high_part) | ({32{ii_i1_frs_bypass[6]}} &amp; lx_rd2_byapss_ii_high_part) | ({32{ii_i1_frs_bypass[7]}} &amp; wb_rd1_byapss_ii_high_part) | ({32{ii_i1_frs_bypass[8]}} &amp; wb_rd2_byapss_ii_high_part);
18232                           assign ii_rs4_bypass_high_part = ({32{ii_i1_frs_bypass[12]}} &amp; mm_rd1_byapss_ii_high_part) | ({32{ii_i1_frs_bypass[13]}} &amp; mm_rd2_byapss_ii_high_part) | ({32{ii_i1_frs_bypass[14]}} &amp; lx_rd1_byapss_ii_high_part) | ({32{ii_i1_frs_bypass[15]}} &amp; lx_rd2_byapss_ii_high_part) | ({32{ii_i1_frs_bypass[16]}} &amp; wb_rd1_byapss_ii_high_part) | ({32{ii_i1_frs_bypass[17]}} &amp; wb_rd2_byapss_ii_high_part);
18233                           assign ii_i1_frs3_bypass_high_part = ({32{ii_i1_frs3_bypass[3]}} &amp; mm_rd1_byapss_ii_high_part) | ({32{ii_i1_frs3_bypass[4]}} &amp; mm_rd2_byapss_ii_high_part) | ({32{ii_i1_frs3_bypass[5]}} &amp; lx_rd1_byapss_ii_high_part) | ({32{ii_i1_frs3_bypass[6]}} &amp; lx_rd2_byapss_ii_high_part) | ({32{ii_i1_frs3_bypass[7]}} &amp; wb_rd1_byapss_ii_high_part) | ({32{ii_i1_frs3_bypass[8]}} &amp; wb_rd2_byapss_ii_high_part);
18234                           assign rs1_frf_rdata = {ii_rs1_bypass_high_part,rs1_rf_rdata_for_fpu};
18235                           assign rs2_frf_rdata = {ii_rs2_bypass_high_part,rs2_rf_rdata_for_fpu};
18236                           assign rs3_frf_rdata = {ii_rs3_bypass_high_part,rs3_rf_rdata_for_fpu};
18237                           assign rs4_frf_rdata = {ii_rs4_bypass_high_part,rs4_rf_rdata_for_fpu};
18238                           assign ii_i1_frs3_frf_rdata = {ii_i1_frs3_bypass_high_part,ii_i1_frs3_rdata_for_fpu};
18239                           assign mm_fstore_wdata = ({FLEN{mm_fstore_wdata_sel[0]}} &amp; {mm_src4_reg,mm_src2_reg}) | ({FLEN{mm_fstore_wdata_sel[1] &amp; mm_i0_ctrl[158]}} &amp; fpu_fmis_result) | ({FLEN{mm_fstore_wdata_sel[1] &amp; mm_i0_ctrl[159]}} &amp; {mm_dp_frd1_high_part,mm_src2_reg}) | ({FLEN{mm_fstore_wdata_sel[2]}} &amp; {lx_dp_frd1_high_part,lx_src2_reg}) | ({FLEN{mm_fstore_wdata_sel[3]}} &amp; {lx_dp_frd2_high_part,lx_src4_reg}) | ({FLEN{mm_fstore_wdata_sel[4]}} &amp; fpu_nan_load_data_64b) | ({FLEN{mm_fstore_wdata_sel[5]}} &amp; fpu_fmac32_result) | ({FLEN{mm_fstore_wdata_sel[6]}} &amp; {wb_dp_frd1_high_part,wb_rd1_wdata_reg[31:0]}) | ({FLEN{mm_fstore_wdata_sel[7]}} &amp; {wb_dp_frd2_high_part,wb_rd2_wdata_reg[31:0]}) | ({FLEN{mm_fstore_wdata_sel[8]}} &amp; fpu_fmac64_result);
18240                       end
18241                       else if (FLEN != 1) begin:gen_dp_higher_part_no
18242                           assign lx_dp_frd1_high_part = 32'b0;
18243                           assign lx_dp_frd2_high_part = 32'b0;
18244                           assign wb_dp_frd1_high_part = 32'b0;
18245                           assign wb_dp_frd2_high_part = 32'b0;
18246                           assign rs1_frf_rdata = rs1_rf_rdata_for_fpu[FLEN - 1:0];
18247                           assign rs2_frf_rdata = rs2_rf_rdata_for_fpu[FLEN - 1:0];
18248                           assign rs3_frf_rdata = rs3_rf_rdata_for_fpu[FLEN - 1:0];
18249                           assign rs4_frf_rdata = rs4_rf_rdata_for_fpu[FLEN - 1:0];
18250                           assign ii_i1_frs3_frf_rdata = ii_i1_frs3_rdata_for_fpu[FLEN - 1:0];
18251                           assign mm_fstore_wdata = ({FLEN{mm_fstore_wdata_sel[0] &amp; mm_i0_ctrl[160]}} &amp; mm_src2_reg[FLEN - 1:0]) | ({FLEN{mm_fstore_wdata_sel[0] &amp; mm_i1_ctrl[160] &amp; mm_i1_valid}} &amp; mm_src4_reg[FLEN - 1:0]) | ({FLEN{mm_fstore_wdata_sel[1] &amp; mm_i0_ctrl[158]}} &amp; fpu_fmis_result[FLEN - 1:0]) | ({FLEN{mm_fstore_wdata_sel[1] &amp; mm_i0_ctrl[159]}} &amp; mm_src2_reg[FLEN - 1:0]) | ({FLEN{mm_fstore_wdata_sel[2]}} &amp; lx_src2_reg[FLEN - 1:0]) | ({FLEN{mm_fstore_wdata_sel[3]}} &amp; lx_src4_reg[FLEN - 1:0]) | ({FLEN{mm_fstore_wdata_sel[4]}} &amp; fpu_nan_load_data_64b[FLEN - 1:0]) | ({FLEN{mm_fstore_wdata_sel[5]}} &amp; fpu_fmac32_result[FLEN - 1:0]) | ({FLEN{mm_fstore_wdata_sel[6]}} &amp; wb_rd1_wdata_reg[FLEN - 1:0]) | ({FLEN{mm_fstore_wdata_sel[7]}} &amp; wb_rd2_wdata_reg[FLEN - 1:0]) | ({FLEN{mm_fstore_wdata_sel[8]}} &amp; fpu_fmac64_result[FLEN - 1:0]);
18252                       end
18253                       else begin:gen_no_fpu
18254                           assign lx_dp_frd1_high_part = 32'b0;
18255                           assign lx_dp_frd2_high_part = 32'b0;
18256                           assign wb_dp_frd1_high_part = 32'b0;
18257                           assign wb_dp_frd2_high_part = 32'b0;
18258                           assign rs1_frf_rdata = 1'b0;
18259                           assign rs2_frf_rdata = 1'b0;
18260                           assign rs3_frf_rdata = 1'b0;
18261                           assign rs4_frf_rdata = 1'b0;
18262                           assign mm_fstore_wdata = 1'b0;
18263                           assign ii_i1_frs3_frf_rdata = 1'b0;
18264                       end
18265                   endgenerate
18266                   always @(posedge core_clk or negedge core_reset_n) begin
18267      1/1              if (!core_reset_n) begin
18268      1/1                  lx_fstore_wdata &lt;= {FLEN{1'b0}};
18269                       end
18270      1/1              else if (lx_fstore_wdata_en) begin
18271      <font color = "red">0/1     ==>          lx_fstore_wdata &lt;= mm_fstore_wdata;</font>
18272                       end
                        MISSING_ELSE
18273                   end
18274                   
18275                   kv_zero_ext #(
18276                       .OW(64),
18277                       .IW(FLEN)
18278                   ) u_lx_fstore_wdata_zext (
18279                       .out(lx_fstore_wdata_zext),
18280                       .in(lx_fstore_wdata)
18281                   );
18282                   assign mm_fstore_wdata_sel = mm_i0_ctrl[138 +:9];
18283                   assign ls_cmt_wdata_sel_vpu = (lx_doable[0] &amp; lx_i0_ctrl[142]) | (lx_doable[1] &amp; lx_i1_ctrl[142]);
18284                   assign ls_cmt_wdata_vpu = lx_fstore_wdata_zext;
18285                   assign fpu_i0_ctrl[0 +:6] = ii_i0_ctrl[123 +:6];
18286                   assign fpu_i0_ctrl[6] = ii_i0_ctrl[172];
18287                   assign fpu_i0_ctrl[12] = ii_i0_ctrl[174] | ii_i0_ctrl[175];
18288                   assign fpu_i0_ctrl[13] = ii_i0_ctrl[176];
18289                   assign fpu_i0_ctrl[14] = ii_i0_ctrl[177];
18290                   assign fpu_i0_ctrl[15 +:3] = ii_i0_ctrl[137 +:3];
18291                   assign fpu_i0_ctrl[18 +:3] = ii_i0_ctrl[159 +:3];
18292                   assign fpu_i0_ctrl[21] = ii_i0_ctrl[162];
18293                   assign fpu_i0_ctrl[7 +:5] = ii_i0_ctrl[131 +:5];
18294                   assign fpu_i0_valid = ii_doable[0] &amp; ~ii_i0_stall &amp; ~ii_i0_pred_info[6] &amp; (ii_i0_ctrl[176] | ii_i0_ctrl[174] | ii_i0_ctrl[175] | ii_i0_ctrl[172] | ii_i0_ctrl[177]);
18295                   assign ii_i0_fpu_inst = ii_valid[0] &amp; (ii_i0_ctrl[176] | ii_i0_ctrl[174] | ii_i0_ctrl[175] | ii_i0_ctrl[172] | ii_i0_ctrl[177] | ii_i0_ctrl[173] | ii_i0_ctrl[178]);
18296                   assign ii_i1_fpu_inst = ii_valid[1] &amp; (ii_i1_ctrl[176] | ii_i1_ctrl[174] | ii_i1_ctrl[175] | ii_i1_ctrl[172] | ii_i1_ctrl[177] | ii_i1_ctrl[173] | ii_i1_ctrl[178]);
18297                   generate
18298                       if (1'b1 &amp;&amp; (FLEN == 64)) begin:gen_i0_frs1_rv32_dp
18299                           assign fpu_i0_frs1 = ({64{ii_i0_frs1_src_sel[0]}} &amp; frf_rdata1) | ({64{ii_i0_frs1_src_sel[1]}} &amp; fpu_fmac32_result) | ({64{ii_i0_frs1_src_sel[2]}} &amp; fpu_fmac64_result) | ({64{ii_i0_frs1_src_sel[3]}} &amp; fpu_fmis_result) | ({64{ii_i0_frs1_src_sel[4]}} &amp; rs1_frf_rdata) | ({64{ii_i0_frs1_src_sel[5]}} &amp; fdiv_resp_result) | ({64{ii_i0_frs1_src_sel[6]}} &amp; fpu_fmv_result);
18300                       end
18301                       else if ((FLEN == 32) &amp;&amp; 1'b1) begin:gen_i0_frs1_rv32_sp
18302                           assign fpu_i0_frs1 = ({64{ii_i0_frs1_src_sel[0]}} &amp; {32'hffffffff,frf_rdata1[FLEN - 1:0]}) | ({64{ii_i0_frs1_src_sel[1]}} &amp; {32'hffffffff,fpu_fmac32_result[FLEN - 1:0]}) | ({64{ii_i0_frs1_src_sel[2]}} &amp; {32'hffffffff,fpu_fmac64_result[FLEN - 1:0]}) | ({64{ii_i0_frs1_src_sel[3]}} &amp; fpu_fmis_result) | ({64{ii_i0_frs1_src_sel[4]}} &amp; {32'hffffffff,rs1_frf_rdata}) | ({64{ii_i0_frs1_src_sel[5]}} &amp; {32'hffffffff,fdiv_resp_result[FLEN - 1:0]}) | ({64{ii_i0_frs1_src_sel[6]}} &amp; fpu_fmv_result);
18303                       end
18304                       else if (FLEN == 32) begin:gen_i0_frs1_rv64_sp
18305                           assign fpu_i0_frs1 = ({64{ii_i0_frs1_src_sel[0]}} &amp; {32'hffffffff,frf_rdata1[FLEN - 1:0]}) | ({64{ii_i0_frs1_src_sel[1]}} &amp; {32'hffffffff,fpu_fmac32_result[FLEN - 1:0]}) | ({64{ii_i0_frs1_src_sel[2]}} &amp; {32'hffffffff,fpu_fmac64_result[FLEN - 1:0]}) | ({64{ii_i0_frs1_src_sel[3]}} &amp; fpu_fmis_result) | ({64{ii_i0_frs1_src_sel[4]}} &amp; rs1_rf_rdata_for_fpu) | ({64{ii_i0_frs1_src_sel[5]}} &amp; {32'hffffffff,fdiv_resp_result[FLEN - 1:0]}) | ({64{ii_i0_frs1_src_sel[6]}} &amp; fpu_fmv_result);
18306                       end
18307                       else begin:gen_i0_frs1_no_fpu
18308                           assign fpu_i0_frs1 = 64'b0;
18309                       end
18310                   endgenerate
18311                   wire [6:0] fpu_i0_frs1_sel = {{ii_i0_frs1_src_sel[0]},{ii_i0_frs1_src_sel[1]},{ii_i0_frs1_src_sel[2]},{ii_i0_frs1_src_sel[3]},{{ii_i0_frs1_src_sel[4]} &amp; (ii_i0_bypass[0] | (|ii_i0_bypass[8:3]))},{ii_i0_frs1_src_sel[5]},{ii_i0_frs1_src_sel[6]}};
18312                   wire ii_i0_fmac = ii_i0_ctrl[174] | ii_i0_ctrl[175];
18313                   wire ii_i0_fmac_3_read = ii_i0_fmac &amp; ii_i0_ctrl[158];
18314                   wire ii_i1_fmac = ii_i1_ctrl[174] | ii_i1_ctrl[175];
18315                   wire ii_i1_fmac_3_read = ii_i1_fmac &amp; ii_i1_ctrl[158];
18316                   wire [63:0] ii_i0_const_1s;
18317                   wire [63:0] ii_i1_const_1s;
18318                   wire ii_i0_fmul = ii_i0_fmac &amp; (fpu_i0_ctrl[2:0] == 3'b110);
18319                   wire ii_i1_fmul = ii_i1_fmac &amp; (fpu_i1_ctrl[2:0] == 3'b110);
18320                   wire fpu_i0_rs3_sel_fmac32;
18321                   wire fpu_i0_rs3_sel_fmac64;
18322                   wire fpu_i0_rs3_sel_fmis;
18323                   wire fpu_i0_rs3_sel_fdiv;
18324                   wire fpu_i0_rs3_sel_fmv;
18325                   wire fpu_i1_rs3_sel_fmac32;
18326                   wire fpu_i1_rs3_sel_fmac64;
18327                   wire fpu_i1_rs3_sel_fmis;
18328                   wire fpu_i1_rs3_sel_fdiv;
18329                   wire fpu_i1_rs3_sel_fmv;
18330                   wire [2:0] ii_i0_sew;
18331                   wire [2:0] ii_i1_sew;
18332                   assign ii_i0_sew = ii_i0_ctrl[159 +:3];
18333                   assign ii_i1_sew = ii_i1_ctrl[159 +:3];
18334                   assign ii_i0_const_1s = ii_i0_sew[2] ? 64'h3ff0000000000000 : ii_i0_sew[1] ? 64'hffffffff3f800000 : 64'hffffffffffff3c00;
18335                   assign ii_i1_const_1s = ii_i1_sew[2] ? 64'h3ff0000000000000 : ii_i1_sew[1] ? 64'hffffffff3f800000 : 64'hffffffffffff3c00;
18336                   assign fpu_i0_frs2 = ({FLEN{ii_i0_frs2_src_sel[0] &amp; (ii_i0_fmac_3_read | ii_i0_fmul | ~ii_i0_fmac)}} &amp; frf_rdata2[FLEN - 1:0]) | ({FLEN{ii_i0_frs2_src_sel[1] &amp; (ii_i0_fmac_3_read | ii_i0_fmul | ~ii_i0_fmac)}} &amp; fpu_fmac32_result[FLEN - 1:0]) | ({FLEN{ii_i0_frs2_src_sel[2] &amp; (ii_i0_fmac_3_read | ii_i0_fmul | ~ii_i0_fmac)}} &amp; fpu_fmac64_result[FLEN - 1:0]) | ({FLEN{ii_i0_frs2_src_sel[3] &amp; (ii_i0_fmac_3_read | ii_i0_fmul | ~ii_i0_fmac)}} &amp; fpu_fmis_result[FLEN - 1:0]) | ({FLEN{ii_i0_frs2_src_sel[4] &amp; (ii_i0_fmac_3_read | ii_i0_fmul | ~ii_i0_fmac)}} &amp; rs2_frf_rdata[FLEN - 1:0]) | ({FLEN{ii_i0_frs2_src_sel[5] &amp; (ii_i0_fmac_3_read | ii_i0_fmul | ~ii_i0_fmac)}} &amp; fdiv_resp_result[FLEN - 1:0]) | ({FLEN{ii_i0_frs2_src_sel[6] &amp; (ii_i0_fmac_3_read | ii_i0_fmul | ~ii_i0_fmac)}} &amp; fpu_fmv_result[FLEN - 1:0]) | ({FLEN{~ii_i0_fmac_3_read &amp; ii_i0_fmac &amp; ~ii_i0_fmul}} &amp; ii_i0_const_1s[FLEN - 1:0]);
18337                   assign fpu_i0_rs3_sel_fmac32 = (ii_i0_frs3_src_sel[1] &amp; ii_i0_fmac_3_read &amp; ~ii_i0_fmul) | (ii_i0_frs2_src_sel[1] &amp; ~ii_i0_fmac_3_read &amp; ~ii_i0_fmul);
18338                   assign fpu_i0_rs3_sel_fmac64 = (ii_i0_frs3_src_sel[2] &amp; ii_i0_fmac_3_read &amp; ~ii_i0_fmul) | (ii_i0_frs2_src_sel[2] &amp; ~ii_i0_fmac_3_read &amp; ~ii_i0_fmul);
18339                   assign fpu_i0_rs3_sel_fmis = (ii_i0_frs3_src_sel[3] &amp; ii_i0_fmac_3_read &amp; ~ii_i0_fmul) | (ii_i0_frs2_src_sel[3] &amp; ~ii_i0_fmac_3_read &amp; ~ii_i0_fmul);
18340                   assign fpu_i0_rs3_sel_fdiv = (ii_i0_frs3_src_sel[5] &amp; ii_i0_fmac_3_read &amp; ~ii_i0_fmul) | (ii_i0_frs2_src_sel[5] &amp; ~ii_i0_fmac_3_read &amp; ~ii_i0_fmul);
18341                   assign fpu_i0_rs3_sel_fmv = (ii_i0_frs3_src_sel[6] &amp; ii_i0_fmac_3_read &amp; ~ii_i0_fmul) | (ii_i0_frs2_src_sel[6] &amp; ~ii_i0_fmac_3_read &amp; ~ii_i0_fmul);
18342                   assign fpu_i0_frs3 = ({FLEN{ii_i0_frs3_src_sel[0] &amp; ii_i0_fmac_3_read &amp; ~ii_i0_fmul}} &amp; frf_rdata3[FLEN - 1:0]) | ({FLEN{ii_i0_frs2_src_sel[0] &amp; ~ii_i0_fmac_3_read &amp; ~ii_i0_fmul}} &amp; frf_rdata2[FLEN - 1:0]) | ({FLEN{ii_i0_frs3_src_sel[4] &amp; ii_i0_fmac_3_read &amp; ~ii_i0_fmul}} &amp; rs3_frf_rdata[FLEN - 1:0]) | ({FLEN{ii_i0_frs2_src_sel[4] &amp; ~ii_i0_fmac_3_read &amp; ~ii_i0_fmul}} &amp; rs2_frf_rdata[FLEN - 1:0]) | ({FLEN{fpu_i0_rs3_sel_fmac32}} &amp; fpu_fmac32_result[FLEN - 1:0]) | ({FLEN{fpu_i0_rs3_sel_fmac64}} &amp; fpu_fmac64_result[FLEN - 1:0]) | ({FLEN{fpu_i0_rs3_sel_fmis}} &amp; fpu_fmis_result[FLEN - 1:0]) | ({FLEN{fpu_i0_rs3_sel_fdiv}} &amp; fdiv_resp_result[FLEN - 1:0]) | ({FLEN{fpu_i0_rs3_sel_fmv}} &amp; fpu_fmv_result[FLEN - 1:0]);
18343                   assign fpu_i1_ctrl[0 +:6] = ii_i1_ctrl[123 +:6];
18344                   assign fpu_i1_ctrl[6] = ii_i1_ctrl[172];
18345                   assign fpu_i1_ctrl[12] = ii_i1_ctrl[174] | ii_i1_ctrl[175];
18346                   assign fpu_i1_ctrl[13] = ii_i1_ctrl[176];
18347                   assign fpu_i1_ctrl[14] = ii_i1_ctrl[177];
18348                   assign fpu_i1_ctrl[15 +:3] = ii_i1_ctrl[137 +:3];
18349                   assign fpu_i1_ctrl[18 +:3] = ii_i1_ctrl[159 +:3];
18350                   assign fpu_i1_ctrl[21] = ii_i1_ctrl[162];
18351                   assign fpu_i1_ctrl[7 +:5] = ii_i1_ctrl[131 +:5];
18352                   assign fpu_i1_valid = ii_doable[1] &amp; ~ii_i1_stall &amp; ~ii_i0_pred_info[6] &amp; ~ii_i1_pred_info[6] &amp; (ii_i1_ctrl[176] | ii_i1_ctrl[174] | ii_i1_ctrl[175] | ii_i1_ctrl[172] | ii_i1_ctrl[177]);
18353                   generate
18354                       if (1'b1 &amp;&amp; (FLEN == 64)) begin:gen_i1_frs1_rv32_dp
18355                           assign fpu_i1_frs1 = ({64{ii_i1_frs1_src_sel[0]}} &amp; frf_rdata3) | ({64{ii_i1_frs1_src_sel[1]}} &amp; fpu_fmac32_result) | ({64{ii_i1_frs1_src_sel[2]}} &amp; fpu_fmac64_result) | ({64{ii_i1_frs1_src_sel[3]}} &amp; fpu_fmis_result) | ({64{ii_i1_frs1_src_sel[4]}} &amp; rs3_frf_rdata) | ({64{ii_i1_frs1_src_sel[5]}} &amp; fdiv_resp_result) | ({64{ii_i1_frs1_src_sel[6]}} &amp; fpu_fmv_result);
18356                       end
18357                       else if ((FLEN == 32) &amp;&amp; 1'b1) begin:gen_i1_frs1_rv32_sp
18358                           assign fpu_i1_frs1 = ({64{ii_i1_frs1_src_sel[0]}} &amp; {32'hffffffff,frf_rdata3[FLEN - 1:0]}) | ({64{ii_i1_frs1_src_sel[1]}} &amp; {32'hffffffff,fpu_fmac32_result[FLEN - 1:0]}) | ({64{ii_i1_frs1_src_sel[2]}} &amp; {32'hffffffff,fpu_fmac64_result[FLEN - 1:0]}) | ({64{ii_i1_frs1_src_sel[3]}} &amp; fpu_fmis_result) | ({64{ii_i1_frs1_src_sel[4]}} &amp; {32'hffffffff,rs3_frf_rdata[FLEN - 1:0]}) | ({64{ii_i1_frs1_src_sel[5]}} &amp; {32'hffffffff,fdiv_resp_result[FLEN - 1:0]}) | ({64{ii_i1_frs1_src_sel[6]}} &amp; fpu_fmv_result);
18359                       end
18360                       else if (FLEN == 32) begin:gen_i1_frs1_rv64_sp
18361                           assign fpu_i1_frs1 = ({64{ii_i1_frs1_src_sel[0]}} &amp; {32'hffffffff,frf_rdata3[FLEN - 1:0]}) | ({64{ii_i1_frs1_src_sel[1]}} &amp; {32'hffffffff,fpu_fmac32_result[FLEN - 1:0]}) | ({64{ii_i1_frs1_src_sel[2]}} &amp; {32'hffffffff,fpu_fmac64_result[FLEN - 1:0]}) | ({64{ii_i1_frs1_src_sel[3]}} &amp; fpu_fmis_result) | ({64{ii_i1_frs1_src_sel[4]}} &amp; rs3_rf_rdata_for_fpu) | ({64{ii_i1_frs1_src_sel[5]}} &amp; {32'hffffffff,fdiv_resp_result[FLEN - 1:0]}) | ({64{ii_i1_frs1_src_sel[6]}} &amp; fpu_fmv_result);
18362                       end
18363                       else begin:gen_i1_frs1_no_fpu
18364                           assign fpu_i1_frs1 = 64'b0;
18365                       end
18366                   endgenerate
18367                   assign fpu_i1_frs2 = ({FLEN{ii_i1_frs2_src_sel[0] &amp; (ii_i1_fmac_3_read | ~ii_i1_fmac | ii_i1_fmul)}} &amp; frf_rdata4[FLEN - 1:0]) | ({FLEN{ii_i1_frs2_src_sel[1] &amp; (ii_i1_fmac_3_read | ~ii_i1_fmac | ii_i1_fmul)}} &amp; fpu_fmac32_result[FLEN - 1:0]) | ({FLEN{ii_i1_frs2_src_sel[2] &amp; (ii_i1_fmac_3_read | ~ii_i1_fmac | ii_i1_fmul)}} &amp; fpu_fmac64_result[FLEN - 1:0]) | ({FLEN{ii_i1_frs2_src_sel[3] &amp; (ii_i1_fmac_3_read | ~ii_i1_fmac | ii_i1_fmul)}} &amp; fpu_fmis_result[FLEN - 1:0]) | ({FLEN{ii_i1_frs2_src_sel[4] &amp; (ii_i1_fmac_3_read | ~ii_i1_fmac | ii_i1_fmul)}} &amp; rs4_frf_rdata[FLEN - 1:0]) | ({FLEN{ii_i1_frs2_src_sel[5] &amp; (ii_i1_fmac_3_read | ~ii_i1_fmac | ii_i1_fmul)}} &amp; fdiv_resp_result[FLEN - 1:0]) | ({FLEN{ii_i1_frs2_src_sel[6] &amp; (ii_i1_fmac_3_read | ~ii_i1_fmac | ii_i1_fmul)}} &amp; fpu_fmv_result[FLEN - 1:0]) | ({FLEN{ii_i1_fmac &amp; ~ii_i1_fmul &amp; ~ii_i1_fmac_3_read}} &amp; ii_i1_const_1s[FLEN - 1:0]);
18368                   assign fpu_i1_rs3_sel_fmac32 = (ii_i1_frs3_src_sel[1] &amp; ii_i1_fmac_3_read &amp; ~ii_i1_fmul) | (ii_i1_frs2_src_sel[1] &amp; ~ii_i1_fmac_3_read &amp; ~ii_i1_fmul);
18369                   assign fpu_i1_rs3_sel_fmac64 = (ii_i1_frs3_src_sel[2] &amp; ii_i1_fmac_3_read &amp; ~ii_i1_fmul) | (ii_i1_frs2_src_sel[2] &amp; ~ii_i1_fmac_3_read &amp; ~ii_i1_fmul);
18370                   assign fpu_i1_rs3_sel_fmis = (ii_i1_frs3_src_sel[3] &amp; ii_i1_fmac_3_read &amp; ~ii_i1_fmul) | (ii_i1_frs2_src_sel[3] &amp; ~ii_i1_fmac_3_read &amp; ~ii_i1_fmul);
18371                   assign fpu_i1_rs3_sel_fdiv = (ii_i1_frs3_src_sel[5] &amp; ii_i1_fmac_3_read &amp; ~ii_i1_fmul) | (ii_i1_frs2_src_sel[5] &amp; ~ii_i1_fmac_3_read &amp; ~ii_i1_fmul);
18372                   assign fpu_i1_rs3_sel_fmv = (ii_i1_frs3_src_sel[6] &amp; ii_i1_fmac_3_read &amp; ~ii_i1_fmul) | (ii_i1_frs2_src_sel[6] &amp; ~ii_i1_fmac_3_read &amp; ~ii_i1_fmul);
18373                   assign fpu_i1_frs3 = ({FLEN{ii_i1_frs3_src_sel[0] &amp; ii_i1_fmac_3_read &amp; ~ii_i1_fmul}} &amp; frf_rdata2[FLEN - 1:0]) | ({FLEN{ii_i1_frs2_src_sel[0] &amp; ~ii_i1_fmac_3_read &amp; ~ii_i1_fmul}} &amp; frf_rdata4[FLEN - 1:0]) | ({FLEN{ii_i1_frs3_src_sel[4] &amp; ii_i1_fmac_3_read &amp; ~ii_i1_fmul}} &amp; ii_i1_frs3_frf_rdata[FLEN - 1:0]) | ({FLEN{ii_i1_frs2_src_sel[4] &amp; ~ii_i1_fmac_3_read &amp; ~ii_i1_fmul}} &amp; rs4_frf_rdata[FLEN - 1:0]) | ({FLEN{fpu_i1_rs3_sel_fmac32}} &amp; fpu_fmac32_result[FLEN - 1:0]) | ({FLEN{fpu_i1_rs3_sel_fmac64}} &amp; fpu_fmac64_result[FLEN - 1:0]) | ({FLEN{fpu_i1_rs3_sel_fmis}} &amp; fpu_fmis_result[FLEN - 1:0]) | ({FLEN{fpu_i1_rs3_sel_fdiv}} &amp; fdiv_resp_result[FLEN - 1:0]) | ({FLEN{fpu_i1_rs3_sel_fmv}} &amp; fpu_fmv_result[FLEN - 1:0]);
18374                   assign ii_ex_i0_ctrl[174 +:9] = ii_fstore_wdata_sel;
18375                   assign ii_ex_i1_ctrl[174 +:9] = 9'b0;
18376                   assign ex_mm_i0_ctrl[138 +:9] = ex_i0_ctrl[174 +:9];
18377                   assign ex_mm_i1_ctrl[138 +:9] = 9'b0;
18378                   assign fdiv_resp_return = fdiv_resp_valid &amp; fdiv_resp_ready;
18379                   assign fdiv_resp_ready = ~wb_i1_frf_wr &amp; tb_fdiv_resp_ready;
18380                   always @(posedge core_clk or negedge core_reset_n) begin
18381      1/1              if (!core_reset_n) begin
18382      1/1                  mm_ls_size &lt;= 2'b0;
18383                       end
18384      1/1              else if (mm_ctrl_en) begin
18385      1/1                  mm_ls_size &lt;= ex_ls_size;
18386                       end
                        MISSING_ELSE
18387                   end
18388                   
18389                   always @(posedge core_clk or negedge core_reset_n) begin
18390      1/1              if (!core_reset_n) begin
18391      1/1                  lx_ls_size &lt;= 2'b0;
18392                       end
18393      1/1              else if (lx_ctrl_en) begin
18394      1/1                  lx_ls_size &lt;= mm_ls_size;
18395                       end
                        MISSING_ELSE
18396                   end
18397                   
18398                   assign nan_boxing_value = {64{1'b1}} &lt;&lt; {(4'd1 &lt;&lt; lx_ls_size[1:0]),3'd0};
18399                   assign fpu_nan_load_data_64b = ls_resp_result_64b | nan_boxing_value;
18400                   assign fpu_lx_stall = lx_stall;
18401                   assign hart_halted = csr_halt_mode;
18402                   generate
18403                       if (VALEN == EXTVALEN) begin:gen_link_result_ze
18404                           kv_zero_ext #(
18405                               .OW(32),
18406                               .IW(EXTVALEN)
18407                           ) u_bru0_link_result (
18408                               .out(bru0_link_result),
18409                               .in(bru0_seq_npc)
18410                           );
18411                           kv_zero_ext #(
18412                               .OW(32),
18413                               .IW(EXTVALEN)
18414                           ) u_bru1_link_result (
18415                               .out(bru1_link_result),
18416                               .in(bru1_seq_npc)
18417                           );
18418                           kv_zero_ext #(
18419                               .OW(32),
18420                               .IW(EXTVALEN)
18421                           ) u_bru2_link_result (
18422                               .out(bru2_link_result),
18423                               .in(bru2_seq_npc)
18424                           );
18425                           kv_zero_ext #(
18426                               .OW(32),
18427                               .IW(EXTVALEN)
18428                           ) u_bru3_link_result (
18429                               .out(bru3_link_result),
18430                               .in(bru3_seq_npc)
18431                           );
18432                       end
18433                       else begin:gen_link_result_se
18434                           kv_sign_ext #(
18435                               .OW(32),
18436                               .IW(EXTVALEN)
18437                           ) u_bru0_link_result (
18438                               .out(bru0_link_result),
18439                               .in(bru0_seq_npc)
18440                           );
18441                           kv_sign_ext #(
18442                               .OW(32),
18443                               .IW(EXTVALEN)
18444                           ) u_bru1_link_result (
18445                               .out(bru1_link_result),
18446                               .in(bru1_seq_npc)
18447                           );
18448                           kv_sign_ext #(
18449                               .OW(32),
18450                               .IW(EXTVALEN)
18451                           ) u_bru2_link_result (
18452                               .out(bru2_link_result),
18453                               .in(bru2_seq_npc)
18454                           );
18455                           kv_sign_ext #(
18456                               .OW(32),
18457                               .IW(EXTVALEN)
18458                           ) u_bru3_link_result (
18459                               .out(bru3_link_result),
18460                               .in(bru3_seq_npc)
18461                           );
18462                       end
18463                   endgenerate
18464                   wire id_ex9_lookup_fault;
18465                   assign ifu_i0_ready = id_ready[0] &amp; ~id_ex9_not_ready &amp; ~id_i0_ex9_ins &amp; id_uinstr_ready;
18466                   assign ifu_i1_ready = id_ready[1] &amp; ~id_ex9_not_ready &amp; ~(id_i0_ex9_ins | id_i1_ex9_ins) &amp; ~id_i0_pp_instr &amp; id_uinstr_ready;
18467                   kv_sign_ext #(
18468                       .OW(EXTVALEN),
18469                       .IW(VALEN)
18470                   ) u_ifu_i0_pred_npc_sext (
18471                       .out(id_i0_pred_npc),
18472                       .in(ifu_i0_pred_npc)
18473                   );
18474                   kv_sign_ext #(
18475                       .OW(EXTVALEN),
18476                       .IW(VALEN)
18477                   ) u_ifu_i1_pred_npc_sext (
18478                       .out(id_i1_pred_npc),
18479                       .in(ifu_i1_pred_npc)
18480                   );
18481                   assign id_ex9_lookup_fault = ex9_lookup_resp_valid &amp; ex9_lookup_resp_fault;
18482                   assign id_i0_npc = id_ex9_lookup_fault ? ex9_lookup_pc : id_i0_ctrl[317] ? ifu_i0_pc[EXTVALEN - 1:0] : id_i0_pred_npc;
18483                   assign id_i1_npc = id_i1_ctrl[317] ? ifu_i1_pc[EXTVALEN - 1:0] : id_i1_pred_npc;
18484                   kv_dec #(
18485                       .FLEN(FLEN),
18486                       .VLEN(VLEN),
18487                       .RVA_SUPPORT_INT(RVA_SUPPORT_INT),
18488                       .RVN_SUPPORT_INT(RVN_SUPPORT_INT),
18489                       .DSP_SUPPORT_INT(DSP_SUPPORT_INT),
18490                       .ACE_SUPPORT_INT(ACE_SUPPORT_INT),
18491                       .ISA_GP_INT(ISA_GP_INT),
18492                       .ISA_LEA_INT(ISA_LEA_INT),
18493                       .ISA_BEQC_INT(ISA_BEQC_INT),
18494                       .ISA_BBZ_INT(ISA_BBZ_INT),
18495                       .ISA_BFO_INT(ISA_BFO_INT),
18496                       .ISA_STR_INT(ISA_STR_INT),
18497                       .STACKSAFE_SUPPORT_INT(STACKSAFE_SUPPORT_INT),
18498                       .NUM_PRIVILEGE_LEVELS(NUM_PRIVILEGE_LEVELS),
18499                       .MULTIPLIER_INT(MULTIPLIER_INT)
18500                   ) u_kv_dec_i0 (
18501                       .cur_privilege_m(cur_privilege_m),
18502                       .cur_privilege_s(cur_privilege_s),
18503                       .cur_privilege_u(cur_privilege_u),
18504                       .csr_mstatus_tw(csr_mstatus_tw),
18505                       .csr_mstatus_tvm(csr_mstatus_tvm),
18506                       .csr_mstatus_tsr(csr_mstatus_tsr),
18507                       .csr_mmisc_ctl_aces(csr_mmisc_ctl_aces),
18508                       .csr_mhsp_ctl_m(csr_mhsp_ctl_m),
18509                       .csr_mhsp_ctl_s(csr_mhsp_ctl_s),
18510                       .csr_mhsp_ctl_u(csr_mhsp_ctl_u),
18511                       .src2_imm(id_i0_imm),
18512                       .id_ctrl(id_i0_ctrl),
18513                       .instr_from_exec_it(id_ex9_lookup_ins),
18514                       .csr_frm(csr_frm),
18515                       .csr_mstatus_fs(csr_mstatus_fs),
18516                       .csr_mmisc_ctl_rvcompm(csr_mmisc_ctl_rvcompm),
18517                       .csr_halt_mode(csr_halt_mode),
18518                       .csr_dcsr_step(csr_dcsr_step),
18519                       .csr_dcsr_ebreakm(csr_dcsr_ebreakm),
18520                       .csr_dcsr_ebreaks(csr_dcsr_ebreaks),
18521                       .csr_dcsr_ebreaku(csr_dcsr_ebreaku),
18522                       .trigm_icount_enabled(trigm_icount_enabled),
18523                       .ifu_vector_resume(ifu_i0_vector_resume),
18524                       .ifu_pred_bogus(ifu_i0_pred_bogus),
18525                       .ifu_pred_hit(ifu_i0_pred_hit),
18526                       .ifu_pred_taken(ifu_i0_pred_taken),
18527                       .ifu_pred_start(ifu_i0_pred_start),
18528                       .ifu_pred_brk(ifu_i0_pred_brk),
18529                       .ifu_fault(ifu_i0_dec_fault),
18530                       .ifu_fault_dcause(ifu_i0_dec_fault_dcause),
18531                       .ifu_ecc_code(ifu_i0_dec_ecc_code),
18532                       .ifu_ecc_corr(ifu_i0_dec_ecc_corr),
18533                       .ifu_ecc_ramid(ifu_i0_dec_ecc_ramid),
18534                       .ifu_page_fault(ifu_i0_dec_page_fault),
18535                       .ifu_fault_upper(ifu_i0_fault_upper),
18536                       .ifu_instr(ifu_i0_dec_instr),
18537                       .ifu_instr_16b(ifu_i0_dec_instr_16b)
18538                   );
18539                   kv_dec #(
18540                       .FLEN(FLEN),
18541                       .VLEN(VLEN),
18542                       .RVA_SUPPORT_INT(RVA_SUPPORT_INT),
18543                       .RVN_SUPPORT_INT(RVN_SUPPORT_INT),
18544                       .DSP_SUPPORT_INT(DSP_SUPPORT_INT),
18545                       .ACE_SUPPORT_INT(ACE_SUPPORT_INT),
18546                       .ISA_GP_INT(ISA_GP_INT),
18547                       .ISA_LEA_INT(ISA_LEA_INT),
18548                       .ISA_BEQC_INT(ISA_BEQC_INT),
18549                       .ISA_BBZ_INT(ISA_BBZ_INT),
18550                       .ISA_BFO_INT(ISA_BFO_INT),
18551                       .ISA_STR_INT(ISA_STR_INT),
18552                       .STACKSAFE_SUPPORT_INT(STACKSAFE_SUPPORT_INT),
18553                       .NUM_PRIVILEGE_LEVELS(NUM_PRIVILEGE_LEVELS),
18554                       .MULTIPLIER_INT(MULTIPLIER_INT)
18555                   ) u_kv_dec_i1 (
18556                       .cur_privilege_m(cur_privilege_m),
18557                       .cur_privilege_s(cur_privilege_s),
18558                       .cur_privilege_u(cur_privilege_u),
18559                       .csr_mstatus_tw(csr_mstatus_tw),
18560                       .csr_mstatus_tvm(csr_mstatus_tvm),
18561                       .csr_mstatus_tsr(csr_mstatus_tsr),
18562                       .csr_mmisc_ctl_aces(csr_mmisc_ctl_aces),
18563                       .csr_mhsp_ctl_m(csr_mhsp_ctl_m),
18564                       .csr_mhsp_ctl_s(csr_mhsp_ctl_s),
18565                       .csr_mhsp_ctl_u(csr_mhsp_ctl_u),
18566                       .src2_imm(id_i1_imm),
18567                       .id_ctrl(id_i1_ctrl),
18568                       .instr_from_exec_it(1'b0),
18569                       .csr_frm(csr_frm),
18570                       .csr_mstatus_fs(csr_mstatus_fs),
18571                       .csr_mmisc_ctl_rvcompm(csr_mmisc_ctl_rvcompm),
18572                       .csr_halt_mode(csr_halt_mode),
18573                       .csr_dcsr_step(csr_dcsr_step),
18574                       .csr_dcsr_ebreakm(csr_dcsr_ebreakm),
18575                       .csr_dcsr_ebreaks(csr_dcsr_ebreaks),
18576                       .csr_dcsr_ebreaku(csr_dcsr_ebreaku),
18577                       .trigm_icount_enabled(trigm_icount_enabled),
18578                       .ifu_vector_resume(ifu_i1_vector_resume),
18579                       .ifu_pred_bogus(ifu_i1_pred_bogus),
18580                       .ifu_pred_hit(ifu_i1_pred_hit),
18581                       .ifu_pred_taken(ifu_i1_pred_taken),
18582                       .ifu_pred_start(ifu_i1_pred_start),
18583                       .ifu_pred_brk(ifu_i1_pred_brk),
18584                       .ifu_fault(ifu_i1_dec_fault),
18585                       .ifu_fault_dcause(ifu_i1_dec_fault_dcause),
18586                       .ifu_ecc_code(ifu_i1_dec_ecc_code),
18587                       .ifu_ecc_corr(ifu_i1_dec_ecc_corr),
18588                       .ifu_ecc_ramid(ifu_i1_dec_ecc_ramid),
18589                       .ifu_page_fault(ifu_i1_dec_page_fault),
18590                       .ifu_fault_upper(ifu_i1_fault_upper),
18591                       .ifu_instr(ifu_i1_dec_instr),
18592                       .ifu_instr_16b(ifu_i1_dec_instr_16b)
18593                   );
18594                   wire [UINS_PCLEN - 1:0] uinstr_redirect_pc;
18595                   assign uinstr_redirect_pc = redirect_pc[UINS_PCLEN - 1:0];
18596                   kv_uins_ctl #(
18597                       .UINS_PCLEN(UINS_PCLEN),
18598                       .STLB_ECC_TYPE(STLB_ECC_TYPE),
18599                       .STACKSAFE_SUPPORT_INT(STACKSAFE_SUPPORT_INT),
18600                       .ICACHE_SIZE_KB(ICACHE_SIZE_KB),
18601                       .DCACHE_SIZE_KB(DCACHE_SIZE_KB),
18602                       .EXTVALEN(EXTVALEN)
18603                   ) kv_uins_ctl (
18604                       .core_clk(core_clk),
18605                       .core_reset_n(core_reset_n),
18606                       .cur_privilege_m(cur_privilege_m),
18607                       .cur_privilege_s(cur_privilege_s),
18608                       .cur_privilege_u(cur_privilege_u),
18609                       .csr_halt_mode(csr_halt_mode),
18610                       .csr_mcache_ctl_cctl_suen(csr_mcache_ctl_cctl_suen),
18611                       .ifu_valid(ifu_valid),
18612                       .ifu_i0_instr(ifu_i0_dec_instr),
18613                       .ifu_i1_instr(ifu_i1_dec_instr),
18614                       .ifu_i0_pc(ifu_i0_pc),
18615                       .ifu_i1_pc(ifu_i1_pc),
18616                       .id_i0_instr(id_i0_instr),
18617                       .id_i1_instr(id_i1_instr),
18618                       .id_i0_ready(id_ready[0]),
18619                       .id_i1_ready(id_ready[1]),
18620                       .id_i0_alive(id_i0_alive),
18621                       .id_i1_alive(id_i1_alive),
18622                       .id_i0_pc(id_i0_pc),
18623                       .id_i1_pc(id_i1_pc),
18624                       .id_uinstr_pred_info(id_uinstr_pred_info),
18625                       .id_uinstr_pred_npc(id_uinstr_pred_npc),
18626                       .id_uinstr_ctrl(id_uinstr_ctrl),
18627                       .id_uinstr_sel(id_uinstr_sel),
18628                       .id_uinstr_ready(id_uinstr_ready),
18629                       .id_uinstr_imm12(id_uinstr_imm12),
18630                       .id_uinstr_pc(id_uinstr_pc),
18631                       .ifd_kill(ifd_kill),
18632                       .ifd_i0_dec_ctrl(ifd_i0_ctrl),
18633                       .ifd_i1_dec_ctrl(ifd_i1_ctrl),
18634                       .ifd_i0_pred_info(ifd_i0_pred_info),
18635                       .ifd_i1_pred_info(ifd_i1_pred_info),
18636                       .ifd_i0_pred_npc(ifd_i0_pred_npc),
18637                       .ifd_i1_pred_npc(ifd_i1_pred_npc),
18638                       .uinstr_redirect(uinstr_redirect),
18639                       .uinstr_redirect_pc(uinstr_redirect_pc),
18640                       .uinstr_flush(uinstr_flush),
18641                       .uinstr_done(uinstr_done)
18642                   );
18643                   assign ifd_i0_ctrl = id_i0_ctrl;
18644                   assign ifd_i1_ctrl = id_i1_ctrl;
18645                   assign ifd_i0_pred_info = id_i0_pred_info;
18646                   assign ifd_i1_pred_info = id_i1_pred_info;
18647                   assign ifd_i0_pred_npc = id_i0_pred_npc;
18648                   assign ifd_i1_pred_npc = id_i1_pred_npc;
18649                   assign ifd_kill[0] = (ifu_i0_vector_resume &amp; ~id_i0_ctrl[317]) | (id_ex9_not_ready &amp; ~ex9_lookup_resp_valid) | id_i0_ex9_ins;
18650                   assign ifd_kill[1] = ifd_kill[0] | id_i1_ex9_ins | id_ex9_not_ready;
18651                   assign ifu_valid[0] = ifu_i0_valid;
18652                   assign ifu_valid[1] = ifu_i1_valid;
18653                   assign id_retry = ifu_i0_valid &amp; ifu_i0_vector_resume &amp; ~ifu_i0_fault &amp; ~ifu_i0_page_fault &amp; ~((ii_i0_ctrl[130] | ii_i0_ctrl[129] | ii_i0_ctrl[291]) &amp; ii_valid[0]);
18654                   generate
18655                       if (EXTVALEN == 32) begin:gen_retry_pc_32
18656                           assign retry_pc = ifu_i0_instr;
18657                       end
18658                       else begin:gen_retry_pc_else
18659                           wire [31:0] retry_pc_vector_base;
18660                           wire [31:0] retry_pc_xlen;
18661                           wire [VALEN - 1:0] retry_pc_next;
18662                           assign retry_pc_vector_base = ({32{cur_privilege_m}} &amp; csr_mtvec) | ({32{cur_privilege_s}} &amp; csr_stvec) | ({32{cur_privilege_u}} &amp; csr_utvec);
18663                           assign retry_pc_xlen = {retry_pc_vector_base[31:32],ifu_i0_instr};
18664                           assign retry_pc_next = retry_pc_xlen[VALEN - 1:0];
18665                           kv_sign_ext #(
18666                               .OW(EXTVALEN),
18667                               .IW(VALEN)
18668                           ) u_retry_pc_sext (
18669                               .out(retry_pc),
18670                               .in(retry_pc_next)
18671                           );
18672                       end
18673                   endgenerate
18674                   assign retry = id_retry;
18675                   wire [31:0] ex9_result_pc;
18676                   generate
18677                       if (32 &gt; EXTVALEN) begin:gen_ex9_look_pc
18678                           assign ex9_lookup_pc = ex9_result_pc[EXTVALEN - 1:0];
18679                       end
18680                       else begin:gen_ex9_look_pc_ze
18681                           kv_zero_ext #(
18682                               .OW(EXTVALEN),
18683                               .IW(32)
18684                           ) u_ex9_lookup_pc_ext (
18685                               .out(ex9_lookup_pc),
18686                               .in(ex9_result_pc)
18687                           );
18688                       end
18689                   endgenerate
18690                   generate
18691                       wire tb_id_i0_ex9_ins;
18692                       wire tb_id_i1_ex9_ins;
18693                       wire [31:0] tb_ex9_result_pc;
18694                       wire tb_ipipe_select_ex9;
18695                       wire id_ex9_abort;
18696                       wire id_ex9_lookup_valid;
18697                       wire id_ex9_lookup_clr;
18698                       wire id_ex9_lookup_en;
18699                       wire id_ex9_lookup_nx;
18700                       wire ex9_lookup_abort;
18701                       wire [11:0] ex9_offset_imm12;
18702                       wire [31:0] ex9_offset;
18703                       reg id_ex9_lookup_ins_reg;
18704                       assign tb_id_i0_ex9_ins = 1'b0;
18705                       assign tb_id_i1_ex9_ins = 1'b0;
18706                       assign tb_ipipe_select_ex9 = 1'b0;
18707                       assign tb_ex9_result_pc = {32{1'b0}};
18708                       assign id_i0_ex9_ins = (id_i0_ctrl[121] | tb_id_i0_ex9_ins) &amp; ~id_ex9_lookup_ins &amp; ~id_ex9_abort;
18709                       assign id_i1_ex9_ins = id_i1_ctrl[121] | tb_id_i1_ex9_ins;
18710                       assign id_ex9_not_ready = id_ex9_lookup_ins &amp; ~(ex9_lookup_resp_valid &amp; ex9_lookup_resp_ready);
18711                       assign id_ex9_abort = ifu_i0_fault | ifu_i0_page_fault | ifu_i0_vector_resume;
18712                       assign ex9_lookup_abort = id_ex9_abort | ((ii_i0_ctrl[130] | ii_i0_ctrl[129] | ii_i0_ctrl[291]) &amp; ii_valid[0]);
18713                       assign id_ex9_lookup_valid = id_i0_ex9_ins &amp; ifu_i0_valid &amp; id_uinstr_ready;
18714                       assign ex9_lookup_valid = id_ex9_lookup_valid &amp; ~ex9_lookup_abort &amp; ~id_ex9_lookup_ins;
18715                       assign ex9_lookup_resp_ready = id_ex9_lookup_ins &amp; id_uinstr_ready;
18716                       assign ex9_offset_imm12 = {ifu_i0_instr[8],(1'b0 ? ifu_i0_instr[7] : ifu_i0_instr[12]),ifu_i0_instr[3],ifu_i0_instr[9],ifu_i0_instr[6:5],ifu_i0_instr[2],ifu_i0_instr[11:10],ifu_i0_instr[4],2'b0};
18717                       assign ex9_offset = {{20{1'b0}},ex9_offset_imm12};
18718                       assign ex9_result_pc = (({csr_uitb[31:2],2'b0}) + ex9_offset) &amp; {32{~tb_id_i0_ex9_ins}} | tb_ex9_result_pc &amp; {32{tb_id_i0_ex9_ins}};
18719                       assign ii_exec_i0_it_jal_base = ii_i0_pc &amp; ({{(EXTVALEN - 21){1'b1}},{21{~ii_i0_ctrl[47]}}});
18720                       assign ii_exec_i1_it_jal_base = ii_i1_pc &amp; ({{(EXTVALEN - 21){1'b1}},{21{~ii_i1_ctrl[47]}}});
18721                       assign ifu_i0_dec_instr = id_ex9_lookup_ins ? ex9_lookup_resp_instr : ifu_i0_instr;
18722                       assign ifu_i0_dec_fault = id_ex9_lookup_ins ? ex9_lookup_resp_fault : ifu_i0_fault;
18723                       assign ifu_i0_dec_page_fault = id_ex9_lookup_ins ? ex9_lookup_resp_page_fault : ifu_i0_page_fault;
18724                       assign ifu_i0_dec_fault_dcause = id_ex9_lookup_ins ? ex9_lookup_resp_fault_dcause : ifu_i0_fault_dcause;
18725                       assign ifu_i0_dec_ecc_code = id_ex9_lookup_ins ? ex9_lookup_resp_ecc_code : ifu_i0_ecc_code;
18726                       assign ifu_i0_dec_ecc_corr = id_ex9_lookup_ins ? ex9_lookup_resp_ecc_corr : ifu_i0_ecc_corr;
18727                       assign ifu_i0_dec_ecc_ramid = id_ex9_lookup_ins ? ex9_lookup_resp_ecc_ramid : ifu_i0_ecc_ramid;
18728                       assign ifu_i0_dec_instr_16b = id_ex9_lookup_ins ? (~tb_ipipe_select_ex9 &amp; (ex9_lookup_resp_instr[1:0] != 2'b11)) : ifu_i0_instr_16b;
18729                       assign ifu_i1_dec_instr = ifu_i1_instr;
18730                       assign ifu_i1_dec_fault = ifu_i1_fault;
18731                       assign ifu_i1_dec_page_fault = ifu_i1_page_fault;
18732                       assign ifu_i1_dec_fault_dcause = ifu_i1_fault_dcause;
18733                       assign ifu_i1_dec_ecc_code = ifu_i1_ecc_code;
18734                       assign ifu_i1_dec_ecc_corr = ifu_i1_ecc_corr;
18735                       assign ifu_i1_dec_ecc_ramid = ifu_i1_ecc_ramid;
18736                       assign ifu_i1_dec_instr_16b = ifu_i1_instr_16b;
18737                       assign id_ex9_lookup_clr = redirect | resume | (ex9_lookup_resp_ready &amp; ex9_lookup_resp_valid);
18738                       assign id_ex9_lookup_en = ex9_lookup_ready &amp; ~id_ex9_lookup_ins | id_ex9_lookup_clr;
18739                       assign id_ex9_lookup_nx = id_ex9_lookup_valid &amp; ~id_ex9_lookup_clr;
18740                       assign id_ex9_lookup_ins = id_ex9_lookup_ins_reg;
18741                       always @(posedge core_clk or negedge core_reset_n) begin
18742      1/1                  if (!core_reset_n) begin
18743      1/1                      id_ex9_lookup_ins_reg &lt;= 1'b0;
18744                           end
18745      1/1                  else if (id_ex9_lookup_en) begin
18746      1/1                      id_ex9_lookup_ins_reg &lt;= id_ex9_lookup_nx;
18747                           end
                        MISSING_ELSE
18748                       end
18749                   
18750                   endgenerate
18751                   assign id_i0_pred_info = {ifu_i0_pred_valid,ifu_i0_keep_bhr,ifu_i0_pred_way,ifu_i0_pred_ret,ifu_i0_pred_bogus,ifu_i0_pred_cnt,ifu_i0_pred_taken,ifu_i0_pred_hit};
18752                   assign id_i1_pred_info = {ifu_i1_pred_valid,ifu_i1_keep_bhr,ifu_i1_pred_way,ifu_i1_pred_ret,ifu_i1_pred_bogus,ifu_i1_pred_cnt,ifu_i1_pred_taken,ifu_i1_pred_hit};
18753                   assign trigm_i0_pc = ii_i0_pc[VALEN - 1:0];
18754                   assign trigm_i1_pc = ii_i1_pc[VALEN - 1:0];
18755                   wire iiq_flush;
18756                   assign ii_alive[0] = ii_valid[0] &amp; ~mm_i0_kill &amp; ~mm_i1_kill &amp; ~wb_kill &amp; ~ii_postsync_replay;
18757                   assign ii_alive[1] = ii_valid[1] &amp; ~mm_i0_kill &amp; ~mm_i1_kill &amp; ~wb_kill &amp; ~ii_postsync_replay;
18758                   assign ii_doable[0] = ii_alive[0] &amp; ~ii_abort[0];
18759                   assign ii_doable[1] = ii_alive[1] &amp; ~ii_abort[1];
18760                   assign ii_abort[0] = ii_i0_ctrl[317] | insert_hss | insert_trigger_final[0] | insert_trigger_final[1];
18761                   assign ii_abort[1] = ii_i1_ctrl[317];
18762                   assign ii_ready[0] = ~(lx_stall | ii_i0_stall);
18763                   assign ii_ready[1] = ~(lx_stall | ii_i1_stall);
18764                   assign iiq_alive = {id_i1_alive,id_i0_alive};
18765                   assign iiq_i0_pc = id_i0_pc;
18766                   assign iiq_i1_pc = id_i1_pc;
18767                   wire nds_unused_uinstr_pc = |id_uinstr_pc;
18768                   assign iiq_i0_uinstr_pc = {(UINS_PCLEN - 2){1'b0}};
18769                   assign iiq_i1_uinstr_pc = {(UINS_PCLEN - 2){1'b0}};
18770                   assign iiq_i0_npc = id_uinstr_sel ? id_uinstr_pred_npc : id_i0_npc;
18771                   assign iiq_i0_imm = id_uinstr_sel ? id_uinstr_imm12 : id_i0_imm;
18772                   assign iiq_i0_pred_info = id_uinstr_sel ? id_uinstr_pred_info : id_i0_pred_info;
18773                   assign iiq_i0_ctrl = id_uinstr_sel ? id_uinstr_ctrl : id_i0_ctrl;
18774                   assign iiq_i0_instr[15:0] = id_i0_instr[15:0];
18775                   assign iiq_i0_instr[31:16] = id_i0_instr[31:16] &amp; {16{~(id_uinstr_sel ? id_uinstr_ctrl[249] : ifu_i0_dec_instr_16b)}};
18776                   assign iiq_i1_npc = id_i1_npc;
18777                   assign iiq_i1_imm = id_i1_imm;
18778                   assign iiq_i1_pred_info = id_i1_pred_info;
18779                   assign iiq_i1_ctrl = id_i1_ctrl;
18780                   assign iiq_i1_instr[15:0] = id_i1_instr[15:0];
18781                   assign iiq_i1_instr[31:16] = id_i1_instr[31:16] &amp; {16{~(ifu_i1_dec_instr_16b &amp; ~id_uinstr_sel)}};
18782                   kv_iiq_wrap #(
18783                       .IIQ_WIDTH(EXTVALEN + (UINS_PCLEN - 2) + EXTVALEN + 323 + 32 + 32 + 12),
18784                       .FLEN(FLEN),
18785                       .VLEN(VLEN),
18786                       .EXTVALEN(EXTVALEN),
18787                       .UINS_PCLEN(UINS_PCLEN),
18788                       .CTRL_WIDTH(323),
18789                       .PRED_WIDTH(12),
18790                       .RVA_SUPPORT_INT(RVA_SUPPORT_INT),
18791                       .RVN_SUPPORT_INT(RVN_SUPPORT_INT),
18792                       .DSP_SUPPORT_INT(DSP_SUPPORT_INT),
18793                       .ACE_SUPPORT_INT(ACE_SUPPORT_INT),
18794                       .ISA_GP_INT(ISA_GP_INT),
18795                       .ISA_LEA_INT(ISA_LEA_INT),
18796                       .ISA_BEQC_INT(ISA_BEQC_INT),
18797                       .ISA_BBZ_INT(ISA_BBZ_INT),
18798                       .ISA_BFO_INT(ISA_BFO_INT),
18799                       .ISA_STR_INT(ISA_STR_INT),
18800                       .STACKSAFE_SUPPORT_INT(STACKSAFE_SUPPORT_INT),
18801                       .NUM_PRIVILEGE_LEVELS(NUM_PRIVILEGE_LEVELS),
18802                       .MULTIPLIER_INT(MULTIPLIER_INT)
18803                   ) u_iiq_wrap (
18804                       .core_clk(core_clk),
18805                       .core_reset_n(core_reset_n),
18806                       .iiq_flush(iiq_flush),
18807                       .iiq_w_valid(iiq_alive),
18808                       .iiq_w_ready(id_ready),
18809                       .iiq_w_data0({iiq_i0_pc,iiq_i0_uinstr_pc,iiq_i0_npc,iiq_i0_ctrl,iiq_i0_instr,iiq_i0_imm,iiq_i0_pred_info}),
18810                       .iiq_w_data1({iiq_i1_pc,iiq_i1_uinstr_pc,iiq_i1_npc,iiq_i1_ctrl,iiq_i1_instr,iiq_i1_imm,iiq_i1_pred_info}),
18811                       .iiq_r_valid(ii_valid),
18812                       .iiq_r_ready(ii_ready),
18813                       .iiq_r_data0({ii_i0_pc,ii_i0_uinstr_pc,ii_i0_npc,ii_i0_ctrl,ii_i0_instr,ii_i0_imm,ii_i0_pred_info}),
18814                       .iiq_r_data1({ii_i1_pc,ii_i1_uinstr_pc,ii_i1_npc,ii_i1_ctrl,ii_i1_instr,ii_i1_imm,ii_i1_pred_info})
18815                   );
18816                   assign iiq_flush = mm_redirect_final | wb_redirect | resume;
18817                   generate
18818                       if ((32 &gt; EXTVALEN) &amp;&amp; (EXTVALEN == VALEN)) begin:gen_extvalen_xlen_zero_extend
18819                           wire [31:0] ii_i0_pc_zext;
18820                           wire [31:0] ii_i1_pc_zext;
18821                           kv_zero_ext #(
18822                               .OW(32),
18823                               .IW(EXTVALEN)
18824                           ) u_ii_i0_pc_zext (
18825                               .out(ii_i0_pc_zext),
18826                               .in(ii_i0_pc)
18827                           );
18828                           kv_zero_ext #(
18829                               .OW(32),
18830                               .IW(EXTVALEN)
18831                           ) u_ii_i1_pc_zext (
18832                               .out(ii_i1_pc_zext),
18833                               .in(ii_i1_pc)
18834                           );
18835                           assign ii_i0_pc_ext = ii_i0_pc_zext;
18836                           assign ii_i1_pc_ext = ii_i1_pc_zext;
18837                       end
18838                       else if ((32 &gt; EXTVALEN) &amp;&amp; (EXTVALEN != VALEN)) begin:gen_extvalen_xlen_sign_extend
18839                           wire [31:0] ii_i0_pc_sext;
18840                           wire [31:0] ii_i1_pc_sext;
18841                           kv_sign_ext #(
18842                               .OW(32),
18843                               .IW(EXTVALEN)
18844                           ) u_ii_i0_pc_sext (
18845                               .out(ii_i0_pc_sext),
18846                               .in(ii_i0_pc)
18847                           );
18848                           kv_sign_ext #(
18849                               .OW(32),
18850                               .IW(EXTVALEN)
18851                           ) u_ii_i1_pc_sext (
18852                               .out(ii_i1_pc_sext),
18853                               .in(ii_i1_pc)
18854                           );
18855                           assign ii_i0_pc_ext = ii_i0_pc_sext;
18856                           assign ii_i1_pc_ext = ii_i1_pc_sext;
18857                       end
18858                       else begin:gen_ex_pc_extend_no
18859                           assign ii_i0_pc_ext = ii_i0_pc;
18860                           assign ii_i1_pc_ext = ii_i1_pc;
18861                       end
18862                   endgenerate
18863                   kv_zero_ext #(
18864                       .OW(EXTVALEN),
18865                       .IW(32)
18866                   ) u_ii_i0_instr_zext (
18867                       .out(ii_i0_instr_zext),
18868                       .in(ii_i0_instr)
18869                   );
18870                   kv_zero_ext #(
18871                       .OW(EXTVALEN),
18872                       .IW(32)
18873                   ) u_ii_11_instr_zext (
18874                       .out(ii_i1_instr_zext),
18875                       .in(ii_i1_instr)
18876                   );
18877                   kv_csr_dec #(
18878                       .FLEN(FLEN),
18879                       .RVN_SUPPORT_INT(RVN_SUPPORT_INT),
18880                       .DSP_SUPPORT_INT(DSP_SUPPORT_INT),
18881                       .ACE_SUPPORT_INT(ACE_SUPPORT_INT),
18882                       .NUM_PRIVILEGE_LEVELS(NUM_PRIVILEGE_LEVELS),
18883                       .PERFORMANCE_MONITOR_INT(PERFORMANCE_MONITOR_INT),
18884                       .POWERBRAKE_SUPPORT_INT(POWERBRAKE_SUPPORT_INT),
18885                       .STACKSAFE_SUPPORT_INT(STACKSAFE_SUPPORT_INT),
18886                       .CACHE_SUPPORT_INT(CACHE_SUPPORT_INT),
18887                       .ICACHE_ECC_TYPE_INT(ICACHE_ECC_TYPE_INT),
18888                       .ECC_SUPPORT_INT(ECC_SUPPORT_INT),
18889                       .MMISC_CTL_EXIST_INT(MMISC_CTL_EXIST_INT),
18890                       .MMSC_CFG2_EXIST_INT(MMSC_CFG2_EXIST_INT),
18891                       .ILM_SIZE_KB(ILM_SIZE_KB),
18892                       .DLM_SIZE_KB(DLM_SIZE_KB),
18893                       .PMA_ENTRIES(PMA_ENTRIES),
18894                       .HAS_VPU_INT(HAS_VPU_INT)
18895                   ) u_kv_csr_dec (
18896                       .existent_csr(ii_i0_existent_csr),
18897                       .privileged_csr(ii_i0_privileged_csr),
18898                       .privileged_csr_ddcause(ii_i0_privileged_csr_ddcause),
18899                       .readonly_csr(ii_i0_readonly_csr),
18900                       .writeonly_csr(ii_i0_ctrl[87]),
18901                       .func_csr(ii_i0_ctrl[100 +:2]),
18902                       .csr_cur_privilege(csr_cur_privilege),
18903                       .cur_privilege_m(cur_privilege_m),
18904                       .cur_privilege_s(cur_privilege_s),
18905                       .cur_privilege_u(cur_privilege_u),
18906                       .csr_halt_mode(csr_halt_mode),
18907                       .csr_mcache_ctl_cctl_suen(csr_mcache_ctl_cctl_suen),
18908                       .csr_mstatus_tvm(csr_mstatus_tvm),
18909                       .csr_mcounteren(csr_mcounteren),
18910                       .csr_mcounterwen(csr_mcounterwen),
18911                       .csr_scounteren(csr_scounteren),
18912                       .csr_ucctlcommand_privileged(1'b0),
18913                       .rd_index(ii_i0_ctrl[255 +:5]),
18914                       .csr_addr(ii_i0_instr[31:20])
18915                   );
18916                   assign ii_uinstr_star = ii_i0_ctrl[225 +:2] == 2'b10;
18917                   assign ii_i0_illegal_csr = (ii_i0_ctrl[168] &amp; ii_i0_privileged_csr) | (ii_i0_ctrl[168] &amp; ~ii_i0_existent_csr) | (ii_i0_ctrl[168] &amp; ii_i0_readonly_csr &amp; ~ii_i0_ctrl[86]) | (ii_i0_ctrl[168] &amp; ii_i0_privileged_csr &amp; ii_uinstr_star) | (ii_i0_ctrl[168] &amp; ~ii_i0_existent_csr &amp; ii_uinstr_star);
18918                   assign ii_i0_illegal_csr_ddcause_sub = ~ii_i0_existent_csr ? 3'd2 : ii_i0_privileged_csr_ddcause ? 3'd3 : 3'd4;
18919                   always @(posedge core_clk or negedge core_reset_n) begin
18920      1/1              if (!core_reset_n) begin
18921      1/1                  insert_hss &lt;= 1'b0;
18922                       end
18923      1/1              else if (~lx_stall) begin
18924      1/1                  insert_hss &lt;= insert_hss_nx;
18925                       end
                        MISSING_ELSE
18926                   end
18927                   
18928                   assign ii_uinstr_seg = ii_i0_ctrl[225 +:2];
18929                   assign ii_uinstr_star_mid = ~ii_uinstr_seg[0];
18930                   assign inster_hss_clr = (wb_i0_ctrl[138] &amp; wb_i0_alive &amp; wb_i0_seg_end) | (wb_i1_ctrl[138] &amp; wb_i1_alive &amp; wb_i1_seg_end) | wb_pp_insert_hss_clr;
18931                   assign insert_hss_nx = ~csr_halt_mode &amp; ~inster_hss_clr &amp; (insert_hss | (csr_dcsr_step &amp; ii_alive[0] &amp; ~ii_i0_stall &amp; ~ii_uinstr_star_mid));
18932                   always @(posedge core_clk or negedge core_reset_n) begin
18933      1/1              if (!core_reset_n) begin
18934      1/1                  insert_trigger &lt;= {5{1'b0}};
18935                       end
18936                       else begin
18937      1/1                  insert_trigger &lt;= insert_trigger_nx;
18938                       end
18939                   end
18940                   
18941                   assign insert_trigger_set = itrigger_fire | etrigger_fire;
18942                   assign insert_trigger_clr[0] = resume;
18943                   assign insert_trigger_clr[1] = csr_halt_mode;
18944                   assign insert_trigger_clr[2] = 1'b1;
18945                   assign insert_trigger_clr[3] = 1'b1;
18946                   assign insert_trigger_clr[4] = 1'b1;
18947                   assign insert_trigger_nx = insert_trigger_set | (insert_trigger &amp; ~insert_trigger_clr);
18948                   assign wb_post_stall_rel = mm_i0_kill | mm_i1_kill | wb_kill | (wb_i0_postsync[1] &amp; wb_i0_alive);
18949                   kv_iiu #(
18950                       .NUM_PRIVILEGE_LEVELS(NUM_PRIVILEGE_LEVELS),
18951                       .FLEN(FLEN)
18952                   ) u_kv_iiu (
18953                       .core_clk(core_clk),
18954                       .core_reset_n(core_reset_n),
18955                       .core_wfi_mode(core_wfi_mode),
18956                       .csr_halt_mode(csr_halt_mode),
18957                       .csr_dcsr_step(csr_dcsr_step),
18958                       .csr_mmisc_ctl_nbcache_en(csr_mmisc_ctl_nbcache_en),
18959                       .csr_ls_translate_en(csr_ls_translate_en),
18960                       .throttling_stall(throttling_stall),
18961                       .ii_vpu_vtype_sel(ii_vpu_vtype_sel),
18962                       .ii_viq_size(ii_viq_size),
18963                       .ii_vpu_i0_op1_hazard(ii_vpu_i0_op1_hazard),
18964                       .ii_vpu_i1_op1_hazard(ii_vpu_i1_op1_hazard),
18965                       .ace_resp_rd1(ace_resp_rd1),
18966                       .ace_resp_rd1_valid(ace_resp_rd1_valid),
18967                       .ace_resp_rd2(ace_resp_rd2),
18968                       .ace_resp_rd2_valid(ace_resp_rd2_valid),
18969                       .ace_no_credit_stall(ace_no_credit_stall),
18970                       .ace_sync_req(ace_sync_req),
18971                       .ace_presync_ready(ace_presync_ready),
18972                       .ace_sync_ack(ace_sync_ack),
18973                       .wb_i0_rd1_wen(wb_i0_ctrl[131]),
18974                       .wb_i0_rd2_wen(wb_i0_ctrl[137]),
18975                       .lx_stall(lx_stall),
18976                       .wb_kill(wb_kill),
18977                       .wb_ras_ptr(wb_ras_ptr),
18978                       .wb_i0_doable(wb_i0_doable),
18979                       .wb_i0_abort(wb_i0_abort),
18980                       .wb_i1_doable(wb_i1_doable),
18981                       .wb_i1_abort(wb_i1_abort),
18982                       .wb_i0_nbload(wb_i0_nbload),
18983                       .wb_i1_nbload(wb_i1_nbload),
18984                       .lx_i0_nbload(lx_i0_nbload),
18985                       .lx_i1_nbload(lx_i1_nbload),
18986                       .wb_post_stall_rel(wb_post_stall_rel),
18987                       .mm_i0_kill(mm_i0_kill),
18988                       .mm_i0_ras_ptr(mm_i0_ras_ptr),
18989                       .mm_i1_kill(mm_i1_kill),
18990                       .mm_i1_ras_ptr(mm_i1_ras_ptr),
18991                       .ii_i0_doable(ii_doable[0]),
18992                       .ii_i1_doable(ii_doable[1]),
18993                       .ii_i0_abort(ii_abort[0]),
18994                       .ii_i0_trace_stall(ii_i0_trace_stall),
18995                       .ii_i0_instr(ii_i0_instr),
18996                       .ii_i1_instr(ii_i1_instr),
18997                       .mdu_kill(mdu_kill),
18998                       .mdu_req_ready(mdu_req_ready),
18999                       .mdu_resp_return(mdu_resp_return),
19000                       .mdu_resp_tag(mdu_resp_tag),
19001                       .fdiv_kill(fdiv_kill),
19002                       .fdiv_req_ready(fdiv_req_ready),
19003                       .fdiv_resp_return(fdiv_resp_return),
19004                       .fdiv_resp_tag(fdiv_resp_tag),
19005                       .ls_issue_ready(ls_issue_ready),
19006                       .nbload_resp_valid(nbload_resp_valid),
19007                       .nbload_resp_rd(nbload_resp_rd),
19008                       .vpu_srf_wgrant(vpu_srf_wgrant),
19009                       .vpu_srf_wfrf(vpu_srf_wfrf),
19010                       .vpu_srf_waddr(vpu_srf_waddr),
19011                       .lsu_cctl_req(1'b0),
19012                       .presync_ready(presync_ready),
19013                       .wfi_enabled(wfi_enabled),
19014                       .wfi_done(wfi_done),
19015                       .ii_i0_ctrl(ii_i0_ctrl),
19016                       .ii_i1_ctrl(ii_i1_ctrl),
19017                       .ii_is_calu_pair(ii_is_calu_pair),
19018                       .rs1_ren(rs1_ren),
19019                       .rs2_ren(rs2_ren),
19020                       .rs3_ren(rs3_ren),
19021                       .rs4_ren(rs4_ren),
19022                       .ii_rs1(ii_rs1),
19023                       .ii_rs2(ii_rs2),
19024                       .ii_rs3(ii_rs3),
19025                       .ii_rs4(ii_rs4),
19026                       .ii_ls_base_bypass(ii_ls_base_bypass),
19027                       .ii_ls_func(ii_ls_func),
19028                       .ii_ls_offset(ii_ls_offset),
19029                       .mm_ls_loadb(mm_ls_loadb),
19030                       .ii_mdu_bypass(ii_mdu_bypass),
19031                       .ii_i0_late(ii_i0_late),
19032                       .ii_i1_late(ii_i1_late),
19033                       .ii_i0_bypass(ii_i0_bypass),
19034                       .ii_i1_bypass(ii_i1_bypass),
19035                       .ii_i0_frs_bypass(ii_i0_frs_bypass),
19036                       .ii_i1_frs_bypass(ii_i1_frs_bypass),
19037                       .ii_i1_frs3_bypass(ii_i1_frs3_bypass),
19038                       .ii_i0_xrs_bypass(ii_i0_xrs_bypass),
19039                       .ii_i1_xrs_bypass(ii_i1_xrs_bypass),
19040                       .ii_i1_ex_bypass(ii_i1_ex_bypass),
19041                       .ii_i0_mm_bypass(ii_i0_mm_bypass),
19042                       .ii_i1_mm_bypass(ii_i1_mm_bypass),
19043                       .ii_fstore_wdata_sel(ii_fstore_wdata_sel),
19044                       .ii_i1_lx_bypass(ii_i1_lx_bypass),
19045                       .ii_i0_frs1_src_sel(ii_i0_frs1_src_sel),
19046                       .ii_i0_frs2_src_sel(ii_i0_frs2_src_sel),
19047                       .ii_i0_frs3_src_sel(ii_i0_frs3_src_sel),
19048                       .ii_i1_frs1_src_sel(ii_i1_frs1_src_sel),
19049                       .ii_i1_frs2_src_sel(ii_i1_frs2_src_sel),
19050                       .ii_i1_frs3_src_sel(ii_i1_frs3_src_sel),
19051                       .ii_i0_ex_nbload_hazard(ii_i0_ex_nbload_hazard),
19052                       .ii_i1_ex_nbload_hazard(ii_i1_ex_nbload_hazard),
19053                       .ii_i0_mm_nbload_hazard(ii_i0_mm_nbload_hazard),
19054                       .ii_i1_mm_nbload_hazard(ii_i1_mm_nbload_hazard),
19055                       .ii_i0_ras_ptr(ii_i0_ras_ptr),
19056                       .ii_i1_ras_ptr(ii_i1_ras_ptr),
19057                       .ii_i0_stall(ii_i0_stall),
19058                       .ii_i1_stall(ii_i1_stall),
19059                       .btb_flush_valid(btb_flush_valid),
19060                       .btb_flush_ready(btb_flush_ready),
19061                       .csr_btb_flush(csr_btb_flush),
19062                       .event_xrf_busy(event_xrf_busy)
19063                   );
19064                   wire [4:0] csr_ziim = ii_i0_ctrl[318 +:5];
19065                   wire csr_instr = (ii_i0_instr[6:0] == 7'b1110011) &amp; (ii_i0_instr[13:12] != 2'd0);
19066                   assign csr_brpe_clr = ((ii_i0_instr[31:20] == 12'h7d0) &amp; csr_instr &amp; (ii_i0_instr[14:12] == 3'b011) &amp; rf_rdata1[3]) | ((ii_i0_instr[31:20] == 12'h7d0) &amp; csr_instr &amp; (ii_i0_instr[14:12] == 3'b111) &amp; csr_ziim[3]);
19067                   assign csr_brpe_wrz = ((ii_i0_instr[31:20] == 12'h7d0) &amp; csr_instr &amp; (ii_i0_instr[14:12] == 3'b001) &amp; ~rf_rdata1[3]) | ((ii_i0_instr[31:20] == 12'h7d0) &amp; csr_instr &amp; (ii_i0_instr[14:12] == 3'b101) &amp; ~csr_ziim[3]);
19068                   assign csr_btb_flush = (csr_brpe_clr | csr_brpe_wrz) &amp; ~ii_abort[0];
19069                   assign ii_rs1 = ii_i0_ctrl[267 +:5];
19070                   assign ii_rs2 = ii_i0_ctrl[273 +:5];
19071                   assign ii_rs3 = ii_is_calu_cmv_pair ? ii_i1_ctrl[273 +:5] : ii_i0_ctrl[292] ? ii_i0_ctrl[279 +:5] : ii_i1_ctrl[267 +:5];
19072                   assign ii_rs4 = ii_is_calu_pair ? ii_i1_ctrl[255 +:5] : ii_i0_ctrl[292] ? ii_i0_ctrl[285 +:5] : ii_i1_ctrl[273 +:5];
19073                   assign rs1_ren = ii_i0_ctrl[272];
19074                   assign rs2_ren = ii_i0_ctrl[278];
19075                   assign rs3_ren = (ii_i0_ctrl[292] ? ii_i0_ctrl[284] : ii_i1_ctrl[272]) | ii_is_calu_cmv_pair;
19076                   assign rs4_ren = (ii_i0_ctrl[292] ? ii_i0_ctrl[290] : ii_i1_ctrl[278]) | ii_is_calu_pair;
19077                   assign rf_raddr1 = ii_i0_ctrl[267 +:5];
19078                   assign rf_raddr2 = ii_i0_ctrl[273 +:5];
19079                   assign rf_raddr3 = ii_rs3;
19080                   assign rf_raddr4 = ii_rs4;
19081                   assign i0_ll_presync_not_ready = ex_valid[0] &amp; ((ex_i0_ctrl[134] &amp; ~ex_i0_ctrl[90]) | ex_i0_ctrl[131] | ex_i0_ctrl[138] | ex_i0_ctrl[140] | ex_i0_ctrl[141] | ex_i0_ctrl[142] | ex_i0_ctrl[143] | ex_i0_ctrl[139] | ex_i0_ctrl[205] | ex_i0_ctrl[206]);
19082                   assign i1_ll_presync_not_ready = ex_valid[1] &amp; ((ex_i1_ctrl[134] &amp; ~ex_i1_ctrl[90]) | ex_i1_ctrl[131] | ex_i1_ctrl[138] | ex_i1_ctrl[140] | ex_i1_ctrl[141] | ex_i1_ctrl[142] | ex_i1_ctrl[143] | ex_i1_ctrl[139] | ex_i1_ctrl[205] | ex_i1_ctrl[206]);
19083                   assign ace_presync_ready = ~(|{ex_valid[1:0],mm_valid[1:0],lx_valid[1:0],wb_valid[1:0]}) &amp; ~ace_cmd_valid;
19084                   assign presync_ready[0] = fpu_ipipe_standby_ready &amp; (ace_standby_ready &amp; ~ace_cmd_valid) &amp; ~(|{ex_valid[1:0],mm_valid[1:0],lx_valid[1:0],wb_valid[1:0]});
19085                   assign presync_ready[1] = (~ii_i0_ctrl[102] &amp; ~(|{ex_valid[1:0]}) &amp; fpu_ipipe_fdiv_standby_ready) | (ii_i0_ctrl[102] &amp; ~(|{i0_ll_presync_not_ready,i1_ll_presync_not_ready}));
19086                   assign presync_ready[2] = fpu_ipipe_fdiv_standby_ready;
19087                   wire [31:0] ii_i0_dsp_instr;
19088                   wire [31:0] ii_i1_dsp_instr;
19089                   wire ii_i0_dsp;
19090                   wire [31:0] ii_dsp_instr;
19091                   wire ii_dsp_src2_sel_imm;
19092                   wire ii_dsp_src3_sel_imm;
19093                   wire ii_dsp_src4_sel_imm;
19094                   wire [31:0] ii_dsp_src2_imm;
19095                   wire [31:0] ii_dsp_src3_imm;
19096                   wire [31:0] ii_dsp_src4_imm;
19097                   wire [DSP_OCTRL_WIDTH - 1:0] ii_dsp_operand_ctrl;
19098                   wire [DSP_FCTRL_WIDTH - 1:0] ii_dsp_function_ctrl;
19099                   wire [DSP_RCTRL_WIDTH - 1:0] ii_dsp_result_ctrl;
19100                   wire ii_dsp_overflow_ctrl;
19101                   assign ex_dsp_rd1 = dsp_stage1_result[31:0];
19102                   assign mm_dsp_rd1 = dsp_stage2_result[31:0];
19103                   assign lx_dsp_rd1 = dsp_stage3_result[31:0];
19104                   kv_zero_ext #(
19105                       .OW(32),
19106                       .IW(32)
19107                   ) u_ex_dsp_rd2 (
19108                       .out(ex_dsp_rd2),
19109                       .in(dsp_stage1_result[63:32])
19110                   );
19111                   kv_zero_ext #(
19112                       .OW(32),
19113                       .IW(32)
19114                   ) u_mm_dsp_rd2 (
19115                       .out(mm_dsp_rd2),
19116                       .in(dsp_stage2_result[63:32])
19117                   );
19118                   kv_zero_ext #(
19119                       .OW(32),
19120                       .IW(32)
19121                   ) u_lx_dsp_rd2 (
19122                       .out(lx_dsp_rd2),
19123                       .in(dsp_stage3_result[63:32])
19124                   );
19125                   assign ii_i0_dsp_instr = ii_i0_instr;
19126                   assign ii_i1_dsp_instr = ii_i1_instr;
19127                   assign ii_i0_dsp = ii_i0_ctrl[169] | ii_i0_ctrl[171] | ii_i0_ctrl[170];
19128                   assign ii_dsp_instr = ii_i0_dsp ? ii_i0_dsp_instr : ii_i1_dsp_instr;
19129                   generate
19130                       if ((DSP_SUPPORT_INT == 1)) begin:gen_dsp_dec
19131                           kv_dsp_dec u_kv_dsp_dec(
19132                               .instr(ii_dsp_instr),
19133                               .src2_sel_imm(ii_dsp_src2_sel_imm),
19134                               .src3_sel_imm(ii_dsp_src3_sel_imm),
19135                               .src4_sel_imm(ii_dsp_src4_sel_imm),
19136                               .src2_imm(ii_dsp_src2_imm),
19137                               .src3_imm(ii_dsp_src3_imm),
19138                               .src4_imm(ii_dsp_src4_imm),
19139                               .operand_ctrl(ii_dsp_operand_ctrl),
19140                               .function_ctrl(ii_dsp_function_ctrl),
19141                               .result_ctrl(ii_dsp_result_ctrl),
19142                               .overflow_ctrl(ii_dsp_overflow_ctrl)
19143                           );
19144                       end
19145                   endgenerate
19146                   generate
19147                       if ((DSP_SUPPORT_INT == 0)) begin:gen_dsp_dec_stub
19148                           kv_dsp_dec_stub u_kv_dsp_dec_stub(
19149                               .instr(ii_dsp_instr),
19150                               .src2_sel_imm(ii_dsp_src2_sel_imm),
19151                               .src3_sel_imm(ii_dsp_src3_sel_imm),
19152                               .src4_sel_imm(ii_dsp_src4_sel_imm),
19153                               .src2_imm(ii_dsp_src2_imm),
19154                               .src3_imm(ii_dsp_src3_imm),
19155                               .src4_imm(ii_dsp_src4_imm),
19156                               .operand_ctrl(ii_dsp_operand_ctrl),
19157                               .function_ctrl(ii_dsp_function_ctrl),
19158                               .result_ctrl(ii_dsp_result_ctrl),
19159                               .overflow_ctrl(ii_dsp_overflow_ctrl)
19160                           );
19161                       end
19162                   endgenerate
19163                   wire ii_rs1_zero = (ii_rs1 == 5'd0);
19164                   wire ii_rs2_zero = (ii_rs2 == 5'd0);
19165                   wire ii_rs3_zero = (ii_rs3 == 5'd0);
19166                   wire ii_rs4_zero = (ii_rs4 == 5'd0);
19167                   generate
19168                       if ((DSP_SUPPORT_INT == 1)) begin:gen_dsp_pipe_ctrl
19169                           kv_dsp_pipe_ctrl u_kv_dsp_pipe_ctrl(
19170                               .core_clk(core_clk),
19171                               .core_reset_n(core_reset_n),
19172                               .ii_i0_ctrl(ii_i0_ctrl),
19173                               .ii_i1_ctrl(ii_i1_ctrl),
19174                               .ex_i0_ctrl(ex_i0_ctrl),
19175                               .ex_i1_ctrl(ex_i1_ctrl),
19176                               .mm_i0_ctrl(mm_i0_ctrl),
19177                               .mm_i1_ctrl(mm_i1_ctrl),
19178                               .lx_i0_ctrl(lx_i0_ctrl),
19179                               .lx_i1_ctrl(lx_i1_ctrl),
19180                               .ii_valid(ii_valid),
19181                               .ex_valid(ex_valid),
19182                               .mm_alive(mm_alive),
19183                               .lx_i0_valid(lx_i0_valid),
19184                               .lx_i1_valid(lx_i1_valid),
19185                               .lx_stall(lx_stall),
19186                               .wb_i0_doable(wb_i0_doable),
19187                               .wb_i1_doable(wb_i1_doable),
19188                               .ii_rs1_zero(ii_rs1_zero),
19189                               .ii_rs2_zero(ii_rs2_zero),
19190                               .ii_rs3_zero(ii_rs3_zero),
19191                               .ii_rs4_zero(ii_rs4_zero),
19192                               .ii_dsp_src2_sel_imm(ii_dsp_src2_sel_imm),
19193                               .ii_dsp_src3_sel_imm(ii_dsp_src3_sel_imm),
19194                               .ii_dsp_src4_sel_imm(ii_dsp_src4_sel_imm),
19195                               .ii_dsp_src2_imm(ii_dsp_src2_imm),
19196                               .ii_dsp_src3_imm(ii_dsp_src3_imm),
19197                               .ii_dsp_src4_imm(ii_dsp_src4_imm),
19198                               .ii_dsp_operand_ctrl(ii_dsp_operand_ctrl),
19199                               .ii_dsp_function_ctrl(ii_dsp_function_ctrl),
19200                               .ii_dsp_result_ctrl(ii_dsp_result_ctrl),
19201                               .ii_dsp_overflow_ctrl(ii_dsp_overflow_ctrl),
19202                               .rs1_rf_rdata(rs1_rf_rdata),
19203                               .rs2_rf_rdata(rs2_rf_rdata),
19204                               .rs3_rf_rdata(rs3_rf_rdata),
19205                               .rs4_rf_rdata(rs4_rf_rdata),
19206                               .dsp_instr_valid(dsp_instr_valid),
19207                               .dsp_operand_ctrl(dsp_operand_ctrl),
19208                               .dsp_function_ctrl(dsp_function_ctrl),
19209                               .dsp_result_ctrl(dsp_result_ctrl),
19210                               .dsp_overflow_ctrl(dsp_overflow_ctrl),
19211                               .dsp_data_src1(dsp_data_src1),
19212                               .dsp_data_src2(dsp_data_src2),
19213                               .dsp_data_src3(dsp_data_src3),
19214                               .dsp_data_src4(dsp_data_src4),
19215                               .dsp_stage2_pipe_en(dsp_stage2_pipe_en),
19216                               .dsp_stage3_pipe_en(dsp_stage3_pipe_en),
19217                               .dsp_stage1_ovf_set(dsp_stage1_ovf_set),
19218                               .dsp_stage2_ovf_set(dsp_stage2_ovf_set),
19219                               .dsp_stage3_ovf_set(dsp_stage3_ovf_set),
19220                               .ipipe_csr_ucode_ov_set(ipipe_csr_ucode_ov_set)
19221                           );
19222                       end
19223                   endgenerate
19224                   generate
19225                       if ((DSP_SUPPORT_INT == 0)) begin:gen_dsp_pipe_ctrl_stub
19226                           kv_dsp_pipe_ctrl_stub u_kv_dsp_pipe_ctrl_stub(
19227                               .core_clk(core_clk),
19228                               .core_reset_n(core_reset_n),
19229                               .ii_i0_ctrl(ii_i0_ctrl),
19230                               .ii_i1_ctrl(ii_i1_ctrl),
19231                               .ex_i0_ctrl(ex_i0_ctrl),
19232                               .ex_i1_ctrl(ex_i1_ctrl),
19233                               .mm_i0_ctrl(mm_i0_ctrl),
19234                               .mm_i1_ctrl(mm_i1_ctrl),
19235                               .lx_i0_ctrl(lx_i0_ctrl),
19236                               .lx_i1_ctrl(lx_i1_ctrl),
19237                               .ii_valid(ii_valid),
19238                               .ex_valid(ex_valid),
19239                               .mm_alive(mm_alive),
19240                               .lx_i0_valid(lx_i0_valid),
19241                               .lx_i1_valid(lx_i1_valid),
19242                               .lx_stall(lx_stall),
19243                               .wb_i0_doable(wb_i0_doable),
19244                               .wb_i1_doable(wb_i1_doable),
19245                               .ii_rs1_zero(ii_rs1_zero),
19246                               .ii_rs2_zero(ii_rs2_zero),
19247                               .ii_rs3_zero(ii_rs3_zero),
19248                               .ii_rs4_zero(ii_rs4_zero),
19249                               .ii_dsp_src2_sel_imm(ii_dsp_src2_sel_imm),
19250                               .ii_dsp_src3_sel_imm(ii_dsp_src3_sel_imm),
19251                               .ii_dsp_src4_sel_imm(ii_dsp_src4_sel_imm),
19252                               .ii_dsp_src2_imm(ii_dsp_src2_imm),
19253                               .ii_dsp_src3_imm(ii_dsp_src3_imm),
19254                               .ii_dsp_src4_imm(ii_dsp_src4_imm),
19255                               .ii_dsp_operand_ctrl(ii_dsp_operand_ctrl),
19256                               .ii_dsp_function_ctrl(ii_dsp_function_ctrl),
19257                               .ii_dsp_result_ctrl(ii_dsp_result_ctrl),
19258                               .ii_dsp_overflow_ctrl(ii_dsp_overflow_ctrl),
19259                               .dsp_instr_valid(dsp_instr_valid),
19260                               .dsp_operand_ctrl(dsp_operand_ctrl),
19261                               .dsp_function_ctrl(dsp_function_ctrl),
19262                               .dsp_result_ctrl(dsp_result_ctrl),
19263                               .dsp_overflow_ctrl(dsp_overflow_ctrl),
19264                               .rs1_rf_rdata(rs1_rf_rdata),
19265                               .rs2_rf_rdata(rs2_rf_rdata),
19266                               .rs3_rf_rdata(rs3_rf_rdata),
19267                               .rs4_rf_rdata(rs4_rf_rdata),
19268                               .dsp_data_src1(dsp_data_src1),
19269                               .dsp_data_src2(dsp_data_src2),
19270                               .dsp_data_src3(dsp_data_src3),
19271                               .dsp_data_src4(dsp_data_src4),
19272                               .dsp_stage2_pipe_en(dsp_stage2_pipe_en),
19273                               .dsp_stage3_pipe_en(dsp_stage3_pipe_en),
19274                               .dsp_stage1_ovf_set(dsp_stage1_ovf_set),
19275                               .dsp_stage2_ovf_set(dsp_stage2_ovf_set),
19276                               .dsp_stage3_ovf_set(dsp_stage3_ovf_set),
19277                               .ipipe_csr_ucode_ov_set(ipipe_csr_ucode_ov_set)
19278                           );
19279                       end
19280                   endgenerate
19281                   wire [20:0] calu_cond0_offset;
19282                   assign calu_cond0_offset = ii_i0_ctrl[49 +:21];
19283                   assign ii_i0_size = {18'd0,~ii_i0_ctrl[42],ii_i0_ctrl[42],1'b0};
19284                   assign ii_i1_size = {18'd0,~ii_i1_ctrl[42],ii_i1_ctrl[42],1'b0};
19285                   assign ii_instrs_size = ii_i0_size + ii_i1_size;
19286                   assign ii_is_calu_pair = (ii_i1_ctrl[75] &amp; ii_valid[1] &amp; ~ii_abort[1] &amp; ~ii_i1_pred_info[6] &amp; ~ii_i1_ctrl[292]) &amp; (ii_i0_ctrl[74] &amp; (calu_cond0_offset[3:0] == ii_instrs_size[3:0]) &amp; ~ii_i0_pred_info[0] &amp; ~ii_i0_pred_info[6] &amp; ~ii_i0_ctrl[292]);
19287                   assign ii_is_calu_cmv_pair = ii_is_calu_pair &amp; ii_i1_ctrl[167];
19288                   always @(posedge core_clk or negedge core_reset_n) begin
19289      1/1              if (!core_reset_n) begin
19290      1/1                  ex_i1_calu_imm &lt;= {32{1'b0}};
19291                       end
19292      1/1              else if (ex_ctrl_en) begin
19293      1/1                  ex_i1_calu_imm &lt;= ii_i1_imm;
19294                       end
                        MISSING_ELSE
19295                   end
19296                   
19297                   always @(posedge core_clk or negedge core_reset_n) begin
19298      1/1              if (!core_reset_n) begin
19299      1/1                  mm_i1_calu_imm &lt;= {32{1'b0}};
19300                       end
19301      1/1              else if (mm_ctrl_en) begin
19302      1/1                  mm_i1_calu_imm &lt;= ex_i1_calu_imm;
19303                       end
                        MISSING_ELSE
19304                   end
19305                   
19306                   always @(posedge core_clk or negedge core_reset_n) begin
19307      1/1              if (!core_reset_n) begin
19308      1/1                  lx_i1_calu_imm &lt;= {32{1'b0}};
19309                       end
19310      1/1              else if (~lx_stall) begin
19311      1/1                  lx_i1_calu_imm &lt;= mm_i1_calu_imm;
19312                       end
                        MISSING_ELSE
19313                   end
19314                   
19315                   wire rv32d = (FLEN == 64);
19316                   wire src2_sel_rf = rs2_ren | ii_i0_ctrl[178];
19317                   wire src4_sel_rf = rs4_ren | (rv32d &amp; ii_i0_ctrl[292] &amp; ii_i0_ctrl[178]) | ii_i1_ctrl[178];
19318                   wire rs2_from_frf = ii_i0_ctrl[152];
19319                   wire rs4_from_frf = (ii_i0_ctrl[178] &amp; rv32d) | (ii_i1_ctrl[178] &amp; ii_valid[1]) &amp; ~ii_i0_ctrl[290];
19320                   wire [31:0] frf_rdata_to_rf2_pipe_xlen;
19321                   wire [31:0] frf_rdata_to_rf4_pipe_xlen;
19322                   wire [31:0] frf_lx_rd1_to_rf4_pipe_xlen;
19323                   wire [31:0] frf_wb_rd1_to_rf4_pipe_xlen;
19324                   wire [31:0] frf_lx_rd2_to_rf4_pipe_xlen;
19325                   wire [31:0] frf_wb_rd2_to_rf4_pipe_xlen;
19326                   generate
19327                       if ((FLEN != 1) &amp; (FLEN &gt;= 32)) begin:gen_to_rf2_pipe_flen_beq_xlen
19328                           assign frf_rdata_to_rf2_pipe_xlen = frf_rdata2[31:0];
19329                       end
19330                       else if ((FLEN != 1) &amp; (FLEN &lt; 32)) begin:gen_to_rf2_pipe_flen_lt_xlen
19331                           assign frf_rdata_to_rf2_pipe_xlen = {{(32 - FLEN){1'b0}},frf_rdata2[FLEN - 1:0]};
19332                       end
19333                       else begin:gen_to_rf2_pipe_no_fpu
19334                           assign frf_rdata_to_rf2_pipe_xlen = {32{1'b0}};
19335                       end
19336                   endgenerate
19337                   generate
19338                       if ((FLEN == 64) &amp; 1'b1) begin:gen_rv32d_to_rf4_pipe
19339                           assign frf_rdata_to_rf4_pipe_xlen = frf_rdata2[63:32];
19340                           assign frf_lx_rd1_to_rf4_pipe_xlen = lx_i0_ctrl[137] ? fpu_nan_load_data_64b[FLEN - 1:32] : lx_dp_frd1_high_part;
19341                           assign frf_lx_rd2_to_rf4_pipe_xlen = lx_i1_ctrl[137] ? fpu_nan_load_data_64b[FLEN - 1:32] : lx_dp_frd2_high_part;
19342                           assign frf_wb_rd1_to_rf4_pipe_xlen = wb_dp_frd1_high_part;
19343                           assign frf_wb_rd2_to_rf4_pipe_xlen = wb_dp_frd2_high_part;
19344                       end
19345                       else if ((FLEN &lt; 32) &amp; (FLEN != 1)) begin:gen_rv64f_to_rf4_pipe
19346                           assign frf_rdata_to_rf4_pipe_xlen = {32'hffffffff,frf_rdata4};
19347                           assign frf_lx_rd1_to_rf4_pipe_xlen = {32{1'b0}};
19348                           assign frf_lx_rd2_to_rf4_pipe_xlen = {32{1'b0}};
19349                           assign frf_wb_rd1_to_rf4_pipe_xlen = {32{1'b0}};
19350                           assign frf_wb_rd2_to_rf4_pipe_xlen = {32{1'b0}};
19351                       end
19352                       else if (FLEN != 1) begin:gen_rv32f_rv64d_to_rf4_pipe
19353                           assign frf_rdata_to_rf4_pipe_xlen = frf_rdata4[31:0];
19354                           assign frf_lx_rd1_to_rf4_pipe_xlen = {32{1'b0}};
19355                           assign frf_lx_rd2_to_rf4_pipe_xlen = {32{1'b0}};
19356                           assign frf_wb_rd1_to_rf4_pipe_xlen = {32{1'b0}};
19357                           assign frf_wb_rd2_to_rf4_pipe_xlen = {32{1'b0}};
19358                       end
19359                       else begin:gen_to_rf4_pipe_no_fpu
19360                           assign frf_rdata_to_rf4_pipe_xlen = {32{1'b0}};
19361                           assign frf_lx_rd1_to_rf4_pipe_xlen = {32{1'b0}};
19362                           assign frf_lx_rd2_to_rf4_pipe_xlen = {32{1'b0}};
19363                           assign frf_wb_rd1_to_rf4_pipe_xlen = {32{1'b0}};
19364                           assign frf_wb_rd2_to_rf4_pipe_xlen = {32{1'b0}};
19365                       end
19366                   endgenerate
19367                   assign rs1_rf_rdata = ({32{ii_i0_xrs_bypass[0]}} &amp; rf_rdata1) | ({32{ii_i0_xrs_bypass[1]}} &amp; ex_rd1_wdata) | ({32{ii_i0_xrs_bypass[2]}} &amp; ex_rd2_wdata) | ({32{ii_i0_xrs_bypass[3]}} &amp; mm_rd1_wdata) | ({32{ii_i0_xrs_bypass[4]}} &amp; mm_rd2_wdata) | ({32{ii_i0_xrs_bypass[5]}} &amp; lx_rd1_wdata) | ({32{ii_i0_xrs_bypass[6]}} &amp; lx_rd2_wdata) | ({32{ii_i0_xrs_bypass[7]}} &amp; wb_rd1_wdata) | ({32{ii_i0_xrs_bypass[8]}} &amp; wb_rd2_wdata);
19368                   assign rs2_rf_rdata = ({32{ii_i0_bypass[9] &amp; ~rs2_from_frf}} &amp; rf_rdata2) | ({32{ii_i0_bypass[9] &amp; rs2_from_frf}} &amp; frf_rdata_to_rf2_pipe_xlen) | ({32{ii_i0_bypass[10]}} &amp; ex_rd1_wdata) | ({32{ii_i0_bypass[11]}} &amp; ex_rd2_wdata) | ({32{ii_i0_bypass[12]}} &amp; mm_rd1_wdata) | ({32{ii_i0_bypass[13]}} &amp; mm_rd2_wdata) | ({32{ii_i0_bypass[14]}} &amp; lx_rd1_wdata) | ({32{ii_i0_bypass[15]}} &amp; lx_rd2_wdata) | ({32{ii_i0_bypass[16]}} &amp; wb_rd1_wdata) | ({32{ii_i0_bypass[17]}} &amp; wb_rd2_wdata);
19369                   assign rs3_rf_rdata = ({32{ii_i1_xrs_bypass[0]}} &amp; rf_rdata3) | ({32{ii_i1_xrs_bypass[1]}} &amp; ex_rd1_wdata) | ({32{ii_i1_xrs_bypass[2]}} &amp; ex_rd2_wdata) | ({32{ii_i1_xrs_bypass[3]}} &amp; mm_rd1_wdata) | ({32{ii_i1_xrs_bypass[4]}} &amp; mm_rd2_wdata) | ({32{ii_i1_xrs_bypass[5]}} &amp; lx_rd1_wdata) | ({32{ii_i1_xrs_bypass[6]}} &amp; lx_rd2_wdata) | ({32{ii_i1_xrs_bypass[7]}} &amp; wb_rd1_wdata) | ({32{ii_i1_xrs_bypass[8]}} &amp; wb_rd2_wdata);
19370                   assign rs4_rf_rdata = ({32{ii_i1_bypass[9] &amp; ~rs4_from_frf}} &amp; rf_rdata4) | ({32{ii_i0_bypass[9] &amp; rs4_from_frf &amp; rv32d}} &amp; frf_rdata_to_rf4_pipe_xlen) | ({32{ii_i1_bypass[9] &amp; rs4_from_frf &amp; ~rv32d}} &amp; frf_rdata_to_rf4_pipe_xlen) | ({32{ii_i1_bypass[10]}} &amp; ex_rd1_wdata) | ({32{ii_i1_bypass[11]}} &amp; ex_rd2_wdata) | ({32{ii_i1_bypass[12]}} &amp; mm_rd1_wdata) | ({32{ii_i1_bypass[13]}} &amp; mm_rd2_wdata) | ({32{ii_i1_bypass[14] &amp; ~(ii_i0_ctrl[178] &amp; rv32d)}} &amp; lx_rd1_wdata) | ({32{ii_i0_bypass[14] &amp; (ii_i0_ctrl[178] &amp; rv32d)}} &amp; frf_lx_rd1_to_rf4_pipe_xlen) | ({32{ii_i1_bypass[15] &amp; ~(ii_i0_ctrl[178] &amp; rv32d)}} &amp; lx_rd2_wdata) | ({32{ii_i0_bypass[15] &amp; (ii_i0_ctrl[178] &amp; rv32d)}} &amp; frf_lx_rd2_to_rf4_pipe_xlen) | ({32{ii_i1_bypass[16] &amp; ~(ii_i0_ctrl[178] &amp; rv32d)}} &amp; wb_rd1_wdata) | ({32{ii_i0_bypass[16] &amp; (ii_i0_ctrl[178] &amp; rv32d)}} &amp; frf_wb_rd1_to_rf4_pipe_xlen) | ({32{ii_i1_bypass[17] &amp; ~(ii_i0_ctrl[178] &amp; rv32d)}} &amp; wb_rd2_wdata) | ({32{ii_i0_bypass[17] &amp; (ii_i0_ctrl[178] &amp; rv32d)}} &amp; frf_wb_rd2_to_rf4_pipe_xlen);
19371                   wire [31:0] ii_exec_i0_it_jal_base_sext;
19372                   wire [31:0] ii_exec_i1_it_jal_base_sext;
19373                   kv_sign_ext #(
19374                       .OW(32),
19375                       .IW(EXTVALEN)
19376                   ) u_ii_exec_i0_it_jal_base_sext (
19377                       .out(ii_exec_i0_it_jal_base_sext),
19378                       .in(ii_exec_i0_it_jal_base)
19379                   );
19380                   kv_sign_ext #(
19381                       .OW(32),
19382                       .IW(EXTVALEN)
19383                   ) u_ii_exec_i1_it_jal_base_sext (
19384                       .out(ii_exec_i1_it_jal_base_sext),
19385                       .in(ii_exec_i1_it_jal_base)
19386                   );
19387                   assign ii_src1 = ({32{ii_i0_src1_sel[0]}} &amp; rs1_rf_rdata) | ({32{ii_i0_src1_sel[1]}} &amp; {{27{1'b0}},ii_i0_ctrl[318 +:5]}) | ({32{ii_i0_src1_sel[2]}} &amp; ii_i0_pc_ext) | ({32{ii_i0_src1_sel[3]}} &amp; {DEBUG_VEC[31:12],12'd0}) | ({32{ii_i0_src1_sel[4]}} &amp; ii_exec_i0_it_jal_base_sext) | ({32{ii_i0_src1_sel[5]}} &amp; {32{1'b1}});
19388                   assign ii_src2 = src2_sel_rf ? rs2_rf_rdata : ii_i0_imm;
19389                   assign ii_src3 = ({32{ii_i1_src1_sel[0]}} &amp; rs3_rf_rdata) | ({32{ii_i1_src1_sel[1]}} &amp; {{27{1'b0}},ii_i1_ctrl[318 +:5]}) | ({32{ii_i1_src1_sel[2]}} &amp; ii_i1_pc_ext) | ({32{ii_i1_src1_sel[3]}} &amp; {DEBUG_VEC[31:12],12'd0}) | ({32{ii_i1_src1_sel[4]}} &amp; ii_exec_i1_it_jal_base_sext) | ({32{ii_i1_src1_sel[5]}} &amp; {32{1'b1}});
19390                   assign ii_src4 = (src4_sel_rf | ii_is_calu_pair) ? rs4_rf_rdata : ii_i1_imm;
19391                   assign ii_mdu_func = (ii_i0_ctrl[181] | ii_i0_ctrl[182]) ? ii_i0_ctrl[221 +:4] : ii_i1_ctrl[221 +:4];
19392                   assign ii_ex_i0_ctrl[79] = ii_is_calu_pair &amp; ~trigm_i1_result[0] &amp; ~trigm_i1_result[1] &amp; ~trigm_i0_result[1];
19393                   assign ii_ex_i1_ctrl[79] = 1'b0;
19394                   assign ii_postsync_replay = (ex_i0_postsync[0] &amp; ex_i0_valid) | (mm_i0_postsync[0] &amp; mm_i0_valid) | (lx_i0_postsync[0] &amp; lx_i0_valid) | (wb_i0_postsync[0] &amp; wb_i0_valid);
19395                   assign ii_ex_i0_ctrl[204] = ii_i0_pred_info[6] | (ii_i0_ctrl[249] &amp; ii_i0_ctrl[44]) | (ii_i0_ctrl[305] &amp; ii_i0_ctrl[44]) | ii_postsync_replay;
19396                   assign ii_ex_i1_ctrl[204] = ii_i1_pred_info[6] | (ii_i1_ctrl[249] &amp; ii_i1_ctrl[44]) | (ii_i1_ctrl[305] &amp; ii_i1_ctrl[44]);
19397                   assign ii_ex_i0_ctrl[189 +:3] = ii_i0_ras_ptr;
19398                   assign ii_ex_i1_ctrl[189 +:3] = ii_i1_ras_ptr;
19399                   assign ii_ex_i0_ctrl[75 +:4] = 4'd0;
19400                   assign ii_ex_i1_ctrl[75 +:4] = ii_i1_ex_bypass;
19401                   assign ii_ex_i0_ctrl[162 +:12] = ii_i0_mm_bypass;
19402                   assign ii_ex_i1_ctrl[162 +:12] = ii_i1_mm_bypass;
19403                   assign ii_ex_i0_ctrl[156 +:4] = 4'd0;
19404                   assign ii_ex_i1_ctrl[156 +:4] = ii_i1_lx_bypass;
19405                   assign ii_ex_i0_ctrl[185] = ii_i0_ex_nbload_hazard;
19406                   assign ii_ex_i1_ctrl[185] = ii_i1_ex_nbload_hazard;
19407                   assign ii_ex_i0_ctrl[183] = ii_i0_mm_nbload_hazard;
19408                   assign ii_ex_i1_ctrl[183] = ii_i1_mm_nbload_hazard;
19409                   assign ii_ex_i0_ctrl[89] = ii_i0_ctrl[85];
19410                   assign ii_ex_i1_ctrl[89] = 1'b0;
19411                   assign ii_ex_i0_ctrl[132] = ii_i0_ctrl[164] &amp; ~ii_i0_late;
19412                   assign ii_ex_i0_ctrl[146] = ii_i0_ctrl[164] &amp; ii_i0_late;
19413                   assign ii_ex_i0_ctrl[133] = ii_i0_ctrl[166] &amp; ~ii_i0_late;
19414                   assign ii_ex_i0_ctrl[147] = ii_i0_ctrl[166] &amp; ii_i0_late;
19415                   assign ii_ex_i0_ctrl[145] = ii_i0_late;
19416                   assign ii_ex_i1_ctrl[132] = ii_i1_ctrl[164] &amp; ~ii_i1_late;
19417                   assign ii_ex_i1_ctrl[146] = ii_i1_ctrl[164] &amp; ii_i1_late;
19418                   assign ii_ex_i1_ctrl[133] = ii_i1_ctrl[166] &amp; ~ii_i1_late;
19419                   assign ii_ex_i1_ctrl[147] = ii_i1_ctrl[166] &amp; ii_i1_late;
19420                   assign ii_ex_i1_ctrl[145] = ii_i1_late;
19421                   assign ii_ex_i0_ctrl[154] = ii_i0_ctrl[196] | insert_hss | insert_trigger_final[1] | trigm_i0_result[1];
19422                   assign ii_ex_i1_ctrl[154] = ii_i1_ctrl[196] | trigm_i1_result[1];
19423                   assign ii_ex_i0_ctrl[213] = ii_i0_ctrl[317] | ii_i0_illegal_csr | insert_trigger_final[0] | trigm_i0_result[0];
19424                   assign ii_ex_i1_ctrl[213] = ii_i1_ctrl[317] | trigm_i1_result[0];
19425                   assign ii_ex_i0_ctrl[210] = trigm_i0_result[2];
19426                   assign ii_ex_i1_ctrl[210] = trigm_i1_result[2];
19427                   assign ii_ex_i0_ctrl[209] = trigm_i0_result[3];
19428                   assign ii_ex_i1_ctrl[209] = trigm_i1_result[3];
19429                   assign ii_ex_i0_ctrl[208] = trigm_i0_result[4];
19430                   assign ii_ex_i1_ctrl[208] = trigm_i1_result[4];
19431                   assign ii_i0_tval = ({EXTVALEN{ii_i0_tval_sel[0]}} &amp; ii_i0_npc) | ({EXTVALEN{ii_i0_tval_sel[1]}} &amp; ii_i0_instr_zext);
19432                   assign ii_i1_tval = ({EXTVALEN{ii_i1_tval_sel[0]}} &amp; ii_i1_npc) | ({EXTVALEN{ii_i1_tval_sel[1]}} &amp; ii_i1_instr_zext);
19433                   assign ii_i0_val = insert_trigger_final[0] ? ii_i0_pc : trigm_i0_result[0] ? ii_i0_pc : (ii_i0_ctrl[317] | ii_i0_1st_pp_micro) ? ii_i0_tval : ii_i0_illegal_csr ? ii_i0_instr_zext : ii_i0_npc;
19434                   assign ii_i1_val = trigm_i1_result[0] ? ii_i1_pc : (ii_i1_ctrl[317] | ii_i1_1st_pp_micro) ? ii_i1_tval : ii_i1_npc;
19435                   assign ii_ex_i0_ctrl[80 +:6] = trigm_i0_result[1] ? {3'd0,3'd2} : ii_i0_ctrl[196] ? {3'd0,3'd1} : insert_trigger_final[1] ? {3'd0,3'd2} : insert_hss ? {3'd0,3'd4} : insert_trigger_final[0] ? 6'h3 : trigm_i0_result[0] ? 6'h3 : ii_i0_ctrl[317] ? ii_i0_ctrl[76 +:6] : 6'h2;
19436                   assign ii_ex_i1_ctrl[80 +:6] = trigm_i1_result[1] ? {3'd0,3'd2} : trigm_i1_result[0] ? 6'h3 : ii_i1_ctrl[76 +:6];
19437                   assign ii_ex_i0_ctrl[86 +:3] = ii_i0_ctrl[317] ? ii_i0_ctrl[82 +:3] : 3'd0;
19438                   assign ii_ex_i1_ctrl[86 +:3] = ii_i1_ctrl[317] ? ii_i1_ctrl[82 +:3] : 3'd0;
19439                   assign ii_ex_i0_ctrl[105 +:3] = ii_i0_ctrl[317] ? ii_i0_ctrl[103 +:3] : ii_i0_illegal_csr_ddcause_sub;
19440                   assign ii_ex_i1_ctrl[105 +:3] = ii_i1_ctrl[103 +:3];
19441                   assign ii_ex_i0_ctrl[48] = ii_i0_ctrl[47];
19442                   assign ii_ex_i1_ctrl[48] = ii_i1_ctrl[47];
19443                   assign ii_ex_i0_ctrl[130] = ii_i0_ctrl[140];
19444                   assign ii_ex_i1_ctrl[130] = ii_i1_ctrl[140];
19445                   assign ace_cmd_priv = 2'd0;
19446                   assign ace_cmd_beat = 32'd0;
19447                   assign ace_cmd_vl = {32{1'b0}};
19448                   assign ace_cmd_vtype = {32{1'b0}};
19449                   assign ace_cmd_hartid = {32{1'b0}};
19450                   generate
19451                       if ((ACE_SUPPORT_INT == 1)) begin:gen_ace_on
19452                           wire lx_i0_ace;
19453                           wire lx_i1_ace;
19454                           wire mm_i0_ace;
19455                           wire mm_i1_ace;
19456                           wire ex_i0_ace;
19457                           wire ex_i1_ace;
19458                           wire ii_i0_ace_issue;
19459                           wire ii_i1_ace_issue;
19460                           wire wb_ace_issue;
19461                           reg [2:0] credit_cnt;
19462                           wire [2:0] credit_cnt_nx;
19463                           wire cerdit_cnt_update;
19464                           wire [31:7] lx_ace_q_wr_inst;
19465                           wire [31:0] lx_ace_q_wr_src1;
19466                           wire [31:0] lx_ace_q_wr_src2;
19467                           wire [31:0] lx_ace_q_wr_src3;
19468                           wire [31:0] lx_ace_q_wr_src4;
19469                           wire [VALEN - 1:0] lx_ace_q_wr_pc;
19470                           wire lx_ace_q_wr_valid;
19471                           wire nds_unused_lx_ace_q_wr_ready;
19472                           wire lx_i0_ace_q_wr_valid;
19473                           wire lx_i1_ace_q_wr_valid;
19474                           wire [1:0] lx_i0_postsync;
19475                           assign lx_i0_postsync = lx_i0_ctrl[71 +:2];
19476                           assign lx_i0_ace_q_wr_valid = lx_i0_ace &amp; ~lx_abort[0] &amp; ~wb_kill &amp; ~lx_stall;
19477                           assign lx_i1_ace_q_wr_valid = lx_i1_ace &amp; ~wb_kill &amp; ~lx_abort[0] &amp; ~lx_i0_ls_xcpt &amp; ~lx_i0_ls_replay &amp; ~lx_i0_ls_halt &amp; ~lx_i0_ctrl[107] &amp; ~lx_i0_ctrl[154] &amp; ~lx_i0_ctrl[187] &amp; ~lx_i0_ctrl[191] &amp; ~lx_i0_postsync[0] &amp; ~lx_abort[1] &amp; ~lx_stall;
19478                           assign lx_ace_q_wr_valid = lx_i0_ace_q_wr_valid | lx_i1_ace_q_wr_valid;
19479                           assign lx_ace_q_wr_pc = lx_i0_ace ? lx_i0_pc[VALEN - 1:0] : lx_i1_pc[VALEN - 1:0];
19480                           assign lx_ace_q_wr_inst = lx_i0_ace ? lx_i0_instr[31:7] : lx_i1_instr[31:7];
19481                           assign lx_ace_q_wr_src1 = lx_i0_ace ? lx_src1 : lx_src3;
19482                           assign lx_ace_q_wr_src2 = lx_i0_ace ? lx_src2 : lx_src4;
19483                           assign lx_ace_q_wr_src3 = lx_src3;
19484                           assign lx_ace_q_wr_src4 = lx_src4;
19485                           kv_fifo #(
19486                               .DEPTH(5),
19487                               .WIDTH(128 + VALEN + 25)
19488                           ) u_kv_ace_q (
19489                               .clk(core_clk),
19490                               .reset_n(core_reset_n),
19491                               .flush(1'b0),
19492                               .wdata({lx_ace_q_wr_src4,lx_ace_q_wr_src3,lx_ace_q_wr_src2,lx_ace_q_wr_src1,lx_ace_q_wr_inst[31:7],lx_ace_q_wr_pc}),
19493                               .wvalid(lx_ace_q_wr_valid),
19494                               .wready(nds_unused_lx_ace_q_wr_ready),
19495                               .rdata({ace_cmd_rs4,ace_cmd_rs3,ace_cmd_rs2,ace_cmd_rs1,ace_cmd_inst[31:7],ace_cmd_pc}),
19496                               .rvalid(ace_q_rvalid),
19497                               .rready(ace_q_rready)
19498                           );
19499                           assign ace_cmd_valid = ace_q_rvalid;
19500                           assign ace_q_rready = ace_cmd_ready;
19501                           assign lx_i0_ace = lx_i0_valid &amp; lx_i0_ctrl[130];
19502                           assign lx_i1_ace = lx_i1_valid &amp; lx_i1_ctrl[130];
19503                           assign mm_i0_ace = mm_i0_valid &amp; mm_i0_ctrl[147];
19504                           assign mm_i1_ace = mm_i1_valid &amp; mm_i1_ctrl[147];
19505                           assign ex_i0_ace = ex_i0_valid &amp; ex_i0_ctrl[131];
19506                           assign ex_i1_ace = ex_i1_valid &amp; ex_i1_ctrl[131];
19507                           assign ii_i0_ace_issue = ii_alive[0] &amp; ii_i0_ctrl[163] &amp; ~ii_i0_stall &amp; ~lx_stall;
19508                           assign ii_i1_ace_issue = ii_alive[1] &amp; ii_i1_ctrl[163] &amp; ~ii_i1_stall &amp; ~lx_stall;
19509                           assign wb_ace_issue = ace_q_rvalid &amp; ace_q_rready;
19510                           assign cerdit_cnt_update = ii_i0_ace_issue | ii_i1_ace_issue | ex_i0_ace | ex_i1_ace | mm_i0_ace | mm_i1_ace | lx_i0_ace | lx_i1_ace | wb_ace_issue;
19511                           wire lx_i0_ace_abort = lx_i0_ace &amp; (wb_kill | lx_abort[0]) &amp; ~lx_stall;
19512                           wire lx_i1_ace_abort = (lx_i1_ace &amp; wb_kill &amp; ~lx_stall) | (lx_i1_ace &amp; lx_abort[0] &amp; ~lx_stall) | (lx_i1_ace &amp; lx_i0_ls_xcpt &amp; ~lx_stall) | (lx_i1_ace &amp; lx_i0_ls_replay &amp; ~lx_stall) | (lx_i1_ace &amp; lx_i0_ls_halt &amp; ~lx_stall) | (lx_i1_ace &amp; lx_i0_ctrl[107] &amp; ~lx_stall) | (lx_i1_ace &amp; lx_i0_ctrl[154] &amp; ~lx_stall) | (lx_i1_ace &amp; lx_i0_ctrl[187] &amp; ~lx_stall) | (lx_i1_ace &amp; lx_i0_ctrl[191] &amp; ~lx_stall) | (lx_i1_ace &amp; lx_i0_postsync[0] &amp; ~lx_stall) | (lx_i1_ace &amp; lx_abort[1] &amp; ~lx_stall);
19513                           assign credit_cnt_nx = credit_cnt + {2'b0,(ii_i0_ace_issue | ii_i1_ace_issue) &amp; ~wb_kill &amp; ~(mm_redirect &amp; ~mm_redirect_issued)} - {2'b0,(ex_i0_ace | ex_i1_ace) &amp; (mm_redirect &amp; ~mm_redirect_issued | wb_kill)} - {2'b0,((mm_i0_ace &amp; wb_kill) | (mm_i1_ace &amp; ((mm_i0_kill &amp; ~lx_stall) | wb_kill)))} - {2'b0,(lx_i0_ace_abort | lx_i1_ace_abort)} - {2'b0,wb_ace_issue};
19514                           always @(posedge core_clk or negedge core_reset_n) begin
19515      1/1                      if (!core_reset_n) begin
19516      1/1                          credit_cnt &lt;= 3'b0;
19517                               end
19518      1/1                      else if (cerdit_cnt_update) begin
19519      <font color = "red">0/1     ==>                  credit_cnt &lt;= credit_cnt_nx;</font>
19520                               end
                        MISSING_ELSE
19521                           end
19522                   
19523                           assign ace_xrf_rd1_ready = ~mdu_resp_return &amp; ~nbload_resp_valid;
19524                           assign ace_xrf_rd2_ready = ~wb_rf_we2;
19525                           assign ace_resp_rd1_valid = ace_xrf_rd1_ready &amp; ace_xrf_rd1_valid;
19526                           assign ace_resp_rd2_valid = ace_xrf_rd2_ready &amp; ace_xrf_rd2_valid;
19527                           assign ace_resp_rd1 = ace_xrf_rd1_index;
19528                           assign ace_resp_rd2 = ace_xrf_rd2_index;
19529                           assign ace_no_credit_stall = (credit_cnt == 3'b101);
19530                           assign ace_interrupt = async_valid &amp; ~csr_halt_mode;
19531                           assign ace_sync_type = rs1_rf_rdata[31:0];
19532                       end
19533                       else begin:gen_ace_off
19534                           assign ace_resp_rd1 = 5'b0;
19535                           assign ace_resp_rd1_valid = 1'b0;
19536                           assign ace_resp_rd2 = 5'b0;
19537                           assign ace_resp_rd2_valid = 1'b0;
19538                           assign ace_no_credit_stall = 1'b0;
19539                           assign ace_cmd_valid = 1'b0;
19540                           assign ace_cmd_inst[31:7] = {25{1'b0}};
19541                           assign ace_cmd_pc = {VALEN{1'b0}};
19542                           assign ace_cmd_rs1 = {32{1'b0}};
19543                           assign ace_cmd_rs2 = {32{1'b0}};
19544                           assign ace_cmd_rs3 = {32{1'b0}};
19545                           assign ace_cmd_rs4 = {32{1'b0}};
19546                           assign ace_xrf_rd1_ready = 1'b0;
19547                           assign ace_xrf_rd2_ready = 1'b0;
19548                           assign ace_interrupt = 1'b0;
19549                           assign ace_sync_type = {32{1'b0}};
19550                           assign ace_q_rvalid = 1'b0;
19551                           assign ace_q_rready = 1'b0;
19552                           wire nds_unused_ace_signals = |{ace_cmd_ready,ace_xrf_rd1_valid,lx_src3};
19553                       end
19554                   endgenerate
19555                   assign ii_ex_i0_ctrl[186] = ii_i0_ctrl[249];
19556                   assign ii_ex_i0_ctrl[108] = ii_i0_ctrl[106];
19557                   assign ii_ex_i0_ctrl[184] = ii_i0_ctrl[227];
19558                   assign ii_ex_i0_ctrl[207] = ii_i0_ctrl[301];
19559                   assign ii_ex_i0_ctrl[212] = ii_i0_ctrl[308];
19560                   assign ii_ex_i0_ctrl[109] = ii_i0_ctrl[107];
19561                   assign ii_ex_i0_ctrl[110] = ii_i0_ctrl[108];
19562                   assign ii_ex_i0_ctrl[90] = ii_i0_ctrl[86];
19563                   assign ii_ex_i0_ctrl[103 +:2] = ii_i0_ctrl[100 +:2];
19564                   assign ii_ex_i0_ctrl[91 +:12] = ii_i0_ctrl[88 +:12];
19565                   assign ii_ex_i0_ctrl[43] = ii_i0_ctrl[42];
19566                   assign ii_ex_i0_ctrl[74] = ii_i0_ctrl[73];
19567                   assign ii_ex_i0_ctrl[47] = ii_i0_ctrl[46];
19568                   assign ii_ex_i0_ctrl[73] = ii_i0_ctrl[72];
19569                   assign ii_ex_i0_ctrl[46] = ii_i0_ctrl[45];
19570                   assign ii_ex_i0_ctrl[44] = ii_i0_ctrl[43];
19571                   assign ii_ex_i0_ctrl[71 +:2] = ii_i0_ctrl[70 +:2];
19572                   assign ii_ex_i0_ctrl[45] = ii_i0_ctrl[44];
19573                   assign ii_ex_i0_ctrl[49] = ii_i0_ctrl[48];
19574                   assign ii_ex_i0_ctrl[50 +:21] = ii_i0_ctrl[49 +:21];
19575                   assign ii_ex_i0_ctrl[188] = ii_i0_ctrl[251];
19576                   assign ii_ex_i0_ctrl[187] = ii_i0_ctrl[250];
19577                   assign ii_ex_i0_ctrl[155] = ii_i0_ctrl[197];
19578                   assign ii_ex_i0_ctrl[2] = ii_i0_ctrl[1];
19579                   assign ii_ex_i0_ctrl[3] = ii_i0_ctrl[2];
19580                   assign ii_ex_i0_ctrl[4] = ii_i0_ctrl[3];
19581                   assign ii_ex_i0_ctrl[13] = ii_i0_ctrl[12];
19582                   assign ii_ex_i0_ctrl[14] = ii_i0_ctrl[13];
19583                   assign ii_ex_i0_ctrl[20] = ii_i0_ctrl[19];
19584                   assign ii_ex_i0_ctrl[24 +:4] = ii_i0_ctrl[23 +:4];
19585                   assign ii_ex_i0_ctrl[28] = ii_i0_ctrl[27];
19586                   assign ii_ex_i0_ctrl[29] = ii_i0_ctrl[28];
19587                   assign ii_ex_i0_ctrl[30] = ii_i0_ctrl[29];
19588                   assign ii_ex_i0_ctrl[31] = ii_i0_ctrl[30];
19589                   assign ii_ex_i0_ctrl[32] = ii_i0_ctrl[31];
19590                   assign ii_ex_i0_ctrl[33] = ii_i0_ctrl[32];
19591                   assign ii_ex_i0_ctrl[34] = ii_i0_ctrl[33];
19592                   assign ii_ex_i0_ctrl[35] = ii_i0_ctrl[34];
19593                   assign ii_ex_i0_ctrl[36] = ii_i0_ctrl[35];
19594                   assign ii_ex_i0_ctrl[15] = ii_i0_ctrl[14];
19595                   assign ii_ex_i0_ctrl[23] = ii_i0_ctrl[22];
19596                   assign ii_ex_i0_ctrl[16] = ii_i0_ctrl[15];
19597                   assign ii_ex_i0_ctrl[18] = ii_i0_ctrl[17];
19598                   assign ii_ex_i0_ctrl[17] = ii_i0_ctrl[16];
19599                   assign ii_ex_i0_ctrl[19] = ii_i0_ctrl[18];
19600                   assign ii_ex_i0_ctrl[11] = ii_i0_ctrl[10];
19601                   assign ii_ex_i0_ctrl[12] = ii_i0_ctrl[11];
19602                   assign ii_ex_i0_ctrl[21] = ii_i0_ctrl[20];
19603                   assign ii_ex_i0_ctrl[22] = ii_i0_ctrl[21];
19604                   assign ii_ex_i0_ctrl[37] = ii_i0_ctrl[36];
19605                   assign ii_ex_i0_ctrl[10] = ii_i0_ctrl[9];
19606                   assign ii_ex_i0_ctrl[6] = ii_i0_ctrl[5];
19607                   assign ii_ex_i0_ctrl[8] = ii_i0_ctrl[7];
19608                   assign ii_ex_i0_ctrl[5] = ii_i0_ctrl[4];
19609                   assign ii_ex_i0_ctrl[7] = ii_i0_ctrl[6];
19610                   assign ii_ex_i0_ctrl[9] = ii_i0_ctrl[8];
19611                   assign ii_ex_i0_ctrl[38 +:5] = ii_i0_ctrl[37 +:5];
19612                   assign ii_ex_i0_ctrl[192 +:5] = ii_i0_ctrl[255 +:5];
19613                   assign ii_ex_i0_ctrl[197] = ii_i0_ctrl[260];
19614                   assign ii_ex_i0_ctrl[198 +:5] = ii_i0_ctrl[261 +:5];
19615                   assign ii_ex_i0_ctrl[203] = ii_i0_ctrl[266];
19616                   assign ii_ex_i0_ctrl[140] = ii_i0_ctrl[174];
19617                   assign ii_ex_i0_ctrl[141] = ii_i0_ctrl[175];
19618                   assign ii_ex_i0_ctrl[138] = ii_i0_ctrl[172];
19619                   assign ii_ex_i0_ctrl[142] = ii_i0_ctrl[176];
19620                   assign ii_ex_i0_ctrl[143] = ii_i0_ctrl[177];
19621                   assign ii_ex_i0_ctrl[139] = ii_i0_ctrl[173];
19622                   assign ii_ex_i0_ctrl[144] = ii_i0_ctrl[178];
19623                   assign ii_ex_i0_ctrl[124 +:5] = ii_i0_ctrl[131 +:5];
19624                   assign ii_ex_i0_ctrl[129] = ii_i0_ctrl[136];
19625                   assign ii_ex_i0_ctrl[131] = ii_i0_ctrl[163];
19626                   assign ii_ex_i0_ctrl[0] = ii_i0_ctrl[0];
19627                   assign ii_ex_i0_ctrl[135] = ii_i0_ctrl[169];
19628                   assign ii_ex_i0_ctrl[137] = ii_i0_ctrl[171];
19629                   assign ii_ex_i0_ctrl[136] = ii_i0_ctrl[170];
19630                   assign ii_ex_i0_ctrl[148] = ii_i0_ctrl[179];
19631                   assign ii_ex_i0_ctrl[151] = ii_i0_ctrl[183];
19632                   assign ii_ex_i0_ctrl[134] = ii_i0_ctrl[168];
19633                   assign ii_ex_i0_ctrl[149] = ii_i0_ctrl[181];
19634                   assign ii_ex_i0_ctrl[150] = ii_i0_ctrl[182];
19635                   assign ii_ex_i0_ctrl[153] = ii_i0_ctrl[194];
19636                   assign ii_ex_i0_ctrl[152] = ii_i0_ctrl[193];
19637                   assign ii_ex_i0_ctrl[123] = ii_i0_ctrl[122];
19638                   assign ii_ex_i0_ctrl[205] = ii_i0_ctrl[293];
19639                   assign ii_ex_i0_ctrl[206] = ii_i0_ctrl[294];
19640                   assign ii_ex_i0_ctrl[211] = ii_i0_ctrl[306];
19641                   assign ii_ex_i0_ctrl[111 +:8] = ii_i0_ctrl[109 +:8];
19642                   assign ii_ex_i0_ctrl[119] = ii_i0_ctrl[117];
19643                   assign ii_ex_i0_ctrl[120 +:3] = ii_i0_ctrl[118 +:3];
19644                   assign ii_ex_i0_ctrl[160 +:2] = ii_i0_ctrl[225 +:2];
19645                   assign ii_ex_i1_ctrl[186] = ii_i1_ctrl[249];
19646                   assign ii_ex_i1_ctrl[108] = ii_i1_ctrl[106];
19647                   assign ii_ex_i1_ctrl[184] = ii_i1_ctrl[227];
19648                   assign ii_ex_i1_ctrl[207] = ii_i1_ctrl[301];
19649                   assign ii_ex_i1_ctrl[212] = ii_i1_ctrl[308];
19650                   assign ii_ex_i1_ctrl[109] = ii_i1_ctrl[107];
19651                   assign ii_ex_i1_ctrl[110] = ii_i1_ctrl[108];
19652                   assign ii_ex_i1_ctrl[90] = ii_i1_ctrl[86];
19653                   assign ii_ex_i1_ctrl[103 +:2] = ii_i1_ctrl[100 +:2];
19654                   assign ii_ex_i1_ctrl[91 +:12] = ii_i1_ctrl[88 +:12];
19655                   assign ii_ex_i1_ctrl[43] = ii_i1_ctrl[42];
19656                   assign ii_ex_i1_ctrl[74] = ii_i1_ctrl[73];
19657                   assign ii_ex_i1_ctrl[47] = ii_i1_ctrl[46];
19658                   assign ii_ex_i1_ctrl[73] = ii_i1_ctrl[72];
19659                   assign ii_ex_i1_ctrl[46] = ii_i1_ctrl[45];
19660                   assign ii_ex_i1_ctrl[44] = ii_i1_ctrl[43];
19661                   assign ii_ex_i1_ctrl[71 +:2] = ii_i1_ctrl[70 +:2];
19662                   assign ii_ex_i1_ctrl[45] = ii_i1_ctrl[44];
19663                   assign ii_ex_i1_ctrl[49] = ii_i1_ctrl[48];
19664                   assign ii_ex_i1_ctrl[50 +:21] = ii_i1_ctrl[49 +:21];
19665                   assign ii_ex_i1_ctrl[188] = ii_i1_ctrl[251];
19666                   assign ii_ex_i1_ctrl[187] = ii_i1_ctrl[250];
19667                   assign ii_ex_i1_ctrl[155] = ii_i1_ctrl[197];
19668                   assign ii_ex_i1_ctrl[2] = ii_i1_ctrl[1];
19669                   assign ii_ex_i1_ctrl[3] = ii_i1_ctrl[2];
19670                   assign ii_ex_i1_ctrl[4] = ii_i1_ctrl[3];
19671                   assign ii_ex_i1_ctrl[13] = ii_i1_ctrl[12];
19672                   assign ii_ex_i1_ctrl[14] = ii_i1_ctrl[13];
19673                   assign ii_ex_i1_ctrl[20] = ii_i1_ctrl[19];
19674                   assign ii_ex_i1_ctrl[24 +:4] = ii_i1_ctrl[23 +:4];
19675                   assign ii_ex_i1_ctrl[28] = ii_i1_ctrl[27];
19676                   assign ii_ex_i1_ctrl[29] = ii_i1_ctrl[28];
19677                   assign ii_ex_i1_ctrl[30] = ii_i1_ctrl[29];
19678                   assign ii_ex_i1_ctrl[31] = ii_i1_ctrl[30];
19679                   assign ii_ex_i1_ctrl[32] = ii_i1_ctrl[31];
19680                   assign ii_ex_i1_ctrl[33] = ii_i1_ctrl[32];
19681                   assign ii_ex_i1_ctrl[34] = ii_i1_ctrl[33];
19682                   assign ii_ex_i1_ctrl[35] = ii_i1_ctrl[34];
19683                   assign ii_ex_i1_ctrl[36] = ii_i1_ctrl[35];
19684                   assign ii_ex_i1_ctrl[15] = ii_i1_ctrl[14];
19685                   assign ii_ex_i1_ctrl[23] = ii_i1_ctrl[22];
19686                   assign ii_ex_i1_ctrl[16] = ii_i1_ctrl[15];
19687                   assign ii_ex_i1_ctrl[18] = ii_i1_ctrl[17];
19688                   assign ii_ex_i1_ctrl[17] = ii_i1_ctrl[16];
19689                   assign ii_ex_i1_ctrl[19] = ii_i1_ctrl[18];
19690                   assign ii_ex_i1_ctrl[11] = ii_i1_ctrl[10];
19691                   assign ii_ex_i1_ctrl[12] = ii_i1_ctrl[11];
19692                   assign ii_ex_i1_ctrl[21] = ii_i1_ctrl[20];
19693                   assign ii_ex_i1_ctrl[22] = ii_i1_ctrl[21];
19694                   assign ii_ex_i1_ctrl[37] = ii_i1_ctrl[36];
19695                   assign ii_ex_i1_ctrl[10] = ii_i1_ctrl[9];
19696                   assign ii_ex_i1_ctrl[6] = ii_i1_ctrl[5];
19697                   assign ii_ex_i1_ctrl[8] = ii_i1_ctrl[7];
19698                   assign ii_ex_i1_ctrl[5] = ii_i1_ctrl[4];
19699                   assign ii_ex_i1_ctrl[7] = ii_i1_ctrl[6];
19700                   assign ii_ex_i1_ctrl[9] = ii_i1_ctrl[8];
19701                   assign ii_ex_i1_ctrl[38 +:5] = ii_i1_ctrl[37 +:5];
19702                   assign ii_ex_i1_ctrl[192 +:5] = ii_i1_ctrl[255 +:5];
19703                   assign ii_ex_i1_ctrl[197] = ii_i1_ctrl[260];
19704                   assign ii_ex_i1_ctrl[198 +:5] = ii_i1_ctrl[261 +:5];
19705                   assign ii_ex_i1_ctrl[203] = ii_i1_ctrl[266];
19706                   assign ii_ex_i1_ctrl[140] = ii_i1_ctrl[174];
19707                   assign ii_ex_i1_ctrl[141] = ii_i1_ctrl[175];
19708                   assign ii_ex_i1_ctrl[138] = ii_i1_ctrl[172];
19709                   assign ii_ex_i1_ctrl[142] = ii_i1_ctrl[176];
19710                   assign ii_ex_i1_ctrl[143] = ii_i1_ctrl[177];
19711                   assign ii_ex_i1_ctrl[139] = ii_i1_ctrl[173];
19712                   assign ii_ex_i1_ctrl[144] = ii_i1_ctrl[178];
19713                   assign ii_ex_i1_ctrl[124 +:5] = ii_i1_ctrl[131 +:5];
19714                   assign ii_ex_i1_ctrl[129] = ii_i1_ctrl[136];
19715                   assign ii_ex_i1_ctrl[131] = ii_i1_ctrl[163];
19716                   assign ii_ex_i1_ctrl[0] = ii_i1_ctrl[0];
19717                   assign ii_ex_i1_ctrl[135] = ii_i1_ctrl[169];
19718                   assign ii_ex_i1_ctrl[137] = ii_i1_ctrl[171];
19719                   assign ii_ex_i1_ctrl[136] = ii_i1_ctrl[170];
19720                   assign ii_ex_i1_ctrl[148] = ii_i1_ctrl[179];
19721                   assign ii_ex_i1_ctrl[151] = ii_i1_ctrl[183];
19722                   assign ii_ex_i1_ctrl[134] = ii_i1_ctrl[168];
19723                   assign ii_ex_i1_ctrl[149] = ii_i1_ctrl[181];
19724                   assign ii_ex_i1_ctrl[150] = ii_i1_ctrl[182];
19725                   assign ii_ex_i1_ctrl[153] = ii_i1_ctrl[194];
19726                   assign ii_ex_i1_ctrl[152] = ii_i1_ctrl[193];
19727                   assign ii_ex_i1_ctrl[123] = ii_i1_ctrl[122];
19728                   assign ii_ex_i1_ctrl[205] = ii_i1_ctrl[293];
19729                   assign ii_ex_i1_ctrl[206] = ii_i1_ctrl[294];
19730                   assign ii_ex_i1_ctrl[211] = ii_i1_ctrl[306];
19731                   assign ii_ex_i1_ctrl[111 +:8] = ii_i1_ctrl[109 +:8];
19732                   assign ii_ex_i1_ctrl[119] = ii_i1_ctrl[117];
19733                   assign ii_ex_i1_ctrl[120 +:3] = ii_i1_ctrl[118 +:3];
19734                   assign ii_ex_i1_ctrl[160 +:2] = ii_i1_ctrl[225 +:2];
19735                   assign ii_ex_i0_ctrl[1] = ace_sync_ack_status;
19736                   assign ii_ex_i1_ctrl[1] = 1'b0;
19737                   assign ii_ex_valid[0] = ii_alive[0] &amp; ~ii_i0_stall;
19738                   assign ii_ex_valid[1] = ii_alive[1] &amp; ~ii_i1_stall;
19739                   assign ii_vpu_i0_ctrl[5] = ii_i0_ctrl[189];
19740                   assign ii_vpu_i0_ctrl[1] = ii_i0_ctrl[185];
19741                   assign ii_vpu_i0_ctrl[6] = ii_i0_ctrl[190];
19742                   assign ii_vpu_i0_ctrl[2] = ii_i0_ctrl[186];
19743                   assign ii_vpu_i0_ctrl[4] = ii_i0_ctrl[188];
19744                   assign ii_vpu_i0_ctrl[8] = ii_i0_ctrl[192];
19745                   assign ii_vpu_i0_ctrl[3] = ii_i0_ctrl[187];
19746                   assign ii_vpu_i0_ctrl[7] = ii_i0_ctrl[191];
19747                   assign ii_vpu_i0_ctrl[0] = ii_i0_ctrl[184];
19748                   assign ii_vpu_i0_ctrl[9] = ii_i0_ctrl[195];
19749                   assign ii_vpu_i0_ctrl[13] = ii_i0_ctrl[311];
19750                   assign ii_vpu_i0_ctrl[14] = ii_i0_ctrl[313];
19751                   assign ii_vpu_i0_ctrl[15] = ii_i0_ctrl[314];
19752                   assign ii_vpu_i0_ctrl[16] = ii_i0_ctrl[315];
19753                   assign ii_vpu_i0_ctrl[11] = ii_i0_ctrl[309];
19754                   assign ii_vpu_i0_ctrl[12] = ii_i0_ctrl[310];
19755                   assign ii_vpu_i1_ctrl[5] = ii_i1_ctrl[189];
19756                   assign ii_vpu_i1_ctrl[1] = ii_i1_ctrl[185];
19757                   assign ii_vpu_i1_ctrl[6] = ii_i1_ctrl[190];
19758                   assign ii_vpu_i1_ctrl[2] = ii_i1_ctrl[186];
19759                   assign ii_vpu_i1_ctrl[4] = ii_i1_ctrl[188];
19760                   assign ii_vpu_i1_ctrl[8] = ii_i1_ctrl[192];
19761                   assign ii_vpu_i1_ctrl[3] = ii_i1_ctrl[187];
19762                   assign ii_vpu_i1_ctrl[7] = ii_i1_ctrl[191];
19763                   assign ii_vpu_i1_ctrl[0] = ii_i1_ctrl[184];
19764                   assign ii_vpu_i1_ctrl[9] = ii_i1_ctrl[195];
19765                   assign ii_vpu_i1_ctrl[13] = ii_i1_ctrl[311];
19766                   assign ii_vpu_i1_ctrl[14] = ii_i1_ctrl[313];
19767                   assign ii_vpu_i1_ctrl[15] = ii_i1_ctrl[314];
19768                   assign ii_vpu_i1_ctrl[16] = ii_i1_ctrl[315];
19769                   assign ii_vpu_i1_ctrl[11] = ii_i1_ctrl[309];
19770                   assign ii_vpu_i1_ctrl[12] = ii_i1_ctrl[310];
19771                   assign ii_vpu_i0_ctrl[10] = ii_vpu_i0_op1_hazard;
19772                   assign ii_vpu_i1_ctrl[10] = ii_vpu_i1_op1_hazard;
19773                   assign ii_vpu_i0_op1_sel = ii_i0_ctrl[312];
19774                   assign ii_vpu_i1_op1_sel = ii_i1_ctrl[312];
19775                   assign ex_i0_valid = ex_valid[0];
19776                   assign ex_i1_valid = ex_valid[1];
19777                   always @(posedge core_clk or negedge core_reset_n) begin
19778      1/1              if (!core_reset_n) begin
19779      1/1                  ex_valid &lt;= 2'd0;
19780                       end
19781      1/1              else if (~lx_stall) begin
19782      1/1                  ex_valid &lt;= ii_ex_valid;
19783                       end
                        MISSING_ELSE
19784                   end
19785                   
19786                   assign ex_ctrl_en = ii_valid[0] &amp; ~lx_stall;
19787                   always @(posedge core_clk) begin
19788      1/1              if (ex_ctrl_en) begin
19789      1/1                  ex_src3_reg &lt;= ii_src3;
19790      1/1                  ex_src4_reg &lt;= ii_src4;
19791      1/1                  ex_src2_reg &lt;= ii_src2;
19792      1/1                  ex_src1_reg &lt;= ii_src1;
19793      1/1                  ex_mdu_bypass &lt;= ii_mdu_bypass;
19794      1/1                  ex_mdu_func &lt;= ii_mdu_func;
19795                       end
                        MISSING_ELSE
19796                   end
19797                   
19798                   always @(posedge core_clk or negedge core_reset_n) begin
19799      1/1              if (!core_reset_n) begin
19800      1/1                  ex_i0_pc &lt;= {EXTVALEN{1'b0}};
19801      1/1                  ex_i0_uinstr_pc &lt;= {(UINS_PCLEN - 2){1'b0}};
19802      1/1                  ex_i0_instr &lt;= 32'd0;
19803      1/1                  ex_i0_ctrl &lt;= {214{1'b0}};
19804      1/1                  ex_i0_val &lt;= {EXTVALEN{1'b0}};
19805      1/1                  ex_i0_pred_info &lt;= {12{1'b0}};
19806                       end
19807      1/1              else if (ex_ctrl_en) begin
19808      1/1                  ex_i0_pc &lt;= ii_i0_pc;
19809      1/1                  ex_i0_uinstr_pc &lt;= ii_i0_uinstr_pc;
19810      1/1                  ex_i0_instr &lt;= ii_i0_instr;
19811      1/1                  ex_i0_ctrl &lt;= ii_ex_i0_ctrl;
19812      1/1                  ex_i0_val &lt;= ii_i0_val;
19813      1/1                  ex_i0_pred_info &lt;= ii_i0_pred_info;
19814                       end
                        MISSING_ELSE
19815                   end
19816                   
19817                   always @(posedge core_clk or negedge core_reset_n) begin
19818      1/1              if (!core_reset_n) begin
19819      1/1                  ex_i1_pc &lt;= {EXTVALEN{1'b0}};
19820      1/1                  ex_i1_uinstr_pc &lt;= {(UINS_PCLEN - 2){1'b0}};
19821      1/1                  ex_i1_instr &lt;= 32'd0;
19822      1/1                  ex_i1_ctrl &lt;= {214{1'b0}};
19823      1/1                  ex_i1_val &lt;= {EXTVALEN{1'b0}};
19824      1/1                  ex_i1_pred_info &lt;= {12{1'b0}};
19825                       end
19826      1/1              else if (ex_ctrl_en) begin
19827      1/1                  ex_i1_pc &lt;= ii_i1_pc;
19828      1/1                  ex_i1_uinstr_pc &lt;= ii_i1_uinstr_pc;
19829      1/1                  ex_i1_instr &lt;= ii_i1_instr;
19830      1/1                  ex_i1_ctrl &lt;= ii_ex_i1_ctrl;
19831      1/1                  ex_i1_val &lt;= ii_i1_val;
19832      1/1                  ex_i1_pred_info &lt;= ii_i1_pred_info;
19833                       end
                        MISSING_ELSE
19834                   end
19835                   
19836                   assign ex_alive[0] = ex_i0_valid &amp; ~wb_kill &amp; ~mm_i0_kill &amp; ~mm_i1_kill;
19837                   assign ex_alive[1] = ex_i1_valid &amp; ~wb_kill &amp; ~mm_i0_kill &amp; ~mm_i1_kill;
19838                   assign ex_abort[0] = ex_i0_ctrl[154] | ex_i0_ctrl[204] | ex_i0_ctrl[213];
19839                   assign ex_abort[1] = ex_i1_ctrl[154] | ex_i1_ctrl[204] | ex_i1_ctrl[213];
19840                   assign ex_doable[0] = ex_alive[0] &amp; ~ex_abort[0];
19841                   assign ex_doable[1] = ex_alive[1] &amp; ~ex_abort[1];
19842                   assign alu0_op0 = ex_src1_reg;
19843                   assign alu0_op1 = ex_src2_reg;
19844                   assign alu0_func[0] = ex_i0_ctrl[2];
19845                   assign alu0_func[1] = ex_i0_ctrl[3];
19846                   assign alu0_func[2] = ex_i0_ctrl[4];
19847                   assign alu0_func[11] = ex_i0_ctrl[13];
19848                   assign alu0_func[12] = ex_i0_ctrl[14];
19849                   assign alu0_func[18] = ex_i0_ctrl[20];
19850                   assign alu0_func[22 +:4] = ex_i0_ctrl[24 +:4];
19851                   assign alu0_func[26] = ex_i0_ctrl[28];
19852                   assign alu0_func[27] = ex_i0_ctrl[29];
19853                   assign alu0_func[28] = ex_i0_ctrl[30];
19854                   assign alu0_func[29] = ex_i0_ctrl[31];
19855                   assign alu0_func[30] = ex_i0_ctrl[32];
19856                   assign alu0_func[31] = ex_i0_ctrl[33];
19857                   assign alu0_func[32] = ex_i0_ctrl[34];
19858                   assign alu0_func[33] = ex_i0_ctrl[35];
19859                   assign alu0_func[34] = ex_i0_ctrl[36];
19860                   assign alu0_func[13] = ex_i0_ctrl[15];
19861                   assign alu0_func[21] = ex_i0_ctrl[23];
19862                   assign alu0_func[14] = ex_i0_ctrl[16];
19863                   assign alu0_func[16] = ex_i0_ctrl[18];
19864                   assign alu0_func[15] = ex_i0_ctrl[17];
19865                   assign alu0_func[17] = ex_i0_ctrl[19];
19866                   assign alu0_func[9] = ex_i0_ctrl[11];
19867                   assign alu0_func[10] = ex_i0_ctrl[12];
19868                   assign alu0_func[19] = ex_i0_ctrl[21];
19869                   assign alu0_func[20] = ex_i0_ctrl[22];
19870                   assign alu0_func[35] = ex_i0_ctrl[37];
19871                   assign alu0_func[8] = ex_i0_ctrl[10];
19872                   assign alu0_func[4] = ex_i0_ctrl[6];
19873                   assign alu0_func[6] = ex_i0_ctrl[8];
19874                   assign alu0_func[3] = ex_i0_ctrl[5];
19875                   assign alu0_func[5] = ex_i0_ctrl[7];
19876                   assign alu0_func[7] = ex_i0_ctrl[9];
19877                   assign alu1_func[0] = ex_i1_ctrl[2];
19878                   assign alu1_func[1] = ex_i1_ctrl[3];
19879                   assign alu1_func[2] = ex_i1_ctrl[4];
19880                   assign alu1_func[11] = ex_i1_ctrl[13];
19881                   assign alu1_func[12] = ex_i1_ctrl[14];
19882                   assign alu1_func[18] = ex_i1_ctrl[20];
19883                   assign alu1_func[22 +:4] = ex_i1_ctrl[24 +:4];
19884                   assign alu1_func[26] = ex_i1_ctrl[28];
19885                   assign alu1_func[27] = ex_i1_ctrl[29];
19886                   assign alu1_func[28] = ex_i1_ctrl[30];
19887                   assign alu1_func[29] = ex_i1_ctrl[31];
19888                   assign alu1_func[30] = ex_i1_ctrl[32];
19889                   assign alu1_func[31] = ex_i1_ctrl[33];
19890                   assign alu1_func[32] = ex_i1_ctrl[34];
19891                   assign alu1_func[33] = ex_i1_ctrl[35];
19892                   assign alu1_func[34] = ex_i1_ctrl[36];
19893                   assign alu1_func[13] = ex_i1_ctrl[15];
19894                   assign alu1_func[21] = ex_i1_ctrl[23];
19895                   assign alu1_func[14] = ex_i1_ctrl[16];
19896                   assign alu1_func[16] = ex_i1_ctrl[18];
19897                   assign alu1_func[15] = ex_i1_ctrl[17];
19898                   assign alu1_func[17] = ex_i1_ctrl[19];
19899                   assign alu1_func[9] = ex_i1_ctrl[11];
19900                   assign alu1_func[10] = ex_i1_ctrl[12];
19901                   assign alu1_func[19] = ex_i1_ctrl[21];
19902                   assign alu1_func[20] = ex_i1_ctrl[22];
19903                   assign alu1_func[35] = ex_i1_ctrl[37];
19904                   assign alu1_func[8] = ex_i1_ctrl[10];
19905                   assign alu1_func[4] = ex_i1_ctrl[6];
19906                   assign alu1_func[6] = ex_i1_ctrl[8];
19907                   assign alu1_func[3] = ex_i1_ctrl[5];
19908                   assign alu1_func[5] = ex_i1_ctrl[7];
19909                   assign alu1_func[7] = ex_i1_ctrl[9];
19910                   wire [3:0] ex_i1_bypass = ex_i1_ctrl[75 +:4];
19911                   assign alu1_op0 = ({32{ex_i1_bypass[0]}} &amp; ex_src3_reg) | ({32{ex_i1_bypass[1]}} &amp; alu0_bresult);
19912                   assign alu1_op1 = ({32{ex_i0_ctrl[79]}} &amp; ex_i1_calu_imm) | ({32{ex_i1_bypass[2] &amp; ~ex_i0_ctrl[79]}} &amp; ex_src4_reg) | ({32{ex_i1_bypass[3] &amp; ~ex_i0_ctrl[79]}} &amp; alu0_bresult);
19913                   assign alu1_bop0 = ({32{ex_i1_bypass[0]}} &amp; ex_src3_reg) | ({32{ex_i1_bypass[1]}} &amp; alu0_result);
19914                   assign alu1_bop1 = ({32{ex_i0_ctrl[79]}} &amp; ex_i1_calu_imm) | ({32{ex_i1_bypass[2] &amp; ~ex_i0_ctrl[79]}} &amp; ex_src4_reg) | ({32{ex_i1_bypass[3] &amp; ~ex_i0_ctrl[79]}} &amp; alu0_aresult);
19915                   assign bru0_op0 = ex_src1_reg;
19916                   assign bru0_op1 = ex_src2_reg;
19917                   assign bru1_op0 = alu1_op0;
19918                   assign bru1_op1 = alu1_op1;
19919                   assign bru1_bop0 = alu1_bop0;
19920                   assign bru1_bop1 = ({32{ex_i1_bypass[2]}} &amp; ex_src4_reg) | ({32{ex_i1_bypass[3]}} &amp; alu0_aresult);
19921                   assign bru0_pc = ex_i0_pc;
19922                   assign bru0_fn = ex_i0_ctrl[38 +:5];
19923                   assign bru0_offset = ex_i0_ctrl[50 +:21];
19924                   assign bru0_pred_info = ex_i0_pred_info;
19925                   assign bru0_pred_npc = ex_i0_val;
19926                   assign bru0_type[0] = ex_i0_ctrl[43];
19927                   assign bru0_type[1] = ex_i0_ctrl[74];
19928                   assign bru0_type[2] = ex_i0_ctrl[47];
19929                   assign bru0_type[3] = ex_i0_ctrl[73];
19930                   assign bru0_type[4] = ex_i0_ctrl[46];
19931                   assign bru0_type[5] = ex_i0_ctrl[44];
19932                   assign bru0_type[7] = ex_i0_ctrl[49];
19933                   assign bru0_type[8] = ex_i0_ctrl[48];
19934                   assign bru0_type[6] = ex_i0_postsync[0];
19935                   assign bru1_pc = ex_i1_pc;
19936                   assign bru1_fn = ex_i1_ctrl[38 +:5];
19937                   assign bru1_offset = ex_i1_ctrl[50 +:21];
19938                   assign bru1_pred_info = ex_i1_pred_info;
19939                   assign bru1_pred_npc = ex_i1_val;
19940                   assign bru1_type[0] = ex_i1_ctrl[43];
19941                   assign bru1_type[1] = ex_i1_ctrl[74];
19942                   assign bru1_type[2] = ex_i1_ctrl[47];
19943                   assign bru1_type[3] = ex_i1_ctrl[73];
19944                   assign bru1_type[4] = ex_i1_ctrl[46];
19945                   assign bru1_type[5] = ex_i1_ctrl[44];
19946                   assign bru1_type[7] = ex_i1_ctrl[49];
19947                   assign bru1_type[8] = ex_i1_ctrl[48];
19948                   assign bru1_type[6] = ex_i1_postsync[0];
19949                   assign mdu_req_valid = ~lx_stall &amp; ((ex_doable[0] &amp; ex_i0_ctrl[149]) | (ex_doable[1] &amp; ex_i1_ctrl[149]));
19950                   assign mdu_req_op0_reg = ex_i0_ctrl[149] | ex_i0_ctrl[150] ? ex_src1_reg : ex_src3_reg;
19951                   assign mdu_req_op1_reg = ex_i0_ctrl[149] | ex_i0_ctrl[150] ? ex_src2_reg : ex_src4_reg;
19952                   assign mdu_req_op0 = ({32{ex_mdu_bypass[0]}} &amp; mdu_req_op0_reg) | ({32{ex_mdu_bypass[1]}} &amp; mm_src2_reg) | ({32{ex_mdu_bypass[2]}} &amp; mm_src4_reg) | ({32{ex_mdu_bypass[3]}} &amp; lx_src2_reg) | ({32{ex_mdu_bypass[4]}} &amp; lx_src4_reg) | ({32{ex_mdu_bypass[5]}} &amp; ls_resp_result) | ({32{ex_mdu_bypass[6]}} &amp; wb_rd1_wdata) | ({32{ex_mdu_bypass[7]}} &amp; wb_rd2_wdata);
19953                   assign mdu_req_op1 = ({32{ex_mdu_bypass[8]}} &amp; mdu_req_op1_reg) | ({32{ex_mdu_bypass[9]}} &amp; mm_src2_reg) | ({32{ex_mdu_bypass[10]}} &amp; mm_src4_reg) | ({32{ex_mdu_bypass[11]}} &amp; lx_src2_reg) | ({32{ex_mdu_bypass[12]}} &amp; lx_src4_reg) | ({32{ex_mdu_bypass[13]}} &amp; ls_resp_result) | ({32{ex_mdu_bypass[14]}} &amp; wb_rd1_wdata) | ({32{ex_mdu_bypass[15]}} &amp; wb_rd2_wdata);
19954                   assign mdu_req_func = ex_mdu_func;
19955                   assign mdu_req_tag = ex_i0_ctrl[149] ? ex_i0_ctrl[192 +:5] : ex_i1_ctrl[192 +:5];
19956                   generate
19957                       if ((MULTIPLIER_INT == 0)) begin:gen_fast_mul_enabled
19958                           assign fmul_req = ~lx_stall &amp; ((ex_doable[0] &amp; ex_i0_ctrl[150]) | (ex_doable[1] &amp; ex_i1_ctrl[150]));
19959                           assign fmul_op0 = mdu_req_op0;
19960                           assign fmul_op1 = mdu_req_op1;
19961                           assign fmul_func = ex_mdu_func;
19962                           assign fmul_stall = lx_stall;
19963                       end
19964                       else begin:gen_fast_mul_disabled
19965                           assign fmul_req = 1'b0;
19966                           assign fmul_op0 = {32{1'b0}};
19967                           assign fmul_op1 = {32{1'b0}};
19968                           assign fmul_func = 4'b0;
19969                           assign fmul_stall = 1'b0;
19970                       end
19971                   endgenerate
19972                   assign vsetvl_op0 = ({32{ex_i0_valid &amp; ex_i0_vsetvl}} &amp; ex_src1_reg) | ({32{ex_i1_valid &amp; ex_i1_vsetvl}} &amp; ex_src3_reg);
19973                   assign vsetvl_op1 = ({32{ex_i0_valid &amp; ex_i0_vsetvl}} &amp; ex_src2_reg) | ({32{ex_i1_valid &amp; ex_i1_vsetvl}} &amp; ex_src4_reg);
19974                   assign ex_vtype = vsetvl_vtype;
19975                   assign ex_vl = vsetvl_result;
19976                   assign wb_vtype = 9'd0;
19977                   assign ex_vpu_vtype_sel = 5'd0;
19978                   assign vpu_req_valid = 2'd0;
19979                   assign vpu_req_vtype = 9'd0;
19980                   assign vpu_req_i0_op1 = 64'd0;
19981                   assign vpu_req_i1_op1 = 64'd0;
19982                   assign vpu_req_i0_op2 = 64'd0;
19983                   assign vpu_req_i1_op2 = 64'd0;
19984                   assign vpu_vtlb_flush = 1'b0;
19985                   assign vpu_cmt_valid = 1'b0;
19986                   assign vpu_cmt_kill = 1'b0;
19987                   assign vpu_cmt_i0_op1 = 64'd0;
19988                   assign vpu_cmt_i1_op1 = 64'd0;
19989                   assign ii_viq_size = 4'd0;
19990                   assign vpu_req_vl = 11'd0;
19991                   assign vpu_req_vstart = 10'd0;
19992                   assign vpu_req_i0_instr = 32'd0;
19993                   assign vpu_req_i1_instr = 32'd0;
19994                   assign vpu_req_i0_ctrl = {17{1'b0}};
19995                   assign vpu_req_i1_ctrl = {17{1'b0}};
19996                   assign ipipe_csr_vtype_wdata = {32{1'b0}};
19997                   assign ipipe_csr_vl_we = 1'b0;
19998                   assign ipipe_csr_vl_wdata = {32{1'b0}};
19999                   assign ipipe_csr_vtype_we = 1'b0;
20000                   assign vpu_req_ls_privilege = 2'b0;
20001                   assign ex_rd1_wdata = ({32{ex_i0_ctrl[155]}} &amp; bru0_link_result) | ({32{ex_i0_ctrl[132]}} &amp; alu0_result) | ({32{ex_i0_ctrl[135]}} &amp; ex_dsp_rd1) | ({32{ex_i0_ctrl[153]}} &amp; vsetvl_result);
20002                   assign ex_rd2_wdata = ({32{ex_i0_ctrl[203]}} &amp; ex_dsp_rd2) | ({32{~ex_i0_ctrl[203] &amp; ex_i1_ctrl[135]}} &amp; ex_dsp_rd1) | ({32{~ex_i0_ctrl[203] &amp; ex_i1_ctrl[155]}} &amp; bru1_link_result) | ({32{~ex_i0_ctrl[203] &amp; ex_i1_ctrl[153]}} &amp; vsetvl_result) | ({32{~ex_i0_ctrl[203] &amp; ex_i0_ctrl[79] &amp; bru0_reso_info[0]}} &amp; ex_src4_reg) | ({32{~ex_i0_ctrl[203] &amp; ex_i0_ctrl[79] &amp; ~bru0_reso_info[0]}} &amp; alu1_result) | ({32{~ex_i0_ctrl[203] &amp; ~ex_i0_ctrl[79] &amp; ex_i1_ctrl[132]}} &amp; alu1_result);
20003                   assign int_taken_mask_set = (ex_doable[0] &amp; ex_i0_ctrl[211]) | (ex_doable[1] &amp; ex_i1_ctrl[211]) | lx_pp_int_taken_mask_set;
20004                   assign int_taken_mask_clr = resume | wb_pp_int_taken_mask_clr | wb_kill;
20005                   assign int_taken_mask_en = int_taken_mask_set | int_taken_mask_clr;
20006                   assign int_taken_mask_nx = ~int_taken_mask_clr &amp; int_taken_mask_set;
20007                   always @(posedge core_clk or negedge core_reset_n) begin
20008      1/1              if (!core_reset_n) begin
20009      1/1                  int_taken_mask &lt;= 1'd0;
20010                       end
20011      1/1              else if (int_taken_mask_en) begin
20012      1/1                  int_taken_mask &lt;= int_taken_mask_nx;
20013                       end
                        MISSING_ELSE
20014                   end
20015                   
20016                   wire ex_i1_sel_rd2 = (ex_i0_ctrl[135] &amp; ~ex_i1_valid) | (ex_i1_ctrl[135] &amp; ex_i1_valid) | (ex_i1_ctrl[132] &amp; ex_i1_valid) | (ex_i1_ctrl[153] &amp; ex_i1_valid);
20017                   assign ex_src1 = ex_src1_reg;
20018                   assign ex_src2 = ex_i0_ctrl[143] ? fpu_fmv_result[31:0] : (ex_i0_ctrl[132] | ex_i0_ctrl[135] | ex_i0_ctrl[153]) ? ex_rd1_wdata : ex_src2_reg;
20019                   assign ex_src3 = ex_src3_reg;
20020                   assign ex_src4 = (ex_i1_ctrl[143] &amp; ex_doable[1]) ? fpu_fmv_result[31:0] : ex_i1_sel_rd2 ? ex_rd2_wdata : ex_src4_reg;
20021                   assign ex_mm_i0_ctrl[87] = ex_i0_ctrl[79] &amp; ex_i1_valid;
20022                   assign ex_mm_i1_ctrl[87] = 1'b0;
20023                   assign ex_mm_i0_ctrl[75 +:12] = ex_i0_ctrl[162 +:12];
20024                   assign ex_mm_i1_ctrl[75 +:12] = ex_i1_ctrl[162 +:12];
20025                   assign ex_mm_i0_ctrl[170 +:4] = 4'd0;
20026                   assign ex_mm_i1_ctrl[170 +:4] = ex_i1_ctrl[156 +:4];
20027                   assign ex_mm_i0_ctrl[177] = ex_i0_ctrl[183];
20028                   assign ex_mm_i1_ctrl[177] = ex_i1_ctrl[183];
20029                   assign ex_mm_i0_ctrl[168] = ex_i0_ctrl[154];
20030                   assign ex_mm_i1_ctrl[168] = ex_i1_ctrl[154];
20031                   assign ex_mm_i0_ctrl[196] = ex_i0_ctrl[204] | ex_i0_poisoned | (ex_i0_ctrl[185] &amp; ls_resp_nbload) | ex_mm_i0_random_replay;
20032                   assign ex_mm_i1_ctrl[196] = ex_i1_ctrl[204] | ex_i1_poisoned | (ex_i1_ctrl[185] &amp; ls_resp_nbload) | ex_mm_i1_random_replay;
20033                   assign ex_mm_i0_ctrl[178] = ex_i0_ctrl[186];
20034                   assign ex_mm_i0_ctrl[115] = ex_i0_ctrl[108];
20035                   assign ex_mm_i0_ctrl[176] = ex_i0_ctrl[184];
20036                   assign ex_mm_i0_ctrl[199] = ex_i0_ctrl[207];
20037                   assign ex_mm_i0_ctrl[203] = ex_i0_ctrl[212];
20038                   assign ex_mm_i0_ctrl[116] = ex_i0_ctrl[109];
20039                   assign ex_mm_i0_ctrl[117] = ex_i0_ctrl[110];
20040                   assign ex_mm_i0_ctrl[137] = ex_i0_ctrl[130];
20041                   assign ex_mm_i0_ctrl[97] = ex_i0_ctrl[90];
20042                   assign ex_mm_i0_ctrl[110 +:2] = ex_i0_ctrl[103 +:2];
20043                   assign ex_mm_i0_ctrl[98 +:12] = ex_i0_ctrl[91 +:12];
20044                   assign ex_mm_i0_ctrl[150] = ex_i0_ctrl[134];
20045                   assign ex_mm_i0_ctrl[148] = ex_i0_ctrl[132];
20046                   assign ex_mm_i0_ctrl[163] = ex_i0_ctrl[148];
20047                   assign ex_mm_i0_ctrl[166] = ex_i0_ctrl[151];
20048                   assign ex_mm_i0_ctrl[164] = ex_i0_ctrl[149];
20049                   assign ex_mm_i0_ctrl[165] = ex_i0_ctrl[150];
20050                   assign ex_mm_i0_ctrl[161] = ex_i0_ctrl[146];
20051                   assign ex_mm_i0_ctrl[162] = ex_i0_ctrl[147];
20052                   assign ex_mm_i0_ctrl[149] = ex_i0_ctrl[133];
20053                   assign ex_mm_i0_ctrl[151] = ex_i0_ctrl[135];
20054                   assign ex_mm_i0_ctrl[153] = ex_i0_ctrl[137];
20055                   assign ex_mm_i0_ctrl[152] = ex_i0_ctrl[136];
20056                   assign ex_mm_i0_ctrl[147] = ex_i0_ctrl[131];
20057                   assign ex_mm_i0_ctrl[0] = ex_i0_ctrl[0];
20058                   assign ex_mm_i0_ctrl[1] = ex_i0_ctrl[1];
20059                   assign ex_mm_i0_ctrl[167] = ex_i0_ctrl[153];
20060                   assign ex_mm_i0_ctrl[43] = ex_i0_ctrl[43];
20061                   assign ex_mm_i0_ctrl[74] = ex_i0_ctrl[74];
20062                   assign ex_mm_i0_ctrl[47] = ex_i0_ctrl[47];
20063                   assign ex_mm_i0_ctrl[73] = ex_i0_ctrl[73];
20064                   assign ex_mm_i0_ctrl[46] = ex_i0_ctrl[46];
20065                   assign ex_mm_i0_ctrl[44] = ex_i0_ctrl[44];
20066                   assign ex_mm_i0_ctrl[71 +:2] = ex_i0_ctrl[71 +:2];
20067                   assign ex_mm_i0_ctrl[45] = ex_i0_ctrl[45];
20068                   assign ex_mm_i0_ctrl[49] = ex_i0_ctrl[49];
20069                   assign ex_mm_i0_ctrl[50 +:21] = ex_i0_ctrl[50 +:21];
20070                   assign ex_mm_i0_ctrl[48] = ex_i0_ctrl[48];
20071                   assign ex_mm_i0_ctrl[181 +:3] = ex_i0_ctrl[189 +:3];
20072                   assign ex_mm_i0_ctrl[180] = ex_i0_ctrl[188];
20073                   assign ex_mm_i0_ctrl[179] = ex_i0_ctrl[187];
20074                   assign ex_mm_i0_ctrl[88 +:6] = ex_i0_ctrl[80 +:6];
20075                   assign ex_mm_i0_ctrl[94 +:3] = ex_i0_ctrl[86 +:3];
20076                   assign ex_mm_i0_ctrl[118 +:8] = ex_i0_ctrl[111 +:8];
20077                   assign ex_mm_i0_ctrl[126] = ex_i0_ctrl[119];
20078                   assign ex_mm_i0_ctrl[127 +:3] = ex_i0_ctrl[120 +:3];
20079                   assign ex_mm_i0_ctrl[112 +:3] = ex_i0_ctrl[105 +:3];
20080                   assign ex_mm_i0_ctrl[169] = ex_i0_ctrl[155];
20081                   assign ex_mm_i0_ctrl[2] = ex_i0_ctrl[2];
20082                   assign ex_mm_i0_ctrl[3] = ex_i0_ctrl[3];
20083                   assign ex_mm_i0_ctrl[4] = ex_i0_ctrl[4];
20084                   assign ex_mm_i0_ctrl[13] = ex_i0_ctrl[13];
20085                   assign ex_mm_i0_ctrl[14] = ex_i0_ctrl[14];
20086                   assign ex_mm_i0_ctrl[20] = ex_i0_ctrl[20];
20087                   assign ex_mm_i0_ctrl[24 +:4] = ex_i0_ctrl[24 +:4];
20088                   assign ex_mm_i0_ctrl[28] = ex_i0_ctrl[28];
20089                   assign ex_mm_i0_ctrl[29] = ex_i0_ctrl[29];
20090                   assign ex_mm_i0_ctrl[30] = ex_i0_ctrl[30];
20091                   assign ex_mm_i0_ctrl[31] = ex_i0_ctrl[31];
20092                   assign ex_mm_i0_ctrl[32] = ex_i0_ctrl[32];
20093                   assign ex_mm_i0_ctrl[33] = ex_i0_ctrl[33];
20094                   assign ex_mm_i0_ctrl[34] = ex_i0_ctrl[34];
20095                   assign ex_mm_i0_ctrl[35] = ex_i0_ctrl[35];
20096                   assign ex_mm_i0_ctrl[36] = ex_i0_ctrl[36];
20097                   assign ex_mm_i0_ctrl[15] = ex_i0_ctrl[15];
20098                   assign ex_mm_i0_ctrl[23] = ex_i0_ctrl[23];
20099                   assign ex_mm_i0_ctrl[16] = ex_i0_ctrl[16];
20100                   assign ex_mm_i0_ctrl[18] = ex_i0_ctrl[18];
20101                   assign ex_mm_i0_ctrl[17] = ex_i0_ctrl[17];
20102                   assign ex_mm_i0_ctrl[19] = ex_i0_ctrl[19];
20103                   assign ex_mm_i0_ctrl[11] = ex_i0_ctrl[11];
20104                   assign ex_mm_i0_ctrl[12] = ex_i0_ctrl[12];
20105                   assign ex_mm_i0_ctrl[21] = ex_i0_ctrl[21];
20106                   assign ex_mm_i0_ctrl[22] = ex_i0_ctrl[22];
20107                   assign ex_mm_i0_ctrl[37] = ex_i0_ctrl[37];
20108                   assign ex_mm_i0_ctrl[10] = ex_i0_ctrl[10];
20109                   assign ex_mm_i0_ctrl[6] = ex_i0_ctrl[6];
20110                   assign ex_mm_i0_ctrl[8] = ex_i0_ctrl[8];
20111                   assign ex_mm_i0_ctrl[5] = ex_i0_ctrl[5];
20112                   assign ex_mm_i0_ctrl[7] = ex_i0_ctrl[7];
20113                   assign ex_mm_i0_ctrl[9] = ex_i0_ctrl[9];
20114                   assign ex_mm_i0_ctrl[38 +:5] = ex_i0_ctrl[38 +:5];
20115                   assign ex_mm_i0_ctrl[184 +:5] = ex_i0_ctrl[192 +:5];
20116                   assign ex_mm_i0_ctrl[189] = ex_i0_ctrl[197];
20117                   assign ex_mm_i0_ctrl[190 +:5] = ex_i0_ctrl[198 +:5];
20118                   assign ex_mm_i0_ctrl[195] = ex_i0_ctrl[203];
20119                   assign ex_mm_i0_ctrl[156] = ex_i0_ctrl[140];
20120                   assign ex_mm_i0_ctrl[157] = ex_i0_ctrl[141];
20121                   assign ex_mm_i0_ctrl[154] = ex_i0_ctrl[138];
20122                   assign ex_mm_i0_ctrl[158] = ex_i0_ctrl[142];
20123                   assign ex_mm_i0_ctrl[159] = ex_i0_ctrl[143];
20124                   assign ex_mm_i0_ctrl[155] = ex_i0_ctrl[139];
20125                   assign ex_mm_i0_ctrl[160] = ex_i0_ctrl[144];
20126                   assign ex_mm_i0_ctrl[131 +:5] = ex_i0_ctrl[124 +:5];
20127                   assign ex_mm_i0_ctrl[136] = ex_i0_ctrl[129];
20128                   assign ex_mm_i0_ctrl[130] = ex_i0_ctrl[123];
20129                   assign ex_mm_i0_ctrl[197] = ex_i0_ctrl[205];
20130                   assign ex_mm_i0_ctrl[198] = ex_i0_ctrl[206];
20131                   assign ex_mm_i0_ctrl[174 +:2] = ex_i0_ctrl[160 +:2];
20132                   assign ex_mm_i0_ctrl[202] = ex_i0_ctrl[210];
20133                   assign ex_mm_i0_ctrl[201] = ex_i0_ctrl[209];
20134                   assign ex_mm_i0_ctrl[200] = ex_i0_ctrl[208];
20135                   assign ex_i0_reso_info = bru0_reso_info &amp; {13{ex_i0_ctrl[133]}};
20136                   assign ex_mm_i1_ctrl[178] = ex_i1_ctrl[186];
20137                   assign ex_mm_i1_ctrl[115] = ex_i1_ctrl[108];
20138                   assign ex_mm_i1_ctrl[176] = ex_i1_ctrl[184];
20139                   assign ex_mm_i1_ctrl[199] = ex_i1_ctrl[207];
20140                   assign ex_mm_i1_ctrl[203] = ex_i1_ctrl[212];
20141                   assign ex_mm_i1_ctrl[116] = ex_i1_ctrl[109];
20142                   assign ex_mm_i1_ctrl[117] = ex_i1_ctrl[110];
20143                   assign ex_mm_i1_ctrl[137] = ex_i1_ctrl[130];
20144                   assign ex_mm_i1_ctrl[97] = ex_i1_ctrl[90];
20145                   assign ex_mm_i1_ctrl[110 +:2] = ex_i1_ctrl[103 +:2];
20146                   assign ex_mm_i1_ctrl[98 +:12] = ex_i1_ctrl[91 +:12];
20147                   assign ex_mm_i1_ctrl[150] = ex_i1_ctrl[134];
20148                   assign ex_mm_i1_ctrl[148] = ex_i1_ctrl[132];
20149                   assign ex_mm_i1_ctrl[163] = ex_i1_ctrl[148];
20150                   assign ex_mm_i1_ctrl[166] = ex_i1_ctrl[151];
20151                   assign ex_mm_i1_ctrl[164] = ex_i1_ctrl[149];
20152                   assign ex_mm_i1_ctrl[165] = ex_i1_ctrl[150];
20153                   assign ex_mm_i1_ctrl[161] = ex_i1_ctrl[146];
20154                   assign ex_mm_i1_ctrl[162] = ex_i1_ctrl[147];
20155                   assign ex_mm_i1_ctrl[149] = ex_i1_ctrl[133];
20156                   assign ex_mm_i1_ctrl[151] = ex_i1_ctrl[135];
20157                   assign ex_mm_i1_ctrl[153] = ex_i1_ctrl[137];
20158                   assign ex_mm_i1_ctrl[152] = ex_i1_ctrl[136];
20159                   assign ex_mm_i1_ctrl[147] = ex_i1_ctrl[131];
20160                   assign ex_mm_i1_ctrl[0] = ex_i1_ctrl[0];
20161                   assign ex_mm_i1_ctrl[1] = ex_i1_ctrl[1];
20162                   assign ex_mm_i1_ctrl[167] = ex_i1_ctrl[153];
20163                   assign ex_mm_i1_ctrl[43] = ex_i1_ctrl[43];
20164                   assign ex_mm_i1_ctrl[74] = ex_i1_ctrl[74];
20165                   assign ex_mm_i1_ctrl[47] = ex_i1_ctrl[47];
20166                   assign ex_mm_i1_ctrl[73] = ex_i1_ctrl[73];
20167                   assign ex_mm_i1_ctrl[46] = ex_i1_ctrl[46];
20168                   assign ex_mm_i1_ctrl[44] = ex_i1_ctrl[44];
20169                   assign ex_mm_i1_ctrl[71 +:2] = ex_i1_ctrl[71 +:2];
20170                   assign ex_mm_i1_ctrl[45] = ex_i1_ctrl[45];
20171                   assign ex_mm_i1_ctrl[49] = ex_i1_ctrl[49];
20172                   assign ex_mm_i1_ctrl[50 +:21] = ex_i1_ctrl[50 +:21];
20173                   assign ex_mm_i1_ctrl[48] = ex_i1_ctrl[48];
20174                   assign ex_mm_i1_ctrl[181 +:3] = ex_i1_ctrl[189 +:3];
20175                   assign ex_mm_i1_ctrl[180] = ex_i1_ctrl[188];
20176                   assign ex_mm_i1_ctrl[179] = ex_i1_ctrl[187];
20177                   assign ex_mm_i1_ctrl[88 +:6] = ex_i1_ctrl[80 +:6];
20178                   assign ex_mm_i1_ctrl[94 +:3] = ex_i1_ctrl[86 +:3];
20179                   assign ex_mm_i1_ctrl[118 +:8] = ex_i1_ctrl[111 +:8];
20180                   assign ex_mm_i1_ctrl[126] = ex_i1_ctrl[119];
20181                   assign ex_mm_i1_ctrl[127 +:3] = ex_i1_ctrl[120 +:3];
20182                   assign ex_mm_i1_ctrl[112 +:3] = ex_i1_ctrl[105 +:3];
20183                   assign ex_mm_i1_ctrl[169] = ex_i1_ctrl[155];
20184                   assign ex_mm_i1_ctrl[2] = ex_i1_ctrl[2];
20185                   assign ex_mm_i1_ctrl[3] = ex_i1_ctrl[3];
20186                   assign ex_mm_i1_ctrl[4] = ex_i1_ctrl[4];
20187                   assign ex_mm_i1_ctrl[13] = ex_i1_ctrl[13];
20188                   assign ex_mm_i1_ctrl[14] = ex_i1_ctrl[14];
20189                   assign ex_mm_i1_ctrl[20] = ex_i1_ctrl[20];
20190                   assign ex_mm_i1_ctrl[24 +:4] = ex_i1_ctrl[24 +:4];
20191                   assign ex_mm_i1_ctrl[28] = ex_i1_ctrl[28];
20192                   assign ex_mm_i1_ctrl[29] = ex_i1_ctrl[29];
20193                   assign ex_mm_i1_ctrl[30] = ex_i1_ctrl[30];
20194                   assign ex_mm_i1_ctrl[31] = ex_i1_ctrl[31];
20195                   assign ex_mm_i1_ctrl[32] = ex_i1_ctrl[32];
20196                   assign ex_mm_i1_ctrl[33] = ex_i1_ctrl[33];
20197                   assign ex_mm_i1_ctrl[34] = ex_i1_ctrl[34];
20198                   assign ex_mm_i1_ctrl[35] = ex_i1_ctrl[35];
20199                   assign ex_mm_i1_ctrl[36] = ex_i1_ctrl[36];
20200                   assign ex_mm_i1_ctrl[15] = ex_i1_ctrl[15];
20201                   assign ex_mm_i1_ctrl[23] = ex_i1_ctrl[23];
20202                   assign ex_mm_i1_ctrl[16] = ex_i1_ctrl[16];
20203                   assign ex_mm_i1_ctrl[18] = ex_i1_ctrl[18];
20204                   assign ex_mm_i1_ctrl[17] = ex_i1_ctrl[17];
20205                   assign ex_mm_i1_ctrl[19] = ex_i1_ctrl[19];
20206                   assign ex_mm_i1_ctrl[11] = ex_i1_ctrl[11];
20207                   assign ex_mm_i1_ctrl[12] = ex_i1_ctrl[12];
20208                   assign ex_mm_i1_ctrl[21] = ex_i1_ctrl[21];
20209                   assign ex_mm_i1_ctrl[22] = ex_i1_ctrl[22];
20210                   assign ex_mm_i1_ctrl[37] = ex_i1_ctrl[37];
20211                   assign ex_mm_i1_ctrl[10] = ex_i1_ctrl[10];
20212                   assign ex_mm_i1_ctrl[6] = ex_i1_ctrl[6];
20213                   assign ex_mm_i1_ctrl[8] = ex_i1_ctrl[8];
20214                   assign ex_mm_i1_ctrl[5] = ex_i1_ctrl[5];
20215                   assign ex_mm_i1_ctrl[7] = ex_i1_ctrl[7];
20216                   assign ex_mm_i1_ctrl[9] = ex_i1_ctrl[9];
20217                   assign ex_mm_i1_ctrl[38 +:5] = ex_i1_ctrl[38 +:5];
20218                   assign ex_mm_i1_ctrl[184 +:5] = ex_i1_ctrl[192 +:5];
20219                   assign ex_mm_i1_ctrl[189] = ex_i1_ctrl[197];
20220                   assign ex_mm_i1_ctrl[190 +:5] = ex_i1_ctrl[198 +:5];
20221                   assign ex_mm_i1_ctrl[195] = ex_i1_ctrl[203];
20222                   assign ex_mm_i1_ctrl[156] = ex_i1_ctrl[140];
20223                   assign ex_mm_i1_ctrl[157] = ex_i1_ctrl[141];
20224                   assign ex_mm_i1_ctrl[154] = ex_i1_ctrl[138];
20225                   assign ex_mm_i1_ctrl[158] = ex_i1_ctrl[142];
20226                   assign ex_mm_i1_ctrl[159] = ex_i1_ctrl[143];
20227                   assign ex_mm_i1_ctrl[155] = ex_i1_ctrl[139];
20228                   assign ex_mm_i1_ctrl[160] = ex_i1_ctrl[144];
20229                   assign ex_mm_i1_ctrl[131 +:5] = ex_i1_ctrl[124 +:5];
20230                   assign ex_mm_i1_ctrl[136] = ex_i1_ctrl[129];
20231                   assign ex_mm_i1_ctrl[130] = ex_i1_ctrl[123];
20232                   assign ex_mm_i1_ctrl[197] = ex_i1_ctrl[205];
20233                   assign ex_mm_i1_ctrl[198] = ex_i1_ctrl[206];
20234                   assign ex_mm_i1_ctrl[174 +:2] = ex_i1_ctrl[160 +:2];
20235                   assign ex_mm_i1_ctrl[202] = ex_i1_ctrl[210];
20236                   assign ex_mm_i1_ctrl[201] = ex_i1_ctrl[209];
20237                   assign ex_mm_i1_ctrl[200] = ex_i1_ctrl[208];
20238                   assign ex_i1_reso_info = bru1_reso_info &amp; {13{ex_i1_ctrl[133]}};
20239                   assign ex_mm_i0_ctrl[204] = ex_i0_ctrl[213] | ex_i0_illegal_pp;
20240                   assign ex_mm_i1_ctrl[204] = ex_i1_ctrl[213] | ex_i1_illegal_pp;
20241                   assign ex_mm_i0_val = ex_i0_illegal_pp ? ex_i0_val : ex_i0_ctrl[213] ? ex_i0_val : ex_i0_ctrl[147] ? ex_i0_val : bru0_target;
20242                   assign ex_mm_i1_val = ex_i1_illegal_pp ? ex_i1_val : ex_i1_ctrl[213] ? ex_i1_val : ex_i1_ctrl[147] ? ex_i1_val : bru1_target;
20243                   wire mm_valid_en = ~lx_stall;
20244                   assign mm_i0_valid = mm_valid[0];
20245                   assign mm_i1_valid = mm_valid[1];
20246                   always @(posedge core_clk or negedge core_reset_n) begin
20247      1/1              if (!core_reset_n) begin
20248      1/1                  mm_valid &lt;= 2'd0;
20249                       end
20250      1/1              else if (mm_valid_en) begin
20251      1/1                  mm_valid &lt;= ex_alive;
20252                       end
                        MISSING_ELSE
20253                   end
20254                   
20255                   assign mm_ctrl_en = ex_i0_valid &amp; ~lx_stall;
20256                   always @(posedge core_clk) begin
20257      1/1              if (mm_ctrl_en) begin
20258      1/1                  mm_src1_reg &lt;= ex_src1;
20259      1/1                  mm_src2_reg &lt;= ex_src2;
20260      1/1                  mm_src3_reg &lt;= ex_src3;
20261      1/1                  mm_src4_reg &lt;= ex_src4;
20262                       end
                        MISSING_ELSE
20263                   end
20264                   
20265                   always @(posedge core_clk or negedge core_reset_n) begin
20266      1/1              if (!core_reset_n) begin
20267      1/1                  mm_i0_pc &lt;= {EXTVALEN{1'b0}};
20268      1/1                  mm_i0_uinstr_pc &lt;= {(UINS_PCLEN - 2){1'b0}};
20269      1/1                  mm_i0_ctrl &lt;= {205{1'b0}};
20270      1/1                  mm_i0_instr &lt;= 32'd0;
20271      1/1                  mm_i0_val &lt;= {EXTVALEN{1'b0}};
20272      1/1                  mm_i0_reso_info &lt;= {13{1'b0}};
20273      1/1                  mm_i0_pred_info &lt;= {12{1'b0}};
20274                       end
20275      1/1              else if (mm_ctrl_en) begin
20276      1/1                  mm_i0_pc &lt;= ex_i0_pc;
20277      1/1                  mm_i0_uinstr_pc &lt;= ex_i0_uinstr_pc;
20278      1/1                  mm_i0_instr &lt;= ex_i0_instr;
20279      1/1                  mm_i0_ctrl &lt;= ex_mm_i0_ctrl;
20280      1/1                  mm_i0_val &lt;= ex_mm_i0_val;
20281      1/1                  mm_i0_reso_info &lt;= ex_i0_reso_info;
20282      1/1                  mm_i0_pred_info &lt;= ex_i0_pred_info;
20283                       end
                        MISSING_ELSE
20284                   end
20285                   
20286                   always @(posedge core_clk or negedge core_reset_n) begin
20287      1/1              if (!core_reset_n) begin
20288      1/1                  mm_i1_pc &lt;= {EXTVALEN{1'b0}};
20289      1/1                  mm_i1_uinstr_pc &lt;= {(UINS_PCLEN - 2){1'b0}};
20290      1/1                  mm_i1_ctrl &lt;= {205{1'b0}};
20291      1/1                  mm_i1_instr &lt;= 32'd0;
20292      1/1                  mm_i1_val &lt;= {EXTVALEN{1'b0}};
20293      1/1                  mm_i1_reso_info &lt;= {13{1'b0}};
20294      1/1                  mm_i1_pred_info &lt;= {12{1'b0}};
20295                       end
20296      1/1              else if (mm_ctrl_en) begin
20297      1/1                  mm_i1_pc &lt;= ex_i1_pc;
20298      1/1                  mm_i1_uinstr_pc &lt;= ex_i1_uinstr_pc;
20299      1/1                  mm_i1_instr &lt;= ex_i1_instr;
20300      1/1                  mm_i1_ctrl &lt;= ex_mm_i1_ctrl;
20301      1/1                  mm_i1_val &lt;= ex_mm_i1_val;
20302      1/1                  mm_i1_reso_info &lt;= ex_i1_reso_info;
20303      1/1                  mm_i1_pred_info &lt;= ex_i1_pred_info;
20304                       end
                        MISSING_ELSE
20305                   end
20306                   
20307                   assign mm_alive[0] = mm_i0_valid &amp; ~wb_kill;
20308                   assign mm_alive[1] = mm_i1_valid &amp; ~wb_kill &amp; ~mm_i0_kill;
20309                   assign mm_i0_xcpt = mm_i0_ctrl[204] | mm_i0_val_misaligned;
20310                   assign mm_i1_xcpt = mm_i1_ctrl[204] | mm_i1_val_misaligned;
20311                   assign mm_i0_replay = mm_i0_ctrl[196];
20312                   assign mm_i1_replay = mm_i1_ctrl[196];
20313                   assign mm_i0_nbload_hazard = mm_i0_ctrl[177] &amp; ls_resp_nbload;
20314                   assign mm_i1_nbload_hazard = mm_i1_ctrl[177] &amp; ls_resp_nbload;
20315                   assign mm_abort[0] = mm_i0_ctrl[168] | mm_i0_xcpt | mm_i0_replay;
20316                   assign mm_abort[1] = mm_i1_ctrl[168] | mm_i1_xcpt | mm_i1_replay;
20317                   assign mm_lx_abort[0] = mm_abort[0] | mm_i0_nbload_hazard;
20318                   assign mm_lx_abort[1] = mm_abort[1] | mm_i1_nbload_hazard;
20319                   assign mm_doable[0] = mm_alive[0] &amp; ~mm_abort[0];
20320                   assign mm_doable[1] = mm_alive[1] &amp; ~mm_abort[1];
20321                   assign mm_uinstr_seg = mm_i0_ctrl[174 +:2];
20322                   assign mm_uinstr = (mm_uinstr_seg != 2'b11);
20323                   assign mm_i0_kill = mm_doable[0] &amp; mm_i0_mispred &amp; ~mm_i0_ctrl[87] &amp; (mm_i0_ctrl[149] | mm_i0_tb_mispred) &amp; ~mm_i0_ctrl[87];
20324                   assign mm_i1_kill = mm_doable[1] &amp; mm_i1_mispred &amp; (mm_i1_ctrl[149] | mm_i1_tb_mispred);
20325                   assign mm_i0_val_misaligned = mm_i0_reso_info[0] &amp; mm_i0_val[1] &amp; ~rvc_en;
20326                   assign mm_i1_val_misaligned = mm_i1_reso_info[0] &amp; mm_i1_val[1] &amp; ~rvc_en;
20327                   assign mm_i0_redirect = (mm_doable[0] &amp; mm_i0_mispred &amp; ~mm_i0_ctrl[87] &amp; mm_i0_ctrl[149] &amp; ~mm_i0_val_misaligned) | (mm_doable[0] &amp; mm_i0_mispred &amp; mm_i0_ctrl[149] &amp; mm_i0_ctrl[45]) | (mm_doable[0] &amp; mm_i0_mispred &amp; ~mm_i0_ctrl[87] &amp; mm_i0_tb_mispred);
20328                   assign mm_i1_redirect = (mm_doable[1] &amp; mm_i1_mispred &amp; mm_i1_ctrl[149] &amp; ~mm_i1_val_misaligned) | (mm_doable[1] &amp; mm_i1_mispred &amp; mm_i1_ctrl[149] &amp; mm_i1_ctrl[45]) | (mm_doable[1] &amp; mm_i1_mispred &amp; mm_i1_tb_mispred);
20329                   assign mm_i0_redirect_pc_hit_ilm = mm_i0_reso_info[0] ? mm_i0_reso_info[7] : mm_i0_reso_info[8];
20330                   assign mm_i1_redirect_pc_hit_ilm = mm_i1_reso_info[0] ? mm_i1_reso_info[7] : mm_i1_reso_info[8];
20331                   assign mm_i0_ras_ptr = mm_i0_ctrl[181 +:3];
20332                   assign mm_i1_ras_ptr = mm_i1_ctrl[181 +:3];
20333                   assign mm_i0_npc = mm_i0_reso_info[0] ? mm_i0_val[EXTVALEN - 1:0] : mm_i0_seq_npc[EXTVALEN - 1:0];
20334                   assign mm_i1_npc = mm_i1_reso_info[0] ? mm_i1_val[EXTVALEN - 1:0] : mm_i1_seq_npc[EXTVALEN - 1:0];
20335                   wire [11:0] mm_i0_bypass = mm_i0_ctrl[75 +:12];
20336                   wire [11:0] mm_i1_bypass = mm_i1_ctrl[75 +:12];
20337                   assign mm_rd1_wdata = mm_i0_ctrl[153] ? mm_dsp_rd1 : mm_src2_reg;
20338                   assign mm_rd2_wdata = (mm_i1_ctrl[153] &amp; mm_i1_valid) ? mm_dsp_rd1 : (mm_i0_ctrl[153] &amp; ~mm_i1_valid) ? mm_dsp_rd2 : mm_src4_reg;
20339                   assign mm_src1 = ({32{mm_i0_bypass[0]}} &amp; mm_src1_reg) | ({32{mm_i0_bypass[1]}} &amp; lx_rd1_wdata) | ({32{mm_i0_bypass[2]}} &amp; lx_rd2_wdata) | ({32{mm_i0_bypass[3]}} &amp; wb_rd1_wdata) | ({32{mm_i0_bypass[4]}} &amp; wb_rd2_wdata);
20340                   assign mm_src2 = ({32{mm_i0_bypass[6]}} &amp; mm_rd1_wdata) | ({32{mm_i0_bypass[7]}} &amp; lx_rd1_wdata) | ({32{mm_i0_bypass[8]}} &amp; lx_rd2_wdata) | ({32{mm_i0_bypass[9]}} &amp; wb_rd1_wdata) | ({32{mm_i0_bypass[10]}} &amp; wb_rd2_wdata);
20341                   assign mm_src3 = ({32{mm_i1_bypass[0]}} &amp; mm_src3_reg) | ({32{mm_i1_bypass[1]}} &amp; lx_rd1_wdata) | ({32{mm_i1_bypass[2]}} &amp; lx_rd2_wdata) | ({32{mm_i1_bypass[3]}} &amp; wb_rd1_wdata) | ({32{mm_i1_bypass[4]}} &amp; wb_rd2_wdata) | ({32{mm_i1_bypass[5] &amp; mm_i0_ctrl[158]}} &amp; fpu_fmis_result[31:0]) | ({32{mm_i1_bypass[5] &amp; mm_i0_ctrl[159]}} &amp; mm_src2_reg[31:0]);
20342                   assign mm_src4 = ({32{mm_i1_bypass[6]}} &amp; mm_rd2_wdata) | ({32{mm_i1_bypass[7]}} &amp; lx_rd1_wdata) | ({32{mm_i1_bypass[8]}} &amp; lx_rd2_wdata) | ({32{mm_i1_bypass[9]}} &amp; wb_rd1_wdata) | ({32{mm_i1_bypass[10]}} &amp; wb_rd2_wdata) | ({32{mm_i1_bypass[11] &amp; mm_i0_ctrl[158]}} &amp; fpu_fmis_result[31:0]) | ({32{mm_i1_bypass[11] &amp; mm_i0_ctrl[159]}} &amp; mm_src2_reg[31:0]);
20343                   assign mm_lx_i0_ctrl[155] = mm_i0_ctrl[178];
20344                   assign mm_lx_i0_ctrl[107] = mm_i0_ctrl[115];
20345                   assign mm_lx_i0_ctrl[154] = mm_i0_ctrl[176];
20346                   assign mm_lx_i0_ctrl[187] = mm_i0_ctrl[199];
20347                   assign mm_lx_i0_ctrl[191] = mm_i0_ctrl[203];
20348                   assign mm_lx_i0_ctrl[108] = mm_i0_ctrl[116];
20349                   assign mm_lx_i0_ctrl[109] = mm_i0_ctrl[117];
20350                   assign mm_lx_i0_ctrl[129] = mm_i0_ctrl[137];
20351                   assign mm_lx_i0_ctrl[89] = mm_i0_ctrl[97];
20352                   assign mm_lx_i0_ctrl[102 +:2] = mm_i0_ctrl[110 +:2];
20353                   assign mm_lx_i0_ctrl[90 +:12] = mm_i0_ctrl[98 +:12];
20354                   assign mm_lx_i0_ctrl[132] = mm_i0_ctrl[150];
20355                   assign mm_lx_i0_ctrl[131] = mm_i0_ctrl[148];
20356                   assign mm_lx_i0_ctrl[145] = mm_i0_ctrl[163];
20357                   assign mm_lx_i0_ctrl[148] = mm_i0_ctrl[166];
20358                   assign mm_lx_i0_ctrl[146] = mm_i0_ctrl[164];
20359                   assign mm_lx_i0_ctrl[147] = mm_i0_ctrl[165];
20360                   assign mm_lx_i0_ctrl[143] = mm_i0_ctrl[161];
20361                   assign mm_lx_i0_ctrl[144] = mm_i0_ctrl[162];
20362                   assign mm_lx_i0_ctrl[133] = mm_i0_ctrl[151];
20363                   assign mm_lx_i0_ctrl[135] = mm_i0_ctrl[153];
20364                   assign mm_lx_i0_ctrl[134] = mm_i0_ctrl[152];
20365                   assign mm_lx_i0_ctrl[130] = mm_i0_ctrl[147];
20366                   assign mm_lx_i0_ctrl[0] = mm_i0_ctrl[0];
20367                   assign mm_lx_i0_ctrl[1] = mm_i0_ctrl[1];
20368                   assign mm_lx_i0_ctrl[149] = mm_i0_ctrl[167];
20369                   assign mm_lx_i0_ctrl[158 +:3] = mm_i0_ctrl[181 +:3];
20370                   assign mm_lx_i0_ctrl[43] = mm_i0_ctrl[43];
20371                   assign mm_lx_i0_ctrl[74] = mm_i0_ctrl[74];
20372                   assign mm_lx_i0_ctrl[47] = mm_i0_ctrl[47];
20373                   assign mm_lx_i0_ctrl[73] = mm_i0_ctrl[73];
20374                   assign mm_lx_i0_ctrl[46] = mm_i0_ctrl[46];
20375                   assign mm_lx_i0_ctrl[44] = mm_i0_ctrl[44];
20376                   assign mm_lx_i0_ctrl[71 +:2] = mm_i0_ctrl[71 +:2];
20377                   assign mm_lx_i0_ctrl[45] = mm_i0_ctrl[45];
20378                   assign mm_lx_i0_ctrl[49] = mm_i0_ctrl[49];
20379                   assign mm_lx_i0_ctrl[50 +:21] = mm_i0_ctrl[50 +:21];
20380                   assign mm_lx_i0_ctrl[48] = mm_i0_ctrl[48];
20381                   assign mm_lx_i0_ctrl[157] = mm_i0_ctrl[180];
20382                   assign mm_lx_i0_ctrl[156] = mm_i0_ctrl[179];
20383                   assign mm_lx_i0_ctrl[86 +:3] = mm_i0_ctrl[94 +:3];
20384                   assign mm_lx_i0_ctrl[110 +:8] = mm_i0_ctrl[118 +:8];
20385                   assign mm_lx_i0_ctrl[118] = mm_i0_ctrl[126];
20386                   assign mm_lx_i0_ctrl[119 +:3] = mm_i0_ctrl[127 +:3];
20387                   assign mm_lx_i0_ctrl[104 +:3] = mm_i0_ctrl[112 +:3];
20388                   assign mm_lx_i0_ctrl[151] = mm_i0_ctrl[169];
20389                   assign mm_lx_i0_ctrl[79] = mm_i0_ctrl[87];
20390                   assign mm_lx_i0_ctrl[2] = mm_i0_ctrl[2];
20391                   assign mm_lx_i0_ctrl[3] = mm_i0_ctrl[3];
20392                   assign mm_lx_i0_ctrl[4] = mm_i0_ctrl[4];
20393                   assign mm_lx_i0_ctrl[13] = mm_i0_ctrl[13];
20394                   assign mm_lx_i0_ctrl[14] = mm_i0_ctrl[14];
20395                   assign mm_lx_i0_ctrl[20] = mm_i0_ctrl[20];
20396                   assign mm_lx_i0_ctrl[24 +:4] = mm_i0_ctrl[24 +:4];
20397                   assign mm_lx_i0_ctrl[28] = mm_i0_ctrl[28];
20398                   assign mm_lx_i0_ctrl[29] = mm_i0_ctrl[29];
20399                   assign mm_lx_i0_ctrl[30] = mm_i0_ctrl[30];
20400                   assign mm_lx_i0_ctrl[31] = mm_i0_ctrl[31];
20401                   assign mm_lx_i0_ctrl[32] = mm_i0_ctrl[32];
20402                   assign mm_lx_i0_ctrl[33] = mm_i0_ctrl[33];
20403                   assign mm_lx_i0_ctrl[34] = mm_i0_ctrl[34];
20404                   assign mm_lx_i0_ctrl[35] = mm_i0_ctrl[35];
20405                   assign mm_lx_i0_ctrl[36] = mm_i0_ctrl[36];
20406                   assign mm_lx_i0_ctrl[15] = mm_i0_ctrl[15];
20407                   assign mm_lx_i0_ctrl[23] = mm_i0_ctrl[23];
20408                   assign mm_lx_i0_ctrl[16] = mm_i0_ctrl[16];
20409                   assign mm_lx_i0_ctrl[18] = mm_i0_ctrl[18];
20410                   assign mm_lx_i0_ctrl[17] = mm_i0_ctrl[17];
20411                   assign mm_lx_i0_ctrl[19] = mm_i0_ctrl[19];
20412                   assign mm_lx_i0_ctrl[11] = mm_i0_ctrl[11];
20413                   assign mm_lx_i0_ctrl[12] = mm_i0_ctrl[12];
20414                   assign mm_lx_i0_ctrl[21] = mm_i0_ctrl[21];
20415                   assign mm_lx_i0_ctrl[22] = mm_i0_ctrl[22];
20416                   assign mm_lx_i0_ctrl[37] = mm_i0_ctrl[37];
20417                   assign mm_lx_i0_ctrl[10] = mm_i0_ctrl[10];
20418                   assign mm_lx_i0_ctrl[6] = mm_i0_ctrl[6];
20419                   assign mm_lx_i0_ctrl[8] = mm_i0_ctrl[8];
20420                   assign mm_lx_i0_ctrl[5] = mm_i0_ctrl[5];
20421                   assign mm_lx_i0_ctrl[7] = mm_i0_ctrl[7];
20422                   assign mm_lx_i0_ctrl[9] = mm_i0_ctrl[9];
20423                   assign mm_lx_i0_ctrl[38 +:5] = mm_i0_ctrl[38 +:5];
20424                   assign mm_lx_i0_ctrl[161 +:5] = mm_i0_ctrl[184 +:5];
20425                   assign mm_lx_i0_ctrl[166] = mm_i0_ctrl[189];
20426                   assign mm_lx_i0_ctrl[167 +:5] = mm_i0_ctrl[190 +:5];
20427                   assign mm_lx_i0_ctrl[172] = mm_i0_ctrl[195];
20428                   assign mm_lx_i0_ctrl[138] = mm_i0_ctrl[156];
20429                   assign mm_lx_i0_ctrl[139] = mm_i0_ctrl[157];
20430                   assign mm_lx_i0_ctrl[136] = mm_i0_ctrl[154];
20431                   assign mm_lx_i0_ctrl[140] = mm_i0_ctrl[158];
20432                   assign mm_lx_i0_ctrl[141] = mm_i0_ctrl[159];
20433                   assign mm_lx_i0_ctrl[137] = mm_i0_ctrl[155];
20434                   assign mm_lx_i0_ctrl[142] = mm_i0_ctrl[160];
20435                   assign mm_lx_i0_ctrl[123 +:5] = mm_i0_ctrl[131 +:5];
20436                   assign mm_lx_i0_ctrl[128] = mm_i0_ctrl[136];
20437                   assign mm_lx_i0_ctrl[122] = mm_i0_ctrl[130];
20438                   assign mm_lx_i0_ctrl[182] = mm_i0_ctrl[197];
20439                   assign mm_lx_i0_ctrl[183] = mm_i0_ctrl[198];
20440                   assign mm_lx_i0_ctrl[152 +:2] = mm_i0_ctrl[174 +:2];
20441                   assign mm_lx_i0_ctrl[190] = mm_i0_ctrl[202];
20442                   assign mm_lx_i0_ctrl[189] = mm_i0_ctrl[201];
20443                   assign mm_lx_i0_ctrl[188] = mm_i0_ctrl[200];
20444                   assign mm_lx_i1_ctrl[155] = mm_i1_ctrl[178];
20445                   assign mm_lx_i1_ctrl[107] = mm_i1_ctrl[115];
20446                   assign mm_lx_i1_ctrl[154] = mm_i1_ctrl[176];
20447                   assign mm_lx_i1_ctrl[187] = mm_i1_ctrl[199];
20448                   assign mm_lx_i1_ctrl[191] = mm_i1_ctrl[203];
20449                   assign mm_lx_i1_ctrl[108] = mm_i1_ctrl[116];
20450                   assign mm_lx_i1_ctrl[109] = mm_i1_ctrl[117];
20451                   assign mm_lx_i1_ctrl[129] = mm_i1_ctrl[137];
20452                   assign mm_lx_i1_ctrl[89] = mm_i1_ctrl[97];
20453                   assign mm_lx_i1_ctrl[102 +:2] = mm_i1_ctrl[110 +:2];
20454                   assign mm_lx_i1_ctrl[90 +:12] = mm_i1_ctrl[98 +:12];
20455                   assign mm_lx_i1_ctrl[132] = mm_i1_ctrl[150];
20456                   assign mm_lx_i1_ctrl[131] = mm_i1_ctrl[148];
20457                   assign mm_lx_i1_ctrl[145] = mm_i1_ctrl[163];
20458                   assign mm_lx_i1_ctrl[148] = mm_i1_ctrl[166];
20459                   assign mm_lx_i1_ctrl[146] = mm_i1_ctrl[164];
20460                   assign mm_lx_i1_ctrl[147] = mm_i1_ctrl[165];
20461                   assign mm_lx_i1_ctrl[143] = mm_i1_ctrl[161];
20462                   assign mm_lx_i1_ctrl[144] = mm_i1_ctrl[162];
20463                   assign mm_lx_i1_ctrl[133] = mm_i1_ctrl[151];
20464                   assign mm_lx_i1_ctrl[135] = mm_i1_ctrl[153];
20465                   assign mm_lx_i1_ctrl[134] = mm_i1_ctrl[152];
20466                   assign mm_lx_i1_ctrl[130] = mm_i1_ctrl[147];
20467                   assign mm_lx_i1_ctrl[0] = mm_i1_ctrl[0];
20468                   assign mm_lx_i1_ctrl[1] = mm_i1_ctrl[1];
20469                   assign mm_lx_i1_ctrl[149] = mm_i1_ctrl[167];
20470                   assign mm_lx_i1_ctrl[158 +:3] = mm_i1_ctrl[181 +:3];
20471                   assign mm_lx_i1_ctrl[43] = mm_i1_ctrl[43];
20472                   assign mm_lx_i1_ctrl[74] = mm_i1_ctrl[74];
20473                   assign mm_lx_i1_ctrl[47] = mm_i1_ctrl[47];
20474                   assign mm_lx_i1_ctrl[73] = mm_i1_ctrl[73];
20475                   assign mm_lx_i1_ctrl[46] = mm_i1_ctrl[46];
20476                   assign mm_lx_i1_ctrl[44] = mm_i1_ctrl[44];
20477                   assign mm_lx_i1_ctrl[71 +:2] = mm_i1_ctrl[71 +:2];
20478                   assign mm_lx_i1_ctrl[45] = mm_i1_ctrl[45];
20479                   assign mm_lx_i1_ctrl[49] = mm_i1_ctrl[49];
20480                   assign mm_lx_i1_ctrl[50 +:21] = mm_i1_ctrl[50 +:21];
20481                   assign mm_lx_i1_ctrl[48] = mm_i1_ctrl[48];
20482                   assign mm_lx_i1_ctrl[157] = mm_i1_ctrl[180];
20483                   assign mm_lx_i1_ctrl[156] = mm_i1_ctrl[179];
20484                   assign mm_lx_i1_ctrl[86 +:3] = mm_i1_ctrl[94 +:3];
20485                   assign mm_lx_i1_ctrl[110 +:8] = mm_i1_ctrl[118 +:8];
20486                   assign mm_lx_i1_ctrl[118] = mm_i1_ctrl[126];
20487                   assign mm_lx_i1_ctrl[119 +:3] = mm_i1_ctrl[127 +:3];
20488                   assign mm_lx_i1_ctrl[104 +:3] = mm_i1_ctrl[112 +:3];
20489                   assign mm_lx_i1_ctrl[151] = mm_i1_ctrl[169];
20490                   assign mm_lx_i1_ctrl[79] = mm_i1_ctrl[87];
20491                   assign mm_lx_i1_ctrl[2] = mm_i1_ctrl[2];
20492                   assign mm_lx_i1_ctrl[3] = mm_i1_ctrl[3];
20493                   assign mm_lx_i1_ctrl[4] = mm_i1_ctrl[4];
20494                   assign mm_lx_i1_ctrl[13] = mm_i1_ctrl[13];
20495                   assign mm_lx_i1_ctrl[14] = mm_i1_ctrl[14];
20496                   assign mm_lx_i1_ctrl[20] = mm_i1_ctrl[20];
20497                   assign mm_lx_i1_ctrl[24 +:4] = mm_i1_ctrl[24 +:4];
20498                   assign mm_lx_i1_ctrl[28] = mm_i1_ctrl[28];
20499                   assign mm_lx_i1_ctrl[29] = mm_i1_ctrl[29];
20500                   assign mm_lx_i1_ctrl[30] = mm_i1_ctrl[30];
20501                   assign mm_lx_i1_ctrl[31] = mm_i1_ctrl[31];
20502                   assign mm_lx_i1_ctrl[32] = mm_i1_ctrl[32];
20503                   assign mm_lx_i1_ctrl[33] = mm_i1_ctrl[33];
20504                   assign mm_lx_i1_ctrl[34] = mm_i1_ctrl[34];
20505                   assign mm_lx_i1_ctrl[35] = mm_i1_ctrl[35];
20506                   assign mm_lx_i1_ctrl[36] = mm_i1_ctrl[36];
20507                   assign mm_lx_i1_ctrl[15] = mm_i1_ctrl[15];
20508                   assign mm_lx_i1_ctrl[23] = mm_i1_ctrl[23];
20509                   assign mm_lx_i1_ctrl[16] = mm_i1_ctrl[16];
20510                   assign mm_lx_i1_ctrl[18] = mm_i1_ctrl[18];
20511                   assign mm_lx_i1_ctrl[17] = mm_i1_ctrl[17];
20512                   assign mm_lx_i1_ctrl[19] = mm_i1_ctrl[19];
20513                   assign mm_lx_i1_ctrl[11] = mm_i1_ctrl[11];
20514                   assign mm_lx_i1_ctrl[12] = mm_i1_ctrl[12];
20515                   assign mm_lx_i1_ctrl[21] = mm_i1_ctrl[21];
20516                   assign mm_lx_i1_ctrl[22] = mm_i1_ctrl[22];
20517                   assign mm_lx_i1_ctrl[37] = mm_i1_ctrl[37];
20518                   assign mm_lx_i1_ctrl[10] = mm_i1_ctrl[10];
20519                   assign mm_lx_i1_ctrl[6] = mm_i1_ctrl[6];
20520                   assign mm_lx_i1_ctrl[8] = mm_i1_ctrl[8];
20521                   assign mm_lx_i1_ctrl[5] = mm_i1_ctrl[5];
20522                   assign mm_lx_i1_ctrl[7] = mm_i1_ctrl[7];
20523                   assign mm_lx_i1_ctrl[9] = mm_i1_ctrl[9];
20524                   assign mm_lx_i1_ctrl[38 +:5] = mm_i1_ctrl[38 +:5];
20525                   assign mm_lx_i1_ctrl[161 +:5] = mm_i1_ctrl[184 +:5];
20526                   assign mm_lx_i1_ctrl[166] = mm_i1_ctrl[189];
20527                   assign mm_lx_i1_ctrl[167 +:5] = mm_i1_ctrl[190 +:5];
20528                   assign mm_lx_i1_ctrl[172] = mm_i1_ctrl[195];
20529                   assign mm_lx_i1_ctrl[138] = mm_i1_ctrl[156];
20530                   assign mm_lx_i1_ctrl[139] = mm_i1_ctrl[157];
20531                   assign mm_lx_i1_ctrl[136] = mm_i1_ctrl[154];
20532                   assign mm_lx_i1_ctrl[140] = mm_i1_ctrl[158];
20533                   assign mm_lx_i1_ctrl[141] = mm_i1_ctrl[159];
20534                   assign mm_lx_i1_ctrl[137] = mm_i1_ctrl[155];
20535                   assign mm_lx_i1_ctrl[142] = mm_i1_ctrl[160];
20536                   assign mm_lx_i1_ctrl[123 +:5] = mm_i1_ctrl[131 +:5];
20537                   assign mm_lx_i1_ctrl[128] = mm_i1_ctrl[136];
20538                   assign mm_lx_i1_ctrl[122] = mm_i1_ctrl[130];
20539                   assign mm_lx_i1_ctrl[182] = mm_i1_ctrl[197];
20540                   assign mm_lx_i1_ctrl[183] = mm_i1_ctrl[198];
20541                   assign mm_lx_i1_ctrl[152 +:2] = mm_i1_ctrl[174 +:2];
20542                   assign mm_lx_i1_ctrl[190] = mm_i1_ctrl[202];
20543                   assign mm_lx_i1_ctrl[189] = mm_i1_ctrl[201];
20544                   assign mm_lx_i1_ctrl[188] = mm_i1_ctrl[200];
20545                   assign mm_lx_i0_ctrl[192] = mm_i0_xcpt | mm_i0_sp_xcpt;
20546                   assign mm_lx_i1_ctrl[192] = mm_i1_xcpt | mm_i1_sp_xcpt;
20547                   assign mm_lx_i0_ctrl[184 +:3] = mm_i0_sp_status;
20548                   assign mm_lx_i1_ctrl[184 +:3] = mm_i1_sp_status;
20549                   assign mm_i0_sp_xcpt = |mm_i0_sp_status[1:0];
20550                   assign mm_i1_sp_xcpt = |mm_i1_sp_status[1:0];
20551                   assign mm_lx_i0_ctrl[80 +:6] = (mm_i0_ctrl[168] | mm_i0_ctrl[204]) ? mm_i0_ctrl[88 +:6] : mm_i0_sp_status[0] ? 6'h20 : mm_i0_sp_status[1] ? 6'h21 : 6'h0;
20552                   assign mm_lx_i1_ctrl[80 +:6] = (mm_i1_ctrl[168] | mm_i1_ctrl[204]) ? mm_i1_ctrl[88 +:6] : mm_i1_sp_status[0] ? 6'h20 : mm_i1_sp_status[1] ? 6'h21 : 6'h0;
20553                   assign mm_lx_i0_ctrl[181] = mm_i0_replay | mm_i0_nbload_hazard;
20554                   assign mm_lx_i1_ctrl[181] = mm_i1_replay | mm_i1_nbload_hazard;
20555                   assign mm_lx_i0_ctrl[75 +:4] = 4'd0;
20556                   assign mm_lx_i1_ctrl[75 +:4] = mm_i1_ctrl[170 +:4];
20557                   assign mm_lx_i0_ctrl[150] = mm_i0_ctrl[168];
20558                   assign mm_lx_i1_ctrl[150] = mm_i1_ctrl[168];
20559                   assign mm_lx_i0_ctrl[180] = mm_lx_i0_ctrl[131] | mm_lx_i0_ctrl[133] | mm_lx_i0_ctrl[135] | mm_lx_i0_ctrl[140] | mm_lx_i0_ctrl[141] | mm_lx_i0_ctrl[149];
20560                   assign mm_lx_i0_ctrl[177] = mm_lx_i0_ctrl[145];
20561                   assign mm_lx_i0_ctrl[179] = mm_lx_i0_ctrl[147];
20562                   assign mm_lx_i0_ctrl[178] = mm_lx_i0_ctrl[146];
20563                   assign mm_lx_i0_ctrl[173] = mm_lx_i0_ctrl[132];
20564                   assign mm_lx_i0_ctrl[176] = mm_lx_i0_ctrl[143];
20565                   assign mm_lx_i0_ctrl[174] = mm_lx_i0_ctrl[134];
20566                   assign mm_lx_i0_ctrl[175] = 1'b0;
20567                   assign mm_lx_i1_ctrl[180] = mm_lx_i1_ctrl[131] &amp; mm_i1_valid | mm_lx_i0_ctrl[133] &amp; ~mm_i1_valid | mm_lx_i0_ctrl[135] &amp; ~mm_i1_valid | mm_lx_i1_ctrl[133] &amp; mm_i1_valid | mm_lx_i1_ctrl[135] &amp; mm_i1_valid | mm_lx_i1_ctrl[141] &amp; mm_i1_valid | mm_lx_i1_ctrl[140] &amp; mm_i1_valid | mm_lx_i1_ctrl[149] &amp; mm_i1_valid;
20568                   assign mm_lx_i1_ctrl[177] = mm_lx_i1_ctrl[145] &amp; mm_i1_valid;
20569                   assign mm_lx_i1_ctrl[179] = mm_lx_i1_ctrl[147] &amp; mm_i1_valid;
20570                   assign mm_lx_i1_ctrl[178] = 1'b0;
20571                   assign mm_lx_i1_ctrl[173] = mm_lx_i1_ctrl[132] &amp; mm_i1_valid;
20572                   assign mm_lx_i1_ctrl[176] = mm_lx_i1_ctrl[143] &amp; mm_i1_valid;
20573                   assign mm_lx_i1_ctrl[174] = mm_lx_i1_ctrl[134] &amp; mm_i1_valid;
20574                   assign mm_lx_i1_ctrl[175] = mm_lx_i0_ctrl[134] &amp; ~mm_i1_valid;
20575                   assign mm_lx_i0_reso_info[0] = mm_i0_reso_info[0];
20576                   assign mm_lx_i0_reso_info[1] = mm_i0_reso_info[1];
20577                   assign mm_lx_i0_reso_info[2] = mm_i0_reso_info[2];
20578                   assign mm_lx_i0_reso_info[3] = mm_i0_reso_info[3];
20579                   assign mm_lx_i0_reso_info[4] = mm_i0_reso_info[4];
20580                   assign mm_lx_i0_reso_info[5 +:2] = mm_i0_reso_info[5 +:2];
20581                   assign mm_lx_i0_reso_info[7] = mm_i0_reso_info[7];
20582                   assign mm_lx_i0_reso_info[8] = mm_i0_reso_info[8];
20583                   assign mm_lx_i0_reso_info[9] = mm_i0_reso_info[9];
20584                   assign mm_lx_i0_reso_info[10] = mm_i0_reso_info[10];
20585                   assign mm_lx_i1_reso_info[0] = mm_i1_reso_info[0];
20586                   assign mm_lx_i1_reso_info[1] = mm_i1_reso_info[1];
20587                   assign mm_lx_i1_reso_info[2] = mm_i1_reso_info[2];
20588                   assign mm_lx_i1_reso_info[3] = mm_i1_reso_info[3];
20589                   assign mm_lx_i1_reso_info[4] = mm_i1_reso_info[4];
20590                   assign mm_lx_i1_reso_info[5 +:2] = mm_i1_reso_info[5 +:2];
20591                   assign mm_lx_i1_reso_info[7] = mm_i1_reso_info[7];
20592                   assign mm_lx_i1_reso_info[8] = mm_i1_reso_info[8];
20593                   assign mm_lx_i1_reso_info[9] = mm_i1_reso_info[9];
20594                   assign mm_lx_i1_reso_info[10] = mm_i1_reso_info[10];
20595                   assign mm_lx_i0_reso_info[11] = mm_i0_mispred &amp; ~mm_i0_ctrl[87] &amp; mm_i0_ctrl[149];
20596                   assign mm_lx_i1_reso_info[11] = mm_i1_mispred &amp; mm_i1_ctrl[149];
20597                   assign mm_lx_i0_reso_info[12] = mm_btb_update_p0 &amp; mm_i0_ctrl[149];
20598                   assign mm_lx_i1_reso_info[12] = mm_btb_update_p1 &amp; mm_i1_ctrl[149];
20599                   assign lx_i0_valid = lx_valid[0];
20600                   assign lx_i1_valid = lx_valid[1];
20601                   always @(posedge core_clk or negedge core_reset_n) begin
20602      1/1              if (!core_reset_n) begin
20603      1/1                  lx_valid &lt;= 2'b0;
20604                       end
20605      1/1              else if (~lx_stall) begin
20606      1/1                  lx_valid &lt;= mm_alive;
20607                       end
                        MISSING_ELSE
20608                   end
20609                   
20610                   assign lx_ctrl_en = mm_alive[0] &amp; ~lx_stall;
20611                   wire [31:0] lx_src2_nx;
20612                   wire [31:0] lx_src4_nx;
20613                   assign lx_src2_nx = (mm_i0_valid &amp; mm_i0_ctrl[158]) ? fpu_fmis_result[31:0] : mm_src2;
20614                   assign lx_src4_nx = (mm_i1_valid &amp; mm_i1_ctrl[158]) ? fpu_fmis_result[31:0] : mm_src4;
20615                   always @(posedge core_clk) begin
20616      1/1              if (lx_ctrl_en) begin
20617      1/1                  lx_src1_reg &lt;= mm_src1;
20618      1/1                  lx_src2_reg &lt;= lx_src2_nx;
20619      1/1                  lx_src3_reg &lt;= mm_src3;
20620      1/1                  lx_src4_reg &lt;= lx_src4_nx;
20621                       end
                        MISSING_ELSE
20622                   end
20623                   
20624                   always @(posedge core_clk or negedge core_reset_n) begin
20625      1/1              if (!core_reset_n) begin
20626      1/1                  lx_i0_pc &lt;= {EXTVALEN{1'b0}};
20627      1/1                  lx_i0_instr &lt;= 32'd0;
20628      1/1                  lx_i0_ctrl &lt;= {193{1'b0}};
20629      1/1                  lx_i0_val &lt;= {EXTVALEN{1'b0}};
20630      1/1                  lx_i0_reso_info &lt;= {13{1'b0}};
20631      1/1                  lx_i0_pred_info &lt;= {12{1'b0}};
20632                       end
20633      1/1              else if (lx_ctrl_en) begin
20634      1/1                  lx_i0_pc &lt;= mm_i0_pc;
20635      1/1                  lx_i0_instr &lt;= mm_i0_instr;
20636      1/1                  lx_i0_ctrl &lt;= mm_lx_i0_ctrl;
20637      1/1                  lx_i0_val &lt;= mm_i0_val;
20638      1/1                  lx_i0_reso_info &lt;= mm_lx_i0_reso_info;
20639      1/1                  lx_i0_pred_info &lt;= mm_i0_pred_info;
20640                       end
                        MISSING_ELSE
20641                   end
20642                   
20643                   always @(posedge core_clk or negedge core_reset_n) begin
20644      1/1              if (!core_reset_n) begin
20645      1/1                  lx_i1_pc &lt;= {EXTVALEN{1'b0}};
20646      1/1                  lx_i1_instr &lt;= 32'd0;
20647      1/1                  lx_i1_ctrl &lt;= {193{1'b0}};
20648      1/1                  lx_i1_val &lt;= {EXTVALEN{1'b0}};
20649      1/1                  lx_i1_reso_info &lt;= {13{1'b0}};
20650      1/1                  lx_i1_pred_info &lt;= {12{1'b0}};
20651                       end
20652      1/1              else if (lx_ctrl_en) begin
20653      1/1                  lx_i1_pc &lt;= mm_i1_pc;
20654      1/1                  lx_i1_instr &lt;= mm_i1_instr;
20655      1/1                  lx_i1_ctrl &lt;= mm_lx_i1_ctrl;
20656      1/1                  lx_i1_val &lt;= mm_i1_val;
20657      1/1                  lx_i1_reso_info &lt;= mm_lx_i1_reso_info;
20658      1/1                  lx_i1_pred_info &lt;= mm_i1_pred_info;
20659                       end
                        MISSING_ELSE
20660                   end
20661                   
20662                   wire [UINS_PCLEN - 3:0] nds_unused_mm_i0_uinstr_pc = mm_i0_uinstr_pc;
20663                   wire [UINS_PCLEN - 3:0] nds_unused_mm_i1_uinstr_pc = mm_i1_uinstr_pc;
20664                   assign lx_alive[0] = lx_valid[0] &amp; ~wb_kill;
20665                   assign lx_alive[1] = lx_valid[1] &amp; ~wb_kill &amp; ~lx_abort[0];
20666                   assign lx_abort[0] = lx_i0_ctrl[150] | lx_i0_ctrl[181] | lx_i0_ctrl[192];
20667                   assign lx_abort[1] = lx_i1_ctrl[150] | lx_i1_ctrl[181] | lx_i1_ctrl[192];
20668                   assign lx_doable[0] = lx_alive[0] &amp; ~lx_abort[0];
20669                   assign lx_doable[1] = lx_alive[1] &amp; ~lx_abort[1];
20670                   assign lx_i0_nbload = ~lx_abort[0] &amp; lx_i0_ctrl[145] &amp; ls_resp_nbload;
20671                   assign lx_i1_nbload = ~lx_abort[1] &amp; lx_i1_ctrl[145] &amp; ls_resp_nbload;
20672                   assign lx_src1 = lx_src1_reg;
20673                   assign lx_src2 = lx_src2_reg;
20674                   assign lx_src3 = lx_src3_reg;
20675                   assign lx_src4 = lx_src4_reg;
20676                   assign alu2_op0 = lx_src1;
20677                   assign alu2_op1 = lx_src2;
20678                   assign alu3_op0 = ({32{lx_i1_bypass[0]}} &amp; lx_src3_reg) | ({32{lx_i1_bypass[1]}} &amp; ls_resp_bresult);
20679                   assign alu3_op1 = ({32{lx_i0_ctrl[79]}} &amp; lx_i1_calu_imm) | ({32{lx_i1_bypass[2] &amp; ~lx_i0_ctrl[79]}} &amp; lx_src4_reg) | ({32{lx_i1_bypass[3] &amp; ~lx_i0_ctrl[79]}} &amp; ls_resp_bresult);
20680                   assign alu3_bop0 = ({32{lx_i1_bypass[0]}} &amp; lx_src3_reg) | ({32{lx_i1_bypass[1]}} &amp; ls_resp_bresult);
20681                   assign alu3_bop1 = ({32{lx_i0_ctrl[79]}} &amp; lx_i1_calu_imm) | ({32{lx_i1_bypass[2] &amp; ~lx_i0_ctrl[79]}} &amp; lx_src4_reg) | ({32{lx_i1_bypass[3] &amp; ~lx_i0_ctrl[79]}} &amp; ls_resp_bresult);
20682                   assign lx_i1_poisoned = (ls_resp_status[13] &amp; lx_i1_bypass[1]) | (ls_resp_status[13] &amp; lx_i1_bypass[3] &amp; ~lx_i0_ctrl[79]);
20683                   assign alu2_func[0] = lx_i0_ctrl[2];
20684                   assign alu2_func[1] = lx_i0_ctrl[3];
20685                   assign alu2_func[2] = lx_i0_ctrl[4];
20686                   assign alu2_func[11] = lx_i0_ctrl[13];
20687                   assign alu2_func[12] = lx_i0_ctrl[14];
20688                   assign alu2_func[18] = lx_i0_ctrl[20];
20689                   assign alu2_func[22 +:4] = lx_i0_ctrl[24 +:4];
20690                   assign alu2_func[26] = lx_i0_ctrl[28];
20691                   assign alu2_func[27] = lx_i0_ctrl[29];
20692                   assign alu2_func[28] = lx_i0_ctrl[30];
20693                   assign alu2_func[29] = lx_i0_ctrl[31];
20694                   assign alu2_func[30] = lx_i0_ctrl[32];
20695                   assign alu2_func[31] = lx_i0_ctrl[33];
20696                   assign alu2_func[32] = lx_i0_ctrl[34];
20697                   assign alu2_func[33] = lx_i0_ctrl[35];
20698                   assign alu2_func[34] = lx_i0_ctrl[36];
20699                   assign alu2_func[13] = lx_i0_ctrl[15];
20700                   assign alu2_func[21] = lx_i0_ctrl[23];
20701                   assign alu2_func[14] = lx_i0_ctrl[16];
20702                   assign alu2_func[16] = lx_i0_ctrl[18];
20703                   assign alu2_func[15] = lx_i0_ctrl[17];
20704                   assign alu2_func[17] = lx_i0_ctrl[19];
20705                   assign alu2_func[9] = lx_i0_ctrl[11];
20706                   assign alu2_func[10] = lx_i0_ctrl[12];
20707                   assign alu2_func[19] = lx_i0_ctrl[21];
20708                   assign alu2_func[20] = lx_i0_ctrl[22];
20709                   assign alu2_func[35] = lx_i0_ctrl[37];
20710                   assign alu2_func[8] = lx_i0_ctrl[10];
20711                   assign alu2_func[4] = lx_i0_ctrl[6];
20712                   assign alu2_func[6] = lx_i0_ctrl[8];
20713                   assign alu2_func[3] = lx_i0_ctrl[5];
20714                   assign alu2_func[5] = lx_i0_ctrl[7];
20715                   assign alu2_func[7] = lx_i0_ctrl[9];
20716                   assign alu3_func[0] = lx_i1_ctrl[2];
20717                   assign alu3_func[1] = lx_i1_ctrl[3];
20718                   assign alu3_func[2] = lx_i1_ctrl[4];
20719                   assign alu3_func[11] = lx_i1_ctrl[13];
20720                   assign alu3_func[12] = lx_i1_ctrl[14];
20721                   assign alu3_func[18] = lx_i1_ctrl[20];
20722                   assign alu3_func[22 +:4] = lx_i1_ctrl[24 +:4];
20723                   assign alu3_func[26] = lx_i1_ctrl[28];
20724                   assign alu3_func[27] = lx_i1_ctrl[29];
20725                   assign alu3_func[28] = lx_i1_ctrl[30];
20726                   assign alu3_func[29] = lx_i1_ctrl[31];
20727                   assign alu3_func[30] = lx_i1_ctrl[32];
20728                   assign alu3_func[31] = lx_i1_ctrl[33];
20729                   assign alu3_func[32] = lx_i1_ctrl[34];
20730                   assign alu3_func[33] = lx_i1_ctrl[35];
20731                   assign alu3_func[34] = lx_i1_ctrl[36];
20732                   assign alu3_func[13] = lx_i1_ctrl[15];
20733                   assign alu3_func[21] = lx_i1_ctrl[23];
20734                   assign alu3_func[14] = lx_i1_ctrl[16];
20735                   assign alu3_func[16] = lx_i1_ctrl[18];
20736                   assign alu3_func[15] = lx_i1_ctrl[17];
20737                   assign alu3_func[17] = lx_i1_ctrl[19];
20738                   assign alu3_func[9] = lx_i1_ctrl[11];
20739                   assign alu3_func[10] = lx_i1_ctrl[12];
20740                   assign alu3_func[19] = lx_i1_ctrl[21];
20741                   assign alu3_func[20] = lx_i1_ctrl[22];
20742                   assign alu3_func[35] = lx_i1_ctrl[37];
20743                   assign alu3_func[8] = lx_i1_ctrl[10];
20744                   assign alu3_func[4] = lx_i1_ctrl[6];
20745                   assign alu3_func[6] = lx_i1_ctrl[8];
20746                   assign alu3_func[3] = lx_i1_ctrl[5];
20747                   assign alu3_func[5] = lx_i1_ctrl[7];
20748                   assign alu3_func[7] = lx_i1_ctrl[9];
20749                   assign bru2_op0 = lx_src1;
20750                   assign bru2_op1 = lx_src2;
20751                   assign bru2_pc = lx_i0_pc;
20752                   assign bru2_fn = lx_i0_ctrl[38 +:5];
20753                   assign bru2_offset = lx_i0_ctrl[50 +:21];
20754                   assign bru2_pred_info = lx_i0_pred_info;
20755                   assign bru2_pred_npc = lx_i0_val;
20756                   assign bru2_type[0] = lx_i0_ctrl[43];
20757                   assign bru2_type[1] = lx_i0_ctrl[74];
20758                   assign bru2_type[2] = lx_i0_ctrl[47];
20759                   assign bru2_type[3] = lx_i0_ctrl[73];
20760                   assign bru2_type[4] = lx_i0_ctrl[46];
20761                   assign bru2_type[5] = lx_i0_ctrl[44];
20762                   assign bru2_type[6] = lx_i0_postsync[0];
20763                   assign bru2_type[7] = lx_i0_ctrl[49];
20764                   assign bru2_type[8] = lx_i0_ctrl[48];
20765                   assign bru3_op0 = alu3_op0;
20766                   assign bru3_op1 = ({32{lx_i1_bypass[2]}} &amp; lx_src4_reg) | ({32{lx_i1_bypass[3]}} &amp; ls_resp_bresult);
20767                   assign bru3_bop0 = alu3_bop0;
20768                   assign bru3_bop1 = ({32{lx_i1_bypass[2]}} &amp; lx_src4_reg) | ({32{lx_i1_bypass[3]}} &amp; ls_resp_bresult);
20769                   assign bru3_pc = lx_i1_pc;
20770                   assign bru3_fn = lx_i1_ctrl[38 +:5];
20771                   assign bru3_offset = lx_i1_ctrl[50 +:21];
20772                   assign bru3_pred_info = lx_i1_pred_info;
20773                   assign bru3_pred_npc = lx_i1_val;
20774                   assign bru3_type[0] = lx_i1_ctrl[43];
20775                   assign bru3_type[1] = lx_i1_ctrl[74];
20776                   assign bru3_type[2] = lx_i1_ctrl[47];
20777                   assign bru3_type[3] = lx_i1_ctrl[73];
20778                   assign bru3_type[4] = lx_i1_ctrl[46];
20779                   assign bru3_type[5] = lx_i1_ctrl[44];
20780                   assign bru3_type[6] = lx_i1_postsync[0];
20781                   assign bru3_type[7] = lx_i1_ctrl[49];
20782                   assign bru3_type[8] = lx_i1_ctrl[48];
20783                   assign ls_resp_result_with_nan_boxing = ls_resp_result | ({32{(lx_i0_valid &amp; lx_i0_ctrl[137])}} &amp; nan_boxing_value[31:0]) | ({32{(lx_i1_valid &amp; lx_i1_ctrl[137])}} &amp; nan_boxing_value[31:0]);
20784                   assign lau2_result = lx_i0_ctrl[151] ? bru2_link_result : alu2_result;
20785                   assign lau3_result = lx_i1_ctrl[151] ? bru3_link_result : (lx_i0_ctrl[79] &amp; lx_wb_i0_reso_info[0]) ? lx_src4_reg : alu3_result;
20786                   assign lx_rd1_wdata = ({32{lx_i0_ctrl[180]}} &amp; lx_src2_reg) | ({32{lx_i0_ctrl[177]}} &amp; ls_resp_result_with_nan_boxing) | ({32{lx_i0_ctrl[179]}} &amp; fmul_result) | ({32{lx_i0_ctrl[173]}} &amp; csr_ipipe_resp_rdata) | ({32{lx_i0_ctrl[176]}} &amp; lau2_result) | ({32{lx_i0_ctrl[178]}} &amp; mdu_resp_result) | ({32{lx_i0_ctrl[174]}} &amp; lx_dsp_rd1);
20787                   assign lx_rd2_wdata = ({32{lx_i1_ctrl[180]}} &amp; lx_src4_reg) | ({32{lx_i1_ctrl[177]}} &amp; ls_resp_result_with_nan_boxing) | ({32{lx_i1_ctrl[179]}} &amp; fmul_result) | ({32{lx_i1_ctrl[176]}} &amp; lau3_result) | ({32{lx_i1_ctrl[174]}} &amp; lx_dsp_rd1) | ({32{lx_i1_ctrl[175]}} &amp; lx_dsp_rd2);
20788                   assign lx_wait_ls_resp = lx_ls_valid &amp; ~ls_cmt_kill;
20789                   assign lx_ls_stall = lx_wait_ls_resp &amp; ~ls_resp_valid;
20790                   wire tb_lx_stall;
20791                   assign tb_lx_stall = 1'b0;
20792                   assign lx_stall = lx_ls_stall | tb_lx_stall &amp; ~wb_kill;
20793                   assign lx_i0_ls_cause = ls_resp_status[2 +:6] &amp; {CAUSE_LEN{lx_i0_ctrl[145] | lx_i0_ctrl[148]}};
20794                   assign lx_i1_ls_cause = ls_resp_status[2 +:6] &amp; {CAUSE_LEN{lx_i1_ctrl[145] | lx_i1_ctrl[148]}};
20795                   wire [2:0] lx_i0_ramid_enc = lx_i0_ctrl[119 +:3];
20796                   wire [2:0] lx_i1_ramid_enc = lx_i1_ctrl[119 +:3];
20797                   assign lx_i0_ramid = (lx_i0_ramid_enc == 3'b001) ? 4'h8 : {1'b0,lx_i0_ramid_enc};
20798                   assign lx_i1_ramid = (lx_i1_ramid_enc == 3'b001) ? 4'h8 : {1'b0,lx_i1_ramid_enc};
20799                   assign lx_wb_i0_ctrl[149] = lx_i0_ctrl[192] | lx_i0_ls_xcpt;
20800                   assign lx_wb_i1_ctrl[149] = lx_i1_ctrl[192] | lx_i1_ls_xcpt;
20801                   assign lx_wb_i0_ctrl[84] = ~lx_abort[0];
20802                   assign lx_wb_i0_ctrl[77] = lx_i0_ctrl[118];
20803                   assign lx_wb_i0_ctrl[69 +:8] = lx_i0_ctrl[110 +:8];
20804                   assign lx_wb_i0_ctrl[80 +:4] = lx_i0_ramid;
20805                   assign lx_wb_i0_ctrl[79] = lx_abort[0] | ls_resp_status[27];
20806                   assign lx_wb_i1_ctrl[84] = ~lx_abort[1];
20807                   assign lx_wb_i1_ctrl[77] = lx_i1_ctrl[118];
20808                   assign lx_wb_i1_ctrl[69 +:8] = lx_i1_ctrl[110 +:8];
20809                   assign lx_wb_i1_ctrl[80 +:4] = lx_i1_ramid;
20810                   assign lx_wb_i1_ctrl[79] = lx_abort[1] | ls_resp_status[27];
20811                   assign lx_wb_i0_ctrl[78] = lx_abort[0] ? 1'b0 : lx_i0_ctrl[145] &amp; ls_resp_status[28];
20812                   assign lx_wb_i1_ctrl[78] = lx_abort[1] ? 1'b0 : lx_i1_ctrl[145] &amp; ls_resp_status[28];
20813                   assign lx_wb_i0_ctrl[111] = lx_i0_ctrl[145] &amp; ls_resp_nbload;
20814                   assign lx_wb_i1_ctrl[111] = lx_i1_ctrl[145] &amp; ls_resp_nbload;
20815                   assign lx_wb_i0_ctrl[45 +:3] = lx_i0_ctrl[192] ? lx_i0_ctrl[86 +:3] : ls_resp_status[8 +:3];
20816                   assign lx_wb_i1_ctrl[45 +:3] = lx_i1_ctrl[192] ? lx_i1_ctrl[86 +:3] : ls_resp_status[8 +:3];
20817                   assign lx_i0_ls_halt = (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i0_ctrl[145] &amp; ls_resp_status[0]) | (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i0_ctrl[148] &amp; ls_resp_status[0]);
20818                   assign lx_i1_ls_halt = (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i1_ctrl[145] &amp; ls_resp_status[0]) | (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i1_ctrl[148] &amp; ls_resp_status[0]);
20819                   assign lx_i0_ls_replay = (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i0_ctrl[145] &amp; ls_resp_status[11]) | (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i0_ctrl[148] &amp; ls_resp_status[11]);
20820                   assign lx_i1_ls_replay = (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i1_ctrl[145] &amp; ls_resp_status[11]) | (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i1_ctrl[148] &amp; ls_resp_status[11]);
20821                   assign lx_i0_ls_xcpt = (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i0_ctrl[145] &amp; ls_resp_status[1]) | (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i0_ctrl[148] &amp; ls_resp_status[1]);
20822                   assign lx_i1_ls_xcpt = (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i1_ctrl[145] &amp; ls_resp_status[1]) | (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i1_ctrl[148] &amp; ls_resp_status[1]);
20823                   assign lx_i0_ls_trace_on = (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i0_ctrl[145] &amp; ls_resp_status[29]) | (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i0_ctrl[148] &amp; ls_resp_status[29]);
20824                   assign lx_i1_ls_trace_on = (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i1_ctrl[145] &amp; ls_resp_status[29]) | (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i1_ctrl[148] &amp; ls_resp_status[29]);
20825                   assign lx_i0_ls_trace_off = (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i0_ctrl[145] &amp; ls_resp_status[30]) | (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i0_ctrl[148] &amp; ls_resp_status[30]);
20826                   assign lx_i1_ls_trace_off = (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i1_ctrl[145] &amp; ls_resp_status[30]) | (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i1_ctrl[148] &amp; ls_resp_status[30]);
20827                   assign lx_i0_ls_trace_notify = (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i0_ctrl[145] &amp; ls_resp_status[31]) | (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i0_ctrl[148] &amp; ls_resp_status[31]);
20828                   assign lx_i1_ls_trace_notify = (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i1_ctrl[145] &amp; ls_resp_status[31]) | (lx_ls_valid &amp; ~lx_ls_killed &amp; lx_i1_ctrl[148] &amp; ls_resp_status[31]);
20829                   assign lx_wb_i0_ctrl[106] = lx_i0_ctrl[150] | lx_i0_ls_halt;
20830                   assign lx_wb_i1_ctrl[106] = lx_i1_ctrl[150] | lx_i1_ls_halt;
20831                   assign lx_wb_i0_ctrl[39 +:6] = lx_i0_ctrl[150] ? lx_i0_ctrl[80 +:6] : lx_i0_ls_halt ? {3'd0,3'd2} : lx_i0_ctrl[192] ? lx_i0_ctrl[80 +:6] : lx_i0_ls_cause;
20832                   assign lx_wb_i1_ctrl[39 +:6] = lx_i1_ctrl[150] ? lx_i1_ctrl[80 +:6] : lx_i1_ls_halt ? {3'd0,3'd2} : lx_i1_ctrl[192] ? lx_i1_ctrl[80 +:6] : lx_i1_ls_cause;
20833                   assign lx_wb_i0_ctrl[138] = lx_i0_ctrl[181] | lx_i0_ls_replay | (lx_i0_ctrl[0] &amp; lx_i0_ctrl[1]);
20834                   assign lx_wb_i1_ctrl[138] = lx_i1_ctrl[181] | lx_i1_ls_replay | lx_i1_poisoned;
20835                   assign lx_wb_i0_ctrl[147] = lx_i0_ctrl[190] | lx_i0_ls_trace_on;
20836                   assign lx_wb_i0_ctrl[146] = lx_i0_ctrl[189] | lx_i0_ls_trace_off;
20837                   assign lx_wb_i0_ctrl[145] = lx_i0_ctrl[188] | lx_i0_ls_trace_notify;
20838                   assign lx_wb_i1_ctrl[147] = lx_i1_ctrl[190] | lx_i1_ls_trace_on;
20839                   assign lx_wb_i1_ctrl[146] = lx_i1_ctrl[189] | lx_i1_ls_trace_off;
20840                   assign lx_wb_i1_ctrl[145] = lx_i1_ctrl[188] | lx_i1_ls_trace_notify;
20841                   assign lx_wb_i0_ctrl[112] = lx_i0_ctrl[155];
20842                   assign lx_wb_i0_ctrl[66] = lx_i0_ctrl[107];
20843                   assign lx_wb_i0_ctrl[110] = lx_i0_ctrl[154];
20844                   assign lx_wb_i0_ctrl[144] = lx_i0_ctrl[187];
20845                   assign lx_wb_i0_ctrl[148] = lx_i0_ctrl[191];
20846                   assign lx_wb_i0_ctrl[67] = lx_i0_ctrl[108];
20847                   assign lx_wb_i0_ctrl[68] = lx_i0_ctrl[109];
20848                   assign lx_wb_i0_ctrl[92] = lx_i0_ctrl[129];
20849                   assign lx_wb_i0_ctrl[104] = lx_i0_ctrl[146];
20850                   assign lx_wb_i0_ctrl[103] = lx_i0_ctrl[145];
20851                   assign lx_wb_i0_ctrl[94] = lx_i0_ctrl[132];
20852                   assign lx_wb_i0_ctrl[102] = lx_i0_ctrl[144];
20853                   assign lx_wb_i0_ctrl[93] = lx_i0_ctrl[130];
20854                   assign lx_wb_i0_ctrl[0] = lx_i0_ctrl[0];
20855                   assign lx_wb_i0_ctrl[1] = lx_i0_ctrl[1];
20856                   assign lx_wb_i0_ctrl[105] = lx_i0_ctrl[149];
20857                   assign lx_wb_i0_ctrl[61 +:2] = lx_i0_ctrl[102 +:2];
20858                   assign lx_wb_i0_ctrl[49 +:12] = lx_i0_ctrl[90 +:12];
20859                   assign lx_wb_i0_ctrl[48] = lx_i0_ctrl[89];
20860                   assign lx_wb_i0_ctrl[123 +:3] = lx_i0_ctrl[158 +:3];
20861                   assign lx_wb_i0_ctrl[7] = lx_i0_ctrl[43];
20862                   assign lx_wb_i0_ctrl[37] = lx_i0_ctrl[74];
20863                   assign lx_wb_i0_ctrl[11] = lx_i0_ctrl[47];
20864                   assign lx_wb_i0_ctrl[36] = lx_i0_ctrl[73];
20865                   assign lx_wb_i0_ctrl[10] = lx_i0_ctrl[46];
20866                   assign lx_wb_i0_ctrl[8] = lx_i0_ctrl[44];
20867                   assign lx_wb_i0_ctrl[34 +:2] = lx_i0_ctrl[71 +:2];
20868                   assign lx_wb_i0_ctrl[9] = lx_i0_ctrl[45];
20869                   assign lx_wb_i0_ctrl[12] = lx_i0_ctrl[49];
20870                   assign lx_wb_i0_ctrl[13 +:21] = lx_i0_ctrl[50 +:21];
20871                   assign lx_wb_i0_ctrl[122] = lx_i0_ctrl[157];
20872                   assign lx_wb_i0_ctrl[121] = lx_i0_ctrl[156];
20873                   assign lx_wb_i0_ctrl[107] = lx_i0_ctrl[151];
20874                   assign lx_wb_i0_ctrl[38] = lx_i0_ctrl[79];
20875                   assign lx_wb_i0_ctrl[63 +:3] = lx_i0_ctrl[104 +:3];
20876                   assign lx_wb_i0_ctrl[2 +:5] = lx_i0_ctrl[38 +:5];
20877                   assign lx_wb_i0_ctrl[126 +:5] = lx_i0_ctrl[161 +:5];
20878                   assign lx_wb_i0_ctrl[131] = lx_i0_ctrl[166];
20879                   assign lx_wb_i0_ctrl[132 +:5] = lx_i0_ctrl[167 +:5];
20880                   assign lx_wb_i0_ctrl[137] = lx_i0_ctrl[172];
20881                   assign lx_wb_i0_ctrl[97] = lx_i0_ctrl[138];
20882                   assign lx_wb_i0_ctrl[98] = lx_i0_ctrl[139];
20883                   assign lx_wb_i0_ctrl[95] = lx_i0_ctrl[136];
20884                   assign lx_wb_i0_ctrl[99] = lx_i0_ctrl[140];
20885                   assign lx_wb_i0_ctrl[100] = lx_i0_ctrl[141];
20886                   assign lx_wb_i0_ctrl[96] = lx_i0_ctrl[137];
20887                   assign lx_wb_i0_ctrl[101] = lx_i0_ctrl[142];
20888                   assign lx_wb_i0_ctrl[86 +:5] = lx_i0_ctrl[123 +:5];
20889                   assign lx_wb_i0_ctrl[91] = lx_i0_ctrl[128];
20890                   assign lx_wb_i0_ctrl[85] = lx_i0_ctrl[122];
20891                   assign lx_wb_i0_ctrl[139] = lx_i0_ctrl[182];
20892                   assign lx_wb_i0_ctrl[140] = lx_i0_ctrl[183];
20893                   assign lx_wb_i0_ctrl[108 +:2] = lx_i0_ctrl[152 +:2];
20894                   assign lx_wb_i1_ctrl[112] = lx_i1_ctrl[155];
20895                   assign lx_wb_i1_ctrl[66] = lx_i1_ctrl[107];
20896                   assign lx_wb_i1_ctrl[110] = lx_i1_ctrl[154];
20897                   assign lx_wb_i1_ctrl[144] = lx_i1_ctrl[187];
20898                   assign lx_wb_i1_ctrl[148] = lx_i1_ctrl[191];
20899                   assign lx_wb_i1_ctrl[67] = lx_i1_ctrl[108];
20900                   assign lx_wb_i1_ctrl[68] = lx_i1_ctrl[109];
20901                   assign lx_wb_i1_ctrl[92] = lx_i1_ctrl[129];
20902                   assign lx_wb_i1_ctrl[104] = lx_i1_ctrl[146];
20903                   assign lx_wb_i1_ctrl[103] = lx_i1_ctrl[145];
20904                   assign lx_wb_i1_ctrl[94] = lx_i1_ctrl[132];
20905                   assign lx_wb_i1_ctrl[102] = lx_i1_ctrl[144];
20906                   assign lx_wb_i1_ctrl[93] = lx_i1_ctrl[130];
20907                   assign lx_wb_i1_ctrl[0] = lx_i1_ctrl[0];
20908                   assign lx_wb_i1_ctrl[1] = lx_i1_ctrl[1];
20909                   assign lx_wb_i1_ctrl[105] = lx_i1_ctrl[149];
20910                   assign lx_wb_i1_ctrl[61 +:2] = lx_i1_ctrl[102 +:2];
20911                   assign lx_wb_i1_ctrl[49 +:12] = lx_i1_ctrl[90 +:12];
20912                   assign lx_wb_i1_ctrl[48] = lx_i1_ctrl[89];
20913                   assign lx_wb_i1_ctrl[123 +:3] = lx_i1_ctrl[158 +:3];
20914                   assign lx_wb_i1_ctrl[7] = lx_i1_ctrl[43];
20915                   assign lx_wb_i1_ctrl[37] = lx_i1_ctrl[74];
20916                   assign lx_wb_i1_ctrl[11] = lx_i1_ctrl[47];
20917                   assign lx_wb_i1_ctrl[36] = lx_i1_ctrl[73];
20918                   assign lx_wb_i1_ctrl[10] = lx_i1_ctrl[46];
20919                   assign lx_wb_i1_ctrl[8] = lx_i1_ctrl[44];
20920                   assign lx_wb_i1_ctrl[34 +:2] = lx_i1_ctrl[71 +:2];
20921                   assign lx_wb_i1_ctrl[9] = lx_i1_ctrl[45];
20922                   assign lx_wb_i1_ctrl[12] = lx_i1_ctrl[49];
20923                   assign lx_wb_i1_ctrl[13 +:21] = lx_i1_ctrl[50 +:21];
20924                   assign lx_wb_i1_ctrl[122] = lx_i1_ctrl[157];
20925                   assign lx_wb_i1_ctrl[121] = lx_i1_ctrl[156];
20926                   assign lx_wb_i1_ctrl[107] = lx_i1_ctrl[151];
20927                   assign lx_wb_i1_ctrl[38] = lx_i1_ctrl[79];
20928                   assign lx_wb_i1_ctrl[63 +:3] = lx_i1_ctrl[104 +:3];
20929                   assign lx_wb_i1_ctrl[2 +:5] = lx_i1_ctrl[38 +:5];
20930                   assign lx_wb_i1_ctrl[126 +:5] = lx_i1_ctrl[161 +:5];
20931                   assign lx_wb_i1_ctrl[131] = lx_i1_ctrl[166];
20932                   assign lx_wb_i1_ctrl[132 +:5] = lx_i1_ctrl[167 +:5];
20933                   assign lx_wb_i1_ctrl[137] = lx_i1_ctrl[172];
20934                   assign lx_wb_i1_ctrl[97] = lx_i1_ctrl[138];
20935                   assign lx_wb_i1_ctrl[98] = lx_i1_ctrl[139];
20936                   assign lx_wb_i1_ctrl[95] = lx_i1_ctrl[136];
20937                   assign lx_wb_i1_ctrl[99] = lx_i1_ctrl[140];
20938                   assign lx_wb_i1_ctrl[100] = lx_i1_ctrl[141];
20939                   assign lx_wb_i1_ctrl[96] = lx_i1_ctrl[137];
20940                   assign lx_wb_i1_ctrl[101] = lx_i1_ctrl[142];
20941                   assign lx_wb_i1_ctrl[86 +:5] = lx_i1_ctrl[123 +:5];
20942                   assign lx_wb_i1_ctrl[91] = lx_i1_ctrl[128];
20943                   assign lx_wb_i1_ctrl[85] = lx_i1_ctrl[122];
20944                   assign lx_wb_i1_ctrl[139] = lx_i1_ctrl[182];
20945                   assign lx_wb_i1_ctrl[140] = lx_i1_ctrl[183];
20946                   assign lx_wb_i1_ctrl[108 +:2] = lx_i1_ctrl[152 +:2];
20947                   assign lx_wb_i0_val = lx_i0_ctrl[192] ? lx_i0_val : lx_i0_ctrl[145] ? ls_resp_fault_addr : lx_i0_ctrl[148] ? ls_resp_fault_addr : lx_i0_ctrl[144] ? bru2_target : lx_i0_val;
20948                   assign lx_wb_i1_val = lx_i1_ctrl[192] ? lx_i1_val : lx_i1_ctrl[145] ? ls_resp_fault_addr : lx_i1_ctrl[148] ? ls_resp_fault_addr : lx_i1_ctrl[144] ? bru3_target : lx_i1_val;
20949                   assign lx_wb_i0_ctrl[141] = lx_sp_i0_sel_rd1;
20950                   assign lx_wb_i1_ctrl[141] = lx_sp_i1_sel_rd1;
20951                   assign lx_wb_i0_reso_info[0] = lx_i0_ctrl[144] ? bru2_reso_info[0] : lx_i0_reso_info[0];
20952                   assign lx_wb_i0_reso_info[1] = lx_i0_ctrl[144] ? bru2_reso_info[1] : lx_i0_reso_info[1];
20953                   assign lx_wb_i0_reso_info[2] = lx_i0_ctrl[144] ? bru2_reso_info[2] : lx_i0_reso_info[2];
20954                   assign lx_wb_i0_reso_info[3] = lx_i0_ctrl[144] ? bru2_reso_info[3] : lx_i0_reso_info[3];
20955                   assign lx_wb_i0_reso_info[4] = lx_i0_ctrl[144] ? bru2_reso_info[4] : lx_i0_reso_info[4];
20956                   assign lx_wb_i0_reso_info[5 +:2] = lx_i0_ctrl[144] ? bru2_reso_info[5 +:2] : lx_i0_reso_info[5 +:2];
20957                   assign lx_wb_i0_reso_info[7] = lx_i0_ctrl[144] ? bru2_reso_info[7] : lx_i0_reso_info[7];
20958                   assign lx_wb_i0_reso_info[8] = lx_i0_ctrl[144] ? bru2_reso_info[8] : lx_i0_reso_info[8];
20959                   assign lx_wb_i0_reso_info[9] = lx_i0_ctrl[144] ? bru2_reso_info[9] : lx_i0_reso_info[9];
20960                   assign lx_wb_i0_reso_info[10] = lx_i0_ctrl[144] ? bru2_reso_info[10] : lx_i0_reso_info[10];
20961                   assign lx_wb_i0_reso_info[11] = lx_i0_ctrl[144] ? bru2_reso_info[11] : lx_i0_reso_info[11];
20962                   assign lx_wb_i0_reso_info[12] = lx_i0_ctrl[144] ? bru2_reso_info[12] : lx_i0_reso_info[12];
20963                   assign lx_wb_i1_reso_info[0] = lx_i1_ctrl[144] ? bru3_reso_info[0] : lx_i1_reso_info[0];
20964                   assign lx_wb_i1_reso_info[1] = lx_i1_ctrl[144] ? bru3_reso_info[1] : lx_i1_reso_info[1];
20965                   assign lx_wb_i1_reso_info[2] = lx_i1_ctrl[144] ? bru3_reso_info[2] : lx_i1_reso_info[2];
20966                   assign lx_wb_i1_reso_info[3] = lx_i1_ctrl[144] ? bru3_reso_info[3] : lx_i1_reso_info[3];
20967                   assign lx_wb_i1_reso_info[4] = lx_i1_ctrl[144] ? bru3_reso_info[4] : lx_i1_reso_info[4];
20968                   assign lx_wb_i1_reso_info[5 +:2] = lx_i1_ctrl[144] ? bru3_reso_info[5 +:2] : lx_i1_reso_info[5 +:2];
20969                   assign lx_wb_i1_reso_info[7] = lx_i1_ctrl[144] ? bru3_reso_info[7] : lx_i1_reso_info[7];
20970                   assign lx_wb_i1_reso_info[8] = lx_i1_ctrl[144] ? bru3_reso_info[8] : lx_i1_reso_info[8];
20971                   assign lx_wb_i1_reso_info[9] = lx_i1_ctrl[144] ? bru3_reso_info[9] : lx_i1_reso_info[9];
20972                   assign lx_wb_i1_reso_info[10] = lx_i1_ctrl[144] ? bru3_reso_info[10] : lx_i1_reso_info[10];
20973                   assign lx_wb_i1_reso_info[11] = lx_i1_ctrl[144] ? bru3_reso_info[11] : lx_i1_reso_info[11];
20974                   assign lx_wb_i1_reso_info[12] = lx_i1_ctrl[144] ? bru3_reso_info[12] : lx_i1_reso_info[12];
20975                   assign lx_wb_valid[0] = lx_i0_valid &amp; ~lx_stall &amp; ~wb_kill;
20976                   assign lx_wb_valid[1] = lx_i1_valid &amp; ~lx_stall &amp; ~wb_kill;
20977                   assign lx_wb_async_stall = lx_stall;
20978                   assign wb_ctrl_en = lx_i0_valid &amp; ~(lx_stall);
20979                   assign wb_valid_en = ~core_wfi_mode;
20980                   assign wb_i0_valid = wb_valid[0];
20981                   assign wb_i1_valid = wb_valid[1];
20982                   always @(posedge core_clk or negedge core_reset_n) begin
20983      1/1              if (!core_reset_n) begin
20984      1/1                  wb_valid &lt;= 2'b0;
20985      1/1                  wb_async_stall &lt;= 1'b0;
20986                       end
20987      1/1              else if (wb_valid_en) begin
20988      1/1                  wb_valid &lt;= lx_wb_valid;
20989      1/1                  wb_async_stall &lt;= lx_wb_async_stall;
20990                       end
                        MISSING_ELSE
20991                   end
20992                   
20993                   wire [31:0] wb_rd1_wdata_nx;
20994                   wire [31:0] wb_rd2_wdata_nx;
20995                   wire wb_ctrl_rd_en = wb_ctrl_en;
20996                   generate
20997                       if (FLEN &lt; 32) begin:gen_wb_rd_wdata_nx_fltx
20998                           assign wb_rd1_wdata_nx = (lx_i0_ctrl[128] &amp; lx_i0_ctrl[138]) ? {{32 - FLEN{1'b1}},fpu_fmac32_result[FLEN - 1:0]} : lx_rd1_wdata;
20999                           assign wb_rd2_wdata_nx = (lx_i1_ctrl[128] &amp; lx_i1_ctrl[138] &amp; lx_i1_valid) ? {{32 - FLEN{1'b1}},fpu_fmac32_result[FLEN - 1:0]} : lx_rd2_wdata;
21000                       end
21001                       else begin:gen_wb_rd_wdata_nx_fbetx
21002                           assign wb_rd1_wdata_nx = (lx_i0_ctrl[128] &amp; lx_i0_ctrl[138]) ? fpu_fmac32_result[31:0] : lx_rd1_wdata;
21003                           assign wb_rd2_wdata_nx = (lx_i1_ctrl[128] &amp; lx_i1_ctrl[138] &amp; lx_i1_valid) ? fpu_fmac32_result[31:0] : lx_rd2_wdata;
21004                       end
21005                   endgenerate
21006                   always @(posedge core_clk or negedge core_reset_n) begin
21007      1/1              if (!core_reset_n) begin
21008      1/1                  wb_rd1_wdata_reg &lt;= {32{1'b0}};
21009                       end
21010      1/1              else if (wb_ctrl_rd_en) begin
21011      1/1                  wb_rd1_wdata_reg &lt;= wb_rd1_wdata_nx;
21012                       end
                        MISSING_ELSE
21013                   end
21014                   
21015                   always @(posedge core_clk or negedge core_reset_n) begin
21016      1/1              if (!core_reset_n) begin
21017      1/1                  wb_rd2_wdata_reg &lt;= {32{1'b0}};
21018                       end
21019      1/1              else if (wb_ctrl_rd_en) begin
21020      1/1                  wb_rd2_wdata_reg &lt;= wb_rd2_wdata_nx;
21021                       end
                        MISSING_ELSE
21022                   end
21023                   
21024                   reg [31:0] wb_csr_wdata_reg;
21025                   always @(posedge core_clk or negedge core_reset_n) begin
21026      1/1              if (!core_reset_n) begin
21027      1/1                  wb_csr_wdata_reg &lt;= {32{1'b0}};
21028                       end
21029      1/1              else if (wb_ctrl_en) begin
21030      1/1                  wb_csr_wdata_reg &lt;= csr_wdata;
21031                       end
                        MISSING_ELSE
21032                   end
21033                   
21034                   always @(posedge core_clk or negedge core_reset_n) begin
21035      1/1              if (!core_reset_n) begin
21036      1/1                  wb_ls_ecc_code &lt;= 8'd0;
21037      1/1                  wb_ls_ecc_corr &lt;= 1'b0;
21038      1/1                  wb_ls_ecc_ramid &lt;= 4'd0;
21039                       end
21040      1/1              else if (wb_ctrl_en) begin
21041      1/1                  wb_ls_ecc_code &lt;= ls_resp_status[14 +:8];
21042      1/1                  wb_ls_ecc_corr &lt;= ls_resp_status[26];
21043      1/1                  wb_ls_ecc_ramid &lt;= ls_resp_status[22 +:4];
21044                       end
                        MISSING_ELSE
21045                   end
21046                   
21047                   always @(posedge core_clk or negedge core_reset_n) begin
21048      1/1              if (!core_reset_n) begin
21049      1/1                  wb_i0_instr &lt;= 32'd0;
21050      1/1                  wb_i0_pred_info &lt;= {12{1'b0}};
21051      1/1                  wb_i0_ctrl &lt;= {150{1'b0}};
21052      1/1                  wb_i0_reso_info_reg &lt;= {13{1'b0}};
21053      1/1                  wb_i0_val &lt;= {EXTVALEN{1'b0}};
21054                       end
21055      1/1              else if (wb_ctrl_en) begin
21056      1/1                  wb_i0_instr &lt;= lx_i0_instr;
21057      1/1                  wb_i0_pred_info &lt;= lx_i0_pred_info;
21058      1/1                  wb_i0_ctrl &lt;= lx_wb_i0_ctrl;
21059      1/1                  wb_i0_reso_info_reg &lt;= lx_wb_i0_reso_info;
21060      1/1                  wb_i0_val &lt;= lx_wb_i0_val;
21061                       end
                        MISSING_ELSE
21062                   end
21063                   
21064                   always @(posedge core_clk) begin
21065      1/1              if (wb_i0_pc_en) begin
21066      1/1                  wb_i0_pc &lt;= wb_i0_pc_nx;
21067                       end
                        MISSING_ELSE
21068                   end
21069                   
21070                   always @(posedge core_clk or negedge core_reset_n) begin
21071      1/1              if (!core_reset_n) begin
21072      1/1                  wb_i0_pc_vec &lt;= 1'b0;
21073                       end
21074      1/1              else if (wb_i0_pc_en) begin
21075      1/1                  wb_i0_pc_vec &lt;= wb_i0_pc_vec_nx;
21076                       end
                        MISSING_ELSE
21077                   end
21078                   
21079                   always @(posedge core_clk or negedge core_reset_n) begin
21080      1/1              if (!core_reset_n) begin
21081      1/1                  wb_i1_pc &lt;= {EXTVALEN{1'b0}};
21082      1/1                  wb_i1_instr &lt;= 32'd0;
21083      1/1                  wb_i1_ctrl &lt;= {150{1'b0}};
21084      1/1                  wb_i1_val &lt;= {EXTVALEN{1'b0}};
21085      1/1                  wb_i1_pred_info &lt;= {12{1'b0}};
21086      1/1                  wb_i1_reso_info_reg &lt;= {13{1'b0}};
21087                       end
21088      1/1              else if (wb_ctrl_en) begin
21089      1/1                  wb_i1_pc &lt;= lx_i1_pc;
21090      1/1                  wb_i1_instr &lt;= lx_i1_instr;
21091      1/1                  wb_i1_ctrl &lt;= lx_wb_i1_ctrl;
21092      1/1                  wb_i1_val &lt;= lx_wb_i1_val;
21093      1/1                  wb_i1_pred_info &lt;= lx_i1_pred_info;
21094      1/1                  wb_i1_reso_info_reg &lt;= lx_wb_i1_reso_info;
21095                       end
                        MISSING_ELSE
21096                   end
21097                   
21098                   assign wb_i0_reso_info[0] = wb_i0_reso_info_reg[0];
21099                   assign wb_i0_reso_info[1] = wb_i0_reso_info_reg[1];
21100                   assign wb_i0_reso_info[2] = wb_i0_reso_info_reg[2];
21101                   assign wb_i0_reso_info[3] = wb_i0_reso_info_reg[3];
21102                   assign wb_i0_reso_info[4] = wb_i0_reso_info_reg[4];
21103                   assign wb_i0_reso_info[5 +:2] = wb_i0_reso_info_reg[5 +:2];
21104                   assign wb_i0_reso_info[7] = wb_i0_reso_info_reg[7];
21105                   assign wb_i0_reso_info[8] = wb_i0_reso_info_reg[8];
21106                   assign wb_i0_reso_info[9] = wb_i0_reso_info_reg[9];
21107                   assign wb_i0_reso_info[10] = wb_i0_reso_info_reg[10];
21108                   assign wb_i1_reso_info[0] = wb_i1_reso_info_reg[0];
21109                   assign wb_i1_reso_info[1] = wb_i1_reso_info_reg[1];
21110                   assign wb_i1_reso_info[2] = wb_i1_reso_info_reg[2];
21111                   assign wb_i1_reso_info[3] = wb_i1_reso_info_reg[3];
21112                   assign wb_i1_reso_info[4] = wb_i1_reso_info_reg[4];
21113                   assign wb_i1_reso_info[5 +:2] = wb_i1_reso_info_reg[5 +:2];
21114                   assign wb_i1_reso_info[7] = wb_i1_reso_info_reg[7];
21115                   assign wb_i1_reso_info[8] = wb_i1_reso_info_reg[8];
21116                   assign wb_i1_reso_info[9] = wb_i1_reso_info_reg[9];
21117                   assign wb_i1_reso_info[10] = wb_i1_reso_info_reg[10];
21118                   assign wb_i0_reso_info[11] = wb_i0_mispred &amp; ~wb_i0_calu_taken;
21119                   assign wb_i1_reso_info[11] = wb_i1_mispred;
21120                   assign wb_i0_reso_info[12] = wb_btb_update_p0;
21121                   assign wb_i1_reso_info[12] = wb_btb_update_p1;
21122                   always @(posedge core_clk or negedge core_reset_n) begin
21123      1/1              if (!core_reset_n) begin
21124      1/1                  mdu_retired &lt;= 1'b0;
21125                       end
21126                       else begin
21127      1/1                  mdu_retired &lt;= mdu_retired_nx;
21128                       end
21129                   end
21130                   
21131                   always @(posedge core_clk or negedge core_reset_n) begin
21132      1/1              if (!core_reset_n) begin
21133      1/1                  core_wfi_mode &lt;= 1'b0;
21134                       end
21135      1/1              else if (core_wfi_mode_en) begin
21136      1/1                  core_wfi_mode &lt;= core_wfi_mode_nx;
21137                       end
                        MISSING_ELSE
21138                   end
21139                   
21140                   assign wb_i0_micro = wb_i0_ctrl[108 +:2] != 2'b11;
21141                   assign wb_i0_micro_last = wb_i0_ctrl[108 +:2] == 2'b01;
21142                   assign wb_i0_micro_seg = wb_i0_ctrl[108 +:2];
21143                   assign wb_i0_seg_end = wb_i0_micro_seg[0];
21144                   assign wb_i1_micro = wb_i1_ctrl[108 +:2] != 2'b11;
21145                   assign wb_i1_micro_seg = wb_i1_ctrl[108 +:2];
21146                   assign wb_i1_seg_end = wb_i1_micro_seg[0];
21147                   assign wb_i0_pc_en = resume | wb_i0_doable &amp; wb_i0_seg_end | (lx_i0_valid &amp; wb_i0_pc_vec);
21148                   assign wb_i0_pc_nx = resume ? resume_pc : wb_i0_pc_vec ? lx_i0_pc : wb_i1_doable ? wb_i1_npc : wb_i0_npc;
21149                   assign wb_i0_pc_vec_nx = resume ? resume_vectored : 1'b0;
21150                   assign wb_i0_target_misaligned = wb_i0_reso_info[0] &amp; wb_i0_val[1] &amp; ~rvc_en;
21151                   assign wb_i1_target_misaligned = wb_i1_reso_info[0] &amp; wb_i1_val[1] &amp; ~rvc_en;
21152                   assign wb_i0_calu_taken = wb_i0_ctrl[38] &amp; wb_i0_reso_info[0];
21153                   assign wb_i0_npc = wb_i0_reso_info[0] ? wb_i0_val[EXTVALEN - 1:0] : wb_i0_seq_npc[EXTVALEN - 1:0];
21154                   assign wb_i1_npc = wb_i1_reso_info[0] ? wb_i1_val[EXTVALEN - 1:0] : wb_i1_seq_npc[EXTVALEN - 1:0];
21155                   assign wb_i0_redirect = (wb_i0_doable &amp; wb_i0_mispred &amp; ~wb_i0_calu_taken &amp; wb_i0_ctrl[102] &amp; ~wb_i0_target_misaligned) | (wb_i0_doable &amp; wb_i0_mispred &amp; ~wb_i0_calu_taken &amp; wb_i0_tb_mispred &amp; ~wb_i0_target_misaligned) | (wb_i0_doable &amp; wb_i0_mispred &amp; wb_i0_ctrl[102] &amp; wb_i0_ctrl[9]);
21156                   assign wb_i1_redirect = (wb_i1_valid &amp; ~wb_i0_kill &amp; ~wb_i1_abort &amp; wb_i1_mispred &amp; wb_i1_ctrl[102] &amp; ~wb_i1_target_misaligned) | (wb_i1_valid &amp; ~wb_i0_kill &amp; ~wb_i1_abort &amp; wb_i1_mispred &amp; wb_i1_tb_mispred &amp; ~wb_i1_target_misaligned) | (wb_i1_valid &amp; ~wb_i0_kill &amp; ~wb_i1_abort &amp; wb_i1_mispred &amp; wb_i1_ctrl[102] &amp; wb_i0_ctrl[9]);
21157                   assign wb_i0_redirect_pc_hit_ilm = wb_i0_reso_info[0] ? wb_i0_reso_info[7] : wb_i0_reso_info[8];
21158                   assign wb_i1_redirect_pc_hit_ilm = wb_i1_reso_info[0] ? wb_i1_reso_info[7] : wb_i1_reso_info[8];
21159                   assign wb_i0_ras_ptr = wb_i0_ctrl[123 +:3];
21160                   assign wb_i1_ras_ptr = wb_i1_ctrl[123 +:3];
21161                   assign async_ready = ~csr_halt_mode &amp; ~(wb_i0_valid &amp; wb_i0_resume) &amp; ~(wb_i1_valid &amp; wb_i1_resume) &amp; ~(wb_i0_valid &amp; wb_i0_postsync[0]) &amp; ~wb_postsync_resume &amp; ~wb_async_stall &amp; ~wb_i0_pc_vec &amp; ~int_taken_mask &amp; ~(ii_valid[0] &amp; ii_i0_ctrl[0] &amp; ace_sync_ack) &amp; ~(ex_valid[0] &amp; ex_i0_ctrl[0]) &amp; ~(mm_valid[0] &amp; mm_i0_ctrl[0]) &amp; ~(lx_valid[0] &amp; lx_i0_ctrl[0]) &amp; ifu_ipipe_init_done &amp; ~ii_i0_trace_stall;
21162                   assign core_wfi_mode_set = wfi_enabled &amp; biu_ipipe_standby_ready &amp; ifu_ipipe_standby_ready &amp; mmu_ipipe_standby_ready &amp; fpu_ipipe_standby_ready &amp; ls_standby_ready &amp; (ace_standby_ready &amp; ~ace_cmd_valid);
21163                   assign core_wfi_mode_clr = wfi_done | ~wfi_enabled;
21164                   assign core_wfi_mode_nx = ~core_wfi_mode_clr &amp; (core_wfi_mode | core_wfi_mode_set);
21165                   assign core_wfi_mode_en = core_wfi_mode_set | core_wfi_mode_clr;
21166                   assign mdu_resp_return = mdu_resp_valid &amp; mdu_resp_ready;
21167                   assign mdu_inst_retire = (wb_i0_doable &amp; wb_i0_ctrl[104]) | (wb_i1_doable &amp; wb_i1_ctrl[104]);
21168                   assign mdu_retired_nx = mdu_inst_retire | (mdu_retired &amp; ~mdu_resp_return);
21169                   assign mdu_resp_ready = mdu_retired &amp; ~nbload_resp_valid;
21170                   assign mdu_uins_retire = (wb_i0_doable &amp; wb_i0_ctrl[104] &amp; wb_i0_micro) | (wb_i1_doable &amp; wb_i1_ctrl[104] &amp; wb_i1_micro);
21171                   assign mdu_uins_wr_rf_en = mdu_uins_wr_rf_set | mdu_uins_wr_rf_clr;
21172                   assign mdu_uins_wr_rf_set = mdu_uins_retire;
21173                   assign mdu_uins_wr_rf_clr = mdu_resp_return | mdu_kill;
21174                   assign mdu_uins_wr_rf_nx = mdu_uins_wr_rf_set &amp; ~mdu_uins_wr_rf_clr;
21175                   always @(posedge core_clk or negedge core_reset_n) begin
21176      1/1              if (!core_reset_n) begin
21177      1/1                  mdu_uins_wr_rf &lt;= 1'b0;
21178                       end
21179      1/1              else if (mdu_uins_wr_rf_en) begin
21180      <font color = "red">0/1     ==>          mdu_uins_wr_rf &lt;= mdu_uins_wr_rf_nx;</font>
21181                       end
                        MISSING_ELSE
21182                   end
21183                   
21184                   assign mdu_uins_rf_we_en = mdu_uins_rf_we_set | mdu_uins_rf_we_clr;
21185                   assign mdu_uins_rf_we_set = mdu_resp_return;
21186                   assign mdu_uins_rf_we_clr = (mdu_uins_retire | mdu_uins_wr_rf) &amp; wb_async_taken;
21187                   assign mdu_uins_rf_we_nx = mdu_uins_rf_we_set | ~mdu_uins_rf_we_clr;
21188                   always @(posedge core_clk or negedge core_reset_n) begin
21189      1/1              if (!core_reset_n) begin
21190      1/1                  mdu_uins_rf_we &lt;= 1'b1;
21191                       end
21192      1/1              else if (mdu_uins_rf_we_en) begin
21193      <font color = "red">0/1     ==>          mdu_uins_rf_we &lt;= mdu_uins_rf_we_nx;</font>
21194                       end
                        MISSING_ELSE
21195                   end
21196                   
21197                   reg resume_d1;
21198                   always @(posedge core_clk or negedge core_reset_n) begin
21199      1/1              if (!core_reset_n) begin
21200      1/1                  resume_d1 &lt;= 1'b0;
21201                       end
21202                       else begin
21203      1/1                  resume_d1 &lt;= resume;
21204                       end
21205                   end
21206                   
21207                   assign rf_sdw_recover = resume_d1;
21208                   assign rf_we1 = (wb_i0_doable &amp; wb_i0_ctrl[131]);
21209                   assign rf_waddr1 = wb_i0_ctrl[126 +:5];
21210                   assign rf_wdata1 = wb_rd1_wdata;
21211                   assign wb_rf_we2 = (wb_i0_doable &amp; wb_i0_ctrl[137]) | (wb_i1_doable &amp; wb_i1_ctrl[131]);
21212                   assign rf_we2 = wb_rf_we2 | ace_xrf_rd2_valid;
21213                   assign rf_waddr2 = (wb_i0_ctrl[137] &amp; wb_i0_doable) ? wb_i0_ctrl[132 +:5] : (wb_i1_ctrl[131] &amp; wb_i1_doable) ? wb_i1_ctrl[126 +:5] : ace_xrf_rd2_index;
21214                   assign rf_wdata2 = wb_rf_we2 ? wb_rd2_wdata : ace_xrf_rd2_data;
21215                   assign rf_we3 = mdu_resp_return | nbload_resp_valid | ace_resp_rd1_valid | (vpu_srf_wvalid &amp; ~vpu_srf_wfrf);
21216                   assign rf_waddr3 = nbload_resp_valid ? nbload_resp_rd : mdu_resp_return ? mdu_resp_tag : ace_resp_rd1_valid ? ace_xrf_rd1_index : vpu_srf_waddr;
21217                   assign rf_wdata3 = nbload_resp_valid ? nbload_resp_result : mdu_resp_return ? mdu_resp_result : ace_resp_rd1_valid ? ace_xrf_rd1_data : vpu_srf_wdata[31:0];
21218                   assign rf_wstatus3 = nbload_resp_valid ? nbload_resp_status : mdu_resp_return ? ~mdu_uins_rf_we : ace_resp_rd1_valid ? ace_xrf_rd1_status : 1'b0;
21219                   assign vpu_srf_wready = ~(nbload_resp_valid | mdu_resp_return | ace_resp_rd1_valid);
21220                   assign rf_wstatus1[0] = wb_i0_ctrl[104] | wb_i0_ctrl[111] | wb_i0_ctrl[93];
21221                   assign rf_wstatus1[1] = wb_i0_ctrl[131] &amp; wb_i0_doable &amp; wb_i0_xreg_backup;
21222                   assign rf_wstatus2[0] = wb_i1_ctrl[104] &amp; wb_i1_doable &amp; ~wb_i0_ctrl[137] | wb_i1_ctrl[111] &amp; wb_i1_doable &amp; ~wb_i0_ctrl[137] | wb_i1_ctrl[93] &amp; wb_i1_doable &amp; wb_i1_ctrl[131] &amp; ~wb_i0_ctrl[137] | wb_i0_ctrl[93] &amp; wb_i0_doable &amp; wb_i0_ctrl[137] | ~wb_rf_we2 &amp; ace_xrf_rd2_status;
21223                   assign rf_wstatus2[1] = wb_i1_ctrl[131] &amp; wb_i1_doable &amp; wb_i1_xreg_backup;
21224                   assign wb_rd1_wdata = wb_rd1_wdata_reg;
21225                   assign wb_rd2_wdata = wb_rd2_wdata_reg;
21226                   assign wb_i0_alive = wb_i0_valid;
21227                   assign wb_i1_alive = wb_i1_valid &amp; ~wb_i0_kill &amp; ~wb_i0_calu_taken;
21228                   assign wb_i0_doable = wb_i0_alive &amp; ~wb_i0_abort;
21229                   assign wb_i1_doable = wb_i1_alive &amp; ~wb_i1_abort;
21230                   assign wb_i0_retire = wb_i0_doable &amp; wb_i0_seg_end;
21231                   assign wb_i1_retire = wb_i1_doable &amp; wb_i0_seg_end;
21232                   assign wb_i0_nbload = wb_i0_ctrl[111];
21233                   assign wb_i1_nbload = wb_i1_ctrl[111];
21234                   assign wb_i0_kill = (wb_i0_alive &amp; wb_i0_resume) | (wb_i0_doable &amp; wb_i0_mispred &amp; ~wb_i0_calu_taken &amp; wb_i0_ctrl[102]) | (wb_i0_doable &amp; wb_i0_mispred &amp; ~wb_i0_calu_taken &amp; wb_i0_tb_mispred) | (wb_i0_doable &amp; wb_i0_mispred &amp; wb_i0_ctrl[102] &amp; wb_i0_ctrl[9]) | wb_postsync_resume;
21235                   assign wb_i1_kill = (wb_i1_alive &amp; wb_i1_resume) | (wb_i1_valid &amp; ~wb_i0_kill &amp; ~wb_i1_abort &amp; wb_i1_mispred &amp; wb_i1_ctrl[102]) | (wb_i1_valid &amp; ~wb_i0_kill &amp; ~wb_i1_abort &amp; wb_i1_mispred &amp; wb_i1_tb_mispred) | (wb_i1_valid &amp; ~wb_i0_kill &amp; ~wb_i1_abort &amp; wb_i1_mispred &amp; wb_i1_ctrl[102] &amp; wb_i0_ctrl[9]);
21236                   assign wb_kill = wb_i0_kill | wb_i1_kill | wb_async_taken;
21237                   assign wb_ras_ptr = (wb_i0_resume) ? wb_i0_ctrl[123 +:3] : wb_i1_ctrl[123 +:3];
21238                   assign wb_i0_trace_trigger = {wb_i0_ctrl[145],wb_i0_ctrl[146],wb_i0_ctrl[147]};
21239                   assign wb_i1_trace_trigger = {wb_i1_ctrl[145],wb_i1_ctrl[146],wb_i1_ctrl[147]};
21240                   assign uinstr_flush = resume | mm_redirect_final &amp; ~mm_non_pp_uinstr | wb_redirect &amp; ~wb_i0_non_pp_micro;
21241                   assign uinstr_done = wb_i0_doable &amp; wb_i0_non_pp_micro_last;
21242                   assign resume = (wb_i0_alive &amp; wb_i0_resume) | (wb_i1_alive &amp; wb_i1_resume) | (wb_postsync_resume) | wb_async_taken;
21243                   assign resume_for_replay = (wb_i0_alive &amp; ~wb_i0_ctrl[106] &amp; wb_i0_ctrl[138]) | (wb_i1_alive &amp; ~wb_i1_ctrl[106] &amp; wb_i1_ctrl[138]);
21244                   assign wb_i0_resume = wb_i0_ctrl[106] | wb_i0_ctrl[149] | wb_i0_ctrl[138] | wb_i0_ctrl[66] | wb_i0_ctrl[110] | wb_i0_ctrl[144] | wb_i0_ctrl[148] | wb_postsync_resume;
21245                   assign wb_i1_resume = wb_i1_ctrl[106] | wb_i1_ctrl[149] | wb_i1_ctrl[138] | wb_i1_ctrl[66] | wb_i1_ctrl[110] | wb_i1_ctrl[144] | wb_i1_ctrl[148];
21246                   assign wb_i0_abort = wb_i0_ctrl[149] | wb_i0_ctrl[138] | wb_i0_ctrl[106];
21247                   assign wb_i1_abort = wb_i1_ctrl[149] | wb_i1_ctrl[138] | wb_i1_ctrl[106] | wb_postsync_resume;
21248                   reg wb_postsync_resume_reg;
21249                   wire wb_postsync_resume_nx = wb_i0_postsync[0] &amp; wb_i0_doable &amp; ~wb_postsync_resume;
21250                   assign wb_postsync_resume = wb_postsync_resume_reg;
21251                   always @(posedge core_clk or negedge core_reset_n) begin
21252      1/1              if (!core_reset_n) begin
21253      1/1                  wb_postsync_resume_reg &lt;= 1'b0;
21254                       end
21255                       else begin
21256      1/1                  wb_postsync_resume_reg &lt;= wb_postsync_resume_nx;
21257                       end
21258                   end
21259                   
21260                   kv_sign_ext #(
21261                       .OW(32),
21262                       .IW(EXTVALEN)
21263                   ) u_i0_seq_npc_sext (
21264                       .out(wb_i0_seq_npc_sext),
21265                       .in(wb_i0_seq_npc)
21266                   );
21267                   kv_sign_ext #(
21268                       .OW(32),
21269                       .IW(EXTVALEN)
21270                   ) u_11_seq_npc_sext (
21271                       .out(wb_i1_seq_npc_sext),
21272                       .in(wb_i1_seq_npc)
21273                   );
21274                   assign wb_i0_fetch_fault_pc_sext = wb_i0_ctrl[85] ? {wb_i0_seq_npc_sext[31:3],3'd0} : wb_i0_val_sext;
21275                   assign wb_i1_fetch_fault_pc_sext = wb_i1_ctrl[85] ? {wb_i1_seq_npc_sext[31:3],3'd0} : wb_i1_val_sext;
21276                   kv_sign_ext #(
21277                       .OW(32),
21278                       .IW(EXTVALEN)
21279                   ) u_i0_addr_zext (
21280                       .out(wb_i0_val_sext),
21281                       .in(wb_i0_val)
21282                   );
21283                   kv_sign_ext #(
21284                       .OW(32),
21285                       .IW(EXTVALEN)
21286                   ) u_11_addr_zext (
21287                       .out(wb_i1_val_sext),
21288                       .in(wb_i1_val)
21289                   );
21290                   assign wb_i0_tval = ({32{wb_i0_ctrl[39 +:6] == 6'h2}} &amp; wb_i0_val_sext) | ({32{wb_i0_ctrl[39 +:6] == 6'h1}} &amp; wb_i0_fetch_fault_pc_sext) | ({32{wb_i0_ctrl[39 +:6] == 6'h3}} &amp; wb_i0_val_sext) | ({32{wb_i0_ctrl[39 +:6] == 6'h0}} &amp; wb_i0_val_sext) | ({32{wb_i0_ctrl[39 +:6] == 6'h4}} &amp; wb_i0_val_sext) | ({32{wb_i0_ctrl[39 +:6] == 6'h6}} &amp; wb_i0_val_sext) | ({32{wb_i0_ctrl[39 +:6] == 6'h5}} &amp; wb_i0_val_sext) | ({32{wb_i0_ctrl[39 +:6] == 6'h7}} &amp; wb_i0_val_sext) | ({32{wb_i0_ctrl[39 +:6] == 6'hc}} &amp; wb_i0_fetch_fault_pc_sext) | ({32{wb_i0_ctrl[39 +:6] == 6'hd}} &amp; wb_i0_val_sext) | ({32{wb_i0_ctrl[39 +:6] == 6'hf}} &amp; wb_i0_val_sext);
21291                   assign wb_i1_tval = ({32{wb_i1_ctrl[39 +:6] == 6'h2}} &amp; wb_i1_val_sext) | ({32{wb_i1_ctrl[39 +:6] == 6'h1}} &amp; wb_i1_fetch_fault_pc_sext) | ({32{wb_i1_ctrl[39 +:6] == 6'h3}} &amp; wb_i1_val_sext) | ({32{wb_i1_ctrl[39 +:6] == 6'h0}} &amp; wb_i1_val_sext) | ({32{wb_i1_ctrl[39 +:6] == 6'h4}} &amp; wb_i1_val_sext) | ({32{wb_i1_ctrl[39 +:6] == 6'h6}} &amp; wb_i1_val_sext) | ({32{wb_i1_ctrl[39 +:6] == 6'h5}} &amp; wb_i1_val_sext) | ({32{wb_i1_ctrl[39 +:6] == 6'h7}} &amp; wb_i1_val_sext) | ({32{wb_i1_ctrl[39 +:6] == 6'hc}} &amp; wb_i1_fetch_fault_pc_sext) | ({32{wb_i1_ctrl[39 +:6] == 6'hd}} &amp; wb_i1_val_sext) | ({32{wb_i1_ctrl[39 +:6] == 6'hf}} &amp; wb_i1_val_sext);
21292                   assign wb_async_taken = async_valid &amp; async_ready;
21293                   assign mm_redirect_issued_nx = lx_stall &amp; (mm_redirect | mm_redirect_issued);
21294                   always @(posedge core_clk or negedge core_reset_n) begin
21295      1/1              if (!core_reset_n) begin
21296      1/1                  mm_redirect_issued &lt;= 1'b0;
21297                       end
21298                       else begin
21299      1/1                  mm_redirect_issued &lt;= mm_redirect_issued_nx;
21300                       end
21301                   end
21302                   
21303                   assign redirect_ras_ptr = wb_i0_redirect ? wb_i0_ras_ptr[1:0] : wb_i1_redirect ? wb_i1_ras_ptr[1:0] : mm_i0_redirect_final ? mm_i0_ras_ptr[1:0] : mm_i1_redirect_final ? mm_i1_ras_ptr[1:0] : tb_ras_ptr;
21304                   assign mm_redirect = mm_i0_redirect_final | mm_i1_redirect_final;
21305                   assign wb_redirect = wb_i0_redirect | wb_i1_redirect;
21306                   assign mm_redirect_final = mm_redirect &amp; ~mm_redirect_issued;
21307                   assign mm_i0_redirect_final = (mm_i0_redirect &amp; ~mm_redirect_issued);
21308                   assign mm_i1_redirect_final = (mm_i1_redirect &amp; ~mm_redirect_issued);
21309                   assign tb_redirect = 1'b0;
21310                   assign tb_redirect_for_cti = 1'b0;
21311                   assign tb_redirect_pc = {EXTVALEN{1'b0}};
21312                   assign tb_redirect_hit_ilm = 1'b0;
21313                   assign tb_ras_ptr = 2'b0;
21314                   assign tb_fdiv_resp_ready = 1'b1;
21315                   assign redirect = mm_redirect_final &amp; ~mm_non_pp_uinstr | wb_redirect &amp; ~wb_i0_non_pp_micro | tb_redirect;
21316                   assign uinstr_redirect = mm_redirect_final &amp; mm_non_pp_uinstr | wb_redirect &amp; wb_i0_non_pp_micro;
21317                   assign redirect_for_cti = wb_i0_redirect ? (wb_i0_ctrl[37] | wb_i0_ctrl[11]) &amp; ~wb_i0_non_pp_micro : wb_i1_redirect ? (wb_i1_ctrl[37] | wb_i1_ctrl[11]) &amp; ~wb_i0_non_pp_micro : mm_i0_redirect_final ? (mm_i0_ctrl[74] | mm_i0_ctrl[47]) &amp; ~mm_non_pp_uinstr : mm_i1_redirect_final ? (mm_i1_ctrl[74] | mm_i1_ctrl[47]) &amp; ~mm_non_pp_uinstr : tb_redirect_for_cti;
21318                   assign redirect_pc = wb_i0_redirect ? wb_i0_npc : wb_i1_redirect ? wb_i1_npc : mm_i0_redirect_final ? mm_i0_npc : mm_i1_redirect_final ? mm_i1_npc : tb_redirect_pc;
21319                   assign redirect_pc_hit_ilm = wb_i0_redirect ? wb_i0_redirect_pc_hit_ilm : wb_i1_redirect ? wb_i1_redirect_pc_hit_ilm : mm_i0_redirect_final ? mm_i0_redirect_pc_hit_ilm : mm_i1_redirect_final ? mm_i1_redirect_pc_hit_ilm : tb_redirect_hit_ilm;
21320                   reg [7:0] mm_bhr;
21321                   wire [7:0] mm_bhr_nx;
21322                   wire mm_bhr_update;
21323                   wire mm_i0_bhr_update;
21324                   wire mm_i0_br_taken = mm_i0_ctrl[149] ? mm_i0_reso_info[0] : mm_i0_pred_info[1];
21325                   wire mm_i1_bhr_update;
21326                   wire mm_i1_br_taken = mm_i1_ctrl[149] ? mm_i1_reso_info[0] : mm_i1_pred_info[1];
21327                   wire [7:0] mm_i0_bhr_nx;
21328                   wire [7:0] mm_i1_bhr_nx;
21329                   wire mm_bhr_recover;
21330                   wire [7:0] mm_bhr_recover_data;
21331                   wire wb_bhr_recover;
21332                   wire [7:0] wb_bhr_recover_data;
21333                   wire mm_i0_bhr_valid;
21334                   wire mm_i1_bhr_valid;
21335                   assign mm_i0_bhr_valid = mm_i0_reso_info[2] &amp; ~mm_i0_pred_info[6] &amp; ~mm_i0_pred_info[10] &amp; mm_i0_pred_info[0] &amp; mm_i0_ctrl[149];
21336                   assign mm_i1_bhr_valid = mm_i1_reso_info[2] &amp; ~mm_i1_pred_info[6] &amp; ~mm_i1_pred_info[10] &amp; mm_i1_pred_info[0] &amp; mm_i1_ctrl[149];
21337                   assign mm_i0_bhr_update = (mm_i0_bhr_valid &amp; mm_doable[0] &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; mm_i0_ctrl[149] &amp; ~mm_non_pp_uinstr) | (mm_i0_ctrl[47] &amp; mm_i0_pred_info[0] &amp; mm_doable[0] &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; ~mm_non_pp_uinstr);
21338                   assign mm_i1_bhr_update = (mm_i1_bhr_valid &amp; mm_doable[1] &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; mm_i1_ctrl[149] &amp; ~mm_non_pp_uinstr) | (mm_i1_ctrl[47] &amp; mm_i1_pred_info[0] &amp; mm_doable[1] &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; ~mm_non_pp_uinstr);
21339                   assign mm_bhr_update = (mm_i0_bhr_update | mm_i1_bhr_update) &amp; ~lx_stall | wb_bhr_recover;
21340                   assign mm_i0_bhr_nx = {mm_i0_br_taken,mm_bhr[7:1]};
21341                   assign mm_i1_bhr_nx = mm_i0_bhr_update ? {mm_i1_br_taken,mm_i0_bhr_nx[7:1]} : {mm_i1_br_taken,mm_bhr[7:1]};
21342                   assign mm_bhr_nx = wb_bhr_recover ? wb_bhr_recover_data : mm_i1_bhr_update ? mm_i1_bhr_nx : mm_i0_bhr_update ? mm_i0_bhr_nx : mm_bhr;
21343                   always @(posedge core_clk or negedge core_reset_n) begin
21344      1/1              if (!core_reset_n) begin
21345      1/1                  mm_bhr &lt;= 8'd0;
21346                       end
21347      1/1              else if (mm_bhr_update) begin
21348      1/1                  mm_bhr &lt;= mm_bhr_nx;
21349                       end
                        MISSING_ELSE
21350                   end
21351                   
21352                   assign mm_bhr_recover = (mm_i0_redirect_final | mm_i1_redirect_final) &amp; ~mm_redirect_issued &amp; ~resume;
21353                   assign mm_bhr_recover_data = mm_i0_redirect_final ? mm_i0_bhr_update ? mm_i0_bhr_nx : mm_bhr : mm_i1_bhr_update ? mm_i1_bhr_nx : mm_i0_bhr_update ? mm_i0_bhr_nx : mm_bhr;
21354                   wire mm_i0_start = mm_i0_ctrl[180];
21355                   wire mm_i1_start = mm_i1_ctrl[180];
21356                   always @(posedge core_clk or negedge core_reset_n) begin
21357      1/1              if (!core_reset_n) begin
21358      1/1                  mm_btb_update_issued &lt;= 1'b0;
21359                       end
21360                       else begin
21361      1/1                  mm_btb_update_issued &lt;= mm_btb_update_issued_nx;
21362                       end
21363                   end
21364                   
21365                   assign mm_btb_update_issued_set = (mm_btb_update_p0 | mm_btb_update_p1) &amp; lx_stall;
21366                   assign mm_btb_update_issued_clr = ~lx_stall;
21367                   assign mm_btb_update_issued_nx = (mm_btb_update_issued | mm_btb_update_issued_set) &amp; ~mm_btb_update_issued_clr;
21368                   assign mm_i0_bblk_start_pc = mm_i0_start ? mm_i0_pc[VALEN - 1:0] : mm_bblk_start_pc;
21369                   assign mm_i1_bblk_start_pc = mm_i1_start ? mm_i1_pc[VALEN - 1:0] : mm_i0_start ? mm_i0_pc[VALEN - 1:0] : mm_bblk_start_pc;
21370                   wire mm_i0_16b = mm_i0_ctrl[43];
21371                   wire [VALEN - 1:0] mm_i0_fall_thru_offset;
21372                   wire mm_i0_fall_thru_offset_overflow;
21373                   wire mm_i0_start_pc_valid;
21374                   wire mm_i0_is_start;
21375                   wire mm_i1_16b = mm_i1_ctrl[43];
21376                   wire [VALEN - 1:0] mm_i1_fall_thru_offset;
21377                   wire mm_i1_fall_thru_offset_overflow;
21378                   wire mm_i1_start_pc_valid;
21379                   wire mm_i1_is_start;
21380                   reg mm_start_pc_valid_keep;
21381                   wire mm_start_pc_valid_keep_set;
21382                   wire mm_start_pc_valid_keep_clr;
21383                   wire mm_start_pc_valid_keep_nx;
21384                   assign mm_i0_seq_npc = mm_i0_pc[EXTVALEN - 1:0] + {{(EXTVALEN - 3){1'b0}},~mm_i0_16b,mm_i0_16b,1'b0};
21385                   assign mm_i0_fall_thru_offset = mm_i0_start ? {{(VALEN - 3){1'b0}},~mm_i0_16b,mm_i0_16b,1'b0} : mm_i0_seq_npc[VALEN - 1:0] - mm_bblk_start_pc[VALEN - 1:0];
21386                   assign mm_i0_fall_thru_offset_overflow = rvc_en ? (|mm_i0_fall_thru_offset[VALEN - 1:11]) : (|mm_i0_fall_thru_offset[VALEN - 1:12]);
21387                   assign mm_i1_seq_npc = mm_i1_pc[EXTVALEN - 1:0] + {{(EXTVALEN - 3){1'b0}},~mm_i1_16b,mm_i1_16b,1'b0};
21388                   assign mm_i1_fall_thru_offset = mm_i1_start ? {{(VALEN - 3){1'b0}},~mm_i1_16b,mm_i1_16b,1'b0} : mm_i0_start ? {{(VALEN - 3){1'b0}},~mm_i1_16b,mm_i1_16b,1'b0} + {{(VALEN - 3){1'b0}},~mm_i0_16b,mm_i0_16b,1'b0} : mm_i1_seq_npc[VALEN - 1:0] - mm_bblk_start_pc[VALEN - 1:0];
21389                   assign mm_i1_fall_thru_offset_overflow = rvc_en ? (|mm_i1_fall_thru_offset[VALEN - 1:11]) : (|mm_i1_fall_thru_offset[VALEN - 1:12]);
21390                   assign mm_i0_is_start = mm_i0_start &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; mm_doable[0];
21391                   assign mm_i1_is_start = mm_i1_start &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; mm_doable[1];
21392                   assign mm_bblk_start_pc_update = mm_i0_is_start | mm_i1_is_start;
21393                   assign mm_bblk_start_pc_nx = (mm_i1_start &amp; mm_doable[1]) ? mm_i1_pc[VALEN - 1:0] : mm_i0_pc[VALEN - 1:0];
21394                   always @(posedge core_clk or negedge core_reset_n) begin
21395      1/1              if (!core_reset_n) begin
21396      1/1                  mm_bblk_start_pc &lt;= {VALEN{1'b0}};
21397                       end
21398      1/1              else if (mm_bblk_start_pc_update) begin
21399      1/1                  mm_bblk_start_pc &lt;= mm_bblk_start_pc_nx;
21400                       end
                        MISSING_ELSE
21401                   end
21402                   
21403                   assign mm_start_pc_valid_keep_set = mm_bblk_start_pc_update;
21404                   assign mm_start_pc_valid_keep_clr = resume | (mm_i0_ctrl[179] &amp; mm_doable[0]) | (mm_i1_ctrl[179] &amp; mm_doable[1]);
21405                   assign mm_start_pc_valid_keep_nx = (mm_start_pc_valid_keep | mm_start_pc_valid_keep_set) &amp; ~mm_start_pc_valid_keep_clr;
21406                   always @(posedge core_clk or negedge core_reset_n) begin
21407      1/1              if (!core_reset_n) begin
21408      1/1                  mm_start_pc_valid_keep &lt;= 1'b0;
21409                       end
21410                       else begin
21411      1/1                  mm_start_pc_valid_keep &lt;= mm_start_pc_valid_keep_nx;
21412                       end
21413                   end
21414                   
21415                   wire mm_btb_update_i0_invalid;
21416                   wire mm_btb_update_i0_alloc;
21417                   wire mm_btb_update_i0_revise;
21418                   kv_btb_update_ctrl u_kv_btb_update_ctrl_0(
21419                       .reso_info(mm_i0_reso_info),
21420                       .pred_info(mm_i0_pred_info),
21421                       .invalid(mm_btb_update_i0_invalid),
21422                       .alloc(mm_btb_update_i0_alloc),
21423                       .revise(mm_btb_update_i0_revise),
21424                       .way(mm_btb_update_p0_way),
21425                       .call(mm_btb_update_p0_call),
21426                       .ret(mm_btb_update_p0_ret),
21427                       .ucond(mm_btb_update_p0_ucond),
21428                       .mispred(mm_i0_btb_mispred)
21429                   );
21430                   assign mm_i0_tb_mispred = 1'b0;
21431                   assign mm_i0_mispred = mm_i0_btb_mispred | mm_i0_tb_mispred;
21432                   assign mm_i0_start_pc_valid = mm_i0_is_start | mm_start_pc_valid_keep;
21433                   assign mm_btb_update_p0_invalid = (mm_btb_update_i0_invalid &amp; ~mm_i0_tb_mispred) &amp; mm_i0_ctrl[149] &amp; mm_i0_valid &amp; ~mm_btb_update_issued &amp; ~mm_non_pp_uinstr;
21434                   assign mm_btb_update_p0_valid = (mm_btb_update_i0_alloc | mm_btb_update_i0_revise) &amp; ~mm_i0_tb_mispred &amp; mm_i0_ctrl[149] &amp; ~mm_i0_ctrl[179] &amp; mm_i0_start_pc_valid &amp; mm_doable[0] &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; ~mm_btb_update_issued &amp; ~mm_i0_ctrl[87] &amp; ~mm_i0_fall_thru_offset_overflow &amp; ~mm_non_pp_uinstr;
21435                   assign mm_btb_update_p0 = mm_btb_update_p0_invalid | mm_btb_update_p0_valid;
21436                   assign mm_btb_update_p0_alloc = mm_btb_update_i0_alloc;
21437                   assign mm_btb_update_p0_start_pc = mm_i0_bblk_start_pc;
21438                   assign mm_btb_update_p0_blk_offset = rvc_en ? mm_i0_fall_thru_offset[10:1] : mm_i0_fall_thru_offset[11:2];
21439                   assign mm_btb_update_p0_target_pc = mm_i0_npc[VALEN - 1:0];
21440                   wire mm_btb_update_i1_invalid;
21441                   wire mm_btb_update_i1_alloc;
21442                   wire mm_btb_update_i1_revise;
21443                   kv_btb_update_ctrl u_kv_btb_update_ctrl_1(
21444                       .reso_info(mm_i1_reso_info),
21445                       .pred_info(mm_i1_pred_info),
21446                       .invalid(mm_btb_update_i1_invalid),
21447                       .alloc(mm_btb_update_i1_alloc),
21448                       .revise(mm_btb_update_i1_revise),
21449                       .way(mm_btb_update_p1_way),
21450                       .call(mm_btb_update_p1_call),
21451                       .ret(mm_btb_update_p1_ret),
21452                       .ucond(mm_btb_update_p1_ucond),
21453                       .mispred(mm_i1_btb_mispred)
21454                   );
21455                   assign mm_i1_tb_mispred = 1'b0;
21456                   assign mm_i1_mispred = mm_i1_btb_mispred | mm_i1_tb_mispred;
21457                   assign mm_i1_start_pc_valid = mm_i0_is_start | mm_i1_is_start | mm_start_pc_valid_keep;
21458                   assign mm_btb_update_p1_invalid = (mm_btb_update_i1_invalid &amp; ~(mm_i1_tb_mispred &amp; ~mm_i1_mispred)) &amp; mm_i1_ctrl[149] &amp; mm_i1_valid &amp; ~mm_btb_update_issued &amp; ~mm_non_pp_uinstr;
21459                   assign mm_btb_update_p1_valid = (mm_btb_update_i1_alloc | mm_btb_update_i1_revise) &amp; ~mm_i1_tb_mispred &amp; mm_i1_ctrl[149] &amp; ~mm_i0_ctrl[179] &amp; ~mm_i1_ctrl[179] &amp; mm_i1_start_pc_valid &amp; mm_doable[1] &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; ~mm_btb_update_issued &amp; ~mm_i1_fall_thru_offset_overflow &amp; ~mm_non_pp_uinstr;
21460                   assign mm_btb_update_p1 = mm_btb_update_p1_invalid | mm_btb_update_p1_valid;
21461                   assign mm_btb_update_p1_alloc = mm_btb_update_i1_alloc;
21462                   assign mm_btb_update_p1_start_pc = mm_i1_bblk_start_pc;
21463                   assign mm_btb_update_p1_blk_offset = rvc_en ? mm_i1_fall_thru_offset[10:1] : mm_i1_fall_thru_offset[11:2];
21464                   assign mm_btb_update_p1_target_pc = mm_i1_npc[VALEN - 1:0];
21465                   reg [7:0] wb_bhr;
21466                   wire [7:0] wb_bhr_nx;
21467                   wire wb_bhr_update;
21468                   wire wb_i0_bhr_update;
21469                   wire wb_i0_br_taken = wb_i0_reso_info[0];
21470                   wire wb_i1_bhr_update;
21471                   wire wb_i1_br_taken = wb_i1_reso_info[0];
21472                   wire [7:0] wb_i0_bhr_nx;
21473                   wire [7:0] wb_i1_bhr_nx;
21474                   wire wb_i0_bhr_valid;
21475                   wire wb_i1_bhr_valid;
21476                   assign wb_i0_bhr_valid = wb_i0_ctrl[11] &amp; ~wb_i0_pred_info[6] &amp; ~wb_i0_pred_info[10] &amp; wb_i0_pred_info[0];
21477                   assign wb_i1_bhr_valid = wb_i1_ctrl[11] &amp; ~wb_i1_pred_info[6] &amp; ~wb_i1_pred_info[10] &amp; wb_i1_pred_info[0];
21478                   assign wb_i0_bhr_update = wb_i0_bhr_valid &amp; wb_i0_doable &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; ~wb_i0_non_pp_micro;
21479                   assign wb_i1_bhr_update = wb_i1_bhr_valid &amp; wb_i1_doable &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; ~wb_i0_non_pp_micro;
21480                   assign wb_bhr_update = (wb_i0_bhr_update | wb_i1_bhr_update);
21481                   assign wb_i0_bhr_nx = {wb_i0_br_taken,wb_bhr[7:1]};
21482                   assign wb_i1_bhr_nx = wb_i0_bhr_update ? {wb_i1_br_taken,wb_i0_bhr_nx[7:1]} : {wb_i1_br_taken,wb_bhr[7:1]};
21483                   assign wb_bhr_nx = wb_i1_bhr_update ? wb_i1_bhr_nx : wb_i0_bhr_update ? wb_i0_bhr_nx : wb_bhr;
21484                   always @(posedge core_clk or negedge core_reset_n) begin
21485      1/1              if (!core_reset_n) begin
21486      1/1                  wb_bhr &lt;= 8'd0;
21487                       end
21488      1/1              else if (wb_bhr_update) begin
21489      1/1                  wb_bhr &lt;= wb_bhr_nx;
21490                       end
                        MISSING_ELSE
21491                   end
21492                   
21493                   assign wb_bhr_recover = (wb_i0_redirect | wb_i1_redirect) &amp; ~resume;
21494                   assign wb_bhr_recover_data = wb_i0_redirect ? wb_i0_bhr_update ? wb_i0_bhr_nx : wb_bhr : wb_i1_bhr_update ? wb_i1_bhr_nx : wb_i0_bhr_update ? wb_i0_bhr_nx : wb_bhr;
21495                   assign bhr_recover = wb_bhr_recover | mm_bhr_recover;
21496                   assign bhr_recover_data = wb_bhr_recover ? wb_bhr_recover_data : mm_bhr_recover_data;
21497                   wire wb_i0_start = wb_i0_ctrl[122];
21498                   wire wb_i1_start = wb_i1_ctrl[122];
21499                   always @(posedge core_clk or negedge core_reset_n) begin
21500      1/1              if (!core_reset_n) begin
21501      1/1                  wb_bht_btb_update_issued &lt;= 1'b0;
21502                       end
21503                       else begin
21504      1/1                  wb_bht_btb_update_issued &lt;= wb_bht_btb_update_issued_nx;
21505                       end
21506                   end
21507                   
21508                   assign wb_bht_btb_update_issued_set = (wb_bht_update_p0 | wb_bht_update_p1 | wb_btb_update_p0 | wb_btb_update_p1) &amp; lx_stall;
21509                   assign wb_bht_btb_update_issued_clr = ~lx_stall;
21510                   assign wb_bht_btb_update_issued_nx = (wb_bht_btb_update_issued | wb_bht_btb_update_issued_set) &amp; ~wb_bht_btb_update_issued_clr;
21511                   assign wb_i0_bblk_start_pc = wb_i0_start ? wb_i0_pc[VALEN - 1:0] : wb_bblk_start_pc;
21512                   wire i0_sel_sat;
21513                   wire i0_dir_sat;
21514                   wire [1:0] i0_sel_data_incr1;
21515                   wire [1:0] i0_dir_data_incr1;
21516                   wire i1_sel_sat;
21517                   wire i1_dir_sat;
21518                   wire [1:0] i1_sel_data_incr1;
21519                   wire [1:0] i1_dir_data_incr1;
21520                   assign wb_i0_update_dir_addr = rvc_en ? wb_i0_bblk_start_pc[VALEN - 1:0] ^ {{(VALEN - 9){1'b0}},wb_bhr,1'b0} : wb_i0_bblk_start_pc[VALEN - 1:0] ^ {{(VALEN - 10){1'b0}},wb_bhr,2'b00};
21521                   assign wb_bht_update_p0 = wb_i0_ctrl[11] &amp; ~wb_i0_pred_info[6] &amp; wb_i0_pred_info[0] &amp; (~i0_sel_sat | ~i0_dir_sat) &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; ~wb_bht_btb_update_issued &amp; wb_i0_start_pc_valid &amp; ~wb_i0_ctrl[38] &amp; wb_i0_doable &amp; ~wb_i0_non_pp_micro;
21522                   assign i0_dir_sat = ({wb_i0_reso_info[0],wb_i0_pred_info[3:2]} == 3'b111) | ({wb_i0_reso_info[0],wb_i0_pred_info[3:2]} == 3'b000);
21523                   assign i0_sel_sat = ({wb_i0_reso_info[0],wb_i0_pred_info[5:4]} == 3'b111) | ({wb_i0_reso_info[0],wb_i0_pred_info[5:4]} == 3'b000);
21524                   assign i0_dir_data_incr1 = 2'b01 &amp; {~i0_dir_sat,~i0_dir_sat};
21525                   assign i0_sel_data_incr1 = 2'b01 &amp; {~i0_sel_sat,~i0_sel_sat};
21526                   assign wb_bht_update_p0_dir_data = wb_i0_reso_info[0] ? wb_i0_pred_info[3:2] + i0_dir_data_incr1 : wb_i0_pred_info[3:2] - i0_dir_data_incr1;
21527                   assign wb_bht_update_p0_sel_data = wb_i0_reso_info[0] ? wb_i0_pred_info[5:4] + i0_sel_data_incr1 : wb_i0_pred_info[5:4] - i0_sel_data_incr1;
21528                   assign wb_bht_update_p0_dir_addr = rvc_en ? wb_i0_update_dir_addr[8:1] : wb_i0_update_dir_addr[9:2];
21529                   assign wb_bht_update_p0_sel_addr = rvc_en ? wb_i0_bblk_start_pc[8:1] : wb_i0_bblk_start_pc[9:2];
21530                   assign wb_i1_bblk_start_pc = wb_i1_start ? wb_i1_pc[VALEN - 1:0] : wb_i0_start ? wb_i0_pc[VALEN - 1:0] : wb_bblk_start_pc;
21531                   assign wb_i1_update_dir_addr = wb_i0_bhr_update ? rvc_en ? wb_i1_bblk_start_pc[VALEN - 1:0] ^ {{(VALEN - 9){1'b0}},wb_i0_bhr_nx,1'b0} : wb_i1_bblk_start_pc[VALEN - 1:0] ^ {{(VALEN - 10){1'b0}},wb_i0_bhr_nx,2'b00} : rvc_en ? wb_i1_bblk_start_pc[VALEN - 1:0] ^ {{(VALEN - 9){1'b0}},wb_bhr,1'b0} : wb_i1_bblk_start_pc[VALEN - 1:0] ^ {{(VALEN - 10){1'b0}},wb_bhr,2'b00};
21532                   assign wb_bht_update_p1 = wb_i1_ctrl[11] &amp; ~wb_i1_pred_info[6] &amp; (~i1_sel_sat | ~i1_dir_sat) &amp; wb_i1_pred_info[0] &amp; ~resume &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; ~wb_bht_btb_update_issued &amp; wb_i1_start_pc_valid &amp; wb_i1_doable &amp; ~wb_i0_non_pp_micro;
21533                   assign i1_dir_sat = ({wb_i1_reso_info[0],wb_i1_pred_info[3:2]} == 3'b111) | ({wb_i1_reso_info[0],wb_i1_pred_info[3:2]} == 3'b000);
21534                   assign i1_sel_sat = ({wb_i1_reso_info[0],wb_i1_pred_info[5:4]} == 3'b111) | ({wb_i1_reso_info[0],wb_i1_pred_info[5:4]} == 3'b000);
21535                   assign i1_dir_data_incr1 = 2'b01 &amp; {~i1_dir_sat,~i1_dir_sat};
21536                   assign i1_sel_data_incr1 = 2'b01 &amp; {~i1_sel_sat,~i1_sel_sat};
21537                   assign wb_bht_update_p1_dir_data = wb_i1_reso_info[0] ? wb_i1_pred_info[3:2] + i1_dir_data_incr1 : wb_i1_pred_info[3:2] - i1_dir_data_incr1;
21538                   assign wb_bht_update_p1_sel_data = wb_i1_reso_info[0] ? wb_i1_pred_info[5:4] + i1_sel_data_incr1 : wb_i1_pred_info[5:4] - i1_sel_data_incr1;
21539                   assign wb_bht_update_p1_dir_addr = rvc_en ? wb_i1_update_dir_addr[8:1] : wb_i1_update_dir_addr[9:2];
21540                   assign wb_bht_update_p1_sel_addr = rvc_en ? wb_i1_bblk_start_pc[8:1] : wb_i1_bblk_start_pc[9:2];
21541                   assign bht_update_p0 = wb_bht_update_p0;
21542                   assign bht_update_p0_sel_data = wb_bht_update_p0_sel_data;
21543                   assign bht_update_p0_dir_data = wb_bht_update_p0_dir_data;
21544                   assign bht_update_p0_dir_addr = wb_bht_update_p0_dir_addr;
21545                   assign bht_update_p0_sel_addr = wb_bht_update_p0_sel_addr;
21546                   assign bht_update_p1 = wb_bht_update_p1;
21547                   assign bht_update_p1_sel_data = wb_bht_update_p1_sel_data;
21548                   assign bht_update_p1_dir_data = wb_bht_update_p1_dir_data;
21549                   assign bht_update_p1_dir_addr = wb_bht_update_p1_dir_addr;
21550                   assign bht_update_p1_sel_addr = wb_bht_update_p1_sel_addr;
21551                   assign wb_i0_seq_npc = wb_i0_pc[EXTVALEN - 1:0] + {{(EXTVALEN - 3){1'b0}},~wb_i0_16b,wb_i0_16b,1'b0};
21552                   assign wb_i0_fall_thru_offset = wb_i0_start ? {{(VALEN - 3){1'b0}},~wb_i0_16b,wb_i0_16b,1'b0} : wb_i0_seq_npc[VALEN - 1:0] - wb_bblk_start_pc;
21553                   assign wb_i0_fall_thru_offset_overflow = rvc_en ? (|wb_i0_fall_thru_offset[VALEN - 1:11]) : (|wb_i0_fall_thru_offset[VALEN - 1:12]);
21554                   assign wb_i1_seq_npc = wb_i1_pc[EXTVALEN - 1:0] + {{(EXTVALEN - 3){1'b0}},~wb_i1_16b,wb_i1_16b,1'b0};
21555                   assign wb_i1_fall_thru_offset = wb_i1_start ? {{(VALEN - 3){1'b0}},~wb_i1_16b,wb_i1_16b,1'b0} : wb_i0_start ? {{(VALEN - 3){1'b0}},~wb_i1_16b,wb_i1_16b,1'b0} + {{(VALEN - 3){1'b0}},~wb_i0_16b,wb_i0_16b,1'b0} : wb_i1_seq_npc[VALEN - 1:0] - wb_bblk_start_pc;
21556                   assign wb_i1_fall_thru_offset_overflow = rvc_en ? (|wb_i1_fall_thru_offset[VALEN - 1:11]) : (|wb_i1_fall_thru_offset[VALEN - 1:12]);
21557                   assign wb_i0_is_start = wb_i0_start &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; wb_i0_doable;
21558                   assign wb_i1_is_start = wb_i1_start &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; wb_i1_doable;
21559                   assign wb_bblk_start_pc_update = wb_i0_is_start | wb_i1_is_start;
21560                   assign wb_bblk_start_pc_nx = (wb_i1_start &amp; wb_i1_doable) ? wb_i1_pc[VALEN - 1:0] : wb_i0_pc[VALEN - 1:0];
21561                   always @(posedge core_clk or negedge core_reset_n) begin
21562      1/1              if (!core_reset_n) begin
21563      1/1                  wb_bblk_start_pc &lt;= {VALEN{1'b0}};
21564                       end
21565      1/1              else if (wb_bblk_start_pc_update) begin
21566      1/1                  wb_bblk_start_pc &lt;= wb_bblk_start_pc_nx;
21567                       end
                        MISSING_ELSE
21568                   end
21569                   
21570                   assign wb_start_pc_valid_keep_set = wb_bblk_start_pc_update;
21571                   assign wb_start_pc_valid_keep_clr = resume | (wb_i0_ctrl[121] &amp; wb_i0_doable) | (wb_i1_ctrl[121] &amp; wb_i1_doable);
21572                   assign wb_start_pc_valid_keep_nx = (wb_start_pc_valid_keep | wb_start_pc_valid_keep_set) &amp; ~wb_start_pc_valid_keep_clr;
21573                   always @(posedge core_clk or negedge core_reset_n) begin
21574      1/1              if (!core_reset_n) begin
21575      1/1                  wb_start_pc_valid_keep &lt;= 1'b0;
21576                       end
21577                       else begin
21578      1/1                  wb_start_pc_valid_keep &lt;= wb_start_pc_valid_keep_nx;
21579                       end
21580                   end
21581                   
21582                   wire wb_btb_update_i0_invalid;
21583                   wire wb_btb_update_i0_alloc;
21584                   wire wb_btb_update_i0_revise;
21585                   kv_btb_update_ctrl u_kv_btb_update_ctrl_2(
21586                       .reso_info(wb_i0_reso_info_reg),
21587                       .pred_info(wb_i0_pred_info),
21588                       .invalid(wb_btb_update_i0_invalid),
21589                       .alloc(wb_btb_update_i0_alloc),
21590                       .revise(wb_btb_update_i0_revise),
21591                       .way(wb_btb_update_p0_way),
21592                       .call(wb_btb_update_p0_call),
21593                       .ret(wb_btb_update_p0_ret),
21594                       .ucond(wb_btb_update_p0_ucond),
21595                       .mispred(wb_i0_btb_mispred)
21596                   );
21597                   assign wb_i0_tb_mispred = 1'b0;
21598                   assign wb_i0_mispred = wb_i0_btb_mispred | wb_i0_tb_mispred;
21599                   assign wb_i0_start_pc_valid = wb_i0_is_start | wb_start_pc_valid_keep;
21600                   assign wb_btb_update_p0_valid = wb_i0_doable &amp; wb_i0_ctrl[102] &amp; ~wb_i0_ctrl[121] &amp; (wb_btb_update_i0_alloc | wb_btb_update_i0_revise) &amp; wb_i0_start_pc_valid &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; ~wb_bht_btb_update_issued &amp; ~wb_i0_ctrl[38] &amp; ~wb_i0_fall_thru_offset_overflow &amp; ~wb_i0_non_pp_micro;
21601                   assign wb_btb_update_p0_invalid = wb_i0_valid &amp; wb_i0_ctrl[102] &amp; wb_btb_update_i0_invalid &amp; ~wb_bht_btb_update_issued &amp; ~wb_i0_non_pp_micro;
21602                   assign wb_btb_update_p0 = wb_btb_update_p0_valid | wb_btb_update_p0_invalid;
21603                   assign wb_btb_update_p0_alloc = wb_btb_update_i0_alloc;
21604                   assign wb_btb_update_p0_start_pc = wb_i0_bblk_start_pc;
21605                   assign wb_btb_update_p0_blk_offset = rvc_en ? wb_i0_fall_thru_offset[10:1] : wb_i0_fall_thru_offset[11:2];
21606                   assign wb_btb_update_p0_target_pc = wb_i0_npc[VALEN - 1:0];
21607                   assign wb_i1_start_pc_valid = wb_i0_is_start | wb_i1_is_start | wb_start_pc_valid_keep;
21608                   wire wb_btb_update_i1_invalid;
21609                   wire wb_btb_update_i1_alloc;
21610                   wire wb_btb_update_i1_revise;
21611                   kv_btb_update_ctrl u_kv_btb_update_ctrl_3(
21612                       .reso_info(wb_i1_reso_info_reg),
21613                       .pred_info(wb_i1_pred_info),
21614                       .invalid(wb_btb_update_i1_invalid),
21615                       .alloc(wb_btb_update_i1_alloc),
21616                       .revise(wb_btb_update_i1_revise),
21617                       .way(wb_btb_update_p1_way),
21618                       .call(wb_btb_update_p1_call),
21619                       .ret(wb_btb_update_p1_ret),
21620                       .ucond(wb_btb_update_p1_ucond),
21621                       .mispred(wb_i1_btb_mispred)
21622                   );
21623                   assign wb_i1_tb_mispred = 1'b0;
21624                   assign wb_i1_mispred = wb_i1_btb_mispred | wb_i1_tb_mispred;
21625                   assign wb_btb_update_p1_valid = wb_i1_doable &amp; wb_i1_ctrl[102] &amp; ~wb_i0_ctrl[121] &amp; ~wb_i1_ctrl[121] &amp; (wb_btb_update_i1_alloc | wb_btb_update_i1_revise) &amp; wb_i1_start_pc_valid &amp; csr_mmisc_ctl_brpe &amp; ~csr_halt_mode &amp; ~wb_bht_btb_update_issued &amp; ~wb_i1_fall_thru_offset_overflow &amp; ~wb_i0_non_pp_micro;
21626                   assign wb_btb_update_p1_invalid = wb_i1_valid &amp; wb_i1_ctrl[102] &amp; wb_btb_update_i1_invalid &amp; ~wb_bht_btb_update_issued &amp; ~wb_i0_non_pp_micro;
21627                   assign wb_btb_update_p1 = wb_btb_update_p1_valid | wb_btb_update_p1_invalid;
21628                   assign wb_btb_update_p1_alloc = wb_btb_update_i1_alloc;
21629                   assign wb_btb_update_p1_start_pc = wb_i1_bblk_start_pc;
21630                   assign wb_btb_update_p1_blk_offset = rvc_en ? wb_i1_fall_thru_offset[10:1] : wb_i1_fall_thru_offset[11:2];
21631                   assign wb_btb_update_p1_target_pc = wb_i1_npc[VALEN - 1:0];
21632                   assign btb_update_p0 = (wb_btb_update_p0 | mm_btb_update_p0);
21633                   assign btb_update_p0_way = wb_btb_update_p0 ? wb_btb_update_p0_way : mm_btb_update_p0_way;
21634                   assign btb_update_p0_alloc = wb_btb_update_p0 ? wb_btb_update_p0_alloc : mm_btb_update_p0_alloc;
21635                   assign btb_update_p0_ucond = wb_btb_update_p0 ? wb_btb_update_p0_ucond : mm_btb_update_p0_ucond;
21636                   assign btb_update_p0_call = wb_btb_update_p0 ? wb_btb_update_p0_call : mm_btb_update_p0_call;
21637                   assign btb_update_p0_ret = wb_btb_update_p0 ? wb_btb_update_p0_ret : mm_btb_update_p0_ret;
21638                   assign btb_update_p0_start_pc = wb_btb_update_p0 ? wb_btb_update_p0_start_pc : mm_btb_update_p0_start_pc;
21639                   assign btb_update_p0_blk_offset = wb_btb_update_p0 ? wb_btb_update_p0_blk_offset : mm_btb_update_p0_blk_offset;
21640                   assign btb_update_p0_target_pc = wb_btb_update_p0 ? wb_btb_update_p0_target_pc : mm_btb_update_p0_target_pc;
21641                   assign btb_update_p1 = (wb_btb_update_p1 | mm_btb_update_p1);
21642                   assign btb_update_p1_way = wb_btb_update_p1 ? wb_btb_update_p1_way : mm_btb_update_p1_way;
21643                   assign btb_update_p1_alloc = wb_btb_update_p1 ? wb_btb_update_p1_alloc : mm_btb_update_p1_alloc;
21644                   assign btb_update_p1_ucond = wb_btb_update_p1 ? wb_btb_update_p1_ucond : mm_btb_update_p1_ucond;
21645                   assign btb_update_p1_call = wb_btb_update_p1 ? wb_btb_update_p1_call : mm_btb_update_p1_call;
21646                   assign btb_update_p1_ret = wb_btb_update_p1 ? wb_btb_update_p1_ret : mm_btb_update_p1_ret;
21647                   assign btb_update_p1_start_pc = wb_btb_update_p1 ? wb_btb_update_p1_start_pc : mm_btb_update_p1_start_pc;
21648                   assign btb_update_p1_blk_offset = wb_btb_update_p1 ? wb_btb_update_p1_blk_offset : mm_btb_update_p1_blk_offset;
21649                   assign btb_update_p1_target_pc = wb_btb_update_p1 ? wb_btb_update_p1_target_pc : mm_btb_update_p1_target_pc;
21650                   reg btb_update_hold_p0_mm;
21651                   wire btb_update_hold_p0_mm_set;
21652                   wire btb_update_hold_p0_mm_clr;
21653                   wire btb_update_hold_p0_mm_nx;
21654                   reg btb_update_hold_p0_lx;
21655                   wire btb_update_hold_p0_lx_set;
21656                   wire btb_update_hold_p0_lx_clr;
21657                   wire btb_update_hold_p0_lx_nx;
21658                   assign btb_update_hold_p0_mm_set = mm_btb_update_p0;
21659                   assign btb_update_hold_p0_mm_clr = ~lx_stall | wb_i0_redirect | wb_i1_redirect | resume | wb_btb_update_p0;
21660                   assign btb_update_hold_p0_mm_nx = (btb_update_hold_p0_mm | btb_update_hold_p0_mm_set) &amp; ~btb_update_hold_p0_mm_clr;
21661                   assign btb_update_hold_p0_lx_set = ((mm_btb_update_p0 &amp; ~lx_stall) | (btb_update_hold_p0_mm &amp; ~lx_stall)) &amp; ~wb_i0_redirect &amp; ~wb_i1_redirect &amp; ~resume &amp; ~wb_btb_update_p0;
21662                   assign btb_update_hold_p0_lx_clr = ~lx_stall | wb_i0_redirect | wb_i1_redirect | resume | wb_btb_update_p0;
21663                   assign btb_update_hold_p0_lx_nx = (btb_update_hold_p0_lx &amp; ~btb_update_hold_p0_lx_clr) | btb_update_hold_p0_lx_set;
21664                   always @(posedge core_clk or negedge core_reset_n) begin
21665      1/1              if (!core_reset_n) begin
21666      1/1                  btb_update_hold_p0_mm &lt;= 1'b0;
21667      1/1                  btb_update_hold_p0_lx &lt;= 1'b0;
21668                       end
21669                       else begin
21670      1/1                  btb_update_hold_p0_mm &lt;= btb_update_hold_p0_mm_nx;
21671      1/1                  btb_update_hold_p0_lx &lt;= btb_update_hold_p0_lx_nx;
21672                       end
21673                   end
21674                   
21675                   assign btb_update_p0_hold = btb_update_hold_p0_mm | btb_update_hold_p0_lx;
21676                   reg btb_update_hold_p1_mm;
21677                   wire btb_update_hold_p1_mm_set;
21678                   wire btb_update_hold_p1_mm_clr;
21679                   wire btb_update_hold_p1_mm_nx;
21680                   reg btb_update_hold_p1_lx;
21681                   wire btb_update_hold_p1_lx_set;
21682                   wire btb_update_hold_p1_lx_clr;
21683                   wire btb_update_hold_p1_lx_nx;
21684                   assign btb_update_hold_p1_mm_set = mm_btb_update_p1;
21685                   assign btb_update_hold_p1_mm_clr = ~lx_stall | wb_i0_redirect | wb_i1_redirect | resume | wb_btb_update_p1;
21686                   assign btb_update_hold_p1_mm_nx = (btb_update_hold_p1_mm | btb_update_hold_p1_mm_set) &amp; ~btb_update_hold_p1_mm_clr;
21687                   assign btb_update_hold_p1_lx_set = ((mm_btb_update_p1 &amp; ~lx_stall) | (btb_update_hold_p1_mm &amp; ~lx_stall)) &amp; ~wb_i0_redirect &amp; ~wb_i1_redirect &amp; ~resume &amp; ~wb_btb_update_p1;
21688                   assign btb_update_hold_p1_lx_clr = ~lx_stall | wb_i0_redirect | wb_i1_redirect | resume | wb_btb_update_p1;
21689                   assign btb_update_hold_p1_lx_nx = (btb_update_hold_p1_lx &amp; ~btb_update_hold_p1_lx_clr) | btb_update_hold_p1_lx_set;
21690                   always @(posedge core_clk or negedge core_reset_n) begin
21691      1/1              if (!core_reset_n) begin
21692      1/1                  btb_update_hold_p1_mm &lt;= 1'b0;
21693      1/1                  btb_update_hold_p1_lx &lt;= 1'b0;
21694                       end
21695                       else begin
21696      1/1                  btb_update_hold_p1_mm &lt;= btb_update_hold_p1_mm_nx;
21697      1/1                  btb_update_hold_p1_lx &lt;= btb_update_hold_p1_lx_nx;
21698                       end
21699                   end
21700                   
21701                   assign btb_update_p1_hold = btb_update_hold_p1_mm | btb_update_hold_p1_lx;
21702                   always @(posedge core_clk or negedge core_reset_n) begin
21703      1/1              if (!core_reset_n) begin
21704      1/1                  lx_ls_commited &lt;= 1'b0;
21705                       end
21706                       else begin
21707      1/1                  lx_ls_commited &lt;= lx_ls_commited_nx;
21708                       end
21709                   end
21710                   
21711                   always @(posedge core_clk or negedge core_reset_n) begin
21712      1/1              if (!core_reset_n) begin
21713      1/1                  ex_ls_base_bypass &lt;= 3'd0;
21714      1/1                  ex_ls_func &lt;= {35{1'b0}};
21715      1/1                  ex_ls_offset &lt;= 21'd0;
21716                       end
21717      1/1              else if (~lx_stall) begin
21718      1/1                  ex_ls_base_bypass &lt;= ii_ls_base_bypass[2:0];
21719      1/1                  ex_ls_func &lt;= ii_ls_func;
21720      1/1                  ex_ls_offset &lt;= ii_ls_offset;
21721                       end
                        MISSING_ELSE
21722                   end
21723                   
21724                   assign ex_i0_ls = ex_i0_ctrl[148] | ex_i0_ctrl[151];
21725                   assign ex_i1_ls = ex_i1_ctrl[148] | ex_i1_ctrl[151];
21726                   assign ls_req_base = ({32{ex_ls_base_bypass[0]}} &amp; ex_src1_reg) | ({32{ex_ls_base_bypass[1]}} &amp; ex_src3_reg) | ({32{ex_ls_base_bypass[2]}} &amp; ls_resp_bresult);
21727                   assign ls_req_base0 = ex_src1_reg;
21728                   assign ls_req_base1 = ex_src3_reg;
21729                   assign ls_req_base_bypass = ex_ls_base_bypass;
21730                   assign ls_req_valid = (ex_i0_valid &amp; ex_i0_ls &amp; ~ex_abort[0]) | (ex_i1_valid &amp; ex_i1_ls &amp; ~ex_abort[1]);
21731                   assign ls_req_pc = ({12{ex_i0_valid &amp; ex_i0_ls}} &amp; ex_i0_pc[11:0]) | ({12{ex_i1_valid &amp; ex_i1_ls}} &amp; ex_i1_pc[11:0]);
21732                   assign ls_req_stall[0] = wb_kill | mm_i0_kill | mm_i1_kill | (ex_ls_base_bypass[2] &amp; lx_ls_killed) | (ex_i0_valid &amp; ex_i0_ls &amp; ex_i0_ctrl[185] &amp; ls_resp_nbload) | (ex_i1_valid &amp; ex_i1_ls &amp; ex_i1_ctrl[185] &amp; ls_resp_nbload);
21733                   assign ls_req_stall[1] = lx_wait_ls_resp;
21734                   assign ex_mm_ls_valid = ls_req_valid &amp; ~ls_req_stall[0] &amp; ~(ls_req_stall[1] &amp; ~ls_resp_valid);
21735                   assign ls_req_offset = ex_ls_offset;
21736                   assign ls_req_func = ex_ls_func;
21737                   assign ls_req_asid = ex_src2_reg[8:0];
21738                   assign ex_ls_addr_lsbs = ls_req_base[2:0] + ex_ls_offset[2:0];
21739                   assign ex_ls_poisoned = ex_ls_base_bypass[2] &amp; ls_resp_status[13];
21740                   assign ex_ls_loadb = (ls_req_load &amp; (ls_req_func3[1:0] == 2'b10) &amp; (ex_ls_addr_lsbs[1:0] == 2'd0) &amp; ~ex_ls_poisoned) | (ls_req_load &amp; (ls_req_func3[1:0] == 2'b11) &amp; (ex_ls_addr_lsbs[2:0] == 3'd0) &amp; ~ex_ls_poisoned);
21741                   assign ex_i0_poisoned = ex_i0_ls &amp; ex_ls_poisoned;
21742                   assign ex_i1_poisoned = ex_i1_ls &amp; ex_ls_poisoned;
21743                   always @(posedge core_clk or negedge core_reset_n) begin
21744      1/1              if (!core_reset_n) begin
21745      1/1                  mm_ls_valid &lt;= 1'b0;
21746      1/1                  mm_ls_killed &lt;= 1'b0;
21747      1/1                  mm_ls_loadb &lt;= 1'b0;
21748                       end
21749      1/1              else if (~lx_stall) begin
21750      1/1                  mm_ls_valid &lt;= ex_mm_ls_valid;
21751      1/1                  mm_ls_loadb &lt;= ex_ls_loadb;
21752      1/1                  mm_ls_killed &lt;= mm_ls_killed_nx;
21753                       end
                        MISSING_ELSE
21754                   end
21755                   
21756                   assign mm_ls_killed_nx = wb_kill | mm_i0_kill | mm_i1_kill;
21757                   assign lx_ls_killed_nx = wb_kill | mm_ls_killed | (mm_i0_kill &amp; ~(mm_i0_ctrl[163] | mm_i0_ctrl[166])) | (mm_alive[0] &amp; (mm_i0_ctrl[163] | mm_i0_ctrl[166]) &amp; mm_lx_abort[0]) | (mm_alive[1] &amp; (mm_i1_ctrl[163] | mm_i1_ctrl[166]) &amp; (mm_lx_abort[0] | mm_lx_abort[1])) | (mm_alive[1] &amp; (mm_i1_ctrl[163] | mm_i1_ctrl[166]) &amp; mm_i0_sp_xcpt);
21758                   always @(posedge core_clk or negedge core_reset_n) begin
21759      1/1              if (!core_reset_n) begin
21760      1/1                  lx_ls_valid &lt;= 1'b0;
21761      1/1                  lx_ls_killed &lt;= 1'b0;
21762                       end
21763      1/1              else if (~lx_stall) begin
21764      1/1                  lx_ls_valid &lt;= mm_ls_valid;
21765      1/1                  lx_ls_killed &lt;= lx_ls_killed_nx;
21766                       end
                        MISSING_ELSE
21767                   end
21768                   
21769                   assign lx_ls_commited_nx = lx_stall &amp; (lx_ls_commited | ls_cmt_valid);
21770                   assign ls_cmt_valid = (lx_ls_valid &amp; ~lx_ls_commited);
21771                   assign ls_cmt_kill = lx_ls_killed | wb_kill;
21772                   assign ls_cmt_wdata_base = lx_i0_ctrl[148] ? lx_src2 : lx_src4;
21773                   assign ls_una_wait = 1'b0;
21774                   generate
21775                       if ((STACKSAFE_SUPPORT_INT == 1)) begin:gen_stacksafe_support
21776                           wire sp_i0_alu_top;
21777                           wire sp_i1_alu_top;
21778                           wire sp0_alu_valid;
21779                           wire sp1_alu_valid;
21780                           wire [2:0] sp_i0_status;
21781                           wire [2:0] sp_i1_status;
21782                           wire [1:0] wb_i0_sp_xcpt;
21783                           wire [1:0] wb_i1_sp_xcpt;
21784                           wire lx_csr_mhsp_bound_wen;
21785                           reg wb_csr_mhsp_bound_wen;
21786                           assign mhsp_match_priv_lv = (cur_privilege_m &amp; csr_mhsp_ctl_m) | (cur_privilege_s &amp; csr_mhsp_ctl_s) | (cur_privilege_u &amp; csr_mhsp_ctl_u);
21787                           assign sp0_alu_valid = mhsp_match_priv_lv &amp; mm_i0_ctrl[197];
21788                           kv_stacksafe_alu u_kv_stacksafe_alu0(
21789                               .csr_mhsp_bound(csr_mhsp_bound),
21790                               .csr_mhsp_base(csr_mhsp_base),
21791                               .csr_mhsp_ctl_ovf_en(csr_mhsp_ctl_ovf_en),
21792                               .csr_mhsp_ctl_udf_en(csr_mhsp_ctl_udf_en),
21793                               .csr_mhsp_ctl_schm(csr_mhsp_ctl_schm),
21794                               .sp_check_data(mm_src2_reg),
21795                               .sp_alu_valid(sp0_alu_valid),
21796                               .status(mm_i0_sp_status)
21797                           );
21798                           assign sp1_alu_valid = mhsp_match_priv_lv &amp; mm_i1_ctrl[197];
21799                           kv_stacksafe_alu u_kv_stacksafe_alu1(
21800                               .csr_mhsp_bound(csr_mhsp_bound),
21801                               .csr_mhsp_base(csr_mhsp_base),
21802                               .csr_mhsp_ctl_ovf_en(csr_mhsp_ctl_ovf_en),
21803                               .csr_mhsp_ctl_udf_en(csr_mhsp_ctl_udf_en),
21804                               .csr_mhsp_ctl_schm(csr_mhsp_ctl_schm),
21805                               .sp_check_data(mm_src4_reg),
21806                               .sp_alu_valid(sp1_alu_valid),
21807                               .status(mm_i1_sp_status)
21808                           );
21809                           assign lx_sp_i0_sel_rd1 = sp_i0_status[2];
21810                           assign lx_sp_i1_sel_rd1 = sp_i1_status[2];
21811                           assign lx_wb_i0_ctrl[142 +:2] = sp_i0_status[1:0];
21812                           assign lx_wb_i1_ctrl[142 +:2] = sp_i1_status[1:0];
21813                           assign sp_i0_status = lx_i0_ctrl[184 +:3];
21814                           assign sp_i1_status = lx_i1_ctrl[184 +:3];
21815                           assign sp_i0_alu_top = sp_i0_status[2];
21816                           assign sp_i1_alu_top = sp_i1_status[2];
21817                           assign lx_csr_mhsp_bound_wen = sp_i0_alu_top &amp; lx_doable[0] | sp_i1_alu_top &amp; lx_doable[1];
21818                           always @(posedge core_clk or negedge core_reset_n) begin
21819      1/1                      if (!core_reset_n) begin
21820      1/1                          wb_csr_mhsp_bound_wen &lt;= 1'b0;
21821                               end
21822      1/1                      else if (wb_ctrl_en) begin
21823      1/1                          wb_csr_mhsp_bound_wen &lt;= lx_csr_mhsp_bound_wen;
21824                               end
                        MISSING_ELSE
21825                           end
21826                   
21827                           assign wb_i0_sp_xcpt = wb_i0_ctrl[142 +:2];
21828                           assign wb_i1_sp_xcpt = wb_i1_ctrl[142 +:2];
21829                           assign ipipe_csr_mhsp_bound_wen = wb_csr_mhsp_bound_wen;
21830                           assign ipipe_csr_mhsp_bound_wdata = ({32{wb_i0_ctrl[141]}} &amp; wb_rd1_wdata) | ({32{wb_i1_ctrl[141]}} &amp; wb_rd2_wdata);
21831                           assign ipipe_csr_hsp_xcpt = ((wb_i0_ctrl[39 +:6] == 6'h20) &amp; ~wb_i0_ctrl[138] &amp; wb_i0_sp_xcpt[0] &amp; wb_i0_alive) | ((wb_i0_ctrl[39 +:6] == 6'h21) &amp; ~wb_i0_ctrl[138] &amp; wb_i0_sp_xcpt[1] &amp; wb_i0_alive) | ((wb_i1_ctrl[39 +:6] == 6'h20) &amp; ~wb_i1_ctrl[138] &amp; wb_i1_sp_xcpt[0] &amp; wb_i1_alive) | ((wb_i1_ctrl[39 +:6] == 6'h21) &amp; ~wb_i1_ctrl[138] &amp; wb_i1_sp_xcpt[1] &amp; wb_i1_alive);
21832                       end
21833                       else begin:gen_non_stacksafe_support
21834                           assign mhsp_match_priv_lv = 1'b0;
21835                           assign mm_i0_sp_status = 3'b0;
21836                           assign mm_i1_sp_status = 3'b0;
21837                           assign lx_wb_i0_ctrl[142 +:2] = 2'b0;
21838                           assign lx_wb_i1_ctrl[142 +:2] = 2'b0;
21839                           assign lx_sp_i0_sel_rd1 = 1'b0;
21840                           assign lx_sp_i1_sel_rd1 = 1'b0;
21841                           assign ipipe_csr_hsp_xcpt = 1'b0;
21842                           assign ipipe_csr_mhsp_bound_wen = 1'b0;
21843                           assign ipipe_csr_mhsp_bound_wdata = {32{1'b0}};
21844                           wire nds_unused_stacksafe_signals = |{csr_mhsp_ctl_schm,mhsp_match_priv_lv,csr_mhsp_base,csr_mhsp_bound,csr_mhsp_ctl_udf_en,csr_mhsp_ctl_ovf_en};
21845                       end
21846                   endgenerate
21847                   generate
21848                       if ((POWERBRAKE_SUPPORT_INT == 1)) begin:gen_throttling_stall
21849                           wire [3:0] throttling_level = csr_t_level;
21850                           reg [3:0] throttling_cycle_cnt;
21851                           wire [3:0] throttling_cycle_cnt_nx;
21852                           always @(posedge core_clk or negedge core_reset_n) begin
21853      1/1                      if (!core_reset_n) begin
21854      1/1                          throttling_cycle_cnt &lt;= 4'b0;
21855                               end
21856      1/1                      else if (csr_pft_en) begin
21857      <font color = "red">0/1     ==>                  throttling_cycle_cnt &lt;= throttling_cycle_cnt_nx;</font>
21858                               end
                        MISSING_ELSE
21859                           end
21860                   
21861                           assign throttling_cycle_cnt_nx = throttling_cycle_cnt + 4'b1;
21862                           assign throttling_stall = (throttling_cycle_cnt &lt; throttling_level) &amp; csr_pft_en;
21863                       end
21864                       else begin:gen_throttling_stall_else
21865                           assign throttling_stall = 1'b0;
21866                           wire nds_unused_powerbreak_signals = |{csr_t_level,csr_pft_en};
21867                       end
21868                   endgenerate
21869                   assign ipipe_ifu_stall = core_wfi_mode;
21870                   wire [31:0] csrrw_result;
21871                   wire [31:0] csrrs_result;
21872                   wire [31:0] csrrc_result;
21873                   assign csrrw_result = lx_src1;
21874                   assign csrrs_result = csr_ipipe_rmw_rdata | lx_src1;
21875                   assign csrrc_result = csr_ipipe_rmw_rdata &amp; ~lx_src1;
21876                   assign csr_wdata = (lx_i0_ctrl[102 +:2] == 2'd1) ? csrrw_result : (lx_i0_ctrl[102 +:2] == 2'd2) ? csrrs_result : csrrc_result;
21877                   assign ipipe_csr_req_wr_valid = wb_i0_doable &amp; wb_i0_ctrl[94];
21878                   assign ipipe_csr_req_read_only = wb_i0_ctrl[48];
21879                   assign ipipe_csr_req_func = wb_i0_ctrl[61 +:2];
21880                   assign ipipe_csr_req_waddr = wb_i0_ctrl[49 +:12];
21881                   assign ipipe_csr_req_rd_valid = lx_doable[0] &amp; (lx_i0_ctrl[132] &amp; ~lx_stall);
21882                   assign ipipe_csr_req_raddr = lx_i0_ctrl[90 +:12];
21883                   assign ipipe_csr_req_mrandstate = lx_i0_ctrl[89];
21884                   assign ipipe_csr_req_wdata = wb_csr_wdata_reg;
21885                   assign id_i0_pp_instr = id_i0_ctrl[249];
21886                   assign ii_i0_1st_pp_micro = ii_valid[0] &amp; ii_i0_ctrl[249] &amp; (ii_i0_ctrl[225 +:2] == 2'b10);
21887                   assign ii_i1_1st_pp_micro = ii_valid[1] &amp; ii_i1_ctrl[249] &amp; (ii_i1_ctrl[225 +:2] == 2'b10);
21888                   assign ex_i0_illegal_pp = ex_valid[0] &amp; ex_i0_ctrl[186] &amp; ~(|ex_i0_ctrl[192 +:5]) &amp; alu0_func[0] &amp; (|alu0_op0[3:0]);
21889                   assign ex_i1_illegal_pp = ex_valid[1] &amp; ex_i1_ctrl[186] &amp; ~(|ex_i1_ctrl[192 +:5]) &amp; alu0_func[0] &amp; (|alu1_op0[3:0]);
21890                   assign mm_non_pp_uinstr = mm_uinstr &amp; ~mm_i0_ctrl[178];
21891                   assign lx_pp_int_taken_mask_set = (lx_doable[0] &amp; lx_i0_ctrl[155] &amp; (lx_i0_ctrl[152 +:2] != 2'b10)) | (lx_doable[1] &amp; lx_i1_ctrl[155] &amp; (lx_i1_ctrl[152 +:2] != 2'b10));
21892                   assign wb_pp_int_taken_mask_clr = (~int_taken_mask_set &amp; wb_i0_pp_retire);
21893                   assign wb_i0_non_pp_micro = (wb_i0_micro &amp; ~wb_i0_ctrl[112]);
21894                   assign wb_i1_non_pp_micro = (wb_i1_micro &amp; ~wb_i1_ctrl[112]);
21895                   assign wb_i0_xreg_backup = ~(wb_i0_seg_end | wb_i0_ctrl[112]);
21896                   assign wb_i1_xreg_backup = ~(wb_i1_seg_end | wb_i1_ctrl[112]);
21897                   assign wb_i0_non_pp_micro_last = (wb_i0_micro_last &amp; ~wb_i0_ctrl[112]);
21898                   assign wb_i0_pp_retire = wb_i0_retire &amp; wb_i0_ctrl[112];
21899                   assign wb_pp_insert_hss_clr = (wb_i0_ctrl[138] &amp; wb_i0_alive &amp; wb_i0_ctrl[112]) | (wb_i1_ctrl[138] &amp; wb_i1_alive &amp; wb_i1_ctrl[112]);
21900                   function  [7:0] pp_hpm_ecnt_gen;
21901                   input [3:0] ctrl;
21902                   reg [2:0] rcount;
21903                   reg is_popret;
21904                   reg [3:0] rcount2n;
21905                   reg [3:0] ecnt_ls;
21906                   reg [3:0] ecnt_op;
21907                   begin
21908      1/1              rcount = ctrl[2:0];
21909      1/1              is_popret = ctrl[3];
21910      1/1              rcount2n = ({4{(rcount == 3'd0)}} &amp; 4'd1) | ({4{(rcount == 3'd1)}} &amp; 4'd2) | ({4{(rcount == 3'd2)}} &amp; 4'd3) | ({4{(rcount == 3'd3)}} &amp; 4'd4) | ({4{(rcount == 3'd4)}} &amp; 4'd5) | ({4{(rcount == 3'd5)}} &amp; 4'd7) | ({4{(rcount == 3'd6)}} &amp; 4'd10) | ({4{(rcount == 3'd7)}} &amp; 4'd13);
21911      1/1              ecnt_ls = rcount2n;
21912      1/1              ecnt_op = rcount2n + {2'd0,is_popret,(~is_popret)};
21913      1/1              pp_hpm_ecnt_gen = {ecnt_op,ecnt_ls};
21914                   end
21915                   endfunction
21916                   assign {lx_wb_i0_ctrl[117 +:4],lx_wb_i0_ctrl[113 +:4]} = pp_hpm_ecnt_gen({lx_i0_instr[5],lx_i0_instr[9:7]});
21917                   assign {lx_wb_i1_ctrl[117 +:4],lx_wb_i1_ctrl[113 +:4]} = pp_hpm_ecnt_gen({lx_i0_instr[5],lx_i0_instr[9:7]});
21918                   always @(posedge core_clk or negedge core_reset_n) begin
21919      1/1              if (!core_reset_n) begin
21920      1/1                  ipipe_event &lt;= {1{1'b0}};
21921                       end
21922                       else begin
21923      1/1                  ipipe_event &lt;= ipipe_event_nx;
</pre>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
