$date
	Thu May 05 16:28:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module selector_testbench $end
$var wire 1 ! out1 $end
$var reg 1 " in0 $end
$var reg 1 # in1 $end
$var reg 1 $ sel0 $end
$scope module selector_inst0 $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 $ sel0 $end
$var wire 1 ! out0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
#20
0$
1#
#30
1!
1$
#40
0$
0#
1"
#50
0!
1$
#60
1!
0$
1#
#70
1$
#80
