Protel Design System Design Rule Check
PCB File : H:\Drone\Drone\Hardware\QuadcoperDesign\QuadcopterDesignPCB.PcbDoc
Date     : 3/17/2023
Time     : 1:22:40 AM

Processing Rule : Clearance Constraint (Gap=0.25mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.35mm) (InPolygon),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.25mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.2mm) (Max=6.35mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.5mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(1.6mm,3.5mm) on Multi-Layer And Pad Free-(3.5mm,3.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(1.6mm,76.5mm) on Multi-Layer And Pad Free-(3.5mm,76.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(2.15mm,2.15mm) on Multi-Layer And Pad Free-(3.5mm,3.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(2.15mm,4.85mm) on Multi-Layer And Pad Free-(3.5mm,3.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(2.15mm,75.15mm) on Multi-Layer And Pad Free-(3.5mm,76.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(2.15mm,77.85mm) on Multi-Layer And Pad Free-(3.5mm,76.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(3.5mm,1.6mm) on Multi-Layer And Pad Free-(3.5mm,3.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(3.5mm,3.5mm) on Multi-Layer And Pad Free-(3.5mm,5.4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(3.5mm,3.5mm) on Multi-Layer And Pad Free-(4.85mm,2.15mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(3.5mm,3.5mm) on Multi-Layer And Pad Free-(4.85mm,4.85mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(3.5mm,3.5mm) on Multi-Layer And Pad Free-(5.4mm,3.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(3.5mm,74.6mm) on Multi-Layer And Pad Free-(3.5mm,76.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(3.5mm,76.5mm) on Multi-Layer And Pad Free-(3.5mm,78.4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(3.5mm,76.5mm) on Multi-Layer And Pad Free-(4.85mm,75.15mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(3.5mm,76.5mm) on Multi-Layer And Pad Free-(4.85mm,77.85mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(3.5mm,76.5mm) on Multi-Layer And Pad Free-(5.4mm,76.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(94.6mm,3.5mm) on Multi-Layer And Pad Free-(96.5mm,3.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(94.6mm,76.5mm) on Multi-Layer And Pad Free-(96.5mm,76.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(95.15mm,2.15mm) on Multi-Layer And Pad Free-(96.5mm,3.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(95.15mm,4.85mm) on Multi-Layer And Pad Free-(96.5mm,3.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(95.15mm,75.15mm) on Multi-Layer And Pad Free-(96.5mm,76.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(95.15mm,77.85mm) on Multi-Layer And Pad Free-(96.5mm,76.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(96.5mm,1.6mm) on Multi-Layer And Pad Free-(96.5mm,3.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(96.5mm,3.5mm) on Multi-Layer And Pad Free-(96.5mm,5.4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(96.5mm,3.5mm) on Multi-Layer And Pad Free-(97.85mm,2.15mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(96.5mm,3.5mm) on Multi-Layer And Pad Free-(97.85mm,4.85mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(96.5mm,3.5mm) on Multi-Layer And Pad Free-(98.4mm,3.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(96.5mm,74.6mm) on Multi-Layer And Pad Free-(96.5mm,76.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(96.5mm,76.5mm) on Multi-Layer And Pad Free-(96.5mm,78.4mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(96.5mm,76.5mm) on Multi-Layer And Pad Free-(97.85mm,75.15mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.259mm < 0.5mm) Between Pad Free-(96.5mm,76.5mm) on Multi-Layer And Pad Free-(97.85mm,77.85mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Pad Free-(96.5mm,76.5mm) on Multi-Layer And Pad Free-(98.4mm,76.5mm) on Multi-Layer 
   Violation between Hole To Hole Clearance Constraint: (0.442mm < 0.5mm) Between Pad P1.1-1(20.79mm,72mm) on Multi-Layer And Via (20.218mm,70.954mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.331mm < 0.5mm) Between Pad P1.1-1(20.79mm,72mm) on Multi-Layer And Via (20.789mm,70.919mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.441mm < 0.5mm) Between Pad P1.1-1(20.79mm,72mm) on Multi-Layer And Via (21.338mm,70.943mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.439mm < 0.5mm) Between Pad P1.1-2(16.98mm,72mm) on Multi-Layer And Via (15.8mm,72.15mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.35mm < 0.5mm) Between Via (15.8mm,71.5mm) from Top Layer to Bottom Layer And Via (15.8mm,72.15mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.35mm < 0.5mm) Between Via (15.8mm,72.15mm) from Top Layer to Bottom Layer And Via (15.8mm,72.8mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.273mm < 0.5mm) Between Via (20.218mm,70.954mm) from Top Layer to Bottom Layer And Via (20.789mm,70.919mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.249mm < 0.5mm) Between Via (20.789mm,70.919mm) from Top Layer to Bottom Layer And Via (21.338mm,70.943mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.3mm < 0.5mm) Between Via (21.45mm,41.2mm) from Top Layer to Bottom Layer And Via (22.05mm,41.2mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.3mm < 0.5mm) Between Via (22.05mm,41.2mm) from Top Layer to Bottom Layer And Via (22.65mm,41.2mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.5mm) Between Via (28.05mm,53.6mm) from Top Layer to Bottom Layer And Via (28.6mm,53.6mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.1mm < 0.5mm) Between Via (28.1mm,58.75mm) from Top Layer to Bottom Layer And Via (28.6mm,58.75mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.35mm < 0.5mm) Between Via (30.75mm,60.55mm) from Top Layer to Bottom Layer And Via (31.4mm,60.55mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.3mm < 0.5mm) Between Via (30.7mm,63.05mm) from Top Layer to Bottom Layer And Via (31.4mm,63.05mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.3mm < 0.5mm) Between Via (31.4mm,53.95mm) from Top Layer to Bottom Layer And Via (32mm,53.95mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.35mm < 0.5mm) Between Via (31.4mm,60.55mm) from Top Layer to Bottom Layer And Via (32.05mm,60.55mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.3mm < 0.5mm) Between Via (31.4mm,63.05mm) from Top Layer to Bottom Layer And Via (32.1mm,63.05mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.5mm) Between Via (33.2mm,58.1mm) from Top Layer to Bottom Layer And Via (33.2mm,58.6mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.2mm < 0.5mm) Between Via (33.2mm,58.6mm) from Top Layer to Bottom Layer And Via (33.2mm,59.1mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.454mm < 0.5mm) Between Via (35.258mm,34.1mm) from Top Layer to Bottom Layer And Via (35.816mm,34.607mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.342mm < 0.5mm) Between Via (35.799mm,61.558mm) from Top Layer to Bottom Layer And Via (35.801mm,60.816mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.325mm < 0.5mm) Between Via (35.801mm,60.091mm) from Top Layer to Bottom Layer And Via (35.801mm,60.816mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.454mm < 0.5mm) Between Via (40.5mm,46.95mm) from Top Layer to Bottom Layer And Via (41.202mm,47.225mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.492mm < 0.5mm) Between Via (42.516mm,61.895mm) from Top Layer to Bottom Layer And Via (43.307mm,61.923mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.454mm < 0.5mm) Between Via (43.824mm,66.833mm) from Top Layer to Bottom Layer And Via (44.574mm,66.754mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.462mm < 0.5mm) Between Via (43.945mm,47.402mm) from Top Layer to Bottom Layer And Via (44.362mm,46.765mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.454mm < 0.5mm) Between Via (44.884mm,40.599mm) from Top Layer to Bottom Layer And Via (45.638mm,40.613mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.498mm < 0.5mm) Between Via (44.948mm,30.566mm) from Top Layer to Bottom Layer And Via (45.629mm,30.151mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.454mm < 0.5mm) Between Via (48.238mm,34.165mm) from Top Layer to Bottom Layer And Via (48.333mm,34.913mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.218mm < 0.5mm) Between Via (50.998mm,32.518mm) from Top Layer to Bottom Layer And Via (51.046mm,32.002mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.454mm < 0.5mm) Between Via (53.847mm,42.812mm) from Top Layer to Bottom Layer And Via (54.334mm,42.236mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.454mm < 0.5mm) Between Via (63.441mm,22.148mm) from Top Layer to Bottom Layer And Via (64.002mm,22.652mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.454mm < 0.5mm) Between Via (68.55mm,66.545mm) from Top Layer to Bottom Layer And Via (68.647mm,67.293mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.454mm < 0.5mm) Between Via (83.932mm,14.511mm) from Top Layer to Bottom Layer And Via (84.486mm,15.023mm) from Top Layer to Bottom Layer 
Rule Violations :66

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC1.6-1(87.9mm,15.9mm) on Top Layer And Pad IC1.6-2(88.85mm,15.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC1.6-2(88.85mm,15.9mm) on Top Layer And Pad IC1.6-3(89.8mm,15.9mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC2.3-1(29.35mm,48.3mm) on Bottom Layer And Pad IC2.3-2(28.4mm,48.3mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC2.3-2(28.4mm,48.3mm) on Bottom Layer And Pad IC2.3-3(27.45mm,48.3mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC3.1-1(13.15mm,27.5mm) on Bottom Layer And Pad IC3.1-2(14.1mm,27.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad IC3.1-2(14.1mm,27.5mm) on Bottom Layer And Pad IC3.1-3(15.05mm,27.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-1(66.49mm,58.965mm) on Top Layer And Pad U1.4-2(67.76mm,58.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-10(77.92mm,58.965mm) on Top Layer And Pad U1.4-11(79.19mm,58.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-10(77.92mm,58.965mm) on Top Layer And Pad U1.4-9(76.65mm,58.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-11(79.19mm,58.965mm) on Top Layer And Pad U1.4-12(80.46mm,58.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-12(80.46mm,58.965mm) on Top Layer And Pad U1.4-13(81.73mm,58.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-13(81.73mm,58.965mm) on Top Layer And Pad U1.4-14(83mm,58.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-15(84mm,61.75mm) on Top Layer And Pad U1.4-16(84mm,63.02mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-16(84mm,63.02mm) on Top Layer And Pad U1.4-17(84mm,64.29mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-17(84mm,64.29mm) on Top Layer And Pad U1.4-18(84mm,65.56mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-18(84mm,65.56mm) on Top Layer And Pad U1.4-19(84mm,66.83mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-19(84mm,66.83mm) on Top Layer And Pad U1.4-20(84mm,68.1mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-2(67.76mm,58.965mm) on Top Layer And Pad U1.4-3(69.03mm,58.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-20(84mm,68.1mm) on Top Layer And Pad U1.4-21(84mm,69.37mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-21(84mm,69.37mm) on Top Layer And Pad U1.4-22(84mm,70.64mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-22(84mm,70.64mm) on Top Layer And Pad U1.4-23(84mm,71.91mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-23(84mm,71.91mm) on Top Layer And Pad U1.4-24(84mm,73.18mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-25(83mm,75.965mm) on Top Layer And Pad U1.4-26(81.73mm,75.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-26(81.73mm,75.965mm) on Top Layer And Pad U1.4-27(80.46mm,75.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-27(80.46mm,75.965mm) on Top Layer And Pad U1.4-28(79.19mm,75.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-28(79.19mm,75.965mm) on Top Layer And Pad U1.4-29(77.92mm,75.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-29(77.92mm,75.965mm) on Top Layer And Pad U1.4-30(76.65mm,75.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-3(69.03mm,58.965mm) on Top Layer And Pad U1.4-4(70.3mm,58.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-30(76.65mm,75.965mm) on Top Layer And Pad U1.4-31(75.38mm,75.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-31(75.38mm,75.965mm) on Top Layer And Pad U1.4-32(74.11mm,75.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-32(74.11mm,75.965mm) on Top Layer And Pad U1.4-33(72.84mm,75.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-33(72.84mm,75.965mm) on Top Layer And Pad U1.4-34(71.57mm,75.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-34(71.57mm,75.965mm) on Top Layer And Pad U1.4-35(70.3mm,75.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-35(70.3mm,75.965mm) on Top Layer And Pad U1.4-36(69.03mm,75.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-36(69.03mm,75.965mm) on Top Layer And Pad U1.4-37(67.76mm,75.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-37(67.76mm,75.965mm) on Top Layer And Pad U1.4-38(66.49mm,75.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-4(70.3mm,58.965mm) on Top Layer And Pad U1.4-5(71.57mm,58.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-5(71.57mm,58.965mm) on Top Layer And Pad U1.4-6(72.84mm,58.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-6(72.84mm,58.965mm) on Top Layer And Pad U1.4-7(74.11mm,58.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-7(74.11mm,58.965mm) on Top Layer And Pad U1.4-8(75.38mm,58.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad U1.4-8(75.38mm,58.965mm) on Top Layer And Pad U1.4-9(76.65mm,58.965mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-1(70.976mm,65.3mm) on Bottom Layer And Pad U2.4-2(70.976mm,65.8mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Pad U2.4-1(70.976mm,65.3mm) on Bottom Layer And Pad U2.4-28(71.8mm,64.476mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-10(72.8mm,69.124mm) on Bottom Layer And Pad U2.4-11(73.3mm,69.124mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-10(72.8mm,69.124mm) on Bottom Layer And Pad U2.4-9(72.3mm,69.124mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-11(73.3mm,69.124mm) on Bottom Layer And Pad U2.4-12(73.8mm,69.124mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-12(73.8mm,69.124mm) on Bottom Layer And Pad U2.4-13(74.3mm,69.124mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-13(74.3mm,69.124mm) on Bottom Layer And Pad U2.4-14(74.8mm,69.124mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Pad U2.4-14(74.8mm,69.124mm) on Bottom Layer And Pad U2.4-15(75.624mm,68.3mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-15(75.624mm,68.3mm) on Bottom Layer And Pad U2.4-16(75.624mm,67.8mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-16(75.624mm,67.8mm) on Bottom Layer And Pad U2.4-17(75.624mm,67.3mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-17(75.624mm,67.3mm) on Bottom Layer And Pad U2.4-18(75.624mm,66.8mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-18(75.624mm,66.8mm) on Bottom Layer And Pad U2.4-19(75.624mm,66.3mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-19(75.624mm,66.3mm) on Bottom Layer And Pad U2.4-20(75.624mm,65.8mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-2(70.976mm,65.8mm) on Bottom Layer And Pad U2.4-3(70.976mm,66.3mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-20(75.624mm,65.8mm) on Bottom Layer And Pad U2.4-21(75.624mm,65.3mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Pad U2.4-21(75.624mm,65.3mm) on Bottom Layer And Pad U2.4-22(74.8mm,64.476mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-22(74.8mm,64.476mm) on Bottom Layer And Pad U2.4-23(74.3mm,64.476mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-23(74.3mm,64.476mm) on Bottom Layer And Pad U2.4-24(73.8mm,64.476mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-24(73.8mm,64.476mm) on Bottom Layer And Pad U2.4-25(73.3mm,64.476mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-25(73.3mm,64.476mm) on Bottom Layer And Pad U2.4-26(72.8mm,64.476mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-26(72.8mm,64.476mm) on Bottom Layer And Pad U2.4-27(72.3mm,64.476mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-27(72.3mm,64.476mm) on Bottom Layer And Pad U2.4-28(71.8mm,64.476mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-3(70.976mm,66.3mm) on Bottom Layer And Pad U2.4-4(70.976mm,66.8mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-4(70.976mm,66.8mm) on Bottom Layer And Pad U2.4-5(70.976mm,67.3mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-5(70.976mm,67.3mm) on Bottom Layer And Pad U2.4-6(70.976mm,67.8mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-6(70.976mm,67.8mm) on Bottom Layer And Pad U2.4-7(70.976mm,68.3mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.052mm < 0.254mm) Between Pad U2.4-7(70.976mm,68.3mm) on Bottom Layer And Pad U2.4-8(71.8mm,69.124mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.052mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.094mm < 0.254mm) Between Pad U2.4-8(71.8mm,69.124mm) on Bottom Layer And Pad U2.4-9(72.3mm,69.124mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.094mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad U3.4-(56.8mm,74.59mm) on Multi-Layer And Pad U3.4-5(57.5mm,74.065mm) on Top Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad U3.4-(60.8mm,74.59mm) on Multi-Layer And Pad U3.4-1(60.1mm,74.065mm) on Top Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U3.4-1(60.1mm,74.065mm) on Top Layer And Pad U3.4-2(59.45mm,74.065mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U3.4-2(59.45mm,74.065mm) on Top Layer And Pad U3.4-3(58.8mm,74.065mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U3.4-3(58.8mm,74.065mm) on Top Layer And Pad U3.4-4(58.15mm,74.065mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad U3.4-4(58.15mm,74.065mm) on Top Layer And Pad U3.4-5(57.5mm,74.065mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
Rule Violations :75

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (17.5mm,66.5mm) on Top Overlay And Pad EEE1.1-1(17.5mm,64.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (17.5mm,66.5mm) on Top Overlay And Pad EEE1.1-1(17.5mm,64.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (17.5mm,66.5mm) on Top Overlay And Pad EEE1.1-2(17.5mm,68.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (17.5mm,66.5mm) on Top Overlay And Pad EEE1.1-2(17.5mm,68.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (31mm,47.6mm) on Top Overlay And Pad EEE2.1-1(31mm,49.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (31mm,47.6mm) on Top Overlay And Pad EEE2.1-1(31mm,49.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (31mm,47.6mm) on Top Overlay And Pad EEE2.1-2(31mm,45.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (31mm,47.6mm) on Top Overlay And Pad EEE2.1-2(31mm,45.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (72.29mm,31.295mm) on Top Overlay And Pad U2.3-(72.29mm,31.295mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (72.29mm,52.885mm) on Top Overlay And Pad U2.3-(72.29mm,52.885mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (87.53mm,31.295mm) on Top Overlay And Pad U2.3-(87.53mm,31.295mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (87.53mm,52.885mm) on Top Overlay And Pad U2.3-(87.53mm,52.885mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AT1.6-1(97.98mm,71.08mm) on Multi-Layer And Track (91.63mm,72.38mm)(99.28mm,72.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AT1.6-1(97.98mm,71.08mm) on Multi-Layer And Track (99.28mm,64.73mm)(99.28mm,72.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AT1.6-2(92.9mm,71.08mm) on Multi-Layer And Track (91.63mm,64.73mm)(91.63mm,72.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AT1.6-2(92.9mm,71.08mm) on Multi-Layer And Track (91.63mm,72.38mm)(99.28mm,72.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AT1.6-3(92.9mm,66mm) on Multi-Layer And Track (91.63mm,64.73mm)(91.63mm,72.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AT1.6-3(92.9mm,66mm) on Multi-Layer And Track (91.63mm,64.73mm)(99.28mm,64.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AT1.6-4(97.98mm,66mm) on Multi-Layer And Track (91.63mm,64.73mm)(99.28mm,64.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AT1.6-4(97.98mm,66mm) on Multi-Layer And Track (99.28mm,64.73mm)(99.28mm,72.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AT2.6-1(98mm,16.58mm) on Multi-Layer And Track (91.65mm,17.88mm)(99.3mm,17.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AT2.6-1(98mm,16.58mm) on Multi-Layer And Track (99.3mm,10.23mm)(99.3mm,17.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AT2.6-2(92.92mm,16.58mm) on Multi-Layer And Track (91.65mm,10.23mm)(91.65mm,17.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AT2.6-2(92.92mm,16.58mm) on Multi-Layer And Track (91.65mm,17.88mm)(99.3mm,17.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AT2.6-3(92.92mm,11.5mm) on Multi-Layer And Track (91.65mm,10.23mm)(91.65mm,17.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AT2.6-3(92.92mm,11.5mm) on Multi-Layer And Track (91.65mm,10.23mm)(99.3mm,10.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AT2.6-4(98mm,11.5mm) on Multi-Layer And Track (91.65mm,10.23mm)(99.3mm,10.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AT2.6-4(98mm,11.5mm) on Multi-Layer And Track (99.3mm,10.23mm)(99.3mm,17.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AT3.6-1(98mm,29.58mm) on Multi-Layer And Track (91.65mm,30.88mm)(99.3mm,30.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AT3.6-1(98mm,29.58mm) on Multi-Layer And Track (99.3mm,23.23mm)(99.3mm,30.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AT3.6-2(92.92mm,29.58mm) on Multi-Layer And Track (91.65mm,23.23mm)(91.65mm,30.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AT3.6-2(92.92mm,29.58mm) on Multi-Layer And Track (91.65mm,30.88mm)(99.3mm,30.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AT3.6-3(92.92mm,24.5mm) on Multi-Layer And Track (91.65mm,23.23mm)(91.65mm,30.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AT3.6-3(92.92mm,24.5mm) on Multi-Layer And Track (91.65mm,23.23mm)(99.3mm,23.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad AT3.6-4(98mm,24.5mm) on Multi-Layer And Track (91.65mm,23.23mm)(99.3mm,23.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AT3.6-4(98mm,24.5mm) on Multi-Layer And Track (99.3mm,23.23mm)(99.3mm,30.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.1-1(14.55mm,60.6mm) on Top Layer And Track (13.8mm,59.62mm)(13.8mm,61.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C1.1-1(14.55mm,60.6mm) on Top Layer And Track (13.8mm,59.62mm)(17.2mm,59.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C1.1-1(14.55mm,60.6mm) on Top Layer And Track (13.8mm,61.58mm)(17.2mm,61.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C1.1-2(16.45mm,60.6mm) on Top Layer And Track (13.8mm,59.62mm)(17.2mm,59.62mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C1.1-2(16.45mm,60.6mm) on Top Layer And Track (13.8mm,61.58mm)(17.2mm,61.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.1-2(16.45mm,60.6mm) on Top Layer And Track (17.2mm,59.62mm)(17.2mm,61.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-1(43.76mm,35.254mm) on Bottom Layer And Track (41.435mm,34.504mm)(44.485mm,34.504mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-1(43.76mm,35.254mm) on Bottom Layer And Track (41.435mm,36.004mm)(44.485mm,36.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-1(43.76mm,35.254mm) on Bottom Layer And Track (44.485mm,34.504mm)(44.485mm,36.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-2(42.16mm,35.254mm) on Bottom Layer And Track (41.435mm,34.504mm)(41.435mm,36.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-2(42.16mm,35.254mm) on Bottom Layer And Track (41.435mm,34.504mm)(44.485mm,34.504mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.2-2(42.16mm,35.254mm) on Bottom Layer And Track (41.435mm,36.004mm)(44.485mm,36.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.3-1(48.75mm,57.1mm) on Bottom Layer And Track (48mm,56.375mm)(48mm,59.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.3-1(48.75mm,57.1mm) on Bottom Layer And Track (48mm,56.375mm)(49.5mm,56.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.3-1(48.75mm,57.1mm) on Bottom Layer And Track (49.5mm,56.375mm)(49.5mm,59.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.3-2(48.75mm,58.7mm) on Bottom Layer And Track (48mm,56.375mm)(48mm,59.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.3-2(48.75mm,58.7mm) on Bottom Layer And Track (48mm,59.425mm)(49.5mm,59.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.3-2(48.75mm,58.7mm) on Bottom Layer And Track (49.5mm,56.375mm)(49.5mm,59.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad C1.4-2(58mm,65.57mm) on Bottom Layer And Track (56.1mm,67.1mm)(59.9mm,67.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.5-1(40.1mm,58.7mm) on Bottom Layer And Track (39.35mm,56.375mm)(39.35mm,59.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.5-1(40.1mm,58.7mm) on Bottom Layer And Track (39.35mm,59.425mm)(40.85mm,59.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.5-1(40.1mm,58.7mm) on Bottom Layer And Track (40.85mm,56.375mm)(40.85mm,59.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.5-2(40.1mm,57.1mm) on Bottom Layer And Track (39.35mm,56.375mm)(39.35mm,59.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.5-2(40.1mm,57.1mm) on Bottom Layer And Track (39.35mm,56.375mm)(40.85mm,56.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.5-2(40.1mm,57.1mm) on Bottom Layer And Track (40.85mm,56.375mm)(40.85mm,59.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.6-1(74.8mm,17.2mm) on Bottom Layer And Track (74.05mm,16.475mm)(74.05mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.6-1(74.8mm,17.2mm) on Bottom Layer And Track (74.05mm,16.475mm)(75.55mm,16.475mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.6-1(74.8mm,17.2mm) on Bottom Layer And Track (75.55mm,16.475mm)(75.55mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.6-2(74.8mm,18.8mm) on Bottom Layer And Track (74.05mm,16.475mm)(74.05mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.6-2(74.8mm,18.8mm) on Bottom Layer And Track (74.05mm,19.525mm)(75.55mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.6-2(74.8mm,18.8mm) on Bottom Layer And Track (75.55mm,16.475mm)(75.55mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.7-1(63.4mm,16.85mm) on Bottom Layer And Track (62.65mm,14.525mm)(62.65mm,17.575mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.7-1(63.4mm,16.85mm) on Bottom Layer And Track (62.65mm,17.575mm)(64.15mm,17.575mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.7-1(63.4mm,16.85mm) on Bottom Layer And Track (64.15mm,14.525mm)(64.15mm,17.575mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.7-2(63.4mm,15.25mm) on Bottom Layer And Track (62.65mm,14.525mm)(62.65mm,17.575mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.7-2(63.4mm,15.25mm) on Bottom Layer And Track (62.65mm,14.525mm)(64.15mm,14.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C1.7-2(63.4mm,15.25mm) on Bottom Layer And Track (64.15mm,14.525mm)(64.15mm,17.575mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10.1-1(14.8mm,23.1mm) on Bottom Layer And Track (12.475mm,22.35mm)(15.525mm,22.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10.1-1(14.8mm,23.1mm) on Bottom Layer And Track (12.475mm,23.85mm)(15.525mm,23.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10.1-1(14.8mm,23.1mm) on Bottom Layer And Track (15.525mm,22.35mm)(15.525mm,23.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10.1-2(13.2mm,23.1mm) on Bottom Layer And Track (12.475mm,22.35mm)(12.475mm,23.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10.1-2(13.2mm,23.1mm) on Bottom Layer And Track (12.475mm,22.35mm)(15.525mm,22.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10.1-2(13.2mm,23.1mm) on Bottom Layer And Track (12.475mm,23.85mm)(15.525mm,23.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10.2-1(52.9mm,38.604mm) on Bottom Layer And Track (52.175mm,37.854mm)(52.175mm,39.354mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10.2-1(52.9mm,38.604mm) on Bottom Layer And Track (52.175mm,37.854mm)(55.225mm,37.854mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10.2-1(52.9mm,38.604mm) on Bottom Layer And Track (52.175mm,39.354mm)(55.225mm,39.354mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10.2-2(54.5mm,38.604mm) on Bottom Layer And Track (52.175mm,37.854mm)(55.225mm,37.854mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10.2-2(54.5mm,38.604mm) on Bottom Layer And Track (52.175mm,39.354mm)(55.225mm,39.354mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C10.2-2(54.5mm,38.604mm) on Bottom Layer And Track (55.225mm,37.854mm)(55.225mm,39.354mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11.2-1(52.9mm,32.254mm) on Bottom Layer And Track (52.175mm,31.504mm)(52.175mm,33.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11.2-1(52.9mm,32.254mm) on Bottom Layer And Track (52.175mm,31.504mm)(55.225mm,31.504mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11.2-1(52.9mm,32.254mm) on Bottom Layer And Track (52.175mm,33.004mm)(55.225mm,33.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11.2-2(54.5mm,32.254mm) on Bottom Layer And Track (52.175mm,31.504mm)(55.225mm,31.504mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11.2-2(54.5mm,32.254mm) on Bottom Layer And Track (52.175mm,33.004mm)(55.225mm,33.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C11.2-2(54.5mm,32.254mm) on Bottom Layer And Track (55.225mm,31.504mm)(55.225mm,33.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C12.1-1(32.2mm,20.65mm) on Bottom Layer And Track (31.22mm,19.9mm)(31.22mm,23.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12.1-1(32.2mm,20.65mm) on Bottom Layer And Track (31.22mm,19.9mm)(33.18mm,19.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C12.1-1(32.2mm,20.65mm) on Bottom Layer And Track (33.18mm,19.9mm)(33.18mm,23.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C12.1-2(32.2mm,22.55mm) on Bottom Layer And Track (31.22mm,19.9mm)(31.22mm,23.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12.1-2(32.2mm,22.55mm) on Bottom Layer And Track (31.22mm,23.3mm)(33.18mm,23.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C12.1-2(32.2mm,22.55mm) on Bottom Layer And Track (33.18mm,19.9mm)(33.18mm,23.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12.2-1(51mm,32.254mm) on Bottom Layer And Track (48.675mm,31.504mm)(51.725mm,31.504mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12.2-1(51mm,32.254mm) on Bottom Layer And Track (48.675mm,33.004mm)(51.725mm,33.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12.2-1(51mm,32.254mm) on Bottom Layer And Track (51.725mm,31.504mm)(51.725mm,33.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12.2-2(49.4mm,32.254mm) on Bottom Layer And Track (48.675mm,31.504mm)(48.675mm,33.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12.2-2(49.4mm,32.254mm) on Bottom Layer And Track (48.675mm,31.504mm)(51.725mm,31.504mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C12.2-2(49.4mm,32.254mm) on Bottom Layer And Track (48.675mm,33.004mm)(51.725mm,33.004mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13.1-1(44.5mm,57.95mm) on Bottom Layer And Track (43.75mm,56.97mm)(43.75mm,58.93mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C13.1-1(44.5mm,57.95mm) on Bottom Layer And Track (43.75mm,56.97mm)(47.15mm,56.97mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C13.1-1(44.5mm,57.95mm) on Bottom Layer And Track (43.75mm,58.93mm)(47.15mm,58.93mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C13.1-2(46.4mm,57.95mm) on Bottom Layer And Track (43.75mm,56.97mm)(47.15mm,56.97mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C13.1-2(46.4mm,57.95mm) on Bottom Layer And Track (43.75mm,58.93mm)(47.15mm,58.93mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13.1-2(46.4mm,57.95mm) on Bottom Layer And Track (47.15mm,56.97mm)(47.15mm,58.93mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13.2-1(56.3mm,36.154mm) on Bottom Layer And Track (55.55mm,35.429mm)(55.55mm,38.479mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13.2-1(56.3mm,36.154mm) on Bottom Layer And Track (55.55mm,35.429mm)(57.05mm,35.429mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13.2-1(56.3mm,36.154mm) on Bottom Layer And Track (57.05mm,35.429mm)(57.05mm,38.479mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13.2-2(56.3mm,37.754mm) on Bottom Layer And Track (55.55mm,35.429mm)(55.55mm,38.479mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13.2-2(56.3mm,37.754mm) on Bottom Layer And Track (55.55mm,38.479mm)(57.05mm,38.479mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C13.2-2(56.3mm,37.754mm) on Bottom Layer And Track (57.05mm,35.429mm)(57.05mm,38.479mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14.1-1(29.9mm,20.8mm) on Bottom Layer And Track (29.15mm,20.075mm)(29.15mm,23.125mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14.1-1(29.9mm,20.8mm) on Bottom Layer And Track (29.15mm,20.075mm)(30.65mm,20.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14.1-1(29.9mm,20.8mm) on Bottom Layer And Track (30.65mm,20.075mm)(30.65mm,23.125mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14.1-2(29.9mm,22.4mm) on Bottom Layer And Track (29.15mm,20.075mm)(29.15mm,23.125mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14.1-2(29.9mm,22.4mm) on Bottom Layer And Track (29.15mm,23.125mm)(30.65mm,23.125mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C14.1-2(29.9mm,22.4mm) on Bottom Layer And Track (30.65mm,20.075mm)(30.65mm,23.125mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.1-1(14.55mm,58.05mm) on Top Layer And Track (13.8mm,57.07mm)(13.8mm,59.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C2.1-1(14.55mm,58.05mm) on Top Layer And Track (13.8mm,57.07mm)(17.2mm,57.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C2.1-1(14.55mm,58.05mm) on Top Layer And Track (13.8mm,59.03mm)(17.2mm,59.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C2.1-2(16.45mm,58.05mm) on Top Layer And Track (13.8mm,57.07mm)(17.2mm,57.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C2.1-2(16.45mm,58.05mm) on Top Layer And Track (13.8mm,59.03mm)(17.2mm,59.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.1-2(16.45mm,58.05mm) on Top Layer And Track (17.2mm,57.07mm)(17.2mm,59.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-1(49.4mm,36.554mm) on Bottom Layer And Track (48.675mm,35.804mm)(48.675mm,37.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-1(49.4mm,36.554mm) on Bottom Layer And Track (48.675mm,35.804mm)(51.725mm,35.804mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-1(49.4mm,36.554mm) on Bottom Layer And Track (48.675mm,37.304mm)(51.725mm,37.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-2(51mm,36.554mm) on Bottom Layer And Track (48.675mm,35.804mm)(51.725mm,35.804mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-2(51mm,36.554mm) on Bottom Layer And Track (48.675mm,37.304mm)(51.725mm,37.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.2-2(51mm,36.554mm) on Bottom Layer And Track (51.725mm,35.804mm)(51.725mm,37.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.3-1(26.6mm,45.3mm) on Bottom Layer And Track (25.875mm,44.55mm)(25.875mm,46.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.3-1(26.6mm,45.3mm) on Bottom Layer And Track (25.875mm,44.55mm)(28.925mm,44.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.3-1(26.6mm,45.3mm) on Bottom Layer And Track (25.875mm,46.05mm)(28.925mm,46.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.3-2(28.2mm,45.3mm) on Bottom Layer And Track (25.875mm,44.55mm)(28.925mm,44.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.3-2(28.2mm,45.3mm) on Bottom Layer And Track (25.875mm,46.05mm)(28.925mm,46.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.3-2(28.2mm,45.3mm) on Bottom Layer And Track (28.925mm,44.55mm)(28.925mm,46.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C2.4-1(62.3mm,61.8mm) on Bottom Layer And Track (61.2mm,60.85mm)(63.2mm,60.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C2.4-1(62.3mm,61.8mm) on Bottom Layer And Track (63.2mm,60.85mm)(63.4mm,60.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad C2.4-2(62.3mm,64.7mm) on Bottom Layer And Track (60.7mm,65.65mm)(63.9mm,65.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.5-1(37.9mm,58.7mm) on Bottom Layer And Track (37.15mm,56.375mm)(37.15mm,59.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.5-1(37.9mm,58.7mm) on Bottom Layer And Track (37.15mm,59.425mm)(38.65mm,59.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.5-1(37.9mm,58.7mm) on Bottom Layer And Track (38.65mm,56.375mm)(38.65mm,59.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.5-2(37.9mm,57.1mm) on Bottom Layer And Track (37.15mm,56.375mm)(37.15mm,59.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.5-2(37.9mm,57.1mm) on Bottom Layer And Track (37.15mm,56.375mm)(38.65mm,56.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.5-2(37.9mm,57.1mm) on Bottom Layer And Track (38.65mm,56.375mm)(38.65mm,59.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.6-1(77.1mm,17.2mm) on Bottom Layer And Track (76.35mm,16.475mm)(76.35mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.6-1(77.1mm,17.2mm) on Bottom Layer And Track (76.35mm,16.475mm)(77.85mm,16.475mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.6-1(77.1mm,17.2mm) on Bottom Layer And Track (77.85mm,16.475mm)(77.85mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.6-2(77.1mm,18.8mm) on Bottom Layer And Track (76.35mm,16.475mm)(76.35mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.6-2(77.1mm,18.8mm) on Bottom Layer And Track (76.35mm,19.525mm)(77.85mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C2.6-2(77.1mm,18.8mm) on Bottom Layer And Track (77.85mm,16.475mm)(77.85mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C3.1-1(67.7mm,60.3mm) on Bottom Layer And Track (65.05mm,59.32mm)(68.45mm,59.32mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C3.1-1(67.7mm,60.3mm) on Bottom Layer And Track (65.05mm,61.28mm)(68.45mm,61.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.1-1(67.7mm,60.3mm) on Bottom Layer And Track (68.45mm,59.32mm)(68.45mm,61.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.1-2(65.8mm,60.3mm) on Bottom Layer And Track (65.05mm,59.32mm)(65.05mm,61.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C3.1-2(65.8mm,60.3mm) on Bottom Layer And Track (65.05mm,59.32mm)(68.45mm,59.32mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C3.1-2(65.8mm,60.3mm) on Bottom Layer And Track (65.05mm,61.28mm)(68.45mm,61.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-1(43.76mm,37.654mm) on Bottom Layer And Track (41.435mm,36.904mm)(44.485mm,36.904mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-1(43.76mm,37.654mm) on Bottom Layer And Track (41.435mm,38.404mm)(44.485mm,38.404mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-1(43.76mm,37.654mm) on Bottom Layer And Track (44.485mm,36.904mm)(44.485mm,38.404mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-2(42.16mm,37.654mm) on Bottom Layer And Track (41.435mm,36.904mm)(41.435mm,38.404mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-2(42.16mm,37.654mm) on Bottom Layer And Track (41.435mm,36.904mm)(44.485mm,36.904mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.2-2(42.16mm,37.654mm) on Bottom Layer And Track (41.435mm,38.404mm)(44.485mm,38.404mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.3-1(32.5mm,47.2mm) on Bottom Layer And Track (31.75mm,46.475mm)(31.75mm,49.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.3-1(32.5mm,47.2mm) on Bottom Layer And Track (31.75mm,46.475mm)(33.25mm,46.475mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.3-1(32.5mm,47.2mm) on Bottom Layer And Track (33.25mm,46.475mm)(33.25mm,49.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.3-2(32.5mm,48.8mm) on Bottom Layer And Track (31.75mm,46.475mm)(31.75mm,49.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.3-2(32.5mm,48.8mm) on Bottom Layer And Track (31.75mm,49.525mm)(33.25mm,49.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.3-2(32.5mm,48.8mm) on Bottom Layer And Track (33.25mm,46.475mm)(33.25mm,49.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.4-1(65.7mm,72.7mm) on Bottom Layer And Track (64.975mm,71.95mm)(64.975mm,73.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.4-1(65.7mm,72.7mm) on Bottom Layer And Track (64.975mm,71.95mm)(68.025mm,71.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.4-1(65.7mm,72.7mm) on Bottom Layer And Track (64.975mm,73.45mm)(68.025mm,73.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.4-2(67.3mm,72.7mm) on Bottom Layer And Track (64.975mm,71.95mm)(68.025mm,71.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.4-2(67.3mm,72.7mm) on Bottom Layer And Track (64.975mm,73.45mm)(68.025mm,73.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.4-2(67.3mm,72.7mm) on Bottom Layer And Track (68.025mm,71.95mm)(68.025mm,73.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.5-1(89.3mm,3.6mm) on Bottom Layer And Track (88.575mm,2.85mm)(88.575mm,4.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.5-1(89.3mm,3.6mm) on Bottom Layer And Track (88.575mm,2.85mm)(91.625mm,2.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.5-1(89.3mm,3.6mm) on Bottom Layer And Track (88.575mm,4.35mm)(91.625mm,4.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.5-2(90.9mm,3.6mm) on Bottom Layer And Track (88.575mm,2.85mm)(91.625mm,2.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.5-2(90.9mm,3.6mm) on Bottom Layer And Track (88.575mm,4.35mm)(91.625mm,4.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.5-2(90.9mm,3.6mm) on Bottom Layer And Track (91.625mm,2.85mm)(91.625mm,4.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.6-1(79.6mm,18.8mm) on Bottom Layer And Track (78.85mm,16.475mm)(78.85mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.6-1(79.6mm,18.8mm) on Bottom Layer And Track (78.85mm,19.525mm)(80.35mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.6-1(79.6mm,18.8mm) on Bottom Layer And Track (80.35mm,16.475mm)(80.35mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.6-2(79.6mm,17.2mm) on Bottom Layer And Track (78.85mm,16.475mm)(78.85mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.6-2(79.6mm,17.2mm) on Bottom Layer And Track (78.85mm,16.475mm)(80.35mm,16.475mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C3.6-2(79.6mm,17.2mm) on Bottom Layer And Track (80.35mm,16.475mm)(80.35mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C4.1-1(21.4mm,62.55mm) on Bottom Layer And Track (20.42mm,59.9mm)(20.42mm,63.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.1-1(21.4mm,62.55mm) on Bottom Layer And Track (20.42mm,63.3mm)(22.38mm,63.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C4.1-1(21.4mm,62.55mm) on Bottom Layer And Track (22.38mm,59.9mm)(22.38mm,63.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C4.1-2(21.4mm,60.65mm) on Bottom Layer And Track (20.42mm,59.9mm)(20.42mm,63.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.1-2(21.4mm,60.65mm) on Bottom Layer And Track (20.42mm,59.9mm)(22.38mm,59.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C4.1-2(21.4mm,60.65mm) on Bottom Layer And Track (22.38mm,59.9mm)(22.38mm,63.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-1(43.76mm,33.054mm) on Bottom Layer And Track (41.435mm,32.304mm)(44.485mm,32.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-1(43.76mm,33.054mm) on Bottom Layer And Track (41.435mm,33.804mm)(44.485mm,33.804mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-1(43.76mm,33.054mm) on Bottom Layer And Track (44.485mm,32.304mm)(44.485mm,33.804mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-2(42.16mm,33.054mm) on Bottom Layer And Track (41.435mm,32.304mm)(41.435mm,33.804mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-2(42.16mm,33.054mm) on Bottom Layer And Track (41.435mm,32.304mm)(44.485mm,32.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.2-2(42.16mm,33.054mm) on Bottom Layer And Track (41.435mm,33.804mm)(44.485mm,33.804mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.3-1(24.9mm,50.2mm) on Bottom Layer And Track (24.15mm,47.875mm)(24.15mm,50.925mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.3-1(24.9mm,50.2mm) on Bottom Layer And Track (24.15mm,50.925mm)(25.65mm,50.925mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.3-1(24.9mm,50.2mm) on Bottom Layer And Track (25.65mm,47.875mm)(25.65mm,50.925mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.3-2(24.9mm,48.6mm) on Bottom Layer And Track (24.15mm,47.875mm)(24.15mm,50.925mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.3-2(24.9mm,48.6mm) on Bottom Layer And Track (24.15mm,47.875mm)(25.65mm,47.875mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.3-2(24.9mm,48.6mm) on Bottom Layer And Track (25.65mm,47.875mm)(25.65mm,50.925mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.4-1(67.4mm,75.1mm) on Bottom Layer And Track (65.075mm,74.35mm)(68.125mm,74.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.4-1(67.4mm,75.1mm) on Bottom Layer And Track (65.075mm,75.85mm)(68.125mm,75.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.4-1(67.4mm,75.1mm) on Bottom Layer And Track (68.125mm,74.35mm)(68.125mm,75.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.4-2(65.8mm,75.1mm) on Bottom Layer And Track (65.075mm,74.35mm)(65.075mm,75.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.4-2(65.8mm,75.1mm) on Bottom Layer And Track (65.075mm,74.35mm)(68.125mm,74.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.4-2(65.8mm,75.1mm) on Bottom Layer And Track (65.075mm,75.85mm)(68.125mm,75.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.5-1(9.1mm,3.4mm) on Bottom Layer And Track (8.375mm,2.65mm)(11.425mm,2.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.5-1(9.1mm,3.4mm) on Bottom Layer And Track (8.375mm,2.65mm)(8.375mm,4.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.5-1(9.1mm,3.4mm) on Bottom Layer And Track (8.375mm,4.15mm)(11.425mm,4.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.5-2(10.7mm,3.4mm) on Bottom Layer And Track (11.425mm,2.65mm)(11.425mm,4.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.5-2(10.7mm,3.4mm) on Bottom Layer And Track (8.375mm,2.65mm)(11.425mm,2.65mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.5-2(10.7mm,3.4mm) on Bottom Layer And Track (8.375mm,4.15mm)(11.425mm,4.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.6-1(81.8mm,17.2mm) on Bottom Layer And Track (81.05mm,16.475mm)(81.05mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.6-1(81.8mm,17.2mm) on Bottom Layer And Track (81.05mm,16.475mm)(82.55mm,16.475mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.6-1(81.8mm,17.2mm) on Bottom Layer And Track (82.55mm,16.475mm)(82.55mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.6-2(81.8mm,18.8mm) on Bottom Layer And Track (81.05mm,16.475mm)(81.05mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.6-2(81.8mm,18.8mm) on Bottom Layer And Track (81.05mm,19.525mm)(82.55mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C4.6-2(81.8mm,18.8mm) on Bottom Layer And Track (82.55mm,16.475mm)(82.55mm,19.525mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C5.1-1(18.6mm,62.55mm) on Bottom Layer And Track (17.62mm,59.9mm)(17.62mm,63.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.1-1(18.6mm,62.55mm) on Bottom Layer And Track (17.62mm,63.3mm)(19.58mm,63.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C5.1-1(18.6mm,62.55mm) on Bottom Layer And Track (19.58mm,59.9mm)(19.58mm,63.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C5.1-2(18.6mm,60.65mm) on Bottom Layer And Track (17.62mm,59.9mm)(17.62mm,63.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.1-2(18.6mm,60.65mm) on Bottom Layer And Track (17.62mm,59.9mm)(19.58mm,59.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C5.1-2(18.6mm,60.65mm) on Bottom Layer And Track (19.58mm,59.9mm)(19.58mm,63.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.2-1(56.3mm,32.654mm) on Bottom Layer And Track (55.55mm,31.929mm)(55.55mm,34.979mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.2-1(56.3mm,32.654mm) on Bottom Layer And Track (55.55mm,31.929mm)(57.05mm,31.929mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.2-1(56.3mm,32.654mm) on Bottom Layer And Track (57.05mm,31.929mm)(57.05mm,34.979mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.2-2(56.3mm,34.254mm) on Bottom Layer And Track (55.55mm,31.929mm)(55.55mm,34.979mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.2-2(56.3mm,34.254mm) on Bottom Layer And Track (55.55mm,34.979mm)(57.05mm,34.979mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.2-2(56.3mm,34.254mm) on Bottom Layer And Track (57.05mm,31.929mm)(57.05mm,34.979mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.4-1(69.3mm,74.7mm) on Bottom Layer And Track (68.55mm,72.375mm)(68.55mm,75.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.4-1(69.3mm,74.7mm) on Bottom Layer And Track (68.55mm,75.425mm)(70.05mm,75.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.4-1(69.3mm,74.7mm) on Bottom Layer And Track (70.05mm,72.375mm)(70.05mm,75.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.4-2(69.3mm,73.1mm) on Bottom Layer And Track (68.55mm,72.375mm)(68.55mm,75.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.4-2(69.3mm,73.1mm) on Bottom Layer And Track (68.55mm,72.375mm)(70.05mm,72.375mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.4-2(69.3mm,73.1mm) on Bottom Layer And Track (70.05mm,72.375mm)(70.05mm,75.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.5-1(9.3mm,76.6mm) on Bottom Layer And Track (8.575mm,75.85mm)(11.625mm,75.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.5-1(9.3mm,76.6mm) on Bottom Layer And Track (8.575mm,75.85mm)(8.575mm,77.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.5-1(9.3mm,76.6mm) on Bottom Layer And Track (8.575mm,77.35mm)(11.625mm,77.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.5-2(10.9mm,76.6mm) on Bottom Layer And Track (11.625mm,75.85mm)(11.625mm,77.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.5-2(10.9mm,76.6mm) on Bottom Layer And Track (8.575mm,75.85mm)(11.625mm,75.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C5.5-2(10.9mm,76.6mm) on Bottom Layer And Track (8.575mm,77.35mm)(11.625mm,77.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.1-1(19.05mm,58.25mm) on Bottom Layer And Track (18.3mm,57.27mm)(18.3mm,59.23mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C6.1-1(19.05mm,58.25mm) on Bottom Layer And Track (18.3mm,57.27mm)(21.7mm,57.27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C6.1-1(19.05mm,58.25mm) on Bottom Layer And Track (18.3mm,59.23mm)(21.7mm,59.23mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C6.1-2(20.95mm,58.25mm) on Bottom Layer And Track (18.3mm,57.27mm)(21.7mm,57.27mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C6.1-2(20.95mm,58.25mm) on Bottom Layer And Track (18.3mm,59.23mm)(21.7mm,59.23mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.1-2(20.95mm,58.25mm) on Bottom Layer And Track (21.7mm,57.27mm)(21.7mm,59.23mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-1(51mm,38.604mm) on Bottom Layer And Track (48.675mm,37.854mm)(51.725mm,37.854mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-1(51mm,38.604mm) on Bottom Layer And Track (48.675mm,39.354mm)(51.725mm,39.354mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-1(51mm,38.604mm) on Bottom Layer And Track (51.725mm,37.854mm)(51.725mm,39.354mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-2(49.4mm,38.604mm) on Bottom Layer And Track (48.675mm,37.854mm)(48.675mm,39.354mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-2(49.4mm,38.604mm) on Bottom Layer And Track (48.675mm,37.854mm)(51.725mm,37.854mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.2-2(49.4mm,38.604mm) on Bottom Layer And Track (48.675mm,39.354mm)(51.725mm,39.354mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.4-1(65.7mm,63.1mm) on Bottom Layer And Track (64.975mm,62.35mm)(64.975mm,63.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.4-1(65.7mm,63.1mm) on Bottom Layer And Track (64.975mm,62.35mm)(68.025mm,62.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.4-1(65.7mm,63.1mm) on Bottom Layer And Track (64.975mm,63.85mm)(68.025mm,63.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.4-2(67.3mm,63.1mm) on Bottom Layer And Track (64.975mm,62.35mm)(68.025mm,62.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.4-2(67.3mm,63.1mm) on Bottom Layer And Track (64.975mm,63.85mm)(68.025mm,63.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.4-2(67.3mm,63.1mm) on Bottom Layer And Track (68.025mm,62.35mm)(68.025mm,63.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.5-1(89.3mm,76.5mm) on Bottom Layer And Track (88.575mm,75.75mm)(88.575mm,77.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.5-1(89.3mm,76.5mm) on Bottom Layer And Track (88.575mm,75.75mm)(91.625mm,75.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.5-1(89.3mm,76.5mm) on Bottom Layer And Track (88.575mm,77.25mm)(91.625mm,77.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.5-2(90.9mm,76.5mm) on Bottom Layer And Track (88.575mm,75.75mm)(91.625mm,75.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.5-2(90.9mm,76.5mm) on Bottom Layer And Track (88.575mm,77.25mm)(91.625mm,77.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C6.5-2(90.9mm,76.5mm) on Bottom Layer And Track (91.625mm,75.75mm)(91.625mm,77.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C7.1-1(34.25mm,56.15mm) on Bottom Layer And Track (33.27mm,53.5mm)(33.27mm,56.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.1-1(34.25mm,56.15mm) on Bottom Layer And Track (33.27mm,56.9mm)(35.23mm,56.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C7.1-1(34.25mm,56.15mm) on Bottom Layer And Track (35.23mm,53.5mm)(35.23mm,56.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C7.1-2(34.25mm,54.25mm) on Bottom Layer And Track (33.27mm,53.5mm)(33.27mm,56.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.1-2(34.25mm,54.25mm) on Bottom Layer And Track (33.27mm,53.5mm)(35.23mm,53.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C7.1-2(34.25mm,54.25mm) on Bottom Layer And Track (35.23mm,53.5mm)(35.23mm,56.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-1(51mm,34.454mm) on Bottom Layer And Track (48.675mm,33.704mm)(51.725mm,33.704mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-1(51mm,34.454mm) on Bottom Layer And Track (48.675mm,35.204mm)(51.725mm,35.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-1(51mm,34.454mm) on Bottom Layer And Track (51.725mm,33.704mm)(51.725mm,35.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-2(49.4mm,34.454mm) on Bottom Layer And Track (48.675mm,33.704mm)(48.675mm,35.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-2(49.4mm,34.454mm) on Bottom Layer And Track (48.675mm,33.704mm)(51.725mm,33.704mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.2-2(49.4mm,34.454mm) on Bottom Layer And Track (48.675mm,35.204mm)(51.725mm,35.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.4-1(65.7mm,70.5mm) on Bottom Layer And Track (64.975mm,69.75mm)(64.975mm,71.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.4-1(65.7mm,70.5mm) on Bottom Layer And Track (64.975mm,69.75mm)(68.025mm,69.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.4-1(65.7mm,70.5mm) on Bottom Layer And Track (64.975mm,71.25mm)(68.025mm,71.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.4-2(67.3mm,70.5mm) on Bottom Layer And Track (64.975mm,69.75mm)(68.025mm,69.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.4-2(67.3mm,70.5mm) on Bottom Layer And Track (64.975mm,71.25mm)(68.025mm,71.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C7.4-2(67.3mm,70.5mm) on Bottom Layer And Track (68.025mm,69.75mm)(68.025mm,71.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.1-1(13.2mm,29.6mm) on Bottom Layer And Track (12.475mm,28.85mm)(12.475mm,30.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.1-1(13.2mm,29.6mm) on Bottom Layer And Track (12.475mm,28.85mm)(15.525mm,28.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.1-1(13.2mm,29.6mm) on Bottom Layer And Track (12.475mm,30.35mm)(15.525mm,30.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.1-2(14.8mm,29.6mm) on Bottom Layer And Track (12.475mm,28.85mm)(15.525mm,28.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.1-2(14.8mm,29.6mm) on Bottom Layer And Track (12.475mm,30.35mm)(15.525mm,30.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.1-2(14.8mm,29.6mm) on Bottom Layer And Track (15.525mm,28.85mm)(15.525mm,30.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.2-1(52.9mm,34.454mm) on Bottom Layer And Track (52.175mm,33.704mm)(52.175mm,35.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.2-1(52.9mm,34.454mm) on Bottom Layer And Track (52.175mm,33.704mm)(55.225mm,33.704mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.2-1(52.9mm,34.454mm) on Bottom Layer And Track (52.175mm,35.204mm)(55.225mm,35.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.2-2(54.5mm,34.454mm) on Bottom Layer And Track (52.175mm,33.704mm)(55.225mm,33.704mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.2-2(54.5mm,34.454mm) on Bottom Layer And Track (52.175mm,35.204mm)(55.225mm,35.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C8.2-2(54.5mm,34.454mm) on Bottom Layer And Track (55.225mm,33.704mm)(55.225mm,35.204mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9.1-1(21.6mm,23.2mm) on Top Layer And Track (19.275mm,22.45mm)(22.325mm,22.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9.1-1(21.6mm,23.2mm) on Top Layer And Track (19.275mm,23.95mm)(22.325mm,23.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9.1-1(21.6mm,23.2mm) on Top Layer And Track (22.325mm,22.45mm)(22.325mm,23.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9.1-2(20mm,23.2mm) on Top Layer And Track (19.275mm,22.45mm)(19.275mm,23.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9.1-2(20mm,23.2mm) on Top Layer And Track (19.275mm,22.45mm)(22.325mm,22.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9.1-2(20mm,23.2mm) on Top Layer And Track (19.275mm,23.95mm)(22.325mm,23.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9.2-1(52.9mm,36.554mm) on Bottom Layer And Track (52.175mm,35.804mm)(52.175mm,37.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9.2-1(52.9mm,36.554mm) on Bottom Layer And Track (52.175mm,35.804mm)(55.225mm,35.804mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9.2-1(52.9mm,36.554mm) on Bottom Layer And Track (52.175mm,37.304mm)(55.225mm,37.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9.2-2(54.5mm,36.554mm) on Bottom Layer And Track (52.175mm,35.804mm)(55.225mm,35.804mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9.2-2(54.5mm,36.554mm) on Bottom Layer And Track (52.175mm,37.304mm)(55.225mm,37.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C9.2-2(54.5mm,36.554mm) on Bottom Layer And Track (55.225mm,35.804mm)(55.225mm,37.304mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.1-1(3.1mm,68.3mm) on Top Layer And Track (2.12mm,67.55mm)(2.12mm,70.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.1-1(3.1mm,68.3mm) on Top Layer And Track (2.12mm,67.55mm)(4.08mm,67.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.1-1(3.1mm,68.3mm) on Top Layer And Track (4.08mm,67.55mm)(4.08mm,70.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.1-2(3.1mm,70.2mm) on Top Layer And Track (2.12mm,67.55mm)(2.12mm,70.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.1-2(3.1mm,70.2mm) on Top Layer And Track (2.12mm,70.95mm)(4.08mm,70.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.1-2(3.1mm,70.2mm) on Top Layer And Track (4.08mm,67.55mm)(4.08mm,70.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.2-1(49.25mm,43.55mm) on Top Layer And Track (48.27mm,42.8mm)(48.27mm,46.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.2-1(49.25mm,43.55mm) on Top Layer And Track (48.27mm,42.8mm)(50.23mm,42.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.2-1(49.25mm,43.55mm) on Top Layer And Track (50.23mm,42.8mm)(50.23mm,46.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.2-2(49.25mm,45.45mm) on Top Layer And Track (48.27mm,42.8mm)(48.27mm,46.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.2-2(49.25mm,45.45mm) on Top Layer And Track (48.27mm,46.2mm)(50.23mm,46.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.2-2(49.25mm,45.45mm) on Top Layer And Track (50.23mm,42.8mm)(50.23mm,46.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad D1.3-1(60.455mm,44.4mm) on Top Layer And Text "*" (62.088mm,44.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D1.3-1(60.455mm,44.4mm) on Top Layer And Track (59.8mm,43.3mm)(61.5mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D1.3-1(60.455mm,44.4mm) on Top Layer And Track (59.8mm,45.5mm)(61.5mm,45.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D1.3-2(56.745mm,44.4mm) on Top Layer And Track (55.8mm,43.3mm)(57.5mm,43.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D1.3-2(56.745mm,44.4mm) on Top Layer And Track (55.8mm,45.5mm)(57.5mm,45.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.4-1(89.95mm,61mm) on Top Layer And Track (87.3mm,60.02mm)(90.7mm,60.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.4-1(89.95mm,61mm) on Top Layer And Track (87.3mm,61.98mm)(90.7mm,61.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.4-1(89.95mm,61mm) on Top Layer And Track (90.7mm,60.02mm)(90.7mm,61.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.4-2(88.05mm,61mm) on Top Layer And Track (87.3mm,60.02mm)(87.3mm,61.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.4-2(88.05mm,61mm) on Top Layer And Track (87.3mm,60.02mm)(90.7mm,60.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.4-2(88.05mm,61mm) on Top Layer And Track (87.3mm,61.98mm)(90.7mm,61.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.5-1(87.55mm,5.15mm) on Top Layer And Track (87.3mm,2.6mm)(87.3mm,4.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1.5-1(87.55mm,5.15mm) on Top Layer And Track (87.3mm,6mm)(92.7mm,6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1.5-2(87.55mm,1.85mm) on Top Layer And Track (87.3mm,1mm)(92.7mm,1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.5-2(87.55mm,1.85mm) on Top Layer And Track (87.3mm,2.6mm)(87.3mm,4.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1.5-3(92.45mm,1.85mm) on Top Layer And Track (87.3mm,1mm)(92.7mm,1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.5-3(92.45mm,1.85mm) on Top Layer And Track (92.7mm,2.6mm)(92.7mm,4.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1.5-4(92.45mm,5.15mm) on Top Layer And Track (87.3mm,6mm)(92.7mm,6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.5-4(92.45mm,5.15mm) on Top Layer And Track (92.7mm,2.6mm)(92.7mm,4.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.6-1(87.95mm,23.7mm) on Top Layer And Track (87.2mm,22.72mm)(87.2mm,24.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.6-1(87.95mm,23.7mm) on Top Layer And Track (87.2mm,22.72mm)(90.6mm,22.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.6-1(87.95mm,23.7mm) on Top Layer And Track (87.2mm,24.68mm)(90.6mm,24.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.6-2(89.85mm,23.7mm) on Top Layer And Track (87.2mm,22.72mm)(90.6mm,22.72mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D1.6-2(89.85mm,23.7mm) on Top Layer And Track (87.2mm,24.68mm)(90.6mm,24.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1.6-2(89.85mm,23.7mm) on Top Layer And Track (90.6mm,22.72mm)(90.6mm,24.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2.1-1(20.05mm,55.75mm) on Top Layer And Track (18.05mm,54.45mm)(18.05mm,54.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D2.1-1(20.05mm,55.75mm) on Top Layer And Track (18.05mm,54.45mm)(22.05mm,54.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad D2.1-1(20.05mm,55.75mm) on Top Layer And Track (18.05mm,54.75mm)(18.05mm,61.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad D2.1-1(20.05mm,55.75mm) on Top Layer And Track (22.05mm,54.45mm)(22.05mm,61.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad D2.1-2(20.05mm,60.35mm) on Top Layer And Track (18.05mm,54.75mm)(18.05mm,61.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D2.1-2(20.05mm,60.35mm) on Top Layer And Track (18.05mm,61.65mm)(22.05mm,61.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad D2.1-2(20.05mm,60.35mm) on Top Layer And Track (22.05mm,54.45mm)(22.05mm,61.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.2-1(43.91mm,36.254mm) on Top Layer And Track (41.26mm,35.274mm)(44.66mm,35.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.2-1(43.91mm,36.254mm) on Top Layer And Track (41.26mm,37.234mm)(44.66mm,37.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2.2-1(43.91mm,36.254mm) on Top Layer And Track (44.66mm,35.274mm)(44.66mm,37.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2.2-2(42.01mm,36.254mm) on Top Layer And Track (41.26mm,35.274mm)(41.26mm,37.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.2-2(42.01mm,36.254mm) on Top Layer And Track (41.26mm,35.274mm)(44.66mm,35.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.2-2(42.01mm,36.254mm) on Top Layer And Track (41.26mm,37.234mm)(44.66mm,37.234mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.4-1(89.95mm,67.8mm) on Top Layer And Track (87.3mm,66.82mm)(90.7mm,66.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.4-1(89.95mm,67.8mm) on Top Layer And Track (87.3mm,68.78mm)(90.7mm,68.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2.4-1(89.95mm,67.8mm) on Top Layer And Track (90.7mm,66.82mm)(90.7mm,68.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2.4-2(88.05mm,67.8mm) on Top Layer And Track (87.3mm,66.82mm)(87.3mm,68.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.4-2(88.05mm,67.8mm) on Top Layer And Track (87.3mm,66.82mm)(90.7mm,66.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D2.4-2(88.05mm,67.8mm) on Top Layer And Track (87.3mm,68.78mm)(90.7mm,68.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2.5-1(7.55mm,5.15mm) on Top Layer And Track (7.3mm,2.6mm)(7.3mm,4.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2.5-1(7.55mm,5.15mm) on Top Layer And Track (7.3mm,6mm)(12.7mm,6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2.5-2(7.55mm,1.85mm) on Top Layer And Track (7.3mm,1mm)(12.7mm,1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2.5-2(7.55mm,1.85mm) on Top Layer And Track (7.3mm,2.6mm)(7.3mm,4.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2.5-3(12.45mm,1.85mm) on Top Layer And Track (12.7mm,2.6mm)(12.7mm,4.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2.5-3(12.45mm,1.85mm) on Top Layer And Track (7.3mm,1mm)(12.7mm,1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2.5-4(12.45mm,5.15mm) on Top Layer And Track (12.7mm,2.6mm)(12.7mm,4.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2.5-4(12.45mm,5.15mm) on Top Layer And Track (7.3mm,6mm)(12.7mm,6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3.1-1(10.8mm,26.4mm) on Top Layer And Track (9.4mm,24.7mm)(16.8mm,24.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3.1-1(10.8mm,26.4mm) on Top Layer And Track (9.4mm,24.7mm)(9.4mm,28.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3.1-1(10.8mm,26.4mm) on Top Layer And Track (9.4mm,28.1mm)(16.8mm,28.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3.1-2(15.4mm,26.4mm) on Top Layer And Track (16.8mm,24.7mm)(16.8mm,28.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3.1-2(15.4mm,26.4mm) on Top Layer And Track (9.4mm,24.7mm)(16.8mm,24.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3.1-2(15.4mm,26.4mm) on Top Layer And Track (9.4mm,28.1mm)(16.8mm,28.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3.4-1(56.5mm,70.5mm) on Bottom Layer And Track (55.1mm,68.8mm)(55.1mm,72.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3.4-1(56.5mm,70.5mm) on Bottom Layer And Track (55.1mm,68.8mm)(62.5mm,68.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3.4-1(56.5mm,70.5mm) on Bottom Layer And Track (55.1mm,72.2mm)(62.5mm,72.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3.4-2(61.1mm,70.5mm) on Bottom Layer And Track (55.1mm,68.8mm)(62.5mm,68.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3.4-2(61.1mm,70.5mm) on Bottom Layer And Track (55.1mm,72.2mm)(62.5mm,72.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D3.4-2(61.1mm,70.5mm) on Bottom Layer And Track (62.5mm,68.8mm)(62.5mm,72.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D3.5-1(7.55mm,78.15mm) on Top Layer And Track (7.3mm,75.6mm)(7.3mm,77.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D3.5-1(7.55mm,78.15mm) on Top Layer And Track (7.3mm,79mm)(12.7mm,79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D3.5-2(7.55mm,74.85mm) on Top Layer And Track (7.3mm,74mm)(12.7mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D3.5-2(7.55mm,74.85mm) on Top Layer And Track (7.3mm,75.6mm)(7.3mm,77.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D3.5-3(12.45mm,74.85mm) on Top Layer And Track (12.7mm,75.6mm)(12.7mm,77.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D3.5-3(12.45mm,74.85mm) on Top Layer And Track (7.3mm,74mm)(12.7mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D3.5-4(12.45mm,78.15mm) on Top Layer And Track (12.7mm,75.6mm)(12.7mm,77.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D3.5-4(12.45mm,78.15mm) on Top Layer And Track (7.3mm,79mm)(12.7mm,79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4.1-1(10.3mm,33.8mm) on Top Layer And Track (12mm,32.4mm)(12mm,39.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4.1-1(10.3mm,33.8mm) on Top Layer And Track (8.6mm,32.4mm)(12mm,32.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4.1-1(10.3mm,33.8mm) on Top Layer And Track (8.6mm,32.4mm)(8.6mm,39.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4.1-2(10.3mm,38.4mm) on Top Layer And Track (12mm,32.4mm)(12mm,39.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4.1-2(10.3mm,38.4mm) on Top Layer And Track (8.6mm,32.4mm)(8.6mm,39.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D4.1-2(10.3mm,38.4mm) on Top Layer And Track (8.6mm,39.8mm)(12mm,39.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D4.4-1(89.95mm,64.4mm) on Top Layer And Track (87.3mm,63.42mm)(90.7mm,63.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D4.4-1(89.95mm,64.4mm) on Top Layer And Track (87.3mm,65.38mm)(90.7mm,65.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D4.4-1(89.95mm,64.4mm) on Top Layer And Track (90.7mm,63.42mm)(90.7mm,65.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D4.4-2(88.05mm,64.4mm) on Top Layer And Track (87.3mm,63.42mm)(87.3mm,65.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D4.4-2(88.05mm,64.4mm) on Top Layer And Track (87.3mm,63.42mm)(90.7mm,63.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D4.4-2(88.05mm,64.4mm) on Top Layer And Track (87.3mm,65.38mm)(90.7mm,65.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D4.5-1(87.55mm,78.15mm) on Top Layer And Track (87.3mm,75.6mm)(87.3mm,77.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D4.5-1(87.55mm,78.15mm) on Top Layer And Track (87.3mm,79mm)(92.7mm,79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D4.5-2(87.55mm,74.85mm) on Top Layer And Track (87.3mm,74mm)(92.7mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D4.5-2(87.55mm,74.85mm) on Top Layer And Track (87.3mm,75.6mm)(87.3mm,77.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D4.5-3(92.45mm,74.85mm) on Top Layer And Track (87.3mm,74mm)(92.7mm,74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D4.5-3(92.45mm,74.85mm) on Top Layer And Track (92.7mm,75.6mm)(92.7mm,77.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D4.5-4(92.45mm,78.15mm) on Top Layer And Track (87.3mm,79mm)(92.7mm,79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D4.5-4(92.45mm,78.15mm) on Top Layer And Track (92.7mm,75.6mm)(92.7mm,77.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D5.4-1(89.95mm,71.2mm) on Top Layer And Track (87.3mm,70.22mm)(90.7mm,70.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D5.4-1(89.95mm,71.2mm) on Top Layer And Track (87.3mm,72.18mm)(90.7mm,72.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D5.4-1(89.95mm,71.2mm) on Top Layer And Track (90.7mm,70.22mm)(90.7mm,72.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D5.4-2(88.05mm,71.2mm) on Top Layer And Track (87.3mm,70.22mm)(87.3mm,72.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D5.4-2(88.05mm,71.2mm) on Top Layer And Track (87.3mm,70.22mm)(90.7mm,70.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad D5.4-2(88.05mm,71.2mm) on Top Layer And Track (87.3mm,72.18mm)(90.7mm,72.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-1(17.5mm,64.2mm) on Top Layer And Track (15.3mm,62.9mm)(16.7mm,62.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-1(17.5mm,64.2mm) on Top Layer And Track (16.7mm,62.9mm)(16.7mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-1(17.5mm,64.2mm) on Top Layer And Track (18.3mm,62.9mm)(18.3mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-1(17.5mm,64.2mm) on Top Layer And Track (18.3mm,62.9mm)(19.7mm,62.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-2(17.5mm,68.8mm) on Top Layer And Track (14.1mm,70.1mm)(16.7mm,70.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-2(17.5mm,68.8mm) on Top Layer And Track (14.8mm,67.9mm)(16.7mm,67.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-2(17.5mm,68.8mm) on Top Layer And Track (16.7mm,67.9mm)(16.7mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-2(17.5mm,68.8mm) on Top Layer And Track (16.7mm,69.5mm)(16.7mm,70.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-2(17.5mm,68.8mm) on Top Layer And Track (18.3mm,67.9mm)(18.3mm,69.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-2(17.5mm,68.8mm) on Top Layer And Track (18.3mm,67.9mm)(20.2mm,67.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-2(17.5mm,68.8mm) on Top Layer And Track (18.3mm,69.5mm)(18.3mm,70.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE1.1-2(17.5mm,68.8mm) on Top Layer And Track (18.3mm,70.1mm)(20.9mm,70.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-1(31mm,49.9mm) on Top Layer And Track (28.8mm,51.2mm)(30.2mm,51.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-1(31mm,49.9mm) on Top Layer And Track (30.2mm,50.6mm)(30.2mm,51.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-1(31mm,49.9mm) on Top Layer And Track (31.8mm,50.6mm)(31.8mm,51.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-1(31mm,49.9mm) on Top Layer And Track (31.8mm,51.2mm)(33.2mm,51.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(31mm,45.3mm) on Top Layer And Track (27.6mm,44mm)(30.2mm,44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(31mm,45.3mm) on Top Layer And Track (28.3mm,46.2mm)(30.2mm,46.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(31mm,45.3mm) on Top Layer And Track (30.2mm,44.6mm)(30.2mm,46.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(31mm,45.3mm) on Top Layer And Track (30.2mm,44mm)(30.2mm,44.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(31mm,45.3mm) on Top Layer And Track (31.8mm,44.6mm)(31.8mm,46.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(31mm,45.3mm) on Top Layer And Track (31.8mm,44mm)(31.8mm,44.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(31mm,45.3mm) on Top Layer And Track (31.8mm,44mm)(34.4mm,44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad EEE2.1-2(31mm,45.3mm) on Top Layer And Track (31.8mm,46.2mm)(33.7mm,46.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.1-1(10.4mm,57.75mm) on Top Layer And Track (12.4mm,56.3mm)(12.4mm,64.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad F1.1-1(10.4mm,57.75mm) on Top Layer And Track (8.4mm,56.3mm)(8.4mm,56.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.1-1(10.4mm,57.75mm) on Top Layer And Track (8.4mm,56.6mm)(8.4mm,63.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.1-2(10.4mm,62.65mm) on Top Layer And Track (12.4mm,56.3mm)(12.4mm,64.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.1-2(10.4mm,62.65mm) on Top Layer And Track (8.4mm,56.6mm)(8.4mm,63.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad F1.1-2(10.4mm,62.65mm) on Top Layer And Track (8.4mm,63.6mm)(8.4mm,64.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad H1.1-1(15.45mm,47.85mm) on Top Layer And Track (14.85mm,43.25mm)(14.85mm,45.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad H1.1-1(15.45mm,47.85mm) on Top Layer And Track (14.85mm,49.75mm)(14.85mm,52.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad H1.1-2(24.75mm,47.85mm) on Top Layer And Track (25.35mm,43.35mm)(25.35mm,45.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad H1.1-2(24.75mm,47.85mm) on Top Layer And Track (25.35mm,49.75mm)(25.35mm,52.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC1.1-1(36.2mm,68.9mm) on Top Layer And Track (37.35mm,63.34mm)(37.35mm,69.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC1.1-2(36.2mm,66.6mm) on Top Layer And Track (37.35mm,63.34mm)(37.35mm,69.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC1.1-3(36.2mm,64.3mm) on Top Layer And Track (37.35mm,63.34mm)(37.35mm,69.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC1.1-4(42.1mm,66.6mm) on Top Layer And Track (40.95mm,63.34mm)(40.95mm,69.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1.3-1(43.443mm,17.205mm) on Top Layer And Text "BME680" (35.21mm,17.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad IC1.3-1(43.443mm,17.205mm) on Top Layer And Track (42.3mm,16.57mm)(42.3mm,21.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1.3-2(43.443mm,18.475mm) on Top Layer And Text "BME680" (35.21mm,17.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad IC1.3-2(43.443mm,18.475mm) on Top Layer And Track (42.3mm,16.57mm)(42.3mm,21.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1.3-3(43.443mm,19.745mm) on Top Layer And Text "BME680" (35.21mm,17.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad IC1.3-3(43.443mm,19.745mm) on Top Layer And Track (42.3mm,16.57mm)(42.3mm,21.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad IC1.3-4(43.443mm,21.015mm) on Top Layer And Track (42.3mm,16.57mm)(42.3mm,21.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1.3-6(37.83mm,19.745mm) on Top Layer And Text "BME680" (35.21mm,17.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1.3-7(37.83mm,18.475mm) on Top Layer And Text "BME680" (35.21mm,17.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC1.3-8(37.83mm,17.205mm) on Top Layer And Text "BME680" (35.21mm,17.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC1.6-1(87.9mm,15.9mm) on Top Layer And Track (87.2mm,16.15mm)(87.4mm,16.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC1.6-3(89.8mm,15.9mm) on Top Layer And Track (90.3mm,16.15mm)(90.5mm,16.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC1.6-4(89.8mm,18.1mm) on Top Layer And Track (88.4mm,17.85mm)(89.3mm,17.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC1.6-4(89.8mm,18.1mm) on Top Layer And Track (90.3mm,17.85mm)(90.5mm,17.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC1.6-5(87.9mm,18.1mm) on Top Layer And Track (87.2mm,17.85mm)(87.4mm,17.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC1.6-5(87.9mm,18.1mm) on Top Layer And Track (88.4mm,17.85mm)(89.3mm,17.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC2.1-1(31.4mm,63.05mm) on Bottom Layer And Track (30.25mm,57.49mm)(30.25mm,64mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC2.1-2(31.4mm,60.75mm) on Bottom Layer And Track (30.25mm,57.49mm)(30.25mm,64mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC2.1-3(31.4mm,58.45mm) on Bottom Layer And Track (30.25mm,57.49mm)(30.25mm,64mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC2.1-4(25.5mm,60.75mm) on Bottom Layer And Track (26.65mm,57.49mm)(26.65mm,64mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC2.3-1(29.35mm,48.3mm) on Bottom Layer And Track (29.85mm,48.55mm)(30.05mm,48.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC2.3-3(27.45mm,48.3mm) on Bottom Layer And Track (26.75mm,48.55mm)(26.95mm,48.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC2.3-4(27.45mm,50.5mm) on Bottom Layer And Track (26.75mm,50.25mm)(26.95mm,50.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC2.3-4(27.45mm,50.5mm) on Bottom Layer And Track (27.95mm,50.25mm)(28.85mm,50.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC2.3-5(29.35mm,50.5mm) on Bottom Layer And Track (27.95mm,50.25mm)(28.85mm,50.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC2.3-5(29.35mm,50.5mm) on Bottom Layer And Track (29.85mm,50.25mm)(30.05mm,50.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC3.1-1(13.15mm,27.5mm) on Bottom Layer And Track (12.45mm,27.25mm)(12.65mm,27.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC3.1-3(15.05mm,27.5mm) on Bottom Layer And Track (15.55mm,27.25mm)(15.75mm,27.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC3.1-4(15.05mm,25.3mm) on Bottom Layer And Track (13.65mm,25.55mm)(14.55mm,25.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC3.1-4(15.05mm,25.3mm) on Bottom Layer And Track (15.55mm,25.55mm)(15.75mm,25.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC3.1-5(13.15mm,25.3mm) on Bottom Layer And Track (12.45mm,25.55mm)(12.65mm,25.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad IC3.1-5(13.15mm,25.3mm) on Bottom Layer And Track (13.65mm,25.55mm)(14.55mm,25.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad IC4.1-1(24.257mm,27.895mm) on Top Layer And Track (25.4mm,23.45mm)(25.4mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad IC4.1-2(24.257mm,26.625mm) on Top Layer And Track (25.4mm,23.45mm)(25.4mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad IC4.1-3(24.257mm,25.355mm) on Top Layer And Track (25.4mm,23.45mm)(25.4mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad IC4.1-4(24.257mm,24.085mm) on Top Layer And Track (25.4mm,23.45mm)(25.4mm,28.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC5.1-1(41.4mm,60.8mm) on Top Layer And Track (35.84mm,59.65mm)(42.35mm,59.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC5.1-2(39.1mm,60.8mm) on Top Layer And Track (35.84mm,59.65mm)(42.35mm,59.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC5.1-3(36.8mm,60.8mm) on Top Layer And Track (35.84mm,59.65mm)(42.35mm,59.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad IC5.1-4(39.1mm,54.9mm) on Top Layer And Track (35.84mm,56.05mm)(42.35mm,56.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad M1.3-1(43.22mm,49.5mm) on Multi-Layer And Track (41.798mm,50.948mm)(67.35mm,50.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad M1.3-10(66.08mm,49.5mm) on Multi-Layer And Track (41.798mm,50.948mm)(67.35mm,50.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad M1.3-2(45.76mm,49.5mm) on Multi-Layer And Track (41.798mm,50.948mm)(67.35mm,50.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad M1.3-3(48.3mm,49.5mm) on Multi-Layer And Track (41.798mm,50.948mm)(67.35mm,50.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad M1.3-4(50.84mm,49.5mm) on Multi-Layer And Track (41.798mm,50.948mm)(67.35mm,50.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad M1.3-5(53.38mm,49.5mm) on Multi-Layer And Track (41.798mm,50.948mm)(67.35mm,50.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad M1.3-6(55.92mm,49.5mm) on Multi-Layer And Track (41.798mm,50.948mm)(67.35mm,50.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad M1.3-7(58.46mm,49.5mm) on Multi-Layer And Track (41.798mm,50.948mm)(67.35mm,50.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad M1.3-8(61mm,49.5mm) on Multi-Layer And Track (41.798mm,50.948mm)(67.35mm,50.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad M1.3-9(63.54mm,49.5mm) on Multi-Layer And Track (41.798mm,50.948mm)(67.35mm,50.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.2-1(5.7mm,16.65mm) on Top Layer And Track (6.6mm,17.3mm)(6.6mm,18.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.2-3(5.7mm,13.65mm) on Top Layer And Track (6.6mm,11.4mm)(6.6mm,13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.2-4(2mm,11.6mm) on Top Layer And Track (0.1mm,11.4mm)(0.7mm,11.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.2-4(2mm,11.6mm) on Top Layer And Track (3.3mm,11.4mm)(6.6mm,11.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P1.2-4(2mm,18.7mm) on Top Layer And Track (0.1mm,18.9mm)(0.75mm,18.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.2-4(2mm,18.7mm) on Top Layer And Track (3.3mm,18.9mm)(6.6mm,18.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.4-1(73.6mm,74.1mm) on Bottom Layer And Track (71.35mm,73.2mm)(72.95mm,73.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.4-3(76.6mm,74.1mm) on Bottom Layer And Track (77.25mm,73.2mm)(78.85mm,73.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.4-4(71.55mm,77.8mm) on Bottom Layer And Track (71.35mm,73.2mm)(71.35mm,76.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P1.4-4(71.55mm,77.8mm) on Bottom Layer And Track (71.35mm,79.05mm)(71.35mm,79.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.4-4(78.65mm,77.8mm) on Bottom Layer And Track (78.85mm,73.2mm)(78.85mm,76.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.4-4(78.65mm,77.8mm) on Bottom Layer And Track (78.85mm,79.1mm)(78.85mm,79.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.5-1(5.75mm,35.7mm) on Top Layer And Track (6.35mm,36.35mm)(6.35mm,37.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.5-2(5.75mm,34.2mm) on Top Layer And Track (6.35mm,31.95mm)(6.35mm,33.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.5-3(2.05mm,32.15mm) on Top Layer And Track (0.05mm,31.95mm)(0.75mm,31.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.5-3(2.05mm,32.15mm) on Top Layer And Track (3.35mm,31.95mm)(6.35mm,31.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.5-3(2.05mm,37.75mm) on Top Layer And Track (0.05mm,37.95mm)(0.75mm,37.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad P1.5-3(2.05mm,37.75mm) on Top Layer And Track (3.25mm,37.95mm)(6.35mm,37.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.6-1(45.9mm,74.3mm) on Bottom Layer And Track (43.65mm,73.25mm)(45.25mm,73.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P1.6-4(50.4mm,74.3mm) on Bottom Layer And Track (51.05mm,73.25mm)(52.65mm,73.25mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P1.6-5(43.85mm,78mm) on Bottom Layer And Track (43.65mm,73.25mm)(43.65mm,76.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P1.6-5(43.85mm,78mm) on Bottom Layer And Track (43.65mm,79.25mm)(43.65mm,79.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P1.6-5(52.45mm,78mm) on Bottom Layer And Track (52.65mm,73.25mm)(52.65mm,76.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P1.6-5(52.45mm,78mm) on Bottom Layer And Track (52.65mm,79.25mm)(52.65mm,79.75mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P10.7-1(42.72mm,5.99mm) on Bottom Layer And Track (43.37mm,6.59mm)(44.97mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P10.7-2(41.22mm,5.99mm) on Bottom Layer And Track (38.97mm,6.59mm)(40.57mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P10.7-3(39.17mm,2.29mm) on Bottom Layer And Track (38.97mm,0.29mm)(38.97mm,0.99mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P10.7-3(39.17mm,2.29mm) on Bottom Layer And Track (38.97mm,3.59mm)(38.97mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P10.7-3(44.77mm,2.29mm) on Bottom Layer And Track (44.97mm,0.29mm)(44.97mm,0.99mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad P10.7-3(44.77mm,2.29mm) on Bottom Layer And Track (44.97mm,3.49mm)(44.97mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.2-1(94.3mm,37.5mm) on Top Layer And Track (93.4mm,35.25mm)(93.4mm,36.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.2-3(94.3mm,40.5mm) on Top Layer And Track (93.4mm,41.15mm)(93.4mm,42.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.2-4(98mm,35.45mm) on Top Layer And Track (93.4mm,35.25mm)(96.7mm,35.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P2.2-4(98mm,35.45mm) on Top Layer And Track (99.25mm,35.25mm)(99.9mm,35.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.2-4(98mm,42.55mm) on Top Layer And Track (93.4mm,42.75mm)(96.7mm,42.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.2-4(98mm,42.55mm) on Top Layer And Track (99.3mm,42.75mm)(99.9mm,42.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.3-1(50.4mm,74.3mm) on Top Layer And Track (51.05mm,73.25mm)(52.65mm,73.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.3-4(45.9mm,74.3mm) on Top Layer And Track (43.65mm,73.25mm)(45.25mm,73.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P2.3-5(43.85mm,78mm) on Top Layer And Track (43.65mm,73.25mm)(43.65mm,76.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P2.3-5(43.85mm,78mm) on Top Layer And Track (43.65mm,79.25mm)(43.65mm,79.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P2.3-5(52.45mm,78mm) on Top Layer And Track (52.65mm,73.25mm)(52.65mm,76.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P2.3-5(52.45mm,78mm) on Top Layer And Track (52.65mm,79.25mm)(52.65mm,79.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.4-1(5.75mm,46.8mm) on Top Layer And Track (6.65mm,47.45mm)(6.65mm,49.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.4-3(5.75mm,43.8mm) on Top Layer And Track (6.65mm,41.55mm)(6.65mm,43.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.4-4(2.05mm,41.75mm) on Top Layer And Track (0.15mm,41.55mm)(0.75mm,41.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.4-4(2.05mm,41.75mm) on Top Layer And Track (3.35mm,41.55mm)(6.65mm,41.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P2.4-4(2.05mm,48.85mm) on Top Layer And Track (0.15mm,49.05mm)(0.8mm,49.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.4-4(2.05mm,48.85mm) on Top Layer And Track (3.35mm,49.05mm)(6.65mm,49.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.5-1(39.8mm,74.3mm) on Top Layer And Track (40.45mm,73.4mm)(42.05mm,73.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.5-3(36.8mm,74.3mm) on Top Layer And Track (34.55mm,73.4mm)(36.15mm,73.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.5-4(34.75mm,78mm) on Top Layer And Track (34.55mm,73.4mm)(34.55mm,76.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.5-4(34.75mm,78mm) on Top Layer And Track (34.55mm,79.3mm)(34.55mm,79.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.5-4(41.85mm,78mm) on Top Layer And Track (42.05mm,73.4mm)(42.05mm,76.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P2.5-4(41.85mm,78mm) on Top Layer And Track (42.05mm,79.25mm)(42.05mm,79.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.6-1(33.8mm,5.95mm) on Bottom Layer And Track (34.45mm,7mm)(36.05mm,7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.6-4(29.3mm,5.95mm) on Bottom Layer And Track (27.05mm,7mm)(28.65mm,7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P2.6-5(27.25mm,2.25mm) on Bottom Layer And Track (27.05mm,0.5mm)(27.05mm,1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P2.6-5(27.25mm,2.25mm) on Bottom Layer And Track (27.05mm,3.5mm)(27.05mm,7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P2.6-5(35.85mm,2.25mm) on Bottom Layer And Track (36.05mm,0.5mm)(36.05mm,1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P2.6-5(35.85mm,2.25mm) on Bottom Layer And Track (36.05mm,3.5mm)(36.05mm,7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.7-1(69.26mm,5.99mm) on Top Layer And Track (67.01mm,6.89mm)(68.61mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.7-3(72.26mm,5.99mm) on Top Layer And Track (72.91mm,6.89mm)(74.51mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P2.7-4(67.21mm,2.29mm) on Top Layer And Track (67.01mm,0.39mm)(67.01mm,1.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.7-4(67.21mm,2.29mm) on Top Layer And Track (67.01mm,3.59mm)(67.01mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.7-4(74.31mm,2.29mm) on Top Layer And Track (74.51mm,0.39mm)(74.51mm,0.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P2.7-4(74.31mm,2.29mm) on Top Layer And Track (74.51mm,3.59mm)(74.51mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.3-1(94.3mm,59.25mm) on Bottom Layer And Track (93.7mm,59.9mm)(93.7mm,61.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.3-2(94.3mm,57.75mm) on Bottom Layer And Track (93.7mm,55.5mm)(93.7mm,57.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.3-3(98mm,55.7mm) on Bottom Layer And Track (93.7mm,55.5mm)(96.7mm,55.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.3-3(98mm,55.7mm) on Bottom Layer And Track (99.3mm,55.5mm)(100mm,55.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad P3.3-3(98mm,61.3mm) on Bottom Layer And Track (93.7mm,61.5mm)(96.8mm,61.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.3-3(98mm,61.3mm) on Bottom Layer And Track (99.3mm,61.5mm)(100mm,61.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.5-1(19.01mm,5.95mm) on Top Layer And Track (16.76mm,6.85mm)(18.36mm,6.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.5-3(22.01mm,5.95mm) on Top Layer And Track (22.66mm,6.85mm)(24.26mm,6.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P3.5-4(16.96mm,2.25mm) on Top Layer And Track (16.76mm,0.35mm)(16.76mm,1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.5-4(16.96mm,2.25mm) on Top Layer And Track (16.76mm,3.55mm)(16.76mm,6.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.5-4(24.06mm,2.25mm) on Top Layer And Track (24.26mm,0.35mm)(24.26mm,0.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.5-4(24.06mm,2.25mm) on Top Layer And Track (24.26mm,3.55mm)(24.26mm,6.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.7-1(22.8mm,5.95mm) on Bottom Layer And Track (23.45mm,7mm)(25.05mm,7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P3.7-4(18.3mm,5.95mm) on Bottom Layer And Track (16.05mm,7mm)(17.65mm,7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P3.7-5(16.25mm,2.25mm) on Bottom Layer And Track (16.05mm,0.5mm)(16.05mm,1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P3.7-5(16.25mm,2.25mm) on Bottom Layer And Track (16.05mm,3.5mm)(16.05mm,7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P3.7-5(24.85mm,2.25mm) on Bottom Layer And Track (25.05mm,0.5mm)(25.05mm,1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P3.7-5(24.85mm,2.25mm) on Bottom Layer And Track (25.05mm,3.5mm)(25.05mm,7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.3-1(94.3mm,57.7mm) on Top Layer And Track (93.7mm,55.45mm)(93.7mm,57.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.3-2(94.3mm,59.2mm) on Top Layer And Track (93.7mm,59.85mm)(93.7mm,61.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad P4.3-3(98mm,55.65mm) on Top Layer And Track (93.7mm,55.45mm)(96.8mm,55.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.3-3(98mm,55.65mm) on Top Layer And Track (99.3mm,55.45mm)(100mm,55.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.3-3(98mm,61.25mm) on Top Layer And Track (93.7mm,61.45mm)(96.7mm,61.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.3-3(98mm,61.25mm) on Top Layer And Track (99.3mm,61.45mm)(100mm,61.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.5-1(81.95mm,6mm) on Bottom Layer And Track (82.6mm,6.9mm)(84.2mm,6.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.5-3(78.95mm,6mm) on Bottom Layer And Track (76.7mm,6.9mm)(78.3mm,6.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.5-4(76.9mm,2.3mm) on Bottom Layer And Track (76.7mm,0.4mm)(76.7mm,1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.5-4(76.9mm,2.3mm) on Bottom Layer And Track (76.7mm,3.6mm)(76.7mm,6.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P4.5-4(84mm,2.3mm) on Bottom Layer And Track (84.2mm,0.4mm)(84.2mm,1.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.5-4(84mm,2.3mm) on Bottom Layer And Track (84.2mm,3.6mm)(84.2mm,6.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.6-1(37.65mm,74.3mm) on Bottom Layer And Track (35.4mm,73.7mm)(37mm,73.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.6-2(39.15mm,74.3mm) on Bottom Layer And Track (39.8mm,73.7mm)(41.4mm,73.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad P4.6-3(35.6mm,78mm) on Bottom Layer And Track (35.4mm,73.7mm)(35.4mm,76.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.6-3(35.6mm,78mm) on Bottom Layer And Track (35.4mm,79.3mm)(35.4mm,80mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.6-3(41.2mm,78mm) on Bottom Layer And Track (41.4mm,73.7mm)(41.4mm,76.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.6-3(41.2mm,78mm) on Bottom Layer And Track (41.4mm,79.3mm)(41.4mm,80mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.7-1(71.52mm,5.99mm) on Bottom Layer And Track (72.17mm,6.59mm)(73.77mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.7-2(70.02mm,5.99mm) on Bottom Layer And Track (67.77mm,6.59mm)(69.37mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.7-3(67.97mm,2.29mm) on Bottom Layer And Track (67.77mm,0.29mm)(67.77mm,0.99mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.7-3(67.97mm,2.29mm) on Bottom Layer And Track (67.77mm,3.59mm)(67.77mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P4.7-3(73.57mm,2.29mm) on Bottom Layer And Track (73.77mm,0.29mm)(73.77mm,0.99mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad P4.7-3(73.57mm,2.29mm) on Bottom Layer And Track (73.77mm,3.49mm)(73.77mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P5.3-1(5.75mm,56.4mm) on Top Layer And Track (6.35mm,57.05mm)(6.35mm,58.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P5.3-2(5.75mm,54.9mm) on Top Layer And Track (6.35mm,52.65mm)(6.35mm,54.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P5.3-3(2.05mm,52.85mm) on Top Layer And Track (0.05mm,52.65mm)(0.75mm,52.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P5.3-3(2.05mm,52.85mm) on Top Layer And Track (3.35mm,52.65mm)(6.35mm,52.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P5.3-3(2.05mm,58.45mm) on Top Layer And Track (0.05mm,58.65mm)(0.75mm,58.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad P5.3-3(2.05mm,58.45mm) on Top Layer And Track (3.25mm,58.65mm)(6.35mm,58.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P5.5-1(29.36mm,5.99mm) on Top Layer And Track (27.11mm,7.04mm)(28.71mm,7.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P5.5-4(33.86mm,5.99mm) on Top Layer And Track (34.51mm,7.04mm)(36.11mm,7.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P5.5-5(27.31mm,2.29mm) on Top Layer And Track (27.11mm,0.54mm)(27.11mm,1.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P5.5-5(27.31mm,2.29mm) on Top Layer And Track (27.11mm,3.54mm)(27.11mm,7.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P5.5-5(35.91mm,2.29mm) on Top Layer And Track (36.11mm,0.54mm)(36.11mm,1.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P5.5-5(35.91mm,2.29mm) on Top Layer And Track (36.11mm,3.54mm)(36.11mm,7.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P5.7-1(59.66mm,5.99mm) on Top Layer And Track (57.41mm,6.89mm)(59.01mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P5.7-3(62.66mm,5.99mm) on Top Layer And Track (63.31mm,6.89mm)(64.91mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P5.7-4(57.61mm,2.29mm) on Top Layer And Track (57.41mm,0.39mm)(57.41mm,1.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P5.7-4(57.61mm,2.29mm) on Top Layer And Track (57.41mm,3.59mm)(57.41mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P5.7-4(64.71mm,2.29mm) on Top Layer And Track (64.91mm,0.39mm)(64.91mm,0.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P5.7-4(64.71mm,2.29mm) on Top Layer And Track (64.91mm,3.59mm)(64.91mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.1-1(5.7mm,26.25mm) on Top Layer And Track (6.3mm,26.9mm)(6.3mm,28.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.1-2(5.7mm,24.75mm) on Top Layer And Track (6.3mm,22.5mm)(6.3mm,24.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.1-3(2mm,22.7mm) on Top Layer And Track (0mm,22.5mm)(0.7mm,22.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.1-3(2mm,22.7mm) on Top Layer And Track (3.3mm,22.5mm)(6.3mm,22.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.1-3(2mm,28.3mm) on Top Layer And Track (0mm,28.5mm)(0.7mm,28.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad P6.1-3(2mm,28.3mm) on Top Layer And Track (3.2mm,28.5mm)(6.3mm,28.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.3-1(94.3mm,46.85mm) on Top Layer And Track (93.25mm,44.6mm)(93.25mm,46.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.3-4(94.3mm,51.35mm) on Top Layer And Track (93.25mm,52mm)(93.25mm,53.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P6.3-5(98mm,44.8mm) on Top Layer And Track (93.25mm,44.6mm)(96.75mm,44.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P6.3-5(98mm,44.8mm) on Top Layer And Track (99.25mm,44.6mm)(99.75mm,44.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P6.3-5(98mm,53.4mm) on Top Layer And Track (93.25mm,53.6mm)(96.75mm,53.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P6.3-5(98mm,53.4mm) on Top Layer And Track (99.25mm,53.6mm)(99.75mm,53.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.5-1(78.95mm,6mm) on Top Layer And Track (76.7mm,6.9mm)(78.3mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.5-3(81.95mm,6mm) on Top Layer And Track (82.6mm,6.9mm)(84.2mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P6.5-4(76.9mm,2.3mm) on Top Layer And Track (76.7mm,0.4mm)(76.7mm,1.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.5-4(76.9mm,2.3mm) on Top Layer And Track (76.7mm,3.6mm)(76.7mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.5-4(84mm,2.3mm) on Top Layer And Track (84.2mm,0.4mm)(84.2mm,1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.5-4(84mm,2.3mm) on Top Layer And Track (84.2mm,3.6mm)(84.2mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.7-1(50.06mm,5.99mm) on Top Layer And Track (47.81mm,6.89mm)(49.41mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.7-3(53.06mm,5.99mm) on Top Layer And Track (53.71mm,6.89mm)(55.31mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P6.7-4(48.01mm,2.29mm) on Top Layer And Track (47.81mm,0.39mm)(47.81mm,1.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.7-4(48.01mm,2.29mm) on Top Layer And Track (47.81mm,3.59mm)(47.81mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.7-4(55.11mm,2.29mm) on Top Layer And Track (55.31mm,0.39mm)(55.31mm,0.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P6.7-4(55.11mm,2.29mm) on Top Layer And Track (55.31mm,3.59mm)(55.31mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P7.7-1(40.46mm,5.99mm) on Top Layer And Track (38.21mm,6.89mm)(39.81mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P7.7-3(43.46mm,5.99mm) on Top Layer And Track (44.11mm,6.89mm)(45.71mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad P7.7-4(38.41mm,2.29mm) on Top Layer And Track (38.21mm,0.39mm)(38.21mm,1.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P7.7-4(38.41mm,2.29mm) on Top Layer And Track (38.21mm,3.59mm)(38.21mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P7.7-4(45.51mm,2.29mm) on Top Layer And Track (45.71mm,0.39mm)(45.71mm,0.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P7.7-4(45.51mm,2.29mm) on Top Layer And Track (45.71mm,3.59mm)(45.71mm,6.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P8.7-1(61.92mm,5.99mm) on Bottom Layer And Track (62.57mm,6.59mm)(64.17mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P8.7-2(60.42mm,5.99mm) on Bottom Layer And Track (58.17mm,6.59mm)(59.77mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P8.7-3(58.37mm,2.29mm) on Bottom Layer And Track (58.17mm,0.29mm)(58.17mm,0.99mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P8.7-3(58.37mm,2.29mm) on Bottom Layer And Track (58.17mm,3.59mm)(58.17mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P8.7-3(63.97mm,2.29mm) on Bottom Layer And Track (64.17mm,0.29mm)(64.17mm,0.99mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad P8.7-3(63.97mm,2.29mm) on Bottom Layer And Track (64.17mm,3.49mm)(64.17mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P9.7-1(52.32mm,5.99mm) on Bottom Layer And Track (52.97mm,6.59mm)(54.57mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P9.7-2(50.82mm,5.99mm) on Bottom Layer And Track (48.57mm,6.59mm)(50.17mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P9.7-3(48.77mm,2.29mm) on Bottom Layer And Track (48.57mm,0.29mm)(48.57mm,0.99mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P9.7-3(48.77mm,2.29mm) on Bottom Layer And Track (48.57mm,3.59mm)(48.57mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad P9.7-3(54.37mm,2.29mm) on Bottom Layer And Track (54.57mm,0.29mm)(54.57mm,0.99mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad P9.7-3(54.37mm,2.29mm) on Bottom Layer And Track (54.57mm,3.49mm)(54.57mm,6.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q1.1-1(21.55mm,26.65mm) on Top Layer And Track (19.3mm,26.25mm)(21.9mm,26.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Q1.1-1(21.55mm,26.65mm) on Top Layer And Track (21.9mm,25.05mm)(21.9mm,26.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Q1.1-2(19.65mm,26.65mm) on Top Layer And Track (19.3mm,25.05mm)(19.3mm,26.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q1.1-2(19.65mm,26.65mm) on Top Layer And Track (19.3mm,26.25mm)(21.9mm,26.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad Q1.1-3(20.6mm,24.65mm) on Top Layer And Track (19.275mm,23.95mm)(22.325mm,23.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q1.1-3(20.6mm,24.65mm) on Top Layer And Track (19.3mm,25.05mm)(21.9mm,25.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Q1.2-1(42.18mm,42.84mm) on Top Layer And Track (41.83mm,43.24mm)(41.83mm,44.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q1.2-1(42.18mm,42.84mm) on Top Layer And Track (41.83mm,43.24mm)(44.43mm,43.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q1.2-2(44.08mm,42.84mm) on Top Layer And Track (41.83mm,43.24mm)(44.43mm,43.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Q1.2-2(44.08mm,42.84mm) on Top Layer And Track (44.43mm,43.24mm)(44.43mm,44.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q1.2-3(43.13mm,44.84mm) on Top Layer And Track (41.83mm,44.44mm)(44.43mm,44.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Q1.4-1(79.65mm,66mm) on Bottom Layer And Track (79.3mm,64.4mm)(79.3mm,65.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q1.4-1(79.65mm,66mm) on Bottom Layer And Track (79.3mm,65.6mm)(81.9mm,65.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q1.4-2(81.55mm,66mm) on Bottom Layer And Track (79.3mm,65.6mm)(81.9mm,65.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Q1.4-2(81.55mm,66mm) on Bottom Layer And Track (81.9mm,64.4mm)(81.9mm,65.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q1.4-3(80.6mm,64mm) on Bottom Layer And Track (79.3mm,64.4mm)(81.9mm,64.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Q1.6-1(54.95mm,24.2mm) on Top Layer And Track (54.6mm,24.6mm)(54.6mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q1.6-1(54.95mm,24.2mm) on Top Layer And Track (54.6mm,24.6mm)(57.2mm,24.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q1.6-2(56.85mm,24.2mm) on Top Layer And Track (54.6mm,24.6mm)(57.2mm,24.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Q1.6-2(56.85mm,24.2mm) on Top Layer And Track (57.2mm,24.6mm)(57.2mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q1.6-3(55.9mm,26.2mm) on Top Layer And Track (54.6mm,25.8mm)(57.2mm,25.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Q2.4-1(73.2mm,61.6mm) on Bottom Layer And Track (71.6mm,61.95mm)(72.8mm,61.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q2.4-1(73.2mm,61.6mm) on Bottom Layer And Track (72.8mm,59.35mm)(72.8mm,61.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Pad Q2.4-2(73.2mm,59.7mm) on Bottom Layer And Track (71.6mm,59.35mm)(72.8mm,59.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q2.4-2(73.2mm,59.7mm) on Bottom Layer And Track (72.8mm,59.35mm)(72.8mm,61.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Q2.4-3(71.2mm,60.65mm) on Bottom Layer And Track (71.6mm,59.35mm)(71.6mm,61.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R1.1-1(3.1mm,63.55mm) on Top Layer And Track (2.1mm,62.75mm)(2.1mm,66.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1.1-1(3.1mm,63.55mm) on Top Layer And Track (2.1mm,62.75mm)(4.1mm,62.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R1.1-1(3.1mm,63.55mm) on Top Layer And Track (4.1mm,62.75mm)(4.1mm,66.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R1.1-2(3.1mm,65.45mm) on Top Layer And Track (2.1mm,62.75mm)(2.1mm,66.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1.1-2(3.1mm,65.45mm) on Top Layer And Track (2.1mm,66.25mm)(4.1mm,66.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R1.1-2(3.1mm,65.45mm) on Top Layer And Track (4.1mm,62.75mm)(4.1mm,66.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.2-1(43.76mm,30.054mm) on Top Layer And Track (41.585mm,29.379mm)(44.335mm,29.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.2-1(43.76mm,30.054mm) on Top Layer And Track (41.585mm,30.729mm)(44.335mm,30.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.2-1(43.76mm,30.054mm) on Top Layer And Track (44.335mm,29.379mm)(44.335mm,30.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.2-2(42.16mm,30.054mm) on Top Layer And Track (41.585mm,29.379mm)(41.585mm,30.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.2-2(42.16mm,30.054mm) on Top Layer And Track (41.585mm,29.379mm)(44.335mm,29.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.2-2(42.16mm,30.054mm) on Top Layer And Track (41.585mm,30.729mm)(44.335mm,30.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-1(46.2mm,20.5mm) on Top Layer And Track (45.525mm,19.925mm)(45.525mm,22.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-1(46.2mm,20.5mm) on Top Layer And Track (45.525mm,19.925mm)(46.875mm,19.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-1(46.2mm,20.5mm) on Top Layer And Track (46.875mm,19.925mm)(46.875mm,22.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-2(46.2mm,22.1mm) on Top Layer And Track (45.525mm,19.925mm)(45.525mm,22.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-2(46.2mm,22.1mm) on Top Layer And Track (45.525mm,22.675mm)(46.875mm,22.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.3-2(46.2mm,22.1mm) on Top Layer And Track (46.875mm,19.925mm)(46.875mm,22.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.4-1(77.3mm,59.8mm) on Bottom Layer And Track (76.625mm,59.225mm)(76.625mm,61.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.4-1(77.3mm,59.8mm) on Bottom Layer And Track (76.625mm,59.225mm)(77.975mm,59.225mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.4-1(77.3mm,59.8mm) on Bottom Layer And Track (77.975mm,59.225mm)(77.975mm,61.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.4-2(77.3mm,61.4mm) on Bottom Layer And Track (76.625mm,59.225mm)(76.625mm,61.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.4-2(77.3mm,61.4mm) on Bottom Layer And Track (76.625mm,61.975mm)(77.975mm,61.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.4-2(77.3mm,61.4mm) on Bottom Layer And Track (77.975mm,59.225mm)(77.975mm,61.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.5-1(66.05mm,32.8mm) on Top Layer And Track (63.875mm,32.125mm)(66.625mm,32.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.5-1(66.05mm,32.8mm) on Top Layer And Track (63.875mm,33.475mm)(66.625mm,33.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.5-1(66.05mm,32.8mm) on Top Layer And Track (66.625mm,32.125mm)(66.625mm,33.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.5-2(64.45mm,32.8mm) on Top Layer And Track (63.875mm,32.125mm)(63.875mm,33.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.5-2(64.45mm,32.8mm) on Top Layer And Track (63.875mm,32.125mm)(66.625mm,32.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.5-2(64.45mm,32.8mm) on Top Layer And Track (63.875mm,33.475mm)(66.625mm,33.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.6-1(88mm,13.9mm) on Top Layer And Track (87.425mm,13.225mm)(87.425mm,14.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.6-1(88mm,13.9mm) on Top Layer And Track (87.425mm,13.225mm)(90.175mm,13.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.6-1(88mm,13.9mm) on Top Layer And Track (87.425mm,14.575mm)(90.175mm,14.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.6-2(89.6mm,13.9mm) on Top Layer And Track (87.425mm,13.225mm)(90.175mm,13.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.6-2(89.6mm,13.9mm) on Top Layer And Track (87.425mm,14.575mm)(90.175mm,14.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1.6-2(89.6mm,13.9mm) on Top Layer And Track (90.175mm,13.225mm)(90.175mm,14.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-1(12.3mm,54.5mm) on Top Layer And Track (11.725mm,53.825mm)(11.725mm,55.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-1(12.3mm,54.5mm) on Top Layer And Track (11.725mm,53.825mm)(14.475mm,53.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-1(12.3mm,54.5mm) on Top Layer And Track (11.725mm,55.175mm)(14.475mm,55.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-2(13.9mm,54.5mm) on Top Layer And Track (11.725mm,53.825mm)(14.475mm,53.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-2(13.9mm,54.5mm) on Top Layer And Track (11.725mm,55.175mm)(14.475mm,55.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.3-2(13.9mm,54.5mm) on Top Layer And Track (14.475mm,53.825mm)(14.475mm,55.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.4-1(81.4mm,68.1mm) on Bottom Layer And Track (79.225mm,67.425mm)(81.975mm,67.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.4-1(81.4mm,68.1mm) on Bottom Layer And Track (79.225mm,68.775mm)(81.975mm,68.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.4-1(81.4mm,68.1mm) on Bottom Layer And Track (81.975mm,67.425mm)(81.975mm,68.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.4-2(79.8mm,68.1mm) on Bottom Layer And Track (79.225mm,67.425mm)(79.225mm,68.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.4-2(79.8mm,68.1mm) on Bottom Layer And Track (79.225mm,67.425mm)(81.975mm,67.425mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R10.4-2(79.8mm,68.1mm) on Bottom Layer And Track (79.225mm,68.775mm)(81.975mm,68.775mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11.4-1(81.5mm,70.3mm) on Bottom Layer And Track (79.325mm,69.625mm)(82.075mm,69.625mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11.4-1(81.5mm,70.3mm) on Bottom Layer And Track (79.325mm,70.975mm)(82.075mm,70.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11.4-1(81.5mm,70.3mm) on Bottom Layer And Track (82.075mm,69.625mm)(82.075mm,70.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11.4-2(79.9mm,70.3mm) on Bottom Layer And Track (79.325mm,69.625mm)(79.325mm,70.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11.4-2(79.9mm,70.3mm) on Bottom Layer And Track (79.325mm,69.625mm)(82.075mm,69.625mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R11.4-2(79.9mm,70.3mm) on Bottom Layer And Track (79.325mm,70.975mm)(82.075mm,70.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-1(21.6mm,28.9mm) on Top Layer And Track (19.425mm,28.225mm)(22.175mm,28.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-1(21.6mm,28.9mm) on Top Layer And Track (19.425mm,29.575mm)(22.175mm,29.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-1(21.6mm,28.9mm) on Top Layer And Track (22.175mm,28.225mm)(22.175mm,29.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-2(20mm,28.9mm) on Top Layer And Track (19.425mm,28.225mm)(19.425mm,29.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-2(20mm,28.9mm) on Top Layer And Track (19.425mm,28.225mm)(22.175mm,28.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.1-2(20mm,28.9mm) on Top Layer And Track (19.425mm,29.575mm)(22.175mm,29.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.2-1(52.2mm,43.6mm) on Top Layer And Track (51.525mm,43.025mm)(51.525mm,45.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.2-1(52.2mm,43.6mm) on Top Layer And Track (51.525mm,43.025mm)(52.875mm,43.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.2-1(52.2mm,43.6mm) on Top Layer And Track (52.875mm,43.025mm)(52.875mm,45.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.2-2(52.2mm,45.2mm) on Top Layer And Track (51.525mm,43.025mm)(51.525mm,45.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.2-2(52.2mm,45.2mm) on Top Layer And Track (51.525mm,45.775mm)(52.875mm,45.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.2-2(52.2mm,45.2mm) on Top Layer And Track (52.875mm,43.025mm)(52.875mm,45.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-1(34.8mm,22.3mm) on Top Layer And Track (34.125mm,20.125mm)(34.125mm,22.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-1(34.8mm,22.3mm) on Top Layer And Track (34.125mm,22.875mm)(35.475mm,22.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-1(34.8mm,22.3mm) on Top Layer And Track (35.475mm,20.125mm)(35.475mm,22.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-2(34.8mm,20.7mm) on Top Layer And Track (34.125mm,20.125mm)(34.125mm,22.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-2(34.8mm,20.7mm) on Top Layer And Track (34.125mm,20.125mm)(35.475mm,20.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.3-2(34.8mm,20.7mm) on Top Layer And Track (35.475mm,20.125mm)(35.475mm,22.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.4-1(75.25mm,59.8mm) on Bottom Layer And Track (74.575mm,59.225mm)(74.575mm,61.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.4-1(75.25mm,59.8mm) on Bottom Layer And Track (74.575mm,59.225mm)(75.925mm,59.225mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.4-1(75.25mm,59.8mm) on Bottom Layer And Track (75.925mm,59.225mm)(75.925mm,61.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.4-2(75.25mm,61.4mm) on Bottom Layer And Track (74.575mm,59.225mm)(74.575mm,61.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.4-2(75.25mm,61.4mm) on Bottom Layer And Track (74.575mm,61.975mm)(75.925mm,61.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.4-2(75.25mm,61.4mm) on Bottom Layer And Track (75.925mm,59.225mm)(75.925mm,61.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.6-1(50.8mm,25.15mm) on Top Layer And Track (50.225mm,24.475mm)(50.225mm,25.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.6-1(50.8mm,25.15mm) on Top Layer And Track (50.225mm,24.475mm)(52.975mm,24.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.6-1(50.8mm,25.15mm) on Top Layer And Track (50.225mm,25.825mm)(52.975mm,25.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.6-2(52.4mm,25.15mm) on Top Layer And Track (50.225mm,24.475mm)(52.975mm,24.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.6-2(52.4mm,25.15mm) on Top Layer And Track (50.225mm,25.825mm)(52.975mm,25.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2.6-2(52.4mm,25.15mm) on Top Layer And Track (52.975mm,24.475mm)(52.975mm,25.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.2-1(43.76mm,40.654mm) on Top Layer And Track (41.585mm,39.979mm)(44.335mm,39.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.2-1(43.76mm,40.654mm) on Top Layer And Track (41.585mm,41.329mm)(44.335mm,41.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.2-1(43.76mm,40.654mm) on Top Layer And Track (44.335mm,39.979mm)(44.335mm,41.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.2-2(42.16mm,40.654mm) on Top Layer And Track (41.585mm,39.979mm)(41.585mm,41.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.2-2(42.16mm,40.654mm) on Top Layer And Track (41.585mm,39.979mm)(44.335mm,39.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.2-2(42.16mm,40.654mm) on Top Layer And Track (41.585mm,41.329mm)(44.335mm,41.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3.3-1(46.2mm,18.1mm) on Top Layer And Text "BME680" (35.21mm,17.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-1(46.2mm,18.1mm) on Top Layer And Track (45.525mm,15.925mm)(45.525mm,18.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-1(46.2mm,18.1mm) on Top Layer And Track (45.525mm,18.675mm)(46.875mm,18.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-1(46.2mm,18.1mm) on Top Layer And Track (46.875mm,15.925mm)(46.875mm,18.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3.3-2(46.2mm,16.5mm) on Top Layer And Text "pimoroni.com" (35.41mm,15.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-2(46.2mm,16.5mm) on Top Layer And Track (45.525mm,15.925mm)(45.525mm,18.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-2(46.2mm,16.5mm) on Top Layer And Track (45.525mm,15.925mm)(46.875mm,15.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.3-2(46.2mm,16.5mm) on Top Layer And Track (46.875mm,15.925mm)(46.875mm,18.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.4-1(79.25mm,59.8mm) on Bottom Layer And Track (78.575mm,59.225mm)(78.575mm,61.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.4-1(79.25mm,59.8mm) on Bottom Layer And Track (78.575mm,59.225mm)(79.925mm,59.225mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.4-1(79.25mm,59.8mm) on Bottom Layer And Track (79.925mm,59.225mm)(79.925mm,61.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.4-2(79.25mm,61.4mm) on Bottom Layer And Track (78.575mm,59.225mm)(78.575mm,61.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.4-2(79.25mm,61.4mm) on Bottom Layer And Track (78.575mm,61.975mm)(79.925mm,61.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.4-2(79.25mm,61.4mm) on Bottom Layer And Track (79.925mm,59.225mm)(79.925mm,61.975mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.6-1(88.1mm,21.4mm) on Top Layer And Track (87.525mm,20.725mm)(87.525mm,22.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.6-1(88.1mm,21.4mm) on Top Layer And Track (87.525mm,20.725mm)(90.275mm,20.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.6-1(88.1mm,21.4mm) on Top Layer And Track (87.525mm,22.075mm)(90.275mm,22.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.6-2(89.7mm,21.4mm) on Top Layer And Track (87.525mm,20.725mm)(90.275mm,20.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.6-2(89.7mm,21.4mm) on Top Layer And Track (87.525mm,22.075mm)(90.275mm,22.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R3.6-2(89.7mm,21.4mm) on Top Layer And Track (90.275mm,20.725mm)(90.275mm,22.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.2-1(59.3mm,25.9mm) on Top Layer And Track (58.625mm,23.725mm)(58.625mm,26.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.2-1(59.3mm,25.9mm) on Top Layer And Track (58.625mm,26.475mm)(59.975mm,26.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.2-1(59.3mm,25.9mm) on Top Layer And Track (59.975mm,23.725mm)(59.975mm,26.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.2-2(59.3mm,24.3mm) on Top Layer And Track (58.625mm,23.725mm)(58.625mm,26.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.2-2(59.3mm,24.3mm) on Top Layer And Track (58.625mm,23.725mm)(59.975mm,23.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.2-2(59.3mm,24.3mm) on Top Layer And Track (59.975mm,23.725mm)(59.975mm,26.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-1(34.8mm,16.8mm) on Top Layer And Track (34.125mm,16.225mm)(34.125mm,18.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-1(34.8mm,16.8mm) on Top Layer And Track (34.125mm,16.225mm)(35.475mm,16.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-1(34.8mm,16.8mm) on Top Layer And Track (35.475mm,16.225mm)(35.475mm,18.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mm < 0.254mm) Between Pad R4.3-2(34.8mm,18.4mm) on Top Layer And Text "BME680" (35.21mm,17.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-2(34.8mm,18.4mm) on Top Layer And Track (34.125mm,16.225mm)(34.125mm,18.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-2(34.8mm,18.4mm) on Top Layer And Track (34.125mm,18.975mm)(35.475mm,18.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.3-2(34.8mm,18.4mm) on Top Layer And Track (35.475mm,16.225mm)(35.475mm,18.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.4-1(89.8mm,57.8mm) on Top Layer And Track (87.625mm,57.125mm)(90.375mm,57.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.4-1(89.8mm,57.8mm) on Top Layer And Track (87.625mm,58.475mm)(90.375mm,58.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.4-1(89.8mm,57.8mm) on Top Layer And Track (90.375mm,57.125mm)(90.375mm,58.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.4-2(88.2mm,57.8mm) on Top Layer And Track (87.625mm,57.125mm)(87.625mm,58.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.4-2(88.2mm,57.8mm) on Top Layer And Track (87.625mm,57.125mm)(90.375mm,57.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R4.4-2(88.2mm,57.8mm) on Top Layer And Track (87.625mm,58.475mm)(90.375mm,58.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.2-1(43.76mm,34.054mm) on Top Layer And Track (41.585mm,33.379mm)(44.335mm,33.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.2-1(43.76mm,34.054mm) on Top Layer And Track (41.585mm,34.729mm)(44.335mm,34.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.2-1(43.76mm,34.054mm) on Top Layer And Track (44.335mm,33.379mm)(44.335mm,34.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.2-2(42.16mm,34.054mm) on Top Layer And Track (41.585mm,33.379mm)(41.585mm,34.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.2-2(42.16mm,34.054mm) on Top Layer And Track (41.585mm,33.379mm)(44.335mm,33.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.2-2(42.16mm,34.054mm) on Top Layer And Track (41.585mm,34.729mm)(44.335mm,34.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R5.3-1(43.5mm,14.45mm) on Top Layer And Track (42.5mm,11.75mm)(42.5mm,15.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5.3-1(43.5mm,14.45mm) on Top Layer And Track (42.5mm,15.25mm)(44.5mm,15.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R5.3-1(43.5mm,14.45mm) on Top Layer And Track (44.5mm,11.75mm)(44.5mm,15.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R5.3-2(43.5mm,12.55mm) on Top Layer And Track (42.5mm,11.75mm)(42.5mm,15.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R5.3-2(43.5mm,12.55mm) on Top Layer And Track (42.5mm,11.75mm)(44.5mm,11.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R5.3-2(43.5mm,12.55mm) on Top Layer And Track (44.5mm,11.75mm)(44.5mm,15.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.4-1(81.5mm,72.4mm) on Bottom Layer And Track (79.325mm,71.725mm)(82.075mm,71.725mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.4-1(81.5mm,72.4mm) on Bottom Layer And Track (79.325mm,73.075mm)(82.075mm,73.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.4-1(81.5mm,72.4mm) on Bottom Layer And Track (82.075mm,71.725mm)(82.075mm,73.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.4-2(79.9mm,72.4mm) on Bottom Layer And Track (79.325mm,71.725mm)(79.325mm,73.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.4-2(79.9mm,72.4mm) on Bottom Layer And Track (79.325mm,71.725mm)(82.075mm,71.725mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R5.4-2(79.9mm,72.4mm) on Bottom Layer And Track (79.325mm,73.075mm)(82.075mm,73.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.2-1(43.76mm,32.054mm) on Top Layer And Track (41.585mm,31.379mm)(44.335mm,31.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.2-1(43.76mm,32.054mm) on Top Layer And Track (41.585mm,32.729mm)(44.335mm,32.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.2-1(43.76mm,32.054mm) on Top Layer And Track (44.335mm,31.379mm)(44.335mm,32.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.2-2(42.16mm,32.054mm) on Top Layer And Track (41.585mm,31.379mm)(41.585mm,32.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.2-2(42.16mm,32.054mm) on Top Layer And Track (41.585mm,31.379mm)(44.335mm,31.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.2-2(42.16mm,32.054mm) on Top Layer And Track (41.585mm,32.729mm)(44.335mm,32.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R6.3-1(37.7mm,12.55mm) on Top Layer And Track (36.7mm,11.75mm)(36.7mm,15.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6.3-1(37.7mm,12.55mm) on Top Layer And Track (36.7mm,11.75mm)(38.7mm,11.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R6.3-1(37.7mm,12.55mm) on Top Layer And Track (38.7mm,11.75mm)(38.7mm,15.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R6.3-2(37.7mm,14.45mm) on Top Layer And Track (36.7mm,11.75mm)(36.7mm,15.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R6.3-2(37.7mm,14.45mm) on Top Layer And Track (36.7mm,15.25mm)(38.7mm,15.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R6.3-2(37.7mm,14.45mm) on Top Layer And Track (38.7mm,11.75mm)(38.7mm,15.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.4-1(67.3mm,66.8mm) on Bottom Layer And Track (65.125mm,66.125mm)(67.875mm,66.125mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.4-1(67.3mm,66.8mm) on Bottom Layer And Track (65.125mm,67.475mm)(67.875mm,67.475mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.4-1(67.3mm,66.8mm) on Bottom Layer And Track (67.875mm,66.125mm)(67.875mm,67.475mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.4-2(65.7mm,66.8mm) on Bottom Layer And Track (65.125mm,66.125mm)(65.125mm,67.475mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.4-2(65.7mm,66.8mm) on Bottom Layer And Track (65.125mm,66.125mm)(67.875mm,66.125mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R6.4-2(65.7mm,66.8mm) on Bottom Layer And Track (65.125mm,67.475mm)(67.875mm,67.475mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.2-1(46.7mm,43.354mm) on Top Layer And Track (46.025mm,42.779mm)(46.025mm,45.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.2-1(46.7mm,43.354mm) on Top Layer And Track (46.025mm,42.779mm)(47.375mm,42.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.2-1(46.7mm,43.354mm) on Top Layer And Track (47.375mm,42.779mm)(47.375mm,45.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.2-2(46.7mm,44.954mm) on Top Layer And Track (46.025mm,42.779mm)(46.025mm,45.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.2-2(46.7mm,44.954mm) on Top Layer And Track (46.025mm,45.529mm)(47.375mm,45.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.2-2(46.7mm,44.954mm) on Top Layer And Track (47.375mm,42.779mm)(47.375mm,45.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-1(66.25mm,44.85mm) on Top Layer And Track (64.075mm,44.175mm)(66.825mm,44.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-1(66.25mm,44.85mm) on Top Layer And Track (64.075mm,45.525mm)(66.825mm,45.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-1(66.25mm,44.85mm) on Top Layer And Track (66.825mm,44.175mm)(66.825mm,45.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-2(64.65mm,44.85mm) on Top Layer And Track (64.075mm,44.175mm)(64.075mm,45.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-2(64.65mm,44.85mm) on Top Layer And Track (64.075mm,44.175mm)(66.825mm,44.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.3-2(64.65mm,44.85mm) on Top Layer And Track (64.075mm,45.525mm)(66.825mm,45.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.4-1(81.15mm,61.45mm) on Bottom Layer And Track (80.475mm,59.275mm)(80.475mm,62.025mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.4-1(81.15mm,61.45mm) on Bottom Layer And Track (80.475mm,62.025mm)(81.825mm,62.025mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.4-1(81.15mm,61.45mm) on Bottom Layer And Track (81.825mm,59.275mm)(81.825mm,62.025mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.4-2(81.15mm,59.85mm) on Bottom Layer And Track (80.475mm,59.275mm)(80.475mm,62.025mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.4-2(81.15mm,59.85mm) on Bottom Layer And Track (80.475mm,59.275mm)(81.825mm,59.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R7.4-2(81.15mm,59.85mm) on Bottom Layer And Track (81.825mm,59.275mm)(81.825mm,62.025mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.2-1(43.76mm,38.454mm) on Top Layer And Track (41.585mm,37.779mm)(44.335mm,37.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.2-1(43.76mm,38.454mm) on Top Layer And Track (41.585mm,39.129mm)(44.335mm,39.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.2-1(43.76mm,38.454mm) on Top Layer And Track (44.335mm,37.779mm)(44.335mm,39.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.2-2(42.16mm,38.454mm) on Top Layer And Track (41.585mm,37.779mm)(41.585mm,39.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.2-2(42.16mm,38.454mm) on Top Layer And Track (41.585mm,37.779mm)(44.335mm,37.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.2-2(42.16mm,38.454mm) on Top Layer And Track (41.585mm,39.129mm)(44.335mm,39.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-1(53.2mm,58.65mm) on Bottom Layer And Track (52.525mm,56.475mm)(52.525mm,59.225mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-1(53.2mm,58.65mm) on Bottom Layer And Track (52.525mm,59.225mm)(53.875mm,59.225mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-1(53.2mm,58.65mm) on Bottom Layer And Track (53.875mm,56.475mm)(53.875mm,59.225mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-2(53.2mm,57.05mm) on Bottom Layer And Track (52.525mm,56.475mm)(52.525mm,59.225mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-2(53.2mm,57.05mm) on Bottom Layer And Track (52.525mm,56.475mm)(53.875mm,56.475mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.3-2(53.2mm,57.05mm) on Bottom Layer And Track (53.875mm,56.475mm)(53.875mm,59.225mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.4-1(65.7mm,65mm) on Bottom Layer And Track (65.125mm,64.325mm)(65.125mm,65.675mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.4-1(65.7mm,65mm) on Bottom Layer And Track (65.125mm,64.325mm)(67.875mm,64.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.4-1(65.7mm,65mm) on Bottom Layer And Track (65.125mm,65.675mm)(67.875mm,65.675mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.4-2(67.3mm,65mm) on Bottom Layer And Track (65.125mm,64.325mm)(67.875mm,64.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.4-2(67.3mm,65mm) on Bottom Layer And Track (65.125mm,65.675mm)(67.875mm,65.675mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R8.4-2(67.3mm,65mm) on Bottom Layer And Track (67.875mm,64.325mm)(67.875mm,65.675mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-1(51mm,57.05mm) on Bottom Layer And Track (50.325mm,56.475mm)(50.325mm,59.225mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-1(51mm,57.05mm) on Bottom Layer And Track (50.325mm,56.475mm)(51.675mm,56.475mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-1(51mm,57.05mm) on Bottom Layer And Track (51.675mm,56.475mm)(51.675mm,59.225mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-2(51mm,58.65mm) on Bottom Layer And Track (50.325mm,56.475mm)(50.325mm,59.225mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-2(51mm,58.65mm) on Bottom Layer And Track (50.325mm,59.225mm)(51.675mm,59.225mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.3-2(51mm,58.65mm) on Bottom Layer And Track (51.675mm,56.475mm)(51.675mm,59.225mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.4-1(65.7mm,68.6mm) on Bottom Layer And Track (65.125mm,67.925mm)(65.125mm,69.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.4-1(65.7mm,68.6mm) on Bottom Layer And Track (65.125mm,67.925mm)(67.875mm,67.925mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.4-1(65.7mm,68.6mm) on Bottom Layer And Track (65.125mm,69.275mm)(67.875mm,69.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.4-2(67.3mm,68.6mm) on Bottom Layer And Track (65.125mm,67.925mm)(67.875mm,67.925mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.4-2(67.3mm,68.6mm) on Bottom Layer And Track (65.125mm,69.275mm)(67.875mm,69.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R9.4-2(67.3mm,68.6mm) on Bottom Layer And Track (67.875mm,67.925mm)(67.875mm,69.275mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad RF1.6-1(85mm,26mm) on Top Layer And Track (86mm,26mm)(86.4mm,26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad RF1.6-16(84.753mm,10.156mm) on Top Layer And Track (85.7mm,10mm)(86.4mm,10mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad RF1.6-8(71mm,26mm) on Top Layer And Track (69.5mm,26mm)(70mm,26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad RF1.6-9(70.753mm,10.156mm) on Top Layer And Track (69.5mm,10mm)(69.8mm,10mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S1.1-1(9.75mm,15.7mm) on Top Layer And Track (10.4mm,14mm)(10.4mm,14.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S1.1-1(9.75mm,15.7mm) on Top Layer And Track (10.4mm,16.6mm)(10.4mm,17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S1.1-2(17.25mm,15.7mm) on Top Layer And Track (16.6mm,14mm)(16.6mm,14.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S1.1-2(17.25mm,15.7mm) on Top Layer And Track (16.6mm,16.6mm)(16.6mm,17.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S1.2-1(9.75mm,21.1mm) on Top Layer And Track (10.4mm,19.4mm)(10.4mm,20.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S1.2-1(9.75mm,21.1mm) on Top Layer And Track (10.4mm,22mm)(10.4mm,22.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S1.2-2(17.25mm,21.1mm) on Top Layer And Track (16.6mm,19.4mm)(16.6mm,20.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S1.2-2(17.25mm,21.1mm) on Top Layer And Track (16.6mm,22mm)(16.6mm,22.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad S1.3-1(82.44mm,39.6mm) on Top Layer And Track (82.71mm,40.487mm)(83.01mm,40.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.09mm < 0.254mm) Between Pad S1.3-1(82.44mm,39.6mm) on Top Layer And Track (83.01mm,36.09mm)(83.01mm,40.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.09mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad S1.3-1(82.44mm,39.6mm) on Top Layer And Track (83.1mm,39.99mm)(83.7mm,39.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1.3-4(78.63mm,39.6mm) on Top Layer And Track (77.3mm,39.99mm)(77.9mm,39.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1.3-5(78.63mm,31.98mm) on Top Layer And Track (77.3mm,31.59mm)(77.9mm,31.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad S1.3-8(82.44mm,31.98mm) on Top Layer And Track (83.1mm,31.59mm)(83.7mm,31.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1.4-1(61.955mm,61.11mm) on Top Layer And Track (61.92mm,60.297mm)(62.22mm,60.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1.4-1(61.955mm,61.11mm) on Top Layer And Track (62.22mm,55.9mm)(62.22mm,60.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1.4-1(61.955mm,61.11mm) on Top Layer And Track (62.22mm,60.597mm)(62.52mm,60.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad S1.4-1(61.955mm,61.11mm) on Top Layer And Track (62.615mm,61.5mm)(63.215mm,61.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1.4-4(58.145mm,61.11mm) on Top Layer And Track (56.815mm,61.5mm)(57.415mm,61.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1.4-5(58.145mm,53.49mm) on Top Layer And Text "Y" (57.874mm,54.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad S1.4-5(58.145mm,53.49mm) on Top Layer And Track (56.815mm,53.1mm)(57.415mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad S1.4-6(59.415mm,53.49mm) on Top Layer And Text "Y" (57.874mm,54.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1.4-8(61.955mm,53.49mm) on Top Layer And Text "Z" (62.374mm,54.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad S1.4-8(61.955mm,53.49mm) on Top Layer And Track (62.615mm,53.1mm)(63.215mm,53.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S2.2-1(9.75mm,10.3mm) on Top Layer And Track (10.4mm,11.2mm)(10.4mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S2.2-1(9.75mm,10.3mm) on Top Layer And Track (10.4mm,8.6mm)(10.4mm,9.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S2.2-2(17.25mm,10.3mm) on Top Layer And Track (16.6mm,11.2mm)(16.6mm,12.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S2.2-2(17.25mm,10.3mm) on Top Layer And Track (16.6mm,8.6mm)(16.6mm,9.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S2.4-1(55mm,65.9mm) on Top Layer And Track (55.65mm,64.2mm)(55.65mm,65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S2.4-1(55mm,65.9mm) on Top Layer And Track (55.65mm,66.8mm)(55.65mm,67.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S2.4-2(62.5mm,65.9mm) on Top Layer And Track (61.85mm,64.2mm)(61.85mm,65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S2.4-2(62.5mm,65.9mm) on Top Layer And Track (61.85mm,66.8mm)(61.85mm,67.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S3.4-1(62.35mm,70.5mm) on Top Layer And Track (61.7mm,68.7mm)(61.7mm,69.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S3.4-1(62.35mm,70.5mm) on Top Layer And Track (61.7mm,71.4mm)(61.7mm,72.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S3.4-2(54.85mm,70.5mm) on Top Layer And Track (55.5mm,68.7mm)(55.5mm,69.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad S3.4-2(54.85mm,70.5mm) on Top Layer And Track (55.5mm,71.4mm)(55.5mm,72.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-1(24.9mm,55.825mm) on Top Layer And Track (24.5mm,57.162mm)(24.5mm,59.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-1(24.9mm,55.825mm) on Top Layer And Track (25.3mm,57.162mm)(25.3mm,59.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-2(26.6mm,55.825mm) on Top Layer And Track (26.2mm,57.162mm)(26.2mm,59.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-2(26.6mm,55.825mm) on Top Layer And Track (27mm,57.162mm)(27mm,59.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-3(28.305mm,55.825mm) on Top Layer And Track (27.9mm,57.162mm)(27.9mm,59.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-3(28.305mm,55.825mm) on Top Layer And Track (28.7mm,57.162mm)(28.7mm,59.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-4(30mm,55.825mm) on Top Layer And Track (29.6mm,57.162mm)(29.6mm,59.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-4(30mm,55.825mm) on Top Layer And Track (30.4mm,57.162mm)(30.4mm,59.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-5(31.7mm,55.825mm) on Top Layer And Track (31.3mm,57.162mm)(31.3mm,59.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad U1.1-5(31.7mm,55.825mm) on Top Layer And Track (32.1mm,57.162mm)(32.1mm,59.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-1(53.245mm,62.9mm) on Top Layer And Track (43.5mm,61.7mm)(54.1mm,61.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-10(45.625mm,52.9mm) on Top Layer And Track (43.5mm,54.1mm)(54.1mm,54.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-11(46.895mm,52.9mm) on Top Layer And Track (43.5mm,54.1mm)(54.1mm,54.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-12(48.165mm,52.9mm) on Top Layer And Track (43.5mm,54.1mm)(54.1mm,54.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-13(49.435mm,52.9mm) on Top Layer And Track (43.5mm,54.1mm)(54.1mm,54.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-14(50.705mm,52.9mm) on Top Layer And Track (43.5mm,54.1mm)(54.1mm,54.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-15(51.975mm,52.9mm) on Top Layer And Track (43.5mm,54.1mm)(54.1mm,54.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-16(53.245mm,52.9mm) on Top Layer And Track (43.5mm,54.1mm)(54.1mm,54.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-2(51.975mm,62.9mm) on Top Layer And Track (43.5mm,61.7mm)(54.1mm,61.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-3(50.705mm,62.9mm) on Top Layer And Track (43.5mm,61.7mm)(54.1mm,61.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-4(49.435mm,62.9mm) on Top Layer And Track (43.5mm,61.7mm)(54.1mm,61.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-5(48.165mm,62.9mm) on Top Layer And Track (43.5mm,61.7mm)(54.1mm,61.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-6(46.895mm,62.9mm) on Top Layer And Track (43.5mm,61.7mm)(54.1mm,61.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-7(45.625mm,62.9mm) on Top Layer And Track (43.5mm,61.7mm)(54.1mm,61.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-8(44.355mm,62.9mm) on Top Layer And Track (43.5mm,61.7mm)(54.1mm,61.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3.3-9(44.355mm,52.9mm) on Top Layer And Track (43.5mm,54.1mm)(54.1mm,54.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U3.4-(54.85mm,76.74mm) on Top Layer And Track (54.8mm,73.79mm)(54.8mm,75.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U3.4-(54.85mm,76.74mm) on Top Layer And Track (54.8mm,77.89mm)(54.8mm,79.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U3.4-(62.75mm,76.74mm) on Top Layer And Track (62.8mm,73.79mm)(62.8mm,75.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad U3.4-(62.75mm,76.74mm) on Top Layer And Track (62.8mm,77.89mm)(62.8mm,79.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3.4-1(60.1mm,74.065mm) on Top Layer And Track (60.5mm,73.79mm)(62.8mm,73.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U3.4-5(57.5mm,74.065mm) on Top Layer And Track (54.8mm,73.79mm)(57.1mm,73.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Y1.2-1(37.32mm,32.91mm) on Top Layer And Text "U1.3" (31.19mm,28.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Y1.2-1(37.32mm,32.91mm) on Top Layer And Track (34.92mm,30.86mm)(36.02mm,30.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Y1.2-1(37.32mm,32.91mm) on Top Layer And Track (38.62mm,30.86mm)(39.62mm,30.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Y1.2-2(37.32mm,40.41mm) on Top Layer And Track (34.92mm,42.36mm)(36.02mm,42.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Y1.2-2(37.32mm,40.41mm) on Top Layer And Track (38.62mm,42.36mm)(39.62mm,42.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
Rule Violations :998

Processing Rule : Silk to Silk (Clearance=0.15mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Pad IC1.3-(41.588mm,17.267mm) on Top Overlay And Text "BME680" (35.21mm,17.35mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "*" (62.088mm,44.385mm) on Top Overlay And Track (59.8mm,43.3mm)(61.5mm,43.3mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "*" (62.088mm,44.385mm) on Top Overlay And Track (61.5mm,43.3mm)(61.5mm,45.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "*" (84.3mm,29.146mm) on Top Overlay And Track (79.91mm,28.755mm)(87.53mm,28.755mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "BME680" (35.21mm,17.35mm) on Top Overlay And Track (34.125mm,18.975mm)(35.475mm,18.975mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "BME680" (35.21mm,17.35mm) on Top Overlay And Track (35.475mm,16.225mm)(35.475mm,18.975mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.15mm) Between Text "BME680" (35.21mm,17.35mm) on Top Overlay And Track (39mm,16.57mm)(39mm,21.65mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "BME680" (35.21mm,17.35mm) on Top Overlay And Track (42.3mm,16.57mm)(42.3mm,21.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "BME680" (35.21mm,17.35mm) on Top Overlay And Track (45.525mm,15.925mm)(45.525mm,18.675mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "BME680" (35.21mm,17.35mm) on Top Overlay And Track (45.525mm,18.675mm)(46.875mm,18.675mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "pimoroni.com" (35.41mm,15.483mm) on Top Overlay And Track (34.125mm,16.225mm)(35.475mm,16.225mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "pimoroni.com" (35.41mm,15.483mm) on Top Overlay And Track (35.475mm,16.225mm)(35.475mm,18.975mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.033mm < 0.15mm) Between Text "pimoroni.com" (35.41mm,15.483mm) on Top Overlay And Track (36.7mm,11.75mm)(36.7mm,15.25mm) on Top Overlay Silk Text to Silk Clearance [0.033mm]
   Violation between Silk To Silk Clearance Constraint: (0.033mm < 0.15mm) Between Text "pimoroni.com" (35.41mm,15.483mm) on Top Overlay And Track (36.7mm,15.25mm)(38.7mm,15.25mm) on Top Overlay Silk Text to Silk Clearance [0.033mm]
   Violation between Silk To Silk Clearance Constraint: (0.033mm < 0.15mm) Between Text "pimoroni.com" (35.41mm,15.483mm) on Top Overlay And Track (38.7mm,11.75mm)(38.7mm,15.25mm) on Top Overlay Silk Text to Silk Clearance [0.033mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "pimoroni.com" (35.41mm,15.483mm) on Top Overlay And Track (41.016mm,16.57mm)(42.3mm,16.57mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "pimoroni.com" (35.41mm,15.483mm) on Top Overlay And Track (42.3mm,16.57mm)(42.3mm,21.65mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.033mm < 0.15mm) Between Text "pimoroni.com" (35.41mm,15.483mm) on Top Overlay And Track (42.5mm,11.75mm)(42.5mm,15.25mm) on Top Overlay Silk Text to Silk Clearance [0.033mm]
   Violation between Silk To Silk Clearance Constraint: (0.033mm < 0.15mm) Between Text "pimoroni.com" (35.41mm,15.483mm) on Top Overlay And Track (42.5mm,15.25mm)(44.5mm,15.25mm) on Top Overlay Silk Text to Silk Clearance [0.033mm]
   Violation between Silk To Silk Clearance Constraint: (0.033mm < 0.15mm) Between Text "pimoroni.com" (35.41mm,15.483mm) on Top Overlay And Track (44.5mm,11.75mm)(44.5mm,15.25mm) on Top Overlay Silk Text to Silk Clearance [0.033mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "pimoroni.com" (35.41mm,15.483mm) on Top Overlay And Track (45.525mm,15.925mm)(45.525mm,18.675mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "pimoroni.com" (35.41mm,15.483mm) on Top Overlay And Track (45.525mm,15.925mm)(46.875mm,15.925mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.102mm < 0.15mm) Between Text "pimoroni.com" (35.41mm,15.483mm) on Top Overlay And Track (46.875mm,15.925mm)(46.875mm,18.675mm) on Top Overlay Silk Text to Silk Clearance [0.102mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "X" (62.874mm,60.646mm) on Top Overlay And Track (63.215mm,53.1mm)(63.215mm,61.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "X" (83.664mm,40.836mm) on Top Overlay And Track (83.1mm,39.99mm)(83.7mm,39.99mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "X" (83.664mm,40.836mm) on Top Overlay And Track (83.7mm,31.59mm)(83.7mm,39.99mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "Z" (62.374mm,54.646mm) on Top Overlay And Track (63.215mm,53.1mm)(63.215mm,61.5mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.15mm) Between Text "Z" (83.164mm,34.836mm) on Top Overlay And Track (83.7mm,31.59mm)(83.7mm,39.99mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :28

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=254mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 1167
Waived Violations : 0
Time Elapsed        : 00:00:02