Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 25 18:48:23 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DAQ_digital_timing_summary_routed.rpt -pb DAQ_digital_timing_summary_routed.pb -rpx DAQ_digital_timing_summary_routed.rpx -warn_on_violation
| Design       : DAQ_digital
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree             4           
TIMING-17  Critical Warning  Non-clocked sequential cell       105         
HPDR-1     Warning           Port pin direction inconsistency  1           
LUTAR-1    Warning           LUT drives async reset alert      2           
TIMING-16  Warning           Large setup violation             1000        
TIMING-18  Warning           Missing input or output delay     5           
TIMING-20  Warning           Non-clocked latch                 56          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (525)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (275)
5. checking no_input_delay (24)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (525)
--------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: CI0/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CI0/FSM_onehot_PS_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI0/FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: CI0/FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CI0/FSM_onehot_PS_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: CI0/FSM_onehot_PS_reg[5]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: CI0/FSM_onehot_PS_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI0/FSM_onehot_PS_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CI0/div0/temp_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CI0/incrementa_direccion_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/FMS00/FSM_onehot_PS_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/FMS00/FSM_onehot_PS_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/FMS00/FSM_onehot_PS_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/FMS00/FSM_onehot_PS_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/FMS00/FSM_onehot_PS_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/FMS00/FSM_onehot_PS_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/FMS00/FSM_onehot_PS_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/FMS00/FSM_onehot_PS_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/FMS00/FSM_onehot_PS_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/FMS00/FSM_onehot_PS_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CI1/FMS00/incrementa_iteraciones_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CI1/FMS00/t_cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CI1/FMS00/t_cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CI1/FMS00/t_cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CI1/FMS00/t_cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CI1/FMS00/t_cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CI1/FMS00/t_cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CI1/FMS00/t_cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CI1/FMS00/t_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/FMS01/FSM_sequential_PS_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/SPI_Instance1/INT_ss_n_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/SPI_Instance2/INT_ss_n_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/SPI_Instance3/INT_ss_n_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: CI1/SPI_Instance4/INT_ss_n_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER1/Count0/t_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER1/Count0/t_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER1/Count0/t_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER1/Count0/t_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER2/Count0/t_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER2/Count0/t_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER2/Count0/t_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER2/Count0/t_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER3/Count0/t_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER3/Count0/t_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER3/Count0/t_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER3/Count0/t_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER4/Count0/t_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER4/Count0/t_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER4/Count0/t_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CI1/TIMER4/Count0/t_cnt_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: I2C0/div0/temp_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: I2C0/i2c/busy_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: I2C0/set0/PS_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[11]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[13]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[14]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[15]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[16]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[17]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[18]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[20]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[21]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[22]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[23]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[24]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[25]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[26]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[27]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[28]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[29]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[30]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[31]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: I2C0/set0/busy_cnt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (275)
--------------------------------------------------
 There are 275 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.791    -5676.366                   1594                 4391       -1.075      -56.307                    292                 4391        2.833        0.000                       0                  2178  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 3.333}        6.667           150.000         
  clk_out3_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clk_out4_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                -0.632       -0.888                      2                 2258        0.058        0.000                      0                 2258        3.000        0.000                       0                  1838  
  clk_out1_clk_wiz_0       13.943        0.000                      0                  316        0.170        0.000                      0                  316        9.500        0.000                       0                   162  
  clk_out2_clk_wiz_0        5.061        0.000                      0                    2        0.279        0.000                      0                    2        2.833        0.000                       0                     4  
  clk_out3_clk_wiz_0       15.277        0.000                      0                  133        0.251        0.000                      0                  133        9.500        0.000                       0                   137  
  clk_out4_clk_wiz_0       16.934        0.000                      0                   32        0.134        0.000                      0                   32        9.500        0.000                       0                    34  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  sys_clk_pin              -6.791    -5670.196                   1588                 1590        0.161        0.000                      0                 1590  
clk_out3_clk_wiz_0  sys_clk_pin               4.824        0.000                      0                 1576       -0.218      -18.091                    226                 1576  
clk_out3_clk_wiz_0  clk_out1_clk_wiz_0        2.706        0.000                      0                  156       10.157        0.000                      0                  156  
clk_out4_clk_wiz_0  clk_out1_clk_wiz_0        1.442        0.000                      0                  156       10.773        0.000                      0                  156  
clk_out1_clk_wiz_0  clk_out3_clk_wiz_0        3.603        0.000                      0                  251        9.677        0.000                      0                  251  
clk_out2_clk_wiz_0  clk_out3_clk_wiz_0        4.885        0.000                      0                    2       -0.108       -0.215                      2                    2  
clk_out4_clk_wiz_0  clk_out3_clk_wiz_0       13.973        0.000                      0                    2        0.855        0.000                      0                    2  
clk_out3_clk_wiz_0  clk_out4_clk_wiz_0       17.177        0.000                      0                   32       -0.682      -18.262                     32                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out3_clk_wiz_0  clk_out4_clk_wiz_0       18.607        0.000                      0                   32       -1.075      -19.740                     32                   32  
**async_default**   clk_out2_clk_wiz_0  sys_clk_pin              -1.320       -5.282                      4                    4        1.305        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clk_out3_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  
(none)                                  clk_out3_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -0.632ns,  Total Violation       -0.888ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.632ns  (required time - arrival time)
  Source:                 UART01/DIR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART01/dato_a_enviar_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.616ns  (logic 1.400ns (13.188%)  route 9.216ns (86.812%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.562     5.083    UART01/clk_s
    SLICE_X43Y12         FDRE                                         r  UART01/DIR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  UART01/DIR_reg[3]/Q
                         net (fo=132, routed)         8.172    13.712    MEM0/direccion1[3]
    SLICE_X50Y19         MUXF8 (Prop_muxf8_S_O)       0.283    13.995 r  MEM0/dato_a_enviar_reg[1]_i_11/O
                         net (fo=1, routed)           1.044    15.038    MEM0/dato_a_enviar_reg[1]_i_11_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I5_O)        0.319    15.357 r  MEM0/dato_a_enviar[1]_i_4/O
                         net (fo=1, routed)           0.000    15.357    MEM0/dato_a_enviar[1]_i_4_n_0
    SLICE_X47Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    15.595 r  MEM0/dato_a_enviar_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    15.595    MEM0/dato_a_enviar_reg[1]_i_2_n_0
    SLICE_X47Y19         MUXF8 (Prop_muxf8_I0_O)      0.104    15.699 r  MEM0/dato_a_enviar_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    15.699    UART01/dato_a_enviar_reg[1]_0
    SLICE_X47Y19         FDRE                                         r  UART01/dato_a_enviar_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.437    14.778    UART01/clk_s
    SLICE_X47Y19         FDRE                                         r  UART01/dato_a_enviar_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X47Y19         FDRE (Setup_fdre_C_D)        0.064    15.067    UART01/dato_a_enviar_reg[1]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -15.699    
  -------------------------------------------------------------------
                         slack                                 -0.632    

Slack (VIOLATED) :        -0.255ns  (required time - arrival time)
  Source:                 UART01/DIR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART01/dato_a_enviar_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.235ns  (logic 1.369ns (13.375%)  route 8.866ns (86.625%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.562     5.083    UART01/clk_s
    SLICE_X43Y12         FDRE                                         r  UART01/DIR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  UART01/DIR_reg[3]/Q
                         net (fo=132, routed)         7.690    13.230    MEM0/direccion1[3]
    SLICE_X30Y25         MUXF8 (Prop_muxf8_S_O)       0.283    13.513 r  MEM0/dato_a_enviar_reg[0]_i_23/O
                         net (fo=1, routed)           1.176    14.688    MEM0/dato_a_enviar_reg[0]_i_23_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I5_O)        0.319    15.007 r  MEM0/dato_a_enviar[0]_i_7/O
                         net (fo=1, routed)           0.000    15.007    MEM0/dato_a_enviar[0]_i_7_n_0
    SLICE_X36Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    15.224 r  MEM0/dato_a_enviar_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    15.224    MEM0/dato_a_enviar_reg[0]_i_3_n_0
    SLICE_X36Y21         MUXF8 (Prop_muxf8_I1_O)      0.094    15.318 r  MEM0/dato_a_enviar_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.318    UART01/dato_a_enviar_reg[0]_0
    SLICE_X36Y21         FDRE                                         r  UART01/dato_a_enviar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.433    14.774    UART01/clk_s
    SLICE_X36Y21         FDRE                                         r  UART01/dato_a_enviar_reg[0]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.064    15.063    UART01/dato_a_enviar_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -15.318    
  -------------------------------------------------------------------
                         slack                                 -0.255    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 UART01/DIR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART01/dato_a_enviar_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 1.397ns (15.626%)  route 7.543ns (84.374%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.562     5.083    UART01/clk_s
    SLICE_X43Y12         FDRE                                         r  UART01/DIR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  UART01/DIR_reg[3]/Q
                         net (fo=132, routed)         6.295    11.834    MEM0/direccion1[3]
    SLICE_X30Y19         MUXF8 (Prop_muxf8_S_O)       0.283    12.117 r  MEM0/dato_a_enviar_reg[3]_i_9/O
                         net (fo=1, routed)           1.248    13.365    MEM0/dato_a_enviar_reg[3]_i_9_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.319    13.684 r  MEM0/dato_a_enviar[3]_i_4/O
                         net (fo=1, routed)           0.000    13.684    MEM0/dato_a_enviar[3]_i_4_n_0
    SLICE_X34Y15         MUXF7 (Prop_muxf7_I0_O)      0.241    13.925 r  MEM0/dato_a_enviar_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    13.925    MEM0/dato_a_enviar_reg[3]_i_2_n_0
    SLICE_X34Y15         MUXF8 (Prop_muxf8_I0_O)      0.098    14.023 r  MEM0/dato_a_enviar_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.023    UART01/dato_a_enviar_reg[3]_0
    SLICE_X34Y15         FDRE                                         r  UART01/dato_a_enviar_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.438    14.779    UART01/clk_s
    SLICE_X34Y15         FDRE                                         r  UART01/dato_a_enviar_reg[3]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X34Y15         FDRE (Setup_fdre_C_D)        0.113    15.045    UART01/dato_a_enviar_reg[3]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -14.023    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 UART01/DIR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART01/dato_a_enviar_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.593ns  (logic 1.053ns (13.868%)  route 6.540ns (86.132%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.562     5.083    UART01/clk_s
    SLICE_X43Y12         FDRE                                         r  UART01/DIR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  UART01/DIR_reg[3]/Q
                         net (fo=132, routed)         5.759    11.298    MEM0/direccion1[3]
    SLICE_X35Y9          LUT6 (Prop_lut6_I2_O)        0.124    11.422 r  MEM0/dato_a_enviar[7]_i_16/O
                         net (fo=1, routed)           0.781    12.203    MEM0/dato_a_enviar[7]_i_16_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I3_O)        0.124    12.327 r  MEM0/dato_a_enviar[7]_i_7/O
                         net (fo=1, routed)           0.000    12.327    MEM0/dato_a_enviar[7]_i_7_n_0
    SLICE_X35Y7          MUXF7 (Prop_muxf7_I1_O)      0.245    12.572 r  MEM0/dato_a_enviar_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    12.572    MEM0/dato_a_enviar_reg[7]_i_4_n_0
    SLICE_X35Y7          MUXF8 (Prop_muxf8_I0_O)      0.104    12.676 r  MEM0/dato_a_enviar_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    12.676    UART01/dato_a_enviar_reg[7]_0
    SLICE_X35Y7          FDRE                                         r  UART01/dato_a_enviar_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.443    14.784    UART01/clk_s
    SLICE_X35Y7          FDRE                                         r  UART01/dato_a_enviar_reg[7]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X35Y7          FDRE (Setup_fdre_C_D)        0.064    15.001    UART01/dato_a_enviar_reg[7]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.411ns  (required time - arrival time)
  Source:                 MEM0/MemWrite_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM0/data_mem_reg[128][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 0.704ns (9.679%)  route 6.569ns (90.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.559     5.080    MEM0/clk_s
    SLICE_X35Y14         FDRE                                         r  MEM0/MemWrite_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  MEM0/MemWrite_prev_reg/Q
                         net (fo=2, routed)           0.722     6.258    CI0/MemWrite_prev
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.382 r  CI0/write_address[7]_i_1/O
                         net (fo=53, routed)          1.670     8.052    MEM0/write_address_reg[4]_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.176 r  MEM0/data_mem[128][3]_i_1/O
                         net (fo=20, routed)          4.178    12.354    MEM0/data_mem[128][3]_i_1_n_0
    SLICE_X50Y21         FDRE                                         r  MEM0/data_mem_reg[128][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.440    14.781    MEM0/clk_s
    SLICE_X50Y21         FDRE                                         r  MEM0/data_mem_reg[128][1]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X50Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.765    MEM0/data_mem_reg[128][1]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 UART01/DIR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART01/dato_a_enviar_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 1.046ns (14.256%)  route 6.291ns (85.744%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.562     5.083    UART01/clk_s
    SLICE_X43Y12         FDRE                                         r  UART01/DIR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  UART01/DIR_reg[3]/Q
                         net (fo=132, routed)         5.171    10.710    MEM0/direccion1[3]
    SLICE_X31Y5          LUT6 (Prop_lut6_I2_O)        0.124    10.834 r  MEM0/dato_a_enviar[4]_i_9/O
                         net (fo=1, routed)           1.120    11.954    MEM0/dato_a_enviar[4]_i_9_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I1_O)        0.124    12.078 r  MEM0/dato_a_enviar[4]_i_4/O
                         net (fo=1, routed)           0.000    12.078    MEM0/dato_a_enviar[4]_i_4_n_0
    SLICE_X33Y3          MUXF7 (Prop_muxf7_I0_O)      0.238    12.316 r  MEM0/dato_a_enviar_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    12.316    MEM0/dato_a_enviar_reg[4]_i_2_n_0
    SLICE_X33Y3          MUXF8 (Prop_muxf8_I0_O)      0.104    12.420 r  MEM0/dato_a_enviar_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.420    UART01/dato_a_enviar_reg[4]_0
    SLICE_X33Y3          FDRE                                         r  UART01/dato_a_enviar_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.445    14.786    UART01/clk_s
    SLICE_X33Y3          FDRE                                         r  UART01/dato_a_enviar_reg[4]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X33Y3          FDRE (Setup_fdre_C_D)        0.064    15.003    UART01/dato_a_enviar_reg[4]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -12.420    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 MEM0/write_address_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM0/data_mem_reg[161][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.766ns (11.489%)  route 5.901ns (88.511%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.564     5.085    MEM0/clk_s
    SLICE_X38Y7          FDCE                                         r  MEM0/write_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 f  MEM0/write_address_reg[4]/Q
                         net (fo=89, routed)          2.453     8.056    MEM0/write_address_reg[4]
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  MEM0/data_mem[174][3]_i_1/O
                         net (fo=56, routed)          2.565    10.745    MEM0/data_mem[174][3]_i_1_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.869 r  MEM0/data_mem[168][0]_i_1/O
                         net (fo=5, routed)           0.884    11.753    MEM0/data_mem[168][0]_i_1_n_0
    SLICE_X34Y23         FDSE                                         r  MEM0/data_mem_reg[161][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.429    14.770    MEM0/clk_s
    SLICE_X34Y23         FDSE                                         r  MEM0/data_mem_reg[161][0]/C
                         clock pessimism              0.188    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X34Y23         FDSE (Setup_fdse_C_S)       -0.524    14.399    MEM0/data_mem_reg[161][0]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 MEM0/write_address_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM0/data_mem_reg[162][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.766ns (11.489%)  route 5.901ns (88.511%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.564     5.085    MEM0/clk_s
    SLICE_X38Y7          FDCE                                         r  MEM0/write_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 f  MEM0/write_address_reg[4]/Q
                         net (fo=89, routed)          2.453     8.056    MEM0/write_address_reg[4]
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  MEM0/data_mem[174][3]_i_1/O
                         net (fo=56, routed)          2.565    10.745    MEM0/data_mem[174][3]_i_1_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.869 r  MEM0/data_mem[168][0]_i_1/O
                         net (fo=5, routed)           0.884    11.753    MEM0/data_mem[168][0]_i_1_n_0
    SLICE_X34Y23         FDSE                                         r  MEM0/data_mem_reg[162][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.429    14.770    MEM0/clk_s
    SLICE_X34Y23         FDSE                                         r  MEM0/data_mem_reg[162][0]/C
                         clock pessimism              0.188    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X34Y23         FDSE (Setup_fdse_C_S)       -0.524    14.399    MEM0/data_mem_reg[162][0]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 MEM0/write_address_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM0/data_mem_reg[166][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.766ns (11.489%)  route 5.901ns (88.511%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.564     5.085    MEM0/clk_s
    SLICE_X38Y7          FDCE                                         r  MEM0/write_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 f  MEM0/write_address_reg[4]/Q
                         net (fo=89, routed)          2.453     8.056    MEM0/write_address_reg[4]
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  MEM0/data_mem[174][3]_i_1/O
                         net (fo=56, routed)          2.565    10.745    MEM0/data_mem[174][3]_i_1_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.869 r  MEM0/data_mem[168][0]_i_1/O
                         net (fo=5, routed)           0.884    11.753    MEM0/data_mem[168][0]_i_1_n_0
    SLICE_X34Y23         FDSE                                         r  MEM0/data_mem_reg[166][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.429    14.770    MEM0/clk_s
    SLICE_X34Y23         FDSE                                         r  MEM0/data_mem_reg[166][0]/C
                         clock pessimism              0.188    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X34Y23         FDSE (Setup_fdse_C_S)       -0.524    14.399    MEM0/data_mem_reg[166][0]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 MEM0/write_address_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM0/data_mem_reg[167][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.667ns  (logic 0.766ns (11.489%)  route 5.901ns (88.511%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.564     5.085    MEM0/clk_s
    SLICE_X38Y7          FDCE                                         r  MEM0/write_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDCE (Prop_fdce_C_Q)         0.518     5.603 f  MEM0/write_address_reg[4]/Q
                         net (fo=89, routed)          2.453     8.056    MEM0/write_address_reg[4]
    SLICE_X43Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.180 r  MEM0/data_mem[174][3]_i_1/O
                         net (fo=56, routed)          2.565    10.745    MEM0/data_mem[174][3]_i_1_n_0
    SLICE_X33Y20         LUT6 (Prop_lut6_I5_O)        0.124    10.869 r  MEM0/data_mem[168][0]_i_1/O
                         net (fo=5, routed)           0.884    11.753    MEM0/data_mem[168][0]_i_1_n_0
    SLICE_X34Y23         FDSE                                         r  MEM0/data_mem_reg[167][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.429    14.770    MEM0/clk_s
    SLICE_X34Y23         FDSE                                         r  MEM0/data_mem_reg[167][0]/C
                         clock pessimism              0.188    14.958    
                         clock uncertainty           -0.035    14.923    
    SLICE_X34Y23         FDSE (Setup_fdse_C_S)       -0.524    14.399    MEM0/data_mem_reg[167][0]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  2.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 UART01/dato_a_enviar_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART01/uart_01/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.518%)  route 0.204ns (55.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.558     1.441    UART01/clk_s
    SLICE_X34Y15         FDRE                                         r  UART01/dato_a_enviar_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  UART01/dato_a_enviar_reg[3]/Q
                         net (fo=1, routed)           0.204     1.810    UART01/uart_01/D[3]
    SLICE_X37Y15         FDRE                                         r  UART01/uart_01/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.826     1.953    UART01/uart_01/clk_s
    SLICE_X37Y15         FDRE                                         r  UART01/uart_01/txData_reg[4]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.047     1.751    UART01/uart_01/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 UART01/dato_a_enviar_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART01/uart_01/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.100%)  route 0.261ns (64.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.561     1.444    UART01/clk_s
    SLICE_X35Y7          FDRE                                         r  UART01/dato_a_enviar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  UART01/dato_a_enviar_reg[7]/Q
                         net (fo=1, routed)           0.261     1.846    UART01/uart_01/D[7]
    SLICE_X37Y15         FDRE                                         r  UART01/uart_01/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.826     1.953    UART01/uart_01/clk_s
    SLICE_X37Y15         FDRE                                         r  UART01/uart_01/txData_reg[8]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.071     1.775    UART01/uart_01/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 I2C0/div0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C0/div0/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.563     1.446    I2C0/div0/clk_s
    SLICE_X34Y49         FDRE                                         r  I2C0/div0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  I2C0/div0/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.737    I2C0/div0/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  I2C0/div0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    I2C0/div0/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  I2C0/div0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    I2C0/div0/counter_reg[20]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  I2C0/div0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.829     1.957    I2C0/div0/clk_s
    SLICE_X34Y50         FDRE                                         r  I2C0/div0/counter_reg[20]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    I2C0/div0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Debouncer1/flipflop_3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Debouncer1/flipflop_4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.725%)  route 0.303ns (68.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.553     1.436    Debouncer1/clk_s
    SLICE_X28Y21         FDRE                                         r  Debouncer1/flipflop_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Debouncer1/flipflop_3_reg/Q
                         net (fo=5, routed)           0.303     1.881    Debouncer1/flipflop_3
    SLICE_X37Y12         FDRE                                         r  Debouncer1/flipflop_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.828     1.955    Debouncer1/clk_s
    SLICE_X37Y12         FDRE                                         r  Debouncer1/flipflop_4_reg/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.075     1.781    Debouncer1/flipflop_4_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 I2C0/div0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C0/div0/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.563     1.446    I2C0/div0/clk_s
    SLICE_X34Y49         FDRE                                         r  I2C0/div0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  I2C0/div0/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.737    I2C0/div0/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  I2C0/div0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    I2C0/div0/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  I2C0/div0/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    I2C0/div0/counter_reg[20]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  I2C0/div0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.829     1.957    I2C0/div0/clk_s
    SLICE_X34Y50         FDRE                                         r  I2C0/div0/counter_reg[22]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    I2C0/div0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 I2C0/div0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C0/div0/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.563     1.446    I2C0/div0/clk_s
    SLICE_X34Y49         FDRE                                         r  I2C0/div0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  I2C0/div0/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.737    I2C0/div0/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  I2C0/div0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    I2C0/div0/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  I2C0/div0/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    I2C0/div0/counter_reg[20]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  I2C0/div0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.829     1.957    I2C0/div0/clk_s
    SLICE_X34Y50         FDRE                                         r  I2C0/div0/counter_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    I2C0/div0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 I2C0/div0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C0/div0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.563     1.446    I2C0/div0/clk_s
    SLICE_X34Y49         FDRE                                         r  I2C0/div0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  I2C0/div0/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.737    I2C0/div0/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  I2C0/div0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    I2C0/div0/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  I2C0/div0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    I2C0/div0/counter_reg[20]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  I2C0/div0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.829     1.957    I2C0/div0/clk_s
    SLICE_X34Y50         FDRE                                         r  I2C0/div0/counter_reg[23]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    I2C0/div0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 I2C0/div0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C0/div0/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.563     1.446    I2C0/div0/clk_s
    SLICE_X34Y49         FDRE                                         r  I2C0/div0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  I2C0/div0/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.737    I2C0/div0/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  I2C0/div0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    I2C0/div0/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  I2C0/div0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    I2C0/div0/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  I2C0/div0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    I2C0/div0/counter_reg[24]_i_1_n_7
    SLICE_X34Y51         FDRE                                         r  I2C0/div0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.829     1.957    I2C0/div0/clk_s
    SLICE_X34Y51         FDRE                                         r  I2C0/div0/counter_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    I2C0/div0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 UART01/dato_a_enviar_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART01/uart_01/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.502%)  route 0.337ns (70.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.563     1.446    UART01/clk_s
    SLICE_X33Y3          FDRE                                         r  UART01/dato_a_enviar_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UART01/dato_a_enviar_reg[4]/Q
                         net (fo=1, routed)           0.337     1.924    UART01/uart_01/D[4]
    SLICE_X37Y15         FDRE                                         r  UART01/uart_01/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.826     1.953    UART01/uart_01/clk_s
    SLICE_X37Y15         FDRE                                         r  UART01/uart_01/txData_reg[5]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.070     1.774    UART01/uart_01/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 I2C0/div0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C0/div0/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.563     1.446    I2C0/div0/clk_s
    SLICE_X34Y49         FDRE                                         r  I2C0/div0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  I2C0/div0/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.737    I2C0/div0/counter_reg[18]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  I2C0/div0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    I2C0/div0/counter_reg[16]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  I2C0/div0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    I2C0/div0/counter_reg[20]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.999 r  I2C0/div0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.999    I2C0/div0/counter_reg[24]_i_1_n_5
    SLICE_X34Y51         FDRE                                         r  I2C0/div0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.829     1.957    I2C0/div0/clk_s
    SLICE_X34Y51         FDRE                                         r  I2C0/div0/counter_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    I2C0/div0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   CLK_buf1_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X29Y10    CI0/PICO_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X29Y10    CI0/PICO_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X29Y10    CI0/PICO_reg[11]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X29Y10    CI0/PICO_reg[12]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X29Y10    CI0/PICO_reg[13]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X31Y9     CI0/PICO_reg[14]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X29Y10    CI0/PICO_reg[15]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X30Y10    CI0/PICO_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[10]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[11]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[11]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[12]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[12]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[10]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[11]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[11]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[12]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y10    CI0/PICO_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.943ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance2/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@30.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.785ns  (logic 1.263ns (21.834%)  route 4.522ns (78.166%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 34.783 - 30.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 15.087 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.566    15.087    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.484    15.571 r  CI1/SPI_Instance2/INT_ss_n_reg/Q
                         net (fo=7, routed)           0.732    16.303    CI1/FMS00/CS2
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.324    16.627 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    18.003    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    18.334 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    19.002    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    19.126 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    20.872    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    W5                                                0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    33.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    34.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    31.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    33.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    34.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.260    35.043    
                         clock uncertainty           -0.064    34.979    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    34.815    CI1/SPI_Instance2/rx_reg[3]
  -------------------------------------------------------------------
                         required time                         34.815    
                         arrival time                         -20.872    
  -------------------------------------------------------------------
                         slack                                 13.943    

Slack (MET) :             13.943ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance2/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@30.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.785ns  (logic 1.263ns (21.834%)  route 4.522ns (78.166%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 34.783 - 30.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 15.087 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.566    15.087    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.484    15.571 r  CI1/SPI_Instance2/INT_ss_n_reg/Q
                         net (fo=7, routed)           0.732    16.303    CI1/FMS00/CS2
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.324    16.627 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    18.003    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    18.334 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    19.002    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    19.126 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    20.872    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    W5                                                0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    33.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    34.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    31.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    33.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    34.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.260    35.043    
                         clock uncertainty           -0.064    34.979    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    34.815    CI1/SPI_Instance2/rx_reg[4]
  -------------------------------------------------------------------
                         required time                         34.815    
                         arrival time                         -20.872    
  -------------------------------------------------------------------
                         slack                                 13.943    

Slack (MET) :             13.943ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance2/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@30.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.785ns  (logic 1.263ns (21.834%)  route 4.522ns (78.166%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 34.783 - 30.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 15.087 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.566    15.087    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.484    15.571 r  CI1/SPI_Instance2/INT_ss_n_reg/Q
                         net (fo=7, routed)           0.732    16.303    CI1/FMS00/CS2
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.324    16.627 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    18.003    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    18.334 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    19.002    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    19.126 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    20.872    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    W5                                                0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    33.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    34.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    31.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    33.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    34.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.260    35.043    
                         clock uncertainty           -0.064    34.979    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    34.815    CI1/SPI_Instance2/rx_reg[5]
  -------------------------------------------------------------------
                         required time                         34.815    
                         arrival time                         -20.872    
  -------------------------------------------------------------------
                         slack                                 13.943    

Slack (MET) :             13.943ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance2/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@30.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.785ns  (logic 1.263ns (21.834%)  route 4.522ns (78.166%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 34.783 - 30.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 15.087 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.566    15.087    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.484    15.571 r  CI1/SPI_Instance2/INT_ss_n_reg/Q
                         net (fo=7, routed)           0.732    16.303    CI1/FMS00/CS2
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.324    16.627 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    18.003    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    18.334 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    19.002    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    19.126 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    20.872    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    W5                                                0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    33.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    34.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    31.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    33.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    34.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.260    35.043    
                         clock uncertainty           -0.064    34.979    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    34.815    CI1/SPI_Instance2/rx_reg[6]
  -------------------------------------------------------------------
                         required time                         34.815    
                         arrival time                         -20.872    
  -------------------------------------------------------------------
                         slack                                 13.943    

Slack (MET) :             13.943ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance2/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@30.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.785ns  (logic 1.263ns (21.834%)  route 4.522ns (78.166%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 34.783 - 30.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 15.087 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.566    15.087    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.484    15.571 r  CI1/SPI_Instance2/INT_ss_n_reg/Q
                         net (fo=7, routed)           0.732    16.303    CI1/FMS00/CS2
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.324    16.627 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    18.003    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    18.334 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    19.002    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    19.126 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    20.872    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    W5                                                0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    33.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    34.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    31.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    33.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    34.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.260    35.043    
                         clock uncertainty           -0.064    34.979    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    34.815    CI1/SPI_Instance2/rx_reg[7]
  -------------------------------------------------------------------
                         required time                         34.815    
                         arrival time                         -20.872    
  -------------------------------------------------------------------
                         slack                                 13.943    

Slack (MET) :             13.943ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance2/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@30.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.785ns  (logic 1.263ns (21.834%)  route 4.522ns (78.166%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 34.783 - 30.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 15.087 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.566    15.087    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.484    15.571 r  CI1/SPI_Instance2/INT_ss_n_reg/Q
                         net (fo=7, routed)           0.732    16.303    CI1/FMS00/CS2
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.324    16.627 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    18.003    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    18.334 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    19.002    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    19.126 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    20.872    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    W5                                                0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    33.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    34.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    31.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    33.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    34.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.260    35.043    
                         clock uncertainty           -0.064    34.979    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    34.815    CI1/SPI_Instance2/rx_reg[8]
  -------------------------------------------------------------------
                         required time                         34.815    
                         arrival time                         -20.872    
  -------------------------------------------------------------------
                         slack                                 13.943    

Slack (MET) :             14.265ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance2/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@30.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.427ns  (logic 1.263ns (23.272%)  route 4.164ns (76.728%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 34.771 - 30.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 15.087 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.566    15.087    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.484    15.571 r  CI1/SPI_Instance2/INT_ss_n_reg/Q
                         net (fo=7, routed)           0.732    16.303    CI1/FMS00/CS2
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.324    16.627 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    18.003    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    18.334 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    19.002    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    19.126 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.389    20.514    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X43Y25         FDRE                                         r  CI1/SPI_Instance2/rx_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    W5                                                0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    33.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    34.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    31.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    33.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.430    34.771    CI1/SPI_Instance2/clk_out1
    SLICE_X43Y25         FDRE                                         r  CI1/SPI_Instance2/rx_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.274    35.045    
                         clock uncertainty           -0.064    34.981    
    SLICE_X43Y25         FDRE (Setup_fdre_C_CE)      -0.202    34.779    CI1/SPI_Instance2/rx_reg[9]
  -------------------------------------------------------------------
                         required time                         34.779    
                         arrival time                         -20.514    
  -------------------------------------------------------------------
                         slack                                 14.265    

Slack (MET) :             14.443ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance2/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@30.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.237ns  (logic 1.263ns (24.116%)  route 3.974ns (75.884%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 34.773 - 30.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 15.087 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.566    15.087    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.484    15.571 r  CI1/SPI_Instance2/INT_ss_n_reg/Q
                         net (fo=7, routed)           0.732    16.303    CI1/FMS00/CS2
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.324    16.627 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    18.003    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    18.334 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    19.002    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    19.126 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.199    20.324    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X43Y23         FDRE                                         r  CI1/SPI_Instance2/rx_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    W5                                                0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    33.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    34.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    31.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    33.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.432    34.773    CI1/SPI_Instance2/clk_out1
    SLICE_X43Y23         FDRE                                         r  CI1/SPI_Instance2/rx_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.260    35.033    
                         clock uncertainty           -0.064    34.969    
    SLICE_X43Y23         FDRE (Setup_fdre_C_CE)      -0.202    34.767    CI1/SPI_Instance2/rx_reg[10]
  -------------------------------------------------------------------
                         required time                         34.767    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                 14.443    

Slack (MET) :             14.443ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance2/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@30.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.237ns  (logic 1.263ns (24.116%)  route 3.974ns (75.884%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 34.773 - 30.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 15.087 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.566    15.087    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.484    15.571 r  CI1/SPI_Instance2/INT_ss_n_reg/Q
                         net (fo=7, routed)           0.732    16.303    CI1/FMS00/CS2
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.324    16.627 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    18.003    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    18.334 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    19.002    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    19.126 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.199    20.324    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X43Y23         FDRE                                         r  CI1/SPI_Instance2/rx_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    W5                                                0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    33.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    34.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    31.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    33.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.432    34.773    CI1/SPI_Instance2/clk_out1
    SLICE_X43Y23         FDRE                                         r  CI1/SPI_Instance2/rx_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.260    35.033    
                         clock uncertainty           -0.064    34.969    
    SLICE_X43Y23         FDRE (Setup_fdre_C_CE)      -0.202    34.767    CI1/SPI_Instance2/rx_reg[11]
  -------------------------------------------------------------------
                         required time                         34.767    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                 14.443    

Slack (MET) :             14.443ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance2/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@30.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.237ns  (logic 1.263ns (24.116%)  route 3.974ns (75.884%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 34.773 - 30.000 ) 
    Source Clock Delay      (SCD):    5.087ns = ( 15.087 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.566    15.087    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.484    15.571 r  CI1/SPI_Instance2/INT_ss_n_reg/Q
                         net (fo=7, routed)           0.732    16.303    CI1/FMS00/CS2
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.324    16.627 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    18.003    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    18.334 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    19.002    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    19.126 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.199    20.324    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X43Y23         FDRE                                         r  CI1/SPI_Instance2/rx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     30.000    30.000 f  
    W5                                                0.000    30.000 f  CLK (IN)
                         net (fo=0)                   0.000    30.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    33.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    34.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    31.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    33.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.432    34.773    CI1/SPI_Instance2/clk_out1
    SLICE_X43Y23         FDRE                                         r  CI1/SPI_Instance2/rx_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.260    35.033    
                         clock uncertainty           -0.064    34.969    
    SLICE_X43Y23         FDRE (Setup_fdre_C_CE)      -0.202    34.767    CI1/SPI_Instance2/rx_reg[2]
  -------------------------------------------------------------------
                         required time                         34.767    
                         arrival time                         -20.324    
  -------------------------------------------------------------------
                         slack                                 14.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance3/rxBuffer_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance3/rx_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (55.970%)  route 0.115ns (44.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 11.948 - 10.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 11.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.553    11.436    CI1/SPI_Instance3/clk_out1
    SLICE_X40Y27         FDRE                                         r  CI1/SPI_Instance3/rxBuffer_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.146    11.582 r  CI1/SPI_Instance3/rxBuffer_reg[14]/Q
                         net (fo=1, routed)           0.115    11.697    CI1/SPI_Instance3/rxBuffer_reg_n_0_[14]
    SLICE_X40Y28         FDRE                                         r  CI1/SPI_Instance3/rx_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.821    11.948    CI1/SPI_Instance3/clk_out1
    SLICE_X40Y28         FDRE                                         r  CI1/SPI_Instance3/rx_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.498    11.450    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.077    11.527    CI1/SPI_Instance3/rx_reg[14]
  -------------------------------------------------------------------
                         required time                        -11.527    
                         arrival time                          11.697    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance3/rxBuffer_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance3/rx_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.271ns  (logic 0.146ns (53.847%)  route 0.125ns (46.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 11.955 - 10.000 ) 
    Source Clock Delay      (SCD):    1.442ns = ( 11.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.559    11.442    CI1/SPI_Instance3/clk_out1
    SLICE_X43Y15         FDRE                                         r  CI1/SPI_Instance3/rxBuffer_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.146    11.588 r  CI1/SPI_Instance3/rxBuffer_reg[6]/Q
                         net (fo=2, routed)           0.125    11.713    CI1/SPI_Instance3/rxBuffer_reg_n_0_[6]
    SLICE_X43Y14         FDRE                                         r  CI1/SPI_Instance3/rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.828    11.955    CI1/SPI_Instance3/clk_out1
    SLICE_X43Y14         FDRE                                         r  CI1/SPI_Instance3/rx_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.498    11.457    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.079    11.536    CI1/SPI_Instance3/rx_reg[6]
  -------------------------------------------------------------------
                         required time                        -11.536    
                         arrival time                          11.713    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance2/rxBuffer_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.267ns  (logic 0.146ns (54.707%)  route 0.121ns (45.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 11.945 - 10.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 11.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.553    11.436    CI1/SPI_Instance2/clk_out1
    SLICE_X43Y22         FDRE                                         r  CI1/SPI_Instance2/rxBuffer_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.146    11.582 r  CI1/SPI_Instance2/rxBuffer_reg[10]/Q
                         net (fo=2, routed)           0.121    11.703    CI1/SPI_Instance2/rxBuffer_reg_n_0_[10]
    SLICE_X43Y23         FDRE                                         r  CI1/SPI_Instance2/rx_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.818    11.945    CI1/SPI_Instance2/clk_out1
    SLICE_X43Y23         FDRE                                         r  CI1/SPI_Instance2/rx_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.498    11.447    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.077    11.524    CI1/SPI_Instance2/rx_reg[10]
  -------------------------------------------------------------------
                         required time                        -11.524    
                         arrival time                          11.703    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance4/rxBuffer_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance4/rx_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.449%)  route 0.122ns (45.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 11.945 - 10.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 11.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.553    11.436    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y27         FDRE                                         r  CI1/SPI_Instance4/rxBuffer_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.146    11.582 r  CI1/SPI_Instance4/rxBuffer_reg[12]/Q
                         net (fo=2, routed)           0.122    11.704    CI1/SPI_Instance4/rxBuffer_reg_n_0_[12]
    SLICE_X43Y26         FDRE                                         r  CI1/SPI_Instance4/rx_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.818    11.945    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y26         FDRE                                         r  CI1/SPI_Instance4/rx_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.498    11.447    
    SLICE_X43Y26         FDRE (Hold_fdre_C_D)         0.077    11.524    CI1/SPI_Instance4/rx_reg[12]
  -------------------------------------------------------------------
                         required time                        -11.524    
                         arrival time                          11.704    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance2/rxBuffer_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.491%)  route 0.122ns (45.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 11.945 - 10.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 11.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.553    11.436    CI1/SPI_Instance2/clk_out1
    SLICE_X43Y22         FDRE                                         r  CI1/SPI_Instance2/rxBuffer_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.146    11.582 r  CI1/SPI_Instance2/rxBuffer_reg[11]/Q
                         net (fo=2, routed)           0.122    11.704    CI1/SPI_Instance2/rxBuffer_reg_n_0_[11]
    SLICE_X43Y23         FDRE                                         r  CI1/SPI_Instance2/rx_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.818    11.945    CI1/SPI_Instance2/clk_out1
    SLICE_X43Y23         FDRE                                         r  CI1/SPI_Instance2/rx_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.498    11.447    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.073    11.520    CI1/SPI_Instance2/rx_reg[11]
  -------------------------------------------------------------------
                         required time                        -11.520    
                         arrival time                          11.704    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance3/rxBuffer_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance3/rx_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.272ns  (logic 0.146ns (53.683%)  route 0.126ns (46.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 11.948 - 10.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 11.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.553    11.436    CI1/SPI_Instance3/clk_out1
    SLICE_X40Y27         FDRE                                         r  CI1/SPI_Instance3/rxBuffer_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.146    11.582 r  CI1/SPI_Instance3/rxBuffer_reg[13]/Q
                         net (fo=2, routed)           0.126    11.708    CI1/SPI_Instance3/rxBuffer_reg_n_0_[13]
    SLICE_X40Y28         FDRE                                         r  CI1/SPI_Instance3/rx_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.821    11.948    CI1/SPI_Instance3/clk_out1
    SLICE_X40Y28         FDRE                                         r  CI1/SPI_Instance3/rx_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.498    11.450    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.073    11.523    CI1/SPI_Instance3/rx_reg[13]
  -------------------------------------------------------------------
                         required time                        -11.523    
                         arrival time                          11.708    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance3/rxBuffer_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance3/rx_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.280ns  (logic 0.146ns (52.101%)  route 0.134ns (47.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns = ( 11.946 - 10.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 11.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.553    11.436    CI1/SPI_Instance3/clk_out1
    SLICE_X40Y27         FDRE                                         r  CI1/SPI_Instance3/rxBuffer_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.146    11.582 r  CI1/SPI_Instance3/rxBuffer_reg[12]/Q
                         net (fo=2, routed)           0.134    11.716    CI1/SPI_Instance3/rxBuffer_reg_n_0_[12]
    SLICE_X38Y27         FDRE                                         r  CI1/SPI_Instance3/rx_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.819    11.946    CI1/SPI_Instance3/clk_out1
    SLICE_X38Y27         FDRE                                         r  CI1/SPI_Instance3/rx_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.478    11.468    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.063    11.531    CI1/SPI_Instance3/rx_reg[12]
  -------------------------------------------------------------------
                         required time                        -11.531    
                         arrival time                          11.716    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance2/rxBuffer_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.280ns  (logic 0.167ns (59.613%)  route 0.113ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 11.948 - 10.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 11.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.553    11.436    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y28         FDRE                                         r  CI1/SPI_Instance2/rxBuffer_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.167    11.603 r  CI1/SPI_Instance2/rxBuffer_reg[1]/Q
                         net (fo=2, routed)           0.113    11.716    CI1/SPI_Instance2/rxBuffer_reg_n_0_[1]
    SLICE_X41Y28         FDRE                                         r  CI1/SPI_Instance2/rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.821    11.948    CI1/SPI_Instance2/clk_out1
    SLICE_X41Y28         FDRE                                         r  CI1/SPI_Instance2/rx_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.498    11.450    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.079    11.529    CI1/SPI_Instance2/rx_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.529    
                         arrival time                          11.716    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance3/rxBuffer_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance3/rx_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.278ns  (logic 0.146ns (52.599%)  route 0.132ns (47.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 11.948 - 10.000 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 11.437 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.554    11.437    CI1/SPI_Instance3/clk_out1
    SLICE_X40Y29         FDRE                                         r  CI1/SPI_Instance3/rxBuffer_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.146    11.583 r  CI1/SPI_Instance3/rxBuffer_reg[0]/Q
                         net (fo=2, routed)           0.132    11.715    CI1/SPI_Instance3/rxBuffer_reg_n_0_[0]
    SLICE_X40Y28         FDRE                                         r  CI1/SPI_Instance3/rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.821    11.948    CI1/SPI_Instance3/clk_out1
    SLICE_X40Y28         FDRE                                         r  CI1/SPI_Instance3/rx_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.498    11.450    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.077    11.527    CI1/SPI_Instance3/rx_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.527    
                         arrival time                          11.715    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance2/rxBuffer_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.280ns  (logic 0.167ns (59.613%)  route 0.113ns (40.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns = ( 11.948 - 10.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 11.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.553    11.436    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y28         FDRE                                         r  CI1/SPI_Instance2/rxBuffer_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.167    11.603 r  CI1/SPI_Instance2/rxBuffer_reg[13]/Q
                         net (fo=2, routed)           0.113    11.716    CI1/SPI_Instance2/rxBuffer_reg_n_0_[13]
    SLICE_X41Y28         FDRE                                         r  CI1/SPI_Instance2/rx_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.821    11.948    CI1/SPI_Instance2/clk_out1
    SLICE_X41Y28         FDRE                                         r  CI1/SPI_Instance2/rx_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.498    11.450    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.077    11.527    CI1/SPI_Instance2/rx_reg[13]
  -------------------------------------------------------------------
                         required time                        -11.527    
                         arrival time                          11.716    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CI1/clk01/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   CI1/clk01/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y40    CI1/SPI_Instance1/INT_sclk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y40    CI1/SPI_Instance1/INT_ss_n_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y41    CI1/SPI_Instance1/last_bit_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y40    CI1/SPI_Instance1/INT_sclk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y40    CI1/SPI_Instance1/INT_sclk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y40    CI1/SPI_Instance1/INT_ss_n_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y40    CI1/SPI_Instance1/INT_ss_n_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y40    CI1/SPI_Instance1/INT_sclk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y40    CI1/SPI_Instance1/INT_sclk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y40    CI1/SPI_Instance1/INT_ss_n_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y40    CI1/SPI_Instance1/INT_ss_n_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y40    CI1/SPI_Instance1/clk_toggles_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 CI1/pulse01/pulse_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CI1/pulse01/enable_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@6.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.773ns (47.526%)  route 0.853ns (52.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 11.438 - 6.667 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547     5.068    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/pulse_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.478     5.546 f  CI1/pulse01/pulse_detected_reg/Q
                         net (fo=2, routed)           0.853     6.400    CI1/pulse01/pulse_detected
    SLICE_X30Y26         LUT4 (Prop_lut4_I0_O)        0.295     6.695 r  CI1/pulse01/enable_active_i_1/O
                         net (fo=1, routed)           0.000     6.695    CI1/pulse01/enable_active_i_1_n_0
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.917    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.008 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    11.487    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146     8.341 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     9.917    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.008 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.430    11.438    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
                         clock pessimism              0.297    11.735    
                         clock uncertainty           -0.056    11.679    
    SLICE_X30Y26         FDCE (Setup_fdce_C_D)        0.077    11.756    CI1/pulse01/enable_active_reg
  -------------------------------------------------------------------
                         required time                         11.756    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 CI1/pulse01/pulse_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CI1/pulse01/pulse_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@6.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.795ns (48.226%)  route 0.853ns (51.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 11.438 - 6.667 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547     5.068    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/pulse_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.478     5.546 r  CI1/pulse01/pulse_detected_reg/Q
                         net (fo=2, routed)           0.853     6.400    CI1/pulse01/pulse_detected
    SLICE_X30Y26         LUT3 (Prop_lut3_I2_O)        0.317     6.717 r  CI1/pulse01/pulse_detected_i_1/O
                         net (fo=1, routed)           0.000     6.717    CI1/pulse01/pulse_detected_i_1_n_0
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/pulse_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     8.055 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.917    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.008 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    11.487    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146     8.341 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     9.917    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    10.008 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.430    11.438    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/pulse_detected_reg/C
                         clock pessimism              0.297    11.735    
                         clock uncertainty           -0.056    11.679    
    SLICE_X30Y26         FDCE (Setup_fdce_C_D)        0.118    11.797    CI1/pulse01/pulse_detected_reg
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  5.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CI1/pulse01/enable_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.433%)  route 0.190ns (47.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.190     1.788    CI1/pulse01/E[0]
    SLICE_X30Y26         LUT4 (Prop_lut4_I3_O)        0.045     1.833 r  CI1/pulse01/enable_active_i_1/O
                         net (fo=1, routed)           0.000     1.833    CI1/pulse01/enable_active_i_1_n_0
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.817     1.944    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
                         clock pessimism             -0.510     1.434    
    SLICE_X30Y26         FDCE (Hold_fdce_C_D)         0.120     1.554    CI1/pulse01/enable_active_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 CI1/pulse01/pulse_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CI1/pulse01/pulse_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.245ns (46.098%)  route 0.286ns (53.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/pulse_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.148     1.582 r  CI1/pulse01/pulse_detected_reg/Q
                         net (fo=2, routed)           0.286     1.869    CI1/pulse01/pulse_detected
    SLICE_X30Y26         LUT3 (Prop_lut3_I2_O)        0.097     1.966 r  CI1/pulse01/pulse_detected_i_1/O
                         net (fo=1, routed)           0.000     1.966    CI1/pulse01/pulse_detected_i_1_n_0
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/pulse_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.817     1.944    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/pulse_detected_reg/C
                         clock pessimism             -0.510     1.434    
    SLICE_X30Y26         FDCE (Hold_fdce_C_D)         0.131     1.565    CI1/pulse01/pulse_detected_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { CI1/clk01/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.667       4.511      BUFGCTRL_X0Y6   CI1/clk01/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.667       5.418      PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         6.667       5.667      SLICE_X30Y26    CI1/pulse01/enable_active_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         6.667       5.667      SLICE_X30Y26    CI1/pulse01/pulse_detected_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X30Y26    CI1/pulse01/enable_active_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X30Y26    CI1/pulse01/enable_active_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X30Y26    CI1/pulse01/pulse_detected_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X30Y26    CI1/pulse01/pulse_detected_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X30Y26    CI1/pulse01/enable_active_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X30Y26    CI1/pulse01/enable_active_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X30Y26    CI1/pulse01/pulse_detected_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         3.333       2.833      SLICE_X30Y26    CI1/pulse01/pulse_detected_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 CI1/FMS00/Load_R_prev_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R05_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.580ns (13.123%)  route 3.840ns (86.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.561     5.082    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X36Y37         FDRE                                         r  CI1/FMS00/Load_R_prev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  CI1/FMS00/Load_R_prev_reg[4]/Q
                         net (fo=1, routed)           0.422     5.960    CI1/FMS00/Load_R_prev[4]
    SLICE_X36Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     9.502    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[5]/C
                         clock pessimism              0.260    25.048    
                         clock uncertainty           -0.064    24.984    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.779    CI1/FMS00/R05_reg[5]
  -------------------------------------------------------------------
                         required time                         24.779    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 CI1/FMS00/Load_R_prev_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R05_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.580ns (13.123%)  route 3.840ns (86.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.561     5.082    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X36Y37         FDRE                                         r  CI1/FMS00/Load_R_prev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  CI1/FMS00/Load_R_prev_reg[4]/Q
                         net (fo=1, routed)           0.422     5.960    CI1/FMS00/Load_R_prev[4]
    SLICE_X36Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     9.502    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[6]/C
                         clock pessimism              0.260    25.048    
                         clock uncertainty           -0.064    24.984    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.779    CI1/FMS00/R05_reg[6]
  -------------------------------------------------------------------
                         required time                         24.779    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 CI1/FMS00/Load_R_prev_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R05_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.580ns (13.123%)  route 3.840ns (86.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.561     5.082    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X36Y37         FDRE                                         r  CI1/FMS00/Load_R_prev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  CI1/FMS00/Load_R_prev_reg[4]/Q
                         net (fo=1, routed)           0.422     5.960    CI1/FMS00/Load_R_prev[4]
    SLICE_X36Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     9.502    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[7]/C
                         clock pessimism              0.260    25.048    
                         clock uncertainty           -0.064    24.984    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.779    CI1/FMS00/R05_reg[7]
  -------------------------------------------------------------------
                         required time                         24.779    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 CI1/FMS00/Load_R_prev_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R06_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.580ns (13.123%)  route 3.840ns (86.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.561     5.082    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X36Y37         FDRE                                         r  CI1/FMS00/Load_R_prev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  CI1/FMS00/Load_R_prev_reg[4]/Q
                         net (fo=1, routed)           0.422     5.960    CI1/FMS00/Load_R_prev[4]
    SLICE_X36Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     9.502    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R06_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R06_reg[5]/C
                         clock pessimism              0.260    25.048    
                         clock uncertainty           -0.064    24.984    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.779    CI1/FMS00/R06_reg[5]
  -------------------------------------------------------------------
                         required time                         24.779    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 CI1/FMS00/Load_R_prev_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R07_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.580ns (13.123%)  route 3.840ns (86.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.561     5.082    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X36Y37         FDRE                                         r  CI1/FMS00/Load_R_prev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  CI1/FMS00/Load_R_prev_reg[4]/Q
                         net (fo=1, routed)           0.422     5.960    CI1/FMS00/Load_R_prev[4]
    SLICE_X36Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     9.502    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R07_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R07_reg[5]/C
                         clock pessimism              0.260    25.048    
                         clock uncertainty           -0.064    24.984    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.779    CI1/FMS00/R07_reg[5]
  -------------------------------------------------------------------
                         required time                         24.779    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 CI1/FMS00/Load_R_prev_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R07_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.580ns (13.123%)  route 3.840ns (86.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.561     5.082    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X36Y37         FDRE                                         r  CI1/FMS00/Load_R_prev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  CI1/FMS00/Load_R_prev_reg[4]/Q
                         net (fo=1, routed)           0.422     5.960    CI1/FMS00/Load_R_prev[4]
    SLICE_X36Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     9.502    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R07_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R07_reg[6]/C
                         clock pessimism              0.260    25.048    
                         clock uncertainty           -0.064    24.984    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.779    CI1/FMS00/R07_reg[6]
  -------------------------------------------------------------------
                         required time                         24.779    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 CI1/FMS00/Load_R_prev_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R08_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.580ns (13.123%)  route 3.840ns (86.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.561     5.082    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X36Y37         FDRE                                         r  CI1/FMS00/Load_R_prev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  CI1/FMS00/Load_R_prev_reg[4]/Q
                         net (fo=1, routed)           0.422     5.960    CI1/FMS00/Load_R_prev[4]
    SLICE_X36Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     9.502    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R08_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R08_reg[5]/C
                         clock pessimism              0.260    25.048    
                         clock uncertainty           -0.064    24.984    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.779    CI1/FMS00/R08_reg[5]
  -------------------------------------------------------------------
                         required time                         24.779    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.277ns  (required time - arrival time)
  Source:                 CI1/FMS00/Load_R_prev_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R08_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.580ns (13.123%)  route 3.840ns (86.877%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.561     5.082    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X36Y37         FDRE                                         r  CI1/FMS00/Load_R_prev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  CI1/FMS00/Load_R_prev_reg[4]/Q
                         net (fo=1, routed)           0.422     5.960    CI1/FMS00/Load_R_prev[4]
    SLICE_X36Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     9.502    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R08_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R08_reg[6]/C
                         clock pessimism              0.260    25.048    
                         clock uncertainty           -0.064    24.984    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.779    CI1/FMS00/R08_reg[6]
  -------------------------------------------------------------------
                         required time                         24.779    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                 15.277    

Slack (MET) :             15.367ns  (required time - arrival time)
  Source:                 CI1/FMS00/Load_R_prev_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R05_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.580ns (13.290%)  route 3.784ns (86.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.561     5.082    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X36Y37         FDRE                                         r  CI1/FMS00/Load_R_prev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  CI1/FMS00/Load_R_prev_reg[4]/Q
                         net (fo=1, routed)           0.422     5.960    CI1/FMS00/Load_R_prev[4]
    SLICE_X36Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.363     9.446    CI1/FMS00/R050
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R05_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446    24.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R05_reg[8]/C
                         clock pessimism              0.260    25.047    
                         clock uncertainty           -0.064    24.983    
    SLICE_X42Y8          FDRE (Setup_fdre_C_CE)      -0.169    24.814    CI1/FMS00/R05_reg[8]
  -------------------------------------------------------------------
                         required time                         24.814    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                 15.367    

Slack (MET) :             15.367ns  (required time - arrival time)
  Source:                 CI1/FMS00/Load_R_prev_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R06_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.580ns (13.290%)  route 3.784ns (86.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.561     5.082    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X36Y37         FDRE                                         r  CI1/FMS00/Load_R_prev_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  CI1/FMS00/Load_R_prev_reg[4]/Q
                         net (fo=1, routed)           0.422     5.960    CI1/FMS00/Load_R_prev[4]
    SLICE_X36Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.084 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.363     9.446    CI1/FMS00/R050
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R06_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446    24.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R06_reg[6]/C
                         clock pessimism              0.260    25.047    
                         clock uncertainty           -0.064    24.983    
    SLICE_X42Y8          FDRE (Setup_fdre_C_CE)      -0.169    24.814    CI1/FMS00/R06_reg[6]
  -------------------------------------------------------------------
                         required time                         24.814    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                 15.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/FSM_onehot_PS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563     1.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X38Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  CI1/FMS00/FSM_onehot_PS_reg[4]/Q
                         net (fo=5, routed)           0.175     1.785    CI1/FMS00/FSM_onehot_PS_reg_n_0_[4]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.043     1.828 r  CI1/FMS00/FSM_onehot_PS[5]_i_1/O
                         net (fo=1, routed)           0.000     1.828    CI1/FMS00/FSM_onehot_PS[5]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.832     1.959    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X38Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.131     1.577    CI1/FMS00/FSM_onehot_PS_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/FSM_onehot_PS_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.082%)  route 0.158ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.562     1.445    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           0.158     1.744    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.789 r  CI1/FMS00/FSM_onehot_PS[10]_i_1/O
                         net (fo=1, routed)           0.000     1.789    CI1/FMS00/FSM_onehot_PS[10]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.832     1.959    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.091     1.536    CI1/FMS00/FSM_onehot_PS_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/FSM_onehot_PS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563     1.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X38Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  CI1/FMS00/FSM_onehot_PS_reg[4]/Q
                         net (fo=5, routed)           0.175     1.785    CI1/FMS00/FSM_onehot_PS_reg_n_0_[4]
    SLICE_X38Y43         LUT3 (Prop_lut3_I1_O)        0.045     1.830 r  CI1/FMS00/FSM_onehot_PS[4]_i_1/O
                         net (fo=1, routed)           0.000     1.830    CI1/FMS00/FSM_onehot_PS[4]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.832     1.959    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X38Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.120     1.566    CI1/FMS00/FSM_onehot_PS_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563     1.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CI1/FMS00/FSM_onehot_PS_reg[0]/Q
                         net (fo=1, routed)           0.199     1.786    CI1/FMS00/FSM_onehot_PS_reg_n_0_[0]
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.832     1.959    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.066     1.512    CI1/FMS00/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/FSM_onehot_PS_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.562     1.445    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CI1/FMS00/FSM_onehot_PS_reg[6]/Q
                         net (fo=4, routed)           0.179     1.765    CI1/FMS00/FSM_onehot_PS_reg_n_0_[6]
    SLICE_X39Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.810 r  CI1/FMS00/FSM_onehot_PS[6]_i_1/O
                         net (fo=1, routed)           0.000     1.810    CI1/FMS00/FSM_onehot_PS[6]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.831     1.958    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y41         FDRE (Hold_fdre_C_D)         0.091     1.536    CI1/FMS00/FSM_onehot_PS_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 CI1/FMS01/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS01/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.553     1.436    CI1/FMS01/CLK
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     1.600 f  CI1/FMS01/FSM_sequential_PS_reg[1]/Q
                         net (fo=3, routed)           0.186     1.786    CI1/FMS01/PS[1]
    SLICE_X30Y27         LUT5 (Prop_lut5_I0_O)        0.045     1.831 r  CI1/FMS01/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    CI1/FMS01/NS[0]
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.819     1.946    CI1/FMS01/CLK
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[0]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X30Y27         FDCE (Hold_fdce_C_D)         0.121     1.557    CI1/FMS01/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/FSM_onehot_PS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.562     1.445    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CI1/FMS00/FSM_onehot_PS_reg[6]/Q
                         net (fo=4, routed)           0.181     1.767    CI1/FMS00/FSM_onehot_PS_reg_n_0_[6]
    SLICE_X39Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.812 r  CI1/FMS00/FSM_onehot_PS[7]_i_1/O
                         net (fo=1, routed)           0.000     1.812    CI1/FMS00/FSM_onehot_PS[7]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.831     1.958    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y41         FDRE (Hold_fdre_C_D)         0.092     1.537    CI1/FMS00/FSM_onehot_PS_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CI1/FMS01/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS01/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.553     1.436    CI1/FMS01/CLK
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     1.600 f  CI1/FMS01/FSM_sequential_PS_reg[1]/Q
                         net (fo=3, routed)           0.186     1.786    CI1/FMS01/PS[1]
    SLICE_X30Y27         LUT5 (Prop_lut5_I1_O)        0.045     1.831 r  CI1/FMS01/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    CI1/FMS01/NS[1]
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.819     1.946    CI1/FMS01/CLK
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[1]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X30Y27         FDCE (Hold_fdce_C_D)         0.120     1.556    CI1/FMS01/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/FSM_onehot_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.031%)  route 0.262ns (64.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.562     1.445    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          0.262     1.848    CI1/FMS00/AR[0]
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.832     1.959    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[0]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.070     1.551    CI1/FMS00/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/FSM_onehot_PS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.202%)  route 0.265ns (58.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.562     1.445    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           0.265     1.852    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.897 r  CI1/FMS00/FSM_onehot_PS[9]_i_1/O
                         net (fo=1, routed)           0.000     1.897    CI1/FMS00/FSM_onehot_PS[9]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.832     1.959    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.092     1.537    CI1/FMS00/FSM_onehot_PS_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CI1/clk01/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   CI1/clk01/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X39Y43    CI1/FMS00/FSM_onehot_PS_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X41Y41    CI1/FMS00/FSM_onehot_PS_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X39Y43    CI1/FMS00/FSM_onehot_PS_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X38Y43    CI1/FMS00/FSM_onehot_PS_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X38Y43    CI1/FMS00/FSM_onehot_PS_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X38Y43    CI1/FMS00/FSM_onehot_PS_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X38Y43    CI1/FMS00/FSM_onehot_PS_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X39Y41    CI1/FMS00/FSM_onehot_PS_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y43    CI1/FMS00/FSM_onehot_PS_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y43    CI1/FMS00/FSM_onehot_PS_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y41    CI1/FMS00/FSM_onehot_PS_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y41    CI1/FMS00/FSM_onehot_PS_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y43    CI1/FMS00/FSM_onehot_PS_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y43    CI1/FMS00/FSM_onehot_PS_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y43    CI1/FMS00/FSM_onehot_PS_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y43    CI1/FMS00/FSM_onehot_PS_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y43    CI1/FMS00/FSM_onehot_PS_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y43    CI1/FMS00/FSM_onehot_PS_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y43    CI1/FMS00/FSM_onehot_PS_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y43    CI1/FMS00/FSM_onehot_PS_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y41    CI1/FMS00/FSM_onehot_PS_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X41Y41    CI1/FMS00/FSM_onehot_PS_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y43    CI1/FMS00/FSM_onehot_PS_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X39Y43    CI1/FMS00/FSM_onehot_PS_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y43    CI1/FMS00/FSM_onehot_PS_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y43    CI1/FMS00/FSM_onehot_PS_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y43    CI1/FMS00/FSM_onehot_PS_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X38Y43    CI1/FMS00/FSM_onehot_PS_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.934ns  (required time - arrival time)
  Source:                 CI1/TIMER3/Count0/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER3/Count0/t_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.697ns (29.094%)  route 1.699ns (70.906%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.704ns = ( 25.704 - 20.000 ) 
    Source Clock Delay      (SCD):    6.594ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.027     5.548    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.672 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.922     6.594    CI1/TIMER3/Count0/CLK0_out
    SLICE_X36Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     7.050 f  CI1/TIMER3/Count0/t_cnt_reg[0]/Q
                         net (fo=7, routed)           0.719     7.769    CI1/TIMER3/Count0/t_cnt_reg_n_0_[0]
    SLICE_X37Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.893 r  CI1/TIMER3/Count0/t_cnt[7]_i_4__2/O
                         net (fo=2, routed)           0.644     8.537    CI1/TIMER3/Count0/t_cnt[7]_i_4__2_n_0
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.117     8.654 r  CI1/TIMER3/Count0/t_cnt[7]_i_2__2/O
                         net (fo=1, routed)           0.336     8.990    CI1/TIMER3/Count0/t_cnt__1[7]
    SLICE_X38Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.735    25.076    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.100    25.176 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.527    25.704    CI1/TIMER3/Count0/CLK0_out
    SLICE_X38Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[7]/C
                         clock pessimism              0.540    26.243    
                         clock uncertainty           -0.064    26.179    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)       -0.255    25.924    CI1/TIMER3/Count0/t_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         25.924    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                 16.934    

Slack (MET) :             17.213ns  (required time - arrival time)
  Source:                 CI1/TIMER3/Count0/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER3/Count0/t_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.704ns (28.727%)  route 1.747ns (71.273%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.704ns = ( 25.704 - 20.000 ) 
    Source Clock Delay      (SCD):    6.594ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.027     5.548    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.672 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.922     6.594    CI1/TIMER3/Count0/CLK0_out
    SLICE_X36Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.456     7.050 f  CI1/TIMER3/Count0/t_cnt_reg[0]/Q
                         net (fo=7, routed)           0.719     7.769    CI1/TIMER3/Count0/t_cnt_reg_n_0_[0]
    SLICE_X37Y42         LUT6 (Prop_lut6_I2_O)        0.124     7.893 r  CI1/TIMER3/Count0/t_cnt[7]_i_4__2/O
                         net (fo=2, routed)           1.028     8.921    CI1/TIMER3/Count0/t_cnt[7]_i_4__2_n_0
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.124     9.045 r  CI1/TIMER3/Count0/t_cnt[6]_i_1__2/O
                         net (fo=1, routed)           0.000     9.045    CI1/TIMER3/Count0/t_cnt__1[6]
    SLICE_X38Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.735    25.076    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.100    25.176 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.527    25.704    CI1/TIMER3/Count0/CLK0_out
    SLICE_X38Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[6]/C
                         clock pessimism              0.540    26.243    
                         clock uncertainty           -0.064    26.179    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.079    26.258    CI1/TIMER3/Count0/t_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         26.258    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                 17.213    

Slack (MET) :             17.317ns  (required time - arrival time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.704ns (29.769%)  route 1.661ns (70.231%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.833ns = ( 25.833 - 20.000 ) 
    Source Clock Delay      (SCD):    6.799ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.456     7.255 f  CI1/TIMER4/Count0/t_cnt_reg[3]/Q
                         net (fo=4, routed)           0.707     7.962    CI1/TIMER4/Count0/t_cnt_reg_n_0_[3]
    SLICE_X37Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.086 r  CI1/TIMER4/Count0/t_cnt[7]_i_4__3/O
                         net (fo=2, routed)           0.954     9.040    CI1/TIMER4/Count0/t_cnt[7]_i_4__3_n_0
    SLICE_X38Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.164 r  CI1/TIMER4/Count0/t_cnt[6]_i_1__3/O
                         net (fo=1, routed)           0.000     9.164    CI1/TIMER4/Count0/t_cnt__2[6]
    SLICE_X38Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.864    25.205    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.100    25.305 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.527    25.833    CI1/TIMER4/Count0/CLK0_out
    SLICE_X38Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[6]/C
                         clock pessimism              0.634    26.466    
                         clock uncertainty           -0.064    26.402    
    SLICE_X38Y41         FDCE (Setup_fdce_C_D)        0.079    26.481    CI1/TIMER4/Count0/t_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         26.481    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                 17.317    

Slack (MET) :             17.321ns  (required time - arrival time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER2/Count0/t_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.792ns (31.390%)  route 1.731ns (68.610%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns = ( 25.834 - 20.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.251     5.772    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.896 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.755     6.651    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y44         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.518     7.169 f  CI1/TIMER2/Count0/t_cnt_reg[3]/Q
                         net (fo=4, routed)           0.901     8.070    CI1/TIMER2/Count0/t_cnt_reg_n_0_[3]
    SLICE_X38Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.194 r  CI1/TIMER2/Count0/t_cnt[7]_i_4__1/O
                         net (fo=2, routed)           0.830     9.024    CI1/TIMER2/Count0/t_cnt[7]_i_4__1_n_0
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.150     9.174 r  CI1/TIMER2/Count0/t_cnt[7]_i_2__1/O
                         net (fo=1, routed)           0.000     9.174    CI1/TIMER2/Count0/t_cnt__0[7]
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.865    25.206    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.100    25.306 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.527    25.834    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[7]/C
                         clock pessimism              0.634    26.467    
                         clock uncertainty           -0.064    26.403    
    SLICE_X38Y45         FDCE (Setup_fdce_C_D)        0.092    26.495    CI1/TIMER2/Count0/t_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         26.495    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                 17.321    

Slack (MET) :             17.364ns  (required time - arrival time)
  Source:                 CI1/TIMER1/Count0/t_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.842ns (32.061%)  route 1.784ns (67.939%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    6.519ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.252     5.773    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.897 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.622     6.519    CI1/TIMER1/Count0/CLK0_out
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDCE (Prop_fdce_C_Q)         0.419     6.938 f  CI1/TIMER1/Count0/t_cnt_reg[2]/Q
                         net (fo=5, routed)           0.898     7.836    CI1/TIMER1/Count0/t_cnt_reg_n_0_[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.299     8.135 r  CI1/TIMER1/Count0/t_cnt[7]_i_4__0/O
                         net (fo=2, routed)           0.886     9.021    CI1/TIMER1/Count0/t_cnt[7]_i_4__0_n_0
    SLICE_X38Y47         LUT3 (Prop_lut3_I1_O)        0.124     9.145 r  CI1/TIMER1/Count0/t_cnt[7]_i_2__0/O
                         net (fo=1, routed)           0.000     9.145    CI1/TIMER1/Count0/t_cnt[7]
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[7]/C
                         clock pessimism              0.655    26.497    
                         clock uncertainty           -0.064    26.433    
    SLICE_X38Y47         FDCE (Setup_fdce_C_D)        0.077    26.510    CI1/TIMER1/Count0/t_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         26.510    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                 17.364    

Slack (MET) :             17.497ns  (required time - arrival time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER2/Count0/t_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.766ns (32.818%)  route 1.568ns (67.182%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns = ( 25.834 - 20.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.251     5.772    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.896 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.755     6.651    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y44         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.518     7.169 f  CI1/TIMER2/Count0/t_cnt_reg[3]/Q
                         net (fo=4, routed)           0.901     8.070    CI1/TIMER2/Count0/t_cnt_reg_n_0_[3]
    SLICE_X38Y44         LUT6 (Prop_lut6_I3_O)        0.124     8.194 r  CI1/TIMER2/Count0/t_cnt[7]_i_4__1/O
                         net (fo=2, routed)           0.667     8.861    CI1/TIMER2/Count0/t_cnt[7]_i_4__1_n_0
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.985 r  CI1/TIMER2/Count0/t_cnt[6]_i_1__1/O
                         net (fo=1, routed)           0.000     8.985    CI1/TIMER2/Count0/t_cnt__0[6]
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.865    25.206    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.100    25.306 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.527    25.834    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[6]/C
                         clock pessimism              0.634    26.467    
                         clock uncertainty           -0.064    26.403    
    SLICE_X38Y45         FDCE (Setup_fdce_C_D)        0.079    26.482    CI1/TIMER2/Count0/t_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         26.482    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                 17.497    

Slack (MET) :             17.733ns  (required time - arrival time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.696ns (35.476%)  route 1.266ns (64.524%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.833ns = ( 25.833 - 20.000 ) 
    Source Clock Delay      (SCD):    6.799ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.456     7.255 f  CI1/TIMER4/Count0/t_cnt_reg[3]/Q
                         net (fo=4, routed)           0.707     7.962    CI1/TIMER4/Count0/t_cnt_reg_n_0_[3]
    SLICE_X37Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.086 r  CI1/TIMER4/Count0/t_cnt[7]_i_4__3/O
                         net (fo=2, routed)           0.559     8.645    CI1/TIMER4/Count0/t_cnt[7]_i_4__3_n_0
    SLICE_X38Y41         LUT3 (Prop_lut3_I1_O)        0.116     8.761 r  CI1/TIMER4/Count0/t_cnt[7]_i_2__3/O
                         net (fo=1, routed)           0.000     8.761    CI1/TIMER4/Count0/t_cnt__2[7]
    SLICE_X38Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.864    25.205    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.100    25.305 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.527    25.833    CI1/TIMER4/Count0/CLK0_out
    SLICE_X38Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[7]/C
                         clock pessimism              0.634    26.466    
                         clock uncertainty           -0.064    26.402    
    SLICE_X38Y41         FDCE (Setup_fdce_C_D)        0.092    26.494    CI1/TIMER4/Count0/t_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         26.494    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                 17.733    

Slack (MET) :             17.736ns  (required time - arrival time)
  Source:                 CI1/TIMER1/Count0/t_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.842ns (37.306%)  route 1.415ns (62.694%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    6.519ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.252     5.773    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.897 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.622     6.519    CI1/TIMER1/Count0/CLK0_out
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDCE (Prop_fdce_C_Q)         0.419     6.938 f  CI1/TIMER1/Count0/t_cnt_reg[2]/Q
                         net (fo=5, routed)           0.898     7.836    CI1/TIMER1/Count0/t_cnt_reg_n_0_[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.299     8.135 r  CI1/TIMER1/Count0/t_cnt[7]_i_4__0/O
                         net (fo=2, routed)           0.517     8.652    CI1/TIMER1/Count0/t_cnt[7]_i_4__0_n_0
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.776 r  CI1/TIMER1/Count0/t_cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.776    CI1/TIMER1/Count0/t_cnt[6]
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[6]/C
                         clock pessimism              0.655    26.497    
                         clock uncertainty           -0.064    26.433    
    SLICE_X38Y47         FDCE (Setup_fdce_C_D)        0.079    26.512    CI1/TIMER1/Count0/t_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         26.512    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                 17.736    

Slack (MET) :             18.356ns  (required time - arrival time)
  Source:                 CI1/TIMER1/Count0/t_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.718ns (44.567%)  route 0.893ns (55.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    6.519ns
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.252     5.773    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.897 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.622     6.519    CI1/TIMER1/Count0/CLK0_out
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDCE (Prop_fdce_C_Q)         0.419     6.938 r  CI1/TIMER1/Count0/t_cnt_reg[2]/Q
                         net (fo=5, routed)           0.893     7.831    CI1/TIMER1/Count0/t_cnt_reg_n_0_[2]
    SLICE_X39Y47         LUT6 (Prop_lut6_I0_O)        0.299     8.130 r  CI1/TIMER1/Count0/t_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     8.130    CI1/TIMER1/Count0/t_cnt[5]
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[5]/C
                         clock pessimism              0.677    26.519    
                         clock uncertainty           -0.064    26.455    
    SLICE_X39Y47         FDCE (Setup_fdce_C_D)        0.031    26.486    CI1/TIMER1/Count0/t_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         26.486    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                 18.356    

Slack (MET) :             18.371ns  (required time - arrival time)
  Source:                 CI1/TIMER3/Count0/t_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER3/Count0/t_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.746ns (45.510%)  route 0.893ns (54.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.964ns = ( 25.964 - 20.000 ) 
    Source Clock Delay      (SCD):    6.594ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.027     5.548    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.672 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.922     6.594    CI1/TIMER3/Count0/CLK0_out
    SLICE_X37Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.419     7.013 r  CI1/TIMER3/Count0/t_cnt_reg[2]/Q
                         net (fo=5, routed)           0.893     7.906    CI1/TIMER3/Count0/t_cnt_reg_n_0_[2]
    SLICE_X37Y42         LUT3 (Prop_lut3_I2_O)        0.327     8.233 r  CI1/TIMER3/Count0/t_cnt[2]_i_1__2/O
                         net (fo=1, routed)           0.000     8.233    CI1/TIMER3/Count0/t_cnt__1[2]
    SLICE_X37Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.735    25.076    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.100    25.176 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.788    25.964    CI1/TIMER3/Count0/CLK0_out
    SLICE_X37Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[2]/C
                         clock pessimism              0.630    26.594    
                         clock uncertainty           -0.064    26.530    
    SLICE_X37Y42         FDCE (Setup_fdce_C_D)        0.075    26.605    CI1/TIMER3/Count0/t_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         26.605    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                 18.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.213ns (56.291%)  route 0.165ns (43.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.758     1.642    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.687 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.234     1.921    CI1/TIMER4/Count0/CLK0_out
    SLICE_X38Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164     2.085 r  CI1/TIMER4/Count0/t_cnt_reg[0]/Q
                         net (fo=7, routed)           0.165     2.251    CI1/TIMER4/Count0/t_cnt_reg_n_0_[0]
    SLICE_X37Y41         LUT5 (Prop_lut5_I1_O)        0.049     2.300 r  CI1/TIMER4/Count0/t_cnt[4]_i_1__3/O
                         net (fo=1, routed)           0.000     2.300    CI1/TIMER4/Count0/t_cnt__2[4]
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.117     2.245    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.056     2.301 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.389     2.691    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[4]/C
                         clock pessimism             -0.632     2.058    
    SLICE_X37Y41         FDCE (Hold_fdce_C_D)         0.107     2.165    CI1/TIMER4/Count0/t_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.824%)  route 0.165ns (44.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.758     1.642    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.687 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.234     1.921    CI1/TIMER4/Count0/CLK0_out
    SLICE_X38Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164     2.085 r  CI1/TIMER4/Count0/t_cnt_reg[0]/Q
                         net (fo=7, routed)           0.165     2.251    CI1/TIMER4/Count0/t_cnt_reg_n_0_[0]
    SLICE_X37Y41         LUT4 (Prop_lut4_I2_O)        0.045     2.296 r  CI1/TIMER4/Count0/t_cnt[3]_i_1__3/O
                         net (fo=1, routed)           0.000     2.296    CI1/TIMER4/Count0/t_cnt__2[3]
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.117     2.245    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.056     2.301 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.389     2.691    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[3]/C
                         clock pessimism             -0.632     2.058    
    SLICE_X37Y41         FDCE (Hold_fdce_C_D)         0.092     2.150    CI1/TIMER4/Count0/t_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER2/Count0/t_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.809%)  route 0.146ns (41.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.759     1.643    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.688 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.234     1.922    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164     2.086 r  CI1/TIMER2/Count0/t_cnt_reg[0]/Q
                         net (fo=7, routed)           0.146     2.233    CI1/TIMER2/Count0/t_cnt_reg_n_0_[0]
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.045     2.278 r  CI1/TIMER2/Count0/t_cnt[5]_i_1__1/O
                         net (fo=1, routed)           0.000     2.278    CI1/TIMER2/Count0/t_cnt__0[5]
    SLICE_X38Y44         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.118     2.246    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.056     2.302 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.337     2.639    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y44         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[5]/C
                         clock pessimism             -0.632     2.007    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.121     2.128    CI1/TIMER2/Count0/t_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.210ns (49.136%)  route 0.217ns (50.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.758     1.642    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.687 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.234     1.921    CI1/TIMER4/Count0/CLK0_out
    SLICE_X38Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164     2.085 r  CI1/TIMER4/Count0/t_cnt_reg[0]/Q
                         net (fo=7, routed)           0.217     2.303    CI1/TIMER4/Count0/t_cnt_reg_n_0_[0]
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.046     2.349 r  CI1/TIMER4/Count0/t_cnt[2]_i_1__3/O
                         net (fo=1, routed)           0.000     2.349    CI1/TIMER4/Count0/t_cnt__2[2]
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.117     2.245    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.056     2.301 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.389     2.691    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[2]/C
                         clock pessimism             -0.632     2.058    
    SLICE_X37Y41         FDCE (Hold_fdce_C_D)         0.107     2.165    CI1/TIMER4/Count0/t_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CI1/TIMER1/Count0/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.584ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.760     1.644    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.689 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.242     1.931    CI1/TIMER1/Count0/CLK0_out
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.164     2.095 r  CI1/TIMER1/Count0/t_cnt_reg[0]/Q
                         net (fo=7, routed)           0.094     2.189    CI1/TIMER1/Count0/t_cnt_reg_n_0_[0]
    SLICE_X39Y47         LUT6 (Prop_lut6_I2_O)        0.045     2.234 r  CI1/TIMER1/Count0/t_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.234    CI1/TIMER1/Count0/t_cnt[5]
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.119     2.247    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.056     2.303 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.281     2.584    CI1/TIMER1/Count0/CLK0_out
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[5]/C
                         clock pessimism             -0.640     1.944    
    SLICE_X39Y47         FDCE (Hold_fdce_C_D)         0.092     2.036    CI1/TIMER1/Count0/t_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.016%)  route 0.217ns (50.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.758     1.642    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.687 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.234     1.921    CI1/TIMER4/Count0/CLK0_out
    SLICE_X38Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164     2.085 r  CI1/TIMER4/Count0/t_cnt_reg[0]/Q
                         net (fo=7, routed)           0.217     2.303    CI1/TIMER4/Count0/t_cnt_reg_n_0_[0]
    SLICE_X37Y41         LUT2 (Prop_lut2_I0_O)        0.045     2.348 r  CI1/TIMER4/Count0/t_cnt[1]_i_1__3/O
                         net (fo=1, routed)           0.000     2.348    CI1/TIMER4/Count0/t_cnt__2[1]
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.117     2.245    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.056     2.301 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.389     2.691    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[1]/C
                         clock pessimism             -0.632     2.058    
    SLICE_X37Y41         FDCE (Hold_fdce_C_D)         0.091     2.149    CI1/TIMER4/Count0/t_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 CI1/TIMER3/Count0/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER3/Count0/t_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.686     1.570    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.615 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.350     1.965    CI1/TIMER3/Count0/CLK0_out
    SLICE_X36Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     2.106 r  CI1/TIMER3/Count0/t_cnt_reg[0]/Q
                         net (fo=7, routed)           0.130     2.236    CI1/TIMER3/Count0/t_cnt_reg_n_0_[0]
    SLICE_X37Y42         LUT3 (Prop_lut3_I0_O)        0.048     2.284 r  CI1/TIMER3/Count0/t_cnt[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.284    CI1/TIMER3/Count0/t_cnt__1[2]
    SLICE_X37Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.009     2.137    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.056     2.193 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.407     2.600    CI1/TIMER3/Count0/CLK0_out
    SLICE_X37Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[2]/C
                         clock pessimism             -0.622     1.978    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.107     2.085    CI1/TIMER3/Count0/t_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CI1/TIMER3/Count0/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER3/Count0/t_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.686     1.570    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.615 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.350     1.965    CI1/TIMER3/Count0/CLK0_out
    SLICE_X36Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     2.106 r  CI1/TIMER3/Count0/t_cnt_reg[0]/Q
                         net (fo=7, routed)           0.131     2.237    CI1/TIMER3/Count0/t_cnt_reg_n_0_[0]
    SLICE_X37Y42         LUT5 (Prop_lut5_I1_O)        0.049     2.286 r  CI1/TIMER3/Count0/t_cnt[4]_i_1__2/O
                         net (fo=1, routed)           0.000     2.286    CI1/TIMER3/Count0/t_cnt__1[4]
    SLICE_X37Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.009     2.137    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.056     2.193 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.407     2.600    CI1/TIMER3/Count0/CLK0_out
    SLICE_X37Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[4]/C
                         clock pessimism             -0.622     1.978    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.107     2.085    CI1/TIMER3/Count0/t_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 CI1/TIMER3/Count0/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER3/Count0/t_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.686     1.570    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.615 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.350     1.965    CI1/TIMER3/Count0/CLK0_out
    SLICE_X36Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     2.106 r  CI1/TIMER3/Count0/t_cnt_reg[0]/Q
                         net (fo=7, routed)           0.130     2.236    CI1/TIMER3/Count0/t_cnt_reg_n_0_[0]
    SLICE_X37Y42         LUT2 (Prop_lut2_I0_O)        0.045     2.281 r  CI1/TIMER3/Count0/t_cnt[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.281    CI1/TIMER3/Count0/t_cnt__1[1]
    SLICE_X37Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.009     2.137    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.056     2.193 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.407     2.600    CI1/TIMER3/Count0/CLK0_out
    SLICE_X37Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[1]/C
                         clock pessimism             -0.622     1.978    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.091     2.069    CI1/TIMER3/Count0/t_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 CI1/TIMER3/Count0/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER3/Count0/t_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.600ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.686     1.570    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.615 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.350     1.965    CI1/TIMER3/Count0/CLK0_out
    SLICE_X36Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     2.106 r  CI1/TIMER3/Count0/t_cnt_reg[0]/Q
                         net (fo=7, routed)           0.131     2.237    CI1/TIMER3/Count0/t_cnt_reg_n_0_[0]
    SLICE_X37Y42         LUT4 (Prop_lut4_I2_O)        0.045     2.282 r  CI1/TIMER3/Count0/t_cnt[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.282    CI1/TIMER3/Count0/t_cnt__1[3]
    SLICE_X37Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.009     2.137    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.056     2.193 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.407     2.600    CI1/TIMER3/Count0/CLK0_out
    SLICE_X37Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[3]/C
                         clock pessimism             -0.622     1.978    
    SLICE_X37Y42         FDCE (Hold_fdce_C_D)         0.092     2.070    CI1/TIMER3/Count0/t_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CI1/clk01/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5   CI1/clk01/inst/clkout4_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X38Y47    CI1/TIMER1/Count0/t_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X38Y47    CI1/TIMER1/Count0/t_cnt_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X38Y47    CI1/TIMER1/Count0/t_cnt_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y47    CI1/TIMER1/Count0/t_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y47    CI1/TIMER1/Count0/t_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y47    CI1/TIMER1/Count0/t_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y47    CI1/TIMER1/Count0/t_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X39Y47    CI1/TIMER1/Count0/t_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CI1/clk01/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7   CI1/clk01/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  CI1/clk01/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :         1588  Failing Endpoints,  Worst Slack       -6.791ns,  Total Violation    -5670.197ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.791ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[128][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        9.715ns  (logic 0.890ns (9.161%)  route 8.825ns (90.839%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 11.735 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    10.092    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    11.786    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     8.436 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    10.092    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    11.735    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    12.253 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          2.819    15.072    CI1/FMS01/E[0]
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.196 r  CI1/FMS01/write_address[7]_i_4/O
                         net (fo=1, routed)           0.159    15.355    CI0/GUARDAR
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  CI0/write_address[7]_i_1/O
                         net (fo=53, routed)          1.670    17.149    MEM0/write_address_reg[4]_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.273 r  MEM0/data_mem[128][3]_i_1/O
                         net (fo=20, routed)          4.178    21.450    MEM0/data_mem[128][3]_i_1_n_0
    SLICE_X50Y21         FDRE                                         r  MEM0/data_mem_reg[128][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.440    14.781    MEM0/clk_s
    SLICE_X50Y21         FDRE                                         r  MEM0/data_mem_reg[128][1]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.133    14.828    
    SLICE_X50Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.659    MEM0/data_mem_reg[128][1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -21.450    
  -------------------------------------------------------------------
                         slack                                 -6.791    

Slack (VIOLATED) :        -6.383ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[132][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        9.308ns  (logic 0.890ns (9.562%)  route 8.418ns (90.438%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 11.735 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    10.092    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    11.786    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     8.436 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    10.092    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    11.735    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    12.253 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          2.819    15.072    CI1/FMS01/E[0]
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.196 r  CI1/FMS01/write_address[7]_i_4/O
                         net (fo=1, routed)           0.159    15.355    CI0/GUARDAR
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  CI0/write_address[7]_i_1/O
                         net (fo=53, routed)          1.670    17.149    MEM0/write_address_reg[4]_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.273 r  MEM0/data_mem[128][3]_i_1/O
                         net (fo=20, routed)          3.770    21.043    MEM0/data_mem[128][3]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  MEM0/data_mem_reg[132][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.441    14.782    MEM0/clk_s
    SLICE_X50Y20         FDRE                                         r  MEM0/data_mem_reg[132][1]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.133    14.829    
    SLICE_X50Y20         FDRE (Setup_fdre_C_CE)      -0.169    14.660    MEM0/data_mem_reg[132][1]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -21.043    
  -------------------------------------------------------------------
                         slack                                 -6.383    

Slack (VIOLATED) :        -6.383ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[133][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        9.308ns  (logic 0.890ns (9.562%)  route 8.418ns (90.438%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 11.735 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    10.092    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    11.786    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     8.436 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    10.092    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    11.735    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    12.253 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          2.819    15.072    CI1/FMS01/E[0]
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.196 r  CI1/FMS01/write_address[7]_i_4/O
                         net (fo=1, routed)           0.159    15.355    CI0/GUARDAR
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  CI0/write_address[7]_i_1/O
                         net (fo=53, routed)          1.670    17.149    MEM0/write_address_reg[4]_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.273 r  MEM0/data_mem[128][3]_i_1/O
                         net (fo=20, routed)          3.770    21.043    MEM0/data_mem[128][3]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  MEM0/data_mem_reg[133][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.441    14.782    MEM0/clk_s
    SLICE_X50Y20         FDRE                                         r  MEM0/data_mem_reg[133][1]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.133    14.829    
    SLICE_X50Y20         FDRE (Setup_fdre_C_CE)      -0.169    14.660    MEM0/data_mem_reg[133][1]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -21.043    
  -------------------------------------------------------------------
                         slack                                 -6.383    

Slack (VIOLATED) :        -6.383ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[134][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        9.308ns  (logic 0.890ns (9.562%)  route 8.418ns (90.438%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 11.735 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    10.092    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    11.786    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     8.436 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    10.092    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    11.735    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    12.253 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          2.819    15.072    CI1/FMS01/E[0]
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.196 r  CI1/FMS01/write_address[7]_i_4/O
                         net (fo=1, routed)           0.159    15.355    CI0/GUARDAR
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  CI0/write_address[7]_i_1/O
                         net (fo=53, routed)          1.670    17.149    MEM0/write_address_reg[4]_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    17.273 r  MEM0/data_mem[128][3]_i_1/O
                         net (fo=20, routed)          3.770    21.043    MEM0/data_mem[128][3]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  MEM0/data_mem_reg[134][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.441    14.782    MEM0/clk_s
    SLICE_X50Y20         FDRE                                         r  MEM0/data_mem_reg[134][1]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.133    14.829    
    SLICE_X50Y20         FDRE (Setup_fdre_C_CE)      -0.169    14.660    MEM0/data_mem_reg[134][1]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -21.043    
  -------------------------------------------------------------------
                         slack                                 -6.383    

Slack (VIOLATED) :        -6.249ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[129][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        9.161ns  (logic 0.890ns (9.715%)  route 8.271ns (90.285%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 11.735 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    10.092    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    11.786    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     8.436 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    10.092    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    11.735    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    12.253 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          2.819    15.072    CI1/FMS01/E[0]
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.196 r  CI1/FMS01/write_address[7]_i_4/O
                         net (fo=1, routed)           0.159    15.355    CI0/GUARDAR
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  CI0/write_address[7]_i_1/O
                         net (fo=53, routed)          1.164    16.643    MEM0/write_address_reg[4]_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.767 r  MEM0/data_mem[143][3]_i_1/O
                         net (fo=68, routed)          4.129    20.896    MEM0/data_mem[143][3]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[129][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.428    14.769    MEM0/clk_s
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[129][0]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.133    14.816    
    SLICE_X38Y25         FDRE (Setup_fdre_C_CE)      -0.169    14.647    MEM0/data_mem_reg[129][0]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -20.896    
  -------------------------------------------------------------------
                         slack                                 -6.249    

Slack (VIOLATED) :        -6.249ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[131][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        9.161ns  (logic 0.890ns (9.715%)  route 8.271ns (90.285%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 11.735 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    10.092    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    11.786    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     8.436 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    10.092    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    11.735    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    12.253 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          2.819    15.072    CI1/FMS01/E[0]
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.196 r  CI1/FMS01/write_address[7]_i_4/O
                         net (fo=1, routed)           0.159    15.355    CI0/GUARDAR
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  CI0/write_address[7]_i_1/O
                         net (fo=53, routed)          1.164    16.643    MEM0/write_address_reg[4]_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.767 r  MEM0/data_mem[143][3]_i_1/O
                         net (fo=68, routed)          4.129    20.896    MEM0/data_mem[143][3]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[131][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.428    14.769    MEM0/clk_s
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[131][0]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.133    14.816    
    SLICE_X38Y25         FDRE (Setup_fdre_C_CE)      -0.169    14.647    MEM0/data_mem_reg[131][0]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -20.896    
  -------------------------------------------------------------------
                         slack                                 -6.249    

Slack (VIOLATED) :        -6.249ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[135][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        9.161ns  (logic 0.890ns (9.715%)  route 8.271ns (90.285%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 11.735 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    10.092    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    11.786    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     8.436 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    10.092    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    11.735    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    12.253 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          2.819    15.072    CI1/FMS01/E[0]
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.196 r  CI1/FMS01/write_address[7]_i_4/O
                         net (fo=1, routed)           0.159    15.355    CI0/GUARDAR
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  CI0/write_address[7]_i_1/O
                         net (fo=53, routed)          1.164    16.643    MEM0/write_address_reg[4]_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.767 r  MEM0/data_mem[143][3]_i_1/O
                         net (fo=68, routed)          4.129    20.896    MEM0/data_mem[143][3]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[135][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.428    14.769    MEM0/clk_s
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[135][0]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.133    14.816    
    SLICE_X38Y25         FDRE (Setup_fdre_C_CE)      -0.169    14.647    MEM0/data_mem_reg[135][0]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -20.896    
  -------------------------------------------------------------------
                         slack                                 -6.249    

Slack (VIOLATED) :        -6.249ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[137][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        9.161ns  (logic 0.890ns (9.715%)  route 8.271ns (90.285%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 11.735 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    10.092    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    11.786    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     8.436 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    10.092    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    11.735    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    12.253 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          2.819    15.072    CI1/FMS01/E[0]
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.196 r  CI1/FMS01/write_address[7]_i_4/O
                         net (fo=1, routed)           0.159    15.355    CI0/GUARDAR
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  CI0/write_address[7]_i_1/O
                         net (fo=53, routed)          1.164    16.643    MEM0/write_address_reg[4]_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.767 r  MEM0/data_mem[143][3]_i_1/O
                         net (fo=68, routed)          4.129    20.896    MEM0/data_mem[143][3]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[137][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.428    14.769    MEM0/clk_s
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[137][0]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.133    14.816    
    SLICE_X38Y25         FDRE (Setup_fdre_C_CE)      -0.169    14.647    MEM0/data_mem_reg[137][0]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -20.896    
  -------------------------------------------------------------------
                         slack                                 -6.249    

Slack (VIOLATED) :        -6.249ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[138][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        9.161ns  (logic 0.890ns (9.715%)  route 8.271ns (90.285%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 11.735 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    10.092    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    11.786    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     8.436 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    10.092    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    11.735    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    12.253 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          2.819    15.072    CI1/FMS01/E[0]
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.196 r  CI1/FMS01/write_address[7]_i_4/O
                         net (fo=1, routed)           0.159    15.355    CI0/GUARDAR
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  CI0/write_address[7]_i_1/O
                         net (fo=53, routed)          1.164    16.643    MEM0/write_address_reg[4]_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.767 r  MEM0/data_mem[143][3]_i_1/O
                         net (fo=68, routed)          4.129    20.896    MEM0/data_mem[143][3]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[138][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.428    14.769    MEM0/clk_s
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[138][0]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.133    14.816    
    SLICE_X38Y25         FDRE (Setup_fdre_C_CE)      -0.169    14.647    MEM0/data_mem_reg[138][0]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -20.896    
  -------------------------------------------------------------------
                         slack                                 -6.249    

Slack (VIOLATED) :        -6.249ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[139][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        9.161ns  (logic 0.890ns (9.715%)  route 8.271ns (90.285%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 11.735 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    10.092    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    11.786    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     8.436 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    10.092    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    11.735    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    12.253 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          2.819    15.072    CI1/FMS01/E[0]
    SLICE_X36Y12         LUT2 (Prop_lut2_I1_O)        0.124    15.196 r  CI1/FMS01/write_address[7]_i_4/O
                         net (fo=1, routed)           0.159    15.355    CI0/GUARDAR
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  CI0/write_address[7]_i_1/O
                         net (fo=53, routed)          1.164    16.643    MEM0/write_address_reg[4]_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.767 r  MEM0/data_mem[143][3]_i_1/O
                         net (fo=68, routed)          4.129    20.896    MEM0/data_mem[143][3]_i_1_n_0
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[139][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.428    14.769    MEM0/clk_s
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[139][0]/C
                         clock pessimism              0.180    14.949    
                         clock uncertainty           -0.133    14.816    
    SLICE_X38Y25         FDRE (Setup_fdre_C_CE)      -0.169    14.647    MEM0/data_mem_reg[139][0]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -20.896    
  -------------------------------------------------------------------
                         slack                                 -6.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/MemWrite_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.209ns (31.609%)  route 0.452ns (68.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.452     2.050    CI1/FMS01/E[0]
    SLICE_X35Y14         LUT3 (Prop_lut3_I1_O)        0.045     2.095 r  CI1/FMS01/MemWrite_prev_i_1/O
                         net (fo=1, routed)           0.000     2.095    MEM0/MemWrite_prev_reg_0
    SLICE_X35Y14         FDRE                                         r  MEM0/MemWrite_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.826     1.953    MEM0/clk_s
    SLICE_X35Y14         FDRE                                         r  MEM0/MemWrite_prev_reg/C
                         clock pessimism             -0.244     1.709    
                         clock uncertainty            0.133     1.842    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.092     1.934    MEM0/MemWrite_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            UART01/dato_a_enviar_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.209ns (20.514%)  route 0.810ns (79.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.558     2.156    UART01/sample_en
    SLICE_X37Y14         LUT4 (Prop_lut4_I2_O)        0.045     2.201 r  UART01/dato_a_enviar[7]_i_1/O
                         net (fo=8, routed)           0.252     2.453    UART01/dato_a_enviar[7]_i_1_n_0
    SLICE_X34Y15         FDRE                                         r  UART01/dato_a_enviar_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.825     1.952    UART01/clk_s
    SLICE_X34Y15         FDRE                                         r  UART01/dato_a_enviar_reg[3]/C
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.133     1.841    
    SLICE_X34Y15         FDRE (Hold_fdre_C_R)         0.009     1.850    UART01/dato_a_enviar_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[149][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.921%)  route 0.790ns (79.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.632     2.230    MEM0/sample_en
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.045     2.275 r  MEM0/data_mem[149][3]_i_1/O
                         net (fo=24, routed)          0.158     2.433    MEM0/data_mem[149][3]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  MEM0/data_mem_reg[149][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.823     1.950    MEM0/clk_s
    SLICE_X38Y18         FDRE                                         r  MEM0/data_mem_reg[149][0]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.133     1.839    
    SLICE_X38Y18         FDRE (Hold_fdre_C_CE)       -0.016     1.823    MEM0/data_mem_reg[149][0]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[149][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.921%)  route 0.790ns (79.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.632     2.230    MEM0/sample_en
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.045     2.275 r  MEM0/data_mem[149][3]_i_1/O
                         net (fo=24, routed)          0.158     2.433    MEM0/data_mem[149][3]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  MEM0/data_mem_reg[149][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.823     1.950    MEM0/clk_s
    SLICE_X38Y18         FDRE                                         r  MEM0/data_mem_reg[149][3]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.133     1.839    
    SLICE_X38Y18         FDRE (Hold_fdre_C_CE)       -0.016     1.823    MEM0/data_mem_reg[149][3]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[155][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.921%)  route 0.790ns (79.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.632     2.230    MEM0/sample_en
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.045     2.275 r  MEM0/data_mem[149][3]_i_1/O
                         net (fo=24, routed)          0.158     2.433    MEM0/data_mem[149][3]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  MEM0/data_mem_reg[155][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.823     1.950    MEM0/clk_s
    SLICE_X38Y18         FDRE                                         r  MEM0/data_mem_reg[155][0]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.133     1.839    
    SLICE_X38Y18         FDRE (Hold_fdre_C_CE)       -0.016     1.823    MEM0/data_mem_reg[155][0]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[155][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.209ns (20.921%)  route 0.790ns (79.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.632     2.230    MEM0/sample_en
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.045     2.275 r  MEM0/data_mem[149][3]_i_1/O
                         net (fo=24, routed)          0.158     2.433    MEM0/data_mem[149][3]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  MEM0/data_mem_reg[155][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.823     1.950    MEM0/clk_s
    SLICE_X38Y18         FDRE                                         r  MEM0/data_mem_reg[155][3]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.133     1.839    
    SLICE_X38Y18         FDRE (Hold_fdre_C_CE)       -0.016     1.823    MEM0/data_mem_reg[155][3]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            UART01/dato_a_enviar_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.209ns (20.709%)  route 0.800ns (79.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.558     2.156    UART01/sample_en
    SLICE_X37Y14         LUT4 (Prop_lut4_I2_O)        0.045     2.201 r  UART01/dato_a_enviar[7]_i_1/O
                         net (fo=8, routed)           0.242     2.443    UART01/dato_a_enviar[7]_i_1_n_0
    SLICE_X36Y21         FDRE                                         r  UART01/dato_a_enviar_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.820     1.947    UART01/clk_s
    SLICE_X36Y21         FDRE                                         r  UART01/dato_a_enviar_reg[0]/C
                         clock pessimism             -0.244     1.703    
                         clock uncertainty            0.133     1.836    
    SLICE_X36Y21         FDRE (Hold_fdre_C_R)        -0.018     1.818    UART01/dato_a_enviar_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[169][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.580%)  route 0.807ns (79.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.661     2.259    MEM0/sample_en
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.045     2.304 r  MEM0/data_mem[169][3]_i_1/O
                         net (fo=16, routed)          0.146     2.450    MEM0/data_mem[169][3]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  MEM0/data_mem_reg[169][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.827     1.954    MEM0/clk_s
    SLICE_X40Y15         FDRE                                         r  MEM0/data_mem_reg[169][1]/C
                         clock pessimism             -0.244     1.710    
                         clock uncertainty            0.133     1.843    
    SLICE_X40Y15         FDRE (Hold_fdre_C_CE)       -0.039     1.804    MEM0/data_mem_reg[169][1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[169][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.580%)  route 0.807ns (79.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.661     2.259    MEM0/sample_en
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.045     2.304 r  MEM0/data_mem[169][3]_i_1/O
                         net (fo=16, routed)          0.146     2.450    MEM0/data_mem[169][3]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  MEM0/data_mem_reg[169][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.827     1.954    MEM0/clk_s
    SLICE_X40Y15         FDRE                                         r  MEM0/data_mem_reg[169][3]/C
                         clock pessimism             -0.244     1.710    
                         clock uncertainty            0.133     1.843    
    SLICE_X40Y15         FDRE (Hold_fdre_C_CE)       -0.039     1.804    MEM0/data_mem_reg[169][3]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/data_mem_reg[175][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.580%)  route 0.807ns (79.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.661     2.259    MEM0/sample_en
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.045     2.304 r  MEM0/data_mem[169][3]_i_1/O
                         net (fo=16, routed)          0.146     2.450    MEM0/data_mem[169][3]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  MEM0/data_mem_reg[175][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.827     1.954    MEM0/clk_s
    SLICE_X40Y15         FDRE                                         r  MEM0/data_mem_reg[175][1]/C
                         clock pessimism             -0.244     1.710    
                         clock uncertainty            0.133     1.843    
    SLICE_X40Y15         FDRE (Hold_fdre_C_CE)       -0.039     1.804    MEM0/data_mem_reg[175][1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.645    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.824ns,  Total Violation        0.000ns
Hold  :          226  Failing Endpoints,  Worst Slack       -0.218ns,  Total Violation      -18.091ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 CI1/FMS00/R07_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[173][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.671ns  (logic 0.801ns (17.150%)  route 3.870ns (82.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R07_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478     5.564 r  CI1/FMS00/R07_reg[7]/Q
                         net (fo=14, routed)          3.031     8.595    MEM0/data_mem_reg[252][3]_0[6]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.323     8.918 r  MEM0/data_mem[237][6]_i_1/O
                         net (fo=4, routed)           0.839     9.757    MEM0/data_mem[237][6]_i_1_n_0
    SLICE_X46Y4          FDRE                                         r  MEM0/data_mem_reg[173][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.448    14.789    MEM0/clk_s
    SLICE_X46Y4          FDRE                                         r  MEM0/data_mem_reg[173][6]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.141    14.828    
    SLICE_X46Y4          FDRE (Setup_fdre_C_D)       -0.247    14.581    MEM0/data_mem_reg[173][6]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 CI1/FMS00/R07_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[45][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.801ns (18.083%)  route 3.629ns (81.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R07_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478     5.564 r  CI1/FMS00/R07_reg[7]/Q
                         net (fo=14, routed)          3.031     8.595    MEM0/data_mem_reg[252][3]_0[6]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.323     8.918 r  MEM0/data_mem[237][6]_i_1/O
                         net (fo=4, routed)           0.598     9.516    MEM0/data_mem[237][6]_i_1_n_0
    SLICE_X48Y5          FDRE                                         r  MEM0/data_mem_reg[45][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.451    14.792    MEM0/clk_s
    SLICE_X48Y5          FDRE                                         r  MEM0/data_mem_reg[45][6]/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.141    14.831    
    SLICE_X48Y5          FDRE (Setup_fdre_C_D)       -0.263    14.568    MEM0/data_mem_reg[45][6]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 CI1/FMS00/R07_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[109][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.801ns (18.431%)  route 3.545ns (81.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R07_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478     5.564 r  CI1/FMS00/R07_reg[7]/Q
                         net (fo=14, routed)          3.031     8.595    MEM0/data_mem_reg[252][3]_0[6]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.323     8.918 r  MEM0/data_mem[237][6]_i_1/O
                         net (fo=4, routed)           0.514     9.432    MEM0/data_mem[237][6]_i_1_n_0
    SLICE_X47Y4          FDRE                                         r  MEM0/data_mem_reg[109][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.448    14.789    MEM0/clk_s
    SLICE_X47Y4          FDRE                                         r  MEM0/data_mem_reg[109][6]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.141    14.828    
    SLICE_X47Y4          FDRE (Setup_fdre_C_D)       -0.263    14.565    MEM0/data_mem_reg[109][6]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 CI1/FMS00/R07_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[237][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.801ns (18.435%)  route 3.544ns (81.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R07_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.478     5.564 r  CI1/FMS00/R07_reg[7]/Q
                         net (fo=14, routed)          3.031     8.595    MEM0/data_mem_reg[252][3]_0[6]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.323     8.918 r  MEM0/data_mem[237][6]_i_1/O
                         net (fo=4, routed)           0.513     9.431    MEM0/data_mem[237][6]_i_1_n_0
    SLICE_X46Y6          FDRE                                         r  MEM0/data_mem_reg[237][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.448    14.789    MEM0/clk_s
    SLICE_X46Y6          FDRE                                         r  MEM0/data_mem_reg[237][6]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.141    14.828    
    SLICE_X46Y6          FDRE (Setup_fdre_C_D)       -0.232    14.596    MEM0/data_mem_reg[237][6]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 CI1/FMS00/R08_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[142][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.419ns (10.486%)  route 3.577ns (89.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.550     5.071    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X44Y22         FDRE                                         r  CI1/FMS00/R08_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  CI1/FMS00/R08_reg[11]/Q
                         net (fo=17, routed)          3.577     9.067    MEM0/data_mem_reg[238][3]_0[10]
    SLICE_X45Y9          FDRE                                         r  MEM0/data_mem_reg[142][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.446    14.787    MEM0/clk_s
    SLICE_X45Y9          FDRE                                         r  MEM0/data_mem_reg[142][2]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.141    14.826    
    SLICE_X45Y9          FDRE (Setup_fdre_C_D)       -0.215    14.611    MEM0/data_mem_reg[142][2]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 CI1/FMS00/R08_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[46][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.419ns (10.481%)  route 3.579ns (89.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.550     5.071    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X44Y22         FDRE                                         r  CI1/FMS00/R08_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  CI1/FMS00/R08_reg[11]/Q
                         net (fo=17, routed)          3.579     9.069    MEM0/data_mem_reg[238][3]_0[10]
    SLICE_X46Y12         FDRE                                         r  MEM0/data_mem_reg[46][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.444    14.785    MEM0/clk_s
    SLICE_X46Y12         FDRE                                         r  MEM0/data_mem_reg[46][2]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.141    14.824    
    SLICE_X46Y12         FDRE (Setup_fdre_C_D)       -0.203    14.621    MEM0/data_mem_reg[46][2]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 CI1/FMS00/R08_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[78][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 0.419ns (10.569%)  route 3.545ns (89.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.550     5.071    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X44Y22         FDRE                                         r  CI1/FMS00/R08_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  CI1/FMS00/R08_reg[11]/Q
                         net (fo=17, routed)          3.545     9.036    MEM0/data_mem_reg[238][3]_0[10]
    SLICE_X47Y13         FDRE                                         r  MEM0/data_mem_reg[78][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.443    14.784    MEM0/clk_s
    SLICE_X47Y13         FDRE                                         r  MEM0/data_mem_reg[78][2]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.141    14.823    
    SLICE_X47Y13         FDRE (Setup_fdre_C_D)       -0.215    14.608    MEM0/data_mem_reg[78][2]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 CI1/FMS00/R08_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[110][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.419ns (10.638%)  route 3.520ns (89.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.550     5.071    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X44Y22         FDRE                                         r  CI1/FMS00/R08_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y22         FDRE (Prop_fdre_C_Q)         0.419     5.490 r  CI1/FMS00/R08_reg[10]/Q
                         net (fo=17, routed)          3.520     9.010    MEM0/data_mem_reg[238][3]_0[9]
    SLICE_X39Y23         FDRE                                         r  MEM0/data_mem_reg[110][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.430    14.771    MEM0/clk_s
    SLICE_X39Y23         FDRE                                         r  MEM0/data_mem_reg[110][1]/C
                         clock pessimism              0.180    14.951    
                         clock uncertainty           -0.141    14.810    
    SLICE_X39Y23         FDRE (Setup_fdre_C_D)       -0.216    14.594    MEM0/data_mem_reg[110][1]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 CI1/FMS00/R01_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[161][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.668ns (17.740%)  route 3.098ns (82.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y7          FDRE                                         r  CI1/FMS00/R01_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  CI1/FMS00/R01_reg[7]/Q
                         net (fo=15, routed)          2.536     8.141    MEM0/data_mem_reg[0][3]_0[6]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.150     8.291 r  MEM0/data_mem[225][6]_i_1/O
                         net (fo=3, routed)           0.561     8.852    MEM0/data_mem[225][6]_i_1_n_0
    SLICE_X46Y4          FDRE                                         r  MEM0/data_mem_reg[161][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.448    14.789    MEM0/clk_s
    SLICE_X46Y4          FDRE                                         r  MEM0/data_mem_reg[161][6]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.141    14.828    
    SLICE_X46Y4          FDRE (Setup_fdre_C_D)       -0.233    14.595    MEM0/data_mem_reg[161][6]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 CI1/FMS00/R01_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[33][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.668ns (18.461%)  route 2.950ns (81.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y7          FDRE                                         r  CI1/FMS00/R01_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  CI1/FMS00/R01_reg[7]/Q
                         net (fo=15, routed)          2.536     8.141    MEM0/data_mem_reg[0][3]_0[6]
    SLICE_X45Y5          LUT3 (Prop_lut3_I0_O)        0.150     8.291 r  MEM0/data_mem[225][6]_i_1/O
                         net (fo=3, routed)           0.414     8.705    MEM0/data_mem[225][6]_i_1_n_0
    SLICE_X45Y5          FDRE                                         r  MEM0/data_mem_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.448    14.789    MEM0/clk_s
    SLICE_X45Y5          FDRE                                         r  MEM0/data_mem_reg[33][6]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.141    14.828    
    SLICE_X45Y5          FDRE (Setup_fdre_C_D)       -0.283    14.545    MEM0/data_mem_reg[33][6]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  5.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.218ns  (arrival time - required time)
  Source:                 CI1/FMS00/R01_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[193][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.385%)  route 0.109ns (43.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.562     1.445    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y8          FDRE                                         r  CI1/FMS00/R01_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CI1/FMS00/R01_reg[8]/Q
                         net (fo=15, routed)          0.109     1.695    MEM0/data_mem_reg[0][3]_0[7]
    SLICE_X40Y8          FDRE                                         r  MEM0/data_mem_reg[193][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.832     1.959    MEM0/clk_s
    SLICE_X40Y8          FDRE                                         r  MEM0/data_mem_reg[193][7]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.141     1.856    
    SLICE_X40Y8          FDRE (Hold_fdre_C_D)         0.057     1.913    MEM0/data_mem_reg[193][7]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                 -0.218    

Slack (VIOLATED) :        -0.217ns  (arrival time - required time)
  Source:                 CI1/FMS00/R07_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[109][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.559     1.442    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y13         FDRE                                         r  CI1/FMS00/R07_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CI1/FMS00/R07_reg[4]/Q
                         net (fo=17, routed)          0.128     1.711    MEM0/data_mem_reg[252][3]_0[3]
    SLICE_X40Y13         FDRE                                         r  MEM0/data_mem_reg[109][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.828     1.955    MEM0/clk_s
    SLICE_X40Y13         FDRE                                         r  MEM0/data_mem_reg[109][3]/C
                         clock pessimism             -0.244     1.711    
                         clock uncertainty            0.141     1.852    
    SLICE_X40Y13         FDRE (Hold_fdre_C_D)         0.075     1.927    MEM0/data_mem_reg[109][3]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.212ns  (arrival time - required time)
  Source:                 CI1/FMS00/R01_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[48][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.026%)  route 0.130ns (47.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.552     1.435    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X44Y23         FDRE                                         r  CI1/FMS00/R01_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  CI1/FMS00/R01_reg[10]/Q
                         net (fo=19, routed)          0.130     1.706    MEM0/data_mem_reg[0][3]_0[9]
    SLICE_X46Y23         FDRE                                         r  MEM0/data_mem_reg[48][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.819     1.946    MEM0/clk_s
    SLICE_X46Y23         FDRE                                         r  MEM0/data_mem_reg[48][1]/C
                         clock pessimism             -0.244     1.702    
                         clock uncertainty            0.141     1.843    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.075     1.918    MEM0/data_mem_reg[48][1]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.212ns  (arrival time - required time)
  Source:                 CI1/FMS00/R04_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[199][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.562     1.445    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y8          FDRE                                         r  CI1/FMS00/R04_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CI1/FMS00/R04_reg[8]/Q
                         net (fo=14, routed)          0.124     1.710    MEM0/Q[7]
    SLICE_X40Y8          FDRE                                         r  MEM0/data_mem_reg[199][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.832     1.959    MEM0/clk_s
    SLICE_X40Y8          FDRE                                         r  MEM0/data_mem_reg[199][7]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.141     1.856    
    SLICE_X40Y8          FDRE (Hold_fdre_C_D)         0.066     1.922    MEM0/data_mem_reg[199][7]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.212ns  (arrival time - required time)
  Source:                 CI1/FMS00/R02_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[131][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.894%)  route 0.131ns (48.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.550     1.433    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X40Y25         FDRE                                         r  CI1/FMS00/R02_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  CI1/FMS00/R02_reg[1]/Q
                         net (fo=17, routed)          0.131     1.705    MEM0/data_mem_reg[194][3]_0[0]
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[131][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.816     1.943    MEM0/clk_s
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[131][0]/C
                         clock pessimism             -0.244     1.699    
                         clock uncertainty            0.141     1.840    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.076     1.916    MEM0/data_mem_reg[131][0]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.205ns  (arrival time - required time)
  Source:                 CI1/FMS00/R03_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[197][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.009%)  route 0.135ns (48.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.562     1.445    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y8          FDRE                                         r  CI1/FMS00/R03_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CI1/FMS00/R03_reg[8]/Q
                         net (fo=17, routed)          0.135     1.722    MEM0/data_mem_reg[212][3]_0[7]
    SLICE_X40Y9          FDRE                                         r  MEM0/data_mem_reg[197][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.832     1.959    MEM0/clk_s
    SLICE_X40Y9          FDRE                                         r  MEM0/data_mem_reg[197][7]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.141     1.856    
    SLICE_X40Y9          FDRE (Hold_fdre_C_D)         0.070     1.926    MEM0/data_mem_reg[197][7]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                 -0.205    

Slack (VIOLATED) :        -0.204ns  (arrival time - required time)
  Source:                 CI1/FMS00/R06_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[187][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.338%)  route 0.128ns (47.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563     1.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R06_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CI1/FMS00/R06_reg[5]/Q
                         net (fo=16, routed)          0.128     1.716    MEM0/data_mem_reg[218][3]_0[4]
    SLICE_X38Y5          FDRE                                         r  MEM0/data_mem_reg[187][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.832     1.959    MEM0/clk_s
    SLICE_X38Y5          FDRE                                         r  MEM0/data_mem_reg[187][4]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.141     1.856    
    SLICE_X38Y5          FDRE (Hold_fdre_C_D)         0.063     1.919    MEM0/data_mem_reg[187][4]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                 -0.204    

Slack (VIOLATED) :        -0.203ns  (arrival time - required time)
  Source:                 CI1/FMS00/R04_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[135][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.407%)  route 0.139ns (49.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.551     1.434    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y26         FDRE                                         r  CI1/FMS00/R04_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  CI1/FMS00/R04_reg[1]/Q
                         net (fo=17, routed)          0.139     1.714    MEM0/Q[0]
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[135][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.816     1.943    MEM0/clk_s
    SLICE_X38Y25         FDRE                                         r  MEM0/data_mem_reg[135][0]/C
                         clock pessimism             -0.244     1.699    
                         clock uncertainty            0.141     1.840    
    SLICE_X38Y25         FDRE (Hold_fdre_C_D)         0.076     1.916    MEM0/data_mem_reg[135][0]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.194ns  (arrival time - required time)
  Source:                 CI1/FMS00/R08_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[47][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.561%)  route 0.149ns (51.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.559     1.442    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X43Y13         FDRE                                         r  CI1/FMS00/R08_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CI1/FMS00/R08_reg[3]/Q
                         net (fo=17, routed)          0.149     1.732    MEM0/data_mem_reg[238][3]_0[2]
    SLICE_X45Y12         FDRE                                         r  MEM0/data_mem_reg[47][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.830     1.957    MEM0/clk_s
    SLICE_X45Y12         FDRE                                         r  MEM0/data_mem_reg[47][2]/C
                         clock pessimism             -0.244     1.713    
                         clock uncertainty            0.141     1.854    
    SLICE_X45Y12         FDRE (Hold_fdre_C_D)         0.072     1.926    MEM0/data_mem_reg[47][2]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                 -0.194    

Slack (VIOLATED) :        -0.194ns  (arrival time - required time)
  Source:                 CI1/FMS00/R01_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM0/data_mem_reg[64][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.397%)  route 0.139ns (49.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.552     1.435    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X44Y23         FDRE                                         r  CI1/FMS00/R01_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  CI1/FMS00/R01_reg[10]/Q
                         net (fo=19, routed)          0.139     1.715    MEM0/data_mem_reg[0][3]_0[9]
    SLICE_X46Y22         FDRE                                         r  MEM0/data_mem_reg[64][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.821     1.948    MEM0/clk_s
    SLICE_X46Y22         FDRE                                         r  MEM0/data_mem_reg[64][1]/C
                         clock pessimism             -0.244     1.704    
                         clock uncertainty            0.141     1.845    
    SLICE_X46Y22         FDRE (Hold_fdre_C_D)         0.063     1.908    MEM0/data_mem_reg[64][1]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                 -0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.188ns (17.632%)  route 5.550ns (82.368%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.761     7.427    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.153     7.580 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376     8.955    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331     9.286 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668     9.954    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    10.078 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    11.824    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    14.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.879    
                         clock uncertainty           -0.184    14.695    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    14.531    CI1/SPI_Instance2/rx_reg[3]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.188ns (17.632%)  route 5.550ns (82.368%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.761     7.427    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.153     7.580 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376     8.955    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331     9.286 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668     9.954    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    10.078 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    11.824    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    14.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.879    
                         clock uncertainty           -0.184    14.695    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    14.531    CI1/SPI_Instance2/rx_reg[4]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.188ns (17.632%)  route 5.550ns (82.368%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.761     7.427    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.153     7.580 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376     8.955    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331     9.286 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668     9.954    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    10.078 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    11.824    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    14.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.879    
                         clock uncertainty           -0.184    14.695    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    14.531    CI1/SPI_Instance2/rx_reg[5]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.188ns (17.632%)  route 5.550ns (82.368%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.761     7.427    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.153     7.580 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376     8.955    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331     9.286 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668     9.954    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    10.078 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    11.824    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    14.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.879    
                         clock uncertainty           -0.184    14.695    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    14.531    CI1/SPI_Instance2/rx_reg[6]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.188ns (17.632%)  route 5.550ns (82.368%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.761     7.427    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.153     7.580 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376     8.955    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331     9.286 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668     9.954    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    10.078 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    11.824    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    14.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.879    
                         clock uncertainty           -0.184    14.695    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    14.531    CI1/SPI_Instance2/rx_reg[7]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             2.706ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.188ns (17.632%)  route 5.550ns (82.368%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.761     7.427    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.153     7.580 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376     8.955    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331     9.286 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668     9.954    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    10.078 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    11.824    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    14.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.879    
                         clock uncertainty           -0.184    14.695    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    14.531    CI1/SPI_Instance2/rx_reg[8]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  2.706    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.188ns (18.619%)  route 5.192ns (81.381%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.761     7.427    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.153     7.580 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376     8.955    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331     9.286 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668     9.954    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    10.078 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.389    11.467    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X43Y25         FDRE                                         r  CI1/SPI_Instance2/rx_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.430    14.771    CI1/SPI_Instance2/clk_out1
    SLICE_X43Y25         FDRE                                         r  CI1/SPI_Instance2/rx_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.867    
                         clock uncertainty           -0.184    14.683    
    SLICE_X43Y25         FDRE (Setup_fdre_C_CE)      -0.202    14.481    CI1/SPI_Instance2/rx_reg[9]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -11.467    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance1/rxBuffer_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.952ns (15.064%)  route 5.368ns (84.936%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.761     7.427    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124     7.551 r  CI1/FMS00/t_cnt[7]_i_1/O
                         net (fo=9, routed)           0.854     8.404    CI1/FMS00/EN_timers[0]
    SLICE_X38Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.528 r  CI1/FMS00/incrementa_iteraciones_reg_i_4/O
                         net (fo=14, routed)          1.187     9.716    CI1/SPI_Instance1/stop3_out
    SLICE_X42Y40         LUT5 (Prop_lut5_I4_O)        0.124     9.840 r  CI1/SPI_Instance1/rxBuffer[14]_i_1/O
                         net (fo=15, routed)          1.566    11.406    CI1/SPI_Instance1/rxBuffer[14]_i_1_n_0
    SLICE_X43Y11         FDRE                                         r  CI1/SPI_Instance1/rxBuffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.444    14.785    CI1/SPI_Instance1/clk_out1
    SLICE_X43Y11         FDRE                                         r  CI1/SPI_Instance1/rxBuffer_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.881    
                         clock uncertainty           -0.184    14.697    
    SLICE_X43Y11         FDRE (Setup_fdre_C_CE)      -0.202    14.495    CI1/SPI_Instance1/rxBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance1/rxBuffer_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.952ns (15.064%)  route 5.368ns (84.936%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.761     7.427    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124     7.551 r  CI1/FMS00/t_cnt[7]_i_1/O
                         net (fo=9, routed)           0.854     8.404    CI1/FMS00/EN_timers[0]
    SLICE_X38Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.528 r  CI1/FMS00/incrementa_iteraciones_reg_i_4/O
                         net (fo=14, routed)          1.187     9.716    CI1/SPI_Instance1/stop3_out
    SLICE_X42Y40         LUT5 (Prop_lut5_I4_O)        0.124     9.840 r  CI1/SPI_Instance1/rxBuffer[14]_i_1/O
                         net (fo=15, routed)          1.566    11.406    CI1/SPI_Instance1/rxBuffer[14]_i_1_n_0
    SLICE_X43Y11         FDRE                                         r  CI1/SPI_Instance1/rxBuffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.444    14.785    CI1/SPI_Instance1/clk_out1
    SLICE_X43Y11         FDRE                                         r  CI1/SPI_Instance1/rxBuffer_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.881    
                         clock uncertainty           -0.184    14.697    
    SLICE_X43Y11         FDRE (Setup_fdre_C_CE)      -0.202    14.495    CI1/SPI_Instance1/rxBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance1/rxBuffer_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.952ns (15.064%)  route 5.368ns (84.936%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.761     7.427    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124     7.551 r  CI1/FMS00/t_cnt[7]_i_1/O
                         net (fo=9, routed)           0.854     8.404    CI1/FMS00/EN_timers[0]
    SLICE_X38Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.528 r  CI1/FMS00/incrementa_iteraciones_reg_i_4/O
                         net (fo=14, routed)          1.187     9.716    CI1/SPI_Instance1/stop3_out
    SLICE_X42Y40         LUT5 (Prop_lut5_I4_O)        0.124     9.840 r  CI1/SPI_Instance1/rxBuffer[14]_i_1/O
                         net (fo=15, routed)          1.566    11.406    CI1/SPI_Instance1/rxBuffer[14]_i_1_n_0
    SLICE_X43Y11         FDRE                                         r  CI1/SPI_Instance1/rxBuffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.444    14.785    CI1/SPI_Instance1/clk_out1
    SLICE_X43Y11         FDRE                                         r  CI1/SPI_Instance1/rxBuffer_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.881    
                         clock uncertainty           -0.184    14.697    
    SLICE_X43Y11         FDRE (Setup_fdre_C_CE)      -0.202    14.495    CI1/SPI_Instance1/rxBuffer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  3.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.157ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/receive_transmit_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.784ns  (logic 0.322ns (41.054%)  route 0.462ns (58.946%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 11.960 - 10.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 21.446 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563    21.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X38Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164    21.610 r  CI1/FMS00/FSM_onehot_PS_reg[4]/Q
                         net (fo=5, routed)           0.295    21.905    CI1/FMS00/FSM_onehot_PS_reg_n_0_[4]
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.045    21.950 r  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          0.167    22.117    CI1/SPI_Instance2/stop1_out
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.113    22.230 r  CI1/SPI_Instance2/receive_transmit_i_1__0/O
                         net (fo=1, routed)           0.000    22.230    CI1/SPI_Instance2/receive_transmit_i_1__0_n_0
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/receive_transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.833    11.960    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/receive_transmit_reg/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.764    
                         clock uncertainty            0.184    11.948    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.125    12.073    CI1/SPI_Instance2/receive_transmit_reg
  -------------------------------------------------------------------
                         required time                        -12.073    
                         arrival time                          22.230    
  -------------------------------------------------------------------
                         slack                                 10.157    

Slack (MET) :             10.213ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance4/clk_toggles_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.617ns  (logic 0.232ns (37.591%)  route 0.385ns (62.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 21.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.562    21.445    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.128    21.573 r  CI1/FMS00/FSM_onehot_PS_reg[8]/Q
                         net (fo=5, routed)           0.116    21.689    CI1/FMS00/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X39Y41         LUT5 (Prop_lut5_I1_O)        0.104    21.793 r  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          0.269    22.062    CI1/SPI_Instance4/E[0]
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.831    11.958    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.762    
                         clock uncertainty            0.184    11.946    
    SLICE_X43Y39         FDRE (Hold_fdre_C_CE)       -0.097    11.849    CI1/SPI_Instance4/clk_toggles_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.849    
                         arrival time                          22.062    
  -------------------------------------------------------------------
                         slack                                 10.213    

Slack (MET) :             10.213ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance4/clk_toggles_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.617ns  (logic 0.232ns (37.591%)  route 0.385ns (62.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 21.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.562    21.445    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.128    21.573 r  CI1/FMS00/FSM_onehot_PS_reg[8]/Q
                         net (fo=5, routed)           0.116    21.689    CI1/FMS00/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X39Y41         LUT5 (Prop_lut5_I1_O)        0.104    21.793 r  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          0.269    22.062    CI1/SPI_Instance4/E[0]
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.831    11.958    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.762    
                         clock uncertainty            0.184    11.946    
    SLICE_X43Y39         FDRE (Hold_fdre_C_CE)       -0.097    11.849    CI1/SPI_Instance4/clk_toggles_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.849    
                         arrival time                          22.062    
  -------------------------------------------------------------------
                         slack                                 10.213    

Slack (MET) :             10.213ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance4/clk_toggles_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.617ns  (logic 0.232ns (37.591%)  route 0.385ns (62.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 21.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.562    21.445    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.128    21.573 r  CI1/FMS00/FSM_onehot_PS_reg[8]/Q
                         net (fo=5, routed)           0.116    21.689    CI1/FMS00/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X39Y41         LUT5 (Prop_lut5_I1_O)        0.104    21.793 r  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          0.269    22.062    CI1/SPI_Instance4/E[0]
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.831    11.958    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.762    
                         clock uncertainty            0.184    11.946    
    SLICE_X43Y39         FDRE (Hold_fdre_C_CE)       -0.097    11.849    CI1/SPI_Instance4/clk_toggles_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.849    
                         arrival time                          22.062    
  -------------------------------------------------------------------
                         slack                                 10.213    

Slack (MET) :             10.213ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance4/clk_toggles_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.617ns  (logic 0.232ns (37.591%)  route 0.385ns (62.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 21.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.562    21.445    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.128    21.573 r  CI1/FMS00/FSM_onehot_PS_reg[8]/Q
                         net (fo=5, routed)           0.116    21.689    CI1/FMS00/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X39Y41         LUT5 (Prop_lut5_I1_O)        0.104    21.793 r  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          0.269    22.062    CI1/SPI_Instance4/E[0]
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.831    11.958    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.762    
                         clock uncertainty            0.184    11.946    
    SLICE_X43Y39         FDRE (Hold_fdre_C_CE)       -0.097    11.849    CI1/SPI_Instance4/clk_toggles_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.849    
                         arrival time                          22.062    
  -------------------------------------------------------------------
                         slack                                 10.213    

Slack (MET) :             10.213ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance4/clk_toggles_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.617ns  (logic 0.232ns (37.591%)  route 0.385ns (62.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 21.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.562    21.445    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.128    21.573 r  CI1/FMS00/FSM_onehot_PS_reg[8]/Q
                         net (fo=5, routed)           0.116    21.689    CI1/FMS00/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X39Y41         LUT5 (Prop_lut5_I1_O)        0.104    21.793 r  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          0.269    22.062    CI1/SPI_Instance4/E[0]
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.831    11.958    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.762    
                         clock uncertainty            0.184    11.946    
    SLICE_X43Y39         FDRE (Hold_fdre_C_CE)       -0.097    11.849    CI1/SPI_Instance4/clk_toggles_reg[4]
  -------------------------------------------------------------------
                         required time                        -11.849    
                         arrival time                          22.062    
  -------------------------------------------------------------------
                         slack                                 10.213    

Slack (MET) :             10.235ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance4/receive_transmit_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.834ns  (logic 0.342ns (41.029%)  route 0.492ns (58.971%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    1.445ns = ( 21.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.562    21.445    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.128    21.573 r  CI1/FMS00/FSM_onehot_PS_reg[8]/Q
                         net (fo=5, routed)           0.116    21.689    CI1/FMS00/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X39Y41         LUT5 (Prop_lut5_I1_O)        0.104    21.793 r  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          0.376    22.169    CI1/SPI_Instance4/stop5_out
    SLICE_X40Y38         LUT3 (Prop_lut3_I0_O)        0.110    22.279 r  CI1/SPI_Instance4/receive_transmit_i_1__2/O
                         net (fo=1, routed)           0.000    22.279    CI1/SPI_Instance4/receive_transmit_i_1__2_n_0
    SLICE_X40Y38         FDRE                                         r  CI1/SPI_Instance4/receive_transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.831    11.958    CI1/SPI_Instance4/clk_out1
    SLICE_X40Y38         FDRE                                         r  CI1/SPI_Instance4/receive_transmit_reg/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.762    
                         clock uncertainty            0.184    11.946    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.098    12.044    CI1/SPI_Instance4/receive_transmit_reg
  -------------------------------------------------------------------
                         required time                        -12.044    
                         arrival time                          22.279    
  -------------------------------------------------------------------
                         slack                                 10.235    

Slack (MET) :             10.248ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance1/clk_toggles_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.717ns  (logic 0.247ns (34.459%)  route 0.470ns (65.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 21.446 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563    21.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X38Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.148    21.594 r  CI1/FMS00/FSM_onehot_PS_reg[2]/Q
                         net (fo=4, routed)           0.180    21.774    CI1/FMS00/FSM_onehot_PS_reg_n_0_[2]
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.099    21.873 r  CI1/FMS00/incrementa_iteraciones_reg_i_4/O
                         net (fo=14, routed)          0.290    22.163    CI1/SPI_Instance1/E[0]
    SLICE_X43Y40         FDRE                                         r  CI1/SPI_Instance1/clk_toggles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.832    11.959    CI1/SPI_Instance1/clk_out1
    SLICE_X43Y40         FDRE                                         r  CI1/SPI_Instance1/clk_toggles_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.763    
                         clock uncertainty            0.184    11.947    
    SLICE_X43Y40         FDRE (Hold_fdre_C_CE)       -0.032    11.915    CI1/SPI_Instance1/clk_toggles_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.915    
                         arrival time                          22.163    
  -------------------------------------------------------------------
                         slack                                 10.248    

Slack (MET) :             10.248ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance1/clk_toggles_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.717ns  (logic 0.247ns (34.459%)  route 0.470ns (65.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 21.446 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563    21.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X38Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.148    21.594 r  CI1/FMS00/FSM_onehot_PS_reg[2]/Q
                         net (fo=4, routed)           0.180    21.774    CI1/FMS00/FSM_onehot_PS_reg_n_0_[2]
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.099    21.873 r  CI1/FMS00/incrementa_iteraciones_reg_i_4/O
                         net (fo=14, routed)          0.290    22.163    CI1/SPI_Instance1/E[0]
    SLICE_X43Y40         FDRE                                         r  CI1/SPI_Instance1/clk_toggles_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.832    11.959    CI1/SPI_Instance1/clk_out1
    SLICE_X43Y40         FDRE                                         r  CI1/SPI_Instance1/clk_toggles_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.763    
                         clock uncertainty            0.184    11.947    
    SLICE_X43Y40         FDRE (Hold_fdre_C_CE)       -0.032    11.915    CI1/SPI_Instance1/clk_toggles_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.915    
                         arrival time                          22.163    
  -------------------------------------------------------------------
                         slack                                 10.248    

Slack (MET) :             10.248ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance1/clk_toggles_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out3_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.717ns  (logic 0.247ns (34.459%)  route 0.470ns (65.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 21.446 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563    21.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X38Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.148    21.594 r  CI1/FMS00/FSM_onehot_PS_reg[2]/Q
                         net (fo=4, routed)           0.180    21.774    CI1/FMS00/FSM_onehot_PS_reg_n_0_[2]
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.099    21.873 r  CI1/FMS00/incrementa_iteraciones_reg_i_4/O
                         net (fo=14, routed)          0.290    22.163    CI1/SPI_Instance1/E[0]
    SLICE_X43Y40         FDRE                                         r  CI1/SPI_Instance1/clk_toggles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.832    11.959    CI1/SPI_Instance1/clk_out1
    SLICE_X43Y40         FDRE                                         r  CI1/SPI_Instance1/clk_toggles_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.763    
                         clock uncertainty            0.184    11.947    
    SLICE_X43Y40         FDRE (Hold_fdre_C_CE)       -0.032    11.915    CI1/SPI_Instance1/clk_toggles_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.915    
                         arrival time                          22.163    
  -------------------------------------------------------------------
                         slack                                 10.248    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.214ns (18.859%)  route 5.223ns (81.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.251     5.772    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.896 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.755     6.651    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y44         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.518     7.169 f  CI1/TIMER2/Count0/t_cnt_reg[5]/Q
                         net (fo=4, routed)           0.836     8.005    CI1/TIMER2/Count0/t_cnt_reg[5]
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.129 r  CI1/TIMER2/Count0/incrementa_iteraciones_reg_i_9/O
                         net (fo=1, routed)           0.598     8.727    CI1/FMS00/FSM_onehot_PS_reg[9]_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.117     8.844 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    10.220    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    10.551 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    11.218    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.342 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    13.089    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    14.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.879    
                         clock uncertainty           -0.184    14.695    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    14.531    CI1/SPI_Instance2/rx_reg[3]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.214ns (18.859%)  route 5.223ns (81.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.251     5.772    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.896 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.755     6.651    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y44         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.518     7.169 f  CI1/TIMER2/Count0/t_cnt_reg[5]/Q
                         net (fo=4, routed)           0.836     8.005    CI1/TIMER2/Count0/t_cnt_reg[5]
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.129 r  CI1/TIMER2/Count0/incrementa_iteraciones_reg_i_9/O
                         net (fo=1, routed)           0.598     8.727    CI1/FMS00/FSM_onehot_PS_reg[9]_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.117     8.844 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    10.220    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    10.551 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    11.218    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.342 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    13.089    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    14.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.879    
                         clock uncertainty           -0.184    14.695    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    14.531    CI1/SPI_Instance2/rx_reg[4]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.214ns (18.859%)  route 5.223ns (81.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.251     5.772    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.896 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.755     6.651    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y44         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.518     7.169 f  CI1/TIMER2/Count0/t_cnt_reg[5]/Q
                         net (fo=4, routed)           0.836     8.005    CI1/TIMER2/Count0/t_cnt_reg[5]
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.129 r  CI1/TIMER2/Count0/incrementa_iteraciones_reg_i_9/O
                         net (fo=1, routed)           0.598     8.727    CI1/FMS00/FSM_onehot_PS_reg[9]_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.117     8.844 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    10.220    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    10.551 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    11.218    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.342 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    13.089    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    14.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.879    
                         clock uncertainty           -0.184    14.695    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    14.531    CI1/SPI_Instance2/rx_reg[5]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.214ns (18.859%)  route 5.223ns (81.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.251     5.772    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.896 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.755     6.651    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y44         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.518     7.169 f  CI1/TIMER2/Count0/t_cnt_reg[5]/Q
                         net (fo=4, routed)           0.836     8.005    CI1/TIMER2/Count0/t_cnt_reg[5]
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.129 r  CI1/TIMER2/Count0/incrementa_iteraciones_reg_i_9/O
                         net (fo=1, routed)           0.598     8.727    CI1/FMS00/FSM_onehot_PS_reg[9]_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.117     8.844 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    10.220    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    10.551 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    11.218    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.342 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    13.089    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    14.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.879    
                         clock uncertainty           -0.184    14.695    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    14.531    CI1/SPI_Instance2/rx_reg[6]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.214ns (18.859%)  route 5.223ns (81.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.251     5.772    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.896 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.755     6.651    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y44         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.518     7.169 f  CI1/TIMER2/Count0/t_cnt_reg[5]/Q
                         net (fo=4, routed)           0.836     8.005    CI1/TIMER2/Count0/t_cnt_reg[5]
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.129 r  CI1/TIMER2/Count0/incrementa_iteraciones_reg_i_9/O
                         net (fo=1, routed)           0.598     8.727    CI1/FMS00/FSM_onehot_PS_reg[9]_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.117     8.844 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    10.220    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    10.551 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    11.218    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.342 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    13.089    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    14.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.879    
                         clock uncertainty           -0.184    14.695    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    14.531    CI1/SPI_Instance2/rx_reg[7]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/rx_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.214ns (18.859%)  route 5.223ns (81.141%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.251     5.772    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.896 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.755     6.651    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y44         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.518     7.169 f  CI1/TIMER2/Count0/t_cnt_reg[5]/Q
                         net (fo=4, routed)           0.836     8.005    CI1/TIMER2/Count0/t_cnt_reg[5]
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.124     8.129 r  CI1/TIMER2/Count0/incrementa_iteraciones_reg_i_9/O
                         net (fo=1, routed)           0.598     8.727    CI1/FMS00/FSM_onehot_PS_reg[9]_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.117     8.844 f  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          1.376    10.220    CI1/SPI_Instance2/stop1_out
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.331    10.551 r  CI1/SPI_Instance2/INT_ss_n_i_2/O
                         net (fo=4, routed)           0.668    11.218    CI1/SPI_Instance2/INT_ss_n_i_2_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.342 r  CI1/SPI_Instance2/rx[14]_i_1__0/O
                         net (fo=15, routed)          1.746    13.089    CI1/SPI_Instance2/rx[14]_i_1__0_n_0
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    14.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.879    
                         clock uncertainty           -0.184    14.695    
    SLICE_X42Y14         FDRE (Setup_fdre_C_CE)      -0.164    14.531    CI1/SPI_Instance2/rx_reg[8]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -13.089    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance4/rx_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.320ns (21.399%)  route 4.848ns (78.601%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    6.799ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.419     7.218 f  CI1/TIMER4/Count0/t_cnt_reg[4]/Q
                         net (fo=5, routed)           1.027     8.245    CI1/TIMER4/Count0/t_cnt_reg[4]
    SLICE_X38Y41         LUT4 (Prop_lut4_I1_O)        0.296     8.541 r  CI1/TIMER4/Count0/incrementa_iteraciones_reg_i_7/O
                         net (fo=1, routed)           0.865     9.406    CI1/FMS00/FSM_onehot_PS_reg[9]_3
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.154     9.560 f  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          1.064    10.625    CI1/SPI_Instance4/stop5_out
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.327    10.952 r  CI1/SPI_Instance4/INT_ss_n_i_2__1/O
                         net (fo=4, routed)           0.316    11.268    CI1/SPI_Instance4/INT_ss_n_i_2__1_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.124    11.392 r  CI1/SPI_Instance4/rx[14]_i_1__2/O
                         net (fo=15, routed)          1.576    12.968    CI1/SPI_Instance4/rx[14]_i_1__2_n_0
    SLICE_X41Y11         FDRE                                         r  CI1/SPI_Instance4/rx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.444    14.785    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y11         FDRE                                         r  CI1/SPI_Instance4/rx_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.881    
                         clock uncertainty           -0.184    14.697    
    SLICE_X41Y11         FDRE (Setup_fdre_C_CE)      -0.202    14.495    CI1/SPI_Instance4/rx_reg[3]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                         -12.968    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance4/rx_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.320ns (21.399%)  route 4.848ns (78.601%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    6.799ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.419     7.218 f  CI1/TIMER4/Count0/t_cnt_reg[4]/Q
                         net (fo=5, routed)           1.027     8.245    CI1/TIMER4/Count0/t_cnt_reg[4]
    SLICE_X38Y41         LUT4 (Prop_lut4_I1_O)        0.296     8.541 r  CI1/TIMER4/Count0/incrementa_iteraciones_reg_i_7/O
                         net (fo=1, routed)           0.865     9.406    CI1/FMS00/FSM_onehot_PS_reg[9]_3
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.154     9.560 f  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          1.064    10.625    CI1/SPI_Instance4/stop5_out
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.327    10.952 r  CI1/SPI_Instance4/INT_ss_n_i_2__1/O
                         net (fo=4, routed)           0.316    11.268    CI1/SPI_Instance4/INT_ss_n_i_2__1_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.124    11.392 r  CI1/SPI_Instance4/rx[14]_i_1__2/O
                         net (fo=15, routed)          1.576    12.968    CI1/SPI_Instance4/rx[14]_i_1__2_n_0
    SLICE_X41Y11         FDRE                                         r  CI1/SPI_Instance4/rx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.444    14.785    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y11         FDRE                                         r  CI1/SPI_Instance4/rx_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.881    
                         clock uncertainty           -0.184    14.697    
    SLICE_X41Y11         FDRE (Setup_fdre_C_CE)      -0.202    14.495    CI1/SPI_Instance4/rx_reg[4]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                         -12.968    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance4/rx_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.320ns (21.399%)  route 4.848ns (78.601%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    6.799ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.419     7.218 f  CI1/TIMER4/Count0/t_cnt_reg[4]/Q
                         net (fo=5, routed)           1.027     8.245    CI1/TIMER4/Count0/t_cnt_reg[4]
    SLICE_X38Y41         LUT4 (Prop_lut4_I1_O)        0.296     8.541 r  CI1/TIMER4/Count0/incrementa_iteraciones_reg_i_7/O
                         net (fo=1, routed)           0.865     9.406    CI1/FMS00/FSM_onehot_PS_reg[9]_3
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.154     9.560 f  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          1.064    10.625    CI1/SPI_Instance4/stop5_out
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.327    10.952 r  CI1/SPI_Instance4/INT_ss_n_i_2__1/O
                         net (fo=4, routed)           0.316    11.268    CI1/SPI_Instance4/INT_ss_n_i_2__1_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.124    11.392 r  CI1/SPI_Instance4/rx[14]_i_1__2/O
                         net (fo=15, routed)          1.576    12.968    CI1/SPI_Instance4/rx[14]_i_1__2_n_0
    SLICE_X41Y11         FDRE                                         r  CI1/SPI_Instance4/rx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.444    14.785    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y11         FDRE                                         r  CI1/SPI_Instance4/rx_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.881    
                         clock uncertainty           -0.184    14.697    
    SLICE_X41Y11         FDRE (Setup_fdre_C_CE)      -0.202    14.495    CI1/SPI_Instance4/rx_reg[5]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                         -12.968    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance4/rx_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.320ns (21.399%)  route 4.848ns (78.601%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    6.799ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.419     7.218 f  CI1/TIMER4/Count0/t_cnt_reg[4]/Q
                         net (fo=5, routed)           1.027     8.245    CI1/TIMER4/Count0/t_cnt_reg[4]
    SLICE_X38Y41         LUT4 (Prop_lut4_I1_O)        0.296     8.541 r  CI1/TIMER4/Count0/incrementa_iteraciones_reg_i_7/O
                         net (fo=1, routed)           0.865     9.406    CI1/FMS00/FSM_onehot_PS_reg[9]_3
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.154     9.560 f  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          1.064    10.625    CI1/SPI_Instance4/stop5_out
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.327    10.952 r  CI1/SPI_Instance4/INT_ss_n_i_2__1/O
                         net (fo=4, routed)           0.316    11.268    CI1/SPI_Instance4/INT_ss_n_i_2__1_n_0
    SLICE_X43Y37         LUT2 (Prop_lut2_I1_O)        0.124    11.392 r  CI1/SPI_Instance4/rx[14]_i_1__2/O
                         net (fo=15, routed)          1.576    12.968    CI1/SPI_Instance4/rx[14]_i_1__2_n_0
    SLICE_X41Y11         FDRE                                         r  CI1/SPI_Instance4/rx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.444    14.785    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y11         FDRE                                         r  CI1/SPI_Instance4/rx_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.096    14.881    
                         clock uncertainty           -0.184    14.697    
    SLICE_X41Y11         FDRE (Setup_fdre_C_CE)      -0.202    14.495    CI1/SPI_Instance4/rx_reg[6]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                         -12.968    
  -------------------------------------------------------------------
                         slack                                  1.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.773ns  (arrival time - required time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/receive_transmit_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.923ns  (logic 0.371ns (40.176%)  route 0.552ns (59.824%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 11.960 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns = ( 21.922 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.759    21.643    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.045    21.688 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.234    21.922    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164    22.086 r  CI1/TIMER2/Count0/t_cnt_reg[7]/Q
                         net (fo=3, routed)           0.175    22.262    CI1/TIMER2/Count0/t_cnt_reg[7]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.045    22.307 f  CI1/TIMER2/Count0/incrementa_iteraciones_reg_i_9/O
                         net (fo=1, routed)           0.210    22.517    CI1/FMS00/FSM_onehot_PS_reg[9]_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.049    22.566 r  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          0.167    22.733    CI1/SPI_Instance2/stop1_out
    SLICE_X42Y43         LUT3 (Prop_lut3_I0_O)        0.113    22.846 r  CI1/SPI_Instance2/receive_transmit_i_1__0/O
                         net (fo=1, routed)           0.000    22.846    CI1/SPI_Instance2/receive_transmit_i_1__0_n_0
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/receive_transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.833    11.960    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/receive_transmit_reg/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.764    
                         clock uncertainty            0.184    11.948    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.125    12.073    CI1/SPI_Instance2/receive_transmit_reg
  -------------------------------------------------------------------
                         required time                        -12.073    
                         arrival time                          22.846    
  -------------------------------------------------------------------
                         slack                                 10.773    

Slack (MET) :             10.994ns  (arrival time - required time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/clk_toggles_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.919ns  (logic 0.258ns (28.084%)  route 0.661ns (71.917%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns = ( 21.922 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.759    21.643    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.045    21.688 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.234    21.922    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164    22.086 r  CI1/TIMER2/Count0/t_cnt_reg[7]/Q
                         net (fo=3, routed)           0.175    22.262    CI1/TIMER2/Count0/t_cnt_reg[7]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.045    22.307 f  CI1/TIMER2/Count0/incrementa_iteraciones_reg_i_9/O
                         net (fo=1, routed)           0.210    22.517    CI1/FMS00/FSM_onehot_PS_reg[9]_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.049    22.566 r  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          0.275    22.841    CI1/SPI_Instance2/E[0]
    SLICE_X43Y42         FDRE                                         r  CI1/SPI_Instance2/clk_toggles_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.832    11.959    CI1/SPI_Instance2/clk_out1
    SLICE_X43Y42         FDRE                                         r  CI1/SPI_Instance2/clk_toggles_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.763    
                         clock uncertainty            0.184    11.947    
    SLICE_X43Y42         FDRE (Hold_fdre_C_CE)       -0.100    11.847    CI1/SPI_Instance2/clk_toggles_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.847    
                         arrival time                          22.841    
  -------------------------------------------------------------------
                         slack                                 10.994    

Slack (MET) :             10.994ns  (arrival time - required time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/clk_toggles_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.919ns  (logic 0.258ns (28.084%)  route 0.661ns (71.917%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns = ( 21.922 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.759    21.643    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.045    21.688 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.234    21.922    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164    22.086 r  CI1/TIMER2/Count0/t_cnt_reg[7]/Q
                         net (fo=3, routed)           0.175    22.262    CI1/TIMER2/Count0/t_cnt_reg[7]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.045    22.307 f  CI1/TIMER2/Count0/incrementa_iteraciones_reg_i_9/O
                         net (fo=1, routed)           0.210    22.517    CI1/FMS00/FSM_onehot_PS_reg[9]_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.049    22.566 r  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          0.275    22.841    CI1/SPI_Instance2/E[0]
    SLICE_X43Y42         FDRE                                         r  CI1/SPI_Instance2/clk_toggles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.832    11.959    CI1/SPI_Instance2/clk_out1
    SLICE_X43Y42         FDRE                                         r  CI1/SPI_Instance2/clk_toggles_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.763    
                         clock uncertainty            0.184    11.947    
    SLICE_X43Y42         FDRE (Hold_fdre_C_CE)       -0.100    11.847    CI1/SPI_Instance2/clk_toggles_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.847    
                         arrival time                          22.841    
  -------------------------------------------------------------------
                         slack                                 10.994    

Slack (MET) :             10.994ns  (arrival time - required time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/clk_toggles_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.919ns  (logic 0.258ns (28.084%)  route 0.661ns (71.917%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns = ( 21.922 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.759    21.643    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.045    21.688 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.234    21.922    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164    22.086 r  CI1/TIMER2/Count0/t_cnt_reg[7]/Q
                         net (fo=3, routed)           0.175    22.262    CI1/TIMER2/Count0/t_cnt_reg[7]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.045    22.307 f  CI1/TIMER2/Count0/incrementa_iteraciones_reg_i_9/O
                         net (fo=1, routed)           0.210    22.517    CI1/FMS00/FSM_onehot_PS_reg[9]_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.049    22.566 r  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          0.275    22.841    CI1/SPI_Instance2/E[0]
    SLICE_X43Y42         FDRE                                         r  CI1/SPI_Instance2/clk_toggles_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.832    11.959    CI1/SPI_Instance2/clk_out1
    SLICE_X43Y42         FDRE                                         r  CI1/SPI_Instance2/clk_toggles_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.763    
                         clock uncertainty            0.184    11.947    
    SLICE_X43Y42         FDRE (Hold_fdre_C_CE)       -0.100    11.847    CI1/SPI_Instance2/clk_toggles_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.847    
                         arrival time                          22.841    
  -------------------------------------------------------------------
                         slack                                 10.994    

Slack (MET) :             10.994ns  (arrival time - required time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/clk_toggles_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.919ns  (logic 0.258ns (28.084%)  route 0.661ns (71.917%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns = ( 21.922 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.759    21.643    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.045    21.688 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.234    21.922    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164    22.086 r  CI1/TIMER2/Count0/t_cnt_reg[7]/Q
                         net (fo=3, routed)           0.175    22.262    CI1/TIMER2/Count0/t_cnt_reg[7]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.045    22.307 f  CI1/TIMER2/Count0/incrementa_iteraciones_reg_i_9/O
                         net (fo=1, routed)           0.210    22.517    CI1/FMS00/FSM_onehot_PS_reg[9]_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.049    22.566 r  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          0.275    22.841    CI1/SPI_Instance2/E[0]
    SLICE_X43Y42         FDRE                                         r  CI1/SPI_Instance2/clk_toggles_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.832    11.959    CI1/SPI_Instance2/clk_out1
    SLICE_X43Y42         FDRE                                         r  CI1/SPI_Instance2/clk_toggles_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.763    
                         clock uncertainty            0.184    11.947    
    SLICE_X43Y42         FDRE (Hold_fdre_C_CE)       -0.100    11.847    CI1/SPI_Instance2/clk_toggles_reg[4]
  -------------------------------------------------------------------
                         required time                        -11.847    
                         arrival time                          22.841    
  -------------------------------------------------------------------
                         slack                                 10.994    

Slack (MET) :             11.058ns  (arrival time - required time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance2/clk_toggles_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.003ns  (logic 0.258ns (25.723%)  route 0.745ns (74.277%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 11.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.922ns = ( 21.922 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.759    21.643    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.045    21.688 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.234    21.922    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164    22.086 r  CI1/TIMER2/Count0/t_cnt_reg[7]/Q
                         net (fo=3, routed)           0.175    22.262    CI1/TIMER2/Count0/t_cnt_reg[7]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.045    22.307 f  CI1/TIMER2/Count0/incrementa_iteraciones_reg_i_9/O
                         net (fo=1, routed)           0.210    22.517    CI1/FMS00/FSM_onehot_PS_reg[9]_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.049    22.566 r  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          0.360    22.925    CI1/SPI_Instance2/E[0]
    SLICE_X42Y42         FDRE                                         r  CI1/SPI_Instance2/clk_toggles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.832    11.959    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y42         FDRE                                         r  CI1/SPI_Instance2/clk_toggles_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.763    
                         clock uncertainty            0.184    11.947    
    SLICE_X42Y42         FDRE (Hold_fdre_C_CE)       -0.080    11.867    CI1/SPI_Instance2/clk_toggles_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.867    
                         arrival time                          22.925    
  -------------------------------------------------------------------
                         slack                                 11.058    

Slack (MET) :             11.062ns  (arrival time - required time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance4/clk_toggles_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.989ns  (logic 0.252ns (25.468%)  route 0.737ns (74.532%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    1.921ns = ( 21.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.758    21.642    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.045    21.687 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.234    21.921    CI1/TIMER4/Count0/CLK0_out
    SLICE_X38Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    22.085 r  CI1/TIMER4/Count0/t_cnt_reg[7]/Q
                         net (fo=3, routed)           0.174    22.259    CI1/TIMER4/Count0/t_cnt_reg[7]
    SLICE_X38Y41         LUT4 (Prop_lut4_I2_O)        0.045    22.304 f  CI1/TIMER4/Count0/incrementa_iteraciones_reg_i_7/O
                         net (fo=1, routed)           0.294    22.599    CI1/FMS00/FSM_onehot_PS_reg[9]_3
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.043    22.642 r  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          0.269    22.911    CI1/SPI_Instance4/E[0]
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.831    11.958    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.762    
                         clock uncertainty            0.184    11.946    
    SLICE_X43Y39         FDRE (Hold_fdre_C_CE)       -0.097    11.849    CI1/SPI_Instance4/clk_toggles_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.849    
                         arrival time                          22.911    
  -------------------------------------------------------------------
                         slack                                 11.062    

Slack (MET) :             11.062ns  (arrival time - required time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance4/clk_toggles_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.989ns  (logic 0.252ns (25.468%)  route 0.737ns (74.532%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    1.921ns = ( 21.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.758    21.642    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.045    21.687 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.234    21.921    CI1/TIMER4/Count0/CLK0_out
    SLICE_X38Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    22.085 r  CI1/TIMER4/Count0/t_cnt_reg[7]/Q
                         net (fo=3, routed)           0.174    22.259    CI1/TIMER4/Count0/t_cnt_reg[7]
    SLICE_X38Y41         LUT4 (Prop_lut4_I2_O)        0.045    22.304 f  CI1/TIMER4/Count0/incrementa_iteraciones_reg_i_7/O
                         net (fo=1, routed)           0.294    22.599    CI1/FMS00/FSM_onehot_PS_reg[9]_3
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.043    22.642 r  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          0.269    22.911    CI1/SPI_Instance4/E[0]
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.831    11.958    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.762    
                         clock uncertainty            0.184    11.946    
    SLICE_X43Y39         FDRE (Hold_fdre_C_CE)       -0.097    11.849    CI1/SPI_Instance4/clk_toggles_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.849    
                         arrival time                          22.911    
  -------------------------------------------------------------------
                         slack                                 11.062    

Slack (MET) :             11.062ns  (arrival time - required time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance4/clk_toggles_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.989ns  (logic 0.252ns (25.468%)  route 0.737ns (74.532%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    1.921ns = ( 21.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.758    21.642    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.045    21.687 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.234    21.921    CI1/TIMER4/Count0/CLK0_out
    SLICE_X38Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    22.085 r  CI1/TIMER4/Count0/t_cnt_reg[7]/Q
                         net (fo=3, routed)           0.174    22.259    CI1/TIMER4/Count0/t_cnt_reg[7]
    SLICE_X38Y41         LUT4 (Prop_lut4_I2_O)        0.045    22.304 f  CI1/TIMER4/Count0/incrementa_iteraciones_reg_i_7/O
                         net (fo=1, routed)           0.294    22.599    CI1/FMS00/FSM_onehot_PS_reg[9]_3
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.043    22.642 r  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          0.269    22.911    CI1/SPI_Instance4/E[0]
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.831    11.958    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.762    
                         clock uncertainty            0.184    11.946    
    SLICE_X43Y39         FDRE (Hold_fdre_C_CE)       -0.097    11.849    CI1/SPI_Instance4/clk_toggles_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.849    
                         arrival time                          22.911    
  -------------------------------------------------------------------
                         slack                                 11.062    

Slack (MET) :             11.062ns  (arrival time - required time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/SPI_Instance4/clk_toggles_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out4_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.989ns  (logic 0.252ns (25.468%)  route 0.737ns (74.532%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    1.921ns = ( 21.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    21.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081    20.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    20.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    20.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.758    21.642    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.045    21.687 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.234    21.921    CI1/TIMER4/Count0/CLK0_out
    SLICE_X38Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    22.085 r  CI1/TIMER4/Count0/t_cnt_reg[7]/Q
                         net (fo=3, routed)           0.174    22.259    CI1/TIMER4/Count0/t_cnt_reg[7]
    SLICE_X38Y41         LUT4 (Prop_lut4_I2_O)        0.045    22.304 f  CI1/TIMER4/Count0/incrementa_iteraciones_reg_i_7/O
                         net (fo=1, routed)           0.294    22.599    CI1/FMS00/FSM_onehot_PS_reg[9]_3
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.043    22.642 r  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          0.269    22.911    CI1/SPI_Instance4/E[0]
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.831    11.958    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y39         FDRE                                         r  CI1/SPI_Instance4/clk_toggles_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.197    11.762    
                         clock uncertainty            0.184    11.946    
    SLICE_X43Y39         FDRE (Hold_fdre_C_CE)       -0.097    11.849    CI1/SPI_Instance4/clk_toggles_reg[3]
  -------------------------------------------------------------------
                         required time                        -11.849    
                         arrival time                          22.911    
  -------------------------------------------------------------------
                         slack                                 11.062    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance4/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R05_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.808ns  (logic 0.845ns (14.550%)  route 4.963ns (85.450%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 15.084 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.563    15.084    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.422    15.506 r  CI1/SPI_Instance4/INT_ss_n_reg/Q
                         net (fo=11, routed)          0.875    16.381    CI1/FMS00/CS4
    SLICE_X36Y38         LUT5 (Prop_lut5_I2_O)        0.299    16.680 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670    17.350    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124    17.474 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418    20.892    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[5]/C
                         clock pessimism              0.096    24.884    
                         clock uncertainty           -0.184    24.700    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.495    CI1/FMS00/R05_reg[5]
  -------------------------------------------------------------------
                         required time                         24.495    
                         arrival time                         -20.892    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance4/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R05_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.808ns  (logic 0.845ns (14.550%)  route 4.963ns (85.450%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 15.084 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.563    15.084    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.422    15.506 r  CI1/SPI_Instance4/INT_ss_n_reg/Q
                         net (fo=11, routed)          0.875    16.381    CI1/FMS00/CS4
    SLICE_X36Y38         LUT5 (Prop_lut5_I2_O)        0.299    16.680 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670    17.350    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124    17.474 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418    20.892    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[6]/C
                         clock pessimism              0.096    24.884    
                         clock uncertainty           -0.184    24.700    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.495    CI1/FMS00/R05_reg[6]
  -------------------------------------------------------------------
                         required time                         24.495    
                         arrival time                         -20.892    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance4/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R05_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.808ns  (logic 0.845ns (14.550%)  route 4.963ns (85.450%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 15.084 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.563    15.084    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.422    15.506 r  CI1/SPI_Instance4/INT_ss_n_reg/Q
                         net (fo=11, routed)          0.875    16.381    CI1/FMS00/CS4
    SLICE_X36Y38         LUT5 (Prop_lut5_I2_O)        0.299    16.680 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670    17.350    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124    17.474 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418    20.892    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[7]/C
                         clock pessimism              0.096    24.884    
                         clock uncertainty           -0.184    24.700    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.495    CI1/FMS00/R05_reg[7]
  -------------------------------------------------------------------
                         required time                         24.495    
                         arrival time                         -20.892    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance4/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R06_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.808ns  (logic 0.845ns (14.550%)  route 4.963ns (85.450%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 15.084 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.563    15.084    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.422    15.506 r  CI1/SPI_Instance4/INT_ss_n_reg/Q
                         net (fo=11, routed)          0.875    16.381    CI1/FMS00/CS4
    SLICE_X36Y38         LUT5 (Prop_lut5_I2_O)        0.299    16.680 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670    17.350    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124    17.474 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418    20.892    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R06_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R06_reg[5]/C
                         clock pessimism              0.096    24.884    
                         clock uncertainty           -0.184    24.700    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.495    CI1/FMS00/R06_reg[5]
  -------------------------------------------------------------------
                         required time                         24.495    
                         arrival time                         -20.892    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance4/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R07_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.808ns  (logic 0.845ns (14.550%)  route 4.963ns (85.450%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 15.084 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.563    15.084    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.422    15.506 r  CI1/SPI_Instance4/INT_ss_n_reg/Q
                         net (fo=11, routed)          0.875    16.381    CI1/FMS00/CS4
    SLICE_X36Y38         LUT5 (Prop_lut5_I2_O)        0.299    16.680 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670    17.350    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124    17.474 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418    20.892    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R07_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R07_reg[5]/C
                         clock pessimism              0.096    24.884    
                         clock uncertainty           -0.184    24.700    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.495    CI1/FMS00/R07_reg[5]
  -------------------------------------------------------------------
                         required time                         24.495    
                         arrival time                         -20.892    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance4/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R07_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.808ns  (logic 0.845ns (14.550%)  route 4.963ns (85.450%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 15.084 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.563    15.084    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.422    15.506 r  CI1/SPI_Instance4/INT_ss_n_reg/Q
                         net (fo=11, routed)          0.875    16.381    CI1/FMS00/CS4
    SLICE_X36Y38         LUT5 (Prop_lut5_I2_O)        0.299    16.680 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670    17.350    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124    17.474 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418    20.892    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R07_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R07_reg[6]/C
                         clock pessimism              0.096    24.884    
                         clock uncertainty           -0.184    24.700    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.495    CI1/FMS00/R07_reg[6]
  -------------------------------------------------------------------
                         required time                         24.495    
                         arrival time                         -20.892    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance4/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R08_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.808ns  (logic 0.845ns (14.550%)  route 4.963ns (85.450%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 15.084 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.563    15.084    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.422    15.506 r  CI1/SPI_Instance4/INT_ss_n_reg/Q
                         net (fo=11, routed)          0.875    16.381    CI1/FMS00/CS4
    SLICE_X36Y38         LUT5 (Prop_lut5_I2_O)        0.299    16.680 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670    17.350    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124    17.474 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418    20.892    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R08_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R08_reg[5]/C
                         clock pessimism              0.096    24.884    
                         clock uncertainty           -0.184    24.700    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.495    CI1/FMS00/R08_reg[5]
  -------------------------------------------------------------------
                         required time                         24.495    
                         arrival time                         -20.892    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance4/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R08_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.808ns  (logic 0.845ns (14.550%)  route 4.963ns (85.450%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 24.788 - 20.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 15.084 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.563    15.084    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.422    15.506 r  CI1/SPI_Instance4/INT_ss_n_reg/Q
                         net (fo=11, routed)          0.875    16.381    CI1/FMS00/CS4
    SLICE_X36Y38         LUT5 (Prop_lut5_I2_O)        0.299    16.680 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670    17.350    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124    17.474 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418    20.892    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R08_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447    24.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R08_reg[6]/C
                         clock pessimism              0.096    24.884    
                         clock uncertainty           -0.184    24.700    
    SLICE_X41Y6          FDRE (Setup_fdre_C_CE)      -0.205    24.495    CI1/FMS00/R08_reg[6]
  -------------------------------------------------------------------
                         required time                         24.495    
                         arrival time                         -20.892    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance4/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R05_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.752ns  (logic 0.845ns (14.690%)  route 4.907ns (85.310%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 15.084 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.563    15.084    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.422    15.506 r  CI1/SPI_Instance4/INT_ss_n_reg/Q
                         net (fo=11, routed)          0.875    16.381    CI1/FMS00/CS4
    SLICE_X36Y38         LUT5 (Prop_lut5_I2_O)        0.299    16.680 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670    17.350    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124    17.474 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.363    20.837    CI1/FMS00/R050
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R05_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446    24.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R05_reg[8]/C
                         clock pessimism              0.096    24.883    
                         clock uncertainty           -0.184    24.699    
    SLICE_X42Y8          FDRE (Setup_fdre_C_CE)      -0.169    24.530    CI1/FMS00/R05_reg[8]
  -------------------------------------------------------------------
                         required time                         24.530    
                         arrival time                         -20.837    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 CI1/SPI_Instance4/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R06_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.752ns  (logic 0.845ns (14.690%)  route 4.907ns (85.310%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    5.084ns = ( 15.084 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.563    15.084    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.422    15.506 r  CI1/SPI_Instance4/INT_ss_n_reg/Q
                         net (fo=11, routed)          0.875    16.381    CI1/FMS00/CS4
    SLICE_X36Y38         LUT5 (Prop_lut5_I2_O)        0.299    16.680 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670    17.350    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124    17.474 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.363    20.837    CI1/FMS00/R050
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R06_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446    24.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R06_reg[6]/C
                         clock pessimism              0.096    24.883    
                         clock uncertainty           -0.184    24.699    
    SLICE_X42Y8          FDRE (Setup_fdre_C_CE)      -0.169    24.530    CI1/FMS00/R06_reg[6]
  -------------------------------------------------------------------
                         required time                         24.530    
                         arrival time                         -20.837    
  -------------------------------------------------------------------
                         slack                                  3.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.677ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance2/rx_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R06_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.254ns  (logic 0.146ns (57.371%)  route 0.108ns (42.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns = ( 11.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.553    11.436    CI1/SPI_Instance2/clk_out1
    SLICE_X41Y28         FDRE                                         r  CI1/SPI_Instance2/rx_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.146    11.582 r  CI1/SPI_Instance2/rx_reg[13]/Q
                         net (fo=2, routed)           0.108    11.691    CI1/FMS00/R06_reg[14]_0[13]
    SLICE_X42Y29         FDRE                                         r  CI1/FMS00/R06_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.822     1.949    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y29         FDRE                                         r  CI1/FMS00/R06_reg[13]/C
                         clock pessimism             -0.197     1.753    
                         clock uncertainty            0.184     1.937    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.076     2.013    CI1/FMS00/R06_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                          11.691    
  -------------------------------------------------------------------
                         slack                                  9.677    

Slack (MET) :             9.686ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance4/rx_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R04_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.257ns  (logic 0.146ns (56.831%)  route 0.111ns (43.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.555    11.438    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y30         FDRE                                         r  CI1/SPI_Instance4/rx_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.146    11.584 r  CI1/SPI_Instance4/rx_reg[13]/Q
                         net (fo=2, routed)           0.111    11.695    CI1/FMS00/R08_reg[14]_0[13]
    SLICE_X41Y29         FDRE                                         r  CI1/FMS00/R04_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.822     1.949    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y29         FDRE                                         r  CI1/FMS00/R04_reg[13]/C
                         clock pessimism             -0.197     1.753    
                         clock uncertainty            0.184     1.937    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.072     2.009    CI1/FMS00/R04_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                          11.695    
  -------------------------------------------------------------------
                         slack                                  9.686    

Slack (MET) :             9.690ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance4/rx_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R04_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.327%)  route 0.113ns (43.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns = ( 11.434 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.551    11.434    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y26         FDRE                                         r  CI1/SPI_Instance4/rx_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.146    11.580 r  CI1/SPI_Instance4/rx_reg[12]/Q
                         net (fo=2, routed)           0.113    11.693    CI1/FMS00/R08_reg[14]_0[12]
    SLICE_X40Y26         FDRE                                         r  CI1/FMS00/R04_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.818     1.945    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X40Y26         FDRE                                         r  CI1/FMS00/R04_reg[12]/C
                         clock pessimism             -0.197     1.749    
                         clock uncertainty            0.184     1.933    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.070     2.003    CI1/FMS00/R04_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                          11.693    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.695ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance3/rx_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R03_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns = ( 11.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.559    11.442    CI1/SPI_Instance3/clk_out1
    SLICE_X43Y14         FDRE                                         r  CI1/SPI_Instance3/rx_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.146    11.588 r  CI1/SPI_Instance3/rx_reg[3]/Q
                         net (fo=2, routed)           0.110    11.698    CI1/FMS00/R07_reg[14]_0[3]
    SLICE_X42Y13         FDRE                                         r  CI1/FMS00/R03_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.828     1.955    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y13         FDRE                                         r  CI1/FMS00/R03_reg[3]/C
                         clock pessimism             -0.197     1.759    
                         clock uncertainty            0.184     1.943    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.060     2.003    CI1/FMS00/R03_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                          11.698    
  -------------------------------------------------------------------
                         slack                                  9.695    

Slack (MET) :             9.698ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance4/rx_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R08_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.275ns  (logic 0.146ns (53.115%)  route 0.129ns (46.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.555    11.438    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y30         FDRE                                         r  CI1/SPI_Instance4/rx_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.146    11.584 r  CI1/SPI_Instance4/rx_reg[14]/Q
                         net (fo=2, routed)           0.129    11.713    CI1/FMS00/R08_reg[14]_0[14]
    SLICE_X45Y30         FDRE                                         r  CI1/FMS00/R08_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.824     1.951    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X45Y30         FDRE                                         r  CI1/FMS00/R08_reg[14]/C
                         clock pessimism             -0.197     1.755    
                         clock uncertainty            0.184     1.939    
    SLICE_X45Y30         FDRE (Hold_fdre_C_D)         0.076     2.015    CI1/FMS00/R08_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                          11.713    
  -------------------------------------------------------------------
                         slack                                  9.698    

Slack (MET) :             9.698ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance2/rx_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R02_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.093%)  route 0.124ns (45.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.434ns = ( 11.434 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.551    11.434    CI1/SPI_Instance2/clk_out1
    SLICE_X43Y23         FDRE                                         r  CI1/SPI_Instance2/rx_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.146    11.580 r  CI1/SPI_Instance2/rx_reg[2]/Q
                         net (fo=2, routed)           0.124    11.704    CI1/FMS00/R06_reg[14]_0[2]
    SLICE_X45Y22         FDRE                                         r  CI1/FMS00/R02_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.821     1.948    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X45Y22         FDRE                                         r  CI1/FMS00/R02_reg[2]/C
                         clock pessimism             -0.197     1.752    
                         clock uncertainty            0.184     1.936    
    SLICE_X45Y22         FDRE (Hold_fdre_C_D)         0.070     2.006    CI1/FMS00/R02_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                          11.704    
  -------------------------------------------------------------------
                         slack                                  9.698    

Slack (MET) :             9.701ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance3/rx_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R03_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.289%)  route 0.128ns (46.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.433ns = ( 11.433 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.550    11.433    CI1/SPI_Instance3/clk_out1
    SLICE_X43Y24         FDRE                                         r  CI1/SPI_Instance3/rx_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.146    11.579 r  CI1/SPI_Instance3/rx_reg[10]/Q
                         net (fo=2, routed)           0.128    11.707    CI1/FMS00/R07_reg[14]_0[10]
    SLICE_X44Y23         FDRE                                         r  CI1/FMS00/R03_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.819     1.946    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X44Y23         FDRE                                         r  CI1/FMS00/R03_reg[10]/C
                         clock pessimism             -0.197     1.750    
                         clock uncertainty            0.184     1.934    
    SLICE_X44Y23         FDRE (Hold_fdre_C_D)         0.072     2.006    CI1/FMS00/R03_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                          11.707    
  -------------------------------------------------------------------
                         slack                                  9.701    

Slack (MET) :             9.709ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance2/rx_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R02_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.286ns  (logic 0.167ns (58.383%)  route 0.119ns (41.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns = ( 11.442 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.559    11.442    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y14         FDRE                                         r  CI1/SPI_Instance2/rx_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y14         FDRE (Prop_fdre_C_Q)         0.167    11.609 r  CI1/SPI_Instance2/rx_reg[3]/Q
                         net (fo=2, routed)           0.119    11.728    CI1/FMS00/R06_reg[14]_0[3]
    SLICE_X42Y13         FDRE                                         r  CI1/FMS00/R02_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.828     1.955    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y13         FDRE                                         r  CI1/FMS00/R02_reg[3]/C
                         clock pessimism             -0.197     1.759    
                         clock uncertainty            0.184     1.943    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.076     2.019    CI1/FMS00/R02_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                          11.728    
  -------------------------------------------------------------------
                         slack                                  9.709    

Slack (MET) :             9.709ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance2/rx_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R06_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.255ns  (logic 0.146ns (57.186%)  route 0.109ns (42.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns = ( 11.433 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.550    11.433    CI1/SPI_Instance2/clk_out1
    SLICE_X43Y25         FDRE                                         r  CI1/SPI_Instance2/rx_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.146    11.579 r  CI1/SPI_Instance2/rx_reg[9]/Q
                         net (fo=2, routed)           0.109    11.688    CI1/FMS00/R06_reg[14]_0[9]
    SLICE_X41Y25         FDRE                                         r  CI1/FMS00/R06_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.817     1.944    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y25         FDRE                                         r  CI1/FMS00/R06_reg[9]/C
                         clock pessimism             -0.197     1.748    
                         clock uncertainty            0.184     1.932    
    SLICE_X41Y25         FDRE (Hold_fdre_C_D)         0.047     1.979    CI1/FMS00/R06_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                          11.688    
  -------------------------------------------------------------------
                         slack                                  9.709    

Slack (MET) :             9.710ns  (arrival time - required time)
  Source:                 CI1/SPI_Instance3/rx_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/R03_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.276ns  (logic 0.167ns (60.438%)  route 0.109ns (39.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns = ( 11.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.553    11.436    CI1/SPI_Instance3/clk_out1
    SLICE_X38Y27         FDRE                                         r  CI1/SPI_Instance3/rx_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.167    11.603 r  CI1/SPI_Instance3/rx_reg[12]/Q
                         net (fo=2, routed)           0.109    11.712    CI1/FMS00/R07_reg[14]_0[12]
    SLICE_X37Y26         FDRE                                         r  CI1/FMS00/R03_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.817     1.944    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X37Y26         FDRE                                         r  CI1/FMS00/R03_reg[12]/C
                         clock pessimism             -0.197     1.748    
                         clock uncertainty            0.184     1.932    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.070     2.002    CI1/FMS00/R03_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                          11.712    
  -------------------------------------------------------------------
                         slack                                  9.710    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.885ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.108ns,  Total Violation       -0.215ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CI1/FMS01/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        1.474ns  (logic 0.642ns (43.564%)  route 0.832ns (56.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 24.772 - 20.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 18.402 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  CLK (IN)
                         net (fo=0)                   0.000    13.333    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    16.758    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.854 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    18.453    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    15.103 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    16.758    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    16.854 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    18.402    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    18.920 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.832    19.751    CI1/FMS01/E[0]
    SLICE_X30Y27         LUT5 (Prop_lut5_I2_O)        0.124    19.875 r  CI1/FMS01/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000    19.875    CI1/FMS01/NS[1]
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.431    24.772    CI1/FMS01/CLK
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.096    24.868    
                         clock uncertainty           -0.184    24.684    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)        0.077    24.761    CI1/FMS01/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         24.761    
                         arrival time                         -19.875    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CI1/FMS01/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        1.471ns  (logic 0.642ns (43.653%)  route 0.829ns (56.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 24.772 - 20.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 18.402 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W5                                                0.000    13.333 r  CLK (IN)
                         net (fo=0)                   0.000    13.333    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    14.792 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    16.758    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    16.854 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    18.453    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350    15.103 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    16.758    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    16.854 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    18.402    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    18.920 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.829    19.748    CI1/FMS01/E[0]
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.124    19.872 r  CI1/FMS01/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000    19.872    CI1/FMS01/NS[0]
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.431    24.772    CI1/FMS01/CLK
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.096    24.868    
                         clock uncertainty           -0.184    24.684    
    SLICE_X30Y27         FDCE (Setup_fdce_C_D)        0.081    24.765    CI1/FMS01/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -19.872    
  -------------------------------------------------------------------
                         slack                                  4.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.108ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CI1/FMS01/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.209ns (40.764%)  route 0.304ns (59.236%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.304     1.902    CI1/FMS01/E[0]
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.947 r  CI1/FMS01/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.947    CI1/FMS01/NS[0]
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.819     1.946    CI1/FMS01/CLK
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[0]/C
                         clock pessimism             -0.197     1.750    
                         clock uncertainty            0.184     1.934    
    SLICE_X30Y27         FDCE (Hold_fdce_C_D)         0.121     2.055    CI1/FMS01/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.106ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CI1/FMS01/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.685%)  route 0.305ns (59.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.305     1.903    CI1/FMS01/E[0]
    SLICE_X30Y27         LUT5 (Prop_lut5_I2_O)        0.045     1.948 r  CI1/FMS01/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.948    CI1/FMS01/NS[1]
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.819     1.946    CI1/FMS01/CLK
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[1]/C
                         clock pessimism             -0.197     1.750    
                         clock uncertainty            0.184     1.934    
    SLICE_X30Y27         FDCE (Hold_fdce_C_D)         0.120     2.054    CI1/FMS01/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                 -0.106    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.855ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.973ns  (required time - arrival time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/FSM_onehot_PS_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 1.196ns (30.235%)  route 2.760ns (69.765%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    6.799ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.419     7.218 f  CI1/TIMER4/Count0/t_cnt_reg[4]/Q
                         net (fo=5, routed)           1.027     8.245    CI1/TIMER4/Count0/t_cnt_reg[4]
    SLICE_X38Y41         LUT4 (Prop_lut4_I1_O)        0.296     8.541 r  CI1/TIMER4/Count0/incrementa_iteraciones_reg_i_7/O
                         net (fo=1, routed)           0.865     9.406    CI1/FMS00/FSM_onehot_PS_reg[9]_3
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.154     9.560 f  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          0.868    10.428    CI1/FMS00/FSM_onehot_PS_reg[7]_0[0]
    SLICE_X41Y41         LUT5 (Prop_lut5_I3_O)        0.327    10.755 r  CI1/FMS00/FSM_onehot_PS[10]_i_1/O
                         net (fo=1, routed)           0.000    10.755    CI1/FMS00/FSM_onehot_PS[10]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446    24.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
                         clock pessimism              0.096    24.883    
                         clock uncertainty           -0.184    24.699    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.029    24.728    CI1/FMS00/FSM_onehot_PS_reg[10]
  -------------------------------------------------------------------
                         required time                         24.728    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                 13.973    

Slack (MET) :             14.226ns  (required time - arrival time)
  Source:                 CI1/TIMER4/Count0/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/FSM_onehot_PS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 1.196ns (32.288%)  route 2.508ns (67.712%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 24.787 - 20.000 ) 
    Source Clock Delay      (SCD):    6.799ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.419     7.218 r  CI1/TIMER4/Count0/t_cnt_reg[4]/Q
                         net (fo=5, routed)           1.027     8.245    CI1/TIMER4/Count0/t_cnt_reg[4]
    SLICE_X38Y41         LUT4 (Prop_lut4_I1_O)        0.296     8.541 f  CI1/TIMER4/Count0/incrementa_iteraciones_reg_i_7/O
                         net (fo=1, routed)           0.865     9.406    CI1/FMS00/FSM_onehot_PS_reg[9]_3
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.154     9.560 r  CI1/FMS00/incrementa_iteraciones_reg_i_3/O
                         net (fo=11, routed)          0.616    10.177    CI1/FMS00/FSM_onehot_PS_reg[7]_0[0]
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.327    10.504 r  CI1/FMS00/FSM_onehot_PS[9]_i_1/O
                         net (fo=1, routed)           0.000    10.504    CI1/FMS00/FSM_onehot_PS[9]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446    24.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
                         clock pessimism              0.096    24.883    
                         clock uncertainty           -0.184    24.699    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.031    24.730    CI1/FMS00/FSM_onehot_PS_reg[9]
  -------------------------------------------------------------------
                         required time                         24.730    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                 14.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 CI1/TIMER3/Count0/t_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/FSM_onehot_PS_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.360ns (34.491%)  route 0.684ns (65.509%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.686     1.570    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.615 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.234     1.849    CI1/TIMER3/Count0/CLK0_out
    SLICE_X38Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164     2.013 f  CI1/TIMER3/Count0/t_cnt_reg[7]/Q
                         net (fo=3, routed)           0.175     2.189    CI1/TIMER3/Count0/t_cnt_reg[7]
    SLICE_X38Y42         LUT4 (Prop_lut4_I2_O)        0.045     2.234 r  CI1/TIMER3/Count0/incrementa_iteraciones_reg_i_6/O
                         net (fo=1, routed)           0.273     2.507    CI1/FMS00/FSM_onehot_PS_reg[9]_2
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.044     2.551 f  CI1/FMS00/incrementa_iteraciones_reg_i_2/O
                         net (fo=11, routed)          0.235     2.786    CI1/FMS00/FSM_onehot_PS_reg[5]_0[0]
    SLICE_X41Y41         LUT5 (Prop_lut5_I4_O)        0.107     2.893 r  CI1/FMS00/FSM_onehot_PS[10]_i_1/O
                         net (fo=1, routed)           0.000     2.893    CI1/FMS00/FSM_onehot_PS[10]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.832     1.959    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
                         clock pessimism             -0.197     1.763    
                         clock uncertainty            0.184     1.947    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.091     2.038    CI1/FMS00/FSM_onehot_PS_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 CI1/TIMER2/Count0/t_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/FSM_onehot_PS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.371ns (35.403%)  route 0.677ns (64.597%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           0.759     1.643    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.688 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.234     1.922    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164     2.086 r  CI1/TIMER2/Count0/t_cnt_reg[7]/Q
                         net (fo=3, routed)           0.175     2.262    CI1/TIMER2/Count0/t_cnt_reg[7]
    SLICE_X38Y45         LUT4 (Prop_lut4_I2_O)        0.045     2.307 f  CI1/TIMER2/Count0/incrementa_iteraciones_reg_i_9/O
                         net (fo=1, routed)           0.210     2.517    CI1/FMS00/FSM_onehot_PS_reg[9]_1
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.049     2.566 r  CI1/FMS00/incrementa_iteraciones_reg_i_5/O
                         net (fo=11, routed)          0.292     2.857    CI1/FMS00/FSM_onehot_PS_reg[3]_0[0]
    SLICE_X41Y41         LUT6 (Prop_lut6_I4_O)        0.113     2.970 r  CI1/FMS00/FSM_onehot_PS[9]_i_1/O
                         net (fo=1, routed)           0.000     2.970    CI1/FMS00/FSM_onehot_PS[9]_i_1_n_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.832     1.959    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
                         clock pessimism             -0.197     1.763    
                         clock uncertainty            0.184     1.947    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.092     2.039    CI1/FMS00/FSM_onehot_PS_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.931    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.177ns,  Total Violation        0.000ns
Hold  :           32  Failing Endpoints,  Worst Slack       -0.682ns,  Total Violation      -18.262ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.177ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.427%)  route 2.582ns (78.573%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.778     7.444    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.568 r  CI1/FMS00/t_cnt[7]_i_1__4/O
                         net (fo=8, routed)           0.804     8.372    CI1/TIMER1/Count0/E[0]
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[1]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X39Y47         FDCE (Setup_fdce_C_CE)      -0.205    25.549    CI1/TIMER1/Count0/t_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                 17.177    

Slack (MET) :             17.177ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.427%)  route 2.582ns (78.573%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.778     7.444    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.568 r  CI1/FMS00/t_cnt[7]_i_1__4/O
                         net (fo=8, routed)           0.804     8.372    CI1/TIMER1/Count0/E[0]
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[2]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X39Y47         FDCE (Setup_fdce_C_CE)      -0.205    25.549    CI1/TIMER1/Count0/t_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                 17.177    

Slack (MET) :             17.177ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.427%)  route 2.582ns (78.573%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.778     7.444    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.568 r  CI1/FMS00/t_cnt[7]_i_1__4/O
                         net (fo=8, routed)           0.804     8.372    CI1/TIMER1/Count0/E[0]
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[3]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X39Y47         FDCE (Setup_fdce_C_CE)      -0.205    25.549    CI1/TIMER1/Count0/t_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                 17.177    

Slack (MET) :             17.177ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.427%)  route 2.582ns (78.573%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.778     7.444    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.568 r  CI1/FMS00/t_cnt[7]_i_1__4/O
                         net (fo=8, routed)           0.804     8.372    CI1/TIMER1/Count0/E[0]
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[4]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X39Y47         FDCE (Setup_fdce_C_CE)      -0.205    25.549    CI1/TIMER1/Count0/t_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                 17.177    

Slack (MET) :             17.177ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 0.704ns (21.427%)  route 2.582ns (78.573%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.778     7.444    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.568 r  CI1/FMS00/t_cnt[7]_i_1__4/O
                         net (fo=8, routed)           0.804     8.372    CI1/TIMER1/Count0/E[0]
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[5]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X39Y47         FDCE (Setup_fdce_C_CE)      -0.205    25.549    CI1/TIMER1/Count0/t_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                 17.177    

Slack (MET) :             17.402ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.704ns (22.737%)  route 2.392ns (77.263%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.778     7.444    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.568 r  CI1/FMS00/t_cnt[7]_i_1__4/O
                         net (fo=8, routed)           0.615     8.183    CI1/TIMER1/Count0/E[0]
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[0]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X38Y47         FDCE (Setup_fdce_C_CE)      -0.169    25.585    CI1/TIMER1/Count0/t_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.585    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                 17.402    

Slack (MET) :             17.402ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.704ns (22.737%)  route 2.392ns (77.263%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.778     7.444    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.568 r  CI1/FMS00/t_cnt[7]_i_1__4/O
                         net (fo=8, routed)           0.615     8.183    CI1/TIMER1/Count0/E[0]
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[6]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X38Y47         FDCE (Setup_fdce_C_CE)      -0.169    25.585    CI1/TIMER1/Count0/t_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         25.585    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                 17.402    

Slack (MET) :             17.402ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.704ns (22.737%)  route 2.392ns (77.263%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.778     7.444    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124     7.568 r  CI1/FMS00/t_cnt[7]_i_1__4/O
                         net (fo=8, routed)           0.615     8.183    CI1/TIMER1/Count0/E[0]
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[7]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X38Y47         FDCE (Setup_fdce_C_CE)      -0.169    25.585    CI1/TIMER1/Count0/t_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         25.585    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                 17.402    

Slack (MET) :             17.668ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER2/Count0/t_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.704ns (24.954%)  route 2.117ns (75.046%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns = ( 25.834 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.761     7.427    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124     7.551 r  CI1/FMS00/t_cnt[7]_i_1/O
                         net (fo=9, routed)           0.357     7.907    CI1/TIMER2/Count0/E[0]
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.865    25.206    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.100    25.306 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.527    25.834    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[0]/C
                         clock pessimism              0.096    25.929    
                         clock uncertainty           -0.184    25.745    
    SLICE_X38Y45         FDCE (Setup_fdce_C_CE)      -0.169    25.576    CI1/TIMER2/Count0/t_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.576    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                 17.668    

Slack (MET) :             17.668ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER2/Count0/t_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.704ns (24.954%)  route 2.117ns (75.046%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.834ns = ( 25.834 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           1.000     6.542    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124     6.666 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.761     7.427    CI1/FMS00/EN_timers[1]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124     7.551 r  CI1/FMS00/t_cnt[7]_i_1/O
                         net (fo=9, routed)           0.357     7.907    CI1/TIMER2/Count0/E[0]
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.865    25.206    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.100    25.306 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.527    25.834    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y45         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[6]/C
                         clock pessimism              0.096    25.929    
                         clock uncertainty           -0.184    25.745    
    SLICE_X38Y45         FDCE (Setup_fdce_C_CE)      -0.169    25.576    CI1/TIMER2/Count0/t_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         25.576    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                 17.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.682ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.467ns (40.946%)  route 0.674ns (59.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.519ns
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.445     4.786    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.367     5.153 r  CI1/FMS00/FSM_onehot_PS_reg[1]/Q
                         net (fo=4, routed)           0.159     5.312    CI1/FMS00/FSM_onehot_PS_reg_n_0_[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.100     5.412 r  CI1/FMS00/t_cnt[7]_i_1__4/O
                         net (fo=8, routed)           0.515     5.927    CI1/TIMER1/Count0/E[0]
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.252     5.773    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.897 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.622     6.519    CI1/TIMER1/Count0/CLK0_out
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[0]/C
                         clock pessimism             -0.096     6.424    
                         clock uncertainty            0.184     6.608    
    SLICE_X38Y47         FDCE (Hold_fdce_C_CE)        0.001     6.609    CI1/TIMER1/Count0/t_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.609    
                         arrival time                           5.927    
  -------------------------------------------------------------------
                         slack                                 -0.682    

Slack (VIOLATED) :        -0.682ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.467ns (40.946%)  route 0.674ns (59.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.519ns
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.445     4.786    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.367     5.153 r  CI1/FMS00/FSM_onehot_PS_reg[1]/Q
                         net (fo=4, routed)           0.159     5.312    CI1/FMS00/FSM_onehot_PS_reg_n_0_[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.100     5.412 r  CI1/FMS00/t_cnt[7]_i_1__4/O
                         net (fo=8, routed)           0.515     5.927    CI1/TIMER1/Count0/E[0]
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.252     5.773    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.897 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.622     6.519    CI1/TIMER1/Count0/CLK0_out
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[6]/C
                         clock pessimism             -0.096     6.424    
                         clock uncertainty            0.184     6.608    
    SLICE_X38Y47         FDCE (Hold_fdce_C_CE)        0.001     6.609    CI1/TIMER1/Count0/t_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.609    
                         arrival time                           5.927    
  -------------------------------------------------------------------
                         slack                                 -0.682    

Slack (VIOLATED) :        -0.682ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.467ns (40.946%)  route 0.674ns (59.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.519ns
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.445     4.786    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.367     5.153 r  CI1/FMS00/FSM_onehot_PS_reg[1]/Q
                         net (fo=4, routed)           0.159     5.312    CI1/FMS00/FSM_onehot_PS_reg_n_0_[1]
    SLICE_X38Y43         LUT5 (Prop_lut5_I3_O)        0.100     5.412 r  CI1/FMS00/t_cnt[7]_i_1__4/O
                         net (fo=8, routed)           0.515     5.927    CI1/TIMER1/Count0/E[0]
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.252     5.773    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.124     5.897 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.622     6.519    CI1/TIMER1/Count0/CLK0_out
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[7]/C
                         clock pessimism             -0.096     6.424    
                         clock uncertainty            0.184     6.608    
    SLICE_X38Y47         FDCE (Hold_fdce_C_CE)        0.001     6.609    CI1/TIMER1/Count0/t_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.609    
                         arrival time                           5.927    
  -------------------------------------------------------------------
                         slack                                 -0.682    

Slack (VIOLATED) :        -0.637ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.570ns (45.503%)  route 0.683ns (54.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.799ns
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.444     4.785    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.337     5.122 r  CI1/FMS00/FSM_onehot_PS_reg[8]/Q
                         net (fo=5, routed)           0.250     5.372    CI1/FMS00/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X39Y41         LUT3 (Prop_lut3_I2_O)        0.233     5.605 r  CI1/FMS00/t_cnt[7]_i_1__1/O
                         net (fo=9, routed)           0.433     6.038    CI1/TIMER4/Count0/E[0]
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[1]/C
                         clock pessimism             -0.096     6.704    
                         clock uncertainty            0.184     6.888    
    SLICE_X37Y41         FDCE (Hold_fdce_C_CE)       -0.213     6.675    CI1/TIMER4/Count0/t_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.675    
                         arrival time                           6.038    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.637ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.570ns (45.503%)  route 0.683ns (54.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.799ns
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.444     4.785    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.337     5.122 r  CI1/FMS00/FSM_onehot_PS_reg[8]/Q
                         net (fo=5, routed)           0.250     5.372    CI1/FMS00/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X39Y41         LUT3 (Prop_lut3_I2_O)        0.233     5.605 r  CI1/FMS00/t_cnt[7]_i_1__1/O
                         net (fo=9, routed)           0.433     6.038    CI1/TIMER4/Count0/E[0]
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[2]/C
                         clock pessimism             -0.096     6.704    
                         clock uncertainty            0.184     6.888    
    SLICE_X37Y41         FDCE (Hold_fdce_C_CE)       -0.213     6.675    CI1/TIMER4/Count0/t_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.675    
                         arrival time                           6.038    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.637ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.570ns (45.503%)  route 0.683ns (54.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.799ns
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.444     4.785    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.337     5.122 r  CI1/FMS00/FSM_onehot_PS_reg[8]/Q
                         net (fo=5, routed)           0.250     5.372    CI1/FMS00/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X39Y41         LUT3 (Prop_lut3_I2_O)        0.233     5.605 r  CI1/FMS00/t_cnt[7]_i_1__1/O
                         net (fo=9, routed)           0.433     6.038    CI1/TIMER4/Count0/E[0]
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[3]/C
                         clock pessimism             -0.096     6.704    
                         clock uncertainty            0.184     6.888    
    SLICE_X37Y41         FDCE (Hold_fdce_C_CE)       -0.213     6.675    CI1/TIMER4/Count0/t_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.675    
                         arrival time                           6.038    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.637ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.570ns (45.503%)  route 0.683ns (54.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.799ns
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.444     4.785    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.337     5.122 r  CI1/FMS00/FSM_onehot_PS_reg[8]/Q
                         net (fo=5, routed)           0.250     5.372    CI1/FMS00/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X39Y41         LUT3 (Prop_lut3_I2_O)        0.233     5.605 r  CI1/FMS00/t_cnt[7]_i_1__1/O
                         net (fo=9, routed)           0.433     6.038    CI1/TIMER4/Count0/E[0]
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[4]/C
                         clock pessimism             -0.096     6.704    
                         clock uncertainty            0.184     6.888    
    SLICE_X37Y41         FDCE (Hold_fdce_C_CE)       -0.213     6.675    CI1/TIMER4/Count0/t_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.675    
                         arrival time                           6.038    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.637ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.570ns (45.503%)  route 0.683ns (54.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.799ns
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.444     4.785    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.337     5.122 r  CI1/FMS00/FSM_onehot_PS_reg[8]/Q
                         net (fo=5, routed)           0.250     5.372    CI1/FMS00/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X39Y41         LUT3 (Prop_lut3_I2_O)        0.233     5.605 r  CI1/FMS00/t_cnt[7]_i_1__1/O
                         net (fo=9, routed)           0.433     6.038    CI1/TIMER4/Count0/E[0]
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[5]/C
                         clock pessimism             -0.096     6.704    
                         clock uncertainty            0.184     6.888    
    SLICE_X37Y41         FDCE (Hold_fdce_C_CE)       -0.213     6.675    CI1/TIMER4/Count0/t_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.675    
                         arrival time                           6.038    
  -------------------------------------------------------------------
                         slack                                 -0.637    

Slack (VIOLATED) :        -0.616ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER3/Count0/t_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.576ns (46.583%)  route 0.661ns (53.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.594ns
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.444     4.785    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.337     5.122 r  CI1/FMS00/FSM_onehot_PS_reg[8]/Q
                         net (fo=5, routed)           0.250     5.372    CI1/FMS00/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.239     5.611 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.411     6.022    CI1/TIMER3/Count0/E[0]
    SLICE_X36Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.027     5.548    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.672 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.922     6.594    CI1/TIMER3/Count0/CLK0_out
    SLICE_X36Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[0]/C
                         clock pessimism             -0.096     6.499    
                         clock uncertainty            0.184     6.683    
    SLICE_X36Y42         FDCE (Hold_fdce_C_CE)       -0.045     6.638    CI1/TIMER3/Count0/t_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.638    
                         arrival time                           6.022    
  -------------------------------------------------------------------
                         slack                                 -0.616    

Slack (VIOLATED) :        -0.616ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER3/Count0/t_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.576ns (46.583%)  route 0.661ns (53.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.594ns
    Source Clock Delay      (SCD):    4.785ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.444     4.785    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.337     5.122 r  CI1/FMS00/FSM_onehot_PS_reg[8]/Q
                         net (fo=5, routed)           0.250     5.372    CI1/FMS00/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.239     5.611 r  CI1/FMS00/t_cnt[7]_i_1__0/O
                         net (fo=11, routed)          0.411     6.022    CI1/TIMER3/Count0/E[0]
    SLICE_X37Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.027     5.548    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.124     5.672 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.922     6.594    CI1/TIMER3/Count0/CLK0_out
    SLICE_X37Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[1]/C
                         clock pessimism             -0.096     6.499    
                         clock uncertainty            0.184     6.683    
    SLICE_X37Y42         FDCE (Hold_fdce_C_CE)       -0.045     6.638    CI1/TIMER3/Count0/t_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.638    
                         arrival time                           6.022    
  -------------------------------------------------------------------
                         slack                                 -0.616    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.607ns,  Total Violation        0.000ns
Hold  :           32  Failing Endpoints,  Worst Slack       -1.075ns,  Total Violation      -19.740ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.607ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.456ns (27.551%)  route 1.199ns (72.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          1.199     6.741    CI1/TIMER1/Count0/AR[0]
    SLICE_X39Y47         FDCE                                         f  CI1/TIMER1/Count0/t_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[1]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X39Y47         FDCE (Recov_fdce_C_CLR)     -0.405    25.349    CI1/TIMER1/Count0/t_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.349    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 18.607    

Slack (MET) :             18.607ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.456ns (27.551%)  route 1.199ns (72.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          1.199     6.741    CI1/TIMER1/Count0/AR[0]
    SLICE_X39Y47         FDCE                                         f  CI1/TIMER1/Count0/t_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[2]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X39Y47         FDCE (Recov_fdce_C_CLR)     -0.405    25.349    CI1/TIMER1/Count0/t_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.349    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 18.607    

Slack (MET) :             18.607ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.456ns (27.551%)  route 1.199ns (72.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          1.199     6.741    CI1/TIMER1/Count0/AR[0]
    SLICE_X39Y47         FDCE                                         f  CI1/TIMER1/Count0/t_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[3]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X39Y47         FDCE (Recov_fdce_C_CLR)     -0.405    25.349    CI1/TIMER1/Count0/t_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.349    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 18.607    

Slack (MET) :             18.607ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.456ns (27.551%)  route 1.199ns (72.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          1.199     6.741    CI1/TIMER1/Count0/AR[0]
    SLICE_X39Y47         FDCE                                         f  CI1/TIMER1/Count0/t_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[4]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X39Y47         FDCE (Recov_fdce_C_CLR)     -0.405    25.349    CI1/TIMER1/Count0/t_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         25.349    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 18.607    

Slack (MET) :             18.607ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.456ns (27.551%)  route 1.199ns (72.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          1.199     6.741    CI1/TIMER1/Count0/AR[0]
    SLICE_X39Y47         FDCE                                         f  CI1/TIMER1/Count0/t_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X39Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[5]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X39Y47         FDCE (Recov_fdce_C_CLR)     -0.405    25.349    CI1/TIMER1/Count0/t_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         25.349    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 18.607    

Slack (MET) :             18.621ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER3/Count0/t_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.456ns (28.709%)  route 1.132ns (71.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.704ns = ( 25.704 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          1.132     6.675    CI1/TIMER3/Count0/AR[0]
    SLICE_X38Y42         FDCE                                         f  CI1/TIMER3/Count0/t_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.735    25.076    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.100    25.176 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.527    25.704    CI1/TIMER3/Count0/CLK0_out
    SLICE_X38Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[6]/C
                         clock pessimism              0.096    25.799    
                         clock uncertainty           -0.184    25.615    
    SLICE_X38Y42         FDCE (Recov_fdce_C_CLR)     -0.319    25.296    CI1/TIMER3/Count0/t_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         25.296    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                 18.621    

Slack (MET) :             18.621ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER3/Count0/t_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.456ns (28.709%)  route 1.132ns (71.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.704ns = ( 25.704 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          1.132     6.675    CI1/TIMER3/Count0/AR[0]
    SLICE_X38Y42         FDCE                                         f  CI1/TIMER3/Count0/t_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.735    25.076    CI1/TIMER3/Count0/clk_out4
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.100    25.176 r  CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O
                         net (fo=8, routed)           0.527    25.704    CI1/TIMER3/Count0/CLK0_out
    SLICE_X38Y42         FDCE                                         r  CI1/TIMER3/Count0/t_cnt_reg[7]/C
                         clock pessimism              0.096    25.799    
                         clock uncertainty           -0.184    25.615    
    SLICE_X38Y42         FDCE (Recov_fdce_C_CLR)     -0.319    25.296    CI1/TIMER3/Count0/t_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         25.296    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                 18.621    

Slack (MET) :             18.693ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.456ns (27.551%)  route 1.199ns (72.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          1.199     6.741    CI1/TIMER1/Count0/AR[0]
    SLICE_X38Y47         FDCE                                         f  CI1/TIMER1/Count0/t_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[0]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X38Y47         FDCE (Recov_fdce_C_CLR)     -0.319    25.435    CI1/TIMER1/Count0/t_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.435    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 18.693    

Slack (MET) :             18.693ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.456ns (27.551%)  route 1.199ns (72.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          1.199     6.741    CI1/TIMER1/Count0/AR[0]
    SLICE_X38Y47         FDCE                                         f  CI1/TIMER1/Count0/t_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[6]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X38Y47         FDCE (Recov_fdce_C_CLR)     -0.319    25.435    CI1/TIMER1/Count0/t_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         25.435    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 18.693    

Slack (MET) :             18.693ns  (required time - arrival time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER1/Count0/t_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out4_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.456ns (27.551%)  route 1.199ns (72.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.842ns = ( 25.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          1.199     6.741    CI1/TIMER1/Count0/AR[0]
    SLICE_X38Y47         FDCE                                         f  CI1/TIMER1/Count0/t_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    24.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.146    21.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    23.250    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    23.341 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           1.866    25.207    CI1/TIMER1/Count0/clk_out4
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.100    25.307 r  CI1/TIMER1/Count0/t_cnt[7]_i_3/O
                         net (fo=8, routed)           0.535    25.842    CI1/TIMER1/Count0/CLK0_out
    SLICE_X38Y47         FDCE                                         r  CI1/TIMER1/Count0/t_cnt_reg[7]/C
                         clock pessimism              0.096    25.938    
                         clock uncertainty           -0.184    25.754    
    SLICE_X38Y47         FDCE (Recov_fdce_C_CLR)     -0.319    25.435    CI1/TIMER1/Count0/t_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         25.435    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                 18.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.075ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.367ns (44.860%)  route 0.451ns (55.140%))
  Logic Levels:           0  
  Clock Path Skew:        1.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.799ns
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446     4.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.367     5.154 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          0.451     5.606    CI1/TIMER4/Count0/AR[0]
    SLICE_X37Y41         FDCE                                         f  CI1/TIMER4/Count0/t_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[1]/C
                         clock pessimism             -0.096     6.704    
                         clock uncertainty            0.184     6.888    
    SLICE_X37Y41         FDCE (Remov_fdce_C_CLR)     -0.208     6.680    CI1/TIMER4/Count0/t_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.680    
                         arrival time                           5.606    
  -------------------------------------------------------------------
                         slack                                 -1.075    

Slack (VIOLATED) :        -1.075ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.367ns (44.860%)  route 0.451ns (55.140%))
  Logic Levels:           0  
  Clock Path Skew:        1.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.799ns
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446     4.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.367     5.154 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          0.451     5.606    CI1/TIMER4/Count0/AR[0]
    SLICE_X37Y41         FDCE                                         f  CI1/TIMER4/Count0/t_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[2]/C
                         clock pessimism             -0.096     6.704    
                         clock uncertainty            0.184     6.888    
    SLICE_X37Y41         FDCE (Remov_fdce_C_CLR)     -0.208     6.680    CI1/TIMER4/Count0/t_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.680    
                         arrival time                           5.606    
  -------------------------------------------------------------------
                         slack                                 -1.075    

Slack (VIOLATED) :        -1.075ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.367ns (44.860%)  route 0.451ns (55.140%))
  Logic Levels:           0  
  Clock Path Skew:        1.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.799ns
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446     4.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.367     5.154 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          0.451     5.606    CI1/TIMER4/Count0/AR[0]
    SLICE_X37Y41         FDCE                                         f  CI1/TIMER4/Count0/t_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[3]/C
                         clock pessimism             -0.096     6.704    
                         clock uncertainty            0.184     6.888    
    SLICE_X37Y41         FDCE (Remov_fdce_C_CLR)     -0.208     6.680    CI1/TIMER4/Count0/t_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.680    
                         arrival time                           5.606    
  -------------------------------------------------------------------
                         slack                                 -1.075    

Slack (VIOLATED) :        -1.075ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.367ns (44.860%)  route 0.451ns (55.140%))
  Logic Levels:           0  
  Clock Path Skew:        1.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.799ns
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446     4.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.367     5.154 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          0.451     5.606    CI1/TIMER4/Count0/AR[0]
    SLICE_X37Y41         FDCE                                         f  CI1/TIMER4/Count0/t_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[4]/C
                         clock pessimism             -0.096     6.704    
                         clock uncertainty            0.184     6.888    
    SLICE_X37Y41         FDCE (Remov_fdce_C_CLR)     -0.208     6.680    CI1/TIMER4/Count0/t_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.680    
                         arrival time                           5.606    
  -------------------------------------------------------------------
                         slack                                 -1.075    

Slack (VIOLATED) :        -1.075ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER4/Count0/t_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.367ns (44.860%)  route 0.451ns (55.140%))
  Logic Levels:           0  
  Clock Path Skew:        1.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.799ns
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446     4.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.367     5.154 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          0.451     5.606    CI1/TIMER4/Count0/AR[0]
    SLICE_X37Y41         FDCE                                         f  CI1/TIMER4/Count0/t_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.250     5.771    CI1/TIMER4/Count0/clk_out4
    SLICE_X38Y41         LUT5 (Prop_lut5_I4_O)        0.124     5.895 r  CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O
                         net (fo=8, routed)           0.904     6.799    CI1/TIMER4/Count0/CLK0_out
    SLICE_X37Y41         FDCE                                         r  CI1/TIMER4/Count0/t_cnt_reg[5]/C
                         clock pessimism             -0.096     6.704    
                         clock uncertainty            0.184     6.888    
    SLICE_X37Y41         FDCE (Remov_fdce_C_CLR)     -0.208     6.680    CI1/TIMER4/Count0/t_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.680    
                         arrival time                           5.606    
  -------------------------------------------------------------------
                         slack                                 -1.075    

Slack (VIOLATED) :        -0.691ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER2/Count0/t_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.367ns (33.152%)  route 0.740ns (66.848%))
  Logic Levels:           0  
  Clock Path Skew:        1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.651ns
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446     4.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.367     5.154 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          0.740     5.894    CI1/TIMER2/Count0/AR[0]
    SLICE_X38Y44         FDCE                                         f  CI1/TIMER2/Count0/t_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.251     5.772    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.896 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.755     6.651    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y44         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[1]/C
                         clock pessimism             -0.096     6.556    
                         clock uncertainty            0.184     6.740    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.155     6.585    CI1/TIMER2/Count0/t_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           5.894    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.691ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER2/Count0/t_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.367ns (33.152%)  route 0.740ns (66.848%))
  Logic Levels:           0  
  Clock Path Skew:        1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.651ns
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446     4.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.367     5.154 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          0.740     5.894    CI1/TIMER2/Count0/AR[0]
    SLICE_X38Y44         FDCE                                         f  CI1/TIMER2/Count0/t_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.251     5.772    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.896 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.755     6.651    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y44         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[2]/C
                         clock pessimism             -0.096     6.556    
                         clock uncertainty            0.184     6.740    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.155     6.585    CI1/TIMER2/Count0/t_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           5.894    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.691ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER2/Count0/t_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.367ns (33.152%)  route 0.740ns (66.848%))
  Logic Levels:           0  
  Clock Path Skew:        1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.651ns
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446     4.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.367     5.154 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          0.740     5.894    CI1/TIMER2/Count0/AR[0]
    SLICE_X38Y44         FDCE                                         f  CI1/TIMER2/Count0/t_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.251     5.772    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.896 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.755     6.651    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y44         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[3]/C
                         clock pessimism             -0.096     6.556    
                         clock uncertainty            0.184     6.740    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.155     6.585    CI1/TIMER2/Count0/t_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           5.894    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.691ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER2/Count0/t_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.367ns (33.152%)  route 0.740ns (66.848%))
  Logic Levels:           0  
  Clock Path Skew:        1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.651ns
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446     4.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.367     5.154 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          0.740     5.894    CI1/TIMER2/Count0/AR[0]
    SLICE_X38Y44         FDCE                                         f  CI1/TIMER2/Count0/t_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.251     5.772    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.896 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.755     6.651    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y44         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[4]/C
                         clock pessimism             -0.096     6.556    
                         clock uncertainty            0.184     6.740    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.155     6.585    CI1/TIMER2/Count0/t_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           5.894    
  -------------------------------------------------------------------
                         slack                                 -0.691    

Slack (VIOLATED) :        -0.691ns  (arrival time - required time)
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/TIMER2/Count0/t_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.367ns (33.152%)  route 0.740ns (66.848%))
  Logic Levels:           0  
  Clock Path Skew:        1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.651ns
    Source Clock Delay      (SCD):    4.787ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446     4.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.367     5.154 f  CI1/FMS00/FSM_onehot_PS_reg[10]/Q
                         net (fo=34, routed)          0.740     5.894    CI1/TIMER2/Count0/AR[0]
    SLICE_X38Y44         FDCE                                         f  CI1/TIMER2/Count0/t_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout4_buf/O
                         net (fo=4, routed)           2.251     5.772    CI1/TIMER2/Count0/clk_out4
    SLICE_X38Y45         LUT5 (Prop_lut5_I4_O)        0.124     5.896 r  CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O
                         net (fo=8, routed)           0.755     6.651    CI1/TIMER2/Count0/CLK0_out
    SLICE_X38Y44         FDCE                                         r  CI1/TIMER2/Count0/t_cnt_reg[5]/C
                         clock pessimism             -0.096     6.556    
                         clock uncertainty            0.184     6.740    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.155     6.585    CI1/TIMER2/Count0/t_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           5.894    
  -------------------------------------------------------------------
                         slack                                 -0.691    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -1.320ns,  Total Violation       -5.282ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/write_address_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        4.098ns  (logic 0.642ns (15.664%)  route 3.456ns (84.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 11.735 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    10.092    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    11.786    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     8.436 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    10.092    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    11.735    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    12.253 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          2.683    14.936    CI1/pulse01/E[0]
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.124    15.060 f  CI1/pulse01/write_address[7]_i_3/O
                         net (fo=4, routed)           0.773    15.833    MEM0/AR[0]
    SLICE_X38Y7          FDCE                                         f  MEM0/write_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.444    14.785    MEM0/clk_s
    SLICE_X38Y7          FDCE                                         r  MEM0/write_address_reg[4]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.133    14.832    
    SLICE_X38Y7          FDCE (Recov_fdce_C_CLR)     -0.319    14.513    MEM0/write_address_reg[4]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -15.833    
  -------------------------------------------------------------------
                         slack                                 -1.320    

Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/write_address_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        4.098ns  (logic 0.642ns (15.664%)  route 3.456ns (84.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 11.735 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    10.092    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    11.786    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     8.436 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    10.092    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    11.735    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    12.253 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          2.683    14.936    CI1/pulse01/E[0]
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.124    15.060 f  CI1/pulse01/write_address[7]_i_3/O
                         net (fo=4, routed)           0.773    15.833    MEM0/AR[0]
    SLICE_X38Y7          FDCE                                         f  MEM0/write_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.444    14.785    MEM0/clk_s
    SLICE_X38Y7          FDCE                                         r  MEM0/write_address_reg[5]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.133    14.832    
    SLICE_X38Y7          FDCE (Recov_fdce_C_CLR)     -0.319    14.513    MEM0/write_address_reg[5]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -15.833    
  -------------------------------------------------------------------
                         slack                                 -1.320    

Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/write_address_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        4.098ns  (logic 0.642ns (15.664%)  route 3.456ns (84.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 11.735 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    10.092    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    11.786    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     8.436 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    10.092    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    11.735    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    12.253 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          2.683    14.936    CI1/pulse01/E[0]
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.124    15.060 f  CI1/pulse01/write_address[7]_i_3/O
                         net (fo=4, routed)           0.773    15.833    MEM0/AR[0]
    SLICE_X38Y7          FDCE                                         f  MEM0/write_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.444    14.785    MEM0/clk_s
    SLICE_X38Y7          FDCE                                         r  MEM0/write_address_reg[6]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.133    14.832    
    SLICE_X38Y7          FDCE (Recov_fdce_C_CLR)     -0.319    14.513    MEM0/write_address_reg[6]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -15.833    
  -------------------------------------------------------------------
                         slack                                 -1.320    

Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/write_address_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        4.098ns  (logic 0.642ns (15.664%)  route 3.456ns (84.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 11.735 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    W5                                                0.000     6.667 r  CLK (IN)
                         net (fo=0)                   0.000     6.667    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     8.125 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    10.092    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    11.786    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     8.436 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    10.092    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    10.188 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547    11.735    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518    12.253 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          2.683    14.936    CI1/pulse01/E[0]
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.124    15.060 f  CI1/pulse01/write_address[7]_i_3/O
                         net (fo=4, routed)           0.773    15.833    MEM0/AR[0]
    SLICE_X38Y7          FDCE                                         f  MEM0/write_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.444    14.785    MEM0/clk_s
    SLICE_X38Y7          FDCE                                         r  MEM0/write_address_reg[7]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.133    14.832    
    SLICE_X38Y7          FDCE (Recov_fdce_C_CLR)     -0.319    14.513    MEM0/write_address_reg[7]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -15.833    
  -------------------------------------------------------------------
                         slack                                 -1.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/write_address_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.209ns (12.655%)  route 1.442ns (87.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          1.151     2.749    CI1/pulse01/E[0]
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  CI1/pulse01/write_address[7]_i_3/O
                         net (fo=4, routed)           0.291     3.086    MEM0/AR[0]
    SLICE_X38Y7          FDCE                                         f  MEM0/write_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.831     1.958    MEM0/clk_s
    SLICE_X38Y7          FDCE                                         r  MEM0/write_address_reg[4]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.133     1.847    
    SLICE_X38Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.780    MEM0/write_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/write_address_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.209ns (12.655%)  route 1.442ns (87.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          1.151     2.749    CI1/pulse01/E[0]
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  CI1/pulse01/write_address[7]_i_3/O
                         net (fo=4, routed)           0.291     3.086    MEM0/AR[0]
    SLICE_X38Y7          FDCE                                         f  MEM0/write_address_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.831     1.958    MEM0/clk_s
    SLICE_X38Y7          FDCE                                         r  MEM0/write_address_reg[5]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.133     1.847    
    SLICE_X38Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.780    MEM0/write_address_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/write_address_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.209ns (12.655%)  route 1.442ns (87.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          1.151     2.749    CI1/pulse01/E[0]
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  CI1/pulse01/write_address[7]_i_3/O
                         net (fo=4, routed)           0.291     3.086    MEM0/AR[0]
    SLICE_X38Y7          FDCE                                         f  MEM0/write_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.831     1.958    MEM0/clk_s
    SLICE_X38Y7          FDCE                                         r  MEM0/write_address_reg[6]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.133     1.847    
    SLICE_X38Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.780    MEM0/write_address_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            MEM0/write_address_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.209ns (12.655%)  route 1.442ns (87.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          1.151     2.749    CI1/pulse01/E[0]
    SLICE_X38Y7          LUT1 (Prop_lut1_I0_O)        0.045     2.794 f  CI1/pulse01/write_address[7]_i_3/O
                         net (fo=4, routed)           0.291     3.086    MEM0/AR[0]
    SLICE_X38Y7          FDCE                                         f  MEM0/write_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.831     1.958    MEM0/clk_s
    SLICE_X38Y7          FDCE                                         r  MEM0/write_address_reg[7]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.133     1.847    
    SLICE_X38Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.780    MEM0/write_address_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  1.305    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           250 Endpoints
Min Delay           250 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SELEC[2]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.221ns  (logic 5.429ns (38.173%)  route 8.792ns (61.827%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SELEC[2] (IN)
                         net (fo=0)                   0.000     0.000    SELEC[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SELEC_IBUF[2]_inst/O
                         net (fo=15, routed)          4.920     6.376    CI1/FMS00/SELEC_IBUF[2]
    SLICE_X42Y29         MUXF7 (Prop_muxf7_S_O)       0.292     6.668 r  CI1/FMS00/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.872    10.541    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.680    14.221 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.221    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEC[2]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.778ns  (logic 5.425ns (39.377%)  route 8.353ns (60.623%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SELEC[2] (IN)
                         net (fo=0)                   0.000     0.000    SELEC[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SELEC_IBUF[2]_inst/O
                         net (fo=15, routed)          4.307     5.763    CI1/FMS00/SELEC_IBUF[2]
    SLICE_X41Y26         MUXF7 (Prop_muxf7_S_O)       0.276     6.039 r  CI1/FMS00/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.046    10.085    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.693    13.778 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.778    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEC[2]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.574ns  (logic 5.423ns (39.947%)  route 8.152ns (60.053%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SELEC[2] (IN)
                         net (fo=0)                   0.000     0.000    SELEC[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SELEC_IBUF[2]_inst/O
                         net (fo=15, routed)          4.759     6.215    CI1/FMS00/SELEC_IBUF[2]
    SLICE_X45Y30         MUXF7 (Prop_muxf7_S_O)       0.276     6.491 r  CI1/FMS00/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.393     9.884    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.690    13.574 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.574    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEC[2]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.490ns  (logic 5.426ns (40.221%)  route 8.064ns (59.779%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SELEC[2] (IN)
                         net (fo=0)                   0.000     0.000    SELEC[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SELEC_IBUF[2]_inst/O
                         net (fo=15, routed)          4.630     6.086    CI1/FMS00/SELEC_IBUF[2]
    SLICE_X38Y28         MUXF7 (Prop_muxf7_S_O)       0.292     6.378 r  CI1/FMS00/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.434     9.813    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.678    13.490 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.490    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEC[2]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.999ns  (logic 5.434ns (41.808%)  route 7.564ns (58.192%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SELEC[2] (IN)
                         net (fo=0)                   0.000     0.000    SELEC[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SELEC_IBUF[2]_inst/O
                         net (fo=15, routed)          4.752     6.208    CI1/FMS00/SELEC_IBUF[2]
    SLICE_X41Y26         MUXF7 (Prop_muxf7_S_O)       0.296     6.504 r  CI1/FMS00/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.813     9.316    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.682    12.999 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.999    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEC[2]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.613ns  (logic 5.437ns (43.107%)  route 7.176ns (56.893%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  SELEC[2] (IN)
                         net (fo=0)                   0.000     0.000    SELEC[2]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  SELEC_IBUF[2]_inst/O
                         net (fo=15, routed)          4.010     5.467    CI1/FMS00/SELEC_IBUF[2]
    SLICE_X36Y25         MUXF7 (Prop_muxf7_S_O)       0.276     5.743 r  CI1/FMS00/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.165     8.908    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705    12.613 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.613    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEC[0]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.380ns  (logic 5.473ns (44.206%)  route 6.908ns (55.794%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  SELEC[0] (IN)
                         net (fo=0)                   0.000     0.000    SELEC[0]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SELEC_IBUF[0]_inst/O
                         net (fo=30, routed)          4.314     5.767    CI1/FMS00/SELEC_IBUF[0]
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124     5.891 r  CI1/FMS00/led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.891    CI1/FMS00/led_OBUF[8]_inst_i_3_n_0
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I1_O)      0.217     6.108 r  CI1/FMS00/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.594     8.701    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.679    12.380 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.380    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEC[0]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.344ns  (logic 5.483ns (44.421%)  route 6.861ns (55.579%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  SELEC[0] (IN)
                         net (fo=0)                   0.000     0.000    SELEC[0]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SELEC_IBUF[0]_inst/O
                         net (fo=30, routed)          4.458     5.911    CI1/FMS00/SELEC_IBUF[0]
    SLICE_X33Y4          LUT6 (Prop_lut6_I4_O)        0.124     6.035 r  CI1/FMS00/led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.035    CI1/FMS00/led_OBUF[5]_inst_i_3_n_0
    SLICE_X33Y4          MUXF7 (Prop_muxf7_I1_O)      0.217     6.252 r  CI1/FMS00/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.403     8.655    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689    12.344 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.344    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEC[0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.235ns  (logic 5.477ns (44.770%)  route 6.757ns (55.230%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  SELEC[0] (IN)
                         net (fo=0)                   0.000     0.000    SELEC[0]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SELEC_IBUF[0]_inst/O
                         net (fo=30, routed)          4.354     5.807    CI1/FMS00/SELEC_IBUF[0]
    SLICE_X33Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.931 r  CI1/FMS00/led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.931    CI1/FMS00/led_OBUF[4]_inst_i_3_n_0
    SLICE_X33Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     6.148 r  CI1/FMS00/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.403     8.551    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.684    12.235 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.235    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SELEC[0]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.144ns  (logic 5.470ns (45.043%)  route 6.674ns (54.957%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  SELEC[0] (IN)
                         net (fo=0)                   0.000     0.000    SELEC[0]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SELEC_IBUF[0]_inst/O
                         net (fo=30, routed)          3.893     5.346    CI1/FMS00/SELEC_IBUF[0]
    SLICE_X40Y4          LUT6 (Prop_lut6_I4_O)        0.124     5.470 r  CI1/FMS00/led_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     5.470    CI1/FMS00/led_OBUF[6]_inst_i_2_n_0
    SLICE_X40Y4          MUXF7 (Prop_muxf7_I0_O)      0.212     5.682 r  CI1/FMS00/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.781     8.463    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.681    12.144 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.144    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C0/set0/data_wr_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            I2C0/i2c/data_tx_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.158ns (55.740%)  route 0.125ns (44.260%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          LDCE                         0.000     0.000 r  I2C0/set0/data_wr_reg[4]/G
    SLICE_X1Y19          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  I2C0/set0/data_wr_reg[4]/Q
                         net (fo=2, routed)           0.125     0.283    I2C0/i2c/Q[4]
    SLICE_X1Y21          FDRE                                         r  I2C0/i2c/data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C0/i2c/stretch_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C0/i2c/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.219%)  route 0.099ns (34.782%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE                         0.000     0.000 r  I2C0/i2c/stretch_reg/C
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C0/i2c/stretch_reg/Q
                         net (fo=13, routed)          0.099     0.240    I2C0/i2c/stretch
    SLICE_X1Y29          LUT6 (Prop_lut6_I1_O)        0.045     0.285 r  I2C0/i2c/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.285    I2C0/i2c/count_0[5]
    SLICE_X1Y29          FDRE                                         r  I2C0/i2c/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C0/i2c/scl_ena_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C0/i2c/scl_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE                         0.000     0.000 r  I2C0/i2c/scl_ena_reg/C
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C0/i2c/scl_ena_reg/Q
                         net (fo=2, routed)           0.117     0.258    I2C0/i2c/scl_ena_reg_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I3_O)        0.045     0.303 r  I2C0/i2c/scl_ena_i_1/O
                         net (fo=1, routed)           0.000     0.303    I2C0/i2c/scl_ena_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  I2C0/i2c/scl_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C0/i2c/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C0/i2c/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.674%)  route 0.131ns (41.326%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE                         0.000     0.000 r  I2C0/i2c/count_reg[5]/C
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  I2C0/i2c/count_reg[5]/Q
                         net (fo=8, routed)           0.131     0.272    I2C0/i2c/count[5]
    SLICE_X0Y29          LUT6 (Prop_lut6_I0_O)        0.045     0.317 r  I2C0/i2c/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    I2C0/i2c/count_0[2]
    SLICE_X0Y29          FDRE                                         r  I2C0/i2c/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/t_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.667%)  route 0.142ns (43.333%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[0]/C
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CI1/FMS00/t_cnt_reg[0]/Q
                         net (fo=12, routed)          0.142     0.283    CI1/FMS00/t_cnt_reg[0]
    SLICE_X37Y38         LUT4 (Prop_lut4_I1_O)        0.045     0.328 r  CI1/FMS00/t_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.328    CI1/FMS00/plusOp[3]
    SLICE_X37Y38         FDCE                                         r  CI1/FMS00/t_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/t_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.394%)  route 0.144ns (43.606%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[3]/C
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CI1/FMS00/t_cnt_reg[3]/Q
                         net (fo=5, routed)           0.144     0.285    CI1/FMS00/t_cnt_reg[3]
    SLICE_X37Y38         LUT6 (Prop_lut6_I3_O)        0.045     0.330 r  CI1/FMS00/t_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.330    CI1/FMS00/plusOp[5]
    SLICE_X37Y38         FDCE                                         r  CI1/FMS00/t_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C0/i2c/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C0/i2c/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  I2C0/i2c/bit_cnt_reg[1]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C0/i2c/bit_cnt_reg[1]/Q
                         net (fo=14, routed)          0.145     0.286    I2C0/i2c/bit_cnt[1]
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.045     0.331 r  I2C0/i2c/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.331    I2C0/i2c/bit_cnt[1]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  I2C0/i2c/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/t_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.189ns (57.060%)  route 0.142ns (42.940%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[0]/C
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CI1/FMS00/t_cnt_reg[0]/Q
                         net (fo=12, routed)          0.142     0.283    CI1/FMS00/t_cnt_reg[0]
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.048     0.331 r  CI1/FMS00/t_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.331    CI1/FMS00/plusOp[4]
    SLICE_X37Y38         FDCE                                         r  CI1/FMS00/t_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/t_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.190ns (57.018%)  route 0.143ns (42.982%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[0]/C
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CI1/FMS00/t_cnt_reg[0]/Q
                         net (fo=12, routed)          0.143     0.284    CI1/FMS00/t_cnt_reg[0]
    SLICE_X37Y38         LUT3 (Prop_lut3_I1_O)        0.049     0.333 r  CI1/FMS00/t_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.333    CI1/FMS00/plusOp[2]
    SLICE_X37Y38         FDCE                                         r  CI1/FMS00/t_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C0/set0/data_wr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            I2C0/i2c/data_tx_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.158ns (47.338%)  route 0.176ns (52.662%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          LDCE                         0.000     0.000 r  I2C0/set0/data_wr_reg[5]/G
    SLICE_X0Y20          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  I2C0/set0/data_wr_reg[5]/Q
                         net (fo=2, routed)           0.176     0.334    I2C0/i2c/Q[5]
    SLICE_X1Y21          FDRE                                         r  I2C0/i2c/data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CI1/SPI_Instance3/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSadc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.042ns  (logic 4.224ns (38.254%)  route 6.818ns (61.746%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.554    15.075    CI1/SPI_Instance3/clk_out1
    SLICE_X40Y30         FDRE                                         r  CI1/SPI_Instance3/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.422    15.497 r  CI1/SPI_Instance3/INT_ss_n_reg/Q
                         net (fo=7, routed)           4.897    20.394    CI1/SPI_Instance3/CS3
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.299    20.693 r  CI1/SPI_Instance3/CSadc_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.921    22.614    CSadc_OBUF[4]
    A15                  OBUF (Prop_obuf_I_O)         3.503    26.117 r  CSadc_OBUF[4]_inst/O
                         net (fo=0)                   0.000    26.117    CSadc[4]
    A15                                                               r  CSadc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance3/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSadc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.041ns  (logic 4.465ns (40.439%)  route 6.576ns (59.561%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.554    15.075    CI1/SPI_Instance3/clk_out1
    SLICE_X40Y30         FDRE                                         r  CI1/SPI_Instance3/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.422    15.497 r  CI1/SPI_Instance3/INT_ss_n_reg/Q
                         net (fo=7, routed)           4.897    20.394    CI1/SPI_Instance3/CS3
    SLICE_X0Y125         LUT2 (Prop_lut2_I0_O)        0.327    20.721 r  CI1/SPI_Instance3/CSadc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.679    22.400    CSadc_OBUF[5]
    A17                  OBUF (Prop_obuf_I_O)         3.716    26.116 r  CSadc_OBUF[5]_inst/O
                         net (fo=0)                   0.000    26.116    CSadc[5]
    A17                                                               r  CSadc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance1/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSadc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.554ns  (logic 4.299ns (40.733%)  route 6.255ns (59.267%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.564    15.085    CI1/SPI_Instance1/clk_out1
    SLICE_X42Y40         FDRE                                         r  CI1/SPI_Instance1/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.484    15.569 r  CI1/SPI_Instance1/INT_ss_n_reg/Q
                         net (fo=7, routed)           4.196    19.765    CI1/SPI_Instance1/ss_n
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.295    20.060 r  CI1/SPI_Instance1/CSadc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.059    22.119    CSadc_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    25.639 r  CSadc_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.639    CSadc[0]
    A14                                                               r  CSadc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance2/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSadc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.512ns  (logic 4.512ns (42.925%)  route 6.000ns (57.075%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.566    15.087    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.484    15.571 r  CI1/SPI_Instance2/INT_ss_n_reg/Q
                         net (fo=7, routed)           4.329    19.900    CI1/SPI_Instance2/CS2
    SLICE_X0Y123         LUT2 (Prop_lut2_I0_O)        0.323    20.223 r  CI1/SPI_Instance2/CSadc_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.671    21.894    CSadc_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         3.705    25.599 r  CSadc_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.599    CSadc[3]
    B16                                                               r  CSadc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance4/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSadc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.475ns  (logic 4.449ns (42.476%)  route 6.025ns (57.524%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.563    15.084    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.422    15.506 r  CI1/SPI_Instance4/INT_ss_n_reg/Q
                         net (fo=11, routed)          4.354    19.861    CI1/SPI_Instance4/CS4
    SLICE_X0Y123         LUT2 (Prop_lut2_I0_O)        0.327    20.188 r  CI1/SPI_Instance4/CSadc_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.671    21.859    CSadc_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         3.700    25.559 r  CSadc_OBUF[7]_inst/O
                         net (fo=0)                   0.000    25.559    CSadc[7]
    C16                                                               r  CSadc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance1/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSadc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.415ns  (logic 4.519ns (43.389%)  route 5.896ns (56.611%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.564    15.085    CI1/SPI_Instance1/clk_out1
    SLICE_X42Y40         FDRE                                         r  CI1/SPI_Instance1/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.484    15.569 r  CI1/SPI_Instance1/INT_ss_n_reg/Q
                         net (fo=7, routed)           4.196    19.765    CI1/SPI_Instance1/ss_n
    SLICE_X0Y125         LUT2 (Prop_lut2_I0_O)        0.321    20.086 r  CI1/SPI_Instance1/CSadc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.700    21.786    CSadc_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.714    25.500 r  CSadc_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.500    CSadc[1]
    A16                                                               r  CSadc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance2/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSadc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.378ns  (logic 4.304ns (41.468%)  route 6.075ns (58.532%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.566    15.087    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.484    15.571 r  CI1/SPI_Instance2/INT_ss_n_reg/Q
                         net (fo=7, routed)           4.329    19.900    CI1/SPI_Instance2/CS2
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.295    20.195 r  CI1/SPI_Instance2/CSadc_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.746    21.941    CSadc_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    25.466 r  CSadc_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.466    CSadc[2]
    B15                                                               r  CSadc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance4/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSadc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.340ns  (logic 4.226ns (40.868%)  route 6.114ns (59.132%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.563    15.084    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.422    15.506 r  CI1/SPI_Instance4/INT_ss_n_reg/Q
                         net (fo=11, routed)          4.354    19.861    CI1/SPI_Instance4/CS4
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.299    20.160 r  CI1/SPI_Instance4/CSadc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.760    21.920    CSadc_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         3.505    25.425 r  CSadc_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.425    CSadc[6]
    C15                                                               r  CSadc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance3/INT_sclk_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SCLKm[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.364ns  (logic 3.968ns (47.437%)  route 4.397ns (52.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.554    15.075    CI1/SPI_Instance3/clk_out1
    SLICE_X40Y30         FDRE                                         r  CI1/SPI_Instance3/INT_sclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.459    15.534 r  CI1/SPI_Instance3/INT_sclk_reg/Q
                         net (fo=2, routed)           4.397    19.931    SCLKm_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         3.509    23.440 r  SCLKm_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.440    SCLKm[2]
    H2                                                                r  SCLKm[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance4/INT_sclk_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SCLKm[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 3.966ns (48.701%)  route 4.178ns (51.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    15.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350    11.769 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    13.425    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.521 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.563    15.084    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_sclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.459    15.543 r  CI1/SPI_Instance4/INT_sclk_reg/Q
                         net (fo=2, routed)           4.178    19.721    SCLKm_OBUF[3]
    G3                   OBUF (Prop_obuf_I_O)         3.507    23.228 r  SCLKm_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.228    SCLKm[3]
    G3                                                                r  SCLKm[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CI1/SPI_Instance1/INT_sclk_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SCLKm[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.373ns (49.643%)  route 1.392ns (50.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.562    11.445    CI1/SPI_Instance1/clk_out1
    SLICE_X42Y40         FDRE                                         r  CI1/SPI_Instance1/INT_sclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.167    11.612 r  CI1/SPI_Instance1/INT_sclk_reg/Q
                         net (fo=2, routed)           1.392    13.005    SCLKm_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         1.206    14.210 r  SCLKm_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.210    SCLKm[0]
    H1                                                                r  SCLKm[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance4/INT_sclk_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SCLKm[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.831ns  (logic 1.354ns (47.837%)  route 1.477ns (52.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.561    11.444    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_sclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.146    11.590 r  CI1/SPI_Instance4/INT_sclk_reg/Q
                         net (fo=2, routed)           1.477    13.067    SCLKm_OBUF[3]
    G3                   OBUF (Prop_obuf_I_O)         1.208    14.275 r  SCLKm_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.275    SCLKm[3]
    G3                                                                r  SCLKm[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance2/INT_sclk_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SCLKm[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.832ns  (logic 1.375ns (48.551%)  route 1.457ns (51.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.563    11.446    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/INT_sclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.167    11.613 r  CI1/SPI_Instance2/INT_sclk_reg/Q
                         net (fo=2, routed)           1.457    13.070    SCLKm_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         1.208    14.278 r  SCLKm_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.278    SCLKm[1]
    K2                                                                r  SCLKm[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance3/INT_sclk_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SCLKm[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.936ns  (logic 1.356ns (46.190%)  route 1.580ns (53.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.555    11.438    CI1/SPI_Instance3/clk_out1
    SLICE_X40Y30         FDRE                                         r  CI1/SPI_Instance3/INT_sclk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.146    11.584 r  CI1/SPI_Instance3/INT_sclk_reg/Q
                         net (fo=2, routed)           1.580    13.164    SCLKm_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.210    14.374 r  SCLKm_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.374    SCLKm[2]
    H2                                                                r  SCLKm[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance1/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSadc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.712ns  (logic 1.525ns (41.082%)  route 2.187ns (58.918%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.562    11.445    CI1/SPI_Instance1/clk_out1
    SLICE_X42Y40         FDRE                                         r  CI1/SPI_Instance1/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.151    11.596 r  CI1/SPI_Instance1/INT_ss_n_reg/Q
                         net (fo=7, routed)           1.839    13.435    CI1/SPI_Instance1/ss_n
    SLICE_X0Y125         LUT2 (Prop_lut2_I0_O)        0.099    13.534 r  CI1/SPI_Instance1/CSadc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.348    13.882    CSadc_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         1.275    15.157 r  CSadc_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.157    CSadc[1]
    A16                                                               r  CSadc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance4/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSadc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.720ns  (logic 1.438ns (38.651%)  route 2.282ns (61.349%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.561    11.444    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.133    11.577 r  CI1/SPI_Instance4/INT_ss_n_reg/Q
                         net (fo=11, routed)          1.895    13.473    CI1/SPI_Instance4/CS4
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.099    13.572 r  CI1/SPI_Instance4/CSadc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.387    13.959    CSadc_OBUF[6]
    C15                  OBUF (Prop_obuf_I_O)         1.206    15.165 r  CSadc_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.165    CSadc[6]
    C15                                                               r  CSadc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance4/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSadc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.723ns  (logic 1.490ns (40.035%)  route 2.232ns (59.965%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.561    11.444    CI1/SPI_Instance4/clk_out1
    SLICE_X41Y38         FDRE                                         r  CI1/SPI_Instance4/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.133    11.577 r  CI1/SPI_Instance4/INT_ss_n_reg/Q
                         net (fo=11, routed)          1.895    13.473    CI1/SPI_Instance4/CS4
    SLICE_X0Y123         LUT2 (Prop_lut2_I0_O)        0.097    13.570 r  CI1/SPI_Instance4/CSadc_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.337    13.907    CSadc_OBUF[7]
    C16                  OBUF (Prop_obuf_I_O)         1.260    15.167 r  CSadc_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.167    CSadc[7]
    C16                                                               r  CSadc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance2/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSadc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.726ns  (logic 1.514ns (40.642%)  route 2.212ns (59.358%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.563    11.446    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.151    11.597 r  CI1/SPI_Instance2/INT_ss_n_reg/Q
                         net (fo=7, routed)           1.876    13.473    CI1/SPI_Instance2/CS2
    SLICE_X0Y123         LUT2 (Prop_lut2_I0_O)        0.097    13.570 r  CI1/SPI_Instance2/CSadc_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.336    13.906    CSadc_OBUF[3]
    B16                  OBUF (Prop_obuf_I_O)         1.266    15.172 r  CSadc_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.172    CSadc[3]
    B16                                                               r  CSadc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance2/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSadc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.738ns  (logic 1.475ns (39.448%)  route 2.264ns (60.552%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.563    11.446    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y43         FDRE                                         r  CI1/SPI_Instance2/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.151    11.597 r  CI1/SPI_Instance2/INT_ss_n_reg/Q
                         net (fo=7, routed)           1.876    13.473    CI1/SPI_Instance2/CS2
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.098    13.571 r  CI1/SPI_Instance2/CSadc_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.388    13.959    CSadc_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         1.226    15.184 r  CSadc_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.184    CSadc[2]
    B15                                                               r  CSadc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/SPI_Instance1/INT_ss_n_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CSadc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.793ns  (logic 1.470ns (38.755%)  route 2.323ns (61.245%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226    10.226 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554    11.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    10.357 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    10.858    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    10.884 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.562    11.445    CI1/SPI_Instance1/clk_out1
    SLICE_X42Y40         FDRE                                         r  CI1/SPI_Instance1/INT_ss_n_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.151    11.596 r  CI1/SPI_Instance1/INT_ss_n_reg/Q
                         net (fo=7, routed)           1.839    13.435    CI1/SPI_Instance1/ss_n
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.098    13.533 r  CI1/SPI_Instance1/CSadc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.484    14.017    CSadc_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         1.221    15.238 r  CSadc_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.238    CSadc[0]
    A14                                                               r  CSadc[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CI1/muestra_ready_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.088ns  (logic 0.518ns (47.623%)  route 0.570ns (52.377%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547     5.068    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.570     6.156    CI1/sample_en
    SLICE_X31Y27         FDCE                                         r  CI1/muestra_ready_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CI1/muestra_ready_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.088ns  (logic 0.518ns (47.623%)  route 0.570ns (52.377%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.547     5.068    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.518     5.586 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.570     6.156    CI1/sample_en
    SLICE_X31Y27         FDCE                                         r  CI1/muestra_ready_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CI1/muestra_ready_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.164ns (42.630%)  route 0.221ns (57.370%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.221     1.819    CI1/sample_en
    SLICE_X31Y27         FDCE                                         r  CI1/muestra_ready_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/pulse01/enable_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            CI1/muestra_ready_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.164ns (42.630%)  route 0.221ns (57.370%))
  Logic Levels:           0  
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.551     1.434    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  CI1/pulse01/enable_active_reg/Q
                         net (fo=58, routed)          0.221     1.819    CI1/sample_en
    SLICE_X31Y27         FDCE                                         r  CI1/muestra_ready_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CI1/FMS00/R02_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.773ns  (logic 4.497ns (41.741%)  route 6.276ns (58.259%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.546     5.067    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X40Y25         FDRE                                         r  CI1/FMS00/R02_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  CI1/FMS00/R02_reg[1]/Q
                         net (fo=17, routed)          3.111     8.634    CI1/FMS00/R02_reg[12]_0[0]
    SLICE_X36Y25         LUT6 (Prop_lut6_I3_O)        0.124     8.758 r  CI1/FMS00/led_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.758    CI1/FMS00/led_OBUF[1]_inst_i_2_n_0
    SLICE_X36Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     8.970 r  CI1/FMS00/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.165    12.136    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705    15.840 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.840    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/R04_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.232ns  (logic 4.603ns (44.985%)  route 5.629ns (55.015%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.549     5.070    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X44Y23         FDRE                                         r  CI1/FMS00/R04_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.419     5.489 r  CI1/FMS00/R04_reg[2]/Q
                         net (fo=17, routed)          3.014     8.503    CI1/FMS00/Q[1]
    SLICE_X43Y19         LUT6 (Prop_lut6_I0_O)        0.296     8.799 r  CI1/FMS00/led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.799    CI1/FMS00/led_OBUF[2]_inst_i_2_n_0
    SLICE_X43Y19         MUXF7 (Prop_muxf7_I0_O)      0.212     9.011 r  CI1/FMS00/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.615    11.626    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.676    15.302 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.302    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/R03_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.993ns  (logic 4.492ns (44.956%)  route 5.500ns (55.044%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.549     5.070    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X44Y23         FDRE                                         r  CI1/FMS00/R03_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  CI1/FMS00/R03_reg[10]/Q
                         net (fo=17, routed)          2.921     8.447    CI1/FMS00/R03_reg[12]_0[9]
    SLICE_X53Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.571 r  CI1/FMS00/led_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.571    CI1/FMS00/led_OBUF[10]_inst_i_2_n_0
    SLICE_X53Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     8.783 r  CI1/FMS00/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.579    11.363    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.700    15.063 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.063    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/R07_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.733ns  (logic 4.552ns (46.772%)  route 5.180ns (53.228%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.547     5.068    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X38Y26         FDRE                                         r  CI1/FMS00/R07_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  CI1/FMS00/R07_reg[12]/Q
                         net (fo=17, routed)          1.134     6.721    CI1/FMS00/R07_reg[12]_0[11]
    SLICE_X41Y26         LUT6 (Prop_lut6_I1_O)        0.124     6.845 r  CI1/FMS00/led_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.845    CI1/FMS00/led_OBUF[12]_inst_i_3_n_0
    SLICE_X41Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     7.062 r  CI1/FMS00/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.046    11.108    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.693    14.801 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.801    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/R03_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.677ns  (logic 4.466ns (46.147%)  route 5.212ns (53.853%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.550     5.071    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X45Y22         FDRE                                         r  CI1/FMS00/R03_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CI1/FMS00/R03_reg[11]/Q
                         net (fo=17, routed)          2.803     8.330    CI1/FMS00/R03_reg[12]_0[10]
    SLICE_X52Y21         LUT6 (Prop_lut6_I1_O)        0.124     8.454 r  CI1/FMS00/led_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.454    CI1/FMS00/led_OBUF[11]_inst_i_2_n_0
    SLICE_X52Y21         MUXF7 (Prop_muxf7_I0_O)      0.209     8.663 r  CI1/FMS00/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.409    11.072    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.677    14.749 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.749    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/R03_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.464ns  (logic 4.675ns (49.394%)  route 4.789ns (50.606%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.561     5.082    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y13         FDRE                                         r  CI1/FMS00/R03_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.478     5.560 r  CI1/FMS00/R03_reg[4]/Q
                         net (fo=17, routed)          2.386     7.947    CI1/FMS00/R03_reg[12]_0[3]
    SLICE_X33Y18         LUT6 (Prop_lut6_I1_O)        0.301     8.248 r  CI1/FMS00/led_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.248    CI1/FMS00/led_OBUF[4]_inst_i_2_n_0
    SLICE_X33Y18         MUXF7 (Prop_muxf7_I0_O)      0.212     8.460 r  CI1/FMS00/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.403    10.863    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.684    14.546 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.546    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/R08_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.337ns  (logic 4.622ns (49.507%)  route 4.715ns (50.493%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.566     5.087    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R08_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.419     5.506 r  CI1/FMS00/R08_reg[5]/Q
                         net (fo=16, routed)          2.312     7.818    CI1/FMS00/R08_reg[12]_0[4]
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.297     8.115 r  CI1/FMS00/led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.115    CI1/FMS00/led_OBUF[5]_inst_i_3_n_0
    SLICE_X33Y4          MUXF7 (Prop_muxf7_I1_O)      0.217     8.332 r  CI1/FMS00/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.403    10.735    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689    14.424 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.424    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/R03_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.267ns  (logic 4.669ns (50.385%)  route 4.598ns (49.615%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.561     5.082    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y13         FDRE                                         r  CI1/FMS00/R03_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.478     5.560 r  CI1/FMS00/R03_reg[3]/Q
                         net (fo=17, routed)          1.660     7.221    CI1/FMS00/R03_reg[12]_0[2]
    SLICE_X43Y13         LUT6 (Prop_lut6_I1_O)        0.295     7.516 r  CI1/FMS00/led_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.516    CI1/FMS00/led_OBUF[3]_inst_i_2_n_0
    SLICE_X43Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     7.728 r  CI1/FMS00/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.937    10.665    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.684    14.349 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.349    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/R02_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.254ns  (logic 4.500ns (48.628%)  route 4.754ns (51.372%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.546     5.067    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X40Y25         FDRE                                         r  CI1/FMS00/R02_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  CI1/FMS00/R02_reg[9]/Q
                         net (fo=17, routed)          1.941     7.465    CI1/FMS00/R02_reg[12]_0[8]
    SLICE_X41Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.589 r  CI1/FMS00/led_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.589    CI1/FMS00/led_OBUF[9]_inst_i_2_n_0
    SLICE_X41Y26         MUXF7 (Prop_muxf7_I0_O)      0.238     7.827 r  CI1/FMS00/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.813    10.639    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.682    14.322 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.322    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/R02_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.225ns  (logic 4.471ns (48.466%)  route 4.754ns (51.534%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598     5.119    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.350     1.769 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655     3.425    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.565     5.086    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y8          FDRE                                         r  CI1/FMS00/R02_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  CI1/FMS00/R02_reg[8]/Q
                         net (fo=16, routed)          2.160     7.702    CI1/FMS00/R02_reg[12]_0[7]
    SLICE_X33Y6          LUT6 (Prop_lut6_I3_O)        0.124     7.826 r  CI1/FMS00/led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.826    CI1/FMS00/led_OBUF[8]_inst_i_2_n_0
    SLICE_X33Y6          MUXF7 (Prop_muxf7_I0_O)      0.212     8.038 r  CI1/FMS00/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.594    10.632    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.679    14.311 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.311    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/incrementa_iteraciones_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.141ns (38.584%)  route 0.224ns (61.416%))
  Logic Levels:           0  
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.562     1.445    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y41         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CI1/FMS00/FSM_onehot_PS_reg[9]/Q
                         net (fo=7, routed)           0.224     1.811    CI1/FMS00/FSM_onehot_PS_reg_n_0_[9]
    SLICE_X40Y40         LDCE                                         r  CI1/FMS00/incrementa_iteraciones_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/t_cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.186ns (27.688%)  route 0.486ns (72.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563     1.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  CI1/FMS00/FSM_onehot_PS_reg[1]/Q
                         net (fo=4, routed)           0.216     1.803    CI1/FMS00/FSM_onehot_PS_reg_n_0_[1]
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.848 f  CI1/FMS00/t_cnt[7]_i_2/O
                         net (fo=8, routed)           0.270     2.118    CI1/FMS00/Reset_num_iteracion
    SLICE_X37Y38         FDCE                                         f  CI1/FMS00/t_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/t_cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.186ns (27.688%)  route 0.486ns (72.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563     1.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  CI1/FMS00/FSM_onehot_PS_reg[1]/Q
                         net (fo=4, routed)           0.216     1.803    CI1/FMS00/FSM_onehot_PS_reg_n_0_[1]
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.848 f  CI1/FMS00/t_cnt[7]_i_2/O
                         net (fo=8, routed)           0.270     2.118    CI1/FMS00/Reset_num_iteracion
    SLICE_X37Y38         FDCE                                         f  CI1/FMS00/t_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/t_cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.186ns (27.688%)  route 0.486ns (72.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563     1.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  CI1/FMS00/FSM_onehot_PS_reg[1]/Q
                         net (fo=4, routed)           0.216     1.803    CI1/FMS00/FSM_onehot_PS_reg_n_0_[1]
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.848 f  CI1/FMS00/t_cnt[7]_i_2/O
                         net (fo=8, routed)           0.270     2.118    CI1/FMS00/Reset_num_iteracion
    SLICE_X37Y38         FDCE                                         f  CI1/FMS00/t_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/t_cnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.186ns (27.688%)  route 0.486ns (72.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563     1.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  CI1/FMS00/FSM_onehot_PS_reg[1]/Q
                         net (fo=4, routed)           0.216     1.803    CI1/FMS00/FSM_onehot_PS_reg_n_0_[1]
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.848 f  CI1/FMS00/t_cnt[7]_i_2/O
                         net (fo=8, routed)           0.270     2.118    CI1/FMS00/Reset_num_iteracion
    SLICE_X37Y38         FDCE                                         f  CI1/FMS00/t_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/t_cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.186ns (27.510%)  route 0.490ns (72.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563     1.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  CI1/FMS00/FSM_onehot_PS_reg[1]/Q
                         net (fo=4, routed)           0.216     1.803    CI1/FMS00/FSM_onehot_PS_reg_n_0_[1]
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.848 f  CI1/FMS00/t_cnt[7]_i_2/O
                         net (fo=8, routed)           0.274     2.122    CI1/FMS00/Reset_num_iteracion
    SLICE_X36Y38         FDCE                                         f  CI1/FMS00/t_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/t_cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.186ns (27.510%)  route 0.490ns (72.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563     1.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  CI1/FMS00/FSM_onehot_PS_reg[1]/Q
                         net (fo=4, routed)           0.216     1.803    CI1/FMS00/FSM_onehot_PS_reg_n_0_[1]
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.848 f  CI1/FMS00/t_cnt[7]_i_2/O
                         net (fo=8, routed)           0.274     2.122    CI1/FMS00/Reset_num_iteracion
    SLICE_X36Y38         FDCE                                         f  CI1/FMS00/t_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/t_cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.186ns (27.510%)  route 0.490ns (72.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563     1.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  CI1/FMS00/FSM_onehot_PS_reg[1]/Q
                         net (fo=4, routed)           0.216     1.803    CI1/FMS00/FSM_onehot_PS_reg_n_0_[1]
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.848 f  CI1/FMS00/t_cnt[7]_i_2/O
                         net (fo=8, routed)           0.274     2.122    CI1/FMS00/Reset_num_iteracion
    SLICE_X36Y38         FDCE                                         f  CI1/FMS00/t_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS00/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS00/t_cnt_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.186ns (27.510%)  route 0.490ns (72.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.563     1.446    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y43         FDRE                                         r  CI1/FMS00/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  CI1/FMS00/FSM_onehot_PS_reg[1]/Q
                         net (fo=4, routed)           0.216     1.803    CI1/FMS00/FSM_onehot_PS_reg_n_0_[1]
    SLICE_X36Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.848 f  CI1/FMS00/t_cnt[7]_i_2/O
                         net (fo=8, routed)           0.274     2.122    CI1/FMS00/Reset_num_iteracion
    SLICE_X36Y38         FDCE                                         f  CI1/FMS00/t_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI1/FMS01/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CI1/FMS01/GUARDAR_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.209ns (29.768%)  route 0.493ns (70.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.553     1.436    CI1/FMS01/CLK
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  CI1/FMS01/FSM_sequential_PS_reg[1]/Q
                         net (fo=3, routed)           0.297     1.898    CI1/FMS01/PS[1]
    SLICE_X30Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.943 r  CI1/FMS01/GUARDAR_reg_i_1/O
                         net (fo=1, routed)           0.196     2.138    CI1/FMS01/GUARDAR_reg_i_1_n_0
    SLICE_X28Y27         LDCE                                         r  CI1/FMS01/GUARDAR_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CI1/clk01/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CI1/clk01/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.350ns  (logic 0.096ns (2.866%)  route 3.254ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.598    10.119    CI1/clk01/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.350     6.769 f  CI1/clk01/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.655     8.425    CI1/clk01/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CI1/clk01/inst/clkf_buf/O
                         net (fo=1, routed)           1.598    10.119    CI1/clk01/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  CI1/clk01/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CI1/clk01/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CI1/clk01/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.081ns  (logic 0.026ns (2.406%)  route 1.054ns (97.594%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.554     1.437    CI1/clk01/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.081     0.357 r  CI1/clk01/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.501     0.858    CI1/clk01/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CI1/clk01/inst/clkf_buf/O
                         net (fo=1, routed)           0.554     1.437    CI1/clk01/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  CI1/clk01/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART01/uart_01/txBit_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.476ns  (logic 4.112ns (43.392%)  route 5.364ns (56.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.551     5.072    UART01/uart_01/clk_s
    SLICE_X32Y21         FDSE                                         r  UART01/uart_01/txBit_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDSE (Prop_fdse_C_Q)         0.419     5.491 r  UART01/uart_01/txBit_reg_lopt_replica/Q
                         net (fo=1, routed)           5.364    10.855    lopt
    A18                  OBUF (Prop_obuf_I_O)         3.693    14.548 r  UART1_TX_OBUF_inst/O
                         net (fo=0)                   0.000    14.548    UART1_TX
    A18                                                               r  UART1_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART02/uart_01/txBit_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART2_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.976ns  (logic 4.158ns (46.322%)  route 4.818ns (53.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.558     5.079    UART02/uart_01/clk_s
    SLICE_X30Y15         FDSE                                         r  UART02/uart_01/txBit_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDSE (Prop_fdse_C_Q)         0.478     5.557 r  UART02/uart_01/txBit_reg_lopt_replica/Q
                         net (fo=1, routed)           4.818    10.376    lopt_1
    N2                   OBUF (Prop_obuf_I_O)         3.680    14.056 r  UART2_TX_OBUF_inst/O
                         net (fo=0)                   0.000    14.056    UART2_TX
    N2                                                                r  UART2_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C0/set0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C0/set0/data_wr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.713ns  (logic 0.670ns (24.694%)  route 2.043ns (75.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.621     5.142    I2C0/set0/clk_s
    SLICE_X2Y22          FDRE                                         r  I2C0/set0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  I2C0/set0/PS_reg[0]/Q
                         net (fo=14, routed)          1.276     6.937    I2C0/set0/PS[0]
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.152     7.089 r  I2C0/set0/data_wr_reg[4]_i_1/O
                         net (fo=1, routed)           0.767     7.856    I2C0/set0/data_wr_reg[4]_i_1_n_0
    SLICE_X1Y19          LDCE                                         r  I2C0/set0/data_wr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C0/set0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C0/set0/busy_cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.696ns  (logic 0.642ns (23.816%)  route 2.054ns (76.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.621     5.142    I2C0/set0/clk_s
    SLICE_X2Y22          FDRE                                         r  I2C0/set0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  I2C0/set0/PS_reg[0]/Q
                         net (fo=14, routed)          1.209     6.870    I2C0/set0/PS[0]
    SLICE_X2Y27          LUT1 (Prop_lut1_I0_O)        0.124     6.994 f  I2C0/set0/busy_cnt[0]_i_3/O
                         net (fo=32, routed)          0.844     7.838    I2C0/set0/busy_cnt[0]_i_3_n_0
    SLICE_X3Y22          FDCE                                         f  I2C0/set0/busy_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C0/set0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C0/set0/busy_cnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.696ns  (logic 0.642ns (23.816%)  route 2.054ns (76.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.621     5.142    I2C0/set0/clk_s
    SLICE_X2Y22          FDRE                                         r  I2C0/set0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  I2C0/set0/PS_reg[0]/Q
                         net (fo=14, routed)          1.209     6.870    I2C0/set0/PS[0]
    SLICE_X2Y27          LUT1 (Prop_lut1_I0_O)        0.124     6.994 f  I2C0/set0/busy_cnt[0]_i_3/O
                         net (fo=32, routed)          0.844     7.838    I2C0/set0/busy_cnt[0]_i_3_n_0
    SLICE_X3Y22          FDCE                                         f  I2C0/set0/busy_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C0/set0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C0/set0/busy_cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.696ns  (logic 0.642ns (23.816%)  route 2.054ns (76.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.621     5.142    I2C0/set0/clk_s
    SLICE_X2Y22          FDRE                                         r  I2C0/set0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  I2C0/set0/PS_reg[0]/Q
                         net (fo=14, routed)          1.209     6.870    I2C0/set0/PS[0]
    SLICE_X2Y27          LUT1 (Prop_lut1_I0_O)        0.124     6.994 f  I2C0/set0/busy_cnt[0]_i_3/O
                         net (fo=32, routed)          0.844     7.838    I2C0/set0/busy_cnt[0]_i_3_n_0
    SLICE_X3Y22          FDCE                                         f  I2C0/set0/busy_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C0/set0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C0/set0/busy_cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.696ns  (logic 0.642ns (23.816%)  route 2.054ns (76.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.621     5.142    I2C0/set0/clk_s
    SLICE_X2Y22          FDRE                                         r  I2C0/set0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  I2C0/set0/PS_reg[0]/Q
                         net (fo=14, routed)          1.209     6.870    I2C0/set0/PS[0]
    SLICE_X2Y27          LUT1 (Prop_lut1_I0_O)        0.124     6.994 f  I2C0/set0/busy_cnt[0]_i_3/O
                         net (fo=32, routed)          0.844     7.838    I2C0/set0/busy_cnt[0]_i_3_n_0
    SLICE_X3Y22          FDCE                                         f  I2C0/set0/busy_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C0/set0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C0/set0/busy_cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.604ns  (logic 0.642ns (24.658%)  route 1.962ns (75.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.621     5.142    I2C0/set0/clk_s
    SLICE_X2Y22          FDRE                                         r  I2C0/set0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  I2C0/set0/PS_reg[0]/Q
                         net (fo=14, routed)          1.209     6.870    I2C0/set0/PS[0]
    SLICE_X2Y27          LUT1 (Prop_lut1_I0_O)        0.124     6.994 f  I2C0/set0/busy_cnt[0]_i_3/O
                         net (fo=32, routed)          0.752     7.746    I2C0/set0/busy_cnt[0]_i_3_n_0
    SLICE_X3Y23          FDCE                                         f  I2C0/set0/busy_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C0/set0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C0/set0/busy_cnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.604ns  (logic 0.642ns (24.658%)  route 1.962ns (75.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.621     5.142    I2C0/set0/clk_s
    SLICE_X2Y22          FDRE                                         r  I2C0/set0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  I2C0/set0/PS_reg[0]/Q
                         net (fo=14, routed)          1.209     6.870    I2C0/set0/PS[0]
    SLICE_X2Y27          LUT1 (Prop_lut1_I0_O)        0.124     6.994 f  I2C0/set0/busy_cnt[0]_i_3/O
                         net (fo=32, routed)          0.752     7.746    I2C0/set0/busy_cnt[0]_i_3_n_0
    SLICE_X3Y23          FDCE                                         f  I2C0/set0/busy_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C0/set0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C0/set0/busy_cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.604ns  (logic 0.642ns (24.658%)  route 1.962ns (75.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.621     5.142    I2C0/set0/clk_s
    SLICE_X2Y22          FDRE                                         r  I2C0/set0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  I2C0/set0/PS_reg[0]/Q
                         net (fo=14, routed)          1.209     6.870    I2C0/set0/PS[0]
    SLICE_X2Y27          LUT1 (Prop_lut1_I0_O)        0.124     6.994 f  I2C0/set0/busy_cnt[0]_i_3/O
                         net (fo=32, routed)          0.752     7.746    I2C0/set0/busy_cnt[0]_i_3_n_0
    SLICE_X3Y23          FDCE                                         f  I2C0/set0/busy_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CI0/nibble_inf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CI0/temp_word_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.884%)  route 0.119ns (48.116%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.560     1.443    CI0/clk_s
    SLICE_X35Y10         FDRE                                         r  CI0/nibble_inf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  CI0/nibble_inf_reg[4]/Q
                         net (fo=1, routed)           0.119     1.690    CI0/nibble_inf[4]
    SLICE_X32Y9          LDCE                                         r  CI0/temp_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI0/nibble_inf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CI0/temp_word_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.560     1.443    CI0/clk_s
    SLICE_X35Y10         FDRE                                         r  CI0/nibble_inf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  CI0/nibble_inf_reg[0]/Q
                         net (fo=1, routed)           0.116     1.700    CI0/nibble_inf[0]
    SLICE_X34Y8          LDCE                                         r  CI0/temp_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI0/nibble_sup_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CI0/temp_word_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.148ns (55.918%)  route 0.117ns (44.082%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.560     1.443    CI0/clk_s
    SLICE_X34Y10         FDRE                                         r  CI0/nibble_sup_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  CI0/nibble_sup_reg[7]/Q
                         net (fo=1, routed)           0.117     1.708    CI0/nibble_sup[7]
    SLICE_X34Y9          LDCE                                         r  CI0/temp_word_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI0/nibble_sup_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CI0/temp_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.560     1.443    CI0/clk_s
    SLICE_X34Y10         FDRE                                         r  CI0/nibble_sup_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  CI0/nibble_sup_reg[2]/Q
                         net (fo=1, routed)           0.110     1.717    CI0/nibble_sup[2]
    SLICE_X34Y11         LDCE                                         r  CI0/temp_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI0/nibble_sup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CI0/temp_word_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.164ns (58.072%)  route 0.118ns (41.927%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.560     1.443    CI0/clk_s
    SLICE_X34Y10         FDRE                                         r  CI0/nibble_sup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  CI0/nibble_sup_reg[0]/Q
                         net (fo=1, routed)           0.118     1.726    CI0/nibble_sup[0]
    SLICE_X32Y9          LDCE                                         r  CI0/temp_word_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI0/nibble_inf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CI0/temp_word_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.677%)  route 0.155ns (52.323%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.562     1.445    CI0/clk_s
    SLICE_X37Y7          FDRE                                         r  CI0/nibble_inf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CI0/nibble_inf_reg[7]/Q
                         net (fo=1, routed)           0.155     1.741    CI0/nibble_inf[7]
    SLICE_X34Y8          LDCE                                         r  CI0/temp_word_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI0/nibble_inf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CI0/temp_word_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.128ns (42.628%)  route 0.172ns (57.372%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.560     1.443    CI0/clk_s
    SLICE_X35Y10         FDRE                                         r  CI0/nibble_inf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  CI0/nibble_inf_reg[6]/Q
                         net (fo=1, routed)           0.172     1.743    CI0/nibble_inf[6]
    SLICE_X34Y8          LDCE                                         r  CI0/temp_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI0/nibble_inf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CI0/temp_word_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.128ns (42.257%)  route 0.175ns (57.743%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.560     1.443    CI0/clk_s
    SLICE_X35Y10         FDRE                                         r  CI0/nibble_inf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  CI0/nibble_inf_reg[5]/Q
                         net (fo=1, routed)           0.175     1.746    CI0/nibble_inf[5]
    SLICE_X34Y8          LDCE                                         r  CI0/temp_word_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI0/nibble_inf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CI0/temp_word_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.182%)  route 0.171ns (54.818%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.560     1.443    CI0/clk_s
    SLICE_X35Y10         FDRE                                         r  CI0/nibble_inf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  CI0/nibble_inf_reg[3]/Q
                         net (fo=1, routed)           0.171     1.755    CI0/nibble_inf[3]
    SLICE_X32Y9          LDCE                                         r  CI0/temp_word_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CI0/nibble_sup_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CI0/temp_word_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.148ns (46.558%)  route 0.170ns (53.442%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.560     1.443    CI0/clk_s
    SLICE_X34Y10         FDRE                                         r  CI0/nibble_sup_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  CI0/nibble_sup_reg[5]/Q
                         net (fo=1, routed)           0.170     1.761    CI0/nibble_sup[5]
    SLICE_X34Y9          LDCE                                         r  CI0/temp_word_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDOm[2]
                            (input port)
  Destination:            CI1/SPI_Instance3/rxBuffer_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.365ns  (logic 1.453ns (27.088%)  route 3.912ns (72.912%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  SDOm[2] (IN)
                         net (fo=0)                   0.000     0.000    SDOm[2]
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SDOm_IBUF[2]_inst/O
                         net (fo=1, routed)           3.912     5.365    CI1/SPI_Instance3/SDOm_IBUF[0]
    SLICE_X40Y29         FDRE                                         r  CI1/SPI_Instance3/rxBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.436    14.777    CI1/SPI_Instance3/clk_out1
    SLICE_X40Y29         FDRE                                         r  CI1/SPI_Instance3/rxBuffer_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SDOm[3]
                            (input port)
  Destination:            CI1/SPI_Instance4/rxBuffer_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.170ns  (logic 1.435ns (27.756%)  route 3.735ns (72.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  SDOm[3] (IN)
                         net (fo=0)                   0.000     0.000    SDOm[3]
    G2                   IBUF (Prop_ibuf_I_O)         1.435     1.435 r  SDOm_IBUF[3]_inst/O
                         net (fo=1, routed)           3.735     5.170    CI1/SPI_Instance4/SDOm_IBUF[0]
    SLICE_X43Y35         FDRE                                         r  CI1/SPI_Instance4/rxBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    14.783    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y35         FDRE                                         r  CI1/SPI_Instance4/rxBuffer_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SDOm[0]
                            (input port)
  Destination:            CI1/SPI_Instance1/rxBuffer_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.800ns  (logic 1.450ns (30.214%)  route 3.349ns (69.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  SDOm[0] (IN)
                         net (fo=0)                   0.000     0.000    SDOm[0]
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  SDOm_IBUF[0]_inst/O
                         net (fo=1, routed)           3.349     4.800    CI1/SPI_Instance1/SDOm_IBUF[0]
    SLICE_X42Y38         FDRE                                         r  CI1/SPI_Instance1/rxBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.444    14.785    CI1/SPI_Instance1/clk_out1
    SLICE_X42Y38         FDRE                                         r  CI1/SPI_Instance1/rxBuffer_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SDOm[1]
                            (input port)
  Destination:            CI1/SPI_Instance2/rxBuffer_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.279ns  (logic 1.461ns (34.151%)  route 2.818ns (65.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  SDOm[1] (IN)
                         net (fo=0)                   0.000     0.000    SDOm[1]
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  SDOm_IBUF[1]_inst/O
                         net (fo=1, routed)           2.818     4.279    CI1/SPI_Instance2/SDOm_IBUF[0]
    SLICE_X42Y36         FDRE                                         r  CI1/SPI_Instance2/rxBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479    14.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    11.674 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    13.250    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         1.442    14.783    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y36         FDRE                                         r  CI1/SPI_Instance2/rxBuffer_reg[0]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDOm[1]
                            (input port)
  Destination:            CI1/SPI_Instance2/rxBuffer_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.229ns (15.801%)  route 1.222ns (84.199%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 11.955 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  SDOm[1] (IN)
                         net (fo=0)                   0.000     0.000    SDOm[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  SDOm_IBUF[1]_inst/O
                         net (fo=1, routed)           1.222     1.451    CI1/SPI_Instance2/SDOm_IBUF[0]
    SLICE_X42Y36         FDRE                                         r  CI1/SPI_Instance2/rxBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.828    11.955    CI1/SPI_Instance2/clk_out1
    SLICE_X42Y36         FDRE                                         r  CI1/SPI_Instance2/rxBuffer_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SDOm[0]
                            (input port)
  Destination:            CI1/SPI_Instance1/rxBuffer_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.218ns (12.636%)  route 1.509ns (87.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 11.958 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  SDOm[0] (IN)
                         net (fo=0)                   0.000     0.000    SDOm[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  SDOm_IBUF[0]_inst/O
                         net (fo=1, routed)           1.509     1.728    CI1/SPI_Instance1/SDOm_IBUF[0]
    SLICE_X42Y38         FDRE                                         r  CI1/SPI_Instance1/rxBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.831    11.958    CI1/SPI_Instance1/clk_out1
    SLICE_X42Y38         FDRE                                         r  CI1/SPI_Instance1/rxBuffer_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SDOm[3]
                            (input port)
  Destination:            CI1/SPI_Instance4/rxBuffer_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.853ns  (logic 0.203ns (10.978%)  route 1.649ns (89.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns = ( 11.955 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  SDOm[3] (IN)
                         net (fo=0)                   0.000     0.000    SDOm[3]
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  SDOm_IBUF[3]_inst/O
                         net (fo=1, routed)           1.649     1.853    CI1/SPI_Instance4/SDOm_IBUF[0]
    SLICE_X43Y35         FDRE                                         r  CI1/SPI_Instance4/rxBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.828    11.955    CI1/SPI_Instance4/clk_out1
    SLICE_X43Y35         FDRE                                         r  CI1/SPI_Instance4/rxBuffer_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SDOm[2]
                            (input port)
  Destination:            CI1/SPI_Instance3/rxBuffer_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.951ns  (logic 0.221ns (11.347%)  route 1.730ns (88.653%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 11.949 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  SDOm[2] (IN)
                         net (fo=0)                   0.000     0.000    SDOm[2]
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SDOm_IBUF[2]_inst/O
                         net (fo=1, routed)           1.730     1.951    CI1/SPI_Instance3/SDOm_IBUF[0]
    SLICE_X40Y29         FDRE                                         r  CI1/SPI_Instance3/rxBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822    11.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    10.553 f  CI1/clk01/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    11.099    CI1/clk01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    11.128 f  CI1/clk01/inst/clkout1_buf/O
                         net (fo=160, routed)         0.822    11.949    CI1/SPI_Instance3/clk_out1
    SLICE_X40Y29         FDRE                                         r  CI1/SPI_Instance3/rxBuffer_reg[0]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWICHT
                            (input port)
  Destination:            CI1/pulse01/pulse_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.349ns  (logic 1.619ns (37.218%)  route 2.730ns (62.782%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  SWICHT (IN)
                         net (fo=0)                   0.000     0.000    SWICHT
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  SWICHT_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.199    CI1/pulse01/SWICHT_IBUF
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.150     4.349 r  CI1/pulse01/pulse_detected_i_1/O
                         net (fo=1, routed)           0.000     4.349    CI1/pulse01/pulse_detected_i_1_n_0
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/pulse_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.430     4.771    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/pulse_detected_reg/C

Slack:                    inf
  Source:                 SWICHT
                            (input port)
  Destination:            CI1/pulse01/enable_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.323ns  (logic 1.593ns (36.840%)  route 2.730ns (63.160%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  SWICHT (IN)
                         net (fo=0)                   0.000     0.000    SWICHT
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  SWICHT_IBUF_inst/O
                         net (fo=2, routed)           2.730     4.199    CI1/pulse01/SWICHT_IBUF
    SLICE_X30Y26         LUT4 (Prop_lut4_I1_O)        0.124     4.323 r  CI1/pulse01/enable_active_i_1/O
                         net (fo=1, routed)           0.000     4.323    CI1/pulse01/enable_active_i_1_n_0
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.430     4.771    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C

Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            CI1/pulse01/enable_active_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.451ns (37.207%)  route 2.449ns (62.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  BTN_R_IBUF_inst/O
                         net (fo=4, routed)           2.449     3.900    CI1/pulse01/AR[0]
    SLICE_X30Y26         FDCE                                         f  CI1/pulse01/enable_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.430     4.771    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C

Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            CI1/pulse01/pulse_detected_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.451ns (37.207%)  route 2.449ns (62.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  BTN_R_IBUF_inst/O
                         net (fo=4, routed)           2.449     3.900    CI1/pulse01/AR[0]
    SLICE_X30Y26         FDCE                                         f  CI1/pulse01/pulse_detected_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           1.430     4.771    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/pulse_detected_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 START
                            (input port)
  Destination:            CI1/pulse01/enable_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.255ns (21.947%)  route 0.907ns (78.053%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  START (IN)
                         net (fo=0)                   0.000     0.000    START
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  START_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.117    CI1/pulse01/START_IBUF
    SLICE_X30Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.162 r  CI1/pulse01/enable_active_i_1/O
                         net (fo=1, routed)           0.000     1.162    CI1/pulse01/enable_active_i_1_n_0
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.817     1.944    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C

Slack:                    inf
  Source:                 START
                            (input port)
  Destination:            CI1/pulse01/pulse_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.165ns  (logic 0.258ns (22.148%)  route 0.907ns (77.852%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  START (IN)
                         net (fo=0)                   0.000     0.000    START
    P17                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  START_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.117    CI1/pulse01/START_IBUF
    SLICE_X30Y26         LUT3 (Prop_lut3_I0_O)        0.048     1.165 r  CI1/pulse01/pulse_detected_i_1/O
                         net (fo=1, routed)           0.000     1.165    CI1/pulse01/pulse_detected_i_1_n_0
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/pulse_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.817     1.944    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/pulse_detected_reg/C

Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            CI1/pulse01/enable_active_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.219ns (16.557%)  route 1.105ns (83.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  BTN_R_IBUF_inst/O
                         net (fo=4, routed)           1.105     1.324    CI1/pulse01/AR[0]
    SLICE_X30Y26         FDCE                                         f  CI1/pulse01/enable_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.817     1.944    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/enable_active_reg/C

Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            CI1/pulse01/pulse_detected_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.219ns (16.557%)  route 1.105ns (83.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  BTN_R_IBUF_inst/O
                         net (fo=4, routed)           1.105     1.324    CI1/pulse01/AR[0]
    SLICE_X30Y26         FDCE                                         f  CI1/pulse01/pulse_detected_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout2_buf/O
                         net (fo=2, routed)           0.817     1.944    CI1/pulse01/clk_out2
    SLICE_X30Y26         FDCE                                         r  CI1/pulse01/pulse_detected_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R05_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.465ns  (logic 0.966ns (14.943%)  route 5.499ns (85.057%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[4]/C
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  CI1/FMS00/t_cnt_reg[4]/Q
                         net (fo=4, routed)           0.690     1.109    CI1/FMS00/t_cnt_reg[4]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.299     1.408 r  CI1/FMS00/t_cnt[7]_i_5/O
                         net (fo=2, routed)           0.721     2.129    CI1/FMS00/t_cnt[7]_i_5_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I4_O)        0.124     2.253 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670     2.923    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124     3.047 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     6.465    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447     4.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[5]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R05_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.465ns  (logic 0.966ns (14.943%)  route 5.499ns (85.057%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[4]/C
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  CI1/FMS00/t_cnt_reg[4]/Q
                         net (fo=4, routed)           0.690     1.109    CI1/FMS00/t_cnt_reg[4]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.299     1.408 r  CI1/FMS00/t_cnt[7]_i_5/O
                         net (fo=2, routed)           0.721     2.129    CI1/FMS00/t_cnt[7]_i_5_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I4_O)        0.124     2.253 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670     2.923    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124     3.047 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     6.465    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447     4.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[6]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R05_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.465ns  (logic 0.966ns (14.943%)  route 5.499ns (85.057%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[4]/C
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  CI1/FMS00/t_cnt_reg[4]/Q
                         net (fo=4, routed)           0.690     1.109    CI1/FMS00/t_cnt_reg[4]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.299     1.408 r  CI1/FMS00/t_cnt[7]_i_5/O
                         net (fo=2, routed)           0.721     2.129    CI1/FMS00/t_cnt[7]_i_5_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I4_O)        0.124     2.253 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670     2.923    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124     3.047 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     6.465    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447     4.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R05_reg[7]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R06_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.465ns  (logic 0.966ns (14.943%)  route 5.499ns (85.057%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[4]/C
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  CI1/FMS00/t_cnt_reg[4]/Q
                         net (fo=4, routed)           0.690     1.109    CI1/FMS00/t_cnt_reg[4]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.299     1.408 r  CI1/FMS00/t_cnt[7]_i_5/O
                         net (fo=2, routed)           0.721     2.129    CI1/FMS00/t_cnt[7]_i_5_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I4_O)        0.124     2.253 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670     2.923    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124     3.047 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     6.465    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R06_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447     4.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R06_reg[5]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R07_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.465ns  (logic 0.966ns (14.943%)  route 5.499ns (85.057%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[4]/C
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  CI1/FMS00/t_cnt_reg[4]/Q
                         net (fo=4, routed)           0.690     1.109    CI1/FMS00/t_cnt_reg[4]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.299     1.408 r  CI1/FMS00/t_cnt[7]_i_5/O
                         net (fo=2, routed)           0.721     2.129    CI1/FMS00/t_cnt[7]_i_5_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I4_O)        0.124     2.253 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670     2.923    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124     3.047 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     6.465    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R07_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447     4.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R07_reg[5]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R07_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.465ns  (logic 0.966ns (14.943%)  route 5.499ns (85.057%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[4]/C
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  CI1/FMS00/t_cnt_reg[4]/Q
                         net (fo=4, routed)           0.690     1.109    CI1/FMS00/t_cnt_reg[4]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.299     1.408 r  CI1/FMS00/t_cnt[7]_i_5/O
                         net (fo=2, routed)           0.721     2.129    CI1/FMS00/t_cnt[7]_i_5_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I4_O)        0.124     2.253 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670     2.923    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124     3.047 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     6.465    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R07_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447     4.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R07_reg[6]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R08_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.465ns  (logic 0.966ns (14.943%)  route 5.499ns (85.057%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[4]/C
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  CI1/FMS00/t_cnt_reg[4]/Q
                         net (fo=4, routed)           0.690     1.109    CI1/FMS00/t_cnt_reg[4]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.299     1.408 r  CI1/FMS00/t_cnt[7]_i_5/O
                         net (fo=2, routed)           0.721     2.129    CI1/FMS00/t_cnt[7]_i_5_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I4_O)        0.124     2.253 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670     2.923    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124     3.047 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     6.465    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R08_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447     4.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R08_reg[5]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R08_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.465ns  (logic 0.966ns (14.943%)  route 5.499ns (85.057%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[4]/C
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  CI1/FMS00/t_cnt_reg[4]/Q
                         net (fo=4, routed)           0.690     1.109    CI1/FMS00/t_cnt_reg[4]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.299     1.408 r  CI1/FMS00/t_cnt[7]_i_5/O
                         net (fo=2, routed)           0.721     2.129    CI1/FMS00/t_cnt[7]_i_5_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I4_O)        0.124     2.253 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670     2.923    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124     3.047 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.418     6.465    CI1/FMS00/R050
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R08_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.447     4.788    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y6          FDRE                                         r  CI1/FMS00/R08_reg[6]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R05_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.409ns  (logic 0.966ns (15.072%)  route 5.443ns (84.928%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[4]/C
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  CI1/FMS00/t_cnt_reg[4]/Q
                         net (fo=4, routed)           0.690     1.109    CI1/FMS00/t_cnt_reg[4]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.299     1.408 r  CI1/FMS00/t_cnt[7]_i_5/O
                         net (fo=2, routed)           0.721     2.129    CI1/FMS00/t_cnt[7]_i_5_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I4_O)        0.124     2.253 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670     2.923    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124     3.047 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.363     6.409    CI1/FMS00/R050
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R05_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446     4.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R05_reg[8]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R06_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.409ns  (logic 0.966ns (15.072%)  route 5.443ns (84.928%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[4]/C
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  CI1/FMS00/t_cnt_reg[4]/Q
                         net (fo=4, routed)           0.690     1.109    CI1/FMS00/t_cnt_reg[4]
    SLICE_X37Y38         LUT3 (Prop_lut3_I0_O)        0.299     1.408 r  CI1/FMS00/t_cnt[7]_i_5/O
                         net (fo=2, routed)           0.721     2.129    CI1/FMS00/t_cnt[7]_i_5_n_0
    SLICE_X36Y38         LUT5 (Prop_lut5_I4_O)        0.124     2.253 r  CI1/FMS00/Load_R_prev[4]_i_2/O
                         net (fo=4, routed)           0.670     2.923    CI1/FMS00/Load_R_prev[4]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.124     3.047 r  CI1/FMS00/R05[14]_i_1/O
                         net (fo=60, routed)          3.363     6.409    CI1/FMS00/R050
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R06_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.479     4.820    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.146     1.674 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576     3.250    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         1.446     4.787    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X42Y8          FDRE                                         r  CI1/FMS00/R06_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CI1/muestra_ready_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS01/FSM_sequential_PS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE                         0.000     0.000 r  CI1/muestra_ready_reg[0]/C
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CI1/muestra_ready_reg[0]/Q
                         net (fo=4, routed)           0.109     0.250    CI1/FMS01/Q[0]
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.295 r  CI1/FMS01/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.295    CI1/FMS01/NS[1]
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.819     1.946    CI1/FMS01/CLK
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[1]/C

Slack:                    inf
  Source:                 CI1/muestra_ready_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS01/FSM_sequential_PS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE                         0.000     0.000 r  CI1/muestra_ready_reg[0]/C
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  CI1/muestra_ready_reg[0]/Q
                         net (fo=4, routed)           0.113     0.254    CI1/FMS01/Q[0]
    SLICE_X30Y27         LUT5 (Prop_lut5_I3_O)        0.045     0.299 r  CI1/FMS01/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.299    CI1/FMS01/NS[0]
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.819     1.946    CI1/FMS01/CLK
    SLICE_X30Y27         FDCE                                         r  CI1/FMS01/FSM_sequential_PS_reg[0]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/Load_R_prev_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.553%)  route 0.309ns (62.447%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[0]/C
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CI1/FMS00/t_cnt_reg[0]/Q
                         net (fo=12, routed)          0.309     0.450    CI1/FMS00/t_cnt_reg[0]
    SLICE_X36Y37         LUT3 (Prop_lut3_I1_O)        0.045     0.495 r  CI1/FMS00/Load_R_prev[0]_i_1/O
                         net (fo=1, routed)           0.000     0.495    CI1/FMS00/Load_R1
    SLICE_X36Y37         FDRE                                         r  CI1/FMS00/Load_R_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.828     1.955    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X36Y37         FDRE                                         r  CI1/FMS00/Load_R_prev_reg[0]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R01_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.227ns (34.111%)  route 0.438ns (65.889%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[1]/C
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  CI1/FMS00/t_cnt_reg[1]/Q
                         net (fo=11, routed)          0.170     0.298    CI1/FMS00/t_cnt_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.099     0.397 r  CI1/FMS00/R01[14]_i_1/O
                         net (fo=60, routed)          0.268     0.665    CI1/FMS00/R010
    SLICE_X41Y29         FDRE                                         r  CI1/FMS00/R01_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.822     1.949    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y29         FDRE                                         r  CI1/FMS00/R01_reg[13]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R02_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.227ns (34.111%)  route 0.438ns (65.889%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[1]/C
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  CI1/FMS00/t_cnt_reg[1]/Q
                         net (fo=11, routed)          0.170     0.298    CI1/FMS00/t_cnt_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.099     0.397 r  CI1/FMS00/R01[14]_i_1/O
                         net (fo=60, routed)          0.268     0.665    CI1/FMS00/R010
    SLICE_X41Y29         FDRE                                         r  CI1/FMS00/R02_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.822     1.949    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y29         FDRE                                         r  CI1/FMS00/R02_reg[13]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R03_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.227ns (34.111%)  route 0.438ns (65.889%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[1]/C
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  CI1/FMS00/t_cnt_reg[1]/Q
                         net (fo=11, routed)          0.170     0.298    CI1/FMS00/t_cnt_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.099     0.397 r  CI1/FMS00/R01[14]_i_1/O
                         net (fo=60, routed)          0.268     0.665    CI1/FMS00/R010
    SLICE_X41Y29         FDRE                                         r  CI1/FMS00/R03_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.822     1.949    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y29         FDRE                                         r  CI1/FMS00/R03_reg[13]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R04_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.227ns (34.111%)  route 0.438ns (65.889%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[1]/C
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  CI1/FMS00/t_cnt_reg[1]/Q
                         net (fo=11, routed)          0.170     0.298    CI1/FMS00/t_cnt_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.099     0.397 r  CI1/FMS00/R01[14]_i_1/O
                         net (fo=60, routed)          0.268     0.665    CI1/FMS00/R010
    SLICE_X41Y29         FDRE                                         r  CI1/FMS00/R04_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.822     1.949    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X41Y29         FDRE                                         r  CI1/FMS00/R04_reg[13]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/Load_R_prev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.714%)  route 0.485ns (72.286%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[0]/C
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  CI1/FMS00/t_cnt_reg[0]/Q
                         net (fo=12, routed)          0.363     0.504    CI1/FMS00/t_cnt_reg[0]
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.045     0.549 r  CI1/FMS00/Load_R_prev[4]_i_1/O
                         net (fo=3, routed)           0.122     0.671    CI1/FMS00/CLK
    SLICE_X36Y37         FDRE                                         r  CI1/FMS00/Load_R_prev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.828     1.955    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X36Y37         FDRE                                         r  CI1/FMS00/Load_R_prev_reg[4]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R01_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.227ns (33.598%)  route 0.449ns (66.402%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[1]/C
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  CI1/FMS00/t_cnt_reg[1]/Q
                         net (fo=11, routed)          0.170     0.298    CI1/FMS00/t_cnt_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.099     0.397 r  CI1/FMS00/R01[14]_i_1/O
                         net (fo=60, routed)          0.278     0.676    CI1/FMS00/R010
    SLICE_X39Y28         FDRE                                         r  CI1/FMS00/R01_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.820     1.947    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y28         FDRE                                         r  CI1/FMS00/R01_reg[0]/C

Slack:                    inf
  Source:                 CI1/FMS00/t_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI1/FMS00/R02_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.227ns (33.598%)  route 0.449ns (66.402%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDCE                         0.000     0.000 r  CI1/FMS00/t_cnt_reg[1]/C
    SLICE_X36Y38         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  CI1/FMS00/t_cnt_reg[1]/Q
                         net (fo=11, routed)          0.170     0.298    CI1/FMS00/t_cnt_reg[1]
    SLICE_X36Y37         LUT4 (Prop_lut4_I1_O)        0.099     0.397 r  CI1/FMS00/R01[14]_i_1/O
                         net (fo=60, routed)          0.278     0.676    CI1/FMS00/R010
    SLICE_X39Y28         FDRE                                         r  CI1/FMS00/R02_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.822     1.949    CI1/clk01/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.396     0.553 r  CI1/clk01/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546     1.099    CI1/clk01/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CI1/clk01/inst/clkout3_buf/O
                         net (fo=135, routed)         0.820     1.947    CI1/FMS00/FSM_onehot_PS_reg[0]_0
    SLICE_X39Y28         FDRE                                         r  CI1/FMS00/R02_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1690 Endpoints
Min Delay          1690 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CI0/t_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI0/nibble_inf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.042ns  (logic 1.546ns (17.099%)  route 7.496ns (82.901%))
  Logic Levels:           6  (FDCE=1 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE                         0.000     0.000 r  CI0/t_cnt_reg[2]/C
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  CI0/t_cnt_reg[2]/Q
                         net (fo=128, routed)         5.222     5.740    MEM0/nibble_inf_reg[0][1]
    SLICE_X45Y12         MUXF7 (Prop_muxf7_S_O)       0.276     6.016 r  MEM0/nibble_inf_reg[2]_i_27/O
                         net (fo=1, routed)           0.000     6.016    MEM0/nibble_inf_reg[2]_i_27_n_0
    SLICE_X45Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     6.110 r  MEM0/nibble_inf_reg[2]_i_9/O
                         net (fo=1, routed)           1.019     7.129    MEM0/nibble_inf_reg[2]_i_9_n_0
    SLICE_X49Y10         LUT6 (Prop_lut6_I1_O)        0.316     7.445 r  MEM0/nibble_inf[2]_i_4/O
                         net (fo=1, routed)           0.000     7.445    MEM0/nibble_inf[2]_i_4_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     7.683 r  MEM0/nibble_inf_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     7.683    MEM0/nibble_inf_reg[2]_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     7.787 r  MEM0/nibble_inf_reg[2]_i_1/O
                         net (fo=2, routed)           1.254     9.042    CI0/nibble_inf_reg[2]_0
    SLICE_X35Y10         FDRE                                         r  CI0/nibble_inf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.442     4.783    CI0/clk_s
    SLICE_X35Y10         FDRE                                         r  CI0/nibble_inf_reg[2]/C

Slack:                    inf
  Source:                 CI0/t_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI0/nibble_inf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.038ns  (logic 1.588ns (17.570%)  route 7.450ns (82.430%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE                         0.000     0.000 r  CI0/t_cnt_reg[3]/C
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  CI0/t_cnt_reg[3]/Q
                         net (fo=133, routed)         4.639     5.117    MEM0/nibble_inf_reg[0][2]
    SLICE_X47Y22         MUXF8 (Prop_muxf8_S_O)       0.445     5.562 r  MEM0/nibble_inf_reg[1]_i_15/O
                         net (fo=1, routed)           1.330     6.891    MEM0/nibble_inf_reg[1]_i_15_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.316     7.207 r  MEM0/nibble_inf[1]_i_5/O
                         net (fo=1, routed)           0.000     7.207    MEM0/nibble_inf[1]_i_5_n_0
    SLICE_X49Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     7.452 r  MEM0/nibble_inf_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     7.452    MEM0/nibble_inf_reg[1]_i_2_n_0
    SLICE_X49Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     7.556 r  MEM0/nibble_inf_reg[1]_i_1/O
                         net (fo=2, routed)           1.482     9.038    CI0/nibble_inf_reg[1]_0
    SLICE_X35Y10         FDRE                                         r  CI0/nibble_inf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.442     4.783    CI0/clk_s
    SLICE_X35Y10         FDRE                                         r  CI0/nibble_inf_reg[1]/C

Slack:                    inf
  Source:                 CI0/t_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI0/nibble_sup_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.024ns  (logic 1.546ns (17.132%)  route 7.478ns (82.868%))
  Logic Levels:           6  (FDCE=1 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE                         0.000     0.000 r  CI0/t_cnt_reg[2]/C
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  CI0/t_cnt_reg[2]/Q
                         net (fo=128, routed)         5.222     5.740    MEM0/nibble_inf_reg[0][1]
    SLICE_X45Y12         MUXF7 (Prop_muxf7_S_O)       0.276     6.016 r  MEM0/nibble_inf_reg[2]_i_27/O
                         net (fo=1, routed)           0.000     6.016    MEM0/nibble_inf_reg[2]_i_27_n_0
    SLICE_X45Y12         MUXF8 (Prop_muxf8_I1_O)      0.094     6.110 r  MEM0/nibble_inf_reg[2]_i_9/O
                         net (fo=1, routed)           1.019     7.129    MEM0/nibble_inf_reg[2]_i_9_n_0
    SLICE_X49Y10         LUT6 (Prop_lut6_I1_O)        0.316     7.445 r  MEM0/nibble_inf[2]_i_4/O
                         net (fo=1, routed)           0.000     7.445    MEM0/nibble_inf[2]_i_4_n_0
    SLICE_X49Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     7.683 r  MEM0/nibble_inf_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     7.683    MEM0/nibble_inf_reg[2]_i_2_n_0
    SLICE_X49Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     7.787 r  MEM0/nibble_inf_reg[2]_i_1/O
                         net (fo=2, routed)           1.237     9.024    CI0/nibble_inf_reg[2]_0
    SLICE_X34Y10         FDRE                                         r  CI0/nibble_sup_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.442     4.783    CI0/clk_s
    SLICE_X34Y10         FDRE                                         r  CI0/nibble_sup_reg[2]/C

Slack:                    inf
  Source:                 CI0/t_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI0/nibble_sup_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.961ns  (logic 1.588ns (17.721%)  route 7.373ns (82.279%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE                         0.000     0.000 r  CI0/t_cnt_reg[3]/C
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  CI0/t_cnt_reg[3]/Q
                         net (fo=133, routed)         4.639     5.117    MEM0/nibble_inf_reg[0][2]
    SLICE_X47Y22         MUXF8 (Prop_muxf8_S_O)       0.445     5.562 r  MEM0/nibble_inf_reg[1]_i_15/O
                         net (fo=1, routed)           1.330     6.891    MEM0/nibble_inf_reg[1]_i_15_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I5_O)        0.316     7.207 r  MEM0/nibble_inf[1]_i_5/O
                         net (fo=1, routed)           0.000     7.207    MEM0/nibble_inf[1]_i_5_n_0
    SLICE_X49Y19         MUXF7 (Prop_muxf7_I1_O)      0.245     7.452 r  MEM0/nibble_inf_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     7.452    MEM0/nibble_inf_reg[1]_i_2_n_0
    SLICE_X49Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     7.556 r  MEM0/nibble_inf_reg[1]_i_1/O
                         net (fo=2, routed)           1.405     8.961    CI0/nibble_inf_reg[1]_0
    SLICE_X34Y10         FDRE                                         r  CI0/nibble_sup_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.442     4.783    CI0/clk_s
    SLICE_X34Y10         FDRE                                         r  CI0/nibble_sup_reg[1]/C

Slack:                    inf
  Source:                 CI0/t_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI0/nibble_inf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.501ns  (logic 1.588ns (18.681%)  route 6.913ns (81.319%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE                         0.000     0.000 r  CI0/t_cnt_reg[3]/C
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  CI0/t_cnt_reg[3]/Q
                         net (fo=133, routed)         4.785     5.263    MEM0/nibble_inf_reg[0][2]
    SLICE_X41Y21         MUXF8 (Prop_muxf8_S_O)       0.445     5.708 r  MEM0/nibble_inf_reg[0]_i_12/O
                         net (fo=1, routed)           0.944     6.653    MEM0/nibble_inf_reg[0]_i_12_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I0_O)        0.316     6.969 r  MEM0/nibble_inf[0]_i_5/O
                         net (fo=1, routed)           0.000     6.969    MEM0/nibble_inf[0]_i_5_n_0
    SLICE_X37Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     7.214 r  MEM0/nibble_inf_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     7.214    MEM0/nibble_inf_reg[0]_i_2_n_0
    SLICE_X37Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     7.318 r  MEM0/nibble_inf_reg[0]_i_1/O
                         net (fo=2, routed)           1.183     8.501    CI0/nibble_inf_reg[0]_0
    SLICE_X35Y10         FDRE                                         r  CI0/nibble_inf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.442     4.783    CI0/clk_s
    SLICE_X35Y10         FDRE                                         r  CI0/nibble_inf_reg[0]/C

Slack:                    inf
  Source:                 CI1/FMS01/GUARDAR_reg/G
                            (positive level-sensitive latch)
  Destination:            MEM0/data_mem_reg[128][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.425ns  (logic 0.934ns (11.086%)  route 7.491ns (88.914%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         LDCE                         0.000     0.000 r  CI1/FMS01/GUARDAR_reg/G
    SLICE_X28Y27         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  CI1/FMS01/GUARDAR_reg/Q
                         net (fo=5, routed)           1.485     2.047    CI1/FMS01/AR[0]
    SLICE_X36Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.171 r  CI1/FMS01/write_address[7]_i_4/O
                         net (fo=1, routed)           0.159     2.329    CI0/GUARDAR
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124     2.453 r  CI0/write_address[7]_i_1/O
                         net (fo=53, routed)          1.670     4.123    MEM0/write_address_reg[4]_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.247 r  MEM0/data_mem[128][3]_i_1/O
                         net (fo=20, routed)          4.178     8.425    MEM0/data_mem[128][3]_i_1_n_0
    SLICE_X50Y21         FDRE                                         r  MEM0/data_mem_reg[128][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.440     4.781    MEM0/clk_s
    SLICE_X50Y21         FDRE                                         r  MEM0/data_mem_reg[128][1]/C

Slack:                    inf
  Source:                 CI0/t_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CI0/nibble_sup_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.233ns  (logic 1.588ns (19.289%)  route 6.645ns (80.711%))
  Logic Levels:           5  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDCE                         0.000     0.000 r  CI0/t_cnt_reg[3]/C
    SLICE_X38Y10         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  CI0/t_cnt_reg[3]/Q
                         net (fo=133, routed)         4.785     5.263    MEM0/nibble_inf_reg[0][2]
    SLICE_X41Y21         MUXF8 (Prop_muxf8_S_O)       0.445     5.708 r  MEM0/nibble_inf_reg[0]_i_12/O
                         net (fo=1, routed)           0.944     6.653    MEM0/nibble_inf_reg[0]_i_12_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I0_O)        0.316     6.969 r  MEM0/nibble_inf[0]_i_5/O
                         net (fo=1, routed)           0.000     6.969    MEM0/nibble_inf[0]_i_5_n_0
    SLICE_X37Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     7.214 r  MEM0/nibble_inf_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     7.214    MEM0/nibble_inf_reg[0]_i_2_n_0
    SLICE_X37Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     7.318 r  MEM0/nibble_inf_reg[0]_i_1/O
                         net (fo=2, routed)           0.915     8.233    CI0/nibble_inf_reg[0]_0
    SLICE_X34Y10         FDRE                                         r  CI0/nibble_sup_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.442     4.783    CI0/clk_s
    SLICE_X34Y10         FDRE                                         r  CI0/nibble_sup_reg[0]/C

Slack:                    inf
  Source:                 CI1/FMS01/GUARDAR_reg/G
                            (positive level-sensitive latch)
  Destination:            MEM0/data_mem_reg[132][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.017ns  (logic 0.934ns (11.650%)  route 7.083ns (88.350%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         LDCE                         0.000     0.000 r  CI1/FMS01/GUARDAR_reg/G
    SLICE_X28Y27         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  CI1/FMS01/GUARDAR_reg/Q
                         net (fo=5, routed)           1.485     2.047    CI1/FMS01/AR[0]
    SLICE_X36Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.171 r  CI1/FMS01/write_address[7]_i_4/O
                         net (fo=1, routed)           0.159     2.329    CI0/GUARDAR
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124     2.453 r  CI0/write_address[7]_i_1/O
                         net (fo=53, routed)          1.670     4.123    MEM0/write_address_reg[4]_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.247 r  MEM0/data_mem[128][3]_i_1/O
                         net (fo=20, routed)          3.770     8.017    MEM0/data_mem[128][3]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  MEM0/data_mem_reg[132][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.441     4.782    MEM0/clk_s
    SLICE_X50Y20         FDRE                                         r  MEM0/data_mem_reg[132][1]/C

Slack:                    inf
  Source:                 CI1/FMS01/GUARDAR_reg/G
                            (positive level-sensitive latch)
  Destination:            MEM0/data_mem_reg[133][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.017ns  (logic 0.934ns (11.650%)  route 7.083ns (88.350%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         LDCE                         0.000     0.000 r  CI1/FMS01/GUARDAR_reg/G
    SLICE_X28Y27         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  CI1/FMS01/GUARDAR_reg/Q
                         net (fo=5, routed)           1.485     2.047    CI1/FMS01/AR[0]
    SLICE_X36Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.171 r  CI1/FMS01/write_address[7]_i_4/O
                         net (fo=1, routed)           0.159     2.329    CI0/GUARDAR
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124     2.453 r  CI0/write_address[7]_i_1/O
                         net (fo=53, routed)          1.670     4.123    MEM0/write_address_reg[4]_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.247 r  MEM0/data_mem[128][3]_i_1/O
                         net (fo=20, routed)          3.770     8.017    MEM0/data_mem[128][3]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  MEM0/data_mem_reg[133][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.441     4.782    MEM0/clk_s
    SLICE_X50Y20         FDRE                                         r  MEM0/data_mem_reg[133][1]/C

Slack:                    inf
  Source:                 CI1/FMS01/GUARDAR_reg/G
                            (positive level-sensitive latch)
  Destination:            MEM0/data_mem_reg[134][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.017ns  (logic 0.934ns (11.650%)  route 7.083ns (88.350%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         LDCE                         0.000     0.000 r  CI1/FMS01/GUARDAR_reg/G
    SLICE_X28Y27         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  CI1/FMS01/GUARDAR_reg/Q
                         net (fo=5, routed)           1.485     2.047    CI1/FMS01/AR[0]
    SLICE_X36Y12         LUT2 (Prop_lut2_I0_O)        0.124     2.171 r  CI1/FMS01/write_address[7]_i_4/O
                         net (fo=1, routed)           0.159     2.329    CI0/GUARDAR
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124     2.453 r  CI0/write_address[7]_i_1/O
                         net (fo=53, routed)          1.670     4.123    MEM0/write_address_reg[4]_0
    SLICE_X47Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.247 r  MEM0/data_mem[128][3]_i_1/O
                         net (fo=20, routed)          3.770     8.017    MEM0/data_mem[128][3]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  MEM0/data_mem_reg[134][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        1.441     4.782    MEM0/clk_s
    SLICE_X50Y20         FDRE                                         r  MEM0/data_mem_reg[134][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CI0/max_value_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            CI0/PICO_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.224ns (77.468%)  route 0.065ns (22.532%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         LDCE                         0.000     0.000 r  CI0/max_value_reg[10]/G
    SLICE_X28Y10         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  CI0/max_value_reg[10]/Q
                         net (fo=3, routed)           0.065     0.289    CI0/max_value[10]
    SLICE_X29Y10         FDRE                                         r  CI0/PICO_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.831     1.958    CI0/clk_s
    SLICE_X29Y10         FDRE                                         r  CI0/PICO_reg[10]/C

Slack:                    inf
  Source:                 CI0/max_address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            CI0/direccionfull_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.224ns (65.408%)  route 0.118ns (34.592%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          LDCE                         0.000     0.000 r  CI0/max_address_reg[2]/G
    SLICE_X28Y9          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  CI0/max_address_reg[2]/Q
                         net (fo=1, routed)           0.118     0.342    CI0/max_address[2]
    SLICE_X30Y9          FDRE                                         r  CI0/direccionfull_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.831     1.958    CI0/clk_s
    SLICE_X30Y9          FDRE                                         r  CI0/direccionfull_reg[2]/C

Slack:                    inf
  Source:                 CI0/max_value_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            CI0/PICO_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.224ns (65.281%)  route 0.119ns (34.719%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          LDCE                         0.000     0.000 r  CI0/max_value_reg[11]/G
    SLICE_X28Y9          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  CI0/max_value_reg[11]/Q
                         net (fo=3, routed)           0.119     0.343    CI0/max_value[11]
    SLICE_X29Y10         FDRE                                         r  CI0/PICO_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.831     1.958    CI0/clk_s
    SLICE_X29Y10         FDRE                                         r  CI0/PICO_reg[11]/C

Slack:                    inf
  Source:                 CI0/max_value_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            CI0/PICO_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.224ns (64.178%)  route 0.125ns (35.822%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          LDCE                         0.000     0.000 r  CI0/max_value_reg[15]/G
    SLICE_X28Y9          LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  CI0/max_value_reg[15]/Q
                         net (fo=3, routed)           0.125     0.349    CI0/max_value[15]
    SLICE_X29Y10         FDRE                                         r  CI0/PICO_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.831     1.958    CI0/clk_s
    SLICE_X29Y10         FDRE                                         r  CI0/PICO_reg[15]/C

Slack:                    inf
  Source:                 CI0/max_address_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            CI0/direccionfull_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.244ns (68.893%)  route 0.110ns (31.107%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          LDCE                         0.000     0.000 r  CI0/max_address_reg[3]/G
    SLICE_X30Y8          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  CI0/max_address_reg[3]/Q
                         net (fo=1, routed)           0.110     0.354    CI0/max_address[3]
    SLICE_X30Y9          FDRE                                         r  CI0/direccionfull_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.831     1.958    CI0/clk_s
    SLICE_X30Y9          FDRE                                         r  CI0/direccionfull_reg[3]/C

Slack:                    inf
  Source:                 CI0/max_address_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            CI0/direccionfull_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.244ns (68.538%)  route 0.112ns (31.462%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          LDCE                         0.000     0.000 r  CI0/max_address_reg[0]/G
    SLICE_X30Y8          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  CI0/max_address_reg[0]/Q
                         net (fo=1, routed)           0.112     0.356    CI0/max_address[0]
    SLICE_X30Y9          FDRE                                         r  CI0/direccionfull_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.831     1.958    CI0/clk_s
    SLICE_X30Y9          FDRE                                         r  CI0/direccionfull_reg[0]/C

Slack:                    inf
  Source:                 I2C0/set0/busy_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            I2C0/set0/PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.231ns (61.375%)  route 0.145ns (38.625%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE                         0.000     0.000 r  I2C0/set0/busy_cnt_reg[1]/C
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  I2C0/set0/busy_cnt_reg[1]/Q
                         net (fo=12, routed)          0.089     0.230    I2C0/set0/busy_cnt_reg[1]
    SLICE_X2Y22          LUT2 (Prop_lut2_I0_O)        0.045     0.275 r  I2C0/set0/PS[0]_i_2/O
                         net (fo=1, routed)           0.056     0.331    I2C0/set0/PS[0]_i_2_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.045     0.376 r  I2C0/set0/PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.376    I2C0/set0/NS
    SLICE_X2Y22          FDRE                                         r  I2C0/set0/PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.853     1.980    I2C0/set0/clk_s
    SLICE_X2Y22          FDRE                                         r  I2C0/set0/PS_reg[0]/C

Slack:                    inf
  Source:                 CI0/max_address_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            CI0/direccionfull_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.244ns (62.702%)  route 0.145ns (37.298%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          LDCE                         0.000     0.000 r  CI0/max_address_reg[5]/G
    SLICE_X30Y8          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  CI0/max_address_reg[5]/Q
                         net (fo=1, routed)           0.145     0.389    CI0/max_address[5]
    SLICE_X30Y9          FDRE                                         r  CI0/direccionfull_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.831     1.958    CI0/clk_s
    SLICE_X30Y9          FDRE                                         r  CI0/direccionfull_reg[5]/C

Slack:                    inf
  Source:                 CI0/nibble2_reg/G
                            (positive level-sensitive latch)
  Destination:            CI0/nibble_inf_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.158ns (40.501%)  route 0.232ns (59.499%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         LDCE                         0.000     0.000 r  CI0/nibble2_reg/G
    SLICE_X37Y11         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CI0/nibble2_reg/Q
                         net (fo=9, routed)           0.232     0.390    CI0/nibble2
    SLICE_X35Y10         FDRE                                         r  CI0/nibble_inf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.829     1.956    CI0/clk_s
    SLICE_X35Y10         FDRE                                         r  CI0/nibble_inf_reg[0]/C

Slack:                    inf
  Source:                 CI0/nibble2_reg/G
                            (positive level-sensitive latch)
  Destination:            CI0/nibble_inf_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.158ns (40.501%)  route 0.232ns (59.499%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         LDCE                         0.000     0.000 r  CI0/nibble2_reg/G
    SLICE_X37Y11         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CI0/nibble2_reg/Q
                         net (fo=9, routed)           0.232     0.390    CI0/nibble2
    SLICE_X35Y10         FDRE                                         r  CI0/nibble_inf_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_buf1_inst/O
                         net (fo=1837, routed)        0.829     1.956    CI0/clk_s
    SLICE_X35Y10         FDRE                                         r  CI0/nibble_inf_reg[1]/C





