$date
	Sat Oct 22 21:02:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#807295
b101 !
1"
#807298
b101 &
b101 %
1$
#807299
0"
#807302
b10000 &
b10000 %
#807306
b1000 &
b1000 %
#807310
b100 &
b100 %
#807314
b10 &
b10 %
#807318
b1 &
1#
b1 %
#807322
b0 &
b0 %
0#
0$
#1840406
b1 &
b1 %
1$
b1 !
1"
#1840407
0"
#1840410
1#
#1840414
b0 &
0#
b0 %
0$
#2782956
b1011 !
1"
#2782958
b1011 &
b1011 %
1$
#2782959
0"
#2782962
b100010 &
b100010 %
#2782966
b10001 &
b10001 %
#2782970
b110100 &
b110100 %
#2782974
b11010 &
b11010 %
#2782978
b1101 &
b1101 %
#2782982
b101000 &
b101000 %
#2782986
b10100 &
b10100 %
#2782990
b1010 &
b1010 %
#2782994
b101 &
b101 %
#2782998
b10000 &
b10000 %
#2783002
b1000 &
b1000 %
#2783006
b100 &
b100 %
#2783010
b10 &
b10 %
#2783014
b1 &
1#
b1 %
#2783018
b0 &
b0 %
0#
0$
#4500012
