{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 11:03:02 2019 " "Info: Processing started: Fri Oct 04 11:03:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD1U -c ProjetoSD1U " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoSD1U -c ProjetoSD1U" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/somadorsubtrador/1bit/halfadder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/somadorsubtrador/1bit/halfadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Info: Found entity 1: HalfAdder" {  } { { "ULA/SomadorSubtrador/1Bit/HalfAdder.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/SomadorSubtrador/1Bit/HalfAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/somadorsubtrador/1bit/fulladder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/somadorsubtrador/1bit/fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Info: Found entity 1: FullAdder" {  } { { "ULA/SomadorSubtrador/1Bit/FullAdder.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/SomadorSubtrador/1Bit/FullAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/somadorsubtrador/4bits/addersubtracter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/somadorsubtrador/4bits/addersubtracter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtracter " "Info: Found entity 1: AdderSubtracter" {  } { { "ULA/SomadorSubtrador/4Bits/AdderSubtracter.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/SomadorSubtrador/4Bits/AdderSubtracter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "BCD/Somador/SBCD.bdf " "Warning: Can't analyze file -- file BCD/Somador/SBCD.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador7segmentos/u0-9.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decodificador7segmentos/u0-9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 U0-9 " "Info: Found entity 1: U0-9" {  } { { "Decodificador7Segmentos/U0-9.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/Decodificador7Segmentos/U0-9.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador7segmentos/sign.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decodificador7segmentos/sign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sign " "Info: Found entity 1: Sign" {  } { { "Decodificador7Segmentos/Sign.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/Decodificador7Segmentos/Sign.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador7segmentos/u1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decodificador7segmentos/u1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 U1 " "Info: Found entity 1: U1" {  } { { "Decodificador7Segmentos/U1.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/Decodificador7Segmentos/U1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorbcd/sbcd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somadorbcd/sbcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SBCD " "Info: Found entity 1: SBCD" {  } { { "SomadorBCD/SBCD.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/SomadorBCD/SBCD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorbcd/displaybcd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somadorbcd/displaybcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayBCD " "Info: Found entity 1: DisplayBCD" {  } { { "SomadorBCD/DisplayBCD.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/SomadorBCD/DisplayBCD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorbcd/bcd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somadorbcd/bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Info: Found entity 1: BCD" {  } { { "SomadorBCD/BCD.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/SomadorBCD/BCD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/complemento2/complemento2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/complemento2/complemento2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento2 " "Info: Found entity 1: Complemento2" {  } { { "ULA/Complemento2/Complemento2.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Complemento2/Complemento2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/display/displayula.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/display/displayula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayULA " "Info: Found entity 1: DisplayULA" {  } { { "ULA/Display/DisplayULA.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Display/DisplayULA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/and/andvector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/and/andvector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AndVector " "Info: Found entity 1: AndVector" {  } { { "ULA/And/AndVector.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/And/AndVector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/xor/xorvector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/xor/xorvector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XorVector " "Info: Found entity 1: XorVector" {  } { { "ULA/Xor/XorVector.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Xor/XorVector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/igual/igualbit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/igual/igualbit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IgualBit " "Info: Found entity 1: IgualBit" {  } { { "ULA/Igual/IgualBit.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Igual/IgualBit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/igual/igual.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/igual/igual.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Igual " "Info: Found entity 1: Igual" {  } { { "ULA/Igual/Igual.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Igual/Igual.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/maior/maiorbit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/maior/maiorbit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaiorBit " "Info: Found entity 1: MaiorBit" {  } { { "ULA/Maior/MaiorBit.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Maior/MaiorBit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/maior/maior.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/maior/maior.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Maior " "Info: Found entity 1: Maior" {  } { { "ULA/Maior/Maior.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Maior/Maior.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/menor/menorbit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/menor/menorbit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MenorBit " "Info: Found entity 1: MenorBit" {  } { { "ULA/Menor/MenorBit.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Menor/MenorBit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/menor/menor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/menor/menor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Menor " "Info: Found entity 1: Menor" {  } { { "ULA/Menor/Menor.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Menor/Menor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/mux/mux2x1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/mux/mux2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Info: Found entity 1: MUX2x1" {  } { { "ULA/MUX/MUX2x1.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/MUX/MUX2x1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/mux/mux8x1vector.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/mux/mux8x1vector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8x1Vector " "Info: Found entity 1: MUX8x1Vector" {  } { { "ULA/MUX/MUX8x1Vector.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/MUX/MUX8x1Vector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/mux/mux8x1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/mux/mux8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8x1 " "Info: Found entity 1: MUX8x1" {  } { { "ULA/MUX/MUX8x1.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/MUX/MUX8x1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/operacoes.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/operacoes.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPERACOES " "Info: Found entity 1: OPERACOES" {  } { { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/ula.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula/ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA/ULA.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/ULA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "OPERACOES " "Info: Elaborating entity \"OPERACOES\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8x1Vector MUX8x1Vector:inst1 " "Info: Elaborating entity \"MUX8x1Vector\" for hierarchy \"MUX8x1Vector:inst1\"" {  } { { "ULA/OPERACOES.bdf" "inst1" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 392 880 1064 648 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8x1 MUX8x1Vector:inst1\|MUX8x1:inst1 " "Info: Elaborating entity \"MUX8x1\" for hierarchy \"MUX8x1Vector:inst1\|MUX8x1:inst1\"" {  } { { "ULA/MUX/MUX8x1Vector.bdf" "inst1" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/MUX/MUX8x1Vector.bdf" { { 184 1352 1480 384 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Igual Igual:inst3 " "Info: Elaborating entity \"Igual\" for hierarchy \"Igual:inst3\"" {  } { { "ULA/OPERACOES.bdf" "inst3" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 448 392 488 544 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IgualBit Igual:inst3\|IgualBit:inst " "Info: Elaborating entity \"IgualBit\" for hierarchy \"Igual:inst3\|IgualBit:inst\"" {  } { { "ULA/Igual/Igual.bdf" "inst" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Igual/Igual.bdf" { { 104 160 256 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Maior Maior:inst4 " "Info: Elaborating entity \"Maior\" for hierarchy \"Maior:inst4\"" {  } { { "ULA/OPERACOES.bdf" "inst4" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 552 392 488 648 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaiorBit Maior:inst4\|MaiorBit:inst " "Info: Elaborating entity \"MaiorBit\" for hierarchy \"Maior:inst4\|MaiorBit:inst\"" {  } { { "ULA/Maior/Maior.bdf" "inst" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Maior/Maior.bdf" { { 304 208 304 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Menor Menor:inst5 " "Info: Elaborating entity \"Menor\" for hierarchy \"Menor:inst5\"" {  } { { "ULA/OPERACOES.bdf" "inst5" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 656 392 488 752 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MenorBit Menor:inst5\|MenorBit:inst11 " "Info: Elaborating entity \"MenorBit\" for hierarchy \"Menor:inst5\|MenorBit:inst11\"" {  } { { "ULA/Menor/Menor.bdf" "inst11" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/Menor/Menor.bdf" { { 304 208 304 400 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtracter AdderSubtracter:inst10 " "Info: Elaborating entity \"AdderSubtracter\" for hierarchy \"AdderSubtracter:inst10\"" {  } { { "ULA/OPERACOES.bdf" "inst10" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 240 392 544 336 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder AdderSubtracter:inst10\|FullAdder:inst " "Info: Elaborating entity \"FullAdder\" for hierarchy \"AdderSubtracter:inst10\|FullAdder:inst\"" {  } { { "ULA/SomadorSubtrador/4Bits/AdderSubtracter.bdf" "inst" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/SomadorSubtrador/4Bits/AdderSubtracter.bdf" { { 288 280 376 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento2 Complemento2:inst2 " "Info: Elaborating entity \"Complemento2\" for hierarchy \"Complemento2:inst2\"" {  } { { "ULA/OPERACOES.bdf" "inst2" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 344 392 536 440 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XorVector XorVector:inst7 " "Info: Elaborating entity \"XorVector\" for hierarchy \"XorVector:inst7\"" {  } { { "ULA/OPERACOES.bdf" "inst7" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 864 392 528 960 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AndVector AndVector:inst6 " "Info: Elaborating entity \"AndVector\" for hierarchy \"AndVector:inst6\"" {  } { { "ULA/OPERACOES.bdf" "inst6" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 760 392 528 856 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Info: Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Info: Implemented 17 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 11:03:04 2019 " "Info: Processing ended: Fri Oct 04 11:03:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 11:03:05 2019 " "Info: Processing started: Fri Oct 04 11:03:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjetoSD1U -c ProjetoSD1U " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjetoSD1U -c ProjetoSD1U" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ProjetoSD1U EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design ProjetoSD1U" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Critical Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OVERFLOW " "Info: Pin OVERFLOW not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { OVERFLOW } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 408 1160 1336 424 "OVERFLOW" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OVERFLOW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "STATUS " "Info: Pin STATUS not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { STATUS } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 448 1160 1336 464 "STATUS" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATUS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VECTOR\[3\] " "Info: Pin VECTOR\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { VECTOR[3] } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 368 1160 1336 384 "VECTOR\[3..0\]" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VECTOR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VECTOR\[2\] " "Info: Pin VECTOR\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { VECTOR[2] } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 368 1160 1336 384 "VECTOR\[3..0\]" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VECTOR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VECTOR\[1\] " "Info: Pin VECTOR\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { VECTOR[1] } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 368 1160 1336 384 "VECTOR\[3..0\]" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VECTOR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VECTOR\[0\] " "Info: Pin VECTOR\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { VECTOR[0] } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 368 1160 1336 384 "VECTOR\[3..0\]" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VECTOR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL\[1\] " "Info: Pin SEL\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { SEL[1] } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 1008 0 168 1024 "SEL\[2..0\]" "" } { 584 800 816 1016 "SEL\[1\]" "" } { 304 305 320 1016 "SEL\[0\]" "" } { 600 816 832 1016 "SEL\[2\]" "" } { 568 784 800 1016 "SEL\[0\]" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B[3] } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 40 248 264 208 "B\[3..0\]" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL\[2\] " "Info: Pin SEL\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { SEL[2] } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 1008 0 168 1024 "SEL\[2..0\]" "" } { 584 800 816 1016 "SEL\[1\]" "" } { 304 305 320 1016 "SEL\[0\]" "" } { 600 816 832 1016 "SEL\[2\]" "" } { 568 784 800 1016 "SEL\[0\]" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SEL\[0\] " "Info: Pin SEL\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { SEL[0] } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 1008 0 168 1024 "SEL\[2..0\]" "" } { 584 800 816 1016 "SEL\[1\]" "" } { 304 305 320 1016 "SEL\[0\]" "" } { 600 816 832 1016 "SEL\[2\]" "" } { 568 784 800 1016 "SEL\[0\]" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A[3] } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 40 152 168 208 "A\[3..0\]" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A[1] } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 40 152 168 208 "A\[3..0\]" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B[1] } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 40 248 264 208 "B\[3..0\]" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A[0] } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 40 152 168 208 "A\[3..0\]" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B[0] } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 40 248 264 208 "B\[3..0\]" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { A[2] } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 40 152 168 208 "A\[3..0\]" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/programfiles/quartus/altera/91sp2/quartus/bin/pin_planner.ppl" { B[2] } } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 40 248 264 208 "B\[3..0\]" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 11 6 0 " "Info: Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 11 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y14 X40_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y14 to location X40_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Warning: Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OVERFLOW 0 " "Info: Pin \"OVERFLOW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "STATUS 0 " "Info: Pin \"STATUS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VECTOR\[3\] 0 " "Info: Pin \"VECTOR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VECTOR\[2\] 0 " "Info: Pin \"VECTOR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VECTOR\[1\] 0 " "Info: Pin \"VECTOR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VECTOR\[0\] 0 " "Info: Pin \"VECTOR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ProjetoSD1U.fit.smsg " "Info: Generated suppressed messages file E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ProjetoSD1U.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Info: Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 11:03:07 2019 " "Info: Processing ended: Fri Oct 04 11:03:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 11:03:08 2019 " "Info: Processing started: Fri Oct 04 11:03:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjetoSD1U -c ProjetoSD1U " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjetoSD1U -c ProjetoSD1U" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 11:03:09 2019 " "Info: Processing ended: Fri Oct 04 11:03:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 11:03:10 2019 " "Info: Processing started: Fri Oct 04 11:03:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoSD1U -c ProjetoSD1U --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoSD1U -c ProjetoSD1U --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SEL\[0\] OVERFLOW 10.966 ns Longest " "Info: Longest tpd from source pin \"SEL\[0\]\" to destination pin \"OVERFLOW\" is 10.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns SEL\[0\] 1 PIN PIN_Y9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_Y9; Fanout = 9; PIN Node = 'SEL\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[0] } "NODE_NAME" } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 1008 0 168 1024 "SEL\[2..0\]" "" } { 584 800 816 1016 "SEL\[1\]" "" } { 304 305 320 1016 "SEL\[0\]" "" } { 600 816 832 1016 "SEL\[2\]" "" } { 568 784 800 1016 "SEL\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.865 ns) + CELL(0.346 ns) 5.983 ns MUX8x1Vector:inst1\|MUX8x1:inst1\|inst3~0 2 COMB LCCOMB_X33_Y21_N2 1 " "Info: 2: + IC(4.865 ns) + CELL(0.346 ns) = 5.983 ns; Loc. = LCCOMB_X33_Y21_N2; Fanout = 1; COMB Node = 'MUX8x1Vector:inst1\|MUX8x1:inst1\|inst3~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.211 ns" { SEL[0] MUX8x1Vector:inst1|MUX8x1:inst1|inst3~0 } "NODE_NAME" } } { "ULA/MUX/MUX8x1.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/MUX/MUX8x1.bdf" { { 304 1048 1112 448 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.985 ns) + CELL(1.998 ns) 10.966 ns OVERFLOW 3 PIN PIN_AA12 0 " "Info: 3: + IC(2.985 ns) + CELL(1.998 ns) = 10.966 ns; Loc. = PIN_AA12; Fanout = 0; PIN Node = 'OVERFLOW'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.983 ns" { MUX8x1Vector:inst1|MUX8x1:inst1|inst3~0 OVERFLOW } "NODE_NAME" } } { "ULA/OPERACOES.bdf" "" { Schematic "E:/Users/gff/Documents/ProjetoSD-Und1/Workspace/ULA/OPERACOES.bdf" { { 408 1160 1336 424 "OVERFLOW" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.116 ns ( 28.42 % ) " "Info: Total cell delay = 3.116 ns ( 28.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.850 ns ( 71.58 % ) " "Info: Total interconnect delay = 7.850 ns ( 71.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.966 ns" { SEL[0] MUX8x1Vector:inst1|MUX8x1:inst1|inst3~0 OVERFLOW } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.966 ns" { SEL[0] {} SEL[0]~combout {} MUX8x1Vector:inst1|MUX8x1:inst1|inst3~0 {} OVERFLOW {} } { 0.000ns 0.000ns 4.865ns 2.985ns } { 0.000ns 0.772ns 0.346ns 1.998ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 11:03:11 2019 " "Info: Processing ended: Fri Oct 04 11:03:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
