#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Tue Oct  8 22:24:21 2019
# Process ID: 1655
# Current directory: /home/crfosse/dds1/TFE4141-DDS1
# Command line: vivado
# Log file: /home/crfosse/dds1/TFE4141-DDS1/vivado.log
# Journal file: /home/crfosse/dds1/TFE4141-DDS1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6252.945 ; gain = 71.676 ; free physical = 5703 ; free virtual = 8858
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: adder_datapath
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6719.121 ; gain = 152.621 ; free physical = 5067 ; free virtual = 8359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_datapath' [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'adder_datapath' (1#1) [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd:42]
WARNING: [Synth 8-3331] design adder_datapath has unconnected port clk
WARNING: [Synth 8-3331] design adder_datapath has unconnected port reset_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6748.059 ; gain = 181.559 ; free physical = 5096 ; free virtual = 8390
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6765.871 ; gain = 199.371 ; free physical = 5093 ; free virtual = 8387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6765.871 ; gain = 199.371 ; free physical = 5093 ; free virtual = 8387
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6848.594 ; gain = 0.000 ; free physical = 4988 ; free virtual = 8298
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 6895.496 ; gain = 328.996 ; free physical = 4897 ; free virtual = 8214
6 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 6895.496 ; gain = 532.621 ; free physical = 4897 ; free virtual = 8214
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 6937.449 ; gain = 7.934 ; free physical = 4840 ; free virtual = 8158
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_datapath' [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'adder_datapath' (1#1) [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 6965.387 ; gain = 35.871 ; free physical = 4873 ; free virtual = 8191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 6983.199 ; gain = 53.684 ; free physical = 4875 ; free virtual = 8193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 6983.199 ; gain = 53.684 ; free physical = 4875 ; free virtual = 8193
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7038.016 ; gain = 108.500 ; free physical = 4867 ; free virtual = 8185
reset_run synth_1
launch_runs synth_1
[Tue Oct  8 22:39:10 2019] Launched synth_1...
Run output will be captured here: /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'adder_datapath' is not ideal for floorplanning, since the cellview 'adder_datapath' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7038.016 ; gain = 0.000 ; free physical = 4875 ; free virtual = 8202
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7415.934 ; gain = 120.816 ; free physical = 4390 ; free virtual = 7740
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/func/xsim/tester_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/func/xsim/tester_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'tester' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/func/xsim'
xvhdl --incr --relax -prj tester_vhdl.prj
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/func/xsim/tester_func_synth.vhd" into library xil_defaultlib
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim/tester_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim/tester_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim/tester_time_synth.v
INFO: [SIM-utils-37] SDF generated:/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim/tester_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'tester' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim'
xvlog --incr --relax -prj tester_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim/tester_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_datapath
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj tester_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sim_1/new/tester.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tester'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim'
xelab -wto 954f8105ad2d469494c91b4c37f31fbd --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tester_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tester xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 954f8105ad2d469494c91b4c37f31fbd --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tester_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tester xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 256 [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sim_1/new/tester.vhd:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/synth/timing/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7433.844 ; gain = 9.906 ; free physical = 4352 ; free virtual = 7756
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tester' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tester_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sources_1/new/blakeley.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sim_1/new/tester.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tester'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim'
xelab -wto 954f8105ad2d469494c91b4c37f31fbd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tester_behav xil_defaultlib.tester -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 954f8105ad2d469494c91b4c37f31fbd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tester_behav xil_defaultlib.tester -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 256 [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sim_1/new/tester.vhd:60]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tester in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tester' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tester_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sim_1/new/tester.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tester'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim'
xelab -wto 954f8105ad2d469494c91b4c37f31fbd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tester_behav xil_defaultlib.tester -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 954f8105ad2d469494c91b4c37f31fbd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tester_behav xil_defaultlib.tester -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 256 [/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sim_1/new/tester.vhd:60]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tester in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tester' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tester_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.srcs/sim_1/new/tester.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tester'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim'
xelab -wto 954f8105ad2d469494c91b4c37f31fbd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tester_behav xil_defaultlib.tester -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 954f8105ad2d469494c91b4c37f31fbd --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tester_behav xil_defaultlib.tester -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.adder_datapath [adder_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.tester
Built simulation snapshot tester_behav

****** Webtalk v2019.1.2 (64-bit)
  **** SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
  **** IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim/xsim.dir/tester_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim/xsim.dir/tester_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct  8 23:22:32 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct  8 23:22:32 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7435.852 ; gain = 0.000 ; free physical = 4258 ; free virtual = 7719
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/crfosse/dds1/TFE4141-DDS1/rsa/rsa.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tester_behav -key {Behavioral:sim_1:Functional:tester} -tclbatch {tester.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tester.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tester_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 7502.656 ; gain = 66.805 ; free physical = 4239 ; free virtual = 7710
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 7502.656 ; gain = 0.000 ; free physical = 4241 ; free virtual = 7713
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  8 23:22:53 2019...
