Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 11:28:02 2020
| Host         : surface running 64-bit major release  (build 9200)
| Command      : report_drc -file Camera_Demo_drc_routed.rpt -pb Camera_Demo_drc_routed.pb -rpx Camera_Demo_drc_routed.rpx
| Design       : Camera_Demo
| Device       : xc7s15ftgb196-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| BUFC-1      | Warning  | Input Buffer Connections                                    | 1          |
| DPIP-1      | Warning  | Input pipelining                                            | 2          |
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer scancolor1/Camera_IIC_SDA_IOBUF/IBUF (in scancolor1/Camera_IIC_SDA_IOBUF macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP vg/Address_reg input vg/Address_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP vg/Address_reg input vg/Address_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net kj1/CLK is a gated clock net sourced by a combinational pin kj1/FSM_onehot_luminance[2]_i_2/O, cell kj1/FSM_onehot_luminance[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT kj1/FSM_onehot_luminance[2]_i_2 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
FSM_onehot_luminance_reg[0], FSM_onehot_luminance_reg[1], FSM_onehot_luminance_reg[2], stateNext_reg[0], stateNext_reg[1], stateNext_reg[2], stateNext_reg[3], stateNext_reg[4], stateNext_reg[5]
Related violations: <none>


