
\begin{appendices}



\chapter{Open-source Contributions}
\label{appx:contributions}

This appendix identifies several open-source issues and contributions I have made.
Most of the contributions in this appendix are related to my efforts as an HDL educator.

\section{Open-source issues and contributions created by me}

\begin{itemize}
    \item [\mergedicon] \githubpull{olofk/fusesoc}{645}: Improved inheritance elaboration
    \item [\mergedicon] \githubpull{verilator/verilator}{4409}: Check for conflicting options e.g.\ \texttt{--binary} and \texttt{--lint-only}
    \item [\pullrequesticon] \githubpull{olofk/edalize}{389}: Added support for additional Verilator modes
    \item [\mergedicon] \githubpull{Rain92/FPGA-Mandelbrot}{1}: Fixed build issues
    \item [\mergedicon] \githubpull{lowRISC/style-guides}{66}: Prohibit functions from using non-local references
    \item [\mergedicon] \githubpull{steveicarus/iverilog}{980}: Argumentless functions fix
    \item [\mergedicon] \githubpull{verilator/verilator}{4172}: Added NEWERSTD warning
    \item [\mergedicon] \githubpull{openhwgroup/cva6}{1142}: Improved Acronym List in Glossary
\end{itemize}

\section{Open-source issues created by my students for my classes}

\begin{itemize}
    \item [\issueclosedicon] \githubissue{YosysHQ/oss-cad-suite-build}{28}: nextpnr-gowin support requested
\end{itemize}



\chapter{Style Guide Survey}
\label{appx:style_guides}

This appendix identifies several prominent Verilog and SystemVerilog style guides.

\section{lowRISC Verilog Coding Style Guide}

\begin{itemize}
    \item \url{https://github.com/lowRISC/style-guides} \cite{lowRISCstyleguides}
    \item Projects that use lowRISC Verilog Coding Style Guide:
    \begin{itemize}
        \item lowRISC: Ibex RISC-V Core \cite{Ibex}
        \item lowRISC: OpenTitan RISC-V Core \cite{OpenTitan}
        \item OpenHW Group: CV32E40P RISC-V Core \cite{cv32e40p}
        \item OpenHW Group: CVA6 RISC-V Core \cite{cva6}
        \item OpenHW Group: FPnew Floating-Point Unit \cite{cvfpu}
        \item PULP Platform: Ara Vector Unit \cite{Ara}
        \item PULP Platform: MemPool Many-Core System \cite{MemPool}
    \end{itemize}
\end{itemize}

\pagebreak

\section{BSG System Verilog Coding Standards}

\begin{itemize}
    \item {\fontsize{9}{12} \url{https://docs.google.com/document/d/1xA5XUzBtz_D6aSyIBQUwFk_kSUdckrfxa2uzGjMgmCU}} \cite{BSGstyleguide}
    \item Projects that use BSG System Verilog Coding Standards:
    \begin{itemize}
        \item Bespoke Silicon Group: BlackParrot RISC-V Core \cite{blackparrot}
        \item Bespoke Silicon Group: BaseJump Standard Template Library \cite{basejumpstl}
    \end{itemize}
\end{itemize}

\section{Company-Provided Style Guides}

\begin{itemize}
    \item Xilinx -- HDL Coding Techniques \cite{Xilinxstyleguide}
    \item Intel -- Recommended HDL Coding Styles \cite{Intelstyleguide}
    \item Lattice -- HDL Coding Guidelines \cite{Latticestyleguide}
    \item Freescale -- Verilog HDL Coding \cite{Freescalestyleguide}
\end{itemize}

\section{Miscellaneous Style Guides}

\begin{itemize}
    \item RSD RISC-V Core -- Coding conventions \cite{RSDstyleguide}
    \item VeriGPU -- Coding guidelines \cite{VeriGPUstyleguide}
\end{itemize}



\end{appendices}
