question,answer
"Is a dynamic ram refresh controller built into the 6566/6567 devices?","Yes"
"What is the rate at which 8-bit row addresses are refreshed?","Every raster line"
"What is the maximum delay between the refresh of any single row address in a 128 refresh scheme?","2.02 ms"
"What is the maximum delay between the refresh of any single row address in a 256 refresh scheme?","3.66 ms"
"Is the refresh process transparent to the system?","Yes"
"What phase of the system clock does the refresh occur during?","Phase 1"
"What signals are generated by the 6567 for every Phase 2 and video data access?","/RAS and /CAS"
"Are external clock generation required for the refresh process?","No"
"What is the purpose of /RAS and /CAS signals?","Generated for every Phase 2 and video data access"
"Are the /RAS and /CAS signals connected directly to the dynamic rams?","Yes"
"Is the refresh process guaranteed for every raster line?","Yes"