// Seed: 2978277072
module module_0;
  wire id_2;
endmodule
module module_1 (
    input wand  id_0,
    input logic id_1
);
  assign id_3 = 1;
  module_0 modCall_1 ();
  id_4 :
  assert property (@(posedge 1 ? id_0 : id_0) id_0)
  else begin : LABEL_0
    id_3 <= #1 id_1;
    id_3 = 1;
  end
endmodule
module module_2 (
    output uwire id_0,
    input  wand  id_1,
    output tri1  id_2
);
  always @(posedge 1 == id_1)
    @(posedge id_1 or posedge id_1) begin : LABEL_0
      #1;
    end
  module_0 modCall_1 ();
endmodule
