#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x150604b00 .scope module, "test" "test" 2 2;
 .timescale 0 0;
v0x6000026d6010_0 .net "alu_out_bus", 7 0, v0x6000026d4120_0;  1 drivers
v0x6000026d60a0_0 .var "cl", 0 0;
E_0x6000001d0380 .event anyedge, v0x6000026d4b40_0;
S_0x150604c70 .scope module, "Comp" "computer" 2 6, 3 2 0, S_0x150604b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_out_bus";
v0x6000026d5710_0 .net "LA_sig", 0 0, L_0x600003fd00e0;  1 drivers
v0x6000026d57a0_0 .net "LB_sig", 0 0, L_0x600003fd0150;  1 drivers
L_0x148050058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000026d5830_0 .net "SA_sig", 0 0, L_0x148050058;  1 drivers
L_0x148050010 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000026d58c0_0 .net/2u *"_ivl_0", 3 0, L_0x148050010;  1 drivers
v0x6000026d5950_0 .net *"_ivl_3", 3 0, L_0x6000025d4000;  1 drivers
v0x6000026d59e0_0 .net "alu_out_bus", 7 0, v0x6000026d4120_0;  alias, 1 drivers
v0x6000026d5a70_0 .net "alu_s_sig", 2 0, L_0x600003fd0230;  1 drivers
v0x6000026d5b00_0 .net "cB_sig", 0 0, L_0x600003fd01c0;  1 drivers
v0x6000026d5b90_0 .net "clk", 0 0, v0x6000026d60a0_0;  1 drivers
v0x6000026d5c20_0 .net "im_out_bus", 8 0, L_0x600003fd02a0;  1 drivers
v0x6000026d5cb0_0 .net "imm8", 7 0, L_0x6000025d40a0;  1 drivers
v0x6000026d5d40_0 .net "muxA_out_bus", 7 0, v0x6000026d4fc0_0;  1 drivers
v0x6000026d5dd0_0 .net "muxB_out_bus", 7 0, v0x6000026d5200_0;  1 drivers
v0x6000026d5e60_0 .net "pc_out_bus", 3 0, v0x6000026d4d80_0;  1 drivers
v0x6000026d5ef0_0 .net "regA_out_bus", 7 0, v0x6000026d5440_0;  1 drivers
v0x6000026d5f80_0 .net "regB_out_bus", 7 0, v0x6000026d5680_0;  1 drivers
L_0x6000025d4000 .part L_0x600003fd02a0, 0, 4;
L_0x6000025d40a0 .concat [ 4 4 0 0], L_0x6000025d4000, L_0x148050010;
S_0x150604de0 .scope module, "ALU" "alu" 3 59, 4 2 0, S_0x150604c70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 8 "out";
v0x6000026d4000_0 .net "a", 7 0, v0x6000026d4fc0_0;  alias, 1 drivers
v0x6000026d4090_0 .net "b", 7 0, v0x6000026d5200_0;  alias, 1 drivers
v0x6000026d4120_0 .var "out", 7 0;
v0x6000026d41b0_0 .net "s", 2 0, L_0x600003fd0230;  alias, 1 drivers
E_0x6000001d03c0 .event anyedge, v0x6000026d41b0_0, v0x6000026d4000_0, v0x6000026d4090_0;
S_0x150604f50 .scope module, "CU" "control_unit" 3 22, 5 2 0, S_0x150604c70;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "im";
    .port_info 1 /OUTPUT 1 "LA";
    .port_info 2 /OUTPUT 1 "LB";
    .port_info 3 /OUTPUT 1 "cB";
    .port_info 4 /OUTPUT 1 "SA";
    .port_info 5 /OUTPUT 3 "alu_s";
L_0x600003fd00e0 .functor BUFZ 1, L_0x6000025d4280, C4<0>, C4<0>, C4<0>;
L_0x600003fd0150 .functor BUFZ 1, L_0x6000025d41e0, C4<0>, C4<0>, C4<0>;
L_0x600003fd01c0 .functor BUFZ 1, L_0x6000025d4140, C4<0>, C4<0>, C4<0>;
L_0x600003fd0230 .functor BUFZ 3, v0x6000026d4900_0, C4<000>, C4<000>, C4<000>;
v0x6000026d42d0_0 .net "LA", 0 0, L_0x600003fd00e0;  alias, 1 drivers
v0x6000026d4360_0 .net "LB", 0 0, L_0x600003fd0150;  alias, 1 drivers
v0x6000026d43f0_0 .net "S", 1 0, L_0x6000025d4320;  1 drivers
v0x6000026d4480_0 .net "SA", 0 0, L_0x148050058;  alias, 1 drivers
v0x6000026d4510_0 .net "alu_s", 2 0, L_0x600003fd0230;  alias, 1 drivers
v0x6000026d45a0_0 .net "c", 0 0, L_0x6000025d4140;  1 drivers
v0x6000026d4630_0 .net "cB", 0 0, L_0x600003fd01c0;  alias, 1 drivers
v0x6000026d46c0_0 .net "im", 8 0, L_0x600003fd02a0;  alias, 1 drivers
v0x6000026d4750_0 .net "imm", 3 0, L_0x6000025d43c0;  1 drivers
v0x6000026d47e0_0 .net "la", 0 0, L_0x6000025d4280;  1 drivers
v0x6000026d4870_0 .net "lb", 0 0, L_0x6000025d41e0;  1 drivers
v0x6000026d4900_0 .var "s3", 2 0;
E_0x6000001d0400 .event anyedge, v0x6000026d43f0_0, v0x6000026d45a0_0, v0x6000026d4750_0;
L_0x6000025d4140 .part L_0x600003fd02a0, 8, 1;
L_0x6000025d41e0 .part L_0x600003fd02a0, 7, 1;
L_0x6000025d4280 .part L_0x600003fd02a0, 6, 1;
L_0x6000025d4320 .part L_0x600003fd02a0, 4, 2;
L_0x6000025d43c0 .part L_0x600003fd02a0, 0, 4;
S_0x1506050c0 .scope module, "IM" "instruction_memory" 3 36, 6 2 0, S_0x150604c70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address";
    .port_info 1 /OUTPUT 9 "out";
L_0x600003fd02a0 .functor BUFZ 9, L_0x6000025d4460, C4<000000000>, C4<000000000>, C4<000000000>;
v0x6000026d4990_0 .net *"_ivl_0", 8 0, L_0x6000025d4460;  1 drivers
v0x6000026d4a20_0 .net *"_ivl_2", 5 0, L_0x6000025d4500;  1 drivers
L_0x1480500a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000026d4ab0_0 .net *"_ivl_5", 1 0, L_0x1480500a0;  1 drivers
v0x6000026d4b40_0 .net "address", 3 0, v0x6000026d4d80_0;  alias, 1 drivers
v0x6000026d4bd0 .array "mem", 15 0, 8 0;
v0x6000026d4c60_0 .net "out", 8 0, L_0x600003fd02a0;  alias, 1 drivers
L_0x6000025d4460 .array/port v0x6000026d4bd0, L_0x6000025d4500;
L_0x6000025d4500 .concat [ 4 2 0 0], v0x6000026d4d80_0, L_0x1480500a0;
S_0x150605230 .scope module, "PC" "pc" 3 34, 7 2 0, S_0x150604c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "pc";
v0x6000026d4cf0_0 .net "clk", 0 0, v0x6000026d60a0_0;  alias, 1 drivers
v0x6000026d4d80_0 .var "pc", 3 0;
E_0x6000001d0480 .event posedge, v0x6000026d4cf0_0;
S_0x1506053a0 .scope module, "muxA" "mux2_a" 3 49, 8 2 0, S_0x150604c70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 8 "out";
v0x6000026d4e10_0 .net "c", 0 0, L_0x148050058;  alias, 1 drivers
v0x6000026d4ea0_0 .net "e0", 7 0, v0x6000026d5440_0;  alias, 1 drivers
v0x6000026d4f30_0 .net "e1", 7 0, v0x6000026d5680_0;  alias, 1 drivers
v0x6000026d4fc0_0 .var "out", 7 0;
E_0x6000001d0500 .event anyedge, v0x6000026d4480_0, v0x6000026d4ea0_0, v0x6000026d4f30_0;
S_0x150605510 .scope module, "muxB" "mux2" 3 53, 9 3 0, S_0x150604c70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "e0";
    .port_info 1 /INPUT 8 "e1";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 8 "out";
v0x6000026d5050_0 .net "c", 0 0, L_0x600003fd01c0;  alias, 1 drivers
v0x6000026d50e0_0 .net "e0", 7 0, v0x6000026d5680_0;  alias, 1 drivers
v0x6000026d5170_0 .net "e1", 7 0, L_0x6000025d40a0;  alias, 1 drivers
v0x6000026d5200_0 .var "out", 7 0;
E_0x6000001d0540 .event anyedge, v0x6000026d4630_0, v0x6000026d4f30_0, v0x6000026d5170_0;
S_0x150605680 .scope module, "regA" "register" 3 38, 10 2 0, S_0x150604c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x6000026d5290_0 .net "clk", 0 0, v0x6000026d60a0_0;  alias, 1 drivers
v0x6000026d5320_0 .net "data", 7 0, v0x6000026d4120_0;  alias, 1 drivers
v0x6000026d53b0_0 .net "load", 0 0, L_0x600003fd00e0;  alias, 1 drivers
v0x6000026d5440_0 .var "out", 7 0;
S_0x1506057f0 .scope module, "regB" "register" 3 43, 10 2 0, S_0x150604c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
v0x6000026d54d0_0 .net "clk", 0 0, v0x6000026d60a0_0;  alias, 1 drivers
v0x6000026d5560_0 .net "data", 7 0, v0x6000026d4120_0;  alias, 1 drivers
v0x6000026d55f0_0 .net "load", 0 0, L_0x600003fd0150;  alias, 1 drivers
v0x6000026d5680_0 .var "out", 7 0;
    .scope S_0x150604f50;
T_0 ;
    %wait E_0x6000001d0400;
    %load/vec4 v0x6000026d43f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000026d4900_0, 0, 3;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000026d4900_0, 0, 3;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6000026d4900_0, 0, 3;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000026d4900_0, 0, 3;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x6000026d45a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x6000026d4750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000026d4900_0, 0, 3;
    %jmp T_0.13;
T_0.8 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x6000026d4900_0, 0, 3;
    %jmp T_0.13;
T_0.9 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000026d4900_0, 0, 3;
    %jmp T_0.13;
T_0.10 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x6000026d4900_0, 0, 3;
    %jmp T_0.13;
T_0.11 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x6000026d4900_0, 0, 3;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000026d4900_0, 0, 3;
T_0.7 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x150605230;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000026d4d80_0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x150605230;
T_2 ;
    %wait E_0x6000001d0480;
    %load/vec4 v0x6000026d4d80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x6000026d4d80_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x150605680;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000026d5440_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x150605680;
T_4 ;
    %wait E_0x6000001d0480;
    %load/vec4 v0x6000026d53b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x6000026d5320_0;
    %assign/vec4 v0x6000026d5440_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1506057f0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000026d5680_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x1506057f0;
T_6 ;
    %wait E_0x6000001d0480;
    %load/vec4 v0x6000026d55f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x6000026d5560_0;
    %assign/vec4 v0x6000026d5680_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1506053a0;
T_7 ;
    %wait E_0x6000001d0500;
    %load/vec4 v0x6000026d4e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x6000026d4ea0_0;
    %store/vec4 v0x6000026d4fc0_0, 0, 8;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x6000026d4f30_0;
    %store/vec4 v0x6000026d4fc0_0, 0, 8;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x150605510;
T_8 ;
    %wait E_0x6000001d0540;
    %load/vec4 v0x6000026d5050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x6000026d50e0_0;
    %store/vec4 v0x6000026d5200_0, 0, 8;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x6000026d5170_0;
    %store/vec4 v0x6000026d5200_0, 0, 8;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x150604de0;
T_9 ;
    %wait E_0x6000001d03c0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000026d4120_0, 0, 8;
    %load/vec4 v0x6000026d41b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6000026d4120_0, 0, 8;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x6000026d4000_0;
    %load/vec4 v0x6000026d4090_0;
    %add;
    %store/vec4 v0x6000026d4120_0, 0, 8;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x6000026d4000_0;
    %load/vec4 v0x6000026d4090_0;
    %sub;
    %store/vec4 v0x6000026d4120_0, 0, 8;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x6000026d4000_0;
    %load/vec4 v0x6000026d4090_0;
    %and;
    %store/vec4 v0x6000026d4120_0, 0, 8;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x6000026d4000_0;
    %load/vec4 v0x6000026d4090_0;
    %or;
    %store/vec4 v0x6000026d4120_0, 0, 8;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x6000026d4000_0;
    %load/vec4 v0x6000026d4090_0;
    %xor;
    %store/vec4 v0x6000026d4120_0, 0, 8;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x6000026d4000_0;
    %inv;
    %store/vec4 v0x6000026d4120_0, 0, 8;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x6000026d4000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x6000026d4120_0, 0, 8;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x6000026d4000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x6000026d4120_0, 0, 8;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x150604b00;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000026d60a0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x150604b00;
T_11 ;
    %vpi_call 2 9 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x150604b00 {0 0 0};
    %vpi_call 2 12 "$readmemb", "im.dat", v0x6000026d4bd0 {0 0 0};
    %pushi/vec4 321, 0, 9;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000026d4bd0, 4, 0;
    %vpi_call 2 29 "$display", "mem[0] = %h", &A<v0x6000026d4bd0, 0> {0 0 0};
    %vpi_call 2 30 "$display", "mem[1] = %h", &A<v0x6000026d4bd0, 1> {0 0 0};
    %vpi_call 2 31 "$display", "mem[2] = %h", &A<v0x6000026d4bd0, 2> {0 0 0};
    %vpi_call 2 32 "$display", "mem[3] = %h", &A<v0x6000026d4bd0, 3> {0 0 0};
    %vpi_call 2 34 "$monitor", "At time %t, pc = 0x%h, im = b%b, regA = 0x%h, regB = 0x%h, alu=0x%h (b=0x%h)", $time, v0x6000026d5e60_0, v0x6000026d5c20_0, v0x6000026d5ef0_0, v0x6000026d5f80_0, v0x6000026d6010_0, &PV<v0x6000026d5c20_0, 0, 4> {0 0 0};
T_11.0 ;
    %load/vec4 v0x6000026d4d80_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.1, 6;
    %wait E_0x6000001d0380;
    %jmp T_11.0;
T_11.1 ;
    %delay 2, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x150604b00;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0x6000026d60a0_0;
    %inv;
    %store/vec4 v0x6000026d60a0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbench.v";
    "computer.v";
    "alu.v";
    "control_unit.v";
    "instruction_memory.v";
    "pc.v";
    "mux2_a.v";
    "mux2.v";
    "register.v";
