Generating HDL for page 16.17.01.1 ADD ZONES GROUPING A BITS-ACC at 10/2/2020 7:57:37 AM
Note: DOT Function at 1B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Generating Statement for block at 3B with output pin(s) of OUT_3B_D
	and inputs of MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_1,MS_ZONE_ADDER_A_DOT_NOT_B_DOT_NOT_C_2
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_P
	and inputs of MS_ZONE_ADDER_A_DOT_B_DOT_C_2,MS_ZONE_ADDER_A_DOT_B_DOT_C_1
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_C
	and inputs of MS_A_CH_PLUS_SIGN_GATED
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_C
	and inputs of MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_1,MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_1,MS_ZONE_ADDER_NOT_A_DOT_B_DOT_NOT_C_2
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_C
	and inputs of MS_ZONE_ADDER_NOT_A_DOT_NOT_B_DOT_C_2,MS_MINUS_SIGN_GATED,MS_A_CH_INV_PLUS_SIGN_GATED
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_B
	and inputs of MS_A_CH_MINUS_SIGN_GATED
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_DOT_1B
	and inputs of OUT_3B_D,OUT_3C_P,OUT_3D_C
	and logic function of OR
Generating Statement for block at 1E with output pin(s) of OUT_DOT_1E
	and inputs of OUT_3E_C,OUT_3F_C,OUT_3G_B
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_ASM_CH_A_BIT_STAR_ADDER_ZONES
	from gate output OUT_DOT_1B
Generating output sheet edge signal assignment to 
	signal PS_ASM_CH_NOT_A_BIT_STAR_ADDER_ZONES
	from gate output OUT_DOT_1E
