// Seed: 3678670983
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    input wire id_4,
    input wor id_5,
    output tri1 id_6,
    input supply1 id_7,
    input tri0 id_8
    , id_30,
    output supply0 id_9,
    input tri id_10
    , id_31,
    input wire id_11,
    input tri1 id_12,
    input uwire id_13,
    input wand id_14,
    output wand id_15,
    inout supply1 id_16,
    output wor id_17,
    input wire id_18,
    output supply0 id_19,
    input uwire id_20,
    input tri id_21,
    output tri1 id_22,
    output wor id_23,
    input uwire id_24,
    input tri0 id_25,
    input tri id_26,
    input wand id_27,
    input supply1 id_28
);
  assign id_31[1] = 1 - 1;
endmodule
macromodule module_1 (
    input tri1 id_0,
    output wand id_1,
    output uwire id_2,
    output wand id_3,
    output wor id_4,
    input tri1 id_5,
    output supply1 id_6,
    input supply0 id_7,
    output tri1 id_8,
    input wire id_9,
    output tri1 id_10,
    output supply1 id_11,
    output tri id_12,
    input wor id_13,
    inout tri1 id_14
);
  `define pp_16 0
  wire id_17;
  wire id_18;
  assign id_12 = id_0;
  module_0(
      id_6,
      id_5,
      id_13,
      id_5,
      id_13,
      id_5,
      id_8,
      id_9,
      id_13,
      id_4,
      id_9,
      id_9,
      id_5,
      id_0,
      id_14,
      id_12,
      id_14,
      id_2,
      id_5,
      id_4,
      id_14,
      id_7,
      id_3,
      id_6,
      id_0,
      id_0,
      id_14,
      id_5,
      id_0
  );
endmodule
