`timescale 1ns/1ps
module TB_TOP();

logic Clk;
logic Rst_n;
logic TX;
logic RX;


initial begin
     Clk = 1'b0; 
     forever begin
        #5 Clk = ~Clk;  //10ns //10MHz
     end
end

initial begin
    Rst_n = 1'b0;
    #10  Rst_n = 1'b1;
end

intial beign
    TX = 1'b1;
    #95 TX = 1'b0;
    #255 TX = 1'b1;
    #415 TX = 1'b0;
    #575 TX = 1'b1;
    #735 TX = 1'b0;
    #895 TX = 1'b1;
    #1055 TX = 1'b0;
    #1215 TX = 1'b1;
    #1375 TX = 1'b0;
    #1535 TX = 1'b1;
end

UART DUT(Clk, Rst_n, 1'b0, RX, TX);

endmodule


