<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\ahb_def_slave.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\BusMatrix.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\can.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\can_define.vh<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\can_static_macro_define.vh<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\can_top.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_adder.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_ahb.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_alu_dec.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_core.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_ctl.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_ctl_add3.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_decoder.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_defs.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_dp.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_excpt.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_fetch.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_fns.vh<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_mem_ctl.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_multiplier.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_multiply_shift.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_mux4.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_nvic.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_nvic_ahb.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_nvic_ahb_os.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_nvic_defs.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_nvic_main.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_nvic_pri_lvl.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_nvic_pri_num.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_nvic_tree.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_nvic_undefs.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_reg_bank.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_shifter.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_undef_check.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cm1_undefs.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_ethmac.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_ethmac_miim_wrapper.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_ethmac_rx_buffer_to_ahb.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_ethmac_rx_to_buffer.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_ethmac_rx_wrapper.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_ethmac_sdp_wrapper_32bit.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_ethmac_top.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_ethmac_tx_wrapper.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_ethmac_wrapper.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_gpio.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_ahbif_ctrl.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_arbiter.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_async_fifo_clr.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_config.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_const.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_ctrl.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_eilmif_ctrl.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_fifo.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_gck.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_pad_lib.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_reg.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_regif.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_regif_ctrl.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_spiif.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_sync.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_sync_l2l.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_spi_flash_sync_p2p.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_ahb_to_iop.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_dualtimers.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_dualtimers_defs.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_dualtimers_frc.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_spi.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_timer.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_autocorrelation.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_balancefilter.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_collector.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_crngt_to_trng.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_dx_inv_chain.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_dx_trng_top.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_dxm_ff.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_dxm_interrupt_low.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_dxm_mux.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_dxm_mux_clk.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_dxm_sync.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_ehr.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_entropy_gen.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_gtech_models.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_lfsr_new.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_line.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_noise_gen.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_pmf_table.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_prng_top_wrap.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_reg_file.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_rng_engine.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_rng_misc.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_rng_top.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_rng_top_wrap_unconnected.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_rosc.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_rst_logic.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_sample_cntr.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_slave_bus_ifc.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_sync.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_tests_misc.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_trng_top.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_uart.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_watchdog.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_watchdog_defs.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_apb_watchdog_frc.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\cmsdk_iop_gpio.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\CortexM1.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\CortexM1Integration.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\CortexM1IntegrationWrapper.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\ddr3_1_4code.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\DDR3_define.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\ddr3_name.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\ddr3_to_ahb_top.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\DDR3_TOP.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\dtcm.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\Gowin_EMPU_M1_top.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\GowinAhbExt.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\GowinCM1AhbExt.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\GowinCM1AhbExtWrapper.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\gw_ahb_psram.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\gw_apb_i2c.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\gw_apb_int_wrapper.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\gw_apb_sd.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\gw_gpio.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\InputStage.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\itcm.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\MatrixDecodeS0.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\MatrixDecodeS1.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\MatrixDecodeS2.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\OutputArb1.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\OutputArb2.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\OutputArb3.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\OutputStage1.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\OutputStage2.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\OutputStage3.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\p_sse050_interconnect_f0_ahb_to_apb.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\p_sse050_interconnect_f0_apb_slave_mux.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\psram_code.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\psram_top.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\rng_addr_params.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\rng_cc_params.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\rng_params.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\Rtc.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\RtcApbif.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\RtcControl.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\RtcCounter.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\RtcInterrupt.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\RtcParams.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\RtcRevAnd.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\RtcSynctoPCLK.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\RtcUpdate.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\sse050_int_apb_decoder.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\sse050_integration_peripherals.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\sync_p2p.v<br>
C:\Gowin\Gowin_V1.9.8.09\IDE\ipcore\GOWIN_EMPU_M1\data\no_debug\triple_speed_mac_name.v<br>
D:\work\gowinproject\tn9_zx\tn9k_zxsp48_v04_hdmi_aud\src\gowin_empu_m1\temp\gw_empu_m1\cm1_option_defs.v<br>
D:\work\gowinproject\tn9_zx\tn9k_zxsp48_v04_hdmi_aud\src\gowin_empu_m1\temp\gw_empu_m1\ahb_option_defs.v<br>
D:\work\gowinproject\tn9_zx\tn9k_zxsp48_v04_hdmi_aud\src\gowin_empu_m1\temp\gw_empu_m1\can_parameter.vh<br>
D:\work\gowinproject\tn9_zx\tn9k_zxsp48_v04_hdmi_aud\src\gowin_empu_m1\temp\gw_empu_m1\triple_speed_mac_param.v<br>
D:\work\gowinproject\tn9_zx\tn9k_zxsp48_v04_hdmi_aud\src\gowin_empu_m1\temp\gw_empu_m1\triple_speed_mac_define.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.09</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May 14 16:07:10 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Gowin_EMPU_M1_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 8s, Elapsed time = 0h 0m 9s, Peak memory usage = 83.531MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.175s, Peak memory usage = 83.531MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 83.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.256s, Peak memory usage = 83.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.921s, Elapsed time = 0h 0m 0.912s, Peak memory usage = 83.531MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.122s, Peak memory usage = 83.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 83.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.054s, Peak memory usage = 83.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 83.531MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.562s, Elapsed time = 0h 0m 0.553s, Peak memory usage = 83.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.159s, Peak memory usage = 83.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.316s, Peak memory usage = 83.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 23s, Elapsed time = 0h 0m 23s, Peak memory usage = 83.531MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.812s, Elapsed time = 0h 0m 0.824s, Peak memory usage = 83.531MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.656s, Elapsed time = 0h 0m 0.741s, Peak memory usage = 83.531MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 36s, Elapsed time = 0h 0m 37s, Peak memory usage = 83.531MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>240</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>239</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>72</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>167</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1216</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>72</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>181</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>924</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNCE</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2833</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>299</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>889</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1645</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>43</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>43</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT36X36</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>4</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2974(2835 LUTs, 43 ALUs, 16 SSRAMs) / 8640</td>
<td>34%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1216 / 6693</td>
<td>18%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1216 / 6693</td>
<td>18%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>4 / 26</td>
<td>15%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>HCLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>HCLK_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>HCLK</td>
<td>50.0(MHz)</td>
<td>57.9(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1239</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s2/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s2/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s1/I3</td>
</tr>
<tr>
<td>4.488</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s1/F</td>
</tr>
<tr>
<td>4.968</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s14/I1</td>
</tr>
<tr>
<td>6.067</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s14/F</td>
</tr>
<tr>
<td>6.547</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s13/I1</td>
</tr>
<tr>
<td>7.646</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s13/F</td>
</tr>
<tr>
<td>8.126</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s12/I1</td>
</tr>
<tr>
<td>9.225</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n539_s12/F</td>
</tr>
<tr>
<td>9.705</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_0_s3/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>1239</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>11.464</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>11.064</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_0_s3</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 5.022, 60.070%; route: 2.880, 34.448%; tC2Q: 0.458, 5.482%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1239</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s0/RAD[0]</td>
</tr>
<tr>
<td>2.542</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>3.022</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s2/I0</td>
</tr>
<tr>
<td>4.054</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s2/F</td>
</tr>
<tr>
<td>4.534</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s1/I1</td>
</tr>
<tr>
<td>5.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s1/F</td>
</tr>
<tr>
<td>6.113</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_2_s0/I1</td>
</tr>
<tr>
<td>7.212</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_2_s0/F</td>
</tr>
<tr>
<td>7.692</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I1</td>
</tr>
<tr>
<td>8.737</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>8.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>8.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>8.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>8.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>8.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>8.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>9.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>9.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>9.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>9.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>9.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>9.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>9.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>9.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>9.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>9.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/COUT</td>
</tr>
<tr>
<td>9.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/CIN</td>
</tr>
<tr>
<td>9.364</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/COUT</td>
</tr>
<tr>
<td>9.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/CIN</td>
</tr>
<tr>
<td>9.421</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/COUT</td>
</tr>
<tr>
<td>9.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/CIN</td>
</tr>
<tr>
<td>9.478</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/COUT</td>
</tr>
<tr>
<td>9.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_s/CIN</td>
</tr>
<tr>
<td>9.535</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_s/COUT</td>
</tr>
<tr>
<td>9.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_s/CIN</td>
</tr>
<tr>
<td>9.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_s/COUT</td>
</tr>
<tr>
<td>9.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_s/CIN</td>
</tr>
<tr>
<td>9.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_s/COUT</td>
</tr>
<tr>
<td>9.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_s/CIN</td>
</tr>
<tr>
<td>9.706</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_s/COUT</td>
</tr>
<tr>
<td>9.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_s/CIN</td>
</tr>
<tr>
<td>9.763</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_s/COUT</td>
</tr>
<tr>
<td>9.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_s/CIN</td>
</tr>
<tr>
<td>9.820</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_s/COUT</td>
</tr>
<tr>
<td>9.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_s/CIN</td>
</tr>
<tr>
<td>9.877</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_s/COUT</td>
</tr>
<tr>
<td>9.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_s/CIN</td>
</tr>
<tr>
<td>9.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_s/COUT</td>
</tr>
<tr>
<td>9.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_s/CIN</td>
</tr>
<tr>
<td>9.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_s/COUT</td>
</tr>
<tr>
<td>9.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_s/CIN</td>
</tr>
<tr>
<td>10.048</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_s/COUT</td>
</tr>
<tr>
<td>10.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_s/CIN</td>
</tr>
<tr>
<td>10.105</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_s/COUT</td>
</tr>
<tr>
<td>10.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_s/CIN</td>
</tr>
<tr>
<td>10.668</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_s/SUM</td>
</tr>
<tr>
<td>11.148</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s5/I1</td>
</tr>
<tr>
<td>12.247</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s5/F</td>
</tr>
<tr>
<td>12.727</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s1/I1</td>
</tr>
<tr>
<td>13.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s1/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel_s1/I3</td>
</tr>
<tr>
<td>14.932</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel_s1/F</td>
</tr>
<tr>
<td>15.412</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s3/I1</td>
</tr>
<tr>
<td>16.511</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s3/F</td>
</tr>
<tr>
<td>16.991</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s/I3</td>
</tr>
<tr>
<td>17.617</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/biu_commit_Z_s/F</td>
</tr>
<tr>
<td>18.097</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1239</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/biu_commit_reg_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.014, 65.746%; route: 5.280, 31.518%; tC2Q: 0.458, 2.736%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1239</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s0/RAD[0]</td>
</tr>
<tr>
<td>2.542</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>3.022</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s2/I0</td>
</tr>
<tr>
<td>4.054</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s2/F</td>
</tr>
<tr>
<td>4.534</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s1/I1</td>
</tr>
<tr>
<td>5.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s1/F</td>
</tr>
<tr>
<td>6.113</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_2_s0/I1</td>
</tr>
<tr>
<td>7.212</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_2_s0/F</td>
</tr>
<tr>
<td>7.692</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I1</td>
</tr>
<tr>
<td>8.737</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>8.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>8.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>8.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>8.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>8.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>8.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>9.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>9.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>9.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>9.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>9.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>9.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>9.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>9.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>9.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>9.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/COUT</td>
</tr>
<tr>
<td>9.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/CIN</td>
</tr>
<tr>
<td>9.364</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/COUT</td>
</tr>
<tr>
<td>9.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/CIN</td>
</tr>
<tr>
<td>9.421</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/COUT</td>
</tr>
<tr>
<td>9.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/CIN</td>
</tr>
<tr>
<td>9.478</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/COUT</td>
</tr>
<tr>
<td>9.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_s/CIN</td>
</tr>
<tr>
<td>9.535</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_s/COUT</td>
</tr>
<tr>
<td>9.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_s/CIN</td>
</tr>
<tr>
<td>9.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_s/COUT</td>
</tr>
<tr>
<td>9.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_s/CIN</td>
</tr>
<tr>
<td>9.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_s/COUT</td>
</tr>
<tr>
<td>9.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_s/CIN</td>
</tr>
<tr>
<td>9.706</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_s/COUT</td>
</tr>
<tr>
<td>9.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_s/CIN</td>
</tr>
<tr>
<td>9.763</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_s/COUT</td>
</tr>
<tr>
<td>9.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_s/CIN</td>
</tr>
<tr>
<td>9.820</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_s/COUT</td>
</tr>
<tr>
<td>9.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_s/CIN</td>
</tr>
<tr>
<td>9.877</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_s/COUT</td>
</tr>
<tr>
<td>9.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_s/CIN</td>
</tr>
<tr>
<td>9.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_s/COUT</td>
</tr>
<tr>
<td>9.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_s/CIN</td>
</tr>
<tr>
<td>9.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_s/COUT</td>
</tr>
<tr>
<td>9.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_s/CIN</td>
</tr>
<tr>
<td>10.048</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_s/COUT</td>
</tr>
<tr>
<td>10.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_s/CIN</td>
</tr>
<tr>
<td>10.105</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_s/COUT</td>
</tr>
<tr>
<td>10.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_s/CIN</td>
</tr>
<tr>
<td>10.162</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_s/COUT</td>
</tr>
<tr>
<td>10.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_28_s/CIN</td>
</tr>
<tr>
<td>10.219</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_28_s/COUT</td>
</tr>
<tr>
<td>10.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_29_s/CIN</td>
</tr>
<tr>
<td>10.276</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_29_s/COUT</td>
</tr>
<tr>
<td>10.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_30_s/CIN</td>
</tr>
<tr>
<td>10.333</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_30_s/COUT</td>
</tr>
<tr>
<td>10.333</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_31_s/CIN</td>
</tr>
<tr>
<td>10.896</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_31_s/SUM</td>
</tr>
<tr>
<td>11.376</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s3/I1</td>
</tr>
<tr>
<td>12.475</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s3/F</td>
</tr>
<tr>
<td>12.955</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s0/I3</td>
</tr>
<tr>
<td>13.581</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s0/F</td>
</tr>
<tr>
<td>14.061</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s8/I1</td>
</tr>
<tr>
<td>15.160</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s8/F</td>
</tr>
<tr>
<td>15.640</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s6/I0</td>
</tr>
<tr>
<td>15.789</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s6/O</td>
</tr>
<tr>
<td>16.269</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s3/I0</td>
</tr>
<tr>
<td>16.432</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/nxt_z_flag_mux_s3/O</td>
</tr>
<tr>
<td>16.912</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1239</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/z_flag_mux_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.829, 63.139%; route: 5.280, 33.917%; tC2Q: 0.458, 2.944%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1239</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s0/RAD[0]</td>
</tr>
<tr>
<td>2.542</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_0_0_s0/DO[2]</td>
</tr>
<tr>
<td>3.022</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s2/I0</td>
</tr>
<tr>
<td>4.054</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s2/F</td>
</tr>
<tr>
<td>4.534</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s1/I1</td>
</tr>
<tr>
<td>5.633</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/au_b_int_2_s1/F</td>
</tr>
<tr>
<td>6.113</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_2_s0/I1</td>
</tr>
<tr>
<td>7.212</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_in_b_2_s0/F</td>
</tr>
<tr>
<td>7.692</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I1</td>
</tr>
<tr>
<td>8.737</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>8.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>8.794</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>8.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>8.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>8.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>8.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>8.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>8.965</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>8.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>9.022</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>9.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>9.079</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>9.136</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>9.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>9.193</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>9.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>9.250</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>9.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>9.307</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/COUT</td>
</tr>
<tr>
<td>9.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/CIN</td>
</tr>
<tr>
<td>9.364</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/COUT</td>
</tr>
<tr>
<td>9.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/CIN</td>
</tr>
<tr>
<td>9.421</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/COUT</td>
</tr>
<tr>
<td>9.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/CIN</td>
</tr>
<tr>
<td>9.478</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/COUT</td>
</tr>
<tr>
<td>9.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_s/CIN</td>
</tr>
<tr>
<td>9.535</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_16_s/COUT</td>
</tr>
<tr>
<td>9.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_s/CIN</td>
</tr>
<tr>
<td>9.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_17_s/COUT</td>
</tr>
<tr>
<td>9.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_s/CIN</td>
</tr>
<tr>
<td>9.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_18_s/COUT</td>
</tr>
<tr>
<td>9.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_s/CIN</td>
</tr>
<tr>
<td>9.706</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_19_s/COUT</td>
</tr>
<tr>
<td>9.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_s/CIN</td>
</tr>
<tr>
<td>9.763</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_20_s/COUT</td>
</tr>
<tr>
<td>9.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_s/CIN</td>
</tr>
<tr>
<td>9.820</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_21_s/COUT</td>
</tr>
<tr>
<td>9.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_s/CIN</td>
</tr>
<tr>
<td>9.877</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_22_s/COUT</td>
</tr>
<tr>
<td>9.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_s/CIN</td>
</tr>
<tr>
<td>9.934</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_23_s/COUT</td>
</tr>
<tr>
<td>9.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_s/CIN</td>
</tr>
<tr>
<td>9.991</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_24_s/COUT</td>
</tr>
<tr>
<td>9.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_s/CIN</td>
</tr>
<tr>
<td>10.048</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_25_s/COUT</td>
</tr>
<tr>
<td>10.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_s/CIN</td>
</tr>
<tr>
<td>10.105</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_26_s/COUT</td>
</tr>
<tr>
<td>10.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_s/CIN</td>
</tr>
<tr>
<td>10.668</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_27_s/SUM</td>
</tr>
<tr>
<td>11.148</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s5/I1</td>
</tr>
<tr>
<td>12.247</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s5/F</td>
</tr>
<tr>
<td>12.727</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s1/I1</td>
</tr>
<tr>
<td>13.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_alu_dec/au_zero_Z_s1/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel_s1/I3</td>
</tr>
<tr>
<td>14.932</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel_s1/F</td>
</tr>
<tr>
<td>15.412</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel_s0/I3</td>
</tr>
<tr>
<td>16.038</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/nxt_dtcm_sel_s0/F</td>
</tr>
<tr>
<td>16.518</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1239</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_s0/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>M1_inst/u_CortexM1Integration/u_cortexm1/u_core/u_dp/u_mem_ctl/dtcm_sel_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.915, 65.345%; route: 4.800, 31.634%; tC2Q: 0.458, 3.021%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1239</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s2/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s2/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s1/I3</td>
</tr>
<tr>
<td>4.488</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n764_s1/F</td>
</tr>
<tr>
<td>4.968</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s14/I1</td>
</tr>
<tr>
<td>6.067</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s14/F</td>
</tr>
<tr>
<td>6.547</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s13/I0</td>
</tr>
<tr>
<td>7.579</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n538_s13/F</td>
</tr>
<tr>
<td>8.059</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_1_s3/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>HCLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>1239</td>
<td>HCLK_ibuf/O</td>
</tr>
<tr>
<td>11.464</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_1_s3/CLK</td>
</tr>
<tr>
<td>11.064</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_gw_cmsdk_apb2_spi/n_status_1_s3</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.856, 57.430%; route: 2.400, 35.744%; tC2Q: 0.458, 6.826%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
