<profile>

<section name = "Vivado HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s'" level="0">
<item name = "Date">Sun Apr 14 17:00:25 2024
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tfbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 3.589, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">513, 513, 513, 513, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">512, 512, 4, -, -, 128, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 58</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 41</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 51</column>
<column name="Register">-, -, 104, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="myproject_mux_832_16_1_1_U617">myproject_mux_832_16_1_1, 0, 0, 0, 41</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ii_2_fu_287_p2">+, 0, 0, 15, 8, 1</column>
<column name="tmp_fu_281_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="tmp_s_fu_356_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="datareg_V_2_fu_361_p3">select, 0, 0, 15, 1, 15</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ii_reg_270">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="arrayNo_reg_376">4, 0, 4, 0</column>
<column name="datareg_V_2_reg_471">15, 0, 15, 0</column>
<column name="datareg_V_reg_461">16, 0, 16, 0</column>
<column name="ii_2_reg_371">8, 0, 8, 0</column>
<column name="ii_reg_270">8, 0, 8, 0</column>
<column name="res_0_V_addr_reg_421">4, 0, 4, 0</column>
<column name="res_1_V_addr_reg_426">4, 0, 4, 0</column>
<column name="res_2_V_addr_reg_431">4, 0, 4, 0</column>
<column name="res_3_V_addr_reg_436">4, 0, 4, 0</column>
<column name="res_4_V_addr_reg_441">4, 0, 4, 0</column>
<column name="res_5_V_addr_reg_446">4, 0, 4, 0</column>
<column name="res_6_V_addr_reg_451">4, 0, 4, 0</column>
<column name="res_7_V_addr_reg_456">4, 0, 4, 0</column>
<column name="tmp_28_reg_466">15, 0, 15, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config7&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config7&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config7&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config7&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config7&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config7&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, relu&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, ap_fixed&lt;16, 6, 5, 3, 0&gt;, relu_config7&gt;, return value</column>
<column name="data_0_V_address0">out, 4, ap_memory, data_0_V, array</column>
<column name="data_0_V_ce0">out, 1, ap_memory, data_0_V, array</column>
<column name="data_0_V_q0">in, 16, ap_memory, data_0_V, array</column>
<column name="data_1_V_address0">out, 4, ap_memory, data_1_V, array</column>
<column name="data_1_V_ce0">out, 1, ap_memory, data_1_V, array</column>
<column name="data_1_V_q0">in, 16, ap_memory, data_1_V, array</column>
<column name="data_2_V_address0">out, 4, ap_memory, data_2_V, array</column>
<column name="data_2_V_ce0">out, 1, ap_memory, data_2_V, array</column>
<column name="data_2_V_q0">in, 16, ap_memory, data_2_V, array</column>
<column name="data_3_V_address0">out, 4, ap_memory, data_3_V, array</column>
<column name="data_3_V_ce0">out, 1, ap_memory, data_3_V, array</column>
<column name="data_3_V_q0">in, 16, ap_memory, data_3_V, array</column>
<column name="data_4_V_address0">out, 4, ap_memory, data_4_V, array</column>
<column name="data_4_V_ce0">out, 1, ap_memory, data_4_V, array</column>
<column name="data_4_V_q0">in, 16, ap_memory, data_4_V, array</column>
<column name="data_5_V_address0">out, 4, ap_memory, data_5_V, array</column>
<column name="data_5_V_ce0">out, 1, ap_memory, data_5_V, array</column>
<column name="data_5_V_q0">in, 16, ap_memory, data_5_V, array</column>
<column name="data_6_V_address0">out, 4, ap_memory, data_6_V, array</column>
<column name="data_6_V_ce0">out, 1, ap_memory, data_6_V, array</column>
<column name="data_6_V_q0">in, 16, ap_memory, data_6_V, array</column>
<column name="data_7_V_address0">out, 4, ap_memory, data_7_V, array</column>
<column name="data_7_V_ce0">out, 1, ap_memory, data_7_V, array</column>
<column name="data_7_V_q0">in, 16, ap_memory, data_7_V, array</column>
<column name="res_0_V_address0">out, 4, ap_memory, res_0_V, array</column>
<column name="res_0_V_ce0">out, 1, ap_memory, res_0_V, array</column>
<column name="res_0_V_we0">out, 1, ap_memory, res_0_V, array</column>
<column name="res_0_V_d0">out, 15, ap_memory, res_0_V, array</column>
<column name="res_1_V_address0">out, 4, ap_memory, res_1_V, array</column>
<column name="res_1_V_ce0">out, 1, ap_memory, res_1_V, array</column>
<column name="res_1_V_we0">out, 1, ap_memory, res_1_V, array</column>
<column name="res_1_V_d0">out, 15, ap_memory, res_1_V, array</column>
<column name="res_2_V_address0">out, 4, ap_memory, res_2_V, array</column>
<column name="res_2_V_ce0">out, 1, ap_memory, res_2_V, array</column>
<column name="res_2_V_we0">out, 1, ap_memory, res_2_V, array</column>
<column name="res_2_V_d0">out, 15, ap_memory, res_2_V, array</column>
<column name="res_3_V_address0">out, 4, ap_memory, res_3_V, array</column>
<column name="res_3_V_ce0">out, 1, ap_memory, res_3_V, array</column>
<column name="res_3_V_we0">out, 1, ap_memory, res_3_V, array</column>
<column name="res_3_V_d0">out, 15, ap_memory, res_3_V, array</column>
<column name="res_4_V_address0">out, 4, ap_memory, res_4_V, array</column>
<column name="res_4_V_ce0">out, 1, ap_memory, res_4_V, array</column>
<column name="res_4_V_we0">out, 1, ap_memory, res_4_V, array</column>
<column name="res_4_V_d0">out, 15, ap_memory, res_4_V, array</column>
<column name="res_5_V_address0">out, 4, ap_memory, res_5_V, array</column>
<column name="res_5_V_ce0">out, 1, ap_memory, res_5_V, array</column>
<column name="res_5_V_we0">out, 1, ap_memory, res_5_V, array</column>
<column name="res_5_V_d0">out, 15, ap_memory, res_5_V, array</column>
<column name="res_6_V_address0">out, 4, ap_memory, res_6_V, array</column>
<column name="res_6_V_ce0">out, 1, ap_memory, res_6_V, array</column>
<column name="res_6_V_we0">out, 1, ap_memory, res_6_V, array</column>
<column name="res_6_V_d0">out, 15, ap_memory, res_6_V, array</column>
<column name="res_7_V_address0">out, 4, ap_memory, res_7_V, array</column>
<column name="res_7_V_ce0">out, 1, ap_memory, res_7_V, array</column>
<column name="res_7_V_we0">out, 1, ap_memory, res_7_V, array</column>
<column name="res_7_V_d0">out, 15, ap_memory, res_7_V, array</column>
</table>
</item>
</section>
</profile>
