;redcode
;assert 1
	SPL -0, #45
	CMP -207, <-120
	MOV -1, <-60
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	ADD #270, <1
	SLT 0, -0
	JMZ 122, #90
	SUB -7, <-20
	JMZ 122, 90
	SUB @0, @6
	SUB -3, -10
	SPL 0, #6
	MOV -7, <-20
	SUB @0, @2
	MOV 260, 60
	SUB 100, 641
	ADD 270, 60
	SUB 100, 641
	JMZ 210, 60
	SPL 100, 641
	SUB #103, 100
	SPL 100, 641
	JMZ 210, 60
	MOV -1, <-60
	SLT 0, -0
	DJN -1, @-20
	SLT 0, -0
	SUB @90, 6
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <2
	SUB @121, 106
	MOV -1, <-60
	DJN -1, @-20
	SPL 0, #6
	SPL <121, 103
	SPL 0, <2
	SUB @121, 103
	SPL 0, #42
	SUB @121, 106
	SPL 0, #6
	SPL 0, #6
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB 270, 60
	SUB @127, 106
	CMP -207, <-120
	MOV -7, <-20
	MOV -1, <-60
