==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
WARNING: [HLS 200-40] Cannot find source file axis_to_ddr_writer.cpp; skipping it.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.44 . Memory (MB): peak = 351.609 ; gain = 0.129 ; free physical = 338 ; free virtual = 19911
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Error in linking the design.
    while executing
"source /media/kidre/Dati/GIT_TEST/IP_HLS_PROVA/WRITER_AXILITE/solution1/csynth.tcl"
    invoked from within
"hls::main /media/kidre/Dati/GIT_TEST/IP_HLS_PROVA/WRITER_AXILITE/solution1/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
