

================================================================
== Vitis HLS Report for 'inner_layer_2'
================================================================
* Date:           Tue Nov 26 16:00:55 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.309 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |      484|  8388964|  4.840 us|  83.890 ms|  484|  8388964|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |                                                            |                                                 |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |grp_inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP_fu_132  |inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP  |       66|       66|   0.660 us|  0.660 us|   66|      66|       no|
        |grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_138            |inner_layer_2_Pipeline_WEIGHTS_LOOP_2            |        2|   262142|  20.000 ns|  2.621 ms|    2|  262142|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        +------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- NEURONS_LOOP_2  |      416|  8388896|  13 ~ 262153|          -|          -|    32|        no|
        +------------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    200|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    1|     196|    382|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    221|    -|
|Register         |        -|    -|     178|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|    1|     374|    803|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |grp_inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP_fu_132  |inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP  |        0|   0|   10|   57|    0|
    |grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_138            |inner_layer_2_Pipeline_WEIGHTS_LOOP_2            |        8|   0|  186|  319|    0|
    |mul_16s_17ns_33_1_1_U79                                     |mul_16s_17ns_33_1_1                              |        0|   1|    0|    6|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                       |                                                 |        8|   1|  196|  382|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |BIASES_U         |input_layer_BIASES_ROM_AUTO_1R         |        1|  0|   0|    0|   243|    8|     1|         1944|
    |WEIGHTS_INDEX_U  |input_layer_WEIGHTS_INDEX_ROM_AUTO_1R  |        1|  0|   0|    0|   244|   14|     1|         3416|
    +-----------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                       |        2|  0|   0|    0|   487|   22|     2|         5360|
    +-----------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_i_i156_fu_435_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln108_1_fu_391_p2        |         +|   0|  0|  23|          16|          16|
    |add_ln108_fu_377_p2          |         +|   0|  0|  24|          17|          17|
    |leaked_membrane_5_fu_231_p2  |         +|   0|  0|  23|          16|          16|
    |and_ln108_1_fu_423_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln108_fu_411_p2          |       and|   0|  0|   2|           1|           1|
    |and_ln171_11_fu_290_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln171_12_fu_295_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln171_13_fu_317_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln171_14_fu_323_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln171_15_fu_341_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln171_fu_250_p2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln105_fu_162_p2         |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln178_fu_454_p2         |      icmp|   0|  0|  23|          16|           7|
    |or_ln171_3_fu_354_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln171_6_fu_260_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln171_7_fu_329_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln171_8_fu_284_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln171_fu_306_p2           |        or|   0|  0|   2|           1|           1|
    |leaked_membrane_6_fu_360_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln171_fu_346_p3       |    select|   0|  0|  17|           1|          15|
    |xor_ln108_1_fu_417_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln108_2_fu_429_p2        |       xor|   0|  0|   2|           1|           1|
    |xor_ln108_fu_405_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln171_10_fu_300_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln171_11_fu_312_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln171_12_fu_255_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln171_13_fu_266_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln171_14_fu_335_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln171_15_fu_278_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln171_fu_244_p2          |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 200|         104|         126|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |NEURONS_MEMBRANE_address0  |  20|          4|    8|         32|
    |NEURONS_MEMBRANE_ce0       |  14|          3|    1|          3|
    |NEURONS_MEMBRANE_d0        |  31|          6|   16|         96|
    |NEURONS_MEMBRANE_we0       |  14|          3|    1|          3|
    |NEURONS_STATE_address0     |  20|          4|    8|         32|
    |NEURONS_STATE_ce0          |  20|          4|    1|          4|
    |NEURONS_STATE_d0           |  14|          3|    1|          3|
    |NEURONS_STATE_we0          |  14|          3|    1|          3|
    |ap_NS_fsm                  |  65|         14|    1|         14|
    |neuron_index_fu_60         |   9|          2|    7|         14|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 221|         46|   45|        204|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |BIASES_load_reg_539                                                      |   8|   0|    8|          0|
    |NEURONS_MEMBRANE_addr_reg_484                                            |   8|   0|    8|          0|
    |NEURONS_MEMBRANE_load_reg_489                                            |  16|   0|   16|          0|
    |WEIGHTS_INDEX_load_reg_577                                               |  14|   0|   14|          0|
    |add_i_i156_reg_562                                                       |   7|   0|    7|          0|
    |and_ln108_1_reg_549                                                      |   1|   0|    1|          0|
    |and_ln108_reg_545                                                        |   1|   0|    1|          0|
    |ap_CS_fsm                                                                |  13|   0|   13|          0|
    |grp_inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP_fu_132_ap_start_reg  |   1|   0|    1|          0|
    |grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_138_ap_start_reg            |   1|   0|    1|          0|
    |icmp_ln178_reg_587                                                       |   1|   0|    1|          0|
    |leaked_membrane_6_reg_533                                                |  16|   0|   16|          0|
    |leaked_membrane_reg_505                                                  |  16|   0|   16|          0|
    |mul_ln171_reg_494                                                        |  33|   0|   33|          0|
    |neuron_index_fu_60                                                       |   7|   0|    7|          0|
    |tmp_18_reg_510                                                           |   1|   0|    1|          0|
    |tmp_19_reg_516                                                           |   1|   0|    1|          0|
    |tmp_21_reg_521                                                           |   1|   0|    1|          0|
    |tmp_reg_499                                                              |   1|   0|    1|          0|
    |trunc_ln110_reg_582                                                      |   8|   0|    8|          0|
    |weight_index_reg_572                                                     |  14|   0|   14|          0|
    |xor_ln108_2_reg_553                                                      |   1|   0|    1|          0|
    |zext_ln105_reg_477                                                       |   8|   0|   64|         56|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 178|   0|  234|         56|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|     inner_layer_2|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|     inner_layer_2|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|     inner_layer_2|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|     inner_layer_2|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|     inner_layer_2|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|     inner_layer_2|  return value|
|NEURONS_STATE_address0     |  out|    8|   ap_memory|     NEURONS_STATE|         array|
|NEURONS_STATE_ce0          |  out|    1|   ap_memory|     NEURONS_STATE|         array|
|NEURONS_STATE_we0          |  out|    1|   ap_memory|     NEURONS_STATE|         array|
|NEURONS_STATE_d0           |  out|    1|   ap_memory|     NEURONS_STATE|         array|
|NEURONS_STATE_q0           |   in|    1|   ap_memory|     NEURONS_STATE|         array|
|NEURONS_MEMBRANE_address0  |  out|    8|   ap_memory|  NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|  NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_we0       |  out|    1|   ap_memory|  NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_d0        |  out|   16|   ap_memory|  NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q0        |   in|   16|   ap_memory|  NEURONS_MEMBRANE|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 13 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%neuron_index = alloca i32 1"   --->   Operation 14 'alloca' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln105 = store i7 64, i7 %neuron_index" [src/RNI.cpp:105]   --->   Operation 15 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.body" [src/RNI.cpp:105]   --->   Operation 16 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%neuron_index_3 = load i7 %neuron_index"   --->   Operation 17 'load' 'neuron_index_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.87ns)   --->   "%icmp_ln105 = icmp_eq  i7 %neuron_index_3, i7 96" [src/RNI.cpp:105]   --->   Operation 18 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %for.body.split_ifconv, void %for.inc.i.preheader" [src/RNI.cpp:105]   --->   Operation 19 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln105 = sext i7 %neuron_index_3" [src/RNI.cpp:105]   --->   Operation 20 'sext' 'sext_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i8 %sext_ln105" [src/RNI.cpp:105]   --->   Operation 21 'zext' 'zext_ln105' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln105" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 22 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 23 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 24 'call' 'call_ln0' <Predicate = (icmp_ln105)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 25 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 25 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>

State 4 <SV = 3> <Delay = 5.58>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i16 %NEURONS_MEMBRANE_load" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 26 'sext' 'sext_ln171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (5.58ns)   --->   "%mul_ln171 = mul i33 %sext_ln171, i33 59296" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 27 'mul' 'mul_ln171' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 32" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%leaked_membrane = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %mul_ln171, i32 16, i32 31" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 29 'partselect' 'leaked_membrane' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 31" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 30 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 15" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 31 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 32" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 32 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%BIASES_addr = getelementptr i8 %BIASES, i64 0, i64 %zext_ln105" [src/RNI.cpp:108]   --->   Operation 33 'getelementptr' 'BIASES_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (3.25ns)   --->   "%BIASES_load = load i8 %BIASES_addr" [src/RNI.cpp:108]   --->   Operation 34 'load' 'BIASES_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 243> <ROM>

State 5 <SV = 4> <Delay = 5.81>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i1 %tmp_19" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 35 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (2.07ns)   --->   "%leaked_membrane_5 = add i16 %zext_ln171, i16 %leaked_membrane" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 36 'add' 'leaked_membrane_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %leaked_membrane_5, i32 15" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 37 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_3)   --->   "%xor_ln171 = xor i1 %tmp_20, i1 1" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 38 'xor' 'xor_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_3)   --->   "%and_ln171 = and i1 %tmp_18, i1 %xor_ln171" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 39 'and' 'and_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_6)   --->   "%xor_ln171_12 = xor i1 %tmp_18, i1 1" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 40 'xor' 'xor_ln171_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln171_6 = or i1 %tmp_20, i1 %xor_ln171_12" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 41 'or' 'or_ln171_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_13)   --->   "%xor_ln171_13 = xor i1 %tmp_21, i1 %or_ln171_6" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 42 'xor' 'xor_ln171_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_14)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %mul_ln171, i32 32" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 43 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_14)   --->   "%xor_ln171_15 = xor i1 %tmp_22, i1 1" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 44 'xor' 'xor_ln171_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_14)   --->   "%or_ln171_8 = or i1 %or_ln171_6, i1 %xor_ln171_15" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 45 'or' 'or_ln171_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_14)   --->   "%and_ln171_11 = and i1 %tmp_21, i1 %or_ln171_8" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 46 'and' 'and_ln171_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_3)   --->   "%and_ln171_12 = and i1 %and_ln171, i1 %tmp_21" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 47 'and' 'and_ln171_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_13)   --->   "%xor_ln171_10 = xor i1 %xor_ln171_13, i1 1" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 48 'xor' 'xor_ln171_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_13)   --->   "%or_ln171 = or i1 %tmp_20, i1 %xor_ln171_10" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 49 'or' 'or_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln171_13)   --->   "%xor_ln171_11 = xor i1 %tmp, i1 1" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 50 'xor' 'xor_ln171_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln171_13 = and i1 %or_ln171, i1 %xor_ln171_11" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 51 'and' 'and_ln171_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln171_14 = and i1 %tmp_20, i1 %and_ln171_11" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 52 'and' 'and_ln171_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_3)   --->   "%or_ln171_7 = or i1 %and_ln171_12, i1 %and_ln171_14" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 53 'or' 'or_ln171_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_3)   --->   "%xor_ln171_14 = xor i1 %or_ln171_7, i1 1" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 54 'xor' 'xor_ln171_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln171_3)   --->   "%and_ln171_15 = and i1 %tmp, i1 %xor_ln171_14" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 55 'and' 'and_ln171_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node leaked_membrane_6)   --->   "%select_ln171 = select i1 %and_ln171_13, i16 32767, i16 32768" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 56 'select' 'select_ln171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln171_3 = or i1 %and_ln171_13, i1 %and_ln171_15" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 57 'or' 'or_ln171_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.80ns) (out node of the LUT)   --->   "%leaked_membrane_6 = select i1 %or_ln171_3, i16 %select_ln171, i16 %leaked_membrane_5" [src/RNI.cpp:171->src/RNI.cpp:107]   --->   Operation 58 'select' 'leaked_membrane_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/2] (3.25ns)   --->   "%BIASES_load = load i8 %BIASES_addr" [src/RNI.cpp:108]   --->   Operation 59 'load' 'BIASES_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 243> <ROM>

State 6 <SV = 5> <Delay = 5.33>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/RNI.cpp:105]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/RNI.cpp:105]   --->   Operation 61 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i16 %leaked_membrane_6" [src/RNI.cpp:108]   --->   Operation 62 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i8 %BIASES_load" [src/RNI.cpp:108]   --->   Operation 63 'sext' 'sext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln108_2 = sext i8 %BIASES_load" [src/RNI.cpp:108]   --->   Operation 64 'sext' 'sext_ln108_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (2.07ns)   --->   "%add_ln108 = add i17 %sext_ln108, i17 %sext_ln108_1" [src/RNI.cpp:108]   --->   Operation 65 'add' 'add_ln108' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln108, i32 16" [src/RNI.cpp:108]   --->   Operation 66 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (2.07ns)   --->   "%add_ln108_1 = add i16 %leaked_membrane_6, i16 %sext_ln108_2" [src/RNI.cpp:108]   --->   Operation 67 'add' 'add_ln108_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln108 = store i16 %add_ln108_1, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:108]   --->   Operation 68 'store' 'store_ln108' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln108_1, i32 15" [src/RNI.cpp:108]   --->   Operation 69 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln108)   --->   "%xor_ln108 = xor i1 %tmp_23, i1 1" [src/RNI.cpp:108]   --->   Operation 70 'xor' 'xor_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln108 = and i1 %tmp_24, i1 %xor_ln108" [src/RNI.cpp:108]   --->   Operation 71 'and' 'and_ln108' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln108_1)   --->   "%xor_ln108_1 = xor i1 %tmp_24, i1 1" [src/RNI.cpp:108]   --->   Operation 72 'xor' 'xor_ln108_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln108_1 = and i1 %tmp_23, i1 %xor_ln108_1" [src/RNI.cpp:108]   --->   Operation 73 'and' 'and_ln108_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.97ns)   --->   "%xor_ln108_2 = xor i1 %tmp_23, i1 %tmp_24" [src/RNI.cpp:108]   --->   Operation 74 'xor' 'xor_ln108_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %xor_ln108_2, void %WEIGHTS_LOOP_2, void %if.end.i.i.i246" [src/RNI.cpp:108]   --->   Operation 75 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %and_ln108, void %if.else.i.i.i258, void %if.then2.i.i.i257" [src/RNI.cpp:108]   --->   Operation 76 'br' 'br_ln108' <Predicate = (xor_ln108_2)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %and_ln108_1, void %if.end15.i.i.i265, void %if.then9.i.i.i264" [src/RNI.cpp:108]   --->   Operation 77 'br' 'br_ln108' <Predicate = (xor_ln108_2 & !and_ln108)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.12>
ST_7 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln108 = store i16 32768, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:108]   --->   Operation 78 'store' 'store_ln108' <Predicate = (xor_ln108_2 & !and_ln108 & and_ln108_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln108 = br void %if.end15.i.i.i265" [src/RNI.cpp:108]   --->   Operation 79 'br' 'br_ln108' <Predicate = (xor_ln108_2 & !and_ln108 & and_ln108_1)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln108 = br void %WEIGHTS_LOOP_2" [src/RNI.cpp:108]   --->   Operation 80 'br' 'br_ln108' <Predicate = (xor_ln108_2 & !and_ln108)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (3.25ns)   --->   "%store_ln108 = store i16 32767, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:108]   --->   Operation 81 'store' 'store_ln108' <Predicate = (xor_ln108_2 & and_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln108 = br void %WEIGHTS_LOOP_2" [src/RNI.cpp:108]   --->   Operation 82 'br' 'br_ln108' <Predicate = (xor_ln108_2 & and_ln108)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %zext_ln105" [src/RNI.cpp:110]   --->   Operation 83 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [2/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:110]   --->   Operation 84 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>
ST_7 : Operation 85 [1/1] (1.87ns)   --->   "%add_i_i156 = add i7 %neuron_index_3, i7 1"   --->   Operation 85 'add' 'add_i_i156' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%conv_i133_cast_cast = sext i7 %add_i_i156"   --->   Operation 86 'sext' 'conv_i133_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%conv_i133_cast_cast_cast = zext i8 %conv_i133_cast_cast"   --->   Operation 87 'zext' 'conv_i133_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_3 = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %conv_i133_cast_cast_cast"   --->   Operation 88 'getelementptr' 'WEIGHTS_INDEX_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_3"   --->   Operation 89 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>

State 8 <SV = 7> <Delay = 4.84>
ST_8 : Operation 90 [1/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:110]   --->   Operation 90 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>
ST_8 : Operation 91 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_3"   --->   Operation 91 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 244> <ROM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i14 %weight_index" [src/RNI.cpp:110]   --->   Operation 92 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [2/2] (1.58ns)   --->   "%call_ln110 = call void @inner_layer_2_Pipeline_WEIGHTS_LOOP_2, i14 %weight_index, i7 %neuron_index_3, i14 %WEIGHTS_INDEX_load, i8 %trunc_ln110, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:110]   --->   Operation 93 'call' 'call_ln110' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln110 = call void @inner_layer_2_Pipeline_WEIGHTS_LOOP_2, i14 %weight_index, i7 %neuron_index_3, i14 %WEIGHTS_INDEX_load, i8 %trunc_ln110, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:110]   --->   Operation 94 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 95 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_3 = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:178->src/RNI.cpp:119]   --->   Operation 95 'load' 'NEURONS_MEMBRANE_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>

State 11 <SV = 10> <Delay = 5.33>
ST_11 : Operation 96 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_3 = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:178->src/RNI.cpp:119]   --->   Operation 96 'load' 'NEURONS_MEMBRANE_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_11 : Operation 97 [1/1] (2.07ns)   --->   "%icmp_ln178 = icmp_sgt  i16 %NEURONS_MEMBRANE_load_3, i16 126" [src/RNI.cpp:178->src/RNI.cpp:119]   --->   Operation 97 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %_Z34update_neuron_state_reset_membrane7ap_uintILi16EES0_.exit, void %if.then.i" [src/RNI.cpp:178->src/RNI.cpp:119]   --->   Operation 98 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln105" [src/RNI.cpp:180->src/RNI.cpp:119]   --->   Operation 99 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (2.32ns)   --->   "%store_ln180 = store i1 1, i8 %NEURONS_STATE_addr" [src/RNI.cpp:180->src/RNI.cpp:119]   --->   Operation 100 'store' 'store_ln180' <Predicate = (icmp_ln178)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 243> <RAM>
ST_12 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln181 = store i16 0, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:181->src/RNI.cpp:119]   --->   Operation 101 'store' 'store_ln181' <Predicate = (icmp_ln178)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 243> <RAM>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln182 = br void %_Z34update_neuron_state_reset_membrane7ap_uintILi16EES0_.exit" [src/RNI.cpp:182->src/RNI.cpp:119]   --->   Operation 102 'br' 'br_ln182' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln105 = store i7 %add_i_i156, i7 %neuron_index" [src/RNI.cpp:105]   --->   Operation 103 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.body" [src/RNI.cpp:105]   --->   Operation 104 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln0 = call void @inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln122 = ret" [src/RNI.cpp:122]   --->   Operation 106 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ NEURONS_STATE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ BIASES]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ WEIGHTS_INDEX]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
neuron_index             (alloca           ) [ 01111111111110]
store_ln105              (store            ) [ 00000000000000]
br_ln105                 (br               ) [ 00000000000000]
neuron_index_3           (load             ) [ 00011111110000]
icmp_ln105               (icmp             ) [ 00111111111110]
br_ln105                 (br               ) [ 00000000000000]
sext_ln105               (sext             ) [ 00000000000000]
zext_ln105               (zext             ) [ 00011111111110]
NEURONS_MEMBRANE_addr    (getelementptr    ) [ 00011111111110]
NEURONS_MEMBRANE_load    (load             ) [ 00001000000000]
sext_ln171               (sext             ) [ 00000000000000]
mul_ln171                (mul              ) [ 00000100000000]
tmp                      (bitselect        ) [ 00000100000000]
leaked_membrane          (partselect       ) [ 00000100000000]
tmp_18                   (bitselect        ) [ 00000100000000]
tmp_19                   (bitselect        ) [ 00000100000000]
tmp_21                   (bitselect        ) [ 00000100000000]
BIASES_addr              (getelementptr    ) [ 00000100000000]
zext_ln171               (zext             ) [ 00000000000000]
leaked_membrane_5        (add              ) [ 00000000000000]
tmp_20                   (bitselect        ) [ 00000000000000]
xor_ln171                (xor              ) [ 00000000000000]
and_ln171                (and              ) [ 00000000000000]
xor_ln171_12             (xor              ) [ 00000000000000]
or_ln171_6               (or               ) [ 00000000000000]
xor_ln171_13             (xor              ) [ 00000000000000]
tmp_22                   (bitselect        ) [ 00000000000000]
xor_ln171_15             (xor              ) [ 00000000000000]
or_ln171_8               (or               ) [ 00000000000000]
and_ln171_11             (and              ) [ 00000000000000]
and_ln171_12             (and              ) [ 00000000000000]
xor_ln171_10             (xor              ) [ 00000000000000]
or_ln171                 (or               ) [ 00000000000000]
xor_ln171_11             (xor              ) [ 00000000000000]
and_ln171_13             (and              ) [ 00000000000000]
and_ln171_14             (and              ) [ 00000000000000]
or_ln171_7               (or               ) [ 00000000000000]
xor_ln171_14             (xor              ) [ 00000000000000]
and_ln171_15             (and              ) [ 00000000000000]
select_ln171             (select           ) [ 00000000000000]
or_ln171_3               (or               ) [ 00000000000000]
leaked_membrane_6        (select           ) [ 00000010000000]
BIASES_load              (load             ) [ 00000010000000]
speclooptripcount_ln105  (speclooptripcount) [ 00000000000000]
specloopname_ln105       (specloopname     ) [ 00000000000000]
sext_ln108               (sext             ) [ 00000000000000]
sext_ln108_1             (sext             ) [ 00000000000000]
sext_ln108_2             (sext             ) [ 00000000000000]
add_ln108                (add              ) [ 00000000000000]
tmp_23                   (bitselect        ) [ 00000000000000]
add_ln108_1              (add              ) [ 00000000000000]
store_ln108              (store            ) [ 00000000000000]
tmp_24                   (bitselect        ) [ 00000000000000]
xor_ln108                (xor              ) [ 00000000000000]
and_ln108                (and              ) [ 00111111111110]
xor_ln108_1              (xor              ) [ 00000000000000]
and_ln108_1              (and              ) [ 00000001000000]
xor_ln108_2              (xor              ) [ 00111111111110]
br_ln108                 (br               ) [ 00000000000000]
br_ln108                 (br               ) [ 00000000000000]
br_ln108                 (br               ) [ 00000000000000]
store_ln108              (store            ) [ 00000000000000]
br_ln108                 (br               ) [ 00000000000000]
br_ln108                 (br               ) [ 00000000000000]
store_ln108              (store            ) [ 00000000000000]
br_ln108                 (br               ) [ 00000000000000]
WEIGHTS_INDEX_addr       (getelementptr    ) [ 00000000100000]
add_i_i156               (add              ) [ 00000000111110]
conv_i133_cast_cast      (sext             ) [ 00000000000000]
conv_i133_cast_cast_cast (zext             ) [ 00000000000000]
WEIGHTS_INDEX_addr_3     (getelementptr    ) [ 00000000100000]
weight_index             (load             ) [ 00000000010000]
WEIGHTS_INDEX_load       (load             ) [ 00000000010000]
trunc_ln110              (trunc            ) [ 00000000010000]
call_ln110               (call             ) [ 00000000000000]
NEURONS_MEMBRANE_load_3  (load             ) [ 00000000000000]
icmp_ln178               (icmp             ) [ 00000000000010]
br_ln178                 (br               ) [ 00000000000000]
NEURONS_STATE_addr       (getelementptr    ) [ 00000000000000]
store_ln180              (store            ) [ 00000000000000]
store_ln181              (store            ) [ 00000000000000]
br_ln182                 (br               ) [ 00000000000000]
store_ln105              (store            ) [ 00000000000000]
br_ln105                 (br               ) [ 00000000000000]
call_ln0                 (call             ) [ 00000000000000]
ret_ln122                (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="BIASES">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BIASES"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="WEIGHTS_INDEX">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS_INDEX"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="WEIGHTS">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_layer_2_Pipeline_WEIGHTS_LOOP_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="neuron_index_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neuron_index/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="16" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/2 store_ln108/6 store_ln108/7 store_ln108/7 NEURONS_MEMBRANE_load_3/10 store_ln181/12 "/>
</bind>
</comp>

<comp id="77" class="1004" name="BIASES_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="2"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BIASES_addr/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BIASES_load/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="WEIGHTS_INDEX_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="5"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr/7 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="14" slack="0"/>
<pin id="107" dir="1" index="7" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index/7 WEIGHTS_INDEX_load/7 "/>
</bind>
</comp>

<comp id="109" class="1004" name="WEIGHTS_INDEX_addr_3_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="14" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr_3/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="NEURONS_STATE_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="10"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/12 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln180_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/12 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="14" slack="0"/>
<pin id="141" dir="0" index="2" bw="7" slack="2147483647"/>
<pin id="142" dir="0" index="3" bw="14" slack="0"/>
<pin id="143" dir="0" index="4" bw="8" slack="0"/>
<pin id="144" dir="0" index="5" bw="1" slack="0"/>
<pin id="145" dir="0" index="6" bw="16" slack="0"/>
<pin id="146" dir="0" index="7" bw="8" slack="0"/>
<pin id="147" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln105_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="7" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="neuron_index_3_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="1"/>
<pin id="161" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_index_3/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln105_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="0"/>
<pin id="164" dir="0" index="1" bw="7" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln105_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln105/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln105_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sext_ln171_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="1"/>
<pin id="179" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln171/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mul_ln171_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="17" slack="0"/>
<pin id="183" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln171/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="33" slack="0"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="leaked_membrane_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="33" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="0" index="3" bw="6" slack="0"/>
<pin id="199" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="leaked_membrane/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_18_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="33" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_19_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="33" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_21_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="33" slack="0"/>
<pin id="223" dir="0" index="2" bw="7" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln171_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="leaked_membrane_5_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="1"/>
<pin id="234" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="leaked_membrane_5/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_20_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="xor_ln171_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="and_ln171_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="xor_ln171_12_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_12/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="or_ln171_6_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171_6/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="xor_ln171_13_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_13/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_22_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="33" slack="1"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xor_ln171_15_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_15/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln171_8_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171_8/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="and_ln171_11_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_11/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="and_ln171_12_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="1"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_12/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="xor_ln171_10_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_10/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="or_ln171_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xor_ln171_11_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_11/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="and_ln171_13_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_13/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="and_ln171_14_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_14/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="or_ln171_7_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171_7/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="xor_ln171_14_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln171_14/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="and_ln171_15_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln171_15/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln171_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="0" index="2" bw="16" slack="0"/>
<pin id="350" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln171/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="or_ln171_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln171_3/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="leaked_membrane_6_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="0" index="2" bw="16" slack="0"/>
<pin id="364" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="leaked_membrane_6/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sext_ln108_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="1"/>
<pin id="370" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="sext_ln108_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_1/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln108_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_2/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln108_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_23_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="17" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln108_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="1"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_1/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_24_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="0"/>
<pin id="400" dir="0" index="2" bw="5" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="xor_ln108_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln108/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="and_ln108_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln108/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="xor_ln108_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln108_1/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln108_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln108_1/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="xor_ln108_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln108_2/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_i_i156_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i156/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="conv_i133_cast_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="7" slack="0"/>
<pin id="442" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i133_cast_cast/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="conv_i133_cast_cast_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="7" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i133_cast_cast_cast/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln110_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="14" slack="0"/>
<pin id="451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln178_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/11 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln105_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="5"/>
<pin id="462" dir="0" index="1" bw="7" slack="11"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/12 "/>
</bind>
</comp>

<comp id="464" class="1005" name="neuron_index_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="neuron_index "/>
</bind>
</comp>

<comp id="477" class="1005" name="zext_ln105_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="2"/>
<pin id="479" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="484" class="1005" name="NEURONS_MEMBRANE_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="NEURONS_MEMBRANE_load_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="1"/>
<pin id="491" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_load "/>
</bind>
</comp>

<comp id="494" class="1005" name="mul_ln171_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="33" slack="1"/>
<pin id="496" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln171 "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="505" class="1005" name="leaked_membrane_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="1"/>
<pin id="507" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="leaked_membrane "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_18_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_19_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_21_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="528" class="1005" name="BIASES_addr_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="1"/>
<pin id="530" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="BIASES_addr "/>
</bind>
</comp>

<comp id="533" class="1005" name="leaked_membrane_6_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="1"/>
<pin id="535" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="leaked_membrane_6 "/>
</bind>
</comp>

<comp id="539" class="1005" name="BIASES_load_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="BIASES_load "/>
</bind>
</comp>

<comp id="545" class="1005" name="and_ln108_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln108 "/>
</bind>
</comp>

<comp id="549" class="1005" name="and_ln108_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln108_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="xor_ln108_2_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln108_2 "/>
</bind>
</comp>

<comp id="557" class="1005" name="WEIGHTS_INDEX_addr_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="1"/>
<pin id="559" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr "/>
</bind>
</comp>

<comp id="562" class="1005" name="add_i_i156_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="5"/>
<pin id="564" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="add_i_i156 "/>
</bind>
</comp>

<comp id="567" class="1005" name="WEIGHTS_INDEX_addr_3_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="1"/>
<pin id="569" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr_3 "/>
</bind>
</comp>

<comp id="572" class="1005" name="weight_index_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="14" slack="1"/>
<pin id="574" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="577" class="1005" name="WEIGHTS_INDEX_load_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="14" slack="1"/>
<pin id="579" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_load "/>
</bind>
</comp>

<comp id="582" class="1005" name="trunc_ln110_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="1"/>
<pin id="584" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln110 "/>
</bind>
</comp>

<comp id="587" class="1005" name="icmp_ln178_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln178 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="108"><net_src comp="92" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="58" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="99" pin="7"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="99" pin="3"/><net_sink comp="138" pin=3"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="138" pin=7"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="159" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="180" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="180" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="180" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="180" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="231" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="236" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="255" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="260" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="250" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="266" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="236" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="300" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="36" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="306" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="236" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="290" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="295" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="317" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="38" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="358"><net_src comp="317" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="341" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="346" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="231" pin="2"/><net_sink comp="360" pin=2"/></net>

<net id="381"><net_src comp="368" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="371" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="377" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="28" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="374" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="396"><net_src comp="391" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="402"><net_src comp="34" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="391" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="32" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="383" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="36" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="397" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="397" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="36" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="383" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="383" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="397" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="52" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="435" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="452"><net_src comp="99" pin="7"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="458"><net_src comp="71" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="56" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="467"><net_src comp="60" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="480"><net_src comp="172" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="483"><net_src comp="477" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="487"><net_src comp="64" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="492"><net_src comp="71" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="497"><net_src comp="180" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="502"><net_src comp="186" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="504"><net_src comp="499" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="508"><net_src comp="194" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="513"><net_src comp="204" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="519"><net_src comp="212" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="524"><net_src comp="220" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="531"><net_src comp="77" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="536"><net_src comp="360" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="542"><net_src comp="84" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="548"><net_src comp="411" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="423" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="429" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="92" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="565"><net_src comp="435" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="570"><net_src comp="109" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="575"><net_src comp="99" pin="7"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="580"><net_src comp="99" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="585"><net_src comp="449" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="590"><net_src comp="454" pin="2"/><net_sink comp="587" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_STATE | {2 12 13 }
	Port: NEURONS_MEMBRANE | {6 7 8 9 12 }
	Port: BIASES | {}
	Port: WEIGHTS_INDEX | {}
	Port: WEIGHTS | {}
 - Input state : 
	Port: inner_layer_2 : NEURONS_STATE | {8 9 }
	Port: inner_layer_2 : NEURONS_MEMBRANE | {2 3 8 9 10 11 }
	Port: inner_layer_2 : BIASES | {4 5 }
	Port: inner_layer_2 : WEIGHTS_INDEX | {7 8 }
	Port: inner_layer_2 : WEIGHTS | {8 9 }
  - Chain level:
	State 1
		store_ln105 : 1
	State 2
		icmp_ln105 : 1
		br_ln105 : 2
		sext_ln105 : 1
		zext_ln105 : 2
		NEURONS_MEMBRANE_addr : 3
		NEURONS_MEMBRANE_load : 4
	State 3
	State 4
		mul_ln171 : 1
		tmp : 2
		leaked_membrane : 2
		tmp_18 : 2
		tmp_19 : 2
		tmp_21 : 2
		BIASES_load : 1
	State 5
		leaked_membrane_5 : 1
		tmp_20 : 2
		xor_ln171 : 3
		and_ln171 : 3
		or_ln171_6 : 3
		xor_ln171_13 : 3
		xor_ln171_15 : 1
		or_ln171_8 : 3
		and_ln171_11 : 3
		and_ln171_12 : 3
		xor_ln171_10 : 3
		or_ln171 : 3
		and_ln171_13 : 3
		and_ln171_14 : 3
		or_ln171_7 : 3
		xor_ln171_14 : 3
		and_ln171_15 : 3
		select_ln171 : 3
		or_ln171_3 : 3
		leaked_membrane_6 : 3
	State 6
		add_ln108 : 1
		tmp_23 : 2
		add_ln108_1 : 1
		store_ln108 : 2
		tmp_24 : 2
		xor_ln108 : 3
		and_ln108 : 3
		xor_ln108_1 : 3
		and_ln108_1 : 3
		xor_ln108_2 : 3
		br_ln108 : 3
		br_ln108 : 3
		br_ln108 : 3
	State 7
		weight_index : 1
		conv_i133_cast_cast : 1
		conv_i133_cast_cast_cast : 2
		WEIGHTS_INDEX_addr_3 : 3
		WEIGHTS_INDEX_load : 4
	State 8
		trunc_ln110 : 1
		call_ln110 : 2
	State 9
	State 10
	State 11
		icmp_ln178 : 1
		br_ln178 : 2
	State 12
		store_ln180 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_inner_layer_2_Pipeline_NEURONS_STATE_RESET_LOOP_fu_132 |    0    |    0    |    8    |    30   |
|          |      grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_138      |    0    |  4.8833 |   315   |   248   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                  leaked_membrane_5_fu_231                  |    0    |    0    |    0    |    23   |
|    add   |                      add_ln108_fu_377                      |    0    |    0    |    0    |    23   |
|          |                     add_ln108_1_fu_391                     |    0    |    0    |    0    |    23   |
|          |                      add_i_i156_fu_435                     |    0    |    0    |    0    |    14   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                      icmp_ln105_fu_162                     |    0    |    0    |    0    |    14   |
|          |                      icmp_ln178_fu_454                     |    0    |    0    |    0    |    23   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                     select_ln171_fu_346                    |    0    |    0    |    0    |    16   |
|          |                  leaked_membrane_6_fu_360                  |    0    |    0    |    0    |    16   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                      xor_ln171_fu_244                      |    0    |    0    |    0    |    2    |
|          |                     xor_ln171_12_fu_255                    |    0    |    0    |    0    |    2    |
|          |                     xor_ln171_13_fu_266                    |    0    |    0    |    0    |    2    |
|          |                     xor_ln171_15_fu_278                    |    0    |    0    |    0    |    2    |
|    xor   |                     xor_ln171_10_fu_300                    |    0    |    0    |    0    |    2    |
|          |                     xor_ln171_11_fu_312                    |    0    |    0    |    0    |    2    |
|          |                     xor_ln171_14_fu_335                    |    0    |    0    |    0    |    2    |
|          |                      xor_ln108_fu_405                      |    0    |    0    |    0    |    2    |
|          |                     xor_ln108_1_fu_417                     |    0    |    0    |    0    |    2    |
|          |                     xor_ln108_2_fu_429                     |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                      and_ln171_fu_250                      |    0    |    0    |    0    |    2    |
|          |                     and_ln171_11_fu_290                    |    0    |    0    |    0    |    2    |
|          |                     and_ln171_12_fu_295                    |    0    |    0    |    0    |    2    |
|    and   |                     and_ln171_13_fu_317                    |    0    |    0    |    0    |    2    |
|          |                     and_ln171_14_fu_323                    |    0    |    0    |    0    |    2    |
|          |                     and_ln171_15_fu_341                    |    0    |    0    |    0    |    2    |
|          |                      and_ln108_fu_411                      |    0    |    0    |    0    |    2    |
|          |                     and_ln108_1_fu_423                     |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                      or_ln171_6_fu_260                     |    0    |    0    |    0    |    2    |
|          |                      or_ln171_8_fu_284                     |    0    |    0    |    0    |    2    |
|    or    |                       or_ln171_fu_306                      |    0    |    0    |    0    |    2    |
|          |                      or_ln171_7_fu_329                     |    0    |    0    |    0    |    2    |
|          |                      or_ln171_3_fu_354                     |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                      mul_ln171_fu_180                      |    1    |    0    |    0    |    6    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                      sext_ln105_fu_168                     |    0    |    0    |    0    |    0    |
|          |                      sext_ln171_fu_177                     |    0    |    0    |    0    |    0    |
|   sext   |                      sext_ln108_fu_368                     |    0    |    0    |    0    |    0    |
|          |                     sext_ln108_1_fu_371                    |    0    |    0    |    0    |    0    |
|          |                     sext_ln108_2_fu_374                    |    0    |    0    |    0    |    0    |
|          |                 conv_i133_cast_cast_fu_440                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                      zext_ln105_fu_172                     |    0    |    0    |    0    |    0    |
|   zext   |                      zext_ln171_fu_228                     |    0    |    0    |    0    |    0    |
|          |               conv_i133_cast_cast_cast_fu_444              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|          |                         tmp_fu_186                         |    0    |    0    |    0    |    0    |
|          |                        tmp_18_fu_204                       |    0    |    0    |    0    |    0    |
|          |                        tmp_19_fu_212                       |    0    |    0    |    0    |    0    |
| bitselect|                        tmp_21_fu_220                       |    0    |    0    |    0    |    0    |
|          |                        tmp_20_fu_236                       |    0    |    0    |    0    |    0    |
|          |                        tmp_22_fu_271                       |    0    |    0    |    0    |    0    |
|          |                        tmp_23_fu_383                       |    0    |    0    |    0    |    0    |
|          |                        tmp_24_fu_397                       |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                   leaked_membrane_fu_194                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                     trunc_ln110_fu_449                     |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                            |    1    |  4.8833 |   323   |   482   |
|----------|------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     BIASES_addr_reg_528     |    8   |
|     BIASES_load_reg_539     |    8   |
|NEURONS_MEMBRANE_addr_reg_484|    8   |
|NEURONS_MEMBRANE_load_reg_489|   16   |
| WEIGHTS_INDEX_addr_3_reg_567|    8   |
|  WEIGHTS_INDEX_addr_reg_557 |    8   |
|  WEIGHTS_INDEX_load_reg_577 |   14   |
|      add_i_i156_reg_562     |    7   |
|     and_ln108_1_reg_549     |    1   |
|      and_ln108_reg_545      |    1   |
|      icmp_ln178_reg_587     |    1   |
|  leaked_membrane_6_reg_533  |   16   |
|   leaked_membrane_reg_505   |   16   |
|      mul_ln171_reg_494      |   33   |
|     neuron_index_reg_464    |    7   |
|        tmp_18_reg_510       |    1   |
|        tmp_19_reg_516       |    1   |
|        tmp_21_reg_521       |    1   |
|         tmp_reg_499         |    1   |
|     trunc_ln110_reg_582     |    8   |
|     weight_index_reg_572    |   14   |
|     xor_ln108_2_reg_553     |    1   |
|      zext_ln105_reg_477     |   64   |
+-----------------------------+--------+
|            Total            |   243  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_access_fu_71                 |  p0  |   2  |   8  |   16   ||    9    |
|                 grp_access_fu_71                 |  p1  |   4  |  16  |   64   ||    9    |
|                 grp_access_fu_84                 |  p0  |   2  |   8  |   16   ||    9    |
|                 grp_access_fu_99                 |  p0  |   2  |   8  |   16   ||    9    |
|                 grp_access_fu_99                 |  p2  |   2  |   0  |    0   ||    9    |
| grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_138 |  p1  |   2  |  14  |   28   ||    9    |
| grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_138 |  p3  |   2  |  14  |   28   ||    9    |
| grp_inner_layer_2_Pipeline_WEIGHTS_LOOP_2_fu_138 |  p4  |   2  |   8  |   16   ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |   184  || 12.9426 ||    72   |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    4   |   323  |   482  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |   243  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   17   |   566  |   554  |
+-----------+--------+--------+--------+--------+
