\hypertarget{group__RCCEx__SAI1__Clock__Source}{}\doxysection{SAI1 Clock Source}
\label{group__RCCEx__SAI1__Clock__Source}\index{SAI1 Clock Source@{SAI1 Clock Source}}
Collaboration diagram for SAI1 Clock Source\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCCEx__SAI1__Clock__Source_ga412c49fa6dc51ff4da071f02c5b69bd6}\label{group__RCCEx__SAI1__Clock__Source_ga412c49fa6dc51ff4da071f02c5b69bd6}} 
\#define {\bfseries RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+SYSCLK}~0x00000000U
\item 
\mbox{\Hypertarget{group__RCCEx__SAI1__Clock__Source_gae8340f1b05a35966d08c1e547663b3ec}\label{group__RCCEx__SAI1__Clock__Source_gae8340f1b05a35966d08c1e547663b3ec}} 
\#define {\bfseries RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+PLL}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f5839e9de9112d61cae5e716a4878e7}{RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+0}}
\item 
\mbox{\Hypertarget{group__RCCEx__SAI1__Clock__Source_ga3850712bf0fad312964eb2a52dda5ee1}\label{group__RCCEx__SAI1__Clock__Source_ga3850712bf0fad312964eb2a52dda5ee1}} 
\#define {\bfseries RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+EXT}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadae00534cd8347338399de234e04279d}{RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+1}}
\item 
\mbox{\Hypertarget{group__RCCEx__SAI1__Clock__Source_gaa51eacd9e58396148246f8f45bc45190}\label{group__RCCEx__SAI1__Clock__Source_gaa51eacd9e58396148246f8f45bc45190}} 
\#define {\bfseries RCC\+\_\+\+SAI1\+CLKSOURCE\+\_\+\+HSI}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gadae00534cd8347338399de234e04279d}{RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+1}} $\vert$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7f5839e9de9112d61cae5e716a4878e7}{RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+0}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
