INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alicemare/Documents/HDL/lab8/lab8_2_1_hw/lab8_2_1_hw.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_counter_binary_0
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_counter_binary_v12_0_12
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module c_counter_binary_0_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alicemare/Documents/HDL/lab8/lab8_2_1_hw/lab8_2_1_hw.srcs/sources_1/imports/new/twobitcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twobitcounter
ERROR: [VRFC 10-2068] ansi port Q2 cannot be redeclared in the header [/home/alicemare/Documents/HDL/lab8/lab8_2_1_hw/lab8_2_1_hw.srcs/sources_1/imports/new/twobitcounter.v:5]
WARNING: [VRFC 10-1315] redeclaration of ansi port scl is not allowed [/home/alicemare/Documents/HDL/lab8/lab8_2_1_hw/lab8_2_1_hw.srcs/sources_1/imports/new/twobitcounter.v:7]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [/home/alicemare/Documents/HDL/lab8/lab8_2_1_hw/lab8_2_1_hw.srcs/sources_1/imports/new/twobitcounter.v:8]
WARNING: [VRFC 10-1315] redeclaration of ansi port Q2 is not allowed [/home/alicemare/Documents/HDL/lab8/lab8_2_1_hw/lab8_2_1_hw.srcs/sources_1/imports/new/twobitcounter.v:9]
ERROR: [VRFC 10-2787] module twobitcounter ignored due to previous errors [/home/alicemare/Documents/HDL/lab8/lab8_2_1_hw/lab8_2_1_hw.srcs/sources_1/imports/new/twobitcounter.v:2]
