
---------- Begin Simulation Statistics ----------
final_tick                                  281513000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2445                       # Simulator instruction rate (inst/s)
host_mem_usage                                5146140                       # Number of bytes of host memory used
host_op_rate                                     2716                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    61.98                       # Real time elapsed on the host
host_tick_rate                                4523768                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      151574                       # Number of instructions simulated
sim_ops                                        168338                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000280                       # Number of seconds simulated
sim_ticks                                   280403000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.224178                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   18972                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                19315                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 25                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               191                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             17459                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              27                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               24                       # Number of indirect misses.
system.cpu.branchPred.lookups                   19712                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     236                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    572618                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    51115                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               144                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      17197                       # Number of branches committed
system.cpu.commit.bw_lim_events                    66                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5495                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               151538                       # Number of instructions committed
system.cpu.commit.committedOps                 168294                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       472612                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.356093                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.868477                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       384964     81.45%     81.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        35247      7.46%     88.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        38423      8.13%     97.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          125      0.03%     97.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13703      2.90%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           35      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           32      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           17      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           66      0.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       472612                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   51                       # Number of function calls committed.
system.cpu.commit.int_insts                    151221                       # Number of committed integer instructions.
system.cpu.commit.loads                          1330                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           100800     59.90%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1330      0.79%     60.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          66164     39.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            168294                       # Class of committed instruction
system.cpu.commit.refs                          67494                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      151538                       # Number of Instructions Simulated
system.cpu.committedOps                        168294                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.700762                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.700762                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                394309                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    47                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                18621                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 174059                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    55553                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      2665                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    146                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   136                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 20690                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       19712                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1231                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        406640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   160                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         158120                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3593                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     386                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.035149                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              62937                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              19211                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.281951                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             473363                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.370614                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.469489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   436722     92.26%     92.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2003      0.42%     92.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    11096      2.34%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      488      0.10%     95.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5749      1.21%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      108      0.02%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5582      1.18%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      172      0.04%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    11443      2.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               473363                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           87443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  151                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    18771                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.337992                       # Inst execution rate
system.cpu.iew.exec_refs                        86622                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      66365                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   92517                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2372                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  7                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                66701                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              173813                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 20257                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                35                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                189548                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 32199                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    146                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 32268                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            66                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        18927                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1042                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          537                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          113                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             38                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     17971                       # num instructions consuming a value
system.cpu.iew.wb_count                        170621                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.918814                       # average fanout of values written-back
system.cpu.iew.wb_producers                     16512                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.304242                       # insts written-back per cycle
system.cpu.iew.wb_sent                         189548                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   250893                       # number of integer regfile reads
system.cpu.int_regfile_writes                   68631                       # number of integer regfile writes
system.cpu.ipc                               0.270215                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.270215                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                102944     54.30%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                20269     10.69%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               66370     35.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 189583                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        4027                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021241                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       3      0.07%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3952     98.14%     98.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    72      1.79%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 193610                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             856575                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       170621                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            179328                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     173806                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    189583                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   7                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                19                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14657                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        473363                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.400502                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.935693                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              378541     79.97%     79.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               36860      7.79%     87.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               39534      8.35%     96.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 355      0.07%     96.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               17889      3.78%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 110      0.02%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  43      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  22      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   9      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          473363                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.338055                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2372                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               66701                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  798641                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           560806                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  129226                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                119049                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  18601                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    62519                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  27172                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    17                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                829405                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 173875                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              123168                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     16357                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 234656                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    146                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                262417                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4116                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           238545                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2698                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  3                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    157490                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              3                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       646320                       # The number of ROB reads
system.cpu.rob.rob_writes                      348332                       # The number of ROB writes
system.cpu.timesIdled                            1312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2554                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2555                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             66156                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            66156                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       134958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                137421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       121442                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 200290                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           134246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 134246    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             134246                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          132900797                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             47.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          34401000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1848000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                3321                       # Transaction distribution
system.membus.trans_dist::ReadResp               3322                       # Transaction distribution
system.membus.trans_dist::WriteReq              67180                       # Transaction distribution
system.membus.trans_dist::WriteResp             67180                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port         3119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       133622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       137419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 141003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port        79572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       120060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          254                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       200226                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  314914                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             71550                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   71550    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               71550                       # Request fanout histogram
system.membus.reqLayer6.occupancy           140992935                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              50.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              426499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2058899                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5562000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              2.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           74965500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             26.7                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3719                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3719    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3719                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      8700500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      4864000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.7                       # Layer utilization (%)
system.acctest.grayscale.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.grayscale.system.acctest.grayscale        49152                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           114688                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma        49152                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.grayscale.system.acctest.grayscale        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total        114688                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma         2048                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.grayscale.system.acctest.grayscale        49152                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total             51200                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma         1536                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.grayscale.system.acctest.grayscale        16384                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            17920                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma    233720752                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.grayscale.system.acctest.grayscale    175290564                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           409011316                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma    175290564                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.grayscale.system.acctest.grayscale    233720752                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          409011316                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    409011316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.grayscale.system.acctest.grayscale    409011316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          818022632                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2254                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2254                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         1584                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         1584                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         7676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       114942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        20000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy      8589052                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          3.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       405501                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       460000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      7680000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          2.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        78720                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          788                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        79508                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        78720                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        78720                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1230                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          329                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1559                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    280738794                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      2810241                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      283549035                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    280738794                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    280738794                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    280738794                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      2810241                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     283549035                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst         1231                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        67479                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        68710                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst     62660496                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data     82788500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    145448996                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50902.108855                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data  1226.877992                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  2116.853384                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst         1231                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         1323                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2554                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst     62660496                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data     82788500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    145448996                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50902.108855                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 62576.341648                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 56949.489428                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        66156                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        66156                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           3444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              52596                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       116616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          182152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          66024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              67048                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma      175290564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          12282322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             187572886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma     233720752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data        415887134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            649607886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     409011316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        428169456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            837180772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      3584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000217589000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          186                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          186                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               61122                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6076                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1555                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67048                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    358                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 62216                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               657                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     91138000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               130538000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46262.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66262.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       956                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1824                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5425                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                   669                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    87                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1536                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                49152                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                16860                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    957                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    456.673993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   416.932530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   127.616915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            11      2.01%      2.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           10      1.83%      3.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           22      4.03%      7.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           21      3.85%     11.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            9      1.65%     13.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           11      2.01%     15.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            7      1.28%     16.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           20      3.66%     20.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          435     79.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          546                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      10.575269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    124.298191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            183     98.39%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.08%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           186                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      31.327957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.758954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    148.114364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            184     98.92%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      0.54%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2016-2047            1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           186                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  63040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  186464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   52596                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               182152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       224.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       664.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    187.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     280229500                       # Total gap between requests
system.mem_ctrls.avgGap                       4084.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        10066                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 175290563.938331633806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7332303.862654821947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 230297108.090854972601                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 35898332.043523073196                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma         1536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        66024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma    119445500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     11092500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    858065000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data   6696829654                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77764.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     14005.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    418977.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data    101430.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy               978180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         513676.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2316720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5454072                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy          1740960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     10488334.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1442035.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       22933978.500000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         81.789348                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     42190000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      9360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    229963000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       281513000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst         1231                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         1231                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst     81842500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total     81842500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66484.565394                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66484.565394                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst         1231                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         1231                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst     81842500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total     81842500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66484.565394                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66484.565394                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        67479                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        67479                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99327500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99327500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  1471.976467                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  1471.976467                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1323                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1323                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99327500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99327500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 75077.475435                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 75077.475435                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        66156                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        66156                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    281513000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  281516000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2443                       # Simulator instruction rate (inst/s)
host_mem_usage                                5146140                       # Number of bytes of host memory used
host_op_rate                                     2713                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.05                       # Real time elapsed on the host
host_tick_rate                                4518814                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      151576                       # Number of instructions simulated
sim_ops                                        168340                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000280                       # Number of seconds simulated
sim_ticks                                   280406000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.224178                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   18972                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                19315                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 25                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               191                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             17459                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              27                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               24                       # Number of indirect misses.
system.cpu.branchPred.lookups                   19712                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     236                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    572621                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    51115                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               144                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      17197                       # Number of branches committed
system.cpu.commit.bw_lim_events                    66                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               3                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            5495                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               151540                       # Number of instructions committed
system.cpu.commit.committedOps                 168296                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       472618                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.356093                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.868475                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       384969     81.45%     81.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        35247      7.46%     88.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        38424      8.13%     97.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          125      0.03%     97.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13703      2.90%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5           35      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           32      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           17      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           66      0.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       472618                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   51                       # Number of function calls committed.
system.cpu.commit.int_insts                    151223                       # Number of committed integer instructions.
system.cpu.commit.loads                          1330                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           100802     59.90%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     59.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1330      0.79%     60.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          66164     39.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            168296                       # Class of committed instruction
system.cpu.commit.refs                          67494                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      151540                       # Number of Instructions Simulated
system.cpu.committedOps                        168296                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.700752                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.700752                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                394309                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    47                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                18621                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 174059                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    55559                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      2665                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    146                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   136                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 20690                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       19712                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1231                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        406640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   160                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         158120                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3593                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     386                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.035149                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              62943                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              19211                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.281948                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             473369                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.370609                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.469480                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   436728     92.26%     92.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2003      0.42%     92.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    11096      2.34%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      488      0.10%     95.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5749      1.21%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      108      0.02%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5582      1.18%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      172      0.04%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    11443      2.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               473369                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           87443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  151                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    18771                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.337990                       # Inst execution rate
system.cpu.iew.exec_refs                        86622                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      66365                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   92517                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2372                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  7                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                66701                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              173813                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 20257                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                35                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                189549                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 32199                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    146                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 32268                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            66                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        18927                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1042                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          537                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          113                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             38                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     17971                       # num instructions consuming a value
system.cpu.iew.wb_count                        170622                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.918814                       # average fanout of values written-back
system.cpu.iew.wb_producers                     16512                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.304241                       # insts written-back per cycle
system.cpu.iew.wb_sent                         189549                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   250895                       # number of integer regfile reads
system.cpu.int_regfile_writes                   68631                       # number of integer regfile writes
system.cpu.ipc                               0.270215                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.270215                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                102944     54.30%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     54.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                20269     10.69%     64.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               66370     35.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 189584                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        4027                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021241                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       3      0.07%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3952     98.14%     98.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    72      1.79%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 193610                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             856583                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       170622                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            179328                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     173806                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    189584                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   7                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                19                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14657                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        473369                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.400499                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.935688                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              378546     79.97%     79.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               36861      7.79%     87.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               39534      8.35%     96.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 355      0.07%     96.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               17889      3.78%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 110      0.02%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  43      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  22      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   9      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          473369                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.338053                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2372                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               66701                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  798647                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           560812                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  129226                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                119050                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  18601                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    62525                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  27172                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    17                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                829405                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 173875                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              123168                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     16357                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 234656                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    146                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                262417                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4116                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           238545                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2698                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  3                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    157490                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              3                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       646328                       # The number of ROB reads
system.cpu.rob.rob_writes                      348334                       # The number of ROB writes
system.cpu.timesIdled                            1312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2554                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2555                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             66156                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            66156                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       134958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                137421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        78848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       121442                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 200290                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           134246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 134246    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             134246                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          132900797                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             47.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          34401000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1848000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                3321                       # Transaction distribution
system.membus.trans_dist::ReadResp               3322                       # Transaction distribution
system.membus.trans_dist::WriteReq              67180                       # Transaction distribution
system.membus.trans_dist::WriteResp             67180                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port         3119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       133622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       137419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         3584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 141003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port        79572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       120060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          254                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       200226                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  314914                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             71550                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   71550    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               71550                       # Request fanout histogram
system.membus.reqLayer6.occupancy           140992935                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              50.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              426499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             2058899                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5562000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              2.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           74965500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             26.7                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3719                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3719    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3719                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      8700500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      4864000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.7                       # Layer utilization (%)
system.acctest.grayscale.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.grayscale.system.acctest.grayscale        49152                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total           114688                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma        49152                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.grayscale.system.acctest.grayscale        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total        114688                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma         2048                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.grayscale.system.acctest.grayscale        49152                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total             51200                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma         1536                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.grayscale.system.acctest.grayscale        16384                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            17920                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma    233718251                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.grayscale.system.acctest.grayscale    175288689                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           409006940                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma    175288689                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.grayscale.system.acctest.grayscale    233718251                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          409006940                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    409006940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.grayscale.system.acctest.grayscale    409006940                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          818013880                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2254                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2254                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         1584                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         1584                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          508                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         7676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          254                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       114942                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        20000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy      8589052                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          3.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       405501                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       460000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      7680000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          2.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        78720                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          788                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        79508                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        78720                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        78720                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1230                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          329                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1559                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    280735790                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      2810211                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      283546001                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    280735790                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    280735790                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    280735790                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      2810211                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     283546001                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst         1231                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        67479                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        68710                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst     62660496                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data     82788500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    145448996                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50902.108855                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data  1226.877992                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total  2116.853384                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst         1231                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         1323                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2554                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst     62660496                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data     82788500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    145448996                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50902.108855                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 62576.341648                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 56949.489428                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        66156                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        66156                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           3444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              52596                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       116616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          182152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          66024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              67048                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma      175288689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          12282191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             187570879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma     233718251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data        415882684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            649600936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     409006940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        428164875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            837171815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      3584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000217589000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          186                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          186                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               61122                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6076                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1555                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67048                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    358                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 62216                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               657                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.42                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     91138000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               130538000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46262.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66262.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       956                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1824                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5425                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                   669                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    87                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1536                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                49152                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                16860                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    957                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    456.673993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   416.932530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   127.616915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            11      2.01%      2.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           10      1.83%      3.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           22      4.03%      7.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           21      3.85%     11.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            9      1.65%     13.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           11      2.01%     15.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            7      1.28%     16.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           20      3.66%     20.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          435     79.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          546                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      10.575269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    124.298191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            183     98.39%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.08%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           186                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      31.327957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.758954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    148.114364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            184     98.92%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      0.54%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2016-2047            1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           186                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  63040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  186464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   52596                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               182152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       224.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       664.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    187.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     280229500                       # Total gap between requests
system.mem_ctrls.avgGap                       4084.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        64576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        10066                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 175288688.544467657804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7332225.416003936902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 230294644.194489389658                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 35897947.975435614586                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma         1536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        66024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma    119445500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     11092500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    858065000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data   6696829654                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77764.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     14005.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    418977.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data    101430.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy               978180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         513676.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2316720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5454072                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy          1740960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     10488445.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1442035.200000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       22934089.500000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         81.788869                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     42190000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      9360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    229966000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       281516000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst         1231                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         1231                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst     81842500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total     81842500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66484.565394                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66484.565394                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst         1231                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         1231                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst     81842500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total     81842500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66484.565394                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66484.565394                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        67479                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        67479                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     99327500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     99327500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  1471.976467                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  1471.976467                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1323                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1323                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     99327500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     99327500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 75077.475435                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 75077.475435                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        66156                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        66156                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    281516000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
