// Seed: 3942171566
module module_0;
  assign {1, 1} = id_1;
  assign id_1   = id_1;
  always @* begin
    id_1 <= id_1 | id_1;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output tri id_2,
    input tri0 id_3,
    output tri0 id_4,
    output wand id_5,
    input wire id_6,
    input tri0 id_7,
    output logic id_8
);
  always @(id_3) for (id_5 = id_7; 1; id_8 = 1) id_8 <= {1 > id_1 * 1};
  module_0();
endmodule
