--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

Design file:              system_stub_routed.ncd
Physical constraint file: system_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4657 paths analyzed, 1169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.837ns.
--------------------------------------------------------------------------------
Slack:                  4.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.635ns (Levels of Logic = 4)
  Clock Path Skew:      -0.167ns (1.314 - 1.481)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y77.BQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A2      net (fanout=1)        1.025   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X52Y77.A2      net (fanout=8)        1.029   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X52Y77.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_P_31
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT251
    SLICE_X53Y77.AX      net (fanout=1)        0.189   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[31]
    SLICE_X53Y77.CLK     Tdick                 0.067   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31
    -------------------------------------------------  ---------------------------
    Total                                      5.635ns (1.019ns logic, 4.616ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  4.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_C_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (1.313 - 1.481)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_C_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y77.BQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A2      net (fanout=1)        1.025   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X53Y76.B4      net (fanout=8)        0.663   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X53Y76.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_P_30
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT241
    SLICE_X52Y76.AX      net (fanout=1)        0.550   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[30]
    SLICE_X52Y76.CLK     Tdick                 0.067   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_C_30
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_C_30
    -------------------------------------------------  ---------------------------
    Total                                      5.630ns (1.019ns logic, 4.611ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack:                  4.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.553ns (Levels of Logic = 4)
  Clock Path Skew:      -0.170ns (1.311 - 1.481)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y77.BQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A2      net (fanout=1)        1.025   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X51Y74.D2      net (fanout=8)        0.840   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X51Y74.D       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_C_26
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT191
    SLICE_X50Y74.AX      net (fanout=1)        0.332   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[26]
    SLICE_X50Y74.CLK     Tdick                 0.031   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
    -------------------------------------------------  ---------------------------
    Total                                      5.553ns (0.983ns logic, 4.570ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  4.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.677ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y77.BQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A2      net (fanout=1)        1.025   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X49Y77.B5      net (fanout=8)        0.710   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X49Y77.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT211
    SLICE_X48Y77.AX      net (fanout=1)        0.550   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[28]
    SLICE_X48Y77.CLK     Tdick                 0.067   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    -------------------------------------------------  ---------------------------
    Total                                      5.677ns (1.019ns logic, 4.658ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  4.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_C_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.393ns (Levels of Logic = 4)
  Clock Path Skew:      -0.170ns (1.311 - 1.481)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_C_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y77.BQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A2      net (fanout=1)        1.025   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X53Y74.A4      net (fanout=8)        0.483   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X53Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT201
    SLICE_X52Y75.DX      net (fanout=1)        0.502   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[27]
    SLICE_X52Y75.CLK     Tdick                 0.058   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_C_27
    -------------------------------------------------  ---------------------------
    Total                                      5.393ns (1.010ns logic, 4.383ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  4.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_P_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.522ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.155 - 0.178)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_P_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y77.BQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A2      net (fanout=1)        1.025   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X49Y78.B6      net (fanout=8)        0.582   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X49Y78.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_C_33
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT271
    SLICE_X49Y76.AX      net (fanout=1)        0.523   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[33]
    SLICE_X49Y76.CLK     Tdick                 0.067   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_P_33
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_P_33
    -------------------------------------------------  ---------------------------
    Total                                      5.522ns (1.019ns logic, 4.503ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  4.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_P_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.350ns (Levels of Logic = 4)
  Clock Path Skew:      -0.167ns (1.314 - 1.481)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_P_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y77.BQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A2      net (fanout=1)        1.025   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X52Y77.A2      net (fanout=8)        1.029   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X52Y77.CLK     Tas                   0.095   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_P_31
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT251
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_P_31
    -------------------------------------------------  ---------------------------
    Total                                      5.350ns (0.923ns logic, 4.427ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  4.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_C_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.327ns (Levels of Logic = 4)
  Clock Path Skew:      -0.170ns (1.311 - 1.481)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_C_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y77.BQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A2      net (fanout=1)        1.025   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X50Y75.C6      net (fanout=8)        0.512   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X50Y75.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_P_29
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT221
    SLICE_X51Y75.AX      net (fanout=1)        0.398   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[29]
    SLICE_X51Y75.CLK     Tdick                 0.067   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_C_29
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_C_29
    -------------------------------------------------  ---------------------------
    Total                                      5.327ns (1.019ns logic, 4.308ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  4.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 4)
  Clock Path Skew:      -0.167ns (1.314 - 1.481)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y77.AQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X52Y74.A5      net (fanout=1)        0.648   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X52Y77.A2      net (fanout=8)        1.029   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X52Y77.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_P_31
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT251
    SLICE_X53Y77.AX      net (fanout=1)        0.189   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[31]
    SLICE_X53Y77.CLK     Tdick                 0.067   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (1.019ns logic, 4.239ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  4.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.283ns (Levels of Logic = 4)
  Clock Path Skew:      -0.142ns (1.325 - 1.467)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y74.AQ      Tcko                  0.518   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
    SLICE_X52Y73.C2      net (fanout=1)        0.797   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
    SLICE_X52Y73.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[27]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_261
    SLICE_X47Y81.C4      net (fanout=3)        1.010   led_counter_0_LED_pin_0_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X49Y77.B5      net (fanout=8)        0.710   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X49Y77.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT211
    SLICE_X48Y77.AX      net (fanout=1)        0.550   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[28]
    SLICE_X48Y77.CLK     Tdick                 0.067   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    -------------------------------------------------  ---------------------------
    Total                                      5.283ns (1.081ns logic, 4.202ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  4.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_C_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.253ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (1.313 - 1.481)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_C_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y77.AQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X52Y74.A5      net (fanout=1)        0.648   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X53Y76.B4      net (fanout=8)        0.663   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X53Y76.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_P_30
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT241
    SLICE_X52Y76.AX      net (fanout=1)        0.550   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[30]
    SLICE_X52Y76.CLK     Tdick                 0.067   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_C_30
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_C_30
    -------------------------------------------------  ---------------------------
    Total                                      5.253ns (1.019ns logic, 4.234ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  4.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_C_32 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.368ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.759 - 0.811)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_C_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y77.BQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A2      net (fanout=1)        1.025   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X46Y79.A6      net (fanout=8)        0.761   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X46Y79.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_P_32
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT261
    SLICE_X47Y79.AX      net (fanout=1)        0.190   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[32]
    SLICE_X47Y79.CLK     Tdick                 0.067   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_C_32
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_C_32
    -------------------------------------------------  ---------------------------
    Total                                      5.368ns (1.019ns logic, 4.349ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  4.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.176ns (Levels of Logic = 4)
  Clock Path Skew:      -0.170ns (1.311 - 1.481)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y77.AQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X52Y74.A5      net (fanout=1)        0.648   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X51Y74.D2      net (fanout=8)        0.840   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X51Y74.D       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_C_26
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT191
    SLICE_X50Y74.AX      net (fanout=1)        0.332   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[26]
    SLICE_X50Y74.CLK     Tdick                 0.031   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (0.983ns logic, 4.193ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  4.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_C_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.158ns (Levels of Logic = 4)
  Clock Path Skew:      -0.170ns (1.311 - 1.481)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_C_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y77.BQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A2      net (fanout=1)        1.025   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X51Y74.D2      net (fanout=8)        0.840   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X51Y74.CLK     Tas                   0.092   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_C_26
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT191
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_C_26
    -------------------------------------------------  ---------------------------
    Total                                      5.158ns (0.920ns logic, 4.238ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  4.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.300ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y77.AQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X52Y74.A5      net (fanout=1)        0.648   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X49Y77.B5      net (fanout=8)        0.710   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X49Y77.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT211
    SLICE_X48Y77.AX      net (fanout=1)        0.550   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[28]
    SLICE_X48Y77.CLK     Tdick                 0.067   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    -------------------------------------------------  ---------------------------
    Total                                      5.300ns (1.019ns logic, 4.281ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  4.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.744 - 0.797)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y74.AQ      Tcko                  0.518   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
    SLICE_X52Y73.C2      net (fanout=1)        0.797   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
    SLICE_X52Y73.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[27]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_261
    SLICE_X47Y81.C4      net (fanout=3)        1.010   led_counter_0_LED_pin_0_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X52Y77.A2      net (fanout=8)        1.029   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X52Y77.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_P_31
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT251
    SLICE_X53Y77.AX      net (fanout=1)        0.189   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[31]
    SLICE_X53Y77.CLK     Tdick                 0.067   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (1.081ns logic, 4.160ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  4.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.269ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.171 - 0.195)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y96.CQ      Tcko                  0.518   system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X37Y96.B2      net (fanout=29)       0.825   system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X37Y96.B       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID
                                                       system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X37Y96.C3      net (fanout=6)        0.680   system_i/axi_interconnect_1_M_AWREADY
    SLICE_X37Y96.CMUX    Tilo                  0.356   system_i/axi_interconnect_1_M_RVALID
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X34Y99.B3      net (fanout=2)        0.889   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X34Y99.B       Tilo                  0.124   system_i/axi_interconnect_1_S_WREADY
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux11
    SLICE_X39Y97.C4      net (fanout=4)        1.036   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X39Y97.CMUX    Tilo                  0.356   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/ARESET_s_ready_i_OR_44_o1_SW1
    SLICE_X39Y97.B5      net (fanout=1)        0.268   system_i/axi_interconnect_1/N29
    SLICE_X39Y97.CLK     Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      5.269ns (1.571ns logic, 3.698ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  4.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_C_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.236ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.743 - 0.797)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_C_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y74.AQ      Tcko                  0.518   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
    SLICE_X52Y73.C2      net (fanout=1)        0.797   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
    SLICE_X52Y73.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[27]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_261
    SLICE_X47Y81.C4      net (fanout=3)        1.010   led_counter_0_LED_pin_0_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X53Y76.B4      net (fanout=8)        0.663   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X53Y76.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_P_30
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT241
    SLICE_X52Y76.AX      net (fanout=1)        0.550   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[30]
    SLICE_X52Y76.CLK     Tdick                 0.067   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_C_30
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_C_30
    -------------------------------------------------  ---------------------------
    Total                                      5.236ns (1.081ns logic, 4.155ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  4.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      5.312ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.854 - 0.830)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to system_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X38Y96.CQ        Tcko                  0.518   system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                         system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X37Y96.B2        net (fanout=29)       0.825   system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X37Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID
                                                         system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X37Y96.C3        net (fanout=6)        0.680   system_i/axi_interconnect_1_M_AWREADY
    SLICE_X37Y96.CMUX      Tilo                  0.356   system_i/axi_interconnect_1_M_RVALID
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X34Y99.D4        net (fanout=2)        1.025   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X34Y99.D         Tilo                  0.124   system_i/axi_interconnect_1_S_WREADY
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready11
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.777   system_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        5.312ns (2.005ns logic, 3.307ns route)
                                                         (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  4.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_P_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.128ns (Levels of Logic = 4)
  Clock Path Skew:      -0.143ns (1.324 - 1.467)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_P_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y74.AQ      Tcko                  0.518   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
    SLICE_X52Y73.C2      net (fanout=1)        0.797   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
    SLICE_X52Y73.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[27]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_261
    SLICE_X47Y81.C4      net (fanout=3)        1.010   led_counter_0_LED_pin_0_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X49Y78.B6      net (fanout=8)        0.582   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X49Y78.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_C_33
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT271
    SLICE_X49Y76.AX      net (fanout=1)        0.523   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[33]
    SLICE_X49Y76.CLK     Tdick                 0.067   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_P_33
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_P_33
    -------------------------------------------------  ---------------------------
    Total                                      5.128ns (1.081ns logic, 4.047ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  4.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 4)
  Clock Path Skew:      -0.145ns (1.325 - 1.470)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y77.AQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31
    SLICE_X52Y74.D2      net (fanout=1)        1.311   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_C_31
    SLICE_X52Y74.D       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_311
    SLICE_X50Y74.B3      net (fanout=5)        0.903   led_counter_0_LED_pin_5_OBUF
    SLICE_X50Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1_SW2
    SLICE_X53Y74.B3      net (fanout=1)        0.632   system_i/led_counter_0/N7
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X49Y77.B5      net (fanout=8)        0.710   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X49Y77.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT211
    SLICE_X48Y77.AX      net (fanout=1)        0.550   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[28]
    SLICE_X48Y77.CLK     Tdick                 0.067   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (1.019ns logic, 4.106ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  4.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.220ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.171 - 0.195)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y96.DQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
                                                       system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X37Y96.B1      net (fanout=28)       0.838   system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X37Y96.B       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID
                                                       system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X37Y96.C3      net (fanout=6)        0.680   system_i/axi_interconnect_1_M_AWREADY
    SLICE_X37Y96.CMUX    Tilo                  0.356   system_i/axi_interconnect_1_M_RVALID
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X34Y99.B3      net (fanout=2)        0.889   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X34Y99.B       Tilo                  0.124   system_i/axi_interconnect_1_S_WREADY
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux11
    SLICE_X39Y97.C4      net (fanout=4)        1.036   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X39Y97.CMUX    Tilo                  0.356   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/ARESET_s_ready_i_OR_44_o1_SW1
    SLICE_X39Y97.B5      net (fanout=1)        0.268   system_i/axi_interconnect_1/N29
    SLICE_X39Y97.CLK     Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      5.220ns (1.509ns logic, 3.711ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  4.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      5.263ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.854 - 0.830)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to system_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X39Y96.DQ        Tcko                  0.456   system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
                                                         system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X37Y96.B1        net (fanout=28)       0.838   system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X37Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID
                                                         system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X37Y96.C3        net (fanout=6)        0.680   system_i/axi_interconnect_1_M_AWREADY
    SLICE_X37Y96.CMUX      Tilo                  0.356   system_i/axi_interconnect_1_M_RVALID
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X34Y99.D4        net (fanout=2)        1.025   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X34Y99.D         Tilo                  0.124   system_i/axi_interconnect_1_S_WREADY
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready11
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.777   system_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        5.263ns (1.943ns logic, 3.320ns route)
                                                         (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  4.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.192ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.171 - 0.195)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y94.CMUX    Tshcko                0.592   system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[2]
                                                       system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X37Y96.B3      net (fanout=3)        0.674   system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X37Y96.B       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID
                                                       system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X37Y96.C3      net (fanout=6)        0.680   system_i/axi_interconnect_1_M_AWREADY
    SLICE_X37Y96.CMUX    Tilo                  0.356   system_i/axi_interconnect_1_M_RVALID
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X34Y99.B3      net (fanout=2)        0.889   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X34Y99.B       Tilo                  0.124   system_i/axi_interconnect_1_S_WREADY
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux11
    SLICE_X39Y97.C4      net (fanout=4)        1.036   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X39Y97.CMUX    Tilo                  0.356   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/ARESET_s_ready_i_OR_44_o1_SW1
    SLICE_X39Y97.B5      net (fanout=1)        0.268   system_i/axi_interconnect_1/N29
    SLICE_X39Y97.CLK     Tas                   0.093   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      5.192ns (1.645ns logic, 3.547ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  4.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      5.235ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.854 - 0.830)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X37Y94.CMUX      Tshcko                0.592   system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[2]
                                                         system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X37Y96.B3        net (fanout=3)        0.674   system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X37Y96.B         Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID
                                                         system_i/led_counter_0/led_counter_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X37Y96.C3        net (fanout=6)        0.680   system_i/axi_interconnect_1_M_AWREADY
    SLICE_X37Y96.CMUX      Tilo                  0.356   system_i/axi_interconnect_1_M_RVALID
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X34Y99.D4        net (fanout=2)        1.025   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X34Y99.D         Tilo                  0.124   system_i/axi_interconnect_1_S_WREADY
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready11
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.777   system_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        5.235ns (2.079ns logic, 3.156ns route)
                                                         (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  4.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.027ns (Levels of Logic = 4)
  Clock Path Skew:      -0.163ns (1.318 - 1.481)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y77.BQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A2      net (fanout=1)        1.025   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y71.B6      net (fanout=2)        0.739   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y71.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_18
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y68.B1      net (fanout=26)       1.104   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o2
    SLICE_X53Y68.CLK     Tas                   0.093   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_7
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT301
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_5
    -------------------------------------------------  ---------------------------
    Total                                      5.027ns (0.921ns logic, 4.106ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  4.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.027ns (Levels of Logic = 4)
  Clock Path Skew:      -0.163ns (1.318 - 1.481)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y77.BQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A2      net (fanout=1)        1.025   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y71.B6      net (fanout=2)        0.739   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y71.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_18
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y68.A1      net (fanout=26)       1.102   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o2
    SLICE_X53Y68.CLK     Tas                   0.095   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_7
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT291
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_4
    -------------------------------------------------  ---------------------------
    Total                                      5.027ns (0.923ns logic, 4.104ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  4.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_C_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.016ns (Levels of Logic = 4)
  Clock Path Skew:      -0.170ns (1.311 - 1.481)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_C_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y77.AQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X52Y74.A5      net (fanout=1)        0.648   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X53Y74.A4      net (fanout=8)        0.483   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X53Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT201
    SLICE_X52Y75.DX      net (fanout=1)        0.502   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[27]
    SLICE_X52Y75.CLK     Tdick                 0.058   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_C_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_C_27
    -------------------------------------------------  ---------------------------
    Total                                      5.016ns (1.010ns logic, 4.006ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  4.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.013ns (Levels of Logic = 4)
  Clock Path Skew:      -0.161ns (1.320 - 1.481)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y77.BQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A2      net (fanout=1)        1.025   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y71.B6      net (fanout=2)        0.739   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y71.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_18
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y67.A2      net (fanout=26)       1.088   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o2
    SLICE_X53Y67.CLK     Tas                   0.095   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_3
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT110
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_0
    -------------------------------------------------  ---------------------------
    Total                                      5.013ns (0.923ns logic, 4.090ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  4.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_P_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.145ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.155 - 0.178)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_P_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y77.AQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X52Y74.A5      net (fanout=1)        0.648   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_C_28
    SLICE_X52Y74.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Madd_counter_std[33]_GND_19_o_add_5_OUT_cy[31]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_281
    SLICE_X47Y81.C1      net (fanout=3)        1.238   led_counter_0_LED_pin_2_OBUF
    SLICE_X47Y81.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o3
    SLICE_X53Y74.B5      net (fanout=2)        1.135   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o1
    SLICE_X53Y74.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_P_27
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o21
    SLICE_X49Y78.B6      net (fanout=8)        0.582   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std[33]_upper_bound[7]_LessThan_5_o
    SLICE_X49Y78.B       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_C_33
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Mmux_slv_reg0[7]_counter_std[33]_mux_6_OUT271
    SLICE_X49Y76.AX      net (fanout=1)        0.523   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]_counter_std[33]_mux_6_OUT[33]
    SLICE_X49Y76.CLK     Tdick                 0.067   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_P_33
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_P_33
    -------------------------------------------------  ---------------------------
    Total                                      5.145ns (1.019ns logic, 4.126ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK
  Location pin: SLICE_X33Y102.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK
  Location pin: SLICE_X33Y102.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK
  Location pin: SLICE_X33Y102.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK
  Location pin: SLICE_X33Y102.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK
  Location pin: SLICE_X33Y102.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK
  Location pin: SLICE_X33Y102.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK
  Location pin: SLICE_X33Y102.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK
  Location pin: SLICE_X33Y102.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK
  Location pin: SLICE_X33Y102.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK
  Location pin: SLICE_X33Y102.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK
  Location pin: SLICE_X33Y102.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK
  Location pin: SLICE_X33Y102.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]/CLK
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]/CLK
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[0]/CLK
  Logical resource: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0/CK
  Location pin: SLICE_X26Y106.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_8/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_8/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_8/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_9/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_9/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_9/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_10/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_10/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_10/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_11/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_11/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[11]/CLK
  Logical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_11/CK
  Location pin: SLICE_X26Y93.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg1[23]/CLK
  Logical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg1_20/CK
  Location pin: SLICE_X26Y96.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg1[23]/CLK
  Logical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg1_20/CK
  Location pin: SLICE_X26Y96.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg1[23]/CLK
  Logical resource: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg1_20/CK
  Location pin: SLICE_X26Y96.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.073ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y93.AMUX    Tshcko                0.594   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X43Y93.BX      net (fanout=1)        0.382   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X43Y93.CLK     Tdick                 0.062   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.656ns logic, 0.382ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Delay:                  1.052ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.017ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y93.BMUX    Tshcko                0.591   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X43Y93.CX      net (fanout=1)        0.383   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X43Y93.CLK     Tdick                 0.043   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (0.634ns logic, 0.383ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_30_LDC =        
 MAXDELAY TO TIMEGRP         
"TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_30_LDC"         
TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.330ns.
--------------------------------------------------------------------------------
Slack:                  6.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_20_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X53Y76.A2      net (fanout=11)       1.632   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X53Y76.AMUX    Tilo                  0.354   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_P_30
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_21_o1
    SLICE_X50Y76.SR      net (fanout=2)        0.512   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_21_o
    SLICE_X50Y76.CLK     Trck                  0.314   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.330ns (1.186ns logic, 2.144ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  7.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_4 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_20_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_4 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y85.AQ      Tcko                  0.518   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X53Y76.A5      net (fanout=3)        1.113   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[4]
    SLICE_X53Y76.AMUX    Tilo                  0.320   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_P_30
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_21_o1
    SLICE_X50Y76.SR      net (fanout=2)        0.512   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_21_o
    SLICE_X50Y76.CLK     Trck                  0.314   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.777ns (1.152ns logic, 1.625ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  7.387ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.613ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X53Y76.A2      net (fanout=11)       1.632   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X53Y76.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_P_30
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_20_o1
    SLICE_X50Y76.CLK     net (fanout=2)        0.339   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      2.613ns (0.642ns logic, 1.971ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  7.906ns (requirement - data path)
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_4 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_4 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y85.AQ      Tcko                  0.518   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X53Y76.A5      net (fanout=3)        1.113   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[4]
    SLICE_X53Y76.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_P_30
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_20_o1
    SLICE_X50Y76.CLK     net (fanout=2)        0.339   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[4]_AND_20_o
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (0.642ns logic, 1.452ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_29_LDC =        
 MAXDELAY TO TIMEGRP         
"TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_29_LDC"         
TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.769ns.
--------------------------------------------------------------------------------
Slack:                  6.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_22_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X50Y75.A2      net (fanout=11)       1.653   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X50Y75.AMUX    Tilo                  0.350   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_P_29
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_23_o1
    SLICE_X53Y75.SR      net (fanout=2)        0.846   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_23_o
    SLICE_X53Y75.CLK     Trck                  0.402   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (1.270ns logic, 2.499ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  6.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_3 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.313ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_22_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_3 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y84.DQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_3
    SLICE_X50Y75.A5      net (fanout=3)        1.289   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[3]
    SLICE_X50Y75.AMUX    Tilo                  0.320   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_P_29
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_23_o1
    SLICE_X53Y75.SR      net (fanout=2)        0.846   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_23_o
    SLICE_X53Y75.CLK     Trck                  0.402   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (1.178ns logic, 2.135ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  7.039ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.961ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X50Y75.A2      net (fanout=11)       1.653   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X50Y75.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_P_29
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_22_o1
    SLICE_X53Y75.CLK     net (fanout=2)        0.666   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.642ns logic, 2.319ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  7.465ns (requirement - data path)
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_3 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.535ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_3 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y84.DQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_3
    SLICE_X50Y75.A5      net (fanout=3)        1.289   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[3]
    SLICE_X50Y75.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_29_P_29
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_22_o1
    SLICE_X53Y75.CLK     net (fanout=2)        0.666   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[3]_AND_22_o
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (0.580ns logic, 1.955ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_28_LDC =        
 MAXDELAY TO TIMEGRP         
"TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_28_LDC"         
TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.843ns.
--------------------------------------------------------------------------------
Slack:                  7.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_2 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.843ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_24_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_2 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y84.CQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X49Y77.A2      net (fanout=3)        1.465   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[2]
    SLICE_X49Y77.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_25_o1
    SLICE_X50Y77.SR      net (fanout=2)        0.484   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_25_o
    SLICE_X50Y77.CLK     Trck                  0.314   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (0.894ns logic, 1.949ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  7.173ns (requirement - data path)
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_2 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.827ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_2 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y84.CQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X49Y77.A2      net (fanout=3)        1.465   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[2]
    SLICE_X49Y77.AMUX    Tilo                  0.354   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_24_o1
    SLICE_X50Y77.CLK     net (fanout=2)        0.552   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (0.810ns logic, 2.017ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  7.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.508ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_24_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X49Y77.A5      net (fanout=11)       1.068   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X49Y77.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_25_o1
    SLICE_X50Y77.SR      net (fanout=2)        0.484   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_25_o
    SLICE_X50Y77.CLK     Trck                  0.314   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.508ns (0.956ns logic, 1.552ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  7.542ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.458ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X49Y77.A5      net (fanout=11)       1.068   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X49Y77.AMUX    Tilo                  0.320   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_28_P_28
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_24_o1
    SLICE_X50Y77.CLK     net (fanout=2)        0.552   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[2]_AND_24_o
    -------------------------------------------------  ---------------------------
    Total                                      2.458ns (0.838ns logic, 1.620ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_33_LDC =        
 MAXDELAY TO TIMEGRP         
"TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_33_LDC"         
TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.322ns.
--------------------------------------------------------------------------------
Slack:                  6.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_14_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X49Y79.A2      net (fanout=11)       1.415   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X49Y79.AMUX    Tilo                  0.354   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_15_o1
    SLICE_X49Y79.SR      net (fanout=2)        0.633   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_15_o
    SLICE_X49Y79.CLK     Trck                  0.402   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.322ns (1.274ns logic, 2.048ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  7.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_7 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.834ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_14_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_7 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y85.DQ      Tcko                  0.518   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X49Y79.A5      net (fanout=3)        0.961   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]
    SLICE_X49Y79.AMUX    Tilo                  0.320   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_15_o1
    SLICE_X49Y79.SR      net (fanout=2)        0.633   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_15_o
    SLICE_X49Y79.CLK     Trck                  0.402   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.834ns (1.240ns logic, 1.594ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack:                  7.405ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.595ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X49Y79.A2      net (fanout=11)       1.415   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X49Y79.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_14_o1
    SLICE_X49Y79.CLK     net (fanout=2)        0.538   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_14_o
    -------------------------------------------------  ---------------------------
    Total                                      2.595ns (0.642ns logic, 1.953ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  7.859ns (requirement - data path)
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_7 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.141ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_7 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y85.DQ      Tcko                  0.518   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X49Y79.A5      net (fanout=3)        0.961   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]
    SLICE_X49Y79.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_33_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_14_o1
    SLICE_X49Y79.CLK     net (fanout=2)        0.538   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[7]_AND_14_o
    -------------------------------------------------  ---------------------------
    Total                                      2.141ns (0.642ns logic, 1.499ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_32_LDC =        
 MAXDELAY TO TIMEGRP         
"TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_32_LDC"         
TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.891ns.
--------------------------------------------------------------------------------
Slack:                  7.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.891ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_16_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X46Y80.C2      net (fanout=11)       1.259   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X46Y80.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_17_o
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_17_o1
    SLICE_X47Y80.SR      net (fanout=2)        0.588   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_17_o
    SLICE_X47Y80.CLK     Trck                  0.402   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (1.044ns logic, 1.847ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  7.316ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X46Y80.C2      net (fanout=11)       1.259   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X46Y80.CMUX    Tilo                  0.360   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_17_o
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_16_o1
    SLICE_X47Y80.CLK     net (fanout=2)        0.547   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_16_o
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (0.878ns logic, 1.806ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  7.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_6 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_16_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_6 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y85.CQ      Tcko                  0.518   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X46Y80.C5      net (fanout=3)        0.791   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[6]
    SLICE_X46Y80.C       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_17_o
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_17_o1
    SLICE_X47Y80.SR      net (fanout=2)        0.588   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_17_o
    SLICE_X47Y80.CLK     Trck                  0.402   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.423ns (1.044ns logic, 1.379ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  7.820ns (requirement - data path)
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_6 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.180ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_6 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_32_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y85.CQ      Tcko                  0.518   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X46Y80.C5      net (fanout=3)        0.791   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[6]
    SLICE_X46Y80.CMUX    Tilo                  0.324   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_17_o
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_16_o1
    SLICE_X47Y80.CLK     net (fanout=2)        0.547   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[6]_AND_16_o
    -------------------------------------------------  ---------------------------
    Total                                      2.180ns (0.842ns logic, 1.338ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_27_LDC =        
 MAXDELAY TO TIMEGRP         
"TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_27_LDC"         
TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.368ns.
--------------------------------------------------------------------------------
Slack:                  6.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.368ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_26_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X50Y76.A2      net (fanout=11)       1.503   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X50Y76.AMUX    Tilo                  0.350   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_27_o1
    SLICE_X51Y76.SR      net (fanout=2)        0.595   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_27_o
    SLICE_X51Y76.CLK     Trck                  0.402   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (1.270ns logic, 2.098ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  6.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_1 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.231ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_26_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_1 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y84.BQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_1
    SLICE_X50Y76.A4      net (fanout=3)        1.424   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[1]
    SLICE_X50Y76.AMUX    Tilo                  0.354   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_27_o1
    SLICE_X51Y76.SR      net (fanout=2)        0.595   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_27_o
    SLICE_X51Y76.CLK     Trck                  0.402   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (1.212ns logic, 2.019ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  7.315ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.685ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X50Y76.A2      net (fanout=11)       1.503   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X50Y76.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_26_o1
    SLICE_X51Y76.CLK     net (fanout=2)        0.540   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (0.642ns logic, 2.043ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  7.456ns (requirement - data path)
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_1 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.544ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_1 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y84.BQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_1
    SLICE_X50Y76.A4      net (fanout=3)        1.424   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[1]
    SLICE_X50Y76.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_30_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_26_o1
    SLICE_X51Y76.CLK     net (fanout=2)        0.540   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[1]_AND_26_o
    -------------------------------------------------  ---------------------------
    Total                                      2.544ns (0.580ns logic, 1.964ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_26_LDC =        
 MAXDELAY TO TIMEGRP         
"TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_26_LDC"         
TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.513ns.
--------------------------------------------------------------------------------
Slack:                  6.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_28_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X50Y74.D2      net (fanout=11)       1.837   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X50Y74.DMUX    Tilo                  0.388   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_29_o1
    SLICE_X51Y73.SR      net (fanout=2)        0.368   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_29_o
    SLICE_X51Y73.CLK     Trck                  0.402   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.513ns (1.308ns logic, 2.205ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  6.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_0 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.334ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_28_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_0 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y84.AQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X50Y74.D1      net (fanout=3)        1.721   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[0]
    SLICE_X50Y74.DMUX    Tilo                  0.387   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_29_o1
    SLICE_X51Y73.SR      net (fanout=2)        0.368   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_29_o
    SLICE_X51Y73.CLK     Trck                  0.402   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.334ns (1.245ns logic, 2.089ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  6.873ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.127ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X50Y74.D2      net (fanout=11)       1.837   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X50Y74.D       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_28_o1
    SLICE_X51Y73.CLK     net (fanout=2)        0.648   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (0.642ns logic, 2.485ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  7.051ns (requirement - data path)
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_0 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.949ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_0 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y84.AQ      Tcko                  0.456   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[3]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X50Y74.D1      net (fanout=3)        1.721   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[0]
    SLICE_X50Y74.D       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_26_P_26
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_28_o1
    SLICE_X51Y73.CLK     net (fanout=2)        0.648   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[0]_AND_28_o
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (0.580ns logic, 2.369ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_31_LDC =        
 MAXDELAY TO TIMEGRP         
"TO_system_iled_counter_0led_counter_0USER_LOGIC_Icounter_std_31_LDC"         
TS_clk_fpga_0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.408ns.
--------------------------------------------------------------------------------
Slack:                  6.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_18_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X52Y78.A2      net (fanout=11)       1.633   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X52Y78.AMUX    Tilo                  0.354   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_18_o
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_19_o1
    SLICE_X51Y77.SR      net (fanout=2)        0.501   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_19_o
    SLICE_X51Y77.CLK     Trck                  0.402   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (1.274ns logic, 2.134ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  6.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_5 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.063ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_18_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_5 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y85.BQ      Tcko                  0.518   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X52Y78.A4      net (fanout=3)        1.290   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[5]
    SLICE_X52Y78.AMUX    Tilo                  0.352   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_18_o
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_19_o1
    SLICE_X51Y77.SR      net (fanout=2)        0.501   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_19_o
    SLICE_X51Y77.CLK     Trck                  0.402   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_LDC
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (1.272ns logic, 1.791ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack:                  7.245ns (requirement - data path)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.755ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y91.BQ      Tcko                  0.518   system_i/axi_interconnect_1_M_ARESETN
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X52Y78.A2      net (fanout=11)       1.633   system_i/axi_interconnect_1_M_ARESETN
    SLICE_X52Y78.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_18_o
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_18_o1
    SLICE_X51Y77.CLK     net (fanout=2)        0.480   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (0.642ns logic, 2.113ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  7.588ns (requirement - data path)
  Source:               system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_5 (FF)
  Destination:          system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.412ns (Levels of Logic = 1)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_5 to system_i/led_counter_0/led_counter_0/USER_LOGIC_I/counter_std_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y85.BQ      Tcko                  0.518   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[7]
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X52Y78.A4      net (fanout=3)        1.290   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/slv_reg0[5]
    SLICE_X52Y78.A       Tilo                  0.124   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_18_o
                                                       system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_18_o1
    SLICE_X51Y77.CLK     net (fanout=2)        0.480   system_i/led_counter_0/led_counter_0/USER_LOGIC_I/Bus2IP_Resetn_slv_reg0[5]_AND_18_o
    -------------------------------------------------  ---------------------------
    Total                                      2.412ns (0.642ns logic, 1.770ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_fpga_0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_0                  |     10.000ns|      5.837ns|      3.769ns|            0|            0|         4657|           32|
| TS_TO_system_iled_counter_0led|     10.000ns|      3.330ns|          N/A|            0|            0|            4|            0|
| _counter_0USER_LOGIC_Icounter_|             |             |             |             |             |             |             |
| std_30_LDC                    |             |             |             |             |             |             |             |
| TS_TO_system_iled_counter_0led|     10.000ns|      3.769ns|          N/A|            0|            0|            4|            0|
| _counter_0USER_LOGIC_Icounter_|             |             |             |             |             |             |             |
| std_29_LDC                    |             |             |             |             |             |             |             |
| TS_TO_system_iled_counter_0led|     10.000ns|      2.843ns|          N/A|            0|            0|            4|            0|
| _counter_0USER_LOGIC_Icounter_|             |             |             |             |             |             |             |
| std_28_LDC                    |             |             |             |             |             |             |             |
| TS_TO_system_iled_counter_0led|     10.000ns|      3.322ns|          N/A|            0|            0|            4|            0|
| _counter_0USER_LOGIC_Icounter_|             |             |             |             |             |             |             |
| std_33_LDC                    |             |             |             |             |             |             |             |
| TS_TO_system_iled_counter_0led|     10.000ns|      2.891ns|          N/A|            0|            0|            4|            0|
| _counter_0USER_LOGIC_Icounter_|             |             |             |             |             |             |             |
| std_32_LDC                    |             |             |             |             |             |             |             |
| TS_TO_system_iled_counter_0led|     10.000ns|      3.368ns|          N/A|            0|            0|            4|            0|
| _counter_0USER_LOGIC_Icounter_|             |             |             |             |             |             |             |
| std_27_LDC                    |             |             |             |             |             |             |             |
| TS_TO_system_iled_counter_0led|     10.000ns|      3.513ns|          N/A|            0|            0|            4|            0|
| _counter_0USER_LOGIC_Icounter_|             |             |             |             |             |             |             |
| std_26_LDC                    |             |             |             |             |             |             |             |
| TS_TO_system_iled_counter_0led|     10.000ns|      3.408ns|          N/A|            0|            0|            4|            0|
| _counter_0USER_LOGIC_Icounter_|             |             |             |             |             |             |             |
| std_31_LDC                    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4691 paths, 0 nets, and 1511 connections

Design statistics:
   Minimum period:   5.837ns{1}   (Maximum frequency: 171.321MHz)
   Maximum path delay from/to any node:   3.769ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar 19 15:27:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 628 MB



