// Seed: 4252771994
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input wand id_2,
    output tri1 id_3,
    output supply1 id_4,
    output wand id_5,
    output tri1 id_6,
    input uwire id_7,
    input tri id_8,
    output wor id_9
);
  assign id_9 = id_7;
  wire id_11;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri1  id_1,
    output tri   id_2,
    input  logic id_3,
    output wire  id_4,
    input  wor   id_5
);
  always disable id_7;
  always id_7 = #1 1;
  logic id_8 = id_3;
  module_0(
      id_1, id_2, id_5, id_2, id_4, id_4, id_4, id_5, id_0, id_2
  );
  initial id_8 <= 1;
endmodule
