.. _qdma_global_port_descriptions:

QDMA Global Port Descriptions
-----------------------------
.. image:: table_images/001_qdma_global_port_descriptions.png
   :align: center

.. note::

   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
	 * PG302: https://docs.amd.com/r/en-US/pg302-qdma/QDMA-Global-Ports
	 * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/QDMA-Global-Ports?tocId=OZuHNoSk7b_ljTFaCFeXow
	 * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/QDMA-Global-Ports
    
    See the latest version of PG302, PG344, PG347 for updates

.. _axi4_memory_mapped_master_bridge_read_address_interface_port_descriptions:

AXI4 Memory Mapped Master Bridge Read Address Interface Port Descriptions
-------------------------------------------------------------------------
.. image:: table_images/002_axi4_memory_mapped_master_bridge_read_address_interface_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI-Bridge-Master-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI-Bridge-Master-Ports

   See the latest version of PG302, PG344, PG347 for updates

.. _axi4_memory_mapped_master_bridge_read_interface_port_descriptions:

AXI4 Memory Mapped Master Bridge Read Interface Port Descriptions
-----------------------------------------------------------------
.. image:: table_images/003_axi4_memory_mapped_master_bridge_read_interface_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI-Bridge-Master-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI-Bridge-Master-Ports

   See the latest version of PG302, PG344, PG347 for updates

.. _axi4_memory_mapped_master_bridge_write_address_interface_port_descriptions:

AXI4 Memory Mapped Master Bridge Write Address Interface Port Descriptions
--------------------------------------------------------------------------
.. image:: table_images/004_axi4_memory_mapped_master_bridge_write_address_interface_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI-Bridge-Master-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI-Bridge-Master-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4_memory_mapped_master_bridge_write_interface_port_descriptions:

AXI4 Memory Mapped Master Bridge Write Interface Port Descriptions
------------------------------------------------------------------
.. image:: table_images/005_axi4_memory_mapped_master_bridge_write_interface_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI-Bridge-Master-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI-Bridge-Master-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4_memory_mapped_master_bridge_write_response_interface_port_descriptions:

AXI4 Memory Mapped Master Bridge Write Response Interface Port Descriptions
---------------------------------------------------------------------------
.. image:: table_images/006_axi4_memory_mapped_master_bridge_write_response_interface_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI-Bridge-Master-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI-Bridge-Master-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4_bridge_slave_write_address_interface_port_descriptions:

AXI4 Bridge Slave Write Address Interface Port Descriptions
-----------------------------------------------------------
.. image:: table_images/007_axi4_bridge_slave_write_address_interface_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI-Bridge-Slave-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI-Bridge-Slave-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4_bridge_slave_write_interface_port_descriptions:

AXI4 Bridge Slave Write Interface Port Descriptions
---------------------------------------------------
.. image:: table_images/008_axi4_bridge_slave_write_interface_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI-Bridge-Slave-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI-Bridge-Slave-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4_bridge_slave_write_response_interface_port_descriptions:

AXI4 Bridge Slave Write Response Interface Port Descriptions
------------------------------------------------------------
.. image:: table_images/009_axi4_bridge_slave_write_response_interface_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI-Bridge-Slave-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI-Bridge-Slave-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4_bridge_slave_read_address_interface_port_descriptions:

AXI4 Bridge Slave Read Address Interface Port Descriptions
----------------------------------------------------------
.. image:: table_images/010_axi4_bridge_slave_read_address_interface_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI-Bridge-Slave-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI-Bridge-Slave-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4_bridge_slave_read_interface_port_descriptions:

AXI4 Bridge Slave Read Interface Port Descriptions
--------------------------------------------------
.. image:: table_images/011_axi4_bridge_slave_read_interface_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI-Bridge-Slave-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI-Bridge-Slave-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _config_axi4-lite_memory_mapped_write_master_interface_port_descriptions:

Config AXI4-Lite Memory Mapped Write Master Interface Port Descriptions
-----------------------------------------------------------------------
.. image:: table_images/012_config_axi4-lite_memory_mapped_write_master_interface_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Lite-Master-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Lite-Master-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _config_axi4-lite_memory_mapped_read_master_interface_port_descriptions:

Config AXI4-Lite Memory Mapped Read Master Interface Port Descriptions
----------------------------------------------------------------------
.. image:: table_images/013_config_axi4-lite_memory_mapped_read_master_interface_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Lite-Master-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Lite-Master-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _config_axi4-lite_memory_mapped_write_slave_interface_signals:

Config AXI4-Lite Memory Mapped Write Slave Interface Signals
------------------------------------------------------------
.. image:: table_images/014_config_axi4-lite_memory_mapped_write_slave_interface_signals.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Lite-Slave-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Lite-Slave-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _config_axi4-lite_memory_mapped_read_slave_interface_signals:

Config AXI4-Lite Memory Mapped Read Slave Interface Signals
-----------------------------------------------------------
.. image:: table_images/015_config_axi4-lite_memory_mapped_read_slave_interface_signals.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Lite-Slave-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Lite-Slave-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4_memory_mapped_dma_read_address_interface_signals:

AXI4 Memory Mapped DMA Read Address Interface Signals
-----------------------------------------------------
.. image:: table_images/016_axi4_memory_mapped_dma_read_address_interface_signals.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Memory-Mapped-DMA-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Memory-Mapped-DMA-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/AXI4-Memory-Mapped-Interface?tocId=nHCC~3lUKCHYh9MZrllDrA

   See the latest version of PG302, PG344, PG347 for updates

.. _axi4_memory_mapped_dma_read_interface_signals:

AXI4 Memory Mapped DMA Read Interface Signals
---------------------------------------------
.. image:: table_images/017_axi4_memory_mapped_dma_read_interface_signals.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Memory-Mapped-DMA-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Memory-Mapped-DMA-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/AXI4-Memory-Mapped-Interface?tocId=nHCC~3lUKCHYh9MZrllDrA

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4_memory_mapped_dma_write_address_interface_signals:

AXI4 Memory Mapped DMA Write Address Interface Signals
------------------------------------------------------
.. image:: table_images/018_axi4_memory_mapped_dma_write_address_interface_signals.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Memory-Mapped-DMA-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Memory-Mapped-DMA-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/AXI4-Memory-Mapped-Interface?tocId=nHCC~3lUKCHYh9MZrllDrA

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4_memory_mapped_dma_write_interface_signals:

AXI4 Memory Mapped DMA Write Interface Signals
----------------------------------------------
.. image:: table_images/019_axi4_memory_mapped_dma_write_interface_signals.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Memory-Mapped-DMA-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Memory-Mapped-DMA-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/AXI4-Memory-Mapped-Interface?tocId=nHCC~3lUKCHYh9MZrllDrA

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4_memory_mapped_dma_write_response_interface_signals:

AXI4 Memory Mapped DMA Write Response Interface Signals
-------------------------------------------------------
.. image:: table_images/020_axi4_memory_mapped_dma_write_response_interface_signals.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Memory-Mapped-DMA-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Memory-Mapped-DMA-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/AXI4-Memory-Mapped-Interface?tocId=nHCC~3lUKCHYh9MZrllDrA

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4-stream_h2c_port_descriptions:

AXI4-Stream H2C Port Descriptions
---------------------------------
.. image:: table_images/021_axi4-stream_h2c_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Stream-H2C-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Stream-H2C-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/AXI4-Stream-H2C-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4-stream_c2h_port_descriptions:

AXI4-Stream C2H Port Descriptions
---------------------------------
.. image:: table_images/022_axi4-stream_c2h_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Stream-C2H-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Stream-C2H-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/AXI4-Stream-C2H-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4-stream_c2h_completion_port_descriptions:

AXI4-Stream C2H Completion Port Descriptions
--------------------------------------------
.. image:: table_images/023_axi4-stream_c2h_completion_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
   
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Stream-C2H-Completion-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Stream-C2H-Completion-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/AXI4-Stream-C2H-Completion-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _axi-st_c2h_status_port_descriptions:

AXI-ST C2H Status Port Descriptions
-----------------------------------
.. image:: table_images/024_axi-st_c2h_status_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
   
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Stream-Status-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Stream-Status-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/AXI4-Stream-Status-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _axi-st_c2h_write_cmp_port_descriptions:

AXI-ST C2H Write Cmp Port Descriptions
--------------------------------------
.. image:: table_images/025_axi-st_c2h_write_cmp_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Stream-C2H-Write-Completion-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Stream-C2H-Write-Completion-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/AXI4-Stream-C2H-Write-Completion-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _vdm_port_descriptions:

VDM Port Descriptions
---------------------
.. image:: table_images/026_vdm_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.

    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/VDM-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/VDM-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/VDM-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _configuration_extend_interface_port_descriptions:

Configuration Extend Interface Port Descriptions
------------------------------------------------
.. image:: table_images/027_configuration_extend_interface_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.

    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/Configuration-Extend-Interface-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/Configuration-Extend-Interface-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _flr_port_descriptions:

FLR Port Descriptions
---------------------
.. image:: table_images/028_flr_port_descriptions.png
   :align: center

.. note::

   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/FLR-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/FLR-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/FLR-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _qdma_h2c-streaming_bypass_input_port_descriptions:

QDMA H2C-Streaming Bypass Input Port Descriptions
-------------------------------------------------
.. image:: table_images/029_qdma_h2c-streaming_bypass_input_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/QDMA-Descriptor-Bypass-Input-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/QDMA-Descriptor-Bypass-Input-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/QDMA-Descriptor-Bypass-Input-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _qdma_h2c-mm_descriptor_bypass_input_port_descriptions:

QDMA H2C-MM Descriptor Bypass Input Port Descriptions
-----------------------------------------------------
.. image:: table_images/030_qdma_h2c-mm_descriptor_bypass_input_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/QDMA-Descriptor-Bypass-Input-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/QDMA-Descriptor-Bypass-Input-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/QDMA-Descriptor-Bypass-Input-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _qdma_c2h-streaming_cache_bypass_input_port_descriptions:

QDMA C2H-Streaming Cache Bypass Input Port Descriptions
-------------------------------------------------------
.. image:: table_images/031_qdma_c2h-streaming_cache_bypass_input_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/QDMA-Descriptor-Bypass-Input-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/QDMA-Descriptor-Bypass-Input-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/QDMA-Descriptor-Bypass-Input-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _qdma_c2h-mm_descriptor_bypass_input_port_descriptions:

QDMA C2H-MM Descriptor Bypass Input Port Descriptions
-----------------------------------------------------
.. image:: table_images/032_qdma_c2h-mm_descriptor_bypass_input_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/QDMA-Descriptor-Bypass-Input-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/QDMA-Descriptor-Bypass-Input-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/QDMA-Descriptor-Bypass-Input-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _qdma_h2c_descriptor_bypass_output_port_descriptions:

QDMA H2C Descriptor Bypass Output Port Descriptions
---------------------------------------------------
.. image:: table_images/033_qdma_h2c_descriptor_bypass_output_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/QDMA-Descriptor-Bypass-Output-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/QDMA-Descriptor-Bypass-Output-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/QDMA-Descriptor-Bypass-Output-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _qdma_c2h_descriptor_bypass_output_port_descriptions:

QDMA C2H Descriptor Bypass Output Port Descriptions
---------------------------------------------------
.. image:: table_images/034_qdma_c2h_descriptor_bypass_output_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/QDMA-Descriptor-Bypass-Output-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/QDMA-Descriptor-Bypass-Output-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/QDMA-Descriptor-Bypass-Output-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _qdma_descriptor_credit_input_port_descriptions:

QDMA Descriptor Credit Input Port Descriptions
----------------------------------------------
.. image:: table_images/035_qdma_descriptor_credit_input_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/QDMA-Descriptor-Credit-Input-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/QDMA-Descriptor-Credit-Input-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/QDMA-Descriptor-Credit-Input-Ports


   See the latest version of PG302, PG344, PG347 for updates


.. _qdma_tm_credit_output_port_descriptions:

QDMA TM Credit Output Port Descriptions
---------------------------------------
.. image:: table_images/036_qdma_tm_credit_output_port_descriptions.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/QDMA-Traffic-Manager-Credit-Output-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/QDMA-Traffic-Manager-Credit-Output-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/QDMA-Traffic-Manager-Credit-Output-Ports

   See the latest version of PG302, PG344, PG347 for updates

   
.. _user_interrupts_port_descriptions:

User Interrupts Port Descriptions
---------------------------------
.. image:: table_images/037_user_interrupts_port_descriptions.png
   :align: center
 
.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/User-Interrupts
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/User-Interrupts?tocId=JDdZMAsujF8XvOqyC4QD7w
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/User-Interrupts?tocId=Bitp2ey_91KNCZTqp1MyFA

   See the latest version of PG302, PG344, PG347 for updates


.. _queue_status_ports:

Queue Status Ports
------------------
.. image:: table_images/038_queue_status_ports.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/Queue-Status-Ports
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/Queue-Status-Ports
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/Queue-Status-Ports

   See the latest version of PG302, PG344, PG347 for updates


.. _queue_status_data:

Queue status data
-----------------
.. image:: table_images/039_queue_status_data.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/Queue-Status-Data-qsts_out_data
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/Queue-Status-Data-qsts_out_data
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/Queue-Status-Data

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4_memory_mapped_c2h_flow:

AXI4 Memory Mapped C2H Flow
---------------------------
.. image:: table_images/040_axi4_memory_mapped_c2h_flow.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Memory-Mapped-C2H-Flow
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Memory-Mapped-C2H-Flow
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/AXI4-Memory-Mapped-C2H-Flow

   See the latest version of PG302, PG344, PG347 for updates



.. _axi4_memory_mapped_h2c_flow:

AXI4 Memory Mapped H2C Flow
---------------------------
.. image:: table_images/041_axi4_memory_mapped_h2c_flow.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Memory-Mapped-C2H-Flow
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Memory-Mapped-C2H-Flow
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/AXI4-Memory-Mapped-C2H-Flow

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4-stream_c2h_flow:

AXI4-Stream C2H Flow
--------------------
.. image:: table_images/042_axi4-stream_c2h_flow.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Stream-C2H-Flow
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Stream-C2H-Flow
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/AXI4-Stream-C2H-Flow

   See the latest version of PG302, PG344, PG347 for updates


.. _axi4-stream_h2c_flow:

AXI4-Stream H2C Flow
--------------------
.. image:: table_images/043_axi4-stream_h2c_flow.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI4-Stream-H2C-Flow
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI4-Stream-H2C-Flow
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/AXI4-Stream-H2C-Flow

   See the latest version of PG302, PG344, PG347 for updates


.. _context_programming:

Context Programming
-------------------
.. image:: table_images/044_context_programming.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/Context-Programming
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/Context-Programming
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/Context-Programming

   See the latest version of PG302, PG344, PG347 for updates



.. _descriptor_fetch_flow:

Descriptor Fetch Flow
---------------------
.. image:: table_images/045_descriptor_fetch_flow.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/Descriptor-Fetch
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/Descriptor-Fetch
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/Descriptor-Fetch

   See the latest version of PG302, PG344, PG347 for updates


.. _software_descriptor_context_structure_definition:

Software Descriptor Context Structure Definition
------------------------------------------------

.. image:: table_images/046_software_descriptor_context_structure_definition.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/Software-Descriptor-Context-Structure-0x0-C2H-and-0x1-H2C
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/Software-Descriptor-Context-Structure-0x0-C2H-and-0x1-H2C
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/Software-Descriptor-Context-Structure-0x0-C2H-and-0x1-H2C

   See the latest version of PG302, PG344, PG347 for updates


.. _hardware_descriptor_structure_definition:

Hardware Descriptor Structure Definition
----------------------------------------

.. image:: table_images/047_hardware_descriptor_structure_definition.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/Hardware-Descriptor-Context-Structure-0x2-C2H-and-0x3-H2C
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/Hardware-Descriptor-Context-Structure-0x2-C2H-and-0x3-H2C
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/Hardware-Descriptor-Context-Structure-0x2-C2H-and-0x3-H2C

   See the latest version of PG302, PG344, PG347 for updates


.. _credit_descriptor_context_structure_definition:

Credit Descriptor Context Structure Definition
----------------------------------------------
.. image:: table_images/048_credit_descriptor_context_structure_definition.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/Credit-Descriptor-Context-Structure
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/Credit-Descriptor-Context-Structure
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/Credit-Descriptor-Context-Structure

   See the latest version of PG302, PG344, PG347 for updates


.. _c2h_prefetch_context_structure:

C2H Prefetch Context Structure
------------------------------
.. image:: table_images/049_c2h_prefetch_context_structure.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/C2H-Prefetch-Engine
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/C2H-Prefetch-Engine
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/C2H-Prefetch-Engine

   See the latest version of PG302, PG344, PG347 for updates


.. _h2c_internal_mode_flow:

H2C Internal Mode Flow
----------------------
.. image:: table_images/050_h2c_internal_mode_flow.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/Internal-and-Bypass-Modes
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/Internal-and-Bypass-Modes
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/Internal-and-Bypass-Modes

   See the latest version of PG302, PG344, PG347 for updates


.. _h2c_bypass_mode_flow:

H2C Bypass Mode Flow
--------------------
.. image:: table_images/051_h2c_bypass_mode_flow.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/Internal-and-Bypass-Modes
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/Internal-and-Bypass-Modes
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/Internal-and-Bypass-Modes

   See the latest version of PG302, PG344, PG347 for updates
   
   
.. _handling_exception_events:

Handling Exception Events
-------------------------
.. image:: table_images/052_handling_exception_events.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/Handling-Exception-Events
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/Handling-Exception-Events
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/Handling-Exception-Events

   See the latest version of PG302, PG344, PG347 for updates


.. _h2c_and_c2h_queue:

H2C and C2H Queue
-----------------
.. image:: table_images/053_h2c_and_c2h_queue.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/H2C-and-C2H-Queues
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/H2C-and-C2H-Queues
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/H2C-and-C2H-Queues

   See the latest version of PG302, PG344, PG347 for updates

.. _completion_queue_flow:

Completion Queue Flow
---------------------
.. image:: table_images/054_completion_queue_flow.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/Completion-Queue
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/Completion-Queue
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/Completion-Queue

   See the latest version of PG302, PG344, PG347 for updates


.. _c2h_simple_bypass_mode_flow:

C2H Simple Bypass Mode Flow
---------------------------
.. image:: table_images/055_c2h_simple_bypass_mode_flow.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/C2H-Stream-Modes
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/C2H-Stream-Modes
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/C2H-Stream-Modes

   See the latest version of PG302, PG344, PG347 for updates


.. _c2h_cache_bypass_mode_flow:

C2H Cache Bypass Mode Flow
--------------------------
.. image:: table_images/056_c2h_cache_bypass_mode_flow.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/C2H-Stream-Modes
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/C2H-Stream-Modes
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/C2H-Stream-Modes

   See the latest version of PG302, PG344, PG347 for updates



.. _axi_memory_mapped_writeback_status_structure_for_h2c_and_c2h:

AXI Memory Mapped Writeback Status Structure for H2C and C2H
------------------------------------------------------------
.. image:: table_images/057_axi_memory_mapped_writeback_status_structure_for_h2c_and_c2h.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/AXI-Memory-Mapped-Writeback-Status-Structure-for-H2C-and-C2H
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/AXI-Memory-Mapped-Writeback-Status-Structure-for-H2C-and-C2H
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/AXI-Memory-Mapped-Writeback-Status-Structure-for-H2C-and-C2H

   See the latest version of PG302, PG344, PG347 for updates

.. _axi4-stream_h2c_writeback_status_descriptor_structure:

AXI4-Stream H2C Writeback Status Descriptor Structure
---------------------------------------
.. image:: table_images/058_axi4-stream_h2c_writeback_status_descriptor_structure.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/H2C-Stream-Status-Descriptor-Writeback
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/H2C-Stream-Status-Descriptor-Writeback
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/H2C-Stream-Status-Descriptor-Writeback

   See the latest version of PG302, PG344, PG347 for updates



.. _axi4-stream_completion_status_structure:

AXI4-Stream Completion Status Structure
-----------------------------------------------------
.. image:: table_images/059_axi4-stream_completion_status_structure.png
   :align: center

.. note::
   * The table above is sourced from PG302. Refer to the links below for the latest relevant IP table.
    * PG302: https://docs.amd.com/r/en-US/pg302-qdma/Completion-Status-Structure
    * PG344: https://docs.amd.com/r/en-US/pg344-pcie-dma-versal/Completion-Status-Structure
    * PG347: https://docs.amd.com/r/en-US/pg347-cpm-dma-bridge/Completion-Status-Structure

   See the latest version of PG302, PG344, PG347 for updates



