OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement        270.4 u
average displacement        0.3 u
max displacement            3.5 u
original HPWL            1902.7 u
legalized HPWL           2161.1 u
delta HPWL                   14 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 966 cells, 44 terminals, 756 edges and 2626 pins.
[INFO DPO-0109] Network stats: inst 1010, edges 756, pins 2626
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 282 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 728 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2052, 2160) - (27972, 27810)
[INFO DPO-0310] Assigned 728 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 2.151986e+06.
[INFO DPO-0302] End of matching; objective is 2.144467e+06, improvement is 0.35 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 2.111262e+06.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 2.106750e+06.
[INFO DPO-0307] End of global swaps; objective is 2.106750e+06, improvement is 1.76 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 2.089976e+06.
[INFO DPO-0309] End of vertical swaps; objective is 2.089976e+06, improvement is 0.80 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 2.077683e+06.
[INFO DPO-0305] End of reordering; objective is 2.077683e+06, improvement is 0.59 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 14560 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 14560, swaps 2067, moves  3769 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 2.077683e+06, Scratch cost 2.049412e+06, Incremental cost 2.049412e+06, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 2.049412e+06.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.36 percent.
[INFO DPO-0332] End of pass, Generator displacement called 14560 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 29120, swaps 4060, moves  7504 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 2.049412e+06, Scratch cost 2.040001e+06, Incremental cost 2.040001e+06, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 2.040001e+06.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.46 percent.
[INFO DPO-0328] End of random improver; improvement is 1.813655 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 356 cell orientations for row compatibility.
[INFO DPO-0383] Performed 98 cell flips.
[INFO DPO-0384] End of flipping; objective is 2.033264e+06, improvement is 0.33 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL             2161.1 u
Final HPWL                2028.1 u
Delta HPWL                  -6.2 %

[INFO DPL-0020] Mirrored 21 instances
[INFO DPL-0021] HPWL before            2028.1 u
[INFO DPL-0022] HPWL after             2026.8 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 557.38

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _0853_ (positive level-sensitive latch)
Endpoint: rdata_a_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                 36.96    0.00    0.00 ^ _0853_/CLK (DHLx1_ASAP7_75t_R)
                 10.85   44.05   44.05 ^ _0853_/Q (DHLx1_ASAP7_75t_R)
     1    0.58                           mem[11][11] (net)
                 10.85    0.00   44.05 ^ _0642_/C2 (AO222x2_ASAP7_75t_R)
                  9.61   22.13   66.18 ^ _0642_/Y (AO222x2_ASAP7_75t_R)
     1    0.79                           _0294_ (net)
                  9.61    0.03   66.21 ^ _0650_/B (OR3x1_ASAP7_75t_R)
                 10.65   15.92   82.13 ^ _0650_/Y (OR3x1_ASAP7_75t_R)
     1    0.84                           net31 (net)
                 10.65    0.04   82.17 ^ output31/A (BUFx2_ASAP7_75t_R)
                  7.04   17.20   99.37 ^ output31/Y (BUFx2_ASAP7_75t_R)
     1    0.59                           rdata_a_o[11] (net)
                  7.04    0.03   99.40 ^ rdata_a_o[11] (out)
                                 99.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                -99.40   data arrival time
-----------------------------------------------------------------------------
                                199.40   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
     1    2.63                           raddr_a_i[1] (net)
                  0.29    0.09  100.09 ^ input3/A (BUFx24_ASAP7_75t_R)
                 35.97   24.82  124.91 ^ input3/Y (BUFx24_ASAP7_75t_R)
    50   49.69                           net3 (net)
                 52.73   12.91  137.82 ^ _0396_/A (CKINVDCx20_ASAP7_75t_R)
                 29.39   18.99  156.81 v _0396_/Y (CKINVDCx20_ASAP7_75t_R)
    37   30.64                           _0059_ (net)
                 35.50    6.91  163.72 v _0433_/C (AND3x4_ASAP7_75t_R)
                 21.93   43.97  207.70 v _0433_/Y (AND3x4_ASAP7_75t_R)
    11    8.10                           _0096_ (net)
                 21.94    0.15  207.85 v _0551_/B (AND2x2_ASAP7_75t_R)
                 16.07   28.42  236.27 v _0551_/Y (AND2x2_ASAP7_75t_R)
     5    3.08                           _0209_ (net)
                 16.07    0.01  236.28 v _0552_/B1 (AO32x1_ASAP7_75t_R)
                 13.06   32.26  268.53 v _0552_/Y (AO32x1_ASAP7_75t_R)
     1    0.92                           _0210_ (net)
                 13.06    0.05  268.58 v _0553_/D (OR4x2_ASAP7_75t_R)
                 22.03   50.93  319.51 v _0553_/Y (OR4x2_ASAP7_75t_R)
     1    2.68                           net40 (net)
                 22.09    0.65  320.16 v output40/A (BUFx2_ASAP7_75t_R)
                  6.61   22.44  342.60 v output40/Y (BUFx2_ASAP7_75t_R)
     1    0.45                           rdata_a_o[5] (net)
                  6.61    0.02  342.62 v rdata_a_o[5] (out)
                                342.62   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -342.62   data arrival time
-----------------------------------------------------------------------------
                                557.38   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[1] (input port clocked by clk)
Endpoint: rdata_a_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_a_i[1] (in)
     1    2.63                           raddr_a_i[1] (net)
                  0.29    0.09  100.09 ^ input3/A (BUFx24_ASAP7_75t_R)
                 35.97   24.82  124.91 ^ input3/Y (BUFx24_ASAP7_75t_R)
    50   49.69                           net3 (net)
                 52.73   12.91  137.82 ^ _0396_/A (CKINVDCx20_ASAP7_75t_R)
                 29.39   18.99  156.81 v _0396_/Y (CKINVDCx20_ASAP7_75t_R)
    37   30.64                           _0059_ (net)
                 35.50    6.91  163.72 v _0433_/C (AND3x4_ASAP7_75t_R)
                 21.93   43.97  207.70 v _0433_/Y (AND3x4_ASAP7_75t_R)
    11    8.10                           _0096_ (net)
                 21.94    0.15  207.85 v _0551_/B (AND2x2_ASAP7_75t_R)
                 16.07   28.42  236.27 v _0551_/Y (AND2x2_ASAP7_75t_R)
     5    3.08                           _0209_ (net)
                 16.07    0.01  236.28 v _0552_/B1 (AO32x1_ASAP7_75t_R)
                 13.06   32.26  268.53 v _0552_/Y (AO32x1_ASAP7_75t_R)
     1    0.92                           _0210_ (net)
                 13.06    0.05  268.58 v _0553_/D (OR4x2_ASAP7_75t_R)
                 22.03   50.93  319.51 v _0553_/Y (OR4x2_ASAP7_75t_R)
     1    2.68                           net40 (net)
                 22.09    0.65  320.16 v output40/A (BUFx2_ASAP7_75t_R)
                  6.61   22.44  342.60 v output40/Y (BUFx2_ASAP7_75t_R)
     1    0.45                           rdata_a_o[5] (net)
                  6.61    0.02  342.62 v rdata_a_o[5] (out)
                                342.62   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -342.62   data arrival time
-----------------------------------------------------------------------------
                                557.38   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
256.25262451171875

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8008

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
41.31639862060547

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8966

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
342.6160

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
557.3839

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
162.684726

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.19e-05   7.03e-06   4.19e-08   3.90e-05  41.6%
Combinational          2.78e-05   2.69e-05   7.34e-08   5.48e-05  58.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.97e-05   3.40e-05   1.15e-07   9.38e-05 100.0%
                          63.7%      36.2%       0.1%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 126 u^2 19% utilization.
Core area = 664848000

Elapsed time: 0:02.70[h:]min:sec. CPU time: user 2.59 sys 0.10 (99%). Peak memory: 186868KB.
