
---------- Begin Simulation Statistics ----------
final_tick                                 1297563500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110249                       # Simulator instruction rate (inst/s)
host_mem_usage                                 890636                       # Number of bytes of host memory used
host_op_rate                                   127263                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.70                       # Real time elapsed on the host
host_tick_rate                               50493689                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2833100                       # Number of instructions simulated
sim_ops                                       3270344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001298                       # Number of seconds simulated
sim_ticks                                  1297563500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.443641                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  302600                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               307384                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7332                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            538356                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1234                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2109                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              875                       # Number of indirect misses.
system.cpu.branchPred.lookups                  666014                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   37859                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    991749                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   985659                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5911                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     559313                       # Number of branches committed
system.cpu.commit.bw_lim_events                190309                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             388                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          286781                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2845009                       # Number of instructions committed
system.cpu.commit.committedOps                3282253                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2459858                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.334326                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.444668                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1597949     64.96%     64.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       270466     11.00%     75.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       124669      5.07%     81.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       104871      4.26%     85.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        53328      2.17%     87.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        22589      0.92%     88.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        70632      2.87%     91.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        25045      1.02%     92.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       190309      7.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2459858                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                29833                       # Number of function calls committed.
system.cpu.commit.int_insts                   2980509                       # Number of committed integer instructions.
system.cpu.commit.loads                        448105                       # Number of loads committed
system.cpu.commit.membars                         278                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           38      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2375636     72.38%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           17827      0.54%     72.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              512      0.02%     72.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            625      0.02%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp            137      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1604      0.05%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           946      0.03%     73.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc         1506      0.05%     73.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            628      0.02%     73.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          1211      0.04%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              98      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             162      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             152      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            754      0.02%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          448105     13.65%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         432312     13.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3282253                       # Class of committed instruction
system.cpu.commit.refs                         880417                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     29063                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2833100                       # Number of Instructions Simulated
system.cpu.committedOps                       3270344                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.916003                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.916003                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1537837                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1493                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               293069                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                3656860                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   346519                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    554724                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   8878                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4531                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 52732                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      666014                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    448004                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2012067                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4080                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3309903                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           120                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   20638                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.256640                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             478164                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             341693                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.275430                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2500690                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.535626                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.760051                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1781839     71.25%     71.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    64282      2.57%     73.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    76080      3.04%     76.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    45442      1.82%     78.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    93371      3.73%     82.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    82648      3.31%     85.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    46656      1.87%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    62279      2.49%     90.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   248093      9.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2500690                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         1847                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         1847                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage           426                       # number of prefetches that crossed the page
system.cpu.idleCycles                           94438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6493                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   609420                       # Number of branches executed
system.cpu.iew.exec_nop                         12290                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.357096                       # Inst execution rate
system.cpu.iew.exec_refs                       965866                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     466608                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   42703                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                508107                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                547                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6637                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               473679                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3581718                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                499258                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             13647                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3521838                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    124                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8052                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8878                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  8327                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           792                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            15807                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1015                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        60002                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        41367                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3714                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2779                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3291596                       # num instructions consuming a value
system.cpu.iew.wb_count                       3505185                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.610343                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2009004                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.350679                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3517446                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3989937                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2559526                       # number of integer regfile writes
system.cpu.ipc                               1.091700                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.091700                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                62      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2534563     71.69%     71.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19057      0.54%     72.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   608      0.02%     72.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 639      0.02%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                 138      0.00%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1991      0.06%     72.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               1046      0.03%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc            1524      0.04%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 810      0.02%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               1613      0.05%     72.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  114      0.00%     72.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  186      0.01%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  168      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 852      0.02%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               503027     14.23%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              469087     13.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3535485                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       53655                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015176                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   26862     50.06%     50.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    680      1.27%     51.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      39      0.07%     51.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     51.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     51.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     51.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  115      0.21%     51.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               159      0.30%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   62      0.12%     52.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     52.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     52.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     52.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     52.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     12      0.02%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     52.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4269      7.96%     60.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21455     39.99%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3554539                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9559755                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3474075                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3829591                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3568881                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3535485                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 547                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          299083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1339                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            159                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       131693                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2500690                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.413804                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.121952                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1475727     59.01%     59.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              196566      7.86%     66.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              192177      7.68%     74.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              195603      7.82%     82.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              167651      6.70%     89.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               81607      3.26%     92.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               94670      3.79%     96.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               52415      2.10%     98.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               44274      1.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2500690                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.362355                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  34539                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              66899                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        31110                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             38957                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              5204                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4898                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               508107                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              473679                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2447972                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6559                       # number of misc regfile writes
system.cpu.numCycles                          2595128                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   55834                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3318812                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8410                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   364287                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3360                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   582                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5403743                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3611772                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3650440                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    588812                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 109427                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   8878                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                145161                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   331628                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          4082467                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        1337718                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              24543                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    217819                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            546                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            35675                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      5800402                       # The number of ROB reads
system.cpu.rob.rob_writes                     7178940                       # The number of ROB writes
system.cpu.timesIdled                             936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    31894                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   10179                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   109                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27380                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        26239                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        54401                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1868                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8334                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8334                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1868                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17178                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        37582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       652928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  652928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27380                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27380    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27380                       # Request fanout histogram
system.membus.reqLayer0.occupancy            29983500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           54180000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1297563500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2457                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25302                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          504                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8493                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1403                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1055                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        17211                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        17211                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        79253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 82562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       121984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2230400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2352384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28162                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000036                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005959                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  28161    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28162                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           53025452                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22927999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2103499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1297563500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   72                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  601                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher           75                       # number of demand (read+write) hits
system.l2.demand_hits::total                      748                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  72                       # number of overall hits
system.l2.overall_hits::.cpu.data                 601                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher           75                       # number of overall hits
system.l2.overall_hits::total                     748                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1256                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8947                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10203                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1256                       # number of overall misses
system.l2.overall_misses::.cpu.data              8947                       # number of overall misses
system.l2.overall_misses::total                 10203                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     99248000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    700112000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        799360000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     99248000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    700112000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       799360000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1328                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9548                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher           75                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10951                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1328                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9548                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher           75                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10951                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.945783                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.937055                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.931696                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.945783                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.937055                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.931696                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79019.108280                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78251.033866                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78345.584632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79019.108280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78251.033866                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78345.584632                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10203                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10203                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     86697002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    610641002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    697338004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     86697002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    610641002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    697338004                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.945783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.937055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.931696                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.945783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.937055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.931696                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69026.275478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68250.922320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68346.369107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69026.275478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68250.922320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68346.369107                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25302                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25302                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25302                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25302                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          504                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              504                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          504                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          504                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               159                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   159                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            8334                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8334                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    650829000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     650829000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.981279                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981279                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78093.232541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78093.232541                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         8334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8334                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    567488002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    567488002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.981279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68093.112791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68093.112791                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher           75                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     99248000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     99248000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher           75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.945783                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.895225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79019.108280                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79019.108280                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     86697002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86697002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.945783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.895225                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69026.275478                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69026.275478                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           442                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               442                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          613                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             613                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     49283000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     49283000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1055                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1055                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.581043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.581043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80396.411093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80396.411093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          613                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          613                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     43153000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     43153000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.581043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.581043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70396.411093                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70396.411093                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            33                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                33                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        17178                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           17178                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        17211                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         17211                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.998083                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.998083                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        17178                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        17178                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    420055000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    420055000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.998083                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.998083                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 24453.079520                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 24453.079520                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1297563500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12331.255376                       # Cycle average of tags in use
system.l2.tags.total_refs                       37221                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27402                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.358332                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7129.919338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       961.370297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4239.965740                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.054397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.032348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.094080                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         27369                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        21229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5199                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.208809                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    462602                       # Number of tag accesses
system.l2.tags.data_accesses                   462602                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1297563500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          80320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         572608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             652928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        80320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80320                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10202                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          61900631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         441294781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             503195412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     61900631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         61900631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         61900631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        441294781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            503195412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000617750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20617                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10202                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10202                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     86916500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   51010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               278204000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8519.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27269.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8037                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10202                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    301.667595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.981122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.211309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          249     11.56%     11.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1218     56.55%     68.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          219     10.17%     78.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           54      2.51%     80.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           31      1.44%     82.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           31      1.44%     83.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      1.21%     84.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.84%     85.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          308     14.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2154                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 652928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  652928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       503.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    503.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1297486500                       # Total gap between requests
system.mem_ctrls.avgGap                     127179.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        80320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       572608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 61900631.452718883753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 441294780.563725769520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     35077500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    243126500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27950.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27174.08                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7332780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3878490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            34079220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102030240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        396140310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        164672640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          708133680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.741060                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    423431500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     43160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    830972000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8125320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4295940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            38763060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102030240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        386500470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        172790400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          712505430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.110259                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    444518500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     43160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    809885000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1297563500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       446316                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           446316                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       446316                       # number of overall hits
system.cpu.icache.overall_hits::total          446316                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1688                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1688                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1688                       # number of overall misses
system.cpu.icache.overall_misses::total          1688                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    124101500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124101500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    124101500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124101500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       448004                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       448004                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       448004                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       448004                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003768                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003768                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003768                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003768                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73519.845972                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73519.845972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73519.845972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73519.845972                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                10                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          504                       # number of writebacks
system.cpu.icache.writebacks::total               504                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          360                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          360                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          360                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          360                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1328                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1328                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1328                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher           75                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1403                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    102216500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    102216500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    102216500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      1031883                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103248383                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002964                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002964                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002964                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003132                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76970.256024                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76970.256024                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76970.256024                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 13758.440000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73591.149679                       # average overall mshr miss latency
system.cpu.icache.replacements                    504                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       446316                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          446316                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1688                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1688                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    124101500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124101500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       448004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       448004                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003768                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003768                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73519.845972                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73519.845972                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          360                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          360                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1328                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    102216500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    102216500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76970.256024                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76970.256024                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher           75                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total           75                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      1031883                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      1031883                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 13758.440000                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 13758.440000                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1297563500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1297563500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           781.189845                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              447718                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1402                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            319.342368                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   764.126567                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    17.063278                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.746217                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.016663                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.762881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           55                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          843                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          554                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.053711                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.823242                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            897410                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           897410                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1297563500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1297563500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1297563500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1297563500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1297563500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       864504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           864504                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       864556                       # number of overall hits
system.cpu.dcache.overall_hits::total          864556                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        52803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52803                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        52808                       # number of overall misses
system.cpu.dcache.overall_misses::total         52808                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3028481719                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3028481719                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3028481719                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3028481719                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       917307                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       917307                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       917364                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       917364                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057563                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057563                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057565                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057565                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57354.349545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57354.349545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57348.919084                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57348.919084                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8906                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               528                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.867424                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25302                       # number of writebacks
system.cpu.dcache.writebacks::total             25302                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        26049                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26049                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        26049                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26049                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26754                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26754                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26756                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26756                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1418836726                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1418836726                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1419021726                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1419021726                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029166                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029166                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029166                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029166                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53032.695148                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53032.695148                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53035.645313                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53035.645313                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25735                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       479850                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          479850                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    168736500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    168736500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       482782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       482782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57549.965894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57549.965894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1881                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1881                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55520000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55520000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002177                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002177                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52825.880114                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52825.880114                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       384366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         384366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        33241                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        33241                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2162979988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2162979988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.079599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.079599                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65069.642550                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65069.642550                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        24168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        24168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    683181495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    683181495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021726                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75298.302105                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75298.302105                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.087719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.087719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          288                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          288                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        16630                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        16630                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    696765231                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    696765231                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.982977                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.982977                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 41898.089657                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 41898.089657                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        16630                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        16630                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    680135231                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    680135231                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.982977                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.982977                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 40898.089657                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 40898.089657                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       214500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       214500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42900                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42900                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       124500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       124500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.009934                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.009934                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        41500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        41500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1297563500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           972.775996                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              891890                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26759                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.330468                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   972.775996                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.949977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.949977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          602                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          340                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1862647                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1862647                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1297563500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1297563500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
