<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p145" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_145{left:96px;bottom:1124px;letter-spacing:0.19px;}
#t2_145{left:654px;bottom:1124px;letter-spacing:0.15px;word-spacing:-0.04px;}
#t3_145{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t4_145{left:263px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_145{left:138px;bottom:1069px;letter-spacing:0.12px;word-spacing:2.41px;}
#t6_145{left:138px;bottom:1051px;letter-spacing:0.12px;word-spacing:2.08px;}
#t7_145{left:138px;bottom:1033px;letter-spacing:0.11px;word-spacing:0.51px;}
#t8_145{left:138px;bottom:1014px;letter-spacing:0.1px;}
#t9_145{left:138px;bottom:988px;letter-spacing:0.11px;word-spacing:1.65px;}
#ta_145{left:138px;bottom:970px;letter-spacing:0.11px;}
#tb_145{left:138px;bottom:944px;letter-spacing:0.11px;word-spacing:0.08px;}
#tc_145{left:138px;bottom:926px;letter-spacing:0.1px;word-spacing:0.09px;}
#td_145{left:137px;bottom:907px;letter-spacing:0.11px;word-spacing:0.24px;}
#te_145{left:137px;bottom:889px;letter-spacing:0.08px;word-spacing:0.69px;}
#tf_145{left:137px;bottom:871px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tg_145{left:137px;bottom:845px;letter-spacing:0.11px;word-spacing:-0.01px;}
#th_145{left:137px;bottom:826px;letter-spacing:0.11px;word-spacing:0.51px;}
#ti_145{left:137px;bottom:808px;letter-spacing:0.08px;word-spacing:0.06px;}
#tj_145{left:137px;bottom:782px;letter-spacing:0.11px;word-spacing:0.77px;}
#tk_145{left:137px;bottom:764px;letter-spacing:0.08px;word-spacing:0.04px;}
#tl_145{left:137px;bottom:738px;letter-spacing:0.12px;word-spacing:0.88px;}
#tm_145{left:137px;bottom:719px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tn_145{left:137px;bottom:693px;letter-spacing:0.1px;word-spacing:0.01px;}
#to_145{left:137px;bottom:453px;letter-spacing:0.1px;word-spacing:0.55px;}
#tp_145{left:137px;bottom:435px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tq_145{left:137px;bottom:409px;letter-spacing:0.12px;word-spacing:0.26px;}
#tr_145{left:138px;bottom:391px;letter-spacing:0.11px;word-spacing:-0.02px;}
#ts_145{left:138px;bottom:373px;letter-spacing:0.1px;word-spacing:0.93px;}
#tt_145{left:137px;bottom:354px;letter-spacing:0.09px;word-spacing:0.83px;}
#tu_145{left:137px;bottom:336px;letter-spacing:0.11px;word-spacing:-0.19px;}
#tv_145{left:137px;bottom:317px;letter-spacing:0.1px;word-spacing:1.18px;}
#tw_145{left:137px;bottom:299px;letter-spacing:0.12px;word-spacing:0.4px;}
#tx_145{left:137px;bottom:281px;letter-spacing:0.12px;word-spacing:2.46px;}
#ty_145{left:137px;bottom:262px;letter-spacing:0.11px;word-spacing:-0.36px;}
#tz_145{left:137px;bottom:244px;letter-spacing:0.1px;word-spacing:1.02px;}
#t10_145{left:137px;bottom:226px;letter-spacing:0.11px;word-spacing:-0.55px;}
#t11_145{left:137px;bottom:200px;letter-spacing:0.1px;word-spacing:0.46px;}
#t12_145{left:137px;bottom:181px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t13_145{left:137px;bottom:155px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t14_145{left:138px;bottom:137px;letter-spacing:0.1px;word-spacing:0.97px;}
#t15_145{left:244px;bottom:658px;letter-spacing:-0.14px;word-spacing:0.12px;}
#t16_145{left:171px;bottom:629px;letter-spacing:-0.16px;}
#t17_145{left:282px;bottom:629px;letter-spacing:-0.18px;}
#t18_145{left:559px;bottom:629px;letter-spacing:-0.15px;}
#t19_145{left:175px;bottom:602px;letter-spacing:-0.13px;}
#t1a_145{left:299px;bottom:602px;}
#t1b_145{left:367px;bottom:602px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1c_145{left:175px;bottom:577px;letter-spacing:-0.13px;}
#t1d_145{left:296px;bottom:577px;}
#t1e_145{left:367px;bottom:577px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_145{left:175px;bottom:553px;letter-spacing:-0.12px;}
#t1g_145{left:297px;bottom:553px;}
#t1h_145{left:367px;bottom:553px;letter-spacing:-0.24px;}
#t1i_145{left:175px;bottom:512px;letter-spacing:-0.31px;}
#t1j_145{left:297px;bottom:512px;}
#t1k_145{left:367px;bottom:512px;letter-spacing:-0.13px;}

.s1_145{font-size:15px;font-family:Arial-Bold_od1;color:#000;}
.s2_145{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_145{font-size:15px;font-family:TimesNewRomanPSMT_wq;color:#000;}
.s4_145{font-size:17px;font-family:Arial-Bold_od1;color:#000;}
.s5_145{font-size:14px;font-family:Arial-Bold_od1;color:#000;}
.s6_145{font-size:14px;font-family:TimesNewRomanPSMT_wq;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts145" type="text/css" >

@font-face {
	font-family: Arial-Bold_od1;
	src: url("fonts/Arial-Bold_od1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_wq;
	src: url("fonts/TimesNewRomanPSMT_wq.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg145Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg145" style="-webkit-user-select: none;"><object width="935" height="1210" data="145/145.svg" type="image/svg+xml" id="pdf145" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_145" class="t s1_145">CACHE </span><span id="t2_145" class="t s1_145">Perform Cache Operation </span>
<span id="t3_145" class="t s2_145">145 </span><span id="t4_145" class="t s2_145">MIPS® Architecture for Programmers Volume II-B: microMIPS32™ Instruction Set, Revision 6.05 </span>
<span id="t5_145" class="t s3_145">operations (where the address is used to index the cache but need not match the cache tag), software must use </span>
<span id="t6_145" class="t s3_145">unmapped addresses to avoid TLB exceptions. This instruction never causes TLB Modified exceptions nor TLB </span>
<span id="t7_145" class="t s3_145">Refill exceptions with a cause code of TLBS. This instruction never causes Execute-Inhibit nor Read-Inhibit excep- </span>
<span id="t8_145" class="t s3_145">tions. </span>
<span id="t9_145" class="t s3_145">The effective address may be an arbitrarily-aligned by address. The CACHE instruction never causes an Address </span>
<span id="ta_145" class="t s3_145">Error Exception due to an non-aligned address. </span>
<span id="tb_145" class="t s3_145">As a result, a Cache Error exception may occur because of some operations performed by this instruction. For exam- </span>
<span id="tc_145" class="t s3_145">ple, if a Writeback operation detects a cache or bus error during the processing of the operation, that error is reported </span>
<span id="td_145" class="t s3_145">via a Cache Error exception. Also, a Bus Error Exception may occur if a bus operation invoked by this instruction is </span>
<span id="te_145" class="t s3_145">terminated in an error. However, cache error exceptions must not be triggered by an Index Load Tag or Index Store </span>
<span id="tf_145" class="t s3_145">tag operation, as these operations are used for initialization and diagnostic purposes. </span>
<span id="tg_145" class="t s3_145">An Address Error Exception (with cause code equal AdEL) may occur if the effective address references a portion of </span>
<span id="th_145" class="t s3_145">the kernel address space which would normally result in such an exception. It is implementation dependent whether </span>
<span id="ti_145" class="t s3_145">such an exception does occur. </span>
<span id="tj_145" class="t s3_145">It is implementation dependent whether a data watch is triggered by a cache instruction whose address matches the </span>
<span id="tk_145" class="t s3_145">Watch register address match conditions. </span>
<span id="tl_145" class="t s3_145">The CACHE instruction and the memory transactions which are sourced by the CACHE instruction, such as cache </span>
<span id="tm_145" class="t s3_145">refill or cache writeback, obey the ordering and completion rules of the SYNC instruction. </span>
<span id="tn_145" class="t s3_145">Bits [22:21] of the instruction specify the cache on which to perform the operation, as follows: </span>
<span id="to_145" class="t s3_145">Bits [25:23] of the instruction specify the operation to perform. To provide software with a consistent base of cache </span>
<span id="tp_145" class="t s3_145">operations, certain encodings must be supported on all processors. The remaining encodings are recommended </span>
<span id="tq_145" class="t s3_145">When implementing multiple level of caches and where the hardware maintains the smaller cache as a proper subset </span>
<span id="tr_145" class="t s3_145">of a larger cache (every address which is resident in the smaller cache is also resident in the larger cache; also known </span>
<span id="ts_145" class="t s3_145">as the inclusion property). It is recommended that the CACHE instructions which operate on the larger, outer-level </span>
<span id="tt_145" class="t s3_145">cache; must first operate on the smaller, inner-level cache. For example, a Hit_Writeback _Invalidate operation tar- </span>
<span id="tu_145" class="t s3_145">geting the Secondary cache, must first operate on the primary data cache first. If the CACHE instruction implementa- </span>
<span id="tv_145" class="t s3_145">tion does not follow this policy then any software which flushes the caches must mimic this behavior. That is, the </span>
<span id="tw_145" class="t s3_145">software sequences must first operate on the inner cache then operate on the outer cache. The software must place a </span>
<span id="tx_145" class="t s3_145">SYNC instruction after the CACHE instruction whenever there are possible writebacks from the inner cache to </span>
<span id="ty_145" class="t s3_145">ensure that the writeback data is resident in the outer cache before operating on the outer cache. If neither the CACHE </span>
<span id="tz_145" class="t s3_145">instruction implementation nor the software cache flush sequence follow this policy, then the inclusion property of </span>
<span id="t10_145" class="t s3_145">the caches can be broken, which might be a condition that the cache management hardware cannot properly deal with. </span>
<span id="t11_145" class="t s3_145">When implementing multiple level of caches without the inclusion property, the use of a SYNC instruction after the </span>
<span id="t12_145" class="t s3_145">CACHE instruction is still needed whenever writeback data has to be resident in the next level of memory hierarchy. </span>
<span id="t13_145" class="t s3_145">For multiprocessor implementations that maintain coherent caches, some of the Hit type of CACHE instruction oper- </span>
<span id="t14_145" class="t s3_145">ations may optionally affect all coherent caches within the implementation. If the effective address uses a coherent </span>
<span id="t15_145" class="t s4_145">Table 5.18 Encoding of Bits[17:16] of CACHE Instruction </span>
<span id="t16_145" class="t s5_145">Code </span><span id="t17_145" class="t s5_145">Name </span><span id="t18_145" class="t s5_145">Cache </span>
<span id="t19_145" class="t s6_145">0b00 </span><span id="t1a_145" class="t s6_145">I </span><span id="t1b_145" class="t s6_145">Primary Instruction </span>
<span id="t1c_145" class="t s6_145">0b01 </span><span id="t1d_145" class="t s6_145">D </span><span id="t1e_145" class="t s6_145">Primary Data or Unified Primary </span>
<span id="t1f_145" class="t s6_145">0b10 </span><span id="t1g_145" class="t s6_145">T </span><span id="t1h_145" class="t s6_145">Tertiary </span>
<span id="t1i_145" class="t s6_145">0b11 </span><span id="t1j_145" class="t s6_145">S </span><span id="t1k_145" class="t s6_145">Secondary </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
