// Seed: 155299118
module module_0 (
    output wire id_0,
    output wire id_1,
    input wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input wire id_6,
    output tri id_7,
    input tri0 id_8
);
  wire id_10, id_11;
  tri  id_12;
  wire id_13;
  assign module_1.type_0 = 0;
  assign id_3 = id_12;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    output tri1 id_2,
    input wire id_3,
    input tri id_4,
    input supply0 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wand id_9,
    input uwire id_10,
    input supply1 id_11,
    input supply1 id_12,
    input wor id_13,
    input tri0 id_14
);
  if (id_4) wor id_16 = id_3;
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_0,
      id_1,
      id_5,
      id_8,
      id_9,
      id_8
  );
endmodule
