\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\@writefile{toc}{\contentsline {section}{摘要}{i}{Doc-Start}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{Abstract}{i}{Doc-Start}\protected@file@percent }
\citation{Beyne2024Chiplet}
\citation{PiacentiniFilho2024Chiplet}
\@writefile{toc}{\contentsline {section}{\numberline {1}绪论/Introduction}{1}{section.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {1.1}Chiplet基本介绍}{1}{subsection.1.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces 单片集成电路片上系统与Chiplet架构系统示意图 \cite  {Beyne2024Chiplet}}}{1}{figure.1}\protected@file@percent }
\newlabel{fig:example}{{1}{1}{单片集成电路片上系统与Chiplet架构系统示意图 \cite {Beyne2024Chiplet}}{figure.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2}采用小芯片Chiplet技术的优点}{1}{subsection.1.2}\protected@file@percent }
\citation{PiacentiniFilho2024Chiplet}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces 小芯片与单片芯片方法的性能和成本比较 \cite  {PiacentiniFilho2024Chiplet}}}{2}{figure.2}\protected@file@percent }
\newlabel{fig:example}{{2}{2}{小芯片与单片芯片方法的性能和成本比较 \cite {PiacentiniFilho2024Chiplet}}{figure.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3}Chiplet设计的挑战}{2}{subsection.1.3}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {2}Die分区(Chiplet划分)}{2}{section.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1}Die 在芯片制造流程中的位置}{2}{subsection.2.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces 简化的 Chiplet 标准封装视图 \cite  {PiacentiniFilho2024Chiplet}}}{3}{figure.3}\protected@file@percent }
\newlabel{fig:example}{{3}{3}{简化的 Chiplet 标准封装视图 \cite {PiacentiniFilho2024Chiplet}}{figure.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2}Die 的应用场景}{3}{subsection.2.2}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces Chiplet划分与Die分区对比}}{3}{table.1}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {3}Chiplet互联技术}{3}{section.3}\protected@file@percent }
\citation{Miki2019Development}
\citation{CnblBlog2025}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1}2D MCM封装互联}{4}{subsection.3.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2}2.3D封装互联}{4}{subsection.3.2}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces $ \ 2.3\text  {D}$ 封装概念图 $(\text  {a})$ 及采用 $2.3\text  {D}$ 封装的 $\text  {Cisco}$ 公司芯片 $(\text  {b})$ \cite  {Miki2019Development}}}{4}{figure.4}\protected@file@percent }
\newlabel{fig:example}{{4}{4}{$ \ 2.3\text {D}$ 封装概念图 $(\text {a})$ 及采用 $2.3\text {D}$ 封装的 $\text {Cisco}$ 公司芯片 $(\text {b})$ \cite {Miki2019Development}}{figure.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3}以华为昇腾为例的Chiplet互联方式}{4}{subsection.3.3}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces 基于 DaVinci AI 技术架构 \cite  {CnblBlog2025}}}{4}{figure.5}\protected@file@percent }
\newlabel{fig:example}{{5}{4}{基于 DaVinci AI 技术架构 \cite {CnblBlog2025}}{figure.5}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {6}{\ignorespaces  PCIe 总线接口传输总线用以实现数据互换 }}{5}{figure.6}\protected@file@percent }
\newlabel{fig:example}{{6}{5}{PCIe 总线接口传输总线用以实现数据互换}{figure.6}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4}昇腾 910的相关架构}{5}{subsection.3.4}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {7}{\ignorespaces 昇腾 910 处理器的相关架构 }}{5}{figure.7}\protected@file@percent }
\newlabel{fig:example}{{7}{5}{昇腾 910 处理器的相关架构}{figure.7}{}}
\citation{Sharma2020PCIe6}
\citation{Sharma2020PCIe6}
\citation{Sharma2020PCIe6}
\citation{Sharma2020PCIe6}
\citation{10848977}
\@writefile{toc}{\contentsline {section}{\numberline {4}内存存储策略}{6}{section.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.1}基于UCIe的M.link的内存存储层次结构}{6}{subsection.4.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {8}{\ignorespaces 基于UCIe™标准的M.Link框图 \cite  {10848977}}}{6}{figure.8}\protected@file@percent }
\newlabel{fig:example}{{8}{6}{基于UCIe™标准的M.Link框图 \cite {10848977}}{figure.8}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2}以M.Link为例的时钟方案}{6}{subsection.4.2}\protected@file@percent }
\citation{10848977}
\citation{Heyman2024FloorPlanning}
\citation{11074799}
\@writefile{lof}{\contentsline {figure}{\numberline {9}{\ignorespaces M.Link的参考时钟方案 \cite  {10848977}}}{7}{figure.9}\protected@file@percent }
\newlabel{fig:example}{{9}{7}{M.Link的参考时钟方案 \cite {10848977}}{figure.9}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5}功耗与散热管理}{7}{section.5}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {10}{\ignorespaces 布局规划与热管理的相互作用 \cite  {Heyman2024FloorPlanning}}}{7}{figure.10}\protected@file@percent }
\newlabel{fig:example}{{10}{7}{布局规划与热管理的相互作用 \cite {Heyman2024FloorPlanning}}{figure.10}{}}
\@writefile{toc}{\contentsline {section}{\numberline {6}总结与展望/ConclusIon And RecommendAtIons}{8}{section.6}\protected@file@percent }
\bibstyle{unsrt}
\bibdata{refs/references}
\bibcite{Beyne2024Chiplet}{1}
\bibcite{PiacentiniFilho2024Chiplet}{2}
\bibcite{Miki2019Development}{3}
\bibcite{CnblBlog2025}{4}
\bibcite{Sharma2020PCIe6}{5}
\bibcite{10848977}{6}
\bibcite{Heyman2024FloorPlanning}{7}
\bibcite{11074799}{8}
\@writefile{toc}{\contentsline {section}{参考文献}{9}{section.6}\protected@file@percent }
\gdef \@abspage@last{12}
