ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"sim4g_lte.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.rodata.sim7672_reset.str1.4,"aMS",%progbits,1
  18              		.align	2
  19              	.LC0:
  20 0000 53494D20 		.ascii	"SIM RESET\012\000"
  20      52455345 
  20      540A00
  21              		.section	.text.sim7672_reset,"ax",%progbits
  22              		.align	1
  23              		.global	sim7672_reset
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	sim7672_reset:
  29              	.LFB68:
  30              		.file 1 "Core/Src/sim4g_lte.c"
   1:Core/Src/sim4g_lte.c **** /**
   2:Core/Src/sim4g_lte.c ****  * @file sim4g_lte.c
   3:Core/Src/sim4g_lte.c ****  * @author hoanghuyhust (hoangnh191855@sis.hust.edu.vn)
   4:Core/Src/sim4g_lte.c ****  * @brief
   5:Core/Src/sim4g_lte.c ****  * @version 0.1
   6:Core/Src/sim4g_lte.c ****  * @date 2023-11-05
   7:Core/Src/sim4g_lte.c ****  *
   8:Core/Src/sim4g_lte.c ****  * @copyright Copyright (c) 2023
   9:Core/Src/sim4g_lte.c ****  *
  10:Core/Src/sim4g_lte.c ****  */
  11:Core/Src/sim4g_lte.c **** #include "sim4g_lte.h"
  12:Core/Src/sim4g_lte.c **** 
  13:Core/Src/sim4g_lte.c **** char simRxBuf[200] = {0};
  14:Core/Src/sim4g_lte.c **** char simRxData;
  15:Core/Src/sim4g_lte.c **** simRxCplt_t simRxCplt = SIM_NOT_RX_CPLT;
  16:Core/Src/sim4g_lte.c **** char simRxResponse[200] = {0};
  17:Core/Src/sim4g_lte.c **** volatile int simRxIndex = 0;
  18:Core/Src/sim4g_lte.c **** volatile bool iswaiting4response = true;
  19:Core/Src/sim4g_lte.c **** simInfo_t sim7672 = {"m-wap", "mms", "mms", 0, 0};
  20:Core/Src/sim4g_lte.c **** 
  21:Core/Src/sim4g_lte.c **** 
  22:Core/Src/sim4g_lte.c **** 
  23:Core/Src/sim4g_lte.c **** void sim7672_reset(void)
  24:Core/Src/sim4g_lte.c **** {
  31              		.loc 1 24 1 view -0
  32              		.cfi_startproc
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 2


  33              		@ args = 0, pretend = 0, frame = 0
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35 0000 10B5     		push	{r4, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 4, -8
  39              		.cfi_offset 14, -4
  25:Core/Src/sim4g_lte.c ****     HAL_GPIO_WritePin(SIM_RESET_GPIO_Port, SIM_RESET_Pin, GPIO_PIN_RESET);
  40              		.loc 1 25 5 view .LVU1
  41 0002 0F4C     		ldr	r4, .L3
  42 0004 0022     		movs	r2, #0
  43 0006 4FF40041 		mov	r1, #32768
  44 000a 2046     		mov	r0, r4
  45 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
  46              	.LVL0:
  26:Core/Src/sim4g_lte.c ****     HAL_Delay(50);
  47              		.loc 1 26 5 view .LVU2
  48 0010 3220     		movs	r0, #50
  49 0012 FFF7FEFF 		bl	HAL_Delay
  50              	.LVL1:
  27:Core/Src/sim4g_lte.c ****     HAL_GPIO_WritePin(SIM_RESET_GPIO_Port, SIM_RESET_Pin, GPIO_PIN_SET);
  51              		.loc 1 27 5 view .LVU3
  52 0016 0122     		movs	r2, #1
  53 0018 4FF40041 		mov	r1, #32768
  54 001c 2046     		mov	r0, r4
  55 001e FFF7FEFF 		bl	HAL_GPIO_WritePin
  56              	.LVL2:
  28:Core/Src/sim4g_lte.c ****     HAL_Delay(2500);
  57              		.loc 1 28 5 view .LVU4
  58 0022 40F6C410 		movw	r0, #2500
  59 0026 FFF7FEFF 		bl	HAL_Delay
  60              	.LVL3:
  29:Core/Src/sim4g_lte.c ****     HAL_GPIO_WritePin(SIM_RESET_GPIO_Port, SIM_RESET_Pin, GPIO_PIN_RESET);
  61              		.loc 1 29 5 view .LVU5
  62 002a 0022     		movs	r2, #0
  63 002c 4FF40041 		mov	r1, #32768
  64 0030 2046     		mov	r0, r4
  65 0032 FFF7FEFF 		bl	HAL_GPIO_WritePin
  66              	.LVL4:
  30:Core/Src/sim4g_lte.c ****     log_data("SIM RESET\n");
  67              		.loc 1 30 5 view .LVU6
  68 0036 0348     		ldr	r0, .L3+4
  69 0038 FFF7FEFF 		bl	log_data
  70              	.LVL5:
  31:Core/Src/sim4g_lte.c **** }
  71              		.loc 1 31 1 is_stmt 0 view .LVU7
  72 003c 10BD     		pop	{r4, pc}
  73              	.L4:
  74 003e 00BF     		.align	2
  75              	.L3:
  76 0040 00080140 		.word	1073809408
  77 0044 00000000 		.word	.LC0
  78              		.cfi_endproc
  79              	.LFE68:
  81              		.section	.text.sim7672_pwrOff,"ax",%progbits
  82              		.align	1
  83              		.global	sim7672_pwrOff
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 3


  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	sim7672_pwrOff:
  89              	.LFB69:
  32:Core/Src/sim4g_lte.c **** 
  33:Core/Src/sim4g_lte.c **** void sim7672_pwrOff(void)
  34:Core/Src/sim4g_lte.c **** {
  90              		.loc 1 34 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 0
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94 0000 08B5     		push	{r3, lr}
  95              	.LCFI1:
  96              		.cfi_def_cfa_offset 8
  97              		.cfi_offset 3, -8
  98              		.cfi_offset 14, -4
  35:Core/Src/sim4g_lte.c ****     HAL_GPIO_WritePin(SIM_CTRL_PWR_GPIO_Port, SIM_CTRL_PWR_Pin, GPIO_PIN_SET);
  99              		.loc 1 35 5 view .LVU9
 100 0002 0122     		movs	r2, #1
 101 0004 4FF40061 		mov	r1, #2048
 102 0008 0348     		ldr	r0, .L7
 103 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 104              	.LVL6:
  36:Core/Src/sim4g_lte.c ****     HAL_Delay(100);
 105              		.loc 1 36 5 view .LVU10
 106 000e 6420     		movs	r0, #100
 107 0010 FFF7FEFF 		bl	HAL_Delay
 108              	.LVL7:
  37:Core/Src/sim4g_lte.c **** }
 109              		.loc 1 37 1 is_stmt 0 view .LVU11
 110 0014 08BD     		pop	{r3, pc}
 111              	.L8:
 112 0016 00BF     		.align	2
 113              	.L7:
 114 0018 00080140 		.word	1073809408
 115              		.cfi_endproc
 116              	.LFE69:
 118              		.section	.text.sim7672_pwrOn,"ax",%progbits
 119              		.align	1
 120              		.global	sim7672_pwrOn
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 125              	sim7672_pwrOn:
 126              	.LFB70:
  38:Core/Src/sim4g_lte.c **** 
  39:Core/Src/sim4g_lte.c **** void sim7672_pwrOn(void)
  40:Core/Src/sim4g_lte.c **** {
 127              		.loc 1 40 1 is_stmt 1 view -0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 0
 130              		@ frame_needed = 0, uses_anonymous_args = 0
 131 0000 08B5     		push	{r3, lr}
 132              	.LCFI2:
 133              		.cfi_def_cfa_offset 8
 134              		.cfi_offset 3, -8
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 4


 135              		.cfi_offset 14, -4
  41:Core/Src/sim4g_lte.c ****     // EN power
  42:Core/Src/sim4g_lte.c ****     HAL_GPIO_WritePin(SIM_CTRL_PWR_GPIO_Port, SIM_CTRL_PWR_Pin, GPIO_PIN_RESET);
 136              		.loc 1 42 5 view .LVU13
 137 0002 0022     		movs	r2, #0
 138 0004 4FF40061 		mov	r1, #2048
 139 0008 0348     		ldr	r0, .L11
 140 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 141              	.LVL8:
  43:Core/Src/sim4g_lte.c ****     HAL_Delay(100);
 142              		.loc 1 43 5 view .LVU14
 143 000e 6420     		movs	r0, #100
 144 0010 FFF7FEFF 		bl	HAL_Delay
 145              	.LVL9:
  44:Core/Src/sim4g_lte.c **** }
 146              		.loc 1 44 1 is_stmt 0 view .LVU15
 147 0014 08BD     		pop	{r3, pc}
 148              	.L12:
 149 0016 00BF     		.align	2
 150              	.L11:
 151 0018 00080140 		.word	1073809408
 152              		.cfi_endproc
 153              	.LFE70:
 155              		.section	.text.sim7672_sendcmd_notresp,"ax",%progbits
 156              		.align	1
 157              		.global	sim7672_sendcmd_notresp
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 162              	sim7672_sendcmd_notresp:
 163              	.LVL10:
 164              	.LFB72:
  45:Core/Src/sim4g_lte.c **** 
  46:Core/Src/sim4g_lte.c **** void sim7672_init(void)
  47:Core/Src/sim4g_lte.c **** {
  48:Core/Src/sim4g_lte.c ****     HAL_GPIO_WritePin(SIM_PWRKEY_GPIO_Port, SIM_PWRKEY_Pin, GPIO_PIN_SET);
  49:Core/Src/sim4g_lte.c ****     HAL_Delay(50);
  50:Core/Src/sim4g_lte.c ****     HAL_GPIO_WritePin(SIM_PWRKEY_GPIO_Port, SIM_PWRKEY_Pin, GPIO_PIN_RESET);
  51:Core/Src/sim4g_lte.c ****     HAL_Delay(50);
  52:Core/Src/sim4g_lte.c ****     HAL_GPIO_WritePin(SIM_PWRKEY_GPIO_Port, SIM_PWRKEY_Pin, GPIO_PIN_SET);
  53:Core/Src/sim4g_lte.c ****     HAL_Delay(50);
  54:Core/Src/sim4g_lte.c ****     HAL_GPIO_WritePin(SIM_PWRKEY_GPIO_Port, SIM_PWRKEY_Pin, GPIO_PIN_RESET);
  55:Core/Src/sim4g_lte.c ****     HAL_Delay(50);
  56:Core/Src/sim4g_lte.c ****     log_data("SIM PWERKEY\n");
  57:Core/Src/sim4g_lte.c **** 
  58:Core/Src/sim4g_lte.c ****     if (sim7672_send_command("ATE0\r\n", "OK\r\n",TIME_VERY_SHORT) != SIM_TRUE)
  59:Core/Src/sim4g_lte.c ****     {
  60:Core/Src/sim4g_lte.c ****         sim7672_errorHandle();
  61:Core/Src/sim4g_lte.c ****     }
  62:Core/Src/sim4g_lte.c ****     HAL_Delay(100);
  63:Core/Src/sim4g_lte.c ****     if (sim7672_send_command("AT\r\n", "OK\r\n",TIME_VERY_SHORT) != SIM_TRUE)
  64:Core/Src/sim4g_lte.c ****     {
  65:Core/Src/sim4g_lte.c ****         sim7672_errorHandle();
  66:Core/Src/sim4g_lte.c ****     }
  67:Core/Src/sim4g_lte.c ****     HAL_Delay(100);
  68:Core/Src/sim4g_lte.c ****     if (sim7672_send_command("AT+CFUN?\r\n", "1\r\n",TIME_VERY_SHORT) != SIM_TRUE)
  69:Core/Src/sim4g_lte.c ****     {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 5


  70:Core/Src/sim4g_lte.c ****         sim7672_errorHandle();
  71:Core/Src/sim4g_lte.c ****     }
  72:Core/Src/sim4g_lte.c ****     HAL_Delay(100);
  73:Core/Src/sim4g_lte.c ****     
  74:Core/Src/sim4g_lte.c ****     //sim7672_checkSIMCard();
  75:Core/Src/sim4g_lte.c **** 
  76:Core/Src/sim4g_lte.c **** }
  77:Core/Src/sim4g_lte.c **** 
  78:Core/Src/sim4g_lte.c **** void sim7672_sendcmd_notresp(char *cmd)
  79:Core/Src/sim4g_lte.c **** {
 165              		.loc 1 79 1 is_stmt 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		.loc 1 79 1 is_stmt 0 view .LVU17
 170 0000 10B5     		push	{r4, lr}
 171              	.LCFI3:
 172              		.cfi_def_cfa_offset 8
 173              		.cfi_offset 4, -8
 174              		.cfi_offset 14, -4
 175 0002 0446     		mov	r4, r0
  80:Core/Src/sim4g_lte.c ****     HAL_UART_Transmit(&huart1, (uint8_t *)cmd, strlen(cmd), 100);
 176              		.loc 1 80 5 is_stmt 1 view .LVU18
 177              		.loc 1 80 48 is_stmt 0 view .LVU19
 178 0004 FFF7FEFF 		bl	strlen
 179              	.LVL11:
 180              		.loc 1 80 5 view .LVU20
 181 0008 6423     		movs	r3, #100
 182 000a 82B2     		uxth	r2, r0
 183 000c 2146     		mov	r1, r4
 184 000e 0248     		ldr	r0, .L15
 185 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 186              	.LVL12:
  81:Core/Src/sim4g_lte.c **** }
 187              		.loc 1 81 1 view .LVU21
 188 0014 10BD     		pop	{r4, pc}
 189              	.LVL13:
 190              	.L16:
 191              		.loc 1 81 1 view .LVU22
 192 0016 00BF     		.align	2
 193              	.L15:
 194 0018 00000000 		.word	huart1
 195              		.cfi_endproc
 196              	.LFE72:
 198              		.section	.text.sim7672_send_command,"ax",%progbits
 199              		.align	1
 200              		.global	sim7672_send_command
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 205              	sim7672_send_command:
 206              	.LVL14:
 207              	.LFB73:
  82:Core/Src/sim4g_lte.c **** 
  83:Core/Src/sim4g_lte.c **** simState_t sim7672_send_command(char *simCommand, char *trueResponse, int waitms)
  84:Core/Src/sim4g_lte.c **** {
 208              		.loc 1 84 1 is_stmt 1 view -0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 6


 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		.loc 1 84 1 is_stmt 0 view .LVU24
 213 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 214              	.LCFI4:
 215              		.cfi_def_cfa_offset 24
 216              		.cfi_offset 4, -24
 217              		.cfi_offset 5, -20
 218              		.cfi_offset 6, -16
 219              		.cfi_offset 7, -12
 220              		.cfi_offset 8, -8
 221              		.cfi_offset 14, -4
 222 0004 0646     		mov	r6, r0
 223 0006 0F46     		mov	r7, r1
 224 0008 1546     		mov	r5, r2
  85:Core/Src/sim4g_lte.c ****     memset(simRxResponse, '\0', strlen(simRxResponse));
 225              		.loc 1 85 5 is_stmt 1 view .LVU25
 226 000a 2A4C     		ldr	r4, .L24
 227 000c 2046     		mov	r0, r4
 228              	.LVL15:
 229              		.loc 1 85 5 is_stmt 0 view .LVU26
 230 000e FFF7FEFF 		bl	strlen
 231              	.LVL16:
 232              		.loc 1 85 5 view .LVU27
 233 0012 0246     		mov	r2, r0
 234 0014 0021     		movs	r1, #0
 235 0016 2046     		mov	r0, r4
 236 0018 FFF7FEFF 		bl	memset
 237              	.LVL17:
  86:Core/Src/sim4g_lte.c ****     memset(simRxBuf, '\0', strlen(simRxBuf));
 238              		.loc 1 86 5 is_stmt 1 view .LVU28
 239 001c 264C     		ldr	r4, .L24+4
 240 001e 2046     		mov	r0, r4
 241 0020 FFF7FEFF 		bl	strlen
 242              	.LVL18:
 243 0024 0246     		mov	r2, r0
 244 0026 0021     		movs	r1, #0
 245 0028 2046     		mov	r0, r4
 246 002a FFF7FEFF 		bl	memset
 247              	.LVL19:
  87:Core/Src/sim4g_lte.c ****     simRxIndex = 0;
 248              		.loc 1 87 5 view .LVU29
 249              		.loc 1 87 16 is_stmt 0 view .LVU30
 250 002e 234B     		ldr	r3, .L24+8
 251 0030 0022     		movs	r2, #0
 252 0032 1A60     		str	r2, [r3]
  88:Core/Src/sim4g_lte.c **** 
  89:Core/Src/sim4g_lte.c ****     uint32_t timeout = HAL_GetTick();
 253              		.loc 1 89 5 is_stmt 1 view .LVU31
 254              		.loc 1 89 24 is_stmt 0 view .LVU32
 255 0034 FFF7FEFF 		bl	HAL_GetTick
 256              	.LVL20:
 257 0038 0446     		mov	r4, r0
 258              	.LVL21:
  90:Core/Src/sim4g_lte.c **** 
  91:Core/Src/sim4g_lte.c ****     HAL_UART_Receive_IT(&huart1, (uint8_t *)&simRxData, 1);
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 7


 259              		.loc 1 91 5 is_stmt 1 view .LVU33
 260 003a DFF88480 		ldr	r8, .L24+12
 261 003e 0122     		movs	r2, #1
 262 0040 2049     		ldr	r1, .L24+16
 263 0042 4046     		mov	r0, r8
 264              	.LVL22:
 265              		.loc 1 91 5 is_stmt 0 view .LVU34
 266 0044 FFF7FEFF 		bl	HAL_UART_Receive_IT
 267              	.LVL23:
  92:Core/Src/sim4g_lte.c ****     HAL_UART_Transmit(&huart1, (uint8_t *)simCommand, strlen(simCommand), 100);
 268              		.loc 1 92 5 is_stmt 1 view .LVU35
 269              		.loc 1 92 55 is_stmt 0 view .LVU36
 270 0048 3046     		mov	r0, r6
 271 004a FFF7FEFF 		bl	strlen
 272              	.LVL24:
 273              		.loc 1 92 5 view .LVU37
 274 004e 6423     		movs	r3, #100
 275 0050 82B2     		uxth	r2, r0
 276 0052 3146     		mov	r1, r6
 277 0054 4046     		mov	r0, r8
 278 0056 FFF7FEFF 		bl	HAL_UART_Transmit
 279              	.LVL25:
  93:Core/Src/sim4g_lte.c **** 
  94:Core/Src/sim4g_lte.c ****     log_data(simCommand);
 280              		.loc 1 94 5 is_stmt 1 view .LVU38
 281 005a 3046     		mov	r0, r6
 282 005c FFF7FEFF 		bl	log_data
 283              	.LVL26:
  95:Core/Src/sim4g_lte.c **** 
  96:Core/Src/sim4g_lte.c ****     while (HAL_GetTick()-timeout<=waitms)
 284              		.loc 1 96 5 view .LVU39
 285              		.loc 1 96 11 is_stmt 0 view .LVU40
 286 0060 02E0     		b	.L18
 287              	.L19:
  97:Core/Src/sim4g_lte.c ****     {
  98:Core/Src/sim4g_lte.c ****         HAL_Delay(50);
 288              		.loc 1 98 9 is_stmt 1 view .LVU41
 289 0062 3220     		movs	r0, #50
 290 0064 FFF7FEFF 		bl	HAL_Delay
 291              	.LVL27:
 292              	.L18:
  96:Core/Src/sim4g_lte.c ****     {
 293              		.loc 1 96 11 view .LVU42
  96:Core/Src/sim4g_lte.c ****     {
 294              		.loc 1 96 12 is_stmt 0 view .LVU43
 295 0068 FFF7FEFF 		bl	HAL_GetTick
 296              	.LVL28:
  96:Core/Src/sim4g_lte.c ****     {
 297              		.loc 1 96 25 view .LVU44
 298 006c 001B     		subs	r0, r0, r4
  96:Core/Src/sim4g_lte.c ****     {
 299              		.loc 1 96 11 view .LVU45
 300 006e A842     		cmp	r0, r5
 301 0070 F7D9     		bls	.L19
  99:Core/Src/sim4g_lte.c ****     }
 100:Core/Src/sim4g_lte.c ****     memcpy(simRxResponse, simRxBuf, strlen(simRxBuf));
 302              		.loc 1 100 5 is_stmt 1 view .LVU46
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 8


 303 0072 114D     		ldr	r5, .L24+4
 304              	.LVL29:
 305              		.loc 1 100 5 is_stmt 0 view .LVU47
 306 0074 2846     		mov	r0, r5
 307 0076 FFF7FEFF 		bl	strlen
 308              	.LVL30:
 309 007a 0246     		mov	r2, r0
 310 007c 0D4C     		ldr	r4, .L24
 311              	.LVL31:
 312              		.loc 1 100 5 view .LVU48
 313 007e 2946     		mov	r1, r5
 314 0080 2046     		mov	r0, r4
 315 0082 FFF7FEFF 		bl	memcpy
 316              	.LVL32:
 101:Core/Src/sim4g_lte.c ****     log_data(simRxResponse);
 317              		.loc 1 101 5 is_stmt 1 view .LVU49
 318 0086 2046     		mov	r0, r4
 319 0088 FFF7FEFF 		bl	log_data
 320              	.LVL33:
 102:Core/Src/sim4g_lte.c ****     if ((strstr(simRxResponse, trueResponse) == NULL))
 321              		.loc 1 102 5 view .LVU50
 322              		.loc 1 102 10 is_stmt 0 view .LVU51
 323 008c 3946     		mov	r1, r7
 324 008e 2046     		mov	r0, r4
 325 0090 FFF7FEFF 		bl	strstr
 326              	.LVL34:
 327              		.loc 1 102 8 view .LVU52
 328 0094 20B1     		cbz	r0, .L23
 103:Core/Src/sim4g_lte.c ****     {
 104:Core/Src/sim4g_lte.c ****         memset(simRxResponse, '\0', strlen(simRxResponse));
 105:Core/Src/sim4g_lte.c ****         // simRxCplt = SIM_NOT_RX_CPLT;
 106:Core/Src/sim4g_lte.c ****         return SIM_FALSE;
 107:Core/Src/sim4g_lte.c ****     }
 108:Core/Src/sim4g_lte.c **** 
 109:Core/Src/sim4g_lte.c ****     // simRxCplt = SIM_NOT_RX_CPLT;
 110:Core/Src/sim4g_lte.c ****     iswaiting4response = true;
 329              		.loc 1 110 5 is_stmt 1 view .LVU53
 330              		.loc 1 110 24 is_stmt 0 view .LVU54
 331 0096 0120     		movs	r0, #1
 332 0098 0B4B     		ldr	r3, .L24+20
 333 009a 1870     		strb	r0, [r3]
 111:Core/Src/sim4g_lte.c ****     return SIM_TRUE;
 334              		.loc 1 111 5 is_stmt 1 view .LVU55
 335              	.L21:
 112:Core/Src/sim4g_lte.c **** }
 336              		.loc 1 112 1 is_stmt 0 view .LVU56
 337 009c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 338              	.LVL35:
 339              	.L23:
 104:Core/Src/sim4g_lte.c ****         // simRxCplt = SIM_NOT_RX_CPLT;
 340              		.loc 1 104 9 is_stmt 1 view .LVU57
 341 00a0 2046     		mov	r0, r4
 342 00a2 FFF7FEFF 		bl	strlen
 343              	.LVL36:
 344 00a6 0246     		mov	r2, r0
 345 00a8 0021     		movs	r1, #0
 346 00aa 2046     		mov	r0, r4
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 9


 347 00ac FFF7FEFF 		bl	memset
 348              	.LVL37:
 106:Core/Src/sim4g_lte.c ****     }
 349              		.loc 1 106 9 view .LVU58
 106:Core/Src/sim4g_lte.c ****     }
 350              		.loc 1 106 16 is_stmt 0 view .LVU59
 351 00b0 0020     		movs	r0, #0
 352 00b2 F3E7     		b	.L21
 353              	.L25:
 354              		.align	2
 355              	.L24:
 356 00b4 00000000 		.word	.LANCHOR0
 357 00b8 00000000 		.word	.LANCHOR1
 358 00bc 00000000 		.word	.LANCHOR2
 359 00c0 00000000 		.word	huart1
 360 00c4 00000000 		.word	.LANCHOR3
 361 00c8 00000000 		.word	.LANCHOR4
 362              		.cfi_endproc
 363              	.LFE73:
 365              		.section	.rodata.sim7672_callback.str1.4,"aMS",%progbits,1
 366              		.align	2
 367              	.LC1:
 368 0000 0D0A00   		.ascii	"\015\012\000"
 369              		.section	.text.sim7672_callback,"ax",%progbits
 370              		.align	1
 371              		.global	sim7672_callback
 372              		.syntax unified
 373              		.thumb
 374              		.thumb_func
 376              	sim7672_callback:
 377              	.LFB74:
 113:Core/Src/sim4g_lte.c **** 
 114:Core/Src/sim4g_lte.c **** // Receive response from SIM and delete Buffer
 115:Core/Src/sim4g_lte.c **** // message response format: \r\n[Respone..]\r\\n
 116:Core/Src/sim4g_lte.c **** void sim7672_callback(void)
 117:Core/Src/sim4g_lte.c **** {
 378              		.loc 1 117 1 is_stmt 1 view -0
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 0
 381              		@ frame_needed = 0, uses_anonymous_args = 0
 382 0000 10B5     		push	{r4, lr}
 383              	.LCFI5:
 384              		.cfi_def_cfa_offset 8
 385              		.cfi_offset 4, -8
 386              		.cfi_offset 14, -4
 118:Core/Src/sim4g_lte.c ****     simRxBuf[simRxIndex++] = simRxData;
 387              		.loc 1 118 5 view .LVU61
 388              		.loc 1 118 24 is_stmt 0 view .LVU62
 389 0002 114A     		ldr	r2, .L30
 390 0004 1368     		ldr	r3, [r2]
 391 0006 591C     		adds	r1, r3, #1
 392 0008 1160     		str	r1, [r2]
 393              		.loc 1 118 28 view .LVU63
 394 000a 1048     		ldr	r0, .L30+4
 395 000c 104A     		ldr	r2, .L30+8
 396 000e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 397 0010 C254     		strb	r2, [r0, r3]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 10


 119:Core/Src/sim4g_lte.c **** 
 120:Core/Src/sim4g_lte.c ****     if ((strstr(simRxBuf, "\r\n") != NULL) && (simRxIndex == 2))
 398              		.loc 1 120 5 is_stmt 1 view .LVU64
 399              		.loc 1 120 10 is_stmt 0 view .LVU65
 400 0012 1049     		ldr	r1, .L30+12
 401 0014 FFF7FEFF 		bl	strstr
 402              	.LVL38:
 403              		.loc 1 120 8 view .LVU66
 404 0018 18B1     		cbz	r0, .L27
 405              		.loc 1 120 59 discriminator 1 view .LVU67
 406 001a 0B4B     		ldr	r3, .L30
 407 001c 1B68     		ldr	r3, [r3]
 408              		.loc 1 120 44 discriminator 1 view .LVU68
 409 001e 022B     		cmp	r3, #2
 410 0020 05D0     		beq	.L29
 411              	.L27:
 121:Core/Src/sim4g_lte.c ****     {
 122:Core/Src/sim4g_lte.c ****         memset(simRxBuf, '\0', strlen(simRxBuf));
 123:Core/Src/sim4g_lte.c ****         simRxIndex = 0;
 124:Core/Src/sim4g_lte.c ****     }
 125:Core/Src/sim4g_lte.c ****     // if ((strstr(simRxBuf, "\r\n") != NULL))
 126:Core/Src/sim4g_lte.c ****     // {
 127:Core/Src/sim4g_lte.c ****     //     // log_data(simRxBuf);
 128:Core/Src/sim4g_lte.c ****     //     memcpy(simRxResponse, simRxBuf, strlen(simRxBuf));
 129:Core/Src/sim4g_lte.c ****     //     memset(simRxBuf, '\0', strlen(simRxBuf));
 130:Core/Src/sim4g_lte.c ****     //     simRxIndex = 0;
 131:Core/Src/sim4g_lte.c ****     //     iswaiting4response = false;
 132:Core/Src/sim4g_lte.c ****     // }
 133:Core/Src/sim4g_lte.c ****     HAL_UART_Receive_IT(&huart1, (uint8_t *)&simRxData, 1);
 412              		.loc 1 133 5 is_stmt 1 view .LVU69
 413 0022 0122     		movs	r2, #1
 414 0024 0A49     		ldr	r1, .L30+8
 415 0026 0C48     		ldr	r0, .L30+16
 416 0028 FFF7FEFF 		bl	HAL_UART_Receive_IT
 417              	.LVL39:
 134:Core/Src/sim4g_lte.c **** }
 418              		.loc 1 134 1 is_stmt 0 view .LVU70
 419 002c 10BD     		pop	{r4, pc}
 420              	.L29:
 122:Core/Src/sim4g_lte.c ****         simRxIndex = 0;
 421              		.loc 1 122 9 is_stmt 1 view .LVU71
 422 002e 074C     		ldr	r4, .L30+4
 423 0030 2046     		mov	r0, r4
 424 0032 FFF7FEFF 		bl	strlen
 425              	.LVL40:
 426 0036 0246     		mov	r2, r0
 427 0038 0021     		movs	r1, #0
 428 003a 2046     		mov	r0, r4
 429 003c FFF7FEFF 		bl	memset
 430              	.LVL41:
 123:Core/Src/sim4g_lte.c ****     }
 431              		.loc 1 123 9 view .LVU72
 123:Core/Src/sim4g_lte.c ****     }
 432              		.loc 1 123 20 is_stmt 0 view .LVU73
 433 0040 014B     		ldr	r3, .L30
 434 0042 0022     		movs	r2, #0
 435 0044 1A60     		str	r2, [r3]
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 11


 436 0046 ECE7     		b	.L27
 437              	.L31:
 438              		.align	2
 439              	.L30:
 440 0048 00000000 		.word	.LANCHOR2
 441 004c 00000000 		.word	.LANCHOR1
 442 0050 00000000 		.word	.LANCHOR3
 443 0054 00000000 		.word	.LC1
 444 0058 00000000 		.word	huart1
 445              		.cfi_endproc
 446              	.LFE74:
 448              		.section	.rodata.sim7672_errorHandle.str1.4,"aMS",%progbits,1
 449              		.align	2
 450              	.LC2:
 451 0000 73696D20 		.ascii	"sim error\012\000"
 451      6572726F 
 451      720A00
 452              		.section	.text.sim7672_errorHandle,"ax",%progbits
 453              		.align	1
 454              		.global	sim7672_errorHandle
 455              		.syntax unified
 456              		.thumb
 457              		.thumb_func
 459              	sim7672_errorHandle:
 460              	.LFB79:
 135:Core/Src/sim4g_lte.c **** 
 136:Core/Src/sim4g_lte.c **** /*
 137:Core/Src/sim4g_lte.c **** 2 Automatic
 138:Core/Src/sim4g_lte.c **** 13 GSM Only
 139:Core/Src/sim4g_lte.c **** 14 WCDMA Only
 140:Core/Src/sim4g_lte.c **** 38 LTE Only
 141:Core/Src/sim4g_lte.c **** */
 142:Core/Src/sim4g_lte.c **** void sim7672_start_LTE(void)
 143:Core/Src/sim4g_lte.c **** {
 144:Core/Src/sim4g_lte.c ****     // // check connection  "AT+CGATT=1\r\n"
 145:Core/Src/sim4g_lte.c ****     // if (sim7672_send_command("AT+CGATT=1\r\n", "OK\r\n") != SIM_TRUE)
 146:Core/Src/sim4g_lte.c ****     // {
 147:Core/Src/sim4g_lte.c ****     //     sim7672_errorHandle();
 148:Core/Src/sim4g_lte.c ****     // }
 149:Core/Src/sim4g_lte.c ****     // HAL_Delay(100);
 150:Core/Src/sim4g_lte.c ****     /*
 151:Core/Src/sim4g_lte.c ****     setting APN:
 152:Core/Src/sim4g_lte.c ****     mobi: APN: m-wap
 153:Core/Src/sim4g_lte.c ****     vina: APN: m3-world
 154:Core/Src/sim4g_lte.c ****     vietnammobile: APN: internet
 155:Core/Src/sim4g_lte.c ****     viettel: APN: v-internet
 156:Core/Src/sim4g_lte.c ****     */
 157:Core/Src/sim4g_lte.c ****     if (sim7672_send_command("AT+CGDCONT=1,\"IP\",\"v-internet\"\r\n", "OK\r\n",TIME_VERY_SHORT) !=
 158:Core/Src/sim4g_lte.c ****     {
 159:Core/Src/sim4g_lte.c ****         sim7672_errorHandle();
 160:Core/Src/sim4g_lte.c ****     }
 161:Core/Src/sim4g_lte.c ****     HAL_Delay(100);
 162:Core/Src/sim4g_lte.c ****     // // select network LTE
 163:Core/Src/sim4g_lte.c ****     // if (sim7672_send_command("AT+CNMP=38\r\n", "OK\r\n") != SIM_TRUE)
 164:Core/Src/sim4g_lte.c ****     // {
 165:Core/Src/sim4g_lte.c ****     //     sim7672_errorHandle();
 166:Core/Src/sim4g_lte.c ****     // }
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 12


 167:Core/Src/sim4g_lte.c ****     // HAL_Delay(100);
 168:Core/Src/sim4g_lte.c ****     // start socket: 0 success
 169:Core/Src/sim4g_lte.c ****     // if(sim7672_send_command("AT+NETCLOSE\r\n","OK\r\n")!=SIM_TRUE)
 170:Core/Src/sim4g_lte.c ****     // {
 171:Core/Src/sim4g_lte.c ****     //     sim7672_errorHandle();
 172:Core/Src/sim4g_lte.c ****     // }
 173:Core/Src/sim4g_lte.c ****     // HAL_Delay(100);
 174:Core/Src/sim4g_lte.c ****     // select band any
 175:Core/Src/sim4g_lte.c ****     // if(sim7672_send_command("AT+CNBP=0x000700000FFF0380,0x000007FF3FDF3FFF\r\n", "OK\r\n")!=SIM_
 176:Core/Src/sim4g_lte.c ****     // {
 177:Core/Src/sim4g_lte.c ****     //     sim7672_errorHandle();
 178:Core/Src/sim4g_lte.c ****     // }
 179:Core/Src/sim4g_lte.c ****     // HAL_Delay(100);
 180:Core/Src/sim4g_lte.c ****     // normal message
 181:Core/Src/sim4g_lte.c ****     // if(sim7672_send_command("AT+CIPMODE=0\r\n", "OK\r\n")!=SIM_TRUE)
 182:Core/Src/sim4g_lte.c ****     // {
 183:Core/Src/sim4g_lte.c ****     //     sim7672_errorHandle();
 184:Core/Src/sim4g_lte.c ****     // }
 185:Core/Src/sim4g_lte.c ****     // HAL_Delay(100);
 186:Core/Src/sim4g_lte.c ****     // start socket: 0 success
 187:Core/Src/sim4g_lte.c ****     // if(sim7672_send_command("AT+NETOPEN\r\n","OK\r\n")!=SIM_TRUE)
 188:Core/Src/sim4g_lte.c ****     // {
 189:Core/Src/sim4g_lte.c ****     //     sim7672_errorHandle();
 190:Core/Src/sim4g_lte.c ****     // }
 191:Core/Src/sim4g_lte.c ****     // HAL_Delay(100);
 192:Core/Src/sim4g_lte.c **** }
 193:Core/Src/sim4g_lte.c **** 
 194:Core/Src/sim4g_lte.c **** uint8_t sim7672_check_signalStrength(void)
 195:Core/Src/sim4g_lte.c **** {
 196:Core/Src/sim4g_lte.c ****     if (sim7672_send_command("AT+CSQ\r\n", "\r\n",TIME_VERY_SHORT) != SIM_TRUE)
 197:Core/Src/sim4g_lte.c ****     {
 198:Core/Src/sim4g_lte.c ****         sim7672_errorHandle();
 199:Core/Src/sim4g_lte.c ****     }
 200:Core/Src/sim4g_lte.c ****     sscanf((const char *)simRxResponse, "+CSQ: %i,", (int *)&sim7672.signalQuality);
 201:Core/Src/sim4g_lte.c ****     return sim7672.signalQuality;
 202:Core/Src/sim4g_lte.c **** }
 203:Core/Src/sim4g_lte.c **** 
 204:Core/Src/sim4g_lte.c **** void sim7672_checkSIMCard()
 205:Core/Src/sim4g_lte.c **** {
 206:Core/Src/sim4g_lte.c ****     if (sim7672_send_command("AT+CPIN?\r\n", "READY\r\n",TIME_VERY_SHORT) != SIM_TRUE)
 207:Core/Src/sim4g_lte.c ****     {
 208:Core/Src/sim4g_lte.c ****         sim7672_errorHandle();
 209:Core/Src/sim4g_lte.c ****     }
 210:Core/Src/sim4g_lte.c **** }
 211:Core/Src/sim4g_lte.c **** 
 212:Core/Src/sim4g_lte.c **** void sim7672_sendSMS(char *simNumber, char *simMessage)
 213:Core/Src/sim4g_lte.c **** {
 214:Core/Src/sim4g_lte.c ****     char smsATCommand[50] = {0};
 215:Core/Src/sim4g_lte.c ****     char endSMS[2] = {0};
 216:Core/Src/sim4g_lte.c ****     endSMS[0] = 0x1A;
 217:Core/Src/sim4g_lte.c ****     endSMS[1] = '\0';
 218:Core/Src/sim4g_lte.c ****     sprintf(smsATCommand, "AT+CMGS=\"%s\"\r\n", simNumber);
 219:Core/Src/sim4g_lte.c ****     //set text mode
 220:Core/Src/sim4g_lte.c ****     if(sim7672_send_command("AT+CMGF=1\r\n","OK\r\n",TIME_VERY_SHORT)!=SIM_TRUE)
 221:Core/Src/sim4g_lte.c ****     {
 222:Core/Src/sim4g_lte.c ****         sim7672_errorHandle();
 223:Core/Src/sim4g_lte.c ****     }
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 13


 224:Core/Src/sim4g_lte.c ****     HAL_Delay(100);
 225:Core/Src/sim4g_lte.c ****     if(sim7672_send_command(smsATCommand,">",TIME_VERY_SHORT)!=SIM_TRUE)
 226:Core/Src/sim4g_lte.c ****     {
 227:Core/Src/sim4g_lte.c ****         sim7672_errorHandle();
 228:Core/Src/sim4g_lte.c ****     }
 229:Core/Src/sim4g_lte.c ****     sim7672_sendcmd_notresp(simMessage);
 230:Core/Src/sim4g_lte.c ****     if(sim7672_send_command(endSMS,"OK\r\n",TIME_VERY_SHORT)!=SIM_TRUE)
 231:Core/Src/sim4g_lte.c ****     {
 232:Core/Src/sim4g_lte.c ****         sim7672_errorHandle();
 233:Core/Src/sim4g_lte.c ****     }
 234:Core/Src/sim4g_lte.c **** }
 235:Core/Src/sim4g_lte.c **** 
 236:Core/Src/sim4g_lte.c **** void sim7672_errorHandle(void)
 237:Core/Src/sim4g_lte.c **** {
 461              		.loc 1 237 1 is_stmt 1 view -0
 462              		.cfi_startproc
 463              		@ Volatile: function does not return.
 464              		@ args = 0, pretend = 0, frame = 0
 465              		@ frame_needed = 0, uses_anonymous_args = 0
 466 0000 08B5     		push	{r3, lr}
 467              	.LCFI6:
 468              		.cfi_def_cfa_offset 8
 469              		.cfi_offset 3, -8
 470              		.cfi_offset 14, -4
 238:Core/Src/sim4g_lte.c ****     log_data("sim error\n");
 471              		.loc 1 238 5 view .LVU75
 472 0002 0248     		ldr	r0, .L35
 473 0004 FFF7FEFF 		bl	log_data
 474              	.LVL42:
 475              	.L33:
 239:Core/Src/sim4g_lte.c ****     // __disable_irq();
 240:Core/Src/sim4g_lte.c ****     while (1)
 476              		.loc 1 240 5 discriminator 1 view .LVU76
 241:Core/Src/sim4g_lte.c ****     {
 242:Core/Src/sim4g_lte.c ****     }
 477              		.loc 1 242 5 discriminator 1 view .LVU77
 240:Core/Src/sim4g_lte.c ****     {
 478              		.loc 1 240 11 discriminator 1 view .LVU78
 479 0008 FEE7     		b	.L33
 480              	.L36:
 481 000a 00BF     		.align	2
 482              	.L35:
 483 000c 00000000 		.word	.LC2
 484              		.cfi_endproc
 485              	.LFE79:
 487              		.section	.rodata.sim7672_init.str1.4,"aMS",%progbits,1
 488              		.align	2
 489              	.LC3:
 490 0000 53494D20 		.ascii	"SIM PWERKEY\012\000"
 490      50574552 
 490      4B45590A 
 490      00
 491 000d 000000   		.align	2
 492              	.LC4:
 493 0010 4F4B0D0A 		.ascii	"OK\015\012\000"
 493      00
 494 0015 000000   		.align	2
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 14


 495              	.LC5:
 496 0018 41544530 		.ascii	"ATE0\015\012\000"
 496      0D0A00
 497 001f 00       		.align	2
 498              	.LC6:
 499 0020 41540D0A 		.ascii	"AT\015\012\000"
 499      00
 500 0025 000000   		.align	2
 501              	.LC7:
 502 0028 310D0A00 		.ascii	"1\015\012\000"
 503              		.align	2
 504              	.LC8:
 505 002c 41542B43 		.ascii	"AT+CFUN?\015\012\000"
 505      46554E3F 
 505      0D0A00
 506              		.section	.text.sim7672_init,"ax",%progbits
 507              		.align	1
 508              		.global	sim7672_init
 509              		.syntax unified
 510              		.thumb
 511              		.thumb_func
 513              	sim7672_init:
 514              	.LFB71:
  47:Core/Src/sim4g_lte.c ****     HAL_GPIO_WritePin(SIM_PWRKEY_GPIO_Port, SIM_PWRKEY_Pin, GPIO_PIN_SET);
 515              		.loc 1 47 1 view -0
 516              		.cfi_startproc
 517              		@ args = 0, pretend = 0, frame = 0
 518              		@ frame_needed = 0, uses_anonymous_args = 0
 519 0000 10B5     		push	{r4, lr}
 520              	.LCFI7:
 521              		.cfi_def_cfa_offset 8
 522              		.cfi_offset 4, -8
 523              		.cfi_offset 14, -4
  48:Core/Src/sim4g_lte.c ****     HAL_Delay(50);
 524              		.loc 1 48 5 view .LVU80
 525 0002 264C     		ldr	r4, .L45
 526 0004 0122     		movs	r2, #1
 527 0006 4FF48051 		mov	r1, #4096
 528 000a 2046     		mov	r0, r4
 529 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 530              	.LVL43:
  49:Core/Src/sim4g_lte.c ****     HAL_GPIO_WritePin(SIM_PWRKEY_GPIO_Port, SIM_PWRKEY_Pin, GPIO_PIN_RESET);
 531              		.loc 1 49 5 view .LVU81
 532 0010 3220     		movs	r0, #50
 533 0012 FFF7FEFF 		bl	HAL_Delay
 534              	.LVL44:
  50:Core/Src/sim4g_lte.c ****     HAL_Delay(50);
 535              		.loc 1 50 5 view .LVU82
 536 0016 0022     		movs	r2, #0
 537 0018 4FF48051 		mov	r1, #4096
 538 001c 2046     		mov	r0, r4
 539 001e FFF7FEFF 		bl	HAL_GPIO_WritePin
 540              	.LVL45:
  51:Core/Src/sim4g_lte.c ****     HAL_GPIO_WritePin(SIM_PWRKEY_GPIO_Port, SIM_PWRKEY_Pin, GPIO_PIN_SET);
 541              		.loc 1 51 5 view .LVU83
 542 0022 3220     		movs	r0, #50
 543 0024 FFF7FEFF 		bl	HAL_Delay
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 15


 544              	.LVL46:
  52:Core/Src/sim4g_lte.c ****     HAL_Delay(50);
 545              		.loc 1 52 5 view .LVU84
 546 0028 0122     		movs	r2, #1
 547 002a 4FF48051 		mov	r1, #4096
 548 002e 2046     		mov	r0, r4
 549 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 550              	.LVL47:
  53:Core/Src/sim4g_lte.c ****     HAL_GPIO_WritePin(SIM_PWRKEY_GPIO_Port, SIM_PWRKEY_Pin, GPIO_PIN_RESET);
 551              		.loc 1 53 5 view .LVU85
 552 0034 3220     		movs	r0, #50
 553 0036 FFF7FEFF 		bl	HAL_Delay
 554              	.LVL48:
  54:Core/Src/sim4g_lte.c ****     HAL_Delay(50);
 555              		.loc 1 54 5 view .LVU86
 556 003a 0022     		movs	r2, #0
 557 003c 4FF48051 		mov	r1, #4096
 558 0040 2046     		mov	r0, r4
 559 0042 FFF7FEFF 		bl	HAL_GPIO_WritePin
 560              	.LVL49:
  55:Core/Src/sim4g_lte.c ****     log_data("SIM PWERKEY\n");
 561              		.loc 1 55 5 view .LVU87
 562 0046 3220     		movs	r0, #50
 563 0048 FFF7FEFF 		bl	HAL_Delay
 564              	.LVL50:
  56:Core/Src/sim4g_lte.c **** 
 565              		.loc 1 56 5 view .LVU88
 566 004c 1448     		ldr	r0, .L45+4
 567 004e FFF7FEFF 		bl	log_data
 568              	.LVL51:
  58:Core/Src/sim4g_lte.c ****     {
 569              		.loc 1 58 5 view .LVU89
  58:Core/Src/sim4g_lte.c ****     {
 570              		.loc 1 58 9 is_stmt 0 view .LVU90
 571 0052 C822     		movs	r2, #200
 572 0054 1349     		ldr	r1, .L45+8
 573 0056 1448     		ldr	r0, .L45+12
 574 0058 FFF7FEFF 		bl	sim7672_send_command
 575              	.LVL52:
  58:Core/Src/sim4g_lte.c ****     {
 576              		.loc 1 58 8 view .LVU91
 577 005c 0128     		cmp	r0, #1
 578 005e 17D1     		bne	.L42
  62:Core/Src/sim4g_lte.c ****     if (sim7672_send_command("AT\r\n", "OK\r\n",TIME_VERY_SHORT) != SIM_TRUE)
 579              		.loc 1 62 5 is_stmt 1 view .LVU92
 580 0060 6420     		movs	r0, #100
 581 0062 FFF7FEFF 		bl	HAL_Delay
 582              	.LVL53:
  63:Core/Src/sim4g_lte.c ****     {
 583              		.loc 1 63 5 view .LVU93
  63:Core/Src/sim4g_lte.c ****     {
 584              		.loc 1 63 9 is_stmt 0 view .LVU94
 585 0066 C822     		movs	r2, #200
 586 0068 0E49     		ldr	r1, .L45+8
 587 006a 1048     		ldr	r0, .L45+16
 588 006c FFF7FEFF 		bl	sim7672_send_command
 589              	.LVL54:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 16


  63:Core/Src/sim4g_lte.c ****     {
 590              		.loc 1 63 8 view .LVU95
 591 0070 0128     		cmp	r0, #1
 592 0072 0FD1     		bne	.L43
  67:Core/Src/sim4g_lte.c ****     if (sim7672_send_command("AT+CFUN?\r\n", "1\r\n",TIME_VERY_SHORT) != SIM_TRUE)
 593              		.loc 1 67 5 is_stmt 1 view .LVU96
 594 0074 6420     		movs	r0, #100
 595 0076 FFF7FEFF 		bl	HAL_Delay
 596              	.LVL55:
  68:Core/Src/sim4g_lte.c ****     {
 597              		.loc 1 68 5 view .LVU97
  68:Core/Src/sim4g_lte.c ****     {
 598              		.loc 1 68 9 is_stmt 0 view .LVU98
 599 007a C822     		movs	r2, #200
 600 007c 0C49     		ldr	r1, .L45+20
 601 007e 0D48     		ldr	r0, .L45+24
 602 0080 FFF7FEFF 		bl	sim7672_send_command
 603              	.LVL56:
  68:Core/Src/sim4g_lte.c ****     {
 604              		.loc 1 68 8 view .LVU99
 605 0084 0128     		cmp	r0, #1
 606 0086 07D1     		bne	.L44
  72:Core/Src/sim4g_lte.c ****     
 607              		.loc 1 72 5 is_stmt 1 view .LVU100
 608 0088 6420     		movs	r0, #100
 609 008a FFF7FEFF 		bl	HAL_Delay
 610              	.LVL57:
  76:Core/Src/sim4g_lte.c **** 
 611              		.loc 1 76 1 is_stmt 0 view .LVU101
 612 008e 10BD     		pop	{r4, pc}
 613              	.L42:
  60:Core/Src/sim4g_lte.c ****     }
 614              		.loc 1 60 9 is_stmt 1 view .LVU102
 615 0090 FFF7FEFF 		bl	sim7672_errorHandle
 616              	.LVL58:
 617              	.L43:
  65:Core/Src/sim4g_lte.c ****     }
 618              		.loc 1 65 9 view .LVU103
 619 0094 FFF7FEFF 		bl	sim7672_errorHandle
 620              	.LVL59:
 621              	.L44:
  70:Core/Src/sim4g_lte.c ****     }
 622              		.loc 1 70 9 view .LVU104
 623 0098 FFF7FEFF 		bl	sim7672_errorHandle
 624              	.LVL60:
 625              	.L46:
 626              		.align	2
 627              	.L45:
 628 009c 00080140 		.word	1073809408
 629 00a0 00000000 		.word	.LC3
 630 00a4 10000000 		.word	.LC4
 631 00a8 18000000 		.word	.LC5
 632 00ac 20000000 		.word	.LC6
 633 00b0 28000000 		.word	.LC7
 634 00b4 2C000000 		.word	.LC8
 635              		.cfi_endproc
 636              	.LFE71:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 17


 638              		.section	.rodata.sim7672_start_LTE.str1.4,"aMS",%progbits,1
 639              		.align	2
 640              	.LC9:
 641 0000 41542B43 		.ascii	"AT+CGDCONT=1,\"IP\",\"v-internet\"\015\012\000"
 641      4744434F 
 641      4E543D31 
 641      2C224950 
 641      222C2276 
 642              		.section	.text.sim7672_start_LTE,"ax",%progbits
 643              		.align	1
 644              		.global	sim7672_start_LTE
 645              		.syntax unified
 646              		.thumb
 647              		.thumb_func
 649              	sim7672_start_LTE:
 650              	.LFB75:
 143:Core/Src/sim4g_lte.c ****     // // check connection  "AT+CGATT=1\r\n"
 651              		.loc 1 143 1 view -0
 652              		.cfi_startproc
 653              		@ args = 0, pretend = 0, frame = 0
 654              		@ frame_needed = 0, uses_anonymous_args = 0
 655 0000 08B5     		push	{r3, lr}
 656              	.LCFI8:
 657              		.cfi_def_cfa_offset 8
 658              		.cfi_offset 3, -8
 659              		.cfi_offset 14, -4
 157:Core/Src/sim4g_lte.c ****     {
 660              		.loc 1 157 5 view .LVU106
 157:Core/Src/sim4g_lte.c ****     {
 661              		.loc 1 157 9 is_stmt 0 view .LVU107
 662 0002 C822     		movs	r2, #200
 663 0004 0549     		ldr	r1, .L51
 664 0006 0648     		ldr	r0, .L51+4
 665 0008 FFF7FEFF 		bl	sim7672_send_command
 666              	.LVL61:
 157:Core/Src/sim4g_lte.c ****     {
 667              		.loc 1 157 8 view .LVU108
 668 000c 0128     		cmp	r0, #1
 669 000e 03D1     		bne	.L50
 161:Core/Src/sim4g_lte.c ****     // // select network LTE
 670              		.loc 1 161 5 is_stmt 1 view .LVU109
 671 0010 6420     		movs	r0, #100
 672 0012 FFF7FEFF 		bl	HAL_Delay
 673              	.LVL62:
 192:Core/Src/sim4g_lte.c **** 
 674              		.loc 1 192 1 is_stmt 0 view .LVU110
 675 0016 08BD     		pop	{r3, pc}
 676              	.L50:
 159:Core/Src/sim4g_lte.c ****     }
 677              		.loc 1 159 9 is_stmt 1 view .LVU111
 678 0018 FFF7FEFF 		bl	sim7672_errorHandle
 679              	.LVL63:
 680              	.L52:
 681              		.align	2
 682              	.L51:
 683 001c 10000000 		.word	.LC4
 684 0020 00000000 		.word	.LC9
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 18


 685              		.cfi_endproc
 686              	.LFE75:
 688              		.section	.rodata.sim7672_check_signalStrength.str1.4,"aMS",%progbits,1
 689              		.align	2
 690              	.LC10:
 691 0000 41542B43 		.ascii	"AT+CSQ\015\012\000"
 691      53510D0A 
 691      00
 692 0009 000000   		.align	2
 693              	.LC11:
 694 000c 2B435351 		.ascii	"+CSQ: %i,\000"
 694      3A202569 
 694      2C00
 695              		.section	.text.sim7672_check_signalStrength,"ax",%progbits
 696              		.align	1
 697              		.global	sim7672_check_signalStrength
 698              		.syntax unified
 699              		.thumb
 700              		.thumb_func
 702              	sim7672_check_signalStrength:
 703              	.LFB76:
 195:Core/Src/sim4g_lte.c ****     if (sim7672_send_command("AT+CSQ\r\n", "\r\n",TIME_VERY_SHORT) != SIM_TRUE)
 704              		.loc 1 195 1 view -0
 705              		.cfi_startproc
 706              		@ args = 0, pretend = 0, frame = 0
 707              		@ frame_needed = 0, uses_anonymous_args = 0
 708 0000 10B5     		push	{r4, lr}
 709              	.LCFI9:
 710              		.cfi_def_cfa_offset 8
 711              		.cfi_offset 4, -8
 712              		.cfi_offset 14, -4
 196:Core/Src/sim4g_lte.c ****     {
 713              		.loc 1 196 5 view .LVU113
 196:Core/Src/sim4g_lte.c ****     {
 714              		.loc 1 196 9 is_stmt 0 view .LVU114
 715 0002 C822     		movs	r2, #200
 716 0004 0849     		ldr	r1, .L57
 717 0006 0948     		ldr	r0, .L57+4
 718 0008 FFF7FEFF 		bl	sim7672_send_command
 719              	.LVL64:
 196:Core/Src/sim4g_lte.c ****     {
 720              		.loc 1 196 8 view .LVU115
 721 000c 0128     		cmp	r0, #1
 722 000e 08D1     		bne	.L56
 200:Core/Src/sim4g_lte.c ****     return sim7672.signalQuality;
 723              		.loc 1 200 5 is_stmt 1 view .LVU116
 724 0010 074C     		ldr	r4, .L57+8
 725 0012 04F10C02 		add	r2, r4, #12
 726 0016 0749     		ldr	r1, .L57+12
 727 0018 0748     		ldr	r0, .L57+16
 728 001a FFF7FEFF 		bl	sscanf
 729              	.LVL65:
 201:Core/Src/sim4g_lte.c **** }
 730              		.loc 1 201 5 view .LVU117
 202:Core/Src/sim4g_lte.c **** 
 731              		.loc 1 202 1 is_stmt 0 view .LVU118
 732 001e 207B     		ldrb	r0, [r4, #12]	@ zero_extendqisi2
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 19


 733 0020 10BD     		pop	{r4, pc}
 734              	.L56:
 198:Core/Src/sim4g_lte.c ****     }
 735              		.loc 1 198 9 is_stmt 1 view .LVU119
 736 0022 FFF7FEFF 		bl	sim7672_errorHandle
 737              	.LVL66:
 738              	.L58:
 739 0026 00BF     		.align	2
 740              	.L57:
 741 0028 00000000 		.word	.LC1
 742 002c 00000000 		.word	.LC10
 743 0030 00000000 		.word	.LANCHOR5
 744 0034 0C000000 		.word	.LC11
 745 0038 00000000 		.word	.LANCHOR0
 746              		.cfi_endproc
 747              	.LFE76:
 749              		.section	.rodata.sim7672_checkSIMCard.str1.4,"aMS",%progbits,1
 750              		.align	2
 751              	.LC12:
 752 0000 52454144 		.ascii	"READY\015\012\000"
 752      590D0A00 
 753              		.align	2
 754              	.LC13:
 755 0008 41542B43 		.ascii	"AT+CPIN?\015\012\000"
 755      50494E3F 
 755      0D0A00
 756              		.section	.text.sim7672_checkSIMCard,"ax",%progbits
 757              		.align	1
 758              		.global	sim7672_checkSIMCard
 759              		.syntax unified
 760              		.thumb
 761              		.thumb_func
 763              	sim7672_checkSIMCard:
 764              	.LFB77:
 205:Core/Src/sim4g_lte.c ****     if (sim7672_send_command("AT+CPIN?\r\n", "READY\r\n",TIME_VERY_SHORT) != SIM_TRUE)
 765              		.loc 1 205 1 view -0
 766              		.cfi_startproc
 767              		@ args = 0, pretend = 0, frame = 0
 768              		@ frame_needed = 0, uses_anonymous_args = 0
 769 0000 08B5     		push	{r3, lr}
 770              	.LCFI10:
 771              		.cfi_def_cfa_offset 8
 772              		.cfi_offset 3, -8
 773              		.cfi_offset 14, -4
 206:Core/Src/sim4g_lte.c ****     {
 774              		.loc 1 206 5 view .LVU121
 206:Core/Src/sim4g_lte.c ****     {
 775              		.loc 1 206 9 is_stmt 0 view .LVU122
 776 0002 C822     		movs	r2, #200
 777 0004 0449     		ldr	r1, .L63
 778 0006 0548     		ldr	r0, .L63+4
 779 0008 FFF7FEFF 		bl	sim7672_send_command
 780              	.LVL67:
 206:Core/Src/sim4g_lte.c ****     {
 781              		.loc 1 206 8 view .LVU123
 782 000c 0128     		cmp	r0, #1
 783 000e 00D1     		bne	.L62
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 20


 210:Core/Src/sim4g_lte.c **** 
 784              		.loc 1 210 1 view .LVU124
 785 0010 08BD     		pop	{r3, pc}
 786              	.L62:
 208:Core/Src/sim4g_lte.c ****     }
 787              		.loc 1 208 9 is_stmt 1 view .LVU125
 788 0012 FFF7FEFF 		bl	sim7672_errorHandle
 789              	.LVL68:
 790              	.L64:
 791 0016 00BF     		.align	2
 792              	.L63:
 793 0018 00000000 		.word	.LC12
 794 001c 08000000 		.word	.LC13
 795              		.cfi_endproc
 796              	.LFE77:
 798              		.section	.rodata.sim7672_sendSMS.str1.4,"aMS",%progbits,1
 799              		.align	2
 800              	.LC14:
 801 0000 41542B43 		.ascii	"AT+CMGS=\"%s\"\015\012\000"
 801      4D47533D 
 801      22257322 
 801      0D0A00
 802 000f 00       		.align	2
 803              	.LC15:
 804 0010 41542B43 		.ascii	"AT+CMGF=1\015\012\000"
 804      4D47463D 
 804      310D0A00 
 805              		.align	2
 806              	.LC16:
 807 001c 3E00     		.ascii	">\000"
 808              		.section	.text.sim7672_sendSMS,"ax",%progbits
 809              		.align	1
 810              		.global	sim7672_sendSMS
 811              		.syntax unified
 812              		.thumb
 813              		.thumb_func
 815              	sim7672_sendSMS:
 816              	.LVL69:
 817              	.LFB78:
 213:Core/Src/sim4g_lte.c ****     char smsATCommand[50] = {0};
 818              		.loc 1 213 1 view -0
 819              		.cfi_startproc
 820              		@ args = 0, pretend = 0, frame = 56
 821              		@ frame_needed = 0, uses_anonymous_args = 0
 213:Core/Src/sim4g_lte.c ****     char smsATCommand[50] = {0};
 822              		.loc 1 213 1 is_stmt 0 view .LVU127
 823 0000 70B5     		push	{r4, r5, r6, lr}
 824              	.LCFI11:
 825              		.cfi_def_cfa_offset 16
 826              		.cfi_offset 4, -16
 827              		.cfi_offset 5, -12
 828              		.cfi_offset 6, -8
 829              		.cfi_offset 14, -4
 830 0002 8EB0     		sub	sp, sp, #56
 831              	.LCFI12:
 832              		.cfi_def_cfa_offset 72
 833 0004 0446     		mov	r4, r0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 21


 834 0006 0E46     		mov	r6, r1
 214:Core/Src/sim4g_lte.c ****     char endSMS[2] = {0};
 835              		.loc 1 214 5 is_stmt 1 view .LVU128
 214:Core/Src/sim4g_lte.c ****     char endSMS[2] = {0};
 836              		.loc 1 214 10 is_stmt 0 view .LVU129
 837 0008 0025     		movs	r5, #0
 838 000a 0195     		str	r5, [sp, #4]
 839 000c 2E22     		movs	r2, #46
 840 000e 2946     		mov	r1, r5
 841              	.LVL70:
 214:Core/Src/sim4g_lte.c ****     char endSMS[2] = {0};
 842              		.loc 1 214 10 view .LVU130
 843 0010 02A8     		add	r0, sp, #8
 844              	.LVL71:
 214:Core/Src/sim4g_lte.c ****     char endSMS[2] = {0};
 845              		.loc 1 214 10 view .LVU131
 846 0012 FFF7FEFF 		bl	memset
 847              	.LVL72:
 215:Core/Src/sim4g_lte.c ****     endSMS[0] = 0x1A;
 848              		.loc 1 215 5 is_stmt 1 view .LVU132
 215:Core/Src/sim4g_lte.c ****     endSMS[0] = 0x1A;
 849              		.loc 1 215 10 is_stmt 0 view .LVU133
 850 0016 ADF80050 		strh	r5, [sp]	@ movhi
 216:Core/Src/sim4g_lte.c ****     endSMS[1] = '\0';
 851              		.loc 1 216 5 is_stmt 1 view .LVU134
 216:Core/Src/sim4g_lte.c ****     endSMS[1] = '\0';
 852              		.loc 1 216 15 is_stmt 0 view .LVU135
 853 001a 1A23     		movs	r3, #26
 854 001c 8DF80030 		strb	r3, [sp]
 217:Core/Src/sim4g_lte.c ****     sprintf(smsATCommand, "AT+CMGS=\"%s\"\r\n", simNumber);
 855              		.loc 1 217 5 is_stmt 1 view .LVU136
 218:Core/Src/sim4g_lte.c ****     //set text mode
 856              		.loc 1 218 5 view .LVU137
 857 0020 2246     		mov	r2, r4
 858 0022 1349     		ldr	r1, .L73
 859 0024 01A8     		add	r0, sp, #4
 860 0026 FFF7FEFF 		bl	sprintf
 861              	.LVL73:
 220:Core/Src/sim4g_lte.c ****     {
 862              		.loc 1 220 5 view .LVU138
 220:Core/Src/sim4g_lte.c ****     {
 863              		.loc 1 220 8 is_stmt 0 view .LVU139
 864 002a C822     		movs	r2, #200
 865 002c 1149     		ldr	r1, .L73+4
 866 002e 1248     		ldr	r0, .L73+8
 867 0030 FFF7FEFF 		bl	sim7672_send_command
 868              	.LVL74:
 220:Core/Src/sim4g_lte.c ****     {
 869              		.loc 1 220 7 view .LVU140
 870 0034 0128     		cmp	r0, #1
 871 0036 15D1     		bne	.L70
 224:Core/Src/sim4g_lte.c ****     if(sim7672_send_command(smsATCommand,">",TIME_VERY_SHORT)!=SIM_TRUE)
 872              		.loc 1 224 5 is_stmt 1 view .LVU141
 873 0038 6420     		movs	r0, #100
 874 003a FFF7FEFF 		bl	HAL_Delay
 875              	.LVL75:
 225:Core/Src/sim4g_lte.c ****     {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 22


 876              		.loc 1 225 5 view .LVU142
 225:Core/Src/sim4g_lte.c ****     {
 877              		.loc 1 225 8 is_stmt 0 view .LVU143
 878 003e C822     		movs	r2, #200
 879 0040 0E49     		ldr	r1, .L73+12
 880 0042 01A8     		add	r0, sp, #4
 881 0044 FFF7FEFF 		bl	sim7672_send_command
 882              	.LVL76:
 225:Core/Src/sim4g_lte.c ****     {
 883              		.loc 1 225 7 view .LVU144
 884 0048 0128     		cmp	r0, #1
 885 004a 0DD1     		bne	.L71
 229:Core/Src/sim4g_lte.c ****     if(sim7672_send_command(endSMS,"OK\r\n",TIME_VERY_SHORT)!=SIM_TRUE)
 886              		.loc 1 229 5 is_stmt 1 view .LVU145
 887 004c 3046     		mov	r0, r6
 888 004e FFF7FEFF 		bl	sim7672_sendcmd_notresp
 889              	.LVL77:
 230:Core/Src/sim4g_lte.c ****     {
 890              		.loc 1 230 5 view .LVU146
 230:Core/Src/sim4g_lte.c ****     {
 891              		.loc 1 230 8 is_stmt 0 view .LVU147
 892 0052 C822     		movs	r2, #200
 893 0054 0749     		ldr	r1, .L73+4
 894 0056 6846     		mov	r0, sp
 895 0058 FFF7FEFF 		bl	sim7672_send_command
 896              	.LVL78:
 230:Core/Src/sim4g_lte.c ****     {
 897              		.loc 1 230 7 view .LVU148
 898 005c 0128     		cmp	r0, #1
 899 005e 05D1     		bne	.L72
 234:Core/Src/sim4g_lte.c **** 
 900              		.loc 1 234 1 view .LVU149
 901 0060 0EB0     		add	sp, sp, #56
 902              	.LCFI13:
 903              		.cfi_remember_state
 904              		.cfi_def_cfa_offset 16
 905              		@ sp needed
 906 0062 70BD     		pop	{r4, r5, r6, pc}
 907              	.LVL79:
 908              	.L70:
 909              	.LCFI14:
 910              		.cfi_restore_state
 222:Core/Src/sim4g_lte.c ****     }
 911              		.loc 1 222 9 is_stmt 1 view .LVU150
 912 0064 FFF7FEFF 		bl	sim7672_errorHandle
 913              	.LVL80:
 914              	.L71:
 227:Core/Src/sim4g_lte.c ****     }
 915              		.loc 1 227 9 view .LVU151
 916 0068 FFF7FEFF 		bl	sim7672_errorHandle
 917              	.LVL81:
 918              	.L72:
 232:Core/Src/sim4g_lte.c ****     }
 919              		.loc 1 232 9 view .LVU152
 920 006c FFF7FEFF 		bl	sim7672_errorHandle
 921              	.LVL82:
 922              	.L74:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 23


 923              		.align	2
 924              	.L73:
 925 0070 00000000 		.word	.LC14
 926 0074 10000000 		.word	.LC4
 927 0078 10000000 		.word	.LC15
 928 007c 1C000000 		.word	.LC16
 929              		.cfi_endproc
 930              	.LFE78:
 932              		.global	sim7672
 933              		.section	.rodata.str1.4,"aMS",%progbits,1
 934              		.align	2
 935              	.LC17:
 936 0000 6D2D7761 		.ascii	"m-wap\000"
 936      7000
 937 0006 0000     		.align	2
 938              	.LC18:
 939 0008 6D6D7300 		.ascii	"mms\000"
 940              		.global	iswaiting4response
 941              		.global	simRxIndex
 942              		.global	simRxResponse
 943              		.global	simRxCplt
 944              		.global	simRxData
 945              		.global	simRxBuf
 946              		.section	.bss.simRxBuf,"aw",%nobits
 947              		.align	2
 948              		.set	.LANCHOR1,. + 0
 951              	simRxBuf:
 952 0000 00000000 		.space	200
 952      00000000 
 952      00000000 
 952      00000000 
 952      00000000 
 953              		.section	.bss.simRxCplt,"aw",%nobits
 956              	simRxCplt:
 957 0000 00       		.space	1
 958              		.section	.bss.simRxData,"aw",%nobits
 959              		.set	.LANCHOR3,. + 0
 962              	simRxData:
 963 0000 00       		.space	1
 964              		.section	.bss.simRxIndex,"aw",%nobits
 965              		.align	2
 966              		.set	.LANCHOR2,. + 0
 969              	simRxIndex:
 970 0000 00000000 		.space	4
 971              		.section	.bss.simRxResponse,"aw",%nobits
 972              		.align	2
 973              		.set	.LANCHOR0,. + 0
 976              	simRxResponse:
 977 0000 00000000 		.space	200
 977      00000000 
 977      00000000 
 977      00000000 
 977      00000000 
 978              		.section	.data.iswaiting4response,"aw"
 979              		.set	.LANCHOR4,. + 0
 982              	iswaiting4response:
 983 0000 01       		.byte	1
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 24


 984              		.section	.data.sim7672,"aw"
 985              		.align	2
 986              		.set	.LANCHOR5,. + 0
 989              	sim7672:
 990 0000 00000000 		.word	.LC17
 991 0004 08000000 		.word	.LC18
 992 0008 08000000 		.word	.LC18
 993 000c 00       		.byte	0
 994 000d 00       		.byte	0
 995 000e 0000     		.space	2
 996              		.text
 997              	.Letext0:
 998              		.file 2 "d:\\10 2021.10\\arm-none-eabi\\include\\machine\\_default_types.h"
 999              		.file 3 "d:\\10 2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 1000              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 1001              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1002              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1003              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1004              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 1005              		.file 9 "Core/Inc/sim4g_lte.h"
 1006              		.file 10 "Core/Inc/debug.h"
 1007              		.file 11 "d:\\10 2021.10\\arm-none-eabi\\include\\stdio.h"
 1008              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 1009              		.file 13 "d:\\10 2021.10\\arm-none-eabi\\include\\string.h"
 1010              		.file 14 "<built-in>"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 sim4g_lte.c
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:18     .rodata.sim7672_reset.str1.4:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:22     .text.sim7672_reset:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:28     .text.sim7672_reset:00000000 sim7672_reset
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:76     .text.sim7672_reset:00000040 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:82     .text.sim7672_pwrOff:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:88     .text.sim7672_pwrOff:00000000 sim7672_pwrOff
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:114    .text.sim7672_pwrOff:00000018 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:119    .text.sim7672_pwrOn:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:125    .text.sim7672_pwrOn:00000000 sim7672_pwrOn
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:151    .text.sim7672_pwrOn:00000018 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:156    .text.sim7672_sendcmd_notresp:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:162    .text.sim7672_sendcmd_notresp:00000000 sim7672_sendcmd_notresp
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:194    .text.sim7672_sendcmd_notresp:00000018 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:199    .text.sim7672_send_command:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:205    .text.sim7672_send_command:00000000 sim7672_send_command
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:356    .text.sim7672_send_command:000000b4 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:366    .rodata.sim7672_callback.str1.4:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:370    .text.sim7672_callback:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:376    .text.sim7672_callback:00000000 sim7672_callback
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:440    .text.sim7672_callback:00000048 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:449    .rodata.sim7672_errorHandle.str1.4:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:453    .text.sim7672_errorHandle:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:459    .text.sim7672_errorHandle:00000000 sim7672_errorHandle
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:483    .text.sim7672_errorHandle:0000000c $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:488    .rodata.sim7672_init.str1.4:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:507    .text.sim7672_init:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:513    .text.sim7672_init:00000000 sim7672_init
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:628    .text.sim7672_init:0000009c $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:639    .rodata.sim7672_start_LTE.str1.4:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:643    .text.sim7672_start_LTE:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:649    .text.sim7672_start_LTE:00000000 sim7672_start_LTE
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:683    .text.sim7672_start_LTE:0000001c $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:689    .rodata.sim7672_check_signalStrength.str1.4:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:696    .text.sim7672_check_signalStrength:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:702    .text.sim7672_check_signalStrength:00000000 sim7672_check_signalStrength
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:741    .text.sim7672_check_signalStrength:00000028 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:750    .rodata.sim7672_checkSIMCard.str1.4:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:757    .text.sim7672_checkSIMCard:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:763    .text.sim7672_checkSIMCard:00000000 sim7672_checkSIMCard
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:793    .text.sim7672_checkSIMCard:00000018 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:799    .rodata.sim7672_sendSMS.str1.4:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:809    .text.sim7672_sendSMS:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:815    .text.sim7672_sendSMS:00000000 sim7672_sendSMS
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:925    .text.sim7672_sendSMS:00000070 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:989    .data.sim7672:00000000 sim7672
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:934    .rodata.str1.4:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:982    .data.iswaiting4response:00000000 iswaiting4response
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:969    .bss.simRxIndex:00000000 simRxIndex
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:976    .bss.simRxResponse:00000000 simRxResponse
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:956    .bss.simRxCplt:00000000 simRxCplt
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:962    .bss.simRxData:00000000 simRxData
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:951    .bss.simRxBuf:00000000 simRxBuf
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:947    .bss.simRxBuf:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:957    .bss.simRxCplt:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:963    .bss.simRxData:00000000 $d
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s 			page 26


C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:965    .bss.simRxIndex:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:972    .bss.simRxResponse:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccR11cNJ.s:985    .data.sim7672:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_Delay
log_data
strlen
HAL_UART_Transmit
huart1
memset
HAL_GetTick
HAL_UART_Receive_IT
memcpy
strstr
sscanf
sprintf
