
Prova_pulita.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011d14  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e4  08011fb8  08011fb8  00012fb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801259c  0801259c  0001359c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080125a4  080125a4  000135a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080125a8  080125a8  000135a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000510  24000000  080125ac  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004f50  24000510  08012abc  00014510  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24005460  08012abc  00015460  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00014510  2**0
                  CONTENTS, READONLY
 10 .debug_info   000284a1  00000000  00000000  0001453e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00005193  00000000  00000000  0003c9df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001d28  00000000  00000000  00041b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001675  00000000  00000000  000438a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00007966  00000000  00000000  00044f15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002902e  00000000  00000000  0004c87b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001777b6  00000000  00000000  000758a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001ed05f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008c9c  00000000  00000000  001ed0a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006a  00000000  00000000  001f5d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000510 	.word	0x24000510
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011f9c 	.word	0x08011f9c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000514 	.word	0x24000514
 80002dc:	08011f9c 	.word	0x08011f9c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <calculate_pec>:
} pec_register_t;

// Calcola il PEC per un array di dati


uint16_t calculate_pec(uint8_t *data, uint8_t len) {
 8000aa4:	b480      	push	{r7}
 8000aa6:	b085      	sub	sp, #20
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	460b      	mov	r3, r1
 8000aae:	70fb      	strb	r3, [r7, #3]
    uint16_t pec = 0x0010; // Valore iniziale
 8000ab0:	2310      	movs	r3, #16
 8000ab2:	81fb      	strh	r3, [r7, #14]

    for (uint8_t i = 0; i < len; i++) {
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	737b      	strb	r3, [r7, #13]
 8000ab8:	e056      	b.n	8000b68 <calculate_pec+0xc4>
        uint8_t byte = data[i];
 8000aba:	7b7b      	ldrb	r3, [r7, #13]
 8000abc:	687a      	ldr	r2, [r7, #4]
 8000abe:	4413      	add	r3, r2
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	733b      	strb	r3, [r7, #12]

        for (uint8_t bit = 0; bit < 8; bit++) {
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	72fb      	strb	r3, [r7, #11]
 8000ac8:	e048      	b.n	8000b5c <calculate_pec+0xb8>
            uint8_t din = (byte >> 7) & 0x01;
 8000aca:	7b3b      	ldrb	r3, [r7, #12]
 8000acc:	09db      	lsrs	r3, r3, #7
 8000ace:	72bb      	strb	r3, [r7, #10]
            byte <<= 1;
 8000ad0:	7b3b      	ldrb	r3, [r7, #12]
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	733b      	strb	r3, [r7, #12]

            uint8_t in0 = din ^ ((pec >> 14) & 0x01);
 8000ad6:	89fb      	ldrh	r3, [r7, #14]
 8000ad8:	0b9b      	lsrs	r3, r3, #14
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	b25b      	sxtb	r3, r3
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	b25a      	sxtb	r2, r3
 8000ae4:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8000ae8:	4053      	eors	r3, r2
 8000aea:	b25b      	sxtb	r3, r3
 8000aec:	727b      	strb	r3, [r7, #9]

            pec <<= 1;
 8000aee:	89fb      	ldrh	r3, [r7, #14]
 8000af0:	005b      	lsls	r3, r3, #1
 8000af2:	81fb      	strh	r3, [r7, #14]

            if (in0) pec ^= (1 << 0);
 8000af4:	7a7b      	ldrb	r3, [r7, #9]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d003      	beq.n	8000b02 <calculate_pec+0x5e>
 8000afa:	89fb      	ldrh	r3, [r7, #14]
 8000afc:	f083 0301 	eor.w	r3, r3, #1
 8000b00:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 3);
 8000b02:	7a7b      	ldrb	r3, [r7, #9]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d003      	beq.n	8000b10 <calculate_pec+0x6c>
 8000b08:	89fb      	ldrh	r3, [r7, #14]
 8000b0a:	f083 0308 	eor.w	r3, r3, #8
 8000b0e:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 4);
 8000b10:	7a7b      	ldrb	r3, [r7, #9]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d003      	beq.n	8000b1e <calculate_pec+0x7a>
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	f083 0310 	eor.w	r3, r3, #16
 8000b1c:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 7);
 8000b1e:	7a7b      	ldrb	r3, [r7, #9]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d003      	beq.n	8000b2c <calculate_pec+0x88>
 8000b24:	89fb      	ldrh	r3, [r7, #14]
 8000b26:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 8000b2a:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 8);
 8000b2c:	7a7b      	ldrb	r3, [r7, #9]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d003      	beq.n	8000b3a <calculate_pec+0x96>
 8000b32:	89fb      	ldrh	r3, [r7, #14]
 8000b34:	f483 7380 	eor.w	r3, r3, #256	@ 0x100
 8000b38:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 10);
 8000b3a:	7a7b      	ldrb	r3, [r7, #9]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d003      	beq.n	8000b48 <calculate_pec+0xa4>
 8000b40:	89fb      	ldrh	r3, [r7, #14]
 8000b42:	f483 6380 	eor.w	r3, r3, #1024	@ 0x400
 8000b46:	81fb      	strh	r3, [r7, #14]
            if (in0) pec ^= (1 << 14);
 8000b48:	7a7b      	ldrb	r3, [r7, #9]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d003      	beq.n	8000b56 <calculate_pec+0xb2>
 8000b4e:	89fb      	ldrh	r3, [r7, #14]
 8000b50:	f483 4380 	eor.w	r3, r3, #16384	@ 0x4000
 8000b54:	81fb      	strh	r3, [r7, #14]
        for (uint8_t bit = 0; bit < 8; bit++) {
 8000b56:	7afb      	ldrb	r3, [r7, #11]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	72fb      	strb	r3, [r7, #11]
 8000b5c:	7afb      	ldrb	r3, [r7, #11]
 8000b5e:	2b07      	cmp	r3, #7
 8000b60:	d9b3      	bls.n	8000aca <calculate_pec+0x26>
    for (uint8_t i = 0; i < len; i++) {
 8000b62:	7b7b      	ldrb	r3, [r7, #13]
 8000b64:	3301      	adds	r3, #1
 8000b66:	737b      	strb	r3, [r7, #13]
 8000b68:	7b7a      	ldrb	r2, [r7, #13]
 8000b6a:	78fb      	ldrb	r3, [r7, #3]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	d3a4      	bcc.n	8000aba <calculate_pec+0x16>
        }
    }

    return (pec & 0x7FFF) << 1;
 8000b70:	89fb      	ldrh	r3, [r7, #14]
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	b29b      	uxth	r3, r3
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3714      	adds	r7, #20
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr

08000b82 <verify_pec>:

uint8_t verify_pec(uint8_t *data, uint8_t len, uint16_t received_pec) {
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b084      	sub	sp, #16
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
 8000b8a:	460b      	mov	r3, r1
 8000b8c:	70fb      	strb	r3, [r7, #3]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	803b      	strh	r3, [r7, #0]
    uint16_t calculated_pec = calculate_pec(data, len);
 8000b92:	78fb      	ldrb	r3, [r7, #3]
 8000b94:	4619      	mov	r1, r3
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ff84 	bl	8000aa4 <calculate_pec>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	81fb      	strh	r3, [r7, #14]
    return (calculated_pec == received_pec);
 8000ba0:	89fa      	ldrh	r2, [r7, #14]
 8000ba2:	883b      	ldrh	r3, [r7, #0]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	bf0c      	ite	eq
 8000ba8:	2301      	moveq	r3, #1
 8000baa:	2300      	movne	r3, #0
 8000bac:	b2db      	uxtb	r3, r3
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <LTC6811_adcv>:
uint16_t LTC6811_adcv(
  uint8_t MD, //ADC Mode
  uint8_t DCP, //Discharge Permit
  uint8_t CH //Cell Channels to be measured
  )
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	b085      	sub	sp, #20
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	71fb      	strb	r3, [r7, #7]
 8000bc0:	460b      	mov	r3, r1
 8000bc2:	71bb      	strb	r3, [r7, #6]
 8000bc4:	4613      	mov	r3, r2
 8000bc6:	717b      	strb	r3, [r7, #5]
	uint16_t cmd = (1<<9) + (MD<<7) + 0x60 + (DCP<<4) + CH;
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	01db      	lsls	r3, r3, #7
 8000bce:	b29a      	uxth	r2, r3
 8000bd0:	79bb      	ldrb	r3, [r7, #6]
 8000bd2:	b29b      	uxth	r3, r3
 8000bd4:	011b      	lsls	r3, r3, #4
 8000bd6:	b29b      	uxth	r3, r3
 8000bd8:	4413      	add	r3, r2
 8000bda:	b29a      	uxth	r2, r3
 8000bdc:	797b      	ldrb	r3, [r7, #5]
 8000bde:	b29b      	uxth	r3, r3
 8000be0:	4413      	add	r3, r2
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8000be8:	81fb      	strh	r3, [r7, #14]
	return cmd;
 8000bea:	89fb      	ldrh	r3, [r7, #14]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3714      	adds	r7, #20
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr

08000bf8 <LTC6811_adax>:
//Creo il comando per ADC voltage
uint16_t LTC6811_adax(
  uint8_t MD, //ADC Mode
  uint8_t CHG //GPIO Channels to be measured
  )
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	460a      	mov	r2, r1
 8000c02:	71fb      	strb	r3, [r7, #7]
 8000c04:	4613      	mov	r3, r2
 8000c06:	71bb      	strb	r3, [r7, #6]
	uint16_t cmd = (1<<10) + (MD<<7) + 0x60 + CHG;
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	b29b      	uxth	r3, r3
 8000c0c:	01db      	lsls	r3, r3, #7
 8000c0e:	b29a      	uxth	r2, r3
 8000c10:	79bb      	ldrb	r3, [r7, #6]
 8000c12:	b29b      	uxth	r3, r3
 8000c14:	4413      	add	r3, r2
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	f503 638c 	add.w	r3, r3, #1120	@ 0x460
 8000c1c:	81fb      	strh	r3, [r7, #14]
	return cmd;
 8000c1e:	89fb      	ldrh	r3, [r7, #14]
}
 8000c20:	4618      	mov	r0, r3
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <ltc6811_send_command>:

//Funzioni di invio dati
// Invia comando all'LTC6811
HAL_StatusTypeDef ltc6811_send_command(uint16_t command)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	80fb      	strh	r3, [r7, #6]
	uint8_t tx_data[4];
   // uint8_t rx_data[4];

    // Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000c36:	88fb      	ldrh	r3, [r7, #6]
 8000c38:	0a1b      	lsrs	r3, r3, #8
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	723b      	strb	r3, [r7, #8]
    tx_data[1] = command & 0xFF;        // CMD1
 8000c40:	88fb      	ldrh	r3, [r7, #6]
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	727b      	strb	r3, [r7, #9]

    uint16_t pec = calculate_pec(tx_data, 2);
 8000c46:	f107 0308 	add.w	r3, r7, #8
 8000c4a:	2102      	movs	r1, #2
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f7ff ff29 	bl	8000aa4 <calculate_pec>
 8000c52:	4603      	mov	r3, r0
 8000c54:	81fb      	strh	r3, [r7, #14]
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000c56:	89fb      	ldrh	r3, [r7, #14]
 8000c58:	0a1b      	lsrs	r3, r3, #8
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	72bb      	strb	r3, [r7, #10]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000c60:	89fb      	ldrh	r3, [r7, #14]
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	72fb      	strb	r3, [r7, #11]

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c6c:	480b      	ldr	r0, [pc, #44]	@ (8000c9c <ltc6811_send_command+0x70>)
 8000c6e:	f003 f951 	bl	8003f14 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi3, tx_data, 4, HAL_MAX_DELAY);
 8000c72:	f107 0108 	add.w	r1, r7, #8
 8000c76:	f04f 33ff 	mov.w	r3, #4294967295
 8000c7a:	2204      	movs	r2, #4
 8000c7c:	4808      	ldr	r0, [pc, #32]	@ (8000ca0 <ltc6811_send_command+0x74>)
 8000c7e:	f006 f957 	bl	8006f30 <HAL_SPI_Transmit>
 8000c82:	4603      	mov	r3, r0
 8000c84:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000c86:	2201      	movs	r2, #1
 8000c88:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c8c:	4803      	ldr	r0, [pc, #12]	@ (8000c9c <ltc6811_send_command+0x70>)
 8000c8e:	f003 f941 	bl	8003f14 <HAL_GPIO_WritePin>

    return status;
 8000c92:	7b7b      	ldrb	r3, [r7, #13]
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3710      	adds	r7, #16
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	58020c00 	.word	0x58020c00
 8000ca0:	240006a0 	.word	0x240006a0

08000ca4 <ltc6811_write_data>:

// Scrive dati all'LTC6811 (per comandi WRCFGA, WRPWM, etc.)
HAL_StatusTypeDef ltc6811_write_data(uint16_t command, uint8_t *data, uint8_t data_len)
{
 8000ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ca8:	b091      	sub	sp, #68	@ 0x44
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	4603      	mov	r3, r0
 8000cae:	60b9      	str	r1, [r7, #8]
 8000cb0:	81fb      	strh	r3, [r7, #14]
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	737b      	strb	r3, [r7, #13]
 8000cb6:	466b      	mov	r3, sp
 8000cb8:	461e      	mov	r6, r3
	uint8_t tx_data[4];

// Prepara comando + PEC
    tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000cba:	89fb      	ldrh	r3, [r7, #14]
 8000cbc:	0a1b      	lsrs	r3, r3, #8
 8000cbe:	b29b      	uxth	r3, r3
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	753b      	strb	r3, [r7, #20]
    tx_data[1] = command & 0xFF;        // CMD1
 8000cc4:	89fb      	ldrh	r3, [r7, #14]
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	757b      	strb	r3, [r7, #21]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000cca:	f107 0314 	add.w	r3, r7, #20
 8000cce:	2102      	movs	r1, #2
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff fee7 	bl	8000aa4 <calculate_pec>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	867b      	strh	r3, [r7, #50]	@ 0x32
    tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000cda:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000cdc:	0a1b      	lsrs	r3, r3, #8
 8000cde:	b29b      	uxth	r3, r3
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	75bb      	strb	r3, [r7, #22]
    tx_data[3] = pec & 0xFF;            // PEC1
 8000ce4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	75fb      	strb	r3, [r7, #23]

    uint8_t tx_buffer[data_len + 2];
 8000cea:	7b7b      	ldrb	r3, [r7, #13]
 8000cec:	1c99      	adds	r1, r3, #2
 8000cee:	1e4b      	subs	r3, r1, #1
 8000cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000cf2:	460a      	mov	r2, r1
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	603a      	str	r2, [r7, #0]
 8000cf8:	607b      	str	r3, [r7, #4]
 8000cfa:	f04f 0200 	mov.w	r2, #0
 8000cfe:	f04f 0300 	mov.w	r3, #0
 8000d02:	6878      	ldr	r0, [r7, #4]
 8000d04:	00c3      	lsls	r3, r0, #3
 8000d06:	6838      	ldr	r0, [r7, #0]
 8000d08:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000d0c:	6838      	ldr	r0, [r7, #0]
 8000d0e:	00c2      	lsls	r2, r0, #3
 8000d10:	460a      	mov	r2, r1
 8000d12:	2300      	movs	r3, #0
 8000d14:	4692      	mov	sl, r2
 8000d16:	469b      	mov	fp, r3
 8000d18:	f04f 0200 	mov.w	r2, #0
 8000d1c:	f04f 0300 	mov.w	r3, #0
 8000d20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000d24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000d28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000d2c:	460b      	mov	r3, r1
 8000d2e:	3307      	adds	r3, #7
 8000d30:	08db      	lsrs	r3, r3, #3
 8000d32:	00db      	lsls	r3, r3, #3
 8000d34:	ebad 0d03 	sub.w	sp, sp, r3
 8000d38:	466b      	mov	r3, sp
 8000d3a:	3300      	adds	r3, #0
 8000d3c:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Copia dati
    for (int i = 0; i < data_len; i++) {
 8000d3e:	2300      	movs	r3, #0
 8000d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d42:	e00b      	b.n	8000d5c <ltc6811_write_data+0xb8>
        tx_buffer[i] = data[i];
 8000d44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	4413      	add	r3, r2
 8000d4a:	7819      	ldrb	r1, [r3, #0]
 8000d4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d50:	4413      	add	r3, r2
 8000d52:	460a      	mov	r2, r1
 8000d54:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < data_len; i++) {
 8000d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d58:	3301      	adds	r3, #1
 8000d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d5c:	7b7b      	ldrb	r3, [r7, #13]
 8000d5e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000d60:	429a      	cmp	r2, r3
 8000d62:	dbef      	blt.n	8000d44 <ltc6811_write_data+0xa0>
    }

    // Calcola e aggiungi PEC
    uint16_t pec1 = calculate_pec(data, data_len);
 8000d64:	7b7b      	ldrb	r3, [r7, #13]
 8000d66:	4619      	mov	r1, r3
 8000d68:	68b8      	ldr	r0, [r7, #8]
 8000d6a:	f7ff fe9b 	bl	8000aa4 <calculate_pec>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	84fb      	strh	r3, [r7, #38]	@ 0x26
    tx_buffer[data_len] = (pec1 >> 8) & 0xFF;
 8000d72:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000d74:	0a1b      	lsrs	r3, r3, #8
 8000d76:	b29a      	uxth	r2, r3
 8000d78:	7b7b      	ldrb	r3, [r7, #13]
 8000d7a:	b2d1      	uxtb	r1, r2
 8000d7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d7e:	54d1      	strb	r1, [r2, r3]
    tx_buffer[data_len + 1] = pec1 & 0xFF;
 8000d80:	7b7b      	ldrb	r3, [r7, #13]
 8000d82:	3301      	adds	r3, #1
 8000d84:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8000d86:	b2d1      	uxtb	r1, r2
 8000d88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d8a:	54d1      	strb	r1, [r2, r3]

    uint8_t tx_send[data_len + 6];
 8000d8c:	7b7b      	ldrb	r3, [r7, #13]
 8000d8e:	1d99      	adds	r1, r3, #6
 8000d90:	1e4b      	subs	r3, r1, #1
 8000d92:	623b      	str	r3, [r7, #32]
 8000d94:	460a      	mov	r2, r1
 8000d96:	2300      	movs	r3, #0
 8000d98:	4690      	mov	r8, r2
 8000d9a:	4699      	mov	r9, r3
 8000d9c:	f04f 0200 	mov.w	r2, #0
 8000da0:	f04f 0300 	mov.w	r3, #0
 8000da4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000da8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000dac:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000db0:	460a      	mov	r2, r1
 8000db2:	2300      	movs	r3, #0
 8000db4:	4614      	mov	r4, r2
 8000db6:	461d      	mov	r5, r3
 8000db8:	f04f 0200 	mov.w	r2, #0
 8000dbc:	f04f 0300 	mov.w	r3, #0
 8000dc0:	00eb      	lsls	r3, r5, #3
 8000dc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000dc6:	00e2      	lsls	r2, r4, #3
 8000dc8:	460b      	mov	r3, r1
 8000dca:	3307      	adds	r3, #7
 8000dcc:	08db      	lsrs	r3, r3, #3
 8000dce:	00db      	lsls	r3, r3, #3
 8000dd0:	ebad 0d03 	sub.w	sp, sp, r3
 8000dd4:	466b      	mov	r3, sp
 8000dd6:	3300      	adds	r3, #0
 8000dd8:	61fb      	str	r3, [r7, #28]
    for (int i = 0; i < 4; i++) {
 8000dda:	2300      	movs	r3, #0
 8000ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000dde:	e00c      	b.n	8000dfa <ltc6811_write_data+0x156>
        tx_send[i] = tx_data[i];
 8000de0:	f107 0214 	add.w	r2, r7, #20
 8000de4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000de6:	4413      	add	r3, r2
 8000de8:	7819      	ldrb	r1, [r3, #0]
 8000dea:	69fa      	ldr	r2, [r7, #28]
 8000dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000dee:	4413      	add	r3, r2
 8000df0:	460a      	mov	r2, r1
 8000df2:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8000df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000df6:	3301      	adds	r3, #1
 8000df8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000dfc:	2b03      	cmp	r3, #3
 8000dfe:	ddef      	ble.n	8000de0 <ltc6811_write_data+0x13c>
    }
    for (int i = 0; i < data_len+2; i++) {
 8000e00:	2300      	movs	r3, #0
 8000e02:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e04:	e00a      	b.n	8000e1c <ltc6811_write_data+0x178>
        tx_send[4+i] = tx_buffer[i];
 8000e06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e08:	3304      	adds	r3, #4
 8000e0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000e0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e0e:	440a      	add	r2, r1
 8000e10:	7811      	ldrb	r1, [r2, #0]
 8000e12:	69fa      	ldr	r2, [r7, #28]
 8000e14:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < data_len+2; i++) {
 8000e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000e18:	3301      	adds	r3, #1
 8000e1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8000e1c:	7b7b      	ldrb	r3, [r7, #13]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000e22:	429a      	cmp	r2, r3
 8000e24:	ddef      	ble.n	8000e06 <ltc6811_write_data+0x162>
    }

    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000e26:	2200      	movs	r2, #0
 8000e28:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e2c:	480d      	ldr	r0, [pc, #52]	@ (8000e64 <ltc6811_write_data+0x1c0>)
 8000e2e:	f003 f871 	bl	8003f14 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi3, tx_send, data_len + 6, HAL_MAX_DELAY);
 8000e32:	7b7b      	ldrb	r3, [r7, #13]
 8000e34:	b29b      	uxth	r3, r3
 8000e36:	3306      	adds	r3, #6
 8000e38:	b29a      	uxth	r2, r3
 8000e3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e3e:	69f9      	ldr	r1, [r7, #28]
 8000e40:	4809      	ldr	r0, [pc, #36]	@ (8000e68 <ltc6811_write_data+0x1c4>)
 8000e42:	f006 f875 	bl	8006f30 <HAL_SPI_Transmit>
 8000e46:	4603      	mov	r3, r0
 8000e48:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e50:	4804      	ldr	r0, [pc, #16]	@ (8000e64 <ltc6811_write_data+0x1c0>)
 8000e52:	f003 f85f 	bl	8003f14 <HAL_GPIO_WritePin>

    return status;
 8000e56:	7efb      	ldrb	r3, [r7, #27]
 8000e58:	46b5      	mov	sp, r6
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3744      	adds	r7, #68	@ 0x44
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e64:	58020c00 	.word	0x58020c00
 8000e68:	240006a0 	.word	0x240006a0

08000e6c <ltc6811_read_data>:

// Legge dati dall'LTC6811 (per comandi RDCFGA, RDCVA, etc.)
HAL_StatusTypeDef ltc6811_read_data(uint16_t command, uint8_t *rx_data, uint8_t data_len)
{
 8000e6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000e70:	b089      	sub	sp, #36	@ 0x24
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	4603      	mov	r3, r0
 8000e76:	6039      	str	r1, [r7, #0]
 8000e78:	80fb      	strh	r3, [r7, #6]
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	717b      	strb	r3, [r7, #5]
 8000e7e:	466b      	mov	r3, sp
 8000e80:	461e      	mov	r6, r3
	uint8_t tx_data[4];

	// Prepara comando + PEC
	tx_data[0] = (command >> 8) & 0xFF; // CMD0
 8000e82:	88fb      	ldrh	r3, [r7, #6]
 8000e84:	0a1b      	lsrs	r3, r3, #8
 8000e86:	b29b      	uxth	r3, r3
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	723b      	strb	r3, [r7, #8]
	tx_data[1] = command & 0xFF;        // CMD1
 8000e8c:	88fb      	ldrh	r3, [r7, #6]
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	727b      	strb	r3, [r7, #9]

	uint16_t pec = calculate_pec(tx_data, 2);
 8000e92:	f107 0308 	add.w	r3, r7, #8
 8000e96:	2102      	movs	r1, #2
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff fe03 	bl	8000aa4 <calculate_pec>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	837b      	strh	r3, [r7, #26]
	tx_data[2] = (pec >> 8) & 0xFF;     // PEC0
 8000ea2:	8b7b      	ldrh	r3, [r7, #26]
 8000ea4:	0a1b      	lsrs	r3, r3, #8
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	72bb      	strb	r3, [r7, #10]
	tx_data[3] = pec & 0xFF;            // PEC1
 8000eac:	8b7b      	ldrh	r3, [r7, #26]
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	72fb      	strb	r3, [r7, #11]

    uint8_t rx_buffer[data_len + 2];
 8000eb2:	797b      	ldrb	r3, [r7, #5]
 8000eb4:	1c99      	adds	r1, r3, #2
 8000eb6:	1e4b      	subs	r3, r1, #1
 8000eb8:	617b      	str	r3, [r7, #20]
 8000eba:	460a      	mov	r2, r1
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4690      	mov	r8, r2
 8000ec0:	4699      	mov	r9, r3
 8000ec2:	f04f 0200 	mov.w	r2, #0
 8000ec6:	f04f 0300 	mov.w	r3, #0
 8000eca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000ece:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000ed2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000ed6:	460a      	mov	r2, r1
 8000ed8:	2300      	movs	r3, #0
 8000eda:	4614      	mov	r4, r2
 8000edc:	461d      	mov	r5, r3
 8000ede:	f04f 0200 	mov.w	r2, #0
 8000ee2:	f04f 0300 	mov.w	r3, #0
 8000ee6:	00eb      	lsls	r3, r5, #3
 8000ee8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000eec:	00e2      	lsls	r2, r4, #3
 8000eee:	460b      	mov	r3, r1
 8000ef0:	3307      	adds	r3, #7
 8000ef2:	08db      	lsrs	r3, r3, #3
 8000ef4:	00db      	lsls	r3, r3, #3
 8000ef6:	ebad 0d03 	sub.w	sp, sp, r3
 8000efa:	466b      	mov	r3, sp
 8000efc:	3300      	adds	r3, #0
 8000efe:	613b      	str	r3, [r7, #16]


    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8000f00:	2200      	movs	r2, #0
 8000f02:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f06:	4829      	ldr	r0, [pc, #164]	@ (8000fac <ltc6811_read_data+0x140>)
 8000f08:	f003 f804 	bl	8003f14 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status1 = HAL_SPI_Transmit(&hspi3, tx_data, 4, 10);
 8000f0c:	f107 0108 	add.w	r1, r7, #8
 8000f10:	230a      	movs	r3, #10
 8000f12:	2204      	movs	r2, #4
 8000f14:	4826      	ldr	r0, [pc, #152]	@ (8000fb0 <ltc6811_read_data+0x144>)
 8000f16:	f006 f80b 	bl	8006f30 <HAL_SPI_Transmit>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	73fb      	strb	r3, [r7, #15]
    HAL_StatusTypeDef status = HAL_SPI_Receive(&hspi3, rx_buffer, data_len+2, HAL_MAX_DELAY);
 8000f1e:	797b      	ldrb	r3, [r7, #5]
 8000f20:	b29b      	uxth	r3, r3
 8000f22:	3302      	adds	r3, #2
 8000f24:	b29a      	uxth	r2, r3
 8000f26:	f04f 33ff 	mov.w	r3, #4294967295
 8000f2a:	6939      	ldr	r1, [r7, #16]
 8000f2c:	4820      	ldr	r0, [pc, #128]	@ (8000fb0 <ltc6811_read_data+0x144>)
 8000f2e:	f006 f9ed 	bl	800730c <HAL_SPI_Receive>
 8000f32:	4603      	mov	r3, r0
 8000f34:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000f36:	2201      	movs	r2, #1
 8000f38:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f3c:	481b      	ldr	r0, [pc, #108]	@ (8000fac <ltc6811_read_data+0x140>)
 8000f3e:	f002 ffe9 	bl	8003f14 <HAL_GPIO_WritePin>

    if (status == HAL_OK) {
 8000f42:	7bbb      	ldrb	r3, [r7, #14]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d12a      	bne.n	8000f9e <ltc6811_read_data+0x132>
        // Copia dati (escludi PEC)
        for (int i = 0; i < data_len; i++) {
 8000f48:	2300      	movs	r3, #0
 8000f4a:	61fb      	str	r3, [r7, #28]
 8000f4c:	e00a      	b.n	8000f64 <ltc6811_read_data+0xf8>
            rx_data[i] = rx_buffer[i];
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	683a      	ldr	r2, [r7, #0]
 8000f52:	4413      	add	r3, r2
 8000f54:	6939      	ldr	r1, [r7, #16]
 8000f56:	69fa      	ldr	r2, [r7, #28]
 8000f58:	440a      	add	r2, r1
 8000f5a:	7812      	ldrb	r2, [r2, #0]
 8000f5c:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < data_len; i++) {
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	3301      	adds	r3, #1
 8000f62:	61fb      	str	r3, [r7, #28]
 8000f64:	797b      	ldrb	r3, [r7, #5]
 8000f66:	69fa      	ldr	r2, [r7, #28]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	dbf0      	blt.n	8000f4e <ltc6811_read_data+0xe2>
        }

        // Verifica PEC
        uint16_t received_pec = (rx_buffer[data_len] << 8) | rx_buffer[data_len + 1];
 8000f6c:	797b      	ldrb	r3, [r7, #5]
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	5cd3      	ldrb	r3, [r2, r3]
 8000f72:	b21b      	sxth	r3, r3
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	b21a      	sxth	r2, r3
 8000f78:	797b      	ldrb	r3, [r7, #5]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	6939      	ldr	r1, [r7, #16]
 8000f7e:	5ccb      	ldrb	r3, [r1, r3]
 8000f80:	b21b      	sxth	r3, r3
 8000f82:	4313      	orrs	r3, r2
 8000f84:	b21b      	sxth	r3, r3
 8000f86:	81bb      	strh	r3, [r7, #12]
        if (!verify_pec(rx_data, data_len, received_pec)) {
 8000f88:	89ba      	ldrh	r2, [r7, #12]
 8000f8a:	797b      	ldrb	r3, [r7, #5]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	6838      	ldr	r0, [r7, #0]
 8000f90:	f7ff fdf7 	bl	8000b82 <verify_pec>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d101      	bne.n	8000f9e <ltc6811_read_data+0x132>
            return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e000      	b.n	8000fa0 <ltc6811_read_data+0x134>
        }
    }

    return status;
 8000f9e:	7bbb      	ldrb	r3, [r7, #14]
 8000fa0:	46b5      	mov	sp, r6
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3724      	adds	r7, #36	@ 0x24
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000fac:	58020c00 	.word	0x58020c00
 8000fb0:	240006a0 	.word	0x240006a0

08000fb4 <ltc6811_set_config>:
		uint16_t uv,
		uint16_t ov,
		bool dcc[12],
		bool dcto[4]
		)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b087      	sub	sp, #28
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	4608      	mov	r0, r1
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	70fb      	strb	r3, [r7, #3]
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	70bb      	strb	r3, [r7, #2]
 8000fca:	4613      	mov	r3, r2
 8000fcc:	707b      	strb	r3, [r7, #1]

    configuration_data[0]= (refon<<2)+(dten<<1)+adcopt;
 8000fce:	78fb      	ldrb	r3, [r7, #3]
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	b2da      	uxtb	r2, r3
 8000fd4:	78bb      	ldrb	r3, [r7, #2]
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	4413      	add	r3, r2
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	787b      	ldrb	r3, [r7, #1]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	b2da      	uxtb	r2, r3
 8000fe4:	4b41      	ldr	r3, [pc, #260]	@ (80010ec <ltc6811_set_config+0x138>)
 8000fe6:	701a      	strb	r2, [r3, #0]
    // CFGR0: GPIO pull-down OFF, REFON=0, ADCOPT=0
    for(int i=0; i<5; i++)
 8000fe8:	2300      	movs	r3, #0
 8000fea:	617b      	str	r3, [r7, #20]
 8000fec:	e012      	b.n	8001014 <ltc6811_set_config+0x60>
    {
    	configuration_data[0] += (gpio[i]<<(i+3));
 8000fee:	4b3f      	ldr	r3, [pc, #252]	@ (80010ec <ltc6811_set_config+0x138>)
 8000ff0:	781a      	ldrb	r2, [r3, #0]
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	6879      	ldr	r1, [r7, #4]
 8000ff6:	440b      	add	r3, r1
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	3303      	adds	r3, #3
 8001000:	fa01 f303 	lsl.w	r3, r1, r3
 8001004:	b2db      	uxtb	r3, r3
 8001006:	4413      	add	r3, r2
 8001008:	b2da      	uxtb	r2, r3
 800100a:	4b38      	ldr	r3, [pc, #224]	@ (80010ec <ltc6811_set_config+0x138>)
 800100c:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<5; i++)
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	3301      	adds	r3, #1
 8001012:	617b      	str	r3, [r7, #20]
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	2b04      	cmp	r3, #4
 8001018:	dde9      	ble.n	8000fee <ltc6811_set_config+0x3a>
    };
    //0xFC; // 0b11111100 - tutti GPIO pull-down OFF

    // CFGR1: Undervoltage threshold (esempio: 3.3V)
    uint16_t vuv = uv / 16; // 3300mV / (16 * 0.1mV)
 800101a:	8c3b      	ldrh	r3, [r7, #32]
 800101c:	091b      	lsrs	r3, r3, #4
 800101e:	817b      	strh	r3, [r7, #10]
    configuration_data[1] = vuv & 0xFF;
 8001020:	897b      	ldrh	r3, [r7, #10]
 8001022:	b2da      	uxtb	r2, r3
 8001024:	4b31      	ldr	r3, [pc, #196]	@ (80010ec <ltc6811_set_config+0x138>)
 8001026:	705a      	strb	r2, [r3, #1]

    // CFGR3: Overvoltage threshold (esempio: 4.2V)
    uint16_t vov = ov / 16; // 4200mV / (16 * 0.1mV)
 8001028:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800102a:	091b      	lsrs	r3, r3, #4
 800102c:	813b      	strh	r3, [r7, #8]
    configuration_data[2] = (vov << 4) | ((vuv >> 8) & 0x0F);
 800102e:	893b      	ldrh	r3, [r7, #8]
 8001030:	b25b      	sxtb	r3, r3
 8001032:	011b      	lsls	r3, r3, #4
 8001034:	b25a      	sxtb	r2, r3
 8001036:	897b      	ldrh	r3, [r7, #10]
 8001038:	0a1b      	lsrs	r3, r3, #8
 800103a:	b29b      	uxth	r3, r3
 800103c:	b25b      	sxtb	r3, r3
 800103e:	f003 030f 	and.w	r3, r3, #15
 8001042:	b25b      	sxtb	r3, r3
 8001044:	4313      	orrs	r3, r2
 8001046:	b25b      	sxtb	r3, r3
 8001048:	b2da      	uxtb	r2, r3
 800104a:	4b28      	ldr	r3, [pc, #160]	@ (80010ec <ltc6811_set_config+0x138>)
 800104c:	709a      	strb	r2, [r3, #2]
    configuration_data[3] = (vov >> 4) & 0xFF;
 800104e:	893b      	ldrh	r3, [r7, #8]
 8001050:	091b      	lsrs	r3, r3, #4
 8001052:	b29b      	uxth	r3, r3
 8001054:	b2da      	uxtb	r2, r3
 8001056:	4b25      	ldr	r3, [pc, #148]	@ (80010ec <ltc6811_set_config+0x138>)
 8001058:	70da      	strb	r2, [r3, #3]

    // CFGR4-CFGR5: Discharge control disabilitato
    for (int i=0; i<8; i++)
 800105a:	2300      	movs	r3, #0
 800105c:	613b      	str	r3, [r7, #16]
 800105e:	e011      	b.n	8001084 <ltc6811_set_config+0xd0>
        {
    	configuration_data[4] += dcc[i]<<i;
 8001060:	4b22      	ldr	r3, [pc, #136]	@ (80010ec <ltc6811_set_config+0x138>)
 8001062:	791a      	ldrb	r2, [r3, #4]
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001068:	440b      	add	r3, r1
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	4619      	mov	r1, r3
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	fa01 f303 	lsl.w	r3, r1, r3
 8001074:	b2db      	uxtb	r3, r3
 8001076:	4413      	add	r3, r2
 8001078:	b2da      	uxtb	r2, r3
 800107a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ec <ltc6811_set_config+0x138>)
 800107c:	711a      	strb	r2, [r3, #4]
    for (int i=0; i<8; i++)
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	3301      	adds	r3, #1
 8001082:	613b      	str	r3, [r7, #16]
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	2b07      	cmp	r3, #7
 8001088:	ddea      	ble.n	8001060 <ltc6811_set_config+0xac>
        };
    for (int i=0; i<4; i++)
 800108a:	2300      	movs	r3, #0
 800108c:	60fb      	str	r3, [r7, #12]
 800108e:	e022      	b.n	80010d6 <ltc6811_set_config+0x122>
        {
    	configuration_data[5] += (dcto[i]<<(i+4));
 8001090:	4b16      	ldr	r3, [pc, #88]	@ (80010ec <ltc6811_set_config+0x138>)
 8001092:	795a      	ldrb	r2, [r3, #5]
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001098:	440b      	add	r3, r1
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	4619      	mov	r1, r3
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	3304      	adds	r3, #4
 80010a2:	fa01 f303 	lsl.w	r3, r1, r3
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	4413      	add	r3, r2
 80010aa:	b2da      	uxtb	r2, r3
 80010ac:	4b0f      	ldr	r3, [pc, #60]	@ (80010ec <ltc6811_set_config+0x138>)
 80010ae:	715a      	strb	r2, [r3, #5]
    	configuration_data[5] += dcc[i+8]<<i;
 80010b0:	4b0e      	ldr	r3, [pc, #56]	@ (80010ec <ltc6811_set_config+0x138>)
 80010b2:	795a      	ldrb	r2, [r3, #5]
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	3308      	adds	r3, #8
 80010b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80010ba:	440b      	add	r3, r1
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	4619      	mov	r1, r3
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	fa01 f303 	lsl.w	r3, r1, r3
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	4413      	add	r3, r2
 80010ca:	b2da      	uxtb	r2, r3
 80010cc:	4b07      	ldr	r3, [pc, #28]	@ (80010ec <ltc6811_set_config+0x138>)
 80010ce:	715a      	strb	r2, [r3, #5]
    for (int i=0; i<4; i++)
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	3301      	adds	r3, #1
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	2b03      	cmp	r3, #3
 80010da:	ddd9      	ble.n	8001090 <ltc6811_set_config+0xdc>
        };

    return configuration_data;
 80010dc:	4b03      	ldr	r3, [pc, #12]	@ (80010ec <ltc6811_set_config+0x138>)
}
 80010de:	4618      	mov	r0, r3
 80010e0:	371c      	adds	r7, #28
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	24000550 	.word	0x24000550

080010f0 <ltc6811_configure>:



// Configura LTC6811
HAL_StatusTypeDef ltc6811_configure(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b08c      	sub	sp, #48	@ 0x30
 80010f4:	af04      	add	r7, sp, #16

    // Invia comando WRCFGA
	bool gpio_default[5] = {1,1,1,1,1};
 80010f6:	4a16      	ldr	r2, [pc, #88]	@ (8001150 <ltc6811_configure+0x60>)
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001100:	6018      	str	r0, [r3, #0]
 8001102:	3304      	adds	r3, #4
 8001104:	7019      	strb	r1, [r3, #0]
	bool dcc_default[12] = {0};
 8001106:	f107 0308 	add.w	r3, r7, #8
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
 8001110:	609a      	str	r2, [r3, #8]
	bool dcto_default[4] = {0};
 8001112:	2300      	movs	r3, #0
 8001114:	607b      	str	r3, [r7, #4]

	uint8_t* config_data=ltc6811_set_config(gpio_default, 0, 0, 0, UV_THRESHOLD, OV_THRESHOLD, dcc_default, dcto_default);
 8001116:	f107 0014 	add.w	r0, r7, #20
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	9303      	str	r3, [sp, #12]
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	9302      	str	r3, [sp, #8]
 8001124:	f24a 4310 	movw	r3, #42000	@ 0xa410
 8001128:	9301      	str	r3, [sp, #4]
 800112a:	f248 03e8 	movw	r3, #33000	@ 0x80e8
 800112e:	9300      	str	r3, [sp, #0]
 8001130:	2300      	movs	r3, #0
 8001132:	2200      	movs	r2, #0
 8001134:	2100      	movs	r1, #0
 8001136:	f7ff ff3d 	bl	8000fb4 <ltc6811_set_config>
 800113a:	61f8      	str	r0, [r7, #28]
    // Invia dati di configurazione
    return ltc6811_write_data(0x0001, config_data, 6);
 800113c:	2206      	movs	r2, #6
 800113e:	69f9      	ldr	r1, [r7, #28]
 8001140:	2001      	movs	r0, #1
 8001142:	f7ff fdaf 	bl	8000ca4 <ltc6811_write_data>
 8001146:	4603      	mov	r3, r0
}
 8001148:	4618      	mov	r0, r3
 800114a:	3720      	adds	r7, #32
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	08011fb8 	.word	0x08011fb8

08001154 <ltc6811_read_cell_voltages>:

// Legge tensioni celle
	HAL_StatusTypeDef ltc6811_read_cell_voltages() {
 8001154:	b580      	push	{r7, lr}
 8001156:	b08c      	sub	sp, #48	@ 0x30
 8001158:	af00      	add	r7, sp, #0
    // Avvia conversione ADC creando prima il comando a seconda delle impostazioni volute
	uint16_t cmd= LTC6811_adcv(MD_7KHZ_3KHZ,DCP_DISABLED, CELL_CH_ALL);
 800115a:	2200      	movs	r2, #0
 800115c:	2100      	movs	r1, #0
 800115e:	2002      	movs	r0, #2
 8001160:	f7ff fd29 	bl	8000bb6 <LTC6811_adcv>
 8001164:	4603      	mov	r3, r0
 8001166:	857b      	strh	r3, [r7, #42]	@ 0x2a
    HAL_StatusTypeDef status = ltc6811_send_command(cmd); // ADCV - tutte le celle, 7kHz
 8001168:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff fd5e 	bl	8000c2c <ltc6811_send_command>
 8001170:	4603      	mov	r3, r0
 8001172:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 8001176:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800117a:	2b00      	cmp	r3, #0
 800117c:	d002      	beq.n	8001184 <ltc6811_read_cell_voltages+0x30>
 800117e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001182:	e08d      	b.n	80012a0 <ltc6811_read_cell_voltages+0x14c>

    // Attendi fine conversione (290s)
    osDelay(3); // 3ms per sicurezza
 8001184:	2003      	movs	r0, #3
 8001186:	f009 f903 	bl	800a390 <osDelay>

    // Leggi tutti i gruppi di registri
    uint8_t cell_data[24]; // 12 celle  2 bytes

    // Leggi gruppo A (celle 1-3)
    status = ltc6811_read_data(RDCVA, &cell_data[0], 6);
 800118a:	463b      	mov	r3, r7
 800118c:	2206      	movs	r2, #6
 800118e:	4619      	mov	r1, r3
 8001190:	2004      	movs	r0, #4
 8001192:	f7ff fe6b 	bl	8000e6c <ltc6811_read_data>
 8001196:	4603      	mov	r3, r0
 8001198:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 800119c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d002      	beq.n	80011aa <ltc6811_read_cell_voltages+0x56>
 80011a4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011a8:	e07a      	b.n	80012a0 <ltc6811_read_cell_voltages+0x14c>

    // Leggi gruppo B (celle 4-6)
    status = ltc6811_read_data(RDCVB, &cell_data[6], 6);
 80011aa:	463b      	mov	r3, r7
 80011ac:	3306      	adds	r3, #6
 80011ae:	2206      	movs	r2, #6
 80011b0:	4619      	mov	r1, r3
 80011b2:	2006      	movs	r0, #6
 80011b4:	f7ff fe5a 	bl	8000e6c <ltc6811_read_data>
 80011b8:	4603      	mov	r3, r0
 80011ba:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 80011be:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d002      	beq.n	80011cc <ltc6811_read_cell_voltages+0x78>
 80011c6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011ca:	e069      	b.n	80012a0 <ltc6811_read_cell_voltages+0x14c>

    // Leggi gruppo C (celle 7-9)
    status = ltc6811_read_data(RDCVC, &cell_data[12], 6);
 80011cc:	463b      	mov	r3, r7
 80011ce:	330c      	adds	r3, #12
 80011d0:	2206      	movs	r2, #6
 80011d2:	4619      	mov	r1, r3
 80011d4:	2008      	movs	r0, #8
 80011d6:	f7ff fe49 	bl	8000e6c <ltc6811_read_data>
 80011da:	4603      	mov	r3, r0
 80011dc:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 80011e0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d002      	beq.n	80011ee <ltc6811_read_cell_voltages+0x9a>
 80011e8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80011ec:	e058      	b.n	80012a0 <ltc6811_read_cell_voltages+0x14c>

    // Leggi gruppo D (celle 10-12)
    status = ltc6811_read_data(RDCVD, &cell_data[18], 6);
 80011ee:	463b      	mov	r3, r7
 80011f0:	3312      	adds	r3, #18
 80011f2:	2206      	movs	r2, #6
 80011f4:	4619      	mov	r1, r3
 80011f6:	200a      	movs	r0, #10
 80011f8:	f7ff fe38 	bl	8000e6c <ltc6811_read_data>
 80011fc:	4603      	mov	r3, r0
 80011fe:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
    if (status != HAL_OK) return status;
 8001202:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001206:	2b00      	cmp	r3, #0
 8001208:	d002      	beq.n	8001210 <ltc6811_read_cell_voltages+0xbc>
 800120a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800120e:	e047      	b.n	80012a0 <ltc6811_read_cell_voltages+0x14c>

    // Decodifica tensioni
    for (int cell = 0; cell < 12; cell++) {
 8001210:	2300      	movs	r3, #0
 8001212:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001214:	e040      	b.n	8001298 <ltc6811_read_cell_voltages+0x144>
        int group_offset = (cell / 3) * 6;
 8001216:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001218:	4a23      	ldr	r2, [pc, #140]	@ (80012a8 <ltc6811_read_cell_voltages+0x154>)
 800121a:	fb82 1203 	smull	r1, r2, r2, r3
 800121e:	17db      	asrs	r3, r3, #31
 8001220:	1ad2      	subs	r2, r2, r3
 8001222:	4613      	mov	r3, r2
 8001224:	005b      	lsls	r3, r3, #1
 8001226:	4413      	add	r3, r2
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	627b      	str	r3, [r7, #36]	@ 0x24
        int cell_in_group = cell % 3;
 800122c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800122e:	4b1e      	ldr	r3, [pc, #120]	@ (80012a8 <ltc6811_read_cell_voltages+0x154>)
 8001230:	fb83 3102 	smull	r3, r1, r3, r2
 8001234:	17d3      	asrs	r3, r2, #31
 8001236:	1ac9      	subs	r1, r1, r3
 8001238:	460b      	mov	r3, r1
 800123a:	005b      	lsls	r3, r3, #1
 800123c:	440b      	add	r3, r1
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	623b      	str	r3, [r7, #32]
        int byte_offset = group_offset + (cell_in_group * 2);
 8001242:	6a3b      	ldr	r3, [r7, #32]
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001248:	4413      	add	r3, r2
 800124a:	61fb      	str	r3, [r7, #28]

        uint16_t raw_voltage = (cell_data[byte_offset+1] << 8) | cell_data[byte_offset];
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	3301      	adds	r3, #1
 8001250:	3330      	adds	r3, #48	@ 0x30
 8001252:	443b      	add	r3, r7
 8001254:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8001258:	b21b      	sxth	r3, r3
 800125a:	021b      	lsls	r3, r3, #8
 800125c:	b21a      	sxth	r2, r3
 800125e:	4639      	mov	r1, r7
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	440b      	add	r3, r1
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	b21b      	sxth	r3, r3
 8001268:	4313      	orrs	r3, r2
 800126a:	b21b      	sxth	r3, r3
 800126c:	837b      	strh	r3, [r7, #26]
        Batteria[cell].tensione = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 800126e:	8b7b      	ldrh	r3, [r7, #26]
 8001270:	ee07 3a90 	vmov	s15, r3
 8001274:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001278:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80012ac <ltc6811_read_cell_voltages+0x158>
 800127c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001280:	490b      	ldr	r1, [pc, #44]	@ (80012b0 <ltc6811_read_cell_voltages+0x15c>)
 8001282:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001284:	4613      	mov	r3, r2
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	4413      	add	r3, r2
 800128a:	00db      	lsls	r3, r3, #3
 800128c:	440b      	add	r3, r1
 800128e:	edc3 7a00 	vstr	s15, [r3]
    for (int cell = 0; cell < 12; cell++) {
 8001292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001294:	3301      	adds	r3, #1
 8001296:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800129a:	2b0b      	cmp	r3, #11
 800129c:	ddbb      	ble.n	8001216 <ltc6811_read_cell_voltages+0xc2>
    }

    return HAL_OK;
 800129e:	2300      	movs	r3, #0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3730      	adds	r7, #48	@ 0x30
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	55555556 	.word	0x55555556
 80012ac:	38d1b717 	.word	0x38d1b717
 80012b0:	24000580 	.word	0x24000580

080012b4 <ltc6811_read_gpio_voltages>:

	// Legge tensioni GPIO
	HAL_StatusTypeDef ltc6811_read_gpio_voltages(float *gpio_voltage)
	{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b08c      	sub	sp, #48	@ 0x30
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
		// Avvia conversione ADC creando prima il comando a seconda delle impostazioni volute
		uint16_t cmd= LTC6811_adax(MD_7KHZ_3KHZ, AUX_CH_ALL);
 80012bc:	2100      	movs	r1, #0
 80012be:	2002      	movs	r0, #2
 80012c0:	f7ff fc9a 	bl	8000bf8 <LTC6811_adax>
 80012c4:	4603      	mov	r3, r0
 80012c6:	857b      	strh	r3, [r7, #42]	@ 0x2a
	    HAL_StatusTypeDef status = ltc6811_send_command(cmd); // ADAX - GPIO1, 7kHz
 80012c8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fcae 	bl	8000c2c <ltc6811_send_command>
 80012d0:	4603      	mov	r3, r0
 80012d2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 80012d6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d002      	beq.n	80012e4 <ltc6811_read_gpio_voltages+0x30>
 80012de:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80012e2:	e06b      	b.n	80013bc <ltc6811_read_gpio_voltages+0x108>

	    // Attendi fine conversione
	    osDelay(3); // 3ms per sicurezza
 80012e4:	2003      	movs	r0, #3
 80012e6:	f009 f853 	bl	800a390 <osDelay>

	    // Leggi tutti i gruppi di registri
	    uint8_t GPIO_data[12]; // 6 registri  2 bytes

	    // Leggi gruppo A (GPIO 1-3)
	    status = ltc6811_read_data(RDAUXA, &GPIO_data[0], 6);
 80012ea:	f107 030c 	add.w	r3, r7, #12
 80012ee:	2206      	movs	r2, #6
 80012f0:	4619      	mov	r1, r3
 80012f2:	200c      	movs	r0, #12
 80012f4:	f7ff fdba 	bl	8000e6c <ltc6811_read_data>
 80012f8:	4603      	mov	r3, r0
 80012fa:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 80012fe:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001302:	2b00      	cmp	r3, #0
 8001304:	d002      	beq.n	800130c <ltc6811_read_gpio_voltages+0x58>
 8001306:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800130a:	e057      	b.n	80013bc <ltc6811_read_gpio_voltages+0x108>

	    // Leggi gruppo B (GPIO 4-5 e Second Reference)
	    status = ltc6811_read_data(RDAUXB, &GPIO_data[6], 6);
 800130c:	f107 030c 	add.w	r3, r7, #12
 8001310:	3306      	adds	r3, #6
 8001312:	2206      	movs	r2, #6
 8001314:	4619      	mov	r1, r3
 8001316:	200e      	movs	r0, #14
 8001318:	f7ff fda8 	bl	8000e6c <ltc6811_read_data>
 800131c:	4603      	mov	r3, r0
 800131e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	    if (status != HAL_OK) return status;
 8001322:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001326:	2b00      	cmp	r3, #0
 8001328:	d002      	beq.n	8001330 <ltc6811_read_gpio_voltages+0x7c>
 800132a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800132e:	e045      	b.n	80013bc <ltc6811_read_gpio_voltages+0x108>

	    // Decodifica tensioni
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 8001330:	2300      	movs	r3, #0
 8001332:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001334:	e03e      	b.n	80013b4 <ltc6811_read_gpio_voltages+0x100>
	        int group_offset = (GPIO / 3) * 6;
 8001336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001338:	4a22      	ldr	r2, [pc, #136]	@ (80013c4 <ltc6811_read_gpio_voltages+0x110>)
 800133a:	fb82 1203 	smull	r1, r2, r2, r3
 800133e:	17db      	asrs	r3, r3, #31
 8001340:	1ad2      	subs	r2, r2, r3
 8001342:	4613      	mov	r3, r2
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	4413      	add	r3, r2
 8001348:	005b      	lsls	r3, r3, #1
 800134a:	627b      	str	r3, [r7, #36]	@ 0x24
	        int GPIO_in_group = GPIO % 3;
 800134c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800134e:	4b1d      	ldr	r3, [pc, #116]	@ (80013c4 <ltc6811_read_gpio_voltages+0x110>)
 8001350:	fb83 3102 	smull	r3, r1, r3, r2
 8001354:	17d3      	asrs	r3, r2, #31
 8001356:	1ac9      	subs	r1, r1, r3
 8001358:	460b      	mov	r3, r1
 800135a:	005b      	lsls	r3, r3, #1
 800135c:	440b      	add	r3, r1
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	623b      	str	r3, [r7, #32]
	        int byte_offset = group_offset + (GPIO_in_group * 2);
 8001362:	6a3b      	ldr	r3, [r7, #32]
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001368:	4413      	add	r3, r2
 800136a:	61fb      	str	r3, [r7, #28]

	        uint16_t raw_voltage = (GPIO_data[byte_offset+1] << 8) | GPIO_data[byte_offset];
 800136c:	69fb      	ldr	r3, [r7, #28]
 800136e:	3301      	adds	r3, #1
 8001370:	3330      	adds	r3, #48	@ 0x30
 8001372:	443b      	add	r3, r7
 8001374:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001378:	b21b      	sxth	r3, r3
 800137a:	021b      	lsls	r3, r3, #8
 800137c:	b21a      	sxth	r2, r3
 800137e:	f107 010c 	add.w	r1, r7, #12
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	440b      	add	r3, r1
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	b21b      	sxth	r3, r3
 800138a:	4313      	orrs	r3, r2
 800138c:	b21b      	sxth	r3, r3
 800138e:	837b      	strh	r3, [r7, #26]
	        gpio_voltage[GPIO] = raw_voltage * 0.0001f; // Converti in Volt (100V per LSB)
 8001390:	8b7b      	ldrh	r3, [r7, #26]
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800139a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	4413      	add	r3, r2
 80013a2:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80013c8 <ltc6811_read_gpio_voltages+0x114>
 80013a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013aa:	edc3 7a00 	vstr	s15, [r3]
	    for (int GPIO = 0; GPIO < 6; GPIO++) {
 80013ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013b0:	3301      	adds	r3, #1
 80013b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013b6:	2b05      	cmp	r3, #5
 80013b8:	ddbd      	ble.n	8001336 <ltc6811_read_gpio_voltages+0x82>
	    }

	    return HAL_OK;
 80013ba:	2300      	movs	r3, #0
	}
 80013bc:	4618      	mov	r0, r3
 80013be:	3730      	adds	r7, #48	@ 0x30
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	55555556 	.word	0x55555556
 80013c8:	38d1b717 	.word	0x38d1b717

080013cc <ltc6811_read_status>:


		// Legge tensioni GPIO
	HAL_StatusTypeDef ltc6811_read_status()
		{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
		    // Avvia conversione ADC
		    HAL_StatusTypeDef status = ltc6811_send_command(0x0568); //ADSTAT 7kHz
 80013d2:	f44f 60ad 	mov.w	r0, #1384	@ 0x568
 80013d6:	f7ff fc29 	bl	8000c2c <ltc6811_send_command>
 80013da:	4603      	mov	r3, r0
 80013dc:	74fb      	strb	r3, [r7, #19]
		    if (status != HAL_OK) return status;
 80013de:	7cfb      	ldrb	r3, [r7, #19]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <ltc6811_read_status+0x1c>
 80013e4:	7cfb      	ldrb	r3, [r7, #19]
 80013e6:	e101      	b.n	80015ec <ltc6811_read_status+0x220>

		    // Attendi fine conversione
		    osDelay(3); // 3ms per sicurezza
 80013e8:	2003      	movs	r0, #3
 80013ea:	f008 ffd1 	bl	800a390 <osDelay>
		    uint8_t Status_A[6]; // 3 registri  2 bytes

		    uint8_t Status_B[6]; // 3 registri  2 bytes

		    // Leggi gruppo A (SC, ITMP, VA)
		    status = ltc6811_read_data(RDSTATA, &Status_A[0], 6);
 80013ee:	f107 030c 	add.w	r3, r7, #12
 80013f2:	2206      	movs	r2, #6
 80013f4:	4619      	mov	r1, r3
 80013f6:	2010      	movs	r0, #16
 80013f8:	f7ff fd38 	bl	8000e6c <ltc6811_read_data>
 80013fc:	4603      	mov	r3, r0
 80013fe:	74fb      	strb	r3, [r7, #19]
		    if (status != HAL_OK) return status;
 8001400:	7cfb      	ldrb	r3, [r7, #19]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <ltc6811_read_status+0x3e>
 8001406:	7cfb      	ldrb	r3, [r7, #19]
 8001408:	e0f0      	b.n	80015ec <ltc6811_read_status+0x220>

		    // Leggi gruppo B (VD, CxOV, CxUV)
		    status = ltc6811_read_data(RDSTATB, &Status_B[0], 6);
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	2206      	movs	r2, #6
 800140e:	4619      	mov	r1, r3
 8001410:	2012      	movs	r0, #18
 8001412:	f7ff fd2b 	bl	8000e6c <ltc6811_read_data>
 8001416:	4603      	mov	r3, r0
 8001418:	74fb      	strb	r3, [r7, #19]
		    if (status != HAL_OK) return status;
 800141a:	7cfb      	ldrb	r3, [r7, #19]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <ltc6811_read_status+0x58>
 8001420:	7cfb      	ldrb	r3, [r7, #19]
 8001422:	e0e3      	b.n	80015ec <ltc6811_read_status+0x220>

		    // Decodifica tensioni

	        somma_celle= ((Status_A[1] << 8) | Status_A[0]) * 0.0001f*20; // Converti in Volt (100V per LSB)
 8001424:	7b7b      	ldrb	r3, [r7, #13]
 8001426:	021b      	lsls	r3, r3, #8
 8001428:	7b3a      	ldrb	r2, [r7, #12]
 800142a:	4313      	orrs	r3, r2
 800142c:	ee07 3a90 	vmov	s15, r3
 8001430:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001434:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 80015f4 <ltc6811_read_status+0x228>
 8001438:	ee67 7a87 	vmul.f32	s15, s15, s14
 800143c:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001440:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001444:	4b6c      	ldr	r3, [pc, #432]	@ (80015f8 <ltc6811_read_status+0x22c>)
 8001446:	edc3 7a00 	vstr	s15, [r3]

	        int_temperature=((((Status_A[3] << 8) | Status_A[2]) * 0.0001f)/0.0075f)-273; //Converti in temperatura
 800144a:	7bfb      	ldrb	r3, [r7, #15]
 800144c:	021b      	lsls	r3, r3, #8
 800144e:	7bba      	ldrb	r2, [r7, #14]
 8001450:	4313      	orrs	r3, r2
 8001452:	ee07 3a90 	vmov	s15, r3
 8001456:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800145a:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80015f4 <ltc6811_read_status+0x228>
 800145e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001462:	eddf 6a66 	vldr	s13, [pc, #408]	@ 80015fc <ltc6811_read_status+0x230>
 8001466:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800146a:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001600 <ltc6811_read_status+0x234>
 800146e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001472:	4b64      	ldr	r3, [pc, #400]	@ (8001604 <ltc6811_read_status+0x238>)
 8001474:	edc3 7a00 	vstr	s15, [r3]

	        analog_power_supply= ((Status_A[5] << 8) | Status_A[4]) * 0.0001f; // Converti in Volt (100V per LSB)
 8001478:	7c7b      	ldrb	r3, [r7, #17]
 800147a:	021b      	lsls	r3, r3, #8
 800147c:	7c3a      	ldrb	r2, [r7, #16]
 800147e:	4313      	orrs	r3, r2
 8001480:	ee07 3a90 	vmov	s15, r3
 8001484:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001488:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80015f4 <ltc6811_read_status+0x228>
 800148c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001490:	4b5d      	ldr	r3, [pc, #372]	@ (8001608 <ltc6811_read_status+0x23c>)
 8001492:	edc3 7a00 	vstr	s15, [r3]

	        digital_power_supply= ((Status_B[1] << 8) | Status_B[0]) * 0.0001f; // Converti in Volt (100V per LSB)
 8001496:	797b      	ldrb	r3, [r7, #5]
 8001498:	021b      	lsls	r3, r3, #8
 800149a:	793a      	ldrb	r2, [r7, #4]
 800149c:	4313      	orrs	r3, r2
 800149e:	ee07 3a90 	vmov	s15, r3
 80014a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014a6:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 80015f4 <ltc6811_read_status+0x228>
 80014aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014ae:	4b57      	ldr	r3, [pc, #348]	@ (800160c <ltc6811_read_status+0x240>)
 80014b0:	edc3 7a00 	vstr	s15, [r3]

	        for(int i=0;i<4;i++)
 80014b4:	2300      	movs	r3, #0
 80014b6:	617b      	str	r3, [r7, #20]
 80014b8:	e093      	b.n	80015e2 <ltc6811_read_status+0x216>
	        {
	        	Batteria[i].CUV=(Status_B[2]>>(2*i))&(0x01);
 80014ba:	79bb      	ldrb	r3, [r7, #6]
 80014bc:	461a      	mov	r2, r3
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	fa42 f303 	asr.w	r3, r2, r3
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	bf14      	ite	ne
 80014ce:	2301      	movne	r3, #1
 80014d0:	2300      	moveq	r3, #0
 80014d2:	b2d8      	uxtb	r0, r3
 80014d4:	494e      	ldr	r1, [pc, #312]	@ (8001610 <ltc6811_read_status+0x244>)
 80014d6:	697a      	ldr	r2, [r7, #20]
 80014d8:	4613      	mov	r3, r2
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	4413      	add	r3, r2
 80014de:	00db      	lsls	r3, r3, #3
 80014e0:	440b      	add	r3, r1
 80014e2:	3315      	adds	r3, #21
 80014e4:	4602      	mov	r2, r0
 80014e6:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+4].CUV=(Status_B[3]>>(2*i))&(0x01);
 80014e8:	79fb      	ldrb	r3, [r7, #7]
 80014ea:	461a      	mov	r2, r3
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	fa42 f303 	asr.w	r3, r2, r3
 80014f4:	f003 0301 	and.w	r3, r3, #1
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	3204      	adds	r2, #4
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	bf14      	ite	ne
 8001500:	2301      	movne	r3, #1
 8001502:	2300      	moveq	r3, #0
 8001504:	b2d8      	uxtb	r0, r3
 8001506:	4942      	ldr	r1, [pc, #264]	@ (8001610 <ltc6811_read_status+0x244>)
 8001508:	4613      	mov	r3, r2
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	4413      	add	r3, r2
 800150e:	00db      	lsls	r3, r3, #3
 8001510:	440b      	add	r3, r1
 8001512:	3315      	adds	r3, #21
 8001514:	4602      	mov	r2, r0
 8001516:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+8].CUV=(Status_B[4]>>(2*i))&(0x01);
 8001518:	7a3b      	ldrb	r3, [r7, #8]
 800151a:	461a      	mov	r2, r3
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	005b      	lsls	r3, r3, #1
 8001520:	fa42 f303 	asr.w	r3, r2, r3
 8001524:	f003 0301 	and.w	r3, r3, #1
 8001528:	697a      	ldr	r2, [r7, #20]
 800152a:	3208      	adds	r2, #8
 800152c:	2b00      	cmp	r3, #0
 800152e:	bf14      	ite	ne
 8001530:	2301      	movne	r3, #1
 8001532:	2300      	moveq	r3, #0
 8001534:	b2d8      	uxtb	r0, r3
 8001536:	4936      	ldr	r1, [pc, #216]	@ (8001610 <ltc6811_read_status+0x244>)
 8001538:	4613      	mov	r3, r2
 800153a:	005b      	lsls	r3, r3, #1
 800153c:	4413      	add	r3, r2
 800153e:	00db      	lsls	r3, r3, #3
 8001540:	440b      	add	r3, r1
 8001542:	3315      	adds	r3, #21
 8001544:	4602      	mov	r2, r0
 8001546:	701a      	strb	r2, [r3, #0]

	        	Batteria[i].COV=(Status_B[2]>>(2*i+1))&(0x01);
 8001548:	79bb      	ldrb	r3, [r7, #6]
 800154a:	461a      	mov	r2, r3
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	3301      	adds	r3, #1
 8001552:	fa42 f303 	asr.w	r3, r2, r3
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	2b00      	cmp	r3, #0
 800155c:	bf14      	ite	ne
 800155e:	2301      	movne	r3, #1
 8001560:	2300      	moveq	r3, #0
 8001562:	b2d8      	uxtb	r0, r3
 8001564:	492a      	ldr	r1, [pc, #168]	@ (8001610 <ltc6811_read_status+0x244>)
 8001566:	697a      	ldr	r2, [r7, #20]
 8001568:	4613      	mov	r3, r2
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	4413      	add	r3, r2
 800156e:	00db      	lsls	r3, r3, #3
 8001570:	440b      	add	r3, r1
 8001572:	3314      	adds	r3, #20
 8001574:	4602      	mov	r2, r0
 8001576:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+4].COV=(Status_B[3]>>(2*i+1))&(0x01);
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	461a      	mov	r2, r3
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	3301      	adds	r3, #1
 8001582:	fa42 f303 	asr.w	r3, r2, r3
 8001586:	f003 0301 	and.w	r3, r3, #1
 800158a:	697a      	ldr	r2, [r7, #20]
 800158c:	3204      	adds	r2, #4
 800158e:	2b00      	cmp	r3, #0
 8001590:	bf14      	ite	ne
 8001592:	2301      	movne	r3, #1
 8001594:	2300      	moveq	r3, #0
 8001596:	b2d8      	uxtb	r0, r3
 8001598:	491d      	ldr	r1, [pc, #116]	@ (8001610 <ltc6811_read_status+0x244>)
 800159a:	4613      	mov	r3, r2
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	4413      	add	r3, r2
 80015a0:	00db      	lsls	r3, r3, #3
 80015a2:	440b      	add	r3, r1
 80015a4:	3314      	adds	r3, #20
 80015a6:	4602      	mov	r2, r0
 80015a8:	701a      	strb	r2, [r3, #0]
	        	Batteria[i+8].COV=(Status_B[4]>>(2*i+1))&(0x01);
 80015aa:	7a3b      	ldrb	r3, [r7, #8]
 80015ac:	461a      	mov	r2, r3
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	3301      	adds	r3, #1
 80015b4:	fa42 f303 	asr.w	r3, r2, r3
 80015b8:	f003 0301 	and.w	r3, r3, #1
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	3208      	adds	r2, #8
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	bf14      	ite	ne
 80015c4:	2301      	movne	r3, #1
 80015c6:	2300      	moveq	r3, #0
 80015c8:	b2d8      	uxtb	r0, r3
 80015ca:	4911      	ldr	r1, [pc, #68]	@ (8001610 <ltc6811_read_status+0x244>)
 80015cc:	4613      	mov	r3, r2
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	4413      	add	r3, r2
 80015d2:	00db      	lsls	r3, r3, #3
 80015d4:	440b      	add	r3, r1
 80015d6:	3314      	adds	r3, #20
 80015d8:	4602      	mov	r2, r0
 80015da:	701a      	strb	r2, [r3, #0]
	        for(int i=0;i<4;i++)
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	3301      	adds	r3, #1
 80015e0:	617b      	str	r3, [r7, #20]
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	2b03      	cmp	r3, #3
 80015e6:	f77f af68 	ble.w	80014ba <ltc6811_read_status+0xee>
	        }

		    return HAL_OK;
 80015ea:	2300      	movs	r3, #0
		}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	38d1b717 	.word	0x38d1b717
 80015f8:	24000570 	.word	0x24000570
 80015fc:	3bf5c28f 	.word	0x3bf5c28f
 8001600:	43888000 	.word	0x43888000
 8001604:	24000574 	.word	0x24000574
 8001608:	24000578 	.word	0x24000578
 800160c:	2400057c 	.word	0x2400057c
 8001610:	24000580 	.word	0x24000580

08001614 <stampa_tensioni_celle>:


extern UART_HandleTypeDef huart3;


void stampa_tensioni_celle(){
 8001614:	b580      	push	{r7, lr}
 8001616:	b08c      	sub	sp, #48	@ 0x30
 8001618:	af02      	add	r7, sp, #8
	// Stampa risultati misurazione celle
		for (int i = 0; i < 12; i++)
 800161a:	2300      	movs	r3, #0
 800161c:	627b      	str	r3, [r7, #36]	@ 0x24
 800161e:	e020      	b.n	8001662 <stampa_tensioni_celle+0x4e>
		   {
		      char buffer[32];
		      // Converti float in stringa
		      int length = sprintf(buffer, "Valore %d: %.2f V\r\n",i+1, Batteria[i].tensione);
 8001620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001622:	1c59      	adds	r1, r3, #1
 8001624:	4813      	ldr	r0, [pc, #76]	@ (8001674 <stampa_tensioni_celle+0x60>)
 8001626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001628:	4613      	mov	r3, r2
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	4413      	add	r3, r2
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	4403      	add	r3, r0
 8001632:	edd3 7a00 	vldr	s15, [r3]
 8001636:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800163a:	463b      	mov	r3, r7
 800163c:	ed8d 7b00 	vstr	d7, [sp]
 8001640:	460a      	mov	r2, r1
 8001642:	490d      	ldr	r1, [pc, #52]	@ (8001678 <stampa_tensioni_celle+0x64>)
 8001644:	4618      	mov	r0, r3
 8001646:	f00d f8cd 	bl	800e7e4 <siprintf>
 800164a:	6238      	str	r0, [r7, #32]
		       // Invia via UART
		      HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 800164c:	6a3b      	ldr	r3, [r7, #32]
 800164e:	b29a      	uxth	r2, r3
 8001650:	4639      	mov	r1, r7
 8001652:	f04f 33ff 	mov.w	r3, #4294967295
 8001656:	4809      	ldr	r0, [pc, #36]	@ (800167c <stampa_tensioni_celle+0x68>)
 8001658:	f006 ff2a 	bl	80084b0 <HAL_UART_Transmit>
		for (int i = 0; i < 12; i++)
 800165c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165e:	3301      	adds	r3, #1
 8001660:	627b      	str	r3, [r7, #36]	@ 0x24
 8001662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001664:	2b0b      	cmp	r3, #11
 8001666:	dddb      	ble.n	8001620 <stampa_tensioni_celle+0xc>
		   }
}
 8001668:	bf00      	nop
 800166a:	bf00      	nop
 800166c:	3728      	adds	r7, #40	@ 0x28
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	24000580 	.word	0x24000580
 8001678:	08011fc0 	.word	0x08011fc0
 800167c:	24000808 	.word	0x24000808

08001680 <stampa_tensioni_GPIO>:

void stampa_tensioni_GPIO(float *GPIO_voltages){
 8001680:	b580      	push	{r7, lr}
 8001682:	b090      	sub	sp, #64	@ 0x40
 8001684:	af02      	add	r7, sp, #8
 8001686:	6078      	str	r0, [r7, #4]
	// Stampa risultati
	char buffer[32];
	for (int i = 0; i < 5; i++)
 8001688:	2300      	movs	r3, #0
 800168a:	637b      	str	r3, [r7, #52]	@ 0x34
 800168c:	e01f      	b.n	80016ce <stampa_tensioni_GPIO+0x4e>
   {
       // Converti float in stringa
       int length = sprintf(buffer, "Valore GPIO %d: %.2f V\r\n",i+1, GPIO_voltages[i]);
 800168e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001690:	1c59      	adds	r1, r3, #1
 8001692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	4413      	add	r3, r2
 800169a:	edd3 7a00 	vldr	s15, [r3]
 800169e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80016a2:	f107 030c 	add.w	r3, r7, #12
 80016a6:	ed8d 7b00 	vstr	d7, [sp]
 80016aa:	460a      	mov	r2, r1
 80016ac:	4917      	ldr	r1, [pc, #92]	@ (800170c <stampa_tensioni_GPIO+0x8c>)
 80016ae:	4618      	mov	r0, r3
 80016b0:	f00d f898 	bl	800e7e4 <siprintf>
 80016b4:	62f8      	str	r0, [r7, #44]	@ 0x2c
       // Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 80016b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	f107 010c 	add.w	r1, r7, #12
 80016be:	f04f 33ff 	mov.w	r3, #4294967295
 80016c2:	4813      	ldr	r0, [pc, #76]	@ (8001710 <stampa_tensioni_GPIO+0x90>)
 80016c4:	f006 fef4 	bl	80084b0 <HAL_UART_Transmit>
	for (int i = 0; i < 5; i++)
 80016c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016ca:	3301      	adds	r3, #1
 80016cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80016ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016d0:	2b04      	cmp	r3, #4
 80016d2:	dddc      	ble.n	800168e <stampa_tensioni_GPIO+0xe>
    }
	    // Converti float in stringa
	int length = sprintf(buffer, "Valore Second Reference: %.2f V\r\n", GPIO_voltages[5]);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	3314      	adds	r3, #20
 80016d8:	edd3 7a00 	vldr	s15, [r3]
 80016dc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80016e0:	f107 000c 	add.w	r0, r7, #12
 80016e4:	ec53 2b17 	vmov	r2, r3, d7
 80016e8:	490a      	ldr	r1, [pc, #40]	@ (8001714 <stampa_tensioni_GPIO+0x94>)
 80016ea:	f00d f87b 	bl	800e7e4 <siprintf>
 80016ee:	6338      	str	r0, [r7, #48]	@ 0x30
	    // Invia via UART
	HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 80016f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016f2:	b29a      	uxth	r2, r3
 80016f4:	f107 010c 	add.w	r1, r7, #12
 80016f8:	f04f 33ff 	mov.w	r3, #4294967295
 80016fc:	4804      	ldr	r0, [pc, #16]	@ (8001710 <stampa_tensioni_GPIO+0x90>)
 80016fe:	f006 fed7 	bl	80084b0 <HAL_UART_Transmit>
}
 8001702:	bf00      	nop
 8001704:	3738      	adds	r7, #56	@ 0x38
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	08011fd4 	.word	0x08011fd4
 8001710:	24000808 	.word	0x24000808
 8001714:	08011ff0 	.word	0x08011ff0

08001718 <stampa_somma_celle>:

void stampa_somma_celle(float somma_celle){
 8001718:	b580      	push	{r7, lr}
 800171a:	b090      	sub	sp, #64	@ 0x40
 800171c:	af00      	add	r7, sp, #0
 800171e:	ed87 0a01 	vstr	s0, [r7, #4]
	// Stampa risultati

		char buffer[50];
       // Converti float in stringa
       int length = sprintf(buffer, "La tensione di somma delle celle : %.2f V\r\n", somma_celle);
 8001722:	edd7 7a01 	vldr	s15, [r7, #4]
 8001726:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800172a:	f107 0008 	add.w	r0, r7, #8
 800172e:	ec53 2b17 	vmov	r2, r3, d7
 8001732:	4908      	ldr	r1, [pc, #32]	@ (8001754 <stampa_somma_celle+0x3c>)
 8001734:	f00d f856 	bl	800e7e4 <siprintf>
 8001738:	63f8      	str	r0, [r7, #60]	@ 0x3c
       // Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 800173a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800173c:	b29a      	uxth	r2, r3
 800173e:	f107 0108 	add.w	r1, r7, #8
 8001742:	f04f 33ff 	mov.w	r3, #4294967295
 8001746:	4804      	ldr	r0, [pc, #16]	@ (8001758 <stampa_somma_celle+0x40>)
 8001748:	f006 feb2 	bl	80084b0 <HAL_UART_Transmit>
}
 800174c:	bf00      	nop
 800174e:	3740      	adds	r7, #64	@ 0x40
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	08012014 	.word	0x08012014
 8001758:	24000808 	.word	0x24000808

0800175c <stampa_temperatura_interna>:

void stampa_temperatura_interna(float temperatura){
 800175c:	b580      	push	{r7, lr}
 800175e:	b090      	sub	sp, #64	@ 0x40
 8001760:	af00      	add	r7, sp, #0
 8001762:	ed87 0a01 	vstr	s0, [r7, #4]
	// Stampa risultati
		char buffer[50];
       // Converti float in stringa
       int length = sprintf(buffer, "La temperatura interna del chip : %.2f\r\n", temperatura);
 8001766:	edd7 7a01 	vldr	s15, [r7, #4]
 800176a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800176e:	f107 0008 	add.w	r0, r7, #8
 8001772:	ec53 2b17 	vmov	r2, r3, d7
 8001776:	4908      	ldr	r1, [pc, #32]	@ (8001798 <stampa_temperatura_interna+0x3c>)
 8001778:	f00d f834 	bl	800e7e4 <siprintf>
 800177c:	63f8      	str	r0, [r7, #60]	@ 0x3c
       // Invia via UART
       HAL_UART_Transmit(&huart3, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 800177e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001780:	b29a      	uxth	r2, r3
 8001782:	f107 0108 	add.w	r1, r7, #8
 8001786:	f04f 33ff 	mov.w	r3, #4294967295
 800178a:	4804      	ldr	r0, [pc, #16]	@ (800179c <stampa_temperatura_interna+0x40>)
 800178c:	f006 fe90 	bl	80084b0 <HAL_UART_Transmit>
}
 8001790:	bf00      	nop
 8001792:	3740      	adds	r7, #64	@ 0x40
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	08012044 	.word	0x08012044
 800179c:	24000808 	.word	0x24000808

080017a0 <MainTask>:
#include "global.h"
#include "funzioni_SOC.h"
#include "Manage_bms.h"

void MainTask(void *argument)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]


  for (;;)
  {
      osThreadResume(TaskMisureHandle);
 80017a8:	4b0d      	ldr	r3, [pc, #52]	@ (80017e0 <MainTask+0x40>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4618      	mov	r0, r3
 80017ae:	f008 fdce 	bl	800a34e <osThreadResume>
      osSemaphoreRelease(BinSemHandle);
 80017b2:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <MainTask+0x44>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f008 fee0 	bl	800a57c <osSemaphoreRelease>

      Manage_bms();
 80017bc:	f000 f816 	bl	80017ec <Manage_bms>

      osThreadResume(TaskComunicazioneHandle);
 80017c0:	4b09      	ldr	r3, [pc, #36]	@ (80017e8 <MainTask+0x48>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f008 fdc2 	bl	800a34e <osThreadResume>
      osSemaphoreRelease(BinSemHandle);
 80017ca:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <MainTask+0x44>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f008 fed4 	bl	800a57c <osSemaphoreRelease>

      osDelay(1);
 80017d4:	2001      	movs	r0, #1
 80017d6:	f008 fddb 	bl	800a390 <osDelay>
      osThreadResume(TaskMisureHandle);
 80017da:	bf00      	nop
 80017dc:	e7e4      	b.n	80017a8 <MainTask+0x8>
 80017de:	bf00      	nop
 80017e0:	24000530 	.word	0x24000530
 80017e4:	2400053c 	.word	0x2400053c
 80017e8:	24000534 	.word	0x24000534

080017ec <Manage_bms>:


#include "global.h"
#include "stdbool.h"

void Manage_bms(void){
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80017f2:	2200      	movs	r2, #0
 80017f4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017f8:	482b      	ldr	r0, [pc, #172]	@ (80018a8 <Manage_bms+0xbc>)
 80017fa:	f002 fb8b 	bl	8003f14 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80017fe:	2200      	movs	r2, #0
 8001800:	2101      	movs	r1, #1
 8001802:	4829      	ldr	r0, [pc, #164]	@ (80018a8 <Manage_bms+0xbc>)
 8001804:	f002 fb86 	bl	8003f14 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8001808:	2200      	movs	r2, #0
 800180a:	2102      	movs	r1, #2
 800180c:	4827      	ldr	r0, [pc, #156]	@ (80018ac <Manage_bms+0xc0>)
 800180e:	f002 fb81 	bl	8003f14 <HAL_GPIO_WritePin>

    //---Controllo sulla corrente---


	if(Batteria[1].corrente<0){
 8001812:	4b27      	ldr	r3, [pc, #156]	@ (80018b0 <Manage_bms+0xc4>)
 8001814:	edd3 7a07 	vldr	s15, [r3, #28]
 8001818:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800181c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001820:	d505      	bpl.n	800182e <Manage_bms+0x42>

		//accendi un led per segnalare la scarica
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001822:	2201      	movs	r2, #1
 8001824:	2101      	movs	r1, #1
 8001826:	4820      	ldr	r0, [pc, #128]	@ (80018a8 <Manage_bms+0xbc>)
 8001828:	f002 fb74 	bl	8003f14 <HAL_GPIO_WritePin>
 800182c:	e00d      	b.n	800184a <Manage_bms+0x5e>

	}else if (Batteria[1].corrente>0.0f){
 800182e:	4b20      	ldr	r3, [pc, #128]	@ (80018b0 <Manage_bms+0xc4>)
 8001830:	edd3 7a07 	vldr	s15, [r3, #28]
 8001834:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800183c:	dd05      	ble.n	800184a <Manage_bms+0x5e>

		//accendi un led per segnalare la scarica
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 800183e:	2201      	movs	r2, #1
 8001840:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001844:	4818      	ldr	r0, [pc, #96]	@ (80018a8 <Manage_bms+0xbc>)
 8001846:	f002 fb65 	bl	8003f14 <HAL_GPIO_WritePin>

	}

	//---Controllo sulle tensioni---

	bool alarm_present=false;
 800184a:	2300      	movs	r3, #0
 800184c:	71fb      	strb	r3, [r7, #7]

	for (int i=0; i<12; i++){
 800184e:	2300      	movs	r3, #0
 8001850:	603b      	str	r3, [r7, #0]
 8001852:	e01a      	b.n	800188a <Manage_bms+0x9e>
		if(Batteria[i].COV==true||Batteria[i].CUV==true){
 8001854:	4916      	ldr	r1, [pc, #88]	@ (80018b0 <Manage_bms+0xc4>)
 8001856:	683a      	ldr	r2, [r7, #0]
 8001858:	4613      	mov	r3, r2
 800185a:	005b      	lsls	r3, r3, #1
 800185c:	4413      	add	r3, r2
 800185e:	00db      	lsls	r3, r3, #3
 8001860:	440b      	add	r3, r1
 8001862:	3314      	adds	r3, #20
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d10a      	bne.n	8001880 <Manage_bms+0x94>
 800186a:	4911      	ldr	r1, [pc, #68]	@ (80018b0 <Manage_bms+0xc4>)
 800186c:	683a      	ldr	r2, [r7, #0]
 800186e:	4613      	mov	r3, r2
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	4413      	add	r3, r2
 8001874:	00db      	lsls	r3, r3, #3
 8001876:	440b      	add	r3, r1
 8001878:	3315      	adds	r3, #21
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <Manage_bms+0x98>
			alarm_present=true;
 8001880:	2301      	movs	r3, #1
 8001882:	71fb      	strb	r3, [r7, #7]
	for (int i=0; i<12; i++){
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	3301      	adds	r3, #1
 8001888:	603b      	str	r3, [r7, #0]
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	2b0b      	cmp	r3, #11
 800188e:	dde1      	ble.n	8001854 <Manage_bms+0x68>
		}
	}

	if(alarm_present){
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d004      	beq.n	80018a0 <Manage_bms+0xb4>
	    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_SET);
 8001896:	2201      	movs	r2, #1
 8001898:	2102      	movs	r1, #2
 800189a:	4804      	ldr	r0, [pc, #16]	@ (80018ac <Manage_bms+0xc0>)
 800189c:	f002 fb3a 	bl	8003f14 <HAL_GPIO_WritePin>
	}

}
 80018a0:	bf00      	nop
 80018a2:	3708      	adds	r7, #8
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	58020400 	.word	0x58020400
 80018ac:	58021000 	.word	0x58021000
 80018b0:	24000580 	.word	0x24000580

080018b4 <TaskCalcoloSOC>:
#include <stdio.h>
#include "funzioni_SOC.h"
#include "global.h"

void TaskCalcoloSOC(void *argument)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]

  for (;;)
  {
	  calcolo_SOC();
 80018bc:	f000 fb3a 	bl	8001f34 <calcolo_SOC>
      osThreadSuspend (TaskCalcoloSOCHandle);
 80018c0:	4b03      	ldr	r3, [pc, #12]	@ (80018d0 <TaskCalcoloSOC+0x1c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f008 fd21 	bl	800a30c <osThreadSuspend>
	  calcolo_SOC();
 80018ca:	bf00      	nop
 80018cc:	e7f6      	b.n	80018bc <TaskCalcoloSOC+0x8>
 80018ce:	bf00      	nop
 80018d0:	24000538 	.word	0x24000538

080018d4 <TaskComunicazione>:
#include "Comunicazione_ADC.h"
#include "global.h"
#include "funzioni_SOC.h"

void TaskComunicazione(void *argument)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]


  for (;;)
  {
      /* Aspetta il comando di start */
	  osSemaphoreAcquire(BinSemHandle,osWaitForever);
 80018dc:	4b16      	ldr	r3, [pc, #88]	@ (8001938 <TaskComunicazione+0x64>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f04f 31ff 	mov.w	r1, #4294967295
 80018e4:	4618      	mov	r0, r3
 80018e6:	f008 fdf7 	bl	800a4d8 <osSemaphoreAcquire>
      stampa_tensioni_celle();
 80018ea:	f7ff fe93 	bl	8001614 <stampa_tensioni_celle>
      stampa_tensioni_GPIO(tensione_GPIO);
 80018ee:	4813      	ldr	r0, [pc, #76]	@ (800193c <TaskComunicazione+0x68>)
 80018f0:	f7ff fec6 	bl	8001680 <stampa_tensioni_GPIO>
      stampa_temperatura_interna(int_temperature);
 80018f4:	4b12      	ldr	r3, [pc, #72]	@ (8001940 <TaskComunicazione+0x6c>)
 80018f6:	edd3 7a00 	vldr	s15, [r3]
 80018fa:	eeb0 0a67 	vmov.f32	s0, s15
 80018fe:	f7ff ff2d 	bl	800175c <stampa_temperatura_interna>
      stampa_somma_celle(somma_celle);
 8001902:	4b10      	ldr	r3, [pc, #64]	@ (8001944 <TaskComunicazione+0x70>)
 8001904:	edd3 7a00 	vldr	s15, [r3]
 8001908:	eeb0 0a67 	vmov.f32	s0, s15
 800190c:	f7ff ff04 	bl	8001718 <stampa_somma_celle>
      stampa_somma_celle(Batteria[1].SOC);
 8001910:	4b0d      	ldr	r3, [pc, #52]	@ (8001948 <TaskComunicazione+0x74>)
 8001912:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001916:	eeb0 0a67 	vmov.f32	s0, s15
 800191a:	f7ff fefd 	bl	8001718 <stampa_somma_celle>
      /* Segnala al Main che la comunicazione  terminata */
      osSemaphoreRelease(BinSemHandle);
 800191e:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <TaskComunicazione+0x64>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4618      	mov	r0, r3
 8001924:	f008 fe2a 	bl	800a57c <osSemaphoreRelease>
      osThreadSuspend (TaskComunicazioneHandle);
 8001928:	4b08      	ldr	r3, [pc, #32]	@ (800194c <TaskComunicazione+0x78>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4618      	mov	r0, r3
 800192e:	f008 fced 	bl	800a30c <osThreadSuspend>
	  osSemaphoreAcquire(BinSemHandle,osWaitForever);
 8001932:	bf00      	nop
 8001934:	e7d2      	b.n	80018dc <TaskComunicazione+0x8>
 8001936:	bf00      	nop
 8001938:	2400053c 	.word	0x2400053c
 800193c:	24000558 	.word	0x24000558
 8001940:	24000574 	.word	0x24000574
 8001944:	24000570 	.word	0x24000570
 8001948:	24000580 	.word	0x24000580
 800194c:	24000534 	.word	0x24000534

08001950 <TaskMisure>:
#include "Comunicazione_UART.h"

extern UART_HandleTypeDef huart3;

void TaskMisure(void *argument)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b090      	sub	sp, #64	@ 0x40
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
	osSemaphoreAcquire(BinSemHandle,osWaitForever);
 8001958:	4b23      	ldr	r3, [pc, #140]	@ (80019e8 <TaskMisure+0x98>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f04f 31ff 	mov.w	r1, #4294967295
 8001960:	4618      	mov	r0, r3
 8001962:	f008 fdb9 	bl	800a4d8 <osSemaphoreAcquire>
	ltc6811_configure();
 8001966:	f7ff fbc3 	bl	80010f0 <ltc6811_configure>

	//verifichiamo se effettivamente stiamo scrivendo nel modo giusto
	HAL_StatusTypeDef status1 = ltc6811_read_data(0x0002, &config[0], 6);
 800196a:	2206      	movs	r2, #6
 800196c:	491f      	ldr	r1, [pc, #124]	@ (80019ec <TaskMisure+0x9c>)
 800196e:	2002      	movs	r0, #2
 8001970:	f7ff fa7c 	bl	8000e6c <ltc6811_read_data>
 8001974:	4603      	mov	r3, r0
 8001976:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	for (int i = 0; i < 6; i++)
 800197a:	2300      	movs	r3, #0
 800197c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800197e:	e017      	b.n	80019b0 <TaskMisure+0x60>
	{
		char buffer2[40];
        	// Converti float in stringa
		int length2 = sprintf(buffer2, "Il valore %d della configurazione: %x \r\n", i+1, config[i]);
 8001980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001982:	1c5a      	adds	r2, r3, #1
 8001984:	4919      	ldr	r1, [pc, #100]	@ (80019ec <TaskMisure+0x9c>)
 8001986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001988:	440b      	add	r3, r1
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	f107 000c 	add.w	r0, r7, #12
 8001990:	4917      	ldr	r1, [pc, #92]	@ (80019f0 <TaskMisure+0xa0>)
 8001992:	f00c ff27 	bl	800e7e4 <siprintf>
 8001996:	6378      	str	r0, [r7, #52]	@ 0x34
      	// Invia via UART
		HAL_UART_Transmit(&huart3, (uint8_t*)buffer2, length2, HAL_MAX_DELAY);
 8001998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800199a:	b29a      	uxth	r2, r3
 800199c:	f107 010c 	add.w	r1, r7, #12
 80019a0:	f04f 33ff 	mov.w	r3, #4294967295
 80019a4:	4813      	ldr	r0, [pc, #76]	@ (80019f4 <TaskMisure+0xa4>)
 80019a6:	f006 fd83 	bl	80084b0 <HAL_UART_Transmit>
	for (int i = 0; i < 6; i++)
 80019aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019ac:	3301      	adds	r3, #1
 80019ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80019b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019b2:	2b05      	cmp	r3, #5
 80019b4:	dde4      	ble.n	8001980 <TaskMisure+0x30>
	}

  for (;;){
	  ltc6811_read_cell_voltages();
 80019b6:	f7ff fbcd 	bl	8001154 <ltc6811_read_cell_voltages>
	  ltc6811_read_gpio_voltages(tensione_GPIO);
 80019ba:	480f      	ldr	r0, [pc, #60]	@ (80019f8 <TaskMisure+0xa8>)
 80019bc:	f7ff fc7a 	bl	80012b4 <ltc6811_read_gpio_voltages>
	  ltc6811_read_status();
 80019c0:	f7ff fd04 	bl	80013cc <ltc6811_read_status>
      osThreadResume(TaskCalcoloSOCHandle);
 80019c4:	4b0d      	ldr	r3, [pc, #52]	@ (80019fc <TaskMisure+0xac>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f008 fcc0 	bl	800a34e <osThreadResume>

      osSemaphoreRelease(BinSemHandle);
 80019ce:	4b06      	ldr	r3, [pc, #24]	@ (80019e8 <TaskMisure+0x98>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4618      	mov	r0, r3
 80019d4:	f008 fdd2 	bl	800a57c <osSemaphoreRelease>
      osThreadSuspend (TaskMisureHandle);
 80019d8:	4b09      	ldr	r3, [pc, #36]	@ (8001a00 <TaskMisure+0xb0>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4618      	mov	r0, r3
 80019de:	f008 fc95 	bl	800a30c <osThreadSuspend>
	  ltc6811_read_cell_voltages();
 80019e2:	bf00      	nop
 80019e4:	e7e7      	b.n	80019b6 <TaskMisure+0x66>
 80019e6:	bf00      	nop
 80019e8:	2400053c 	.word	0x2400053c
 80019ec:	24000548 	.word	0x24000548
 80019f0:	08012070 	.word	0x08012070
 80019f4:	24000808 	.word	0x24000808
 80019f8:	24000558 	.word	0x24000558
 80019fc:	24000538 	.word	0x24000538
 8001a00:	24000530 	.word	0x24000530

08001a04 <StartTasks>:
const osSemaphoreAttr_t BinSem_attributes = {
  .name = "BinSem"
};

void StartTasks(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b0a4      	sub	sp, #144	@ 0x90
 8001a08:	af00      	add	r7, sp, #0
  const osThreadAttr_t mainTaskAttr = {
 8001a0a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001a0e:	2224      	movs	r2, #36	@ 0x24
 8001a10:	2100      	movs	r1, #0
 8001a12:	4618      	mov	r0, r3
 8001a14:	f00c ff4b 	bl	800e8ae <memset>
 8001a18:	4b32      	ldr	r3, [pc, #200]	@ (8001ae4 <StartTasks+0xe0>)
 8001a1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001a1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001a24:	2318      	movs	r3, #24
 8001a26:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    .name = "MainTask",
    .stack_size = 1024,
    .priority = osPriorityNormal
  };

  const osThreadAttr_t misureAttr = {
 8001a2a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001a2e:	2224      	movs	r2, #36	@ 0x24
 8001a30:	2100      	movs	r1, #0
 8001a32:	4618      	mov	r0, r3
 8001a34:	f00c ff3b 	bl	800e8ae <memset>
 8001a38:	4b2b      	ldr	r3, [pc, #172]	@ (8001ae8 <StartTasks+0xe4>)
 8001a3a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001a3c:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001a40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001a42:	2319      	movs	r3, #25
 8001a44:	663b      	str	r3, [r7, #96]	@ 0x60
    .name = "TaskMisure",
    .stack_size = 1024*10,
    .priority = osPriorityNormal1
  };

  const osThreadAttr_t ComunicazioneAttr = {
 8001a46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a4a:	2224      	movs	r2, #36	@ 0x24
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f00c ff2d 	bl	800e8ae <memset>
 8001a54:	4b25      	ldr	r3, [pc, #148]	@ (8001aec <StartTasks+0xe8>)
 8001a56:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a58:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a5c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001a5e:	2319      	movs	r3, #25
 8001a60:	63fb      	str	r3, [r7, #60]	@ 0x3c
    .name = "TaskComunicazione",
    .stack_size = 1024,
    .priority = osPriorityNormal1
  };

  const osThreadAttr_t SOCAttr = {
 8001a62:	463b      	mov	r3, r7
 8001a64:	2224      	movs	r2, #36	@ 0x24
 8001a66:	2100      	movs	r1, #0
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f00c ff20 	bl	800e8ae <memset>
 8001a6e:	4b20      	ldr	r3, [pc, #128]	@ (8001af0 <StartTasks+0xec>)
 8001a70:	603b      	str	r3, [r7, #0]
 8001a72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a76:	617b      	str	r3, [r7, #20]
 8001a78:	2318      	movs	r3, #24
 8001a7a:	61bb      	str	r3, [r7, #24]
    .stack_size = 1024,
    .priority = osPriorityNormal
  };

  /* crea i thread */
  MainTaskHandle = osThreadNew(MainTask, NULL, &mainTaskAttr);
 8001a7c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001a80:	461a      	mov	r2, r3
 8001a82:	2100      	movs	r1, #0
 8001a84:	481b      	ldr	r0, [pc, #108]	@ (8001af4 <StartTasks+0xf0>)
 8001a86:	f008 fbaf 	bl	800a1e8 <osThreadNew>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	4a1a      	ldr	r2, [pc, #104]	@ (8001af8 <StartTasks+0xf4>)
 8001a8e:	6013      	str	r3, [r2, #0]
  TaskMisureHandle = osThreadNew(TaskMisure, NULL, &misureAttr);
 8001a90:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001a94:	461a      	mov	r2, r3
 8001a96:	2100      	movs	r1, #0
 8001a98:	4818      	ldr	r0, [pc, #96]	@ (8001afc <StartTasks+0xf8>)
 8001a9a:	f008 fba5 	bl	800a1e8 <osThreadNew>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	4a17      	ldr	r2, [pc, #92]	@ (8001b00 <StartTasks+0xfc>)
 8001aa2:	6013      	str	r3, [r2, #0]
  TaskComunicazioneHandle = osThreadNew(TaskComunicazione, NULL, &ComunicazioneAttr);
 8001aa4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	2100      	movs	r1, #0
 8001aac:	4815      	ldr	r0, [pc, #84]	@ (8001b04 <StartTasks+0x100>)
 8001aae:	f008 fb9b 	bl	800a1e8 <osThreadNew>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	4a14      	ldr	r2, [pc, #80]	@ (8001b08 <StartTasks+0x104>)
 8001ab6:	6013      	str	r3, [r2, #0]
  TaskCalcoloSOCHandle = osThreadNew(TaskCalcoloSOC, NULL, &SOCAttr);
 8001ab8:	463b      	mov	r3, r7
 8001aba:	461a      	mov	r2, r3
 8001abc:	2100      	movs	r1, #0
 8001abe:	4813      	ldr	r0, [pc, #76]	@ (8001b0c <StartTasks+0x108>)
 8001ac0:	f008 fb92 	bl	800a1e8 <osThreadNew>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	4a12      	ldr	r2, [pc, #72]	@ (8001b10 <StartTasks+0x10c>)
 8001ac8:	6013      	str	r3, [r2, #0]

  BinSemHandle = osSemaphoreNew(1, 0, &BinSem_attributes);
 8001aca:	4a12      	ldr	r2, [pc, #72]	@ (8001b14 <StartTasks+0x110>)
 8001acc:	2100      	movs	r1, #0
 8001ace:	2001      	movs	r0, #1
 8001ad0:	f008 fc79 	bl	800a3c6 <osSemaphoreNew>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	4a10      	ldr	r2, [pc, #64]	@ (8001b18 <StartTasks+0x114>)
 8001ad8:	6013      	str	r3, [r2, #0]

}
 8001ada:	bf00      	nop
 8001adc:	3790      	adds	r7, #144	@ 0x90
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	080120a4 	.word	0x080120a4
 8001ae8:	080120b0 	.word	0x080120b0
 8001aec:	080120bc 	.word	0x080120bc
 8001af0:	080120d0 	.word	0x080120d0
 8001af4:	080017a1 	.word	0x080017a1
 8001af8:	2400052c 	.word	0x2400052c
 8001afc:	08001951 	.word	0x08001951
 8001b00:	24000530 	.word	0x24000530
 8001b04:	080018d5 	.word	0x080018d5
 8001b08:	24000534 	.word	0x24000534
 8001b0c:	080018b5 	.word	0x080018b5
 8001b10:	24000538 	.word	0x24000538
 8001b14:	08012104 	.word	0x08012104
 8001b18:	2400053c 	.word	0x2400053c

08001b1c <clamp01>:
    80.0, 81.0, 82.0, 83.0, 84.0, 85.0, 86.0, 87.0, 88.0, 89.0,
    90.0, 91.0, 92.0, 93.0, 94.0, 95.0, 96.0, 97.0, 98.0, 99.0, 100.0
};


float clamp01(float x) {
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	ed87 0a01 	vstr	s0, [r7, #4]
    if (x < 0.0f) return 0.0f;
 8001b26:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b32:	d502      	bpl.n	8001b3a <clamp01+0x1e>
 8001b34:	f04f 0300 	mov.w	r3, #0
 8001b38:	e00b      	b.n	8001b52 <clamp01+0x36>
    if (x > 100.0f) return 100.0f;
 8001b3a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b3e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001b64 <clamp01+0x48>
 8001b42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b4a:	dd01      	ble.n	8001b50 <clamp01+0x34>
 8001b4c:	4b06      	ldr	r3, [pc, #24]	@ (8001b68 <clamp01+0x4c>)
 8001b4e:	e000      	b.n	8001b52 <clamp01+0x36>
    return x;
 8001b50:	687b      	ldr	r3, [r7, #4]
}
 8001b52:	ee07 3a90 	vmov	s15, r3
 8001b56:	eeb0 0a67 	vmov.f32	s0, s15
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	42c80000 	.word	0x42c80000
 8001b68:	42c80000 	.word	0x42c80000

08001b6c <lerp>:

float lerp(float a, float b, float t) {
 8001b6c:	b480      	push	{r7}
 8001b6e:	b085      	sub	sp, #20
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	ed87 0a03 	vstr	s0, [r7, #12]
 8001b76:	edc7 0a02 	vstr	s1, [r7, #8]
 8001b7a:	ed87 1a01 	vstr	s2, [r7, #4]
    return a + (b - a) * t;
 8001b7e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b82:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b92:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b96:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001b9a:	eeb0 0a67 	vmov.f32	s0, s15
 8001b9e:	3714      	adds	r7, #20
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <soc_from_ocv>:

// Interpolazione lineare inversa OCV->SoC:
// Assunzione: cfg->ocv_v  crescente, cfg->soc  monotono e in [0..1].
float soc_from_ocv(float voltage_V) {
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08c      	sub	sp, #48	@ 0x30
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	ed87 0a01 	vstr	s0, [r7, #4]

    // Clamp se fuori dalla tabella
    if (voltage_V <= (ocv_table[0]/1000-3.0f)) return clamp01(soc_table[0]);
 8001bb2:	4b5b      	ldr	r3, [pc, #364]	@ (8001d20 <soc_from_ocv+0x178>)
 8001bb4:	ed93 7a00 	vldr	s14, [r3]
 8001bb8:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 8001d24 <soc_from_ocv+0x17c>
 8001bbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bc0:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001bc4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001bc8:	ed97 7a01 	vldr	s14, [r7, #4]
 8001bcc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd4:	d809      	bhi.n	8001bea <soc_from_ocv+0x42>
 8001bd6:	4b54      	ldr	r3, [pc, #336]	@ (8001d28 <soc_from_ocv+0x180>)
 8001bd8:	edd3 7a00 	vldr	s15, [r3]
 8001bdc:	eeb0 0a67 	vmov.f32	s0, s15
 8001be0:	f7ff ff9c 	bl	8001b1c <clamp01>
 8001be4:	eef0 7a40 	vmov.f32	s15, s0
 8001be8:	e094      	b.n	8001d14 <soc_from_ocv+0x16c>
    if (voltage_V >= (ocv_table[100]/1000-3.0f)) return clamp01(soc_table[100]);
 8001bea:	4b4d      	ldr	r3, [pc, #308]	@ (8001d20 <soc_from_ocv+0x178>)
 8001bec:	ed93 7a64 	vldr	s14, [r3, #400]	@ 0x190
 8001bf0:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 8001d24 <soc_from_ocv+0x17c>
 8001bf4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bf8:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001bfc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c00:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c04:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c0c:	db09      	blt.n	8001c22 <soc_from_ocv+0x7a>
 8001c0e:	4b46      	ldr	r3, [pc, #280]	@ (8001d28 <soc_from_ocv+0x180>)
 8001c10:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 8001c14:	eeb0 0a67 	vmov.f32	s0, s15
 8001c18:	f7ff ff80 	bl	8001b1c <clamp01>
 8001c1c:	eef0 7a40 	vmov.f32	s15, s0
 8001c20:	e078      	b.n	8001d14 <soc_from_ocv+0x16c>

    // Trova segmento [i, i+1] tale che ocv_v[i] <= V < ocv_v[i+1]
    size_t lo = 0, hi = 100;
 8001c22:	2300      	movs	r3, #0
 8001c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c26:	2364      	movs	r3, #100	@ 0x64
 8001c28:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (hi - lo > 1) {
 8001c2a:	e020      	b.n	8001c6e <soc_from_ocv+0xc6>
        size_t mid = lo + (hi - lo) / 2;
 8001c2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	085b      	lsrs	r3, r3, #1
 8001c34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c36:	4413      	add	r3, r2
 8001c38:	60fb      	str	r3, [r7, #12]
        if ((ocv_table[mid]/1000-3.0f) <= voltage_V) lo = mid;
 8001c3a:	4a39      	ldr	r2, [pc, #228]	@ (8001d20 <soc_from_ocv+0x178>)
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	4413      	add	r3, r2
 8001c42:	ed93 7a00 	vldr	s14, [r3]
 8001c46:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8001d24 <soc_from_ocv+0x17c>
 8001c4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c4e:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001c52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c56:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c62:	db02      	blt.n	8001c6a <soc_from_ocv+0xc2>
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c68:	e001      	b.n	8001c6e <soc_from_ocv+0xc6>
        else hi = mid;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (hi - lo > 1) {
 8001c6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	2b01      	cmp	r3, #1
 8001c76:	d8d9      	bhi.n	8001c2c <soc_from_ocv+0x84>
    }

    float v0 = ocv_table[lo]/1000-3;
 8001c78:	4a29      	ldr	r2, [pc, #164]	@ (8001d20 <soc_from_ocv+0x178>)
 8001c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	4413      	add	r3, r2
 8001c80:	ed93 7a00 	vldr	s14, [r3]
 8001c84:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8001d24 <soc_from_ocv+0x17c>
 8001c88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c8c:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001c90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c94:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float v1 = ocv_table[lo + 1]/1000-3;
 8001c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	4a20      	ldr	r2, [pc, #128]	@ (8001d20 <soc_from_ocv+0x178>)
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	4413      	add	r3, r2
 8001ca2:	ed93 7a00 	vldr	s14, [r3]
 8001ca6:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001d24 <soc_from_ocv+0x17c>
 8001caa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cae:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001cb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001cb6:	edc7 7a08 	vstr	s15, [r7, #32]
    float s0 = soc_table[lo];
 8001cba:	4a1b      	ldr	r2, [pc, #108]	@ (8001d28 <soc_from_ocv+0x180>)
 8001cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	4413      	add	r3, r2
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	61fb      	str	r3, [r7, #28]
    float s1 = soc_table[lo + 1];
 8001cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cc8:	3301      	adds	r3, #1
 8001cca:	4a17      	ldr	r2, [pc, #92]	@ (8001d28 <soc_from_ocv+0x180>)
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	4413      	add	r3, r2
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	61bb      	str	r3, [r7, #24]

    float t = (voltage_V - v0) / (v1 - v0);
 8001cd4:	ed97 7a01 	vldr	s14, [r7, #4]
 8001cd8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001cdc:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001ce0:	ed97 7a08 	vldr	s14, [r7, #32]
 8001ce4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001ce8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cf0:	edc7 7a05 	vstr	s15, [r7, #20]
    float s = lerp(s0, s1, t);
 8001cf4:	ed97 1a05 	vldr	s2, [r7, #20]
 8001cf8:	edd7 0a06 	vldr	s1, [r7, #24]
 8001cfc:	ed97 0a07 	vldr	s0, [r7, #28]
 8001d00:	f7ff ff34 	bl	8001b6c <lerp>
 8001d04:	ed87 0a04 	vstr	s0, [r7, #16]
    return clamp01(s);
 8001d08:	ed97 0a04 	vldr	s0, [r7, #16]
 8001d0c:	f7ff ff06 	bl	8001b1c <clamp01>
 8001d10:	eef0 7a40 	vmov.f32	s15, s0
}
 8001d14:	eeb0 0a67 	vmov.f32	s0, s15
 8001d18:	3730      	adds	r7, #48	@ 0x30
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	24000000 	.word	0x24000000
 8001d24:	447a0000 	.word	0x447a0000
 8001d28:	24000194 	.word	0x24000194

08001d2c <soc_update_coulomb_count>:

// Coulomb counting: dSoC = (I * dt / 3600) / Capacity, con efficienze.
// Convenzione: I > 0 carica => SoC aumenta; I < 0 scarica => SoC diminuisce.
void soc_update_coulomb_count(float* soc, float current_A, float dt_s, const SoCConfig* cfg) {
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b088      	sub	sp, #32
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d38:	edc7 0a01 	vstr	s1, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
    if (!soc || cfg->capacity_Ah <= 0.0f || dt_s <= 0.0f) return;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d068      	beq.n	8001e16 <soc_update_coulomb_count+0xea>
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	edd3 7a00 	vldr	s15, [r3]
 8001d4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d52:	d960      	bls.n	8001e16 <soc_update_coulomb_count+0xea>
 8001d54:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d60:	d959      	bls.n	8001e16 <soc_update_coulomb_count+0xea>

    float eta = 1.0f;
 8001d62:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001d66:	61fb      	str	r3, [r7, #28]
    if (current_A > 0.0f) {
 8001d68:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d6c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d74:	dd0e      	ble.n	8001d94 <soc_update_coulomb_count+0x68>
        eta = (cfg->eta_charge > 0.0f) ? cfg->eta_charge : 1.0f;
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	edd3 7a01 	vldr	s15, [r3, #4]
 8001d7c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d84:	dd02      	ble.n	8001d8c <soc_update_coulomb_count+0x60>
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	e001      	b.n	8001d90 <soc_update_coulomb_count+0x64>
 8001d8c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001d90:	61fb      	str	r3, [r7, #28]
 8001d92:	e014      	b.n	8001dbe <soc_update_coulomb_count+0x92>
    } else if (current_A < 0.0f) {
 8001d94:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d98:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da0:	d50d      	bpl.n	8001dbe <soc_update_coulomb_count+0x92>
        eta = (cfg->eta_discharge > 0.0f) ? cfg->eta_discharge : 1.0f;
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	edd3 7a02 	vldr	s15, [r3, #8]
 8001da8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001db0:	dd02      	ble.n	8001db8 <soc_update_coulomb_count+0x8c>
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	e001      	b.n	8001dbc <soc_update_coulomb_count+0x90>
 8001db8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001dbc:	61fb      	str	r3, [r7, #28]
    }

    // Ah trasferiti in questo dt
    float dAh = (current_A * dt_s / 3600.0f) * eta;
 8001dbe:	ed97 7a02 	vldr	s14, [r7, #8]
 8001dc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dca:	eddf 6a15 	vldr	s13, [pc, #84]	@ 8001e20 <soc_update_coulomb_count+0xf4>
 8001dce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001dd2:	ed97 7a07 	vldr	s14, [r7, #28]
 8001dd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dda:	edc7 7a06 	vstr	s15, [r7, #24]

    // dSoC = dQ / Qn
    float dsoc = dAh / cfg->capacity_Ah;
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	ed93 7a00 	vldr	s14, [r3]
 8001de4:	edd7 6a06 	vldr	s13, [r7, #24]
 8001de8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001dec:	edc7 7a05 	vstr	s15, [r7, #20]

    float s = *soc + dsoc;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	edd3 7a00 	vldr	s15, [r3]
 8001df6:	ed97 7a05 	vldr	s14, [r7, #20]
 8001dfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dfe:	edc7 7a04 	vstr	s15, [r7, #16]
    *soc = clamp01(s);
 8001e02:	ed97 0a04 	vldr	s0, [r7, #16]
 8001e06:	f7ff fe89 	bl	8001b1c <clamp01>
 8001e0a:	eef0 7a40 	vmov.f32	s15, s0
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	edc3 7a00 	vstr	s15, [r3]
 8001e14:	e000      	b.n	8001e18 <soc_update_coulomb_count+0xec>
    if (!soc || cfg->capacity_Ah <= 0.0f || dt_s <= 0.0f) return;
 8001e16:	bf00      	nop
}
 8001e18:	3720      	adds	r7, #32
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	45610000 	.word	0x45610000

08001e24 <soc_update_hybrid>:
void soc_update_hybrid(float* soc_estimate,
                       float voltage_V,
                       float current_A,
                       float dt_s,
                       const SoCConfig* cfg,
                       float alpha) {
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b08a      	sub	sp, #40	@ 0x28
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6178      	str	r0, [r7, #20]
 8001e2c:	ed87 0a04 	vstr	s0, [r7, #16]
 8001e30:	edc7 0a03 	vstr	s1, [r7, #12]
 8001e34:	ed87 1a02 	vstr	s2, [r7, #8]
 8001e38:	6079      	str	r1, [r7, #4]
 8001e3a:	edc7 1a00 	vstr	s3, [r7]
    if (!soc_estimate) return;
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d044      	beq.n	8001ece <soc_update_hybrid+0xaa>
    if (alpha < 0.0f) alpha = 0.0f;
 8001e44:	edd7 7a00 	vldr	s15, [r7]
 8001e48:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e50:	d502      	bpl.n	8001e58 <soc_update_hybrid+0x34>
 8001e52:	f04f 0300 	mov.w	r3, #0
 8001e56:	603b      	str	r3, [r7, #0]
    if (alpha > 1.0f) alpha = 1.0f;
 8001e58:	edd7 7a00 	vldr	s15, [r7]
 8001e5c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e68:	dd02      	ble.n	8001e70 <soc_update_hybrid+0x4c>
 8001e6a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001e6e:	603b      	str	r3, [r7, #0]

    // Step 1: integrazione coulomb counting
    soc_update_coulomb_count(soc_estimate, current_A, dt_s, cfg);
 8001e70:	6879      	ldr	r1, [r7, #4]
 8001e72:	edd7 0a02 	vldr	s1, [r7, #8]
 8001e76:	ed97 0a03 	vldr	s0, [r7, #12]
 8001e7a:	6978      	ldr	r0, [r7, #20]
 8001e7c:	f7ff ff56 	bl	8001d2c <soc_update_coulomb_count>

    // Step 2: correzione con OCV
    float soc_ocv = soc_from_ocv(voltage_V);
 8001e80:	ed97 0a04 	vldr	s0, [r7, #16]
 8001e84:	f7ff fe90 	bl	8001ba8 <soc_from_ocv>
 8001e88:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    float soc_cc = *soc_estimate;
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	623b      	str	r3, [r7, #32]

    float soc_fused = alpha * soc_cc + (1.0f - alpha) * soc_ocv;
 8001e92:	ed97 7a00 	vldr	s14, [r7]
 8001e96:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ea2:	edd7 7a00 	vldr	s15, [r7]
 8001ea6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001eaa:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001eae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001eb6:	edc7 7a07 	vstr	s15, [r7, #28]
    *soc_estimate = clamp01(soc_fused);
 8001eba:	ed97 0a07 	vldr	s0, [r7, #28]
 8001ebe:	f7ff fe2d 	bl	8001b1c <clamp01>
 8001ec2:	eef0 7a40 	vmov.f32	s15, s0
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	edc3 7a00 	vstr	s15, [r3]
 8001ecc:	e000      	b.n	8001ed0 <soc_update_hybrid+0xac>
    if (!soc_estimate) return;
 8001ece:	bf00      	nop
}
 8001ed0:	3728      	adds	r7, #40	@ 0x28
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <compute_cells_soc_from_voltage>:

void compute_cells_soc_from_voltage(Cella* cells)
{
 8001ed6:	b590      	push	{r4, r7, lr}
 8001ed8:	b085      	sub	sp, #20
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
    if (!cells) return;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d023      	beq.n	8001f2c <compute_cells_soc_from_voltage+0x56>

    for (size_t i = 0; i < NUM_CELLS; ++i) {
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	e01c      	b.n	8001f24 <compute_cells_soc_from_voltage+0x4e>
        cells[i].SOC = soc_from_ocv(cells[i].tensione);
 8001eea:	68fa      	ldr	r2, [r7, #12]
 8001eec:	4613      	mov	r3, r2
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	4413      	add	r3, r2
 8001ef2:	00db      	lsls	r3, r3, #3
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4413      	add	r3, r2
 8001efa:	edd3 7a00 	vldr	s15, [r3]
 8001efe:	68fa      	ldr	r2, [r7, #12]
 8001f00:	4613      	mov	r3, r2
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	4413      	add	r3, r2
 8001f06:	00db      	lsls	r3, r3, #3
 8001f08:	461a      	mov	r2, r3
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	189c      	adds	r4, r3, r2
 8001f0e:	eeb0 0a67 	vmov.f32	s0, s15
 8001f12:	f7ff fe49 	bl	8001ba8 <soc_from_ocv>
 8001f16:	eef0 7a40 	vmov.f32	s15, s0
 8001f1a:	edc4 7a03 	vstr	s15, [r4, #12]
    for (size_t i = 0; i < NUM_CELLS; ++i) {
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	3301      	adds	r3, #1
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2b0b      	cmp	r3, #11
 8001f28:	d9df      	bls.n	8001eea <compute_cells_soc_from_voltage+0x14>
 8001f2a:	e000      	b.n	8001f2e <compute_cells_soc_from_voltage+0x58>
    if (!cells) return;
 8001f2c:	bf00      	nop
    }
}
 8001f2e:	3714      	adds	r7, #20
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd90      	pop	{r4, r7, pc}

08001f34 <calcolo_SOC>:



	   // Inizializzo la stima con l'OCV calcolato sopra
void calcolo_SOC(){
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b086      	sub	sp, #24
 8001f38:	af00      	add	r7, sp, #0
	static bool initialized=false;
	if(!initialized){
 8001f3a:	4b2e      	ldr	r3, [pc, #184]	@ (8001ff4 <calcolo_SOC+0xc0>)
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	f083 0301 	eor.w	r3, r3, #1
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d005      	beq.n	8001f54 <calcolo_SOC+0x20>
		compute_cells_soc_from_voltage (Batteria);
 8001f48:	482b      	ldr	r0, [pc, #172]	@ (8001ff8 <calcolo_SOC+0xc4>)
 8001f4a:	f7ff ffc4 	bl	8001ed6 <compute_cells_soc_from_voltage>
		initialized= true;
 8001f4e:	4b29      	ldr	r3, [pc, #164]	@ (8001ff4 <calcolo_SOC+0xc0>)
 8001f50:	2201      	movs	r2, #1
 8001f52:	701a      	strb	r2, [r3, #0]
	}


	static uint32_t last_ms = 0;
	uint32_t now_ms = HAL_GetTick();
 8001f54:	f000 ff5a 	bl	8002e0c <HAL_GetTick>
 8001f58:	6138      	str	r0, [r7, #16]
	float dt_s = (last_ms == 0) ? 0.0f : (now_ms - last_ms) / 1000.0f;
 8001f5a:	4b28      	ldr	r3, [pc, #160]	@ (8001ffc <calcolo_SOC+0xc8>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d00c      	beq.n	8001f7c <calcolo_SOC+0x48>
 8001f62:	4b26      	ldr	r3, [pc, #152]	@ (8001ffc <calcolo_SOC+0xc8>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	ee07 3a90 	vmov	s15, r3
 8001f6e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f72:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8002000 <calcolo_SOC+0xcc>
 8001f76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f7a:	e001      	b.n	8001f80 <calcolo_SOC+0x4c>
 8001f7c:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8002004 <calcolo_SOC+0xd0>
 8001f80:	edc7 7a03 	vstr	s15, [r7, #12]
	last_ms = now_ms;
 8001f84:	4a1d      	ldr	r2, [pc, #116]	@ (8001ffc <calcolo_SOC+0xc8>)
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	6013      	str	r3, [r2, #0]

    float alpha = 0.98f;
 8001f8a:	4b1f      	ldr	r3, [pc, #124]	@ (8002008 <calcolo_SOC+0xd4>)
 8001f8c:	60bb      	str	r3, [r7, #8]
    float Ic = -0.1f;
 8001f8e:	4b1f      	ldr	r3, [pc, #124]	@ (800200c <calcolo_SOC+0xd8>)
 8001f90:	607b      	str	r3, [r7, #4]
    Batteria[1].corrente=Ic;
 8001f92:	4a19      	ldr	r2, [pc, #100]	@ (8001ff8 <calcolo_SOC+0xc4>)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	61d3      	str	r3, [r2, #28]
	// Un passo di aggiornamento ibrido (ripetere a ogni ciclo temporale)
    for (int i = 0; i < 12; ++i) {
 8001f98:	2300      	movs	r3, #0
 8001f9a:	617b      	str	r3, [r7, #20]
 8001f9c:	e022      	b.n	8001fe4 <calcolo_SOC+0xb0>
        soc_update_hybrid(&Batteria[i].SOC, Batteria[i].tensione, Batteria[1].corrente, dt_s, &cfg, alpha);
 8001f9e:	697a      	ldr	r2, [r7, #20]
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	4413      	add	r3, r2
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	3308      	adds	r3, #8
 8001faa:	4a13      	ldr	r2, [pc, #76]	@ (8001ff8 <calcolo_SOC+0xc4>)
 8001fac:	4413      	add	r3, r2
 8001fae:	1d18      	adds	r0, r3, #4
 8001fb0:	4911      	ldr	r1, [pc, #68]	@ (8001ff8 <calcolo_SOC+0xc4>)
 8001fb2:	697a      	ldr	r2, [r7, #20]
 8001fb4:	4613      	mov	r3, r2
 8001fb6:	005b      	lsls	r3, r3, #1
 8001fb8:	4413      	add	r3, r2
 8001fba:	00db      	lsls	r3, r3, #3
 8001fbc:	440b      	add	r3, r1
 8001fbe:	edd3 7a00 	vldr	s15, [r3]
 8001fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ff8 <calcolo_SOC+0xc4>)
 8001fc4:	ed93 7a07 	vldr	s14, [r3, #28]
 8001fc8:	edd7 1a02 	vldr	s3, [r7, #8]
 8001fcc:	4910      	ldr	r1, [pc, #64]	@ (8002010 <calcolo_SOC+0xdc>)
 8001fce:	ed97 1a03 	vldr	s2, [r7, #12]
 8001fd2:	eef0 0a47 	vmov.f32	s1, s14
 8001fd6:	eeb0 0a67 	vmov.f32	s0, s15
 8001fda:	f7ff ff23 	bl	8001e24 <soc_update_hybrid>
    for (int i = 0; i < 12; ++i) {
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	617b      	str	r3, [r7, #20]
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	2b0b      	cmp	r3, #11
 8001fe8:	ddd9      	ble.n	8001f9e <calcolo_SOC+0x6a>
    }

}
 8001fea:	bf00      	nop
 8001fec:	bf00      	nop
 8001fee:	3718      	adds	r7, #24
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	24000540 	.word	0x24000540
 8001ff8:	24000580 	.word	0x24000580
 8001ffc:	24000544 	.word	0x24000544
 8002000:	447a0000 	.word	0x447a0000
 8002004:	00000000 	.word	0x00000000
 8002008:	3f7ae148 	.word	0x3f7ae148
 800200c:	bdcccccd 	.word	0xbdcccccd
 8002010:	24000328 	.word	0x24000328

08002014 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002018:	f000 fa5e 	bl	80024d8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800201c:	f000 fea6 	bl	8002d6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002020:	f000 f81e 	bl	8002060 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002024:	f000 f98e 	bl	8002344 <MX_GPIO_Init>
  MX_SPI3_Init();
 8002028:	f000 f894 	bl	8002154 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 800202c:	f000 f93e 	bl	80022ac <MX_USART3_UART_Init>
  MX_SPI5_Init();
 8002030:	f000 f8e6 	bl	8002200 <MX_SPI5_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002034:	f008 f88e 	bl	800a154 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002038:	4a06      	ldr	r2, [pc, #24]	@ (8002054 <main+0x40>)
 800203a:	2100      	movs	r1, #0
 800203c:	4806      	ldr	r0, [pc, #24]	@ (8002058 <main+0x44>)
 800203e:	f008 f8d3 	bl	800a1e8 <osThreadNew>
 8002042:	4603      	mov	r3, r0
 8002044:	4a05      	ldr	r2, [pc, #20]	@ (800205c <main+0x48>)
 8002046:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  StartTasks();
 8002048:	f7ff fcdc 	bl	8001a04 <StartTasks>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800204c:	f008 f8a6 	bl	800a19c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8002050:	bf00      	nop
 8002052:	e7fd      	b.n	8002050 <main+0x3c>
 8002054:	08012114 	.word	0x08012114
 8002058:	080024c9 	.word	0x080024c9
 800205c:	240008d4 	.word	0x240008d4

08002060 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b09c      	sub	sp, #112	@ 0x70
 8002064:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002066:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800206a:	224c      	movs	r2, #76	@ 0x4c
 800206c:	2100      	movs	r1, #0
 800206e:	4618      	mov	r0, r3
 8002070:	f00c fc1d 	bl	800e8ae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002074:	1d3b      	adds	r3, r7, #4
 8002076:	2220      	movs	r2, #32
 8002078:	2100      	movs	r1, #0
 800207a:	4618      	mov	r0, r3
 800207c:	f00c fc17 	bl	800e8ae <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002080:	2002      	movs	r0, #2
 8002082:	f001 ff61 	bl	8003f48 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002086:	2300      	movs	r3, #0
 8002088:	603b      	str	r3, [r7, #0]
 800208a:	4b30      	ldr	r3, [pc, #192]	@ (800214c <SystemClock_Config+0xec>)
 800208c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800208e:	4a2f      	ldr	r2, [pc, #188]	@ (800214c <SystemClock_Config+0xec>)
 8002090:	f023 0301 	bic.w	r3, r3, #1
 8002094:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002096:	4b2d      	ldr	r3, [pc, #180]	@ (800214c <SystemClock_Config+0xec>)
 8002098:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800209a:	f003 0301 	and.w	r3, r3, #1
 800209e:	603b      	str	r3, [r7, #0]
 80020a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002150 <SystemClock_Config+0xf0>)
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	4a2a      	ldr	r2, [pc, #168]	@ (8002150 <SystemClock_Config+0xf0>)
 80020a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80020aa:	6193      	str	r3, [r2, #24]
 80020ac:	4b28      	ldr	r3, [pc, #160]	@ (8002150 <SystemClock_Config+0xf0>)
 80020ae:	699b      	ldr	r3, [r3, #24]
 80020b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80020b4:	603b      	str	r3, [r7, #0]
 80020b6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80020b8:	bf00      	nop
 80020ba:	4b25      	ldr	r3, [pc, #148]	@ (8002150 <SystemClock_Config+0xf0>)
 80020bc:	699b      	ldr	r3, [r3, #24]
 80020be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020c6:	d1f8      	bne.n	80020ba <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020c8:	2301      	movs	r3, #1
 80020ca:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020d2:	2302      	movs	r3, #2
 80020d4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020d6:	2302      	movs	r3, #2
 80020d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80020da:	2301      	movs	r3, #1
 80020dc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 80020de:	2364      	movs	r3, #100	@ 0x64
 80020e0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80020e2:	2302      	movs	r3, #2
 80020e4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80020e6:	2304      	movs	r3, #4
 80020e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80020ea:	2302      	movs	r3, #2
 80020ec:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80020ee:	230c      	movs	r3, #12
 80020f0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80020f2:	2300      	movs	r3, #0
 80020f4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80020f6:	2300      	movs	r3, #0
 80020f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020fe:	4618      	mov	r0, r3
 8002100:	f001 ff5c 	bl	8003fbc <HAL_RCC_OscConfig>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800210a:	f000 fa23 	bl	8002554 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800210e:	233f      	movs	r3, #63	@ 0x3f
 8002110:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002112:	2303      	movs	r3, #3
 8002114:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002116:	2300      	movs	r3, #0
 8002118:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800211a:	2308      	movs	r3, #8
 800211c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800211e:	2340      	movs	r3, #64	@ 0x40
 8002120:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8002122:	2340      	movs	r3, #64	@ 0x40
 8002124:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002126:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800212a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800212c:	2340      	movs	r3, #64	@ 0x40
 800212e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002130:	1d3b      	adds	r3, r7, #4
 8002132:	2102      	movs	r1, #2
 8002134:	4618      	mov	r0, r3
 8002136:	f002 fb9b 	bl	8004870 <HAL_RCC_ClockConfig>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8002140:	f000 fa08 	bl	8002554 <Error_Handler>
  }
}
 8002144:	bf00      	nop
 8002146:	3770      	adds	r7, #112	@ 0x70
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}
 800214c:	58000400 	.word	0x58000400
 8002150:	58024800 	.word	0x58024800

08002154 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002158:	4b27      	ldr	r3, [pc, #156]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 800215a:	4a28      	ldr	r2, [pc, #160]	@ (80021fc <MX_SPI3_Init+0xa8>)
 800215c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800215e:	4b26      	ldr	r3, [pc, #152]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 8002160:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002164:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002166:	4b24      	ldr	r3, [pc, #144]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 8002168:	2200      	movs	r2, #0
 800216a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800216c:	4b22      	ldr	r3, [pc, #136]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 800216e:	2207      	movs	r2, #7
 8002170:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002172:	4b21      	ldr	r3, [pc, #132]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 8002174:	2200      	movs	r2, #0
 8002176:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002178:	4b1f      	ldr	r3, [pc, #124]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 800217a:	2200      	movs	r2, #0
 800217c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800217e:	4b1e      	ldr	r3, [pc, #120]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 8002180:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002184:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002186:	4b1c      	ldr	r3, [pc, #112]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 8002188:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800218c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800218e:	4b1a      	ldr	r3, [pc, #104]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 8002190:	2200      	movs	r2, #0
 8002192:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002194:	4b18      	ldr	r3, [pc, #96]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 8002196:	2200      	movs	r2, #0
 8002198:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800219a:	4b17      	ldr	r3, [pc, #92]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 800219c:	2200      	movs	r2, #0
 800219e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80021a0:	4b15      	ldr	r3, [pc, #84]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80021a6:	4b14      	ldr	r3, [pc, #80]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 80021a8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80021ac:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80021ae:	4b12      	ldr	r3, [pc, #72]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80021b4:	4b10      	ldr	r3, [pc, #64]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80021ba:	4b0f      	ldr	r3, [pc, #60]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 80021bc:	2200      	movs	r2, #0
 80021be:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80021c0:	4b0d      	ldr	r3, [pc, #52]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 80021c2:	2200      	movs	r2, #0
 80021c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80021c6:	4b0c      	ldr	r3, [pc, #48]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80021cc:	4b0a      	ldr	r3, [pc, #40]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80021d2:	4b09      	ldr	r3, [pc, #36]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80021d8:	4b07      	ldr	r3, [pc, #28]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 80021da:	2200      	movs	r2, #0
 80021dc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80021de:	4b06      	ldr	r3, [pc, #24]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80021e4:	4804      	ldr	r0, [pc, #16]	@ (80021f8 <MX_SPI3_Init+0xa4>)
 80021e6:	f004 fd3d 	bl	8006c64 <HAL_SPI_Init>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 80021f0:	f000 f9b0 	bl	8002554 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80021f4:	bf00      	nop
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	240006a0 	.word	0x240006a0
 80021fc:	40003c00 	.word	0x40003c00

08002200 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002204:	4b27      	ldr	r3, [pc, #156]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 8002206:	4a28      	ldr	r2, [pc, #160]	@ (80022a8 <MX_SPI5_Init+0xa8>)
 8002208:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800220a:	4b26      	ldr	r3, [pc, #152]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 800220c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002210:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002212:	4b24      	ldr	r3, [pc, #144]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 8002214:	2200      	movs	r2, #0
 8002216:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002218:	4b22      	ldr	r3, [pc, #136]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 800221a:	2207      	movs	r2, #7
 800221c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800221e:	4b21      	ldr	r3, [pc, #132]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 8002220:	2200      	movs	r2, #0
 8002222:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002224:	4b1f      	ldr	r3, [pc, #124]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 8002226:	2200      	movs	r2, #0
 8002228:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800222a:	4b1e      	ldr	r3, [pc, #120]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 800222c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002230:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002232:	4b1c      	ldr	r3, [pc, #112]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 8002234:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002238:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800223a:	4b1a      	ldr	r3, [pc, #104]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 800223c:	2200      	movs	r2, #0
 800223e:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002240:	4b18      	ldr	r3, [pc, #96]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 8002242:	2200      	movs	r2, #0
 8002244:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002246:	4b17      	ldr	r3, [pc, #92]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 8002248:	2200      	movs	r2, #0
 800224a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 800224c:	4b15      	ldr	r3, [pc, #84]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 800224e:	2200      	movs	r2, #0
 8002250:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002252:	4b14      	ldr	r3, [pc, #80]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 8002254:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002258:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800225a:	4b12      	ldr	r3, [pc, #72]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 800225c:	2200      	movs	r2, #0
 800225e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002260:	4b10      	ldr	r3, [pc, #64]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 8002262:	2200      	movs	r2, #0
 8002264:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002266:	4b0f      	ldr	r3, [pc, #60]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 8002268:	2200      	movs	r2, #0
 800226a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800226c:	4b0d      	ldr	r3, [pc, #52]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 800226e:	2200      	movs	r2, #0
 8002270:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002272:	4b0c      	ldr	r3, [pc, #48]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 8002274:	2200      	movs	r2, #0
 8002276:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002278:	4b0a      	ldr	r3, [pc, #40]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 800227a:	2200      	movs	r2, #0
 800227c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800227e:	4b09      	ldr	r3, [pc, #36]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 8002280:	2200      	movs	r2, #0
 8002282:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002284:	4b07      	ldr	r3, [pc, #28]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 8002286:	2200      	movs	r2, #0
 8002288:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800228a:	4b06      	ldr	r3, [pc, #24]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 800228c:	2200      	movs	r2, #0
 800228e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002290:	4804      	ldr	r0, [pc, #16]	@ (80022a4 <MX_SPI5_Init+0xa4>)
 8002292:	f004 fce7 	bl	8006c64 <HAL_SPI_Init>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 800229c:	f000 f95a 	bl	8002554 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80022a0:	bf00      	nop
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	24000754 	.word	0x24000754
 80022a8:	40015000 	.word	0x40015000

080022ac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80022b0:	4b22      	ldr	r3, [pc, #136]	@ (800233c <MX_USART3_UART_Init+0x90>)
 80022b2:	4a23      	ldr	r2, [pc, #140]	@ (8002340 <MX_USART3_UART_Init+0x94>)
 80022b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80022b6:	4b21      	ldr	r3, [pc, #132]	@ (800233c <MX_USART3_UART_Init+0x90>)
 80022b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022be:	4b1f      	ldr	r3, [pc, #124]	@ (800233c <MX_USART3_UART_Init+0x90>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022c4:	4b1d      	ldr	r3, [pc, #116]	@ (800233c <MX_USART3_UART_Init+0x90>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022ca:	4b1c      	ldr	r3, [pc, #112]	@ (800233c <MX_USART3_UART_Init+0x90>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022d0:	4b1a      	ldr	r3, [pc, #104]	@ (800233c <MX_USART3_UART_Init+0x90>)
 80022d2:	220c      	movs	r2, #12
 80022d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022d6:	4b19      	ldr	r3, [pc, #100]	@ (800233c <MX_USART3_UART_Init+0x90>)
 80022d8:	2200      	movs	r2, #0
 80022da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80022dc:	4b17      	ldr	r3, [pc, #92]	@ (800233c <MX_USART3_UART_Init+0x90>)
 80022de:	2200      	movs	r2, #0
 80022e0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022e2:	4b16      	ldr	r3, [pc, #88]	@ (800233c <MX_USART3_UART_Init+0x90>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80022e8:	4b14      	ldr	r3, [pc, #80]	@ (800233c <MX_USART3_UART_Init+0x90>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022ee:	4b13      	ldr	r3, [pc, #76]	@ (800233c <MX_USART3_UART_Init+0x90>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80022f4:	4811      	ldr	r0, [pc, #68]	@ (800233c <MX_USART3_UART_Init+0x90>)
 80022f6:	f006 f87b 	bl	80083f0 <HAL_UART_Init>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002300:	f000 f928 	bl	8002554 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002304:	2100      	movs	r1, #0
 8002306:	480d      	ldr	r0, [pc, #52]	@ (800233c <MX_USART3_UART_Init+0x90>)
 8002308:	f007 fe16 	bl	8009f38 <HAL_UARTEx_SetTxFifoThreshold>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002312:	f000 f91f 	bl	8002554 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002316:	2100      	movs	r1, #0
 8002318:	4808      	ldr	r0, [pc, #32]	@ (800233c <MX_USART3_UART_Init+0x90>)
 800231a:	f007 fe4b 	bl	8009fb4 <HAL_UARTEx_SetRxFifoThreshold>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d001      	beq.n	8002328 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002324:	f000 f916 	bl	8002554 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002328:	4804      	ldr	r0, [pc, #16]	@ (800233c <MX_USART3_UART_Init+0x90>)
 800232a:	f007 fdcc 	bl	8009ec6 <HAL_UARTEx_DisableFifoMode>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002334:	f000 f90e 	bl	8002554 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002338:	bf00      	nop
 800233a:	bd80      	pop	{r7, pc}
 800233c:	24000808 	.word	0x24000808
 8002340:	40004800 	.word	0x40004800

08002344 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b08c      	sub	sp, #48	@ 0x30
 8002348:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800234a:	f107 031c 	add.w	r3, r7, #28
 800234e:	2200      	movs	r2, #0
 8002350:	601a      	str	r2, [r3, #0]
 8002352:	605a      	str	r2, [r3, #4]
 8002354:	609a      	str	r2, [r3, #8]
 8002356:	60da      	str	r2, [r3, #12]
 8002358:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800235a:	4b57      	ldr	r3, [pc, #348]	@ (80024b8 <MX_GPIO_Init+0x174>)
 800235c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002360:	4a55      	ldr	r2, [pc, #340]	@ (80024b8 <MX_GPIO_Init+0x174>)
 8002362:	f043 0320 	orr.w	r3, r3, #32
 8002366:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800236a:	4b53      	ldr	r3, [pc, #332]	@ (80024b8 <MX_GPIO_Init+0x174>)
 800236c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002370:	f003 0320 	and.w	r3, r3, #32
 8002374:	61bb      	str	r3, [r7, #24]
 8002376:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002378:	4b4f      	ldr	r3, [pc, #316]	@ (80024b8 <MX_GPIO_Init+0x174>)
 800237a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800237e:	4a4e      	ldr	r2, [pc, #312]	@ (80024b8 <MX_GPIO_Init+0x174>)
 8002380:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002384:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002388:	4b4b      	ldr	r3, [pc, #300]	@ (80024b8 <MX_GPIO_Init+0x174>)
 800238a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800238e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002392:	617b      	str	r3, [r7, #20]
 8002394:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002396:	4b48      	ldr	r3, [pc, #288]	@ (80024b8 <MX_GPIO_Init+0x174>)
 8002398:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800239c:	4a46      	ldr	r2, [pc, #280]	@ (80024b8 <MX_GPIO_Init+0x174>)
 800239e:	f043 0302 	orr.w	r3, r3, #2
 80023a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023a6:	4b44      	ldr	r3, [pc, #272]	@ (80024b8 <MX_GPIO_Init+0x174>)
 80023a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	613b      	str	r3, [r7, #16]
 80023b2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023b4:	4b40      	ldr	r3, [pc, #256]	@ (80024b8 <MX_GPIO_Init+0x174>)
 80023b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023ba:	4a3f      	ldr	r2, [pc, #252]	@ (80024b8 <MX_GPIO_Init+0x174>)
 80023bc:	f043 0308 	orr.w	r3, r3, #8
 80023c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023c4:	4b3c      	ldr	r3, [pc, #240]	@ (80024b8 <MX_GPIO_Init+0x174>)
 80023c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023ca:	f003 0308 	and.w	r3, r3, #8
 80023ce:	60fb      	str	r3, [r7, #12]
 80023d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023d2:	4b39      	ldr	r3, [pc, #228]	@ (80024b8 <MX_GPIO_Init+0x174>)
 80023d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023d8:	4a37      	ldr	r2, [pc, #220]	@ (80024b8 <MX_GPIO_Init+0x174>)
 80023da:	f043 0304 	orr.w	r3, r3, #4
 80023de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023e2:	4b35      	ldr	r3, [pc, #212]	@ (80024b8 <MX_GPIO_Init+0x174>)
 80023e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023e8:	f003 0304 	and.w	r3, r3, #4
 80023ec:	60bb      	str	r3, [r7, #8]
 80023ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80023f0:	4b31      	ldr	r3, [pc, #196]	@ (80024b8 <MX_GPIO_Init+0x174>)
 80023f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023f6:	4a30      	ldr	r2, [pc, #192]	@ (80024b8 <MX_GPIO_Init+0x174>)
 80023f8:	f043 0310 	orr.w	r3, r3, #16
 80023fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002400:	4b2d      	ldr	r3, [pc, #180]	@ (80024b8 <MX_GPIO_Init+0x174>)
 8002402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002406:	f003 0310 	and.w	r3, r3, #16
 800240a:	607b      	str	r3, [r7, #4]
 800240c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14, GPIO_PIN_RESET);
 800240e:	2200      	movs	r2, #0
 8002410:	f244 0101 	movw	r1, #16385	@ 0x4001
 8002414:	4829      	ldr	r0, [pc, #164]	@ (80024bc <MX_GPIO_Init+0x178>)
 8002416:	f001 fd7d 	bl	8003f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 800241a:	2201      	movs	r2, #1
 800241c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002420:	4827      	ldr	r0, [pc, #156]	@ (80024c0 <MX_GPIO_Init+0x17c>)
 8002422:	f001 fd77 	bl	8003f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8002426:	2201      	movs	r2, #1
 8002428:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800242c:	4823      	ldr	r0, [pc, #140]	@ (80024bc <MX_GPIO_Init+0x178>)
 800242e:	f001 fd71 	bl	8003f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 8002432:	2200      	movs	r2, #0
 8002434:	2102      	movs	r1, #2
 8002436:	4823      	ldr	r0, [pc, #140]	@ (80024c4 <MX_GPIO_Init+0x180>)
 8002438:	f001 fd6c 	bl	8003f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB14 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_8;
 800243c:	f244 1301 	movw	r3, #16641	@ 0x4101
 8002440:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002442:	2301      	movs	r3, #1
 8002444:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002446:	2300      	movs	r3, #0
 8002448:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800244a:	2300      	movs	r3, #0
 800244c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800244e:	f107 031c 	add.w	r3, r7, #28
 8002452:	4619      	mov	r1, r3
 8002454:	4819      	ldr	r0, [pc, #100]	@ (80024bc <MX_GPIO_Init+0x178>)
 8002456:	f001 fbad 	bl	8003bb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800245a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800245e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002460:	2301      	movs	r3, #1
 8002462:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002464:	2300      	movs	r3, #0
 8002466:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002468:	2300      	movs	r3, #0
 800246a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800246c:	f107 031c 	add.w	r3, r7, #28
 8002470:	4619      	mov	r1, r3
 8002472:	4813      	ldr	r0, [pc, #76]	@ (80024c0 <MX_GPIO_Init+0x17c>)
 8002474:	f001 fb9e 	bl	8003bb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002478:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800247c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800247e:	2300      	movs	r3, #0
 8002480:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002482:	2300      	movs	r3, #0
 8002484:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002486:	f107 031c 	add.w	r3, r7, #28
 800248a:	4619      	mov	r1, r3
 800248c:	480b      	ldr	r0, [pc, #44]	@ (80024bc <MX_GPIO_Init+0x178>)
 800248e:	f001 fb91 	bl	8003bb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002492:	2302      	movs	r3, #2
 8002494:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002496:	2301      	movs	r3, #1
 8002498:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800249a:	2300      	movs	r3, #0
 800249c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800249e:	2300      	movs	r3, #0
 80024a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024a2:	f107 031c 	add.w	r3, r7, #28
 80024a6:	4619      	mov	r1, r3
 80024a8:	4806      	ldr	r0, [pc, #24]	@ (80024c4 <MX_GPIO_Init+0x180>)
 80024aa:	f001 fb83 	bl	8003bb4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80024ae:	bf00      	nop
 80024b0:	3730      	adds	r7, #48	@ 0x30
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	58024400 	.word	0x58024400
 80024bc:	58020400 	.word	0x58020400
 80024c0:	58020c00 	.word	0x58020c00
 80024c4:	58021000 	.word	0x58021000

080024c8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80024d0:	2001      	movs	r0, #1
 80024d2:	f007 ff5d 	bl	800a390 <osDelay>
 80024d6:	e7fb      	b.n	80024d0 <StartDefaultTask+0x8>

080024d8 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b084      	sub	sp, #16
 80024dc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80024de:	463b      	mov	r3, r7
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	605a      	str	r2, [r3, #4]
 80024e6:	609a      	str	r2, [r3, #8]
 80024e8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80024ea:	f000 fd87 	bl	8002ffc <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80024ee:	2301      	movs	r3, #1
 80024f0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80024f2:	2300      	movs	r3, #0
 80024f4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80024f6:	2300      	movs	r3, #0
 80024f8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80024fa:	231f      	movs	r3, #31
 80024fc:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80024fe:	2387      	movs	r3, #135	@ 0x87
 8002500:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002502:	2300      	movs	r3, #0
 8002504:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002506:	2300      	movs	r3, #0
 8002508:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800250a:	2301      	movs	r3, #1
 800250c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800250e:	2301      	movs	r3, #1
 8002510:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002512:	2300      	movs	r3, #0
 8002514:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002516:	2300      	movs	r3, #0
 8002518:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800251a:	463b      	mov	r3, r7
 800251c:	4618      	mov	r0, r3
 800251e:	f000 fda5 	bl	800306c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002522:	2004      	movs	r0, #4
 8002524:	f000 fd82 	bl	800302c <HAL_MPU_Enable>

}
 8002528:	bf00      	nop
 800252a:	3710      	adds	r7, #16
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a04      	ldr	r2, [pc, #16]	@ (8002550 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d101      	bne.n	8002546 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002542:	f000 fc4f 	bl	8002de4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002546:	bf00      	nop
 8002548:	3708      	adds	r7, #8
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	40010000 	.word	0x40010000

08002554 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002558:	b672      	cpsid	i
}
 800255a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800255c:	bf00      	nop
 800255e:	e7fd      	b.n	800255c <Error_Handler+0x8>

08002560 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002566:	4b10      	ldr	r3, [pc, #64]	@ (80025a8 <HAL_MspInit+0x48>)
 8002568:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800256c:	4a0e      	ldr	r2, [pc, #56]	@ (80025a8 <HAL_MspInit+0x48>)
 800256e:	f043 0302 	orr.w	r3, r3, #2
 8002572:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002576:	4b0c      	ldr	r3, [pc, #48]	@ (80025a8 <HAL_MspInit+0x48>)
 8002578:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800257c:	f003 0302 	and.w	r3, r3, #2
 8002580:	607b      	str	r3, [r7, #4]
 8002582:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002584:	2200      	movs	r2, #0
 8002586:	210f      	movs	r1, #15
 8002588:	f06f 0001 	mvn.w	r0, #1
 800258c:	f000 fd0e 	bl	8002fac <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 5, 0);
 8002590:	2200      	movs	r2, #0
 8002592:	2105      	movs	r1, #5
 8002594:	2051      	movs	r0, #81	@ 0x51
 8002596:	f000 fd09 	bl	8002fac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 800259a:	2051      	movs	r0, #81	@ 0x51
 800259c:	f000 fd20 	bl	8002fe0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025a0:	bf00      	nop
 80025a2:	3708      	adds	r7, #8
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	58024400 	.word	0x58024400

080025ac <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b0be      	sub	sp, #248	@ 0xf8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]
 80025bc:	605a      	str	r2, [r3, #4]
 80025be:	609a      	str	r2, [r3, #8]
 80025c0:	60da      	str	r2, [r3, #12]
 80025c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025c4:	f107 0320 	add.w	r3, r7, #32
 80025c8:	22c0      	movs	r2, #192	@ 0xc0
 80025ca:	2100      	movs	r1, #0
 80025cc:	4618      	mov	r0, r3
 80025ce:	f00c f96e 	bl	800e8ae <memset>
  if(hspi->Instance==SPI3)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a7a      	ldr	r2, [pc, #488]	@ (80027c0 <HAL_SPI_MspInit+0x214>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	f040 8088 	bne.w	80026ee <HAL_SPI_MspInit+0x142>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 80025de:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80025e2:	f04f 0300 	mov.w	r3, #0
 80025e6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 80025ea:	2301      	movs	r3, #1
 80025ec:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3N = 18;
 80025ee:	2312      	movs	r3, #18
 80025f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3P = 15;
 80025f2:	230f      	movs	r3, #15
 80025f4:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3Q = 15;
 80025f6:	230f      	movs	r3, #15
 80025f8:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 80025fa:	2302      	movs	r3, #2
 80025fc:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 80025fe:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002602:	65fb      	str	r3, [r7, #92]	@ 0x5c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOMEDIUM;
 8002604:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002608:	663b      	str	r3, [r7, #96]	@ 0x60
    PeriphClkInitStruct.PLL3.PLL3FRACN = 6144;
 800260a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800260e:	667b      	str	r3, [r7, #100]	@ 0x64
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL3;
 8002610:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002614:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002618:	f107 0320 	add.w	r3, r7, #32
 800261c:	4618      	mov	r0, r3
 800261e:	f002 fcf5 	bl	800500c <HAL_RCCEx_PeriphCLKConfig>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <HAL_SPI_MspInit+0x80>
    {
      Error_Handler();
 8002628:	f7ff ff94 	bl	8002554 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800262c:	4b65      	ldr	r3, [pc, #404]	@ (80027c4 <HAL_SPI_MspInit+0x218>)
 800262e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002632:	4a64      	ldr	r2, [pc, #400]	@ (80027c4 <HAL_SPI_MspInit+0x218>)
 8002634:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002638:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800263c:	4b61      	ldr	r3, [pc, #388]	@ (80027c4 <HAL_SPI_MspInit+0x218>)
 800263e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002642:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002646:	61fb      	str	r3, [r7, #28]
 8002648:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800264a:	4b5e      	ldr	r3, [pc, #376]	@ (80027c4 <HAL_SPI_MspInit+0x218>)
 800264c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002650:	4a5c      	ldr	r2, [pc, #368]	@ (80027c4 <HAL_SPI_MspInit+0x218>)
 8002652:	f043 0302 	orr.w	r3, r3, #2
 8002656:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800265a:	4b5a      	ldr	r3, [pc, #360]	@ (80027c4 <HAL_SPI_MspInit+0x218>)
 800265c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002660:	f003 0302 	and.w	r3, r3, #2
 8002664:	61bb      	str	r3, [r7, #24]
 8002666:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002668:	4b56      	ldr	r3, [pc, #344]	@ (80027c4 <HAL_SPI_MspInit+0x218>)
 800266a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800266e:	4a55      	ldr	r2, [pc, #340]	@ (80027c4 <HAL_SPI_MspInit+0x218>)
 8002670:	f043 0304 	orr.w	r3, r3, #4
 8002674:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002678:	4b52      	ldr	r3, [pc, #328]	@ (80027c4 <HAL_SPI_MspInit+0x218>)
 800267a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800267e:	f003 0304 	and.w	r3, r3, #4
 8002682:	617b      	str	r3, [r7, #20]
 8002684:	697b      	ldr	r3, [r7, #20]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002686:	2304      	movs	r3, #4
 8002688:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268c:	2302      	movs	r3, #2
 800268e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002692:	2300      	movs	r3, #0
 8002694:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002698:	2300      	movs	r3, #0
 800269a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800269e:	2307      	movs	r3, #7
 80026a0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026a4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80026a8:	4619      	mov	r1, r3
 80026aa:	4847      	ldr	r0, [pc, #284]	@ (80027c8 <HAL_SPI_MspInit+0x21c>)
 80026ac:	f001 fa82 	bl	8003bb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80026b0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80026b4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b8:	2302      	movs	r3, #2
 80026ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026be:	2300      	movs	r3, #0
 80026c0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026c4:	2300      	movs	r3, #0
 80026c6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80026ca:	2306      	movs	r3, #6
 80026cc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026d0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80026d4:	4619      	mov	r1, r3
 80026d6:	483d      	ldr	r0, [pc, #244]	@ (80027cc <HAL_SPI_MspInit+0x220>)
 80026d8:	f001 fa6c 	bl	8003bb4 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 80026dc:	2200      	movs	r2, #0
 80026de:	2105      	movs	r1, #5
 80026e0:	2033      	movs	r0, #51	@ 0x33
 80026e2:	f000 fc63 	bl	8002fac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80026e6:	2033      	movs	r0, #51	@ 0x33
 80026e8:	f000 fc7a 	bl	8002fe0 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 80026ec:	e064      	b.n	80027b8 <HAL_SPI_MspInit+0x20c>
  else if(hspi->Instance==SPI5)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a37      	ldr	r2, [pc, #220]	@ (80027d0 <HAL_SPI_MspInit+0x224>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d15f      	bne.n	80027b8 <HAL_SPI_MspInit+0x20c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 80026f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026fc:	f04f 0300 	mov.w	r3, #0
 8002700:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8002704:	2301      	movs	r3, #1
 8002706:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2N = 25;
 8002708:	2319      	movs	r3, #25
 800270a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 800270c:	2302      	movs	r3, #2
 800270e:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2Q = 20;
 8002710:	2314      	movs	r3, #20
 8002712:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8002714:	2302      	movs	r3, #2
 8002716:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8002718:	23c0      	movs	r3, #192	@ 0xc0
 800271a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800271c:	2300      	movs	r3, #0
 800271e:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8002720:	2300      	movs	r3, #0
 8002722:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PLL2;
 8002724:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002728:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800272c:	f107 0320 	add.w	r3, r7, #32
 8002730:	4618      	mov	r0, r3
 8002732:	f002 fc6b 	bl	800500c <HAL_RCCEx_PeriphCLKConfig>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d001      	beq.n	8002740 <HAL_SPI_MspInit+0x194>
      Error_Handler();
 800273c:	f7ff ff0a 	bl	8002554 <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002740:	4b20      	ldr	r3, [pc, #128]	@ (80027c4 <HAL_SPI_MspInit+0x218>)
 8002742:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002746:	4a1f      	ldr	r2, [pc, #124]	@ (80027c4 <HAL_SPI_MspInit+0x218>)
 8002748:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800274c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002750:	4b1c      	ldr	r3, [pc, #112]	@ (80027c4 <HAL_SPI_MspInit+0x218>)
 8002752:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002756:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800275a:	613b      	str	r3, [r7, #16]
 800275c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800275e:	4b19      	ldr	r3, [pc, #100]	@ (80027c4 <HAL_SPI_MspInit+0x218>)
 8002760:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002764:	4a17      	ldr	r2, [pc, #92]	@ (80027c4 <HAL_SPI_MspInit+0x218>)
 8002766:	f043 0320 	orr.w	r3, r3, #32
 800276a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800276e:	4b15      	ldr	r3, [pc, #84]	@ (80027c4 <HAL_SPI_MspInit+0x218>)
 8002770:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002774:	f003 0320 	and.w	r3, r3, #32
 8002778:	60fb      	str	r3, [r7, #12]
 800277a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800277c:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002780:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002784:	2302      	movs	r3, #2
 8002786:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278a:	2300      	movs	r3, #0
 800278c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002790:	2300      	movs	r3, #0
 8002792:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002796:	2305      	movs	r3, #5
 8002798:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800279c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80027a0:	4619      	mov	r1, r3
 80027a2:	480c      	ldr	r0, [pc, #48]	@ (80027d4 <HAL_SPI_MspInit+0x228>)
 80027a4:	f001 fa06 	bl	8003bb4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI5_IRQn, 5, 0);
 80027a8:	2200      	movs	r2, #0
 80027aa:	2105      	movs	r1, #5
 80027ac:	2055      	movs	r0, #85	@ 0x55
 80027ae:	f000 fbfd 	bl	8002fac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI5_IRQn);
 80027b2:	2055      	movs	r0, #85	@ 0x55
 80027b4:	f000 fc14 	bl	8002fe0 <HAL_NVIC_EnableIRQ>
}
 80027b8:	bf00      	nop
 80027ba:	37f8      	adds	r7, #248	@ 0xf8
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	40003c00 	.word	0x40003c00
 80027c4:	58024400 	.word	0x58024400
 80027c8:	58020400 	.word	0x58020400
 80027cc:	58020800 	.word	0x58020800
 80027d0:	40015000 	.word	0x40015000
 80027d4:	58021400 	.word	0x58021400

080027d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b0ba      	sub	sp, #232	@ 0xe8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	605a      	str	r2, [r3, #4]
 80027ea:	609a      	str	r2, [r3, #8]
 80027ec:	60da      	str	r2, [r3, #12]
 80027ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80027f0:	f107 0310 	add.w	r3, r7, #16
 80027f4:	22c0      	movs	r2, #192	@ 0xc0
 80027f6:	2100      	movs	r1, #0
 80027f8:	4618      	mov	r0, r3
 80027fa:	f00c f858 	bl	800e8ae <memset>
  if(huart->Instance==USART3)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a2b      	ldr	r2, [pc, #172]	@ (80028b0 <HAL_UART_MspInit+0xd8>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d14e      	bne.n	80028a6 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002808:	f04f 0202 	mov.w	r2, #2
 800280c:	f04f 0300 	mov.w	r3, #0
 8002810:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002814:	2300      	movs	r3, #0
 8002816:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800281a:	f107 0310 	add.w	r3, r7, #16
 800281e:	4618      	mov	r0, r3
 8002820:	f002 fbf4 	bl	800500c <HAL_RCCEx_PeriphCLKConfig>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800282a:	f7ff fe93 	bl	8002554 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800282e:	4b21      	ldr	r3, [pc, #132]	@ (80028b4 <HAL_UART_MspInit+0xdc>)
 8002830:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002834:	4a1f      	ldr	r2, [pc, #124]	@ (80028b4 <HAL_UART_MspInit+0xdc>)
 8002836:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800283a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800283e:	4b1d      	ldr	r3, [pc, #116]	@ (80028b4 <HAL_UART_MspInit+0xdc>)
 8002840:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002844:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002848:	60fb      	str	r3, [r7, #12]
 800284a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800284c:	4b19      	ldr	r3, [pc, #100]	@ (80028b4 <HAL_UART_MspInit+0xdc>)
 800284e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002852:	4a18      	ldr	r2, [pc, #96]	@ (80028b4 <HAL_UART_MspInit+0xdc>)
 8002854:	f043 0302 	orr.w	r3, r3, #2
 8002858:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800285c:	4b15      	ldr	r3, [pc, #84]	@ (80028b4 <HAL_UART_MspInit+0xdc>)
 800285e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	60bb      	str	r3, [r7, #8]
 8002868:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800286a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800286e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002872:	2302      	movs	r3, #2
 8002874:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002878:	2300      	movs	r3, #0
 800287a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800287e:	2300      	movs	r3, #0
 8002880:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002884:	2307      	movs	r3, #7
 8002886:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800288a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800288e:	4619      	mov	r1, r3
 8002890:	4809      	ldr	r0, [pc, #36]	@ (80028b8 <HAL_UART_MspInit+0xe0>)
 8002892:	f001 f98f 	bl	8003bb4 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002896:	2200      	movs	r2, #0
 8002898:	2105      	movs	r1, #5
 800289a:	2027      	movs	r0, #39	@ 0x27
 800289c:	f000 fb86 	bl	8002fac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80028a0:	2027      	movs	r0, #39	@ 0x27
 80028a2:	f000 fb9d 	bl	8002fe0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80028a6:	bf00      	nop
 80028a8:	37e8      	adds	r7, #232	@ 0xe8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	40004800 	.word	0x40004800
 80028b4:	58024400 	.word	0x58024400
 80028b8:	58020400 	.word	0x58020400

080028bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b08e      	sub	sp, #56	@ 0x38
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2b0f      	cmp	r3, #15
 80028c8:	d844      	bhi.n	8002954 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80028ca:	2200      	movs	r2, #0
 80028cc:	6879      	ldr	r1, [r7, #4]
 80028ce:	2019      	movs	r0, #25
 80028d0:	f000 fb6c 	bl	8002fac <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80028d4:	2019      	movs	r0, #25
 80028d6:	f000 fb83 	bl	8002fe0 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80028da:	4a24      	ldr	r2, [pc, #144]	@ (800296c <HAL_InitTick+0xb0>)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80028e0:	4b23      	ldr	r3, [pc, #140]	@ (8002970 <HAL_InitTick+0xb4>)
 80028e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028e6:	4a22      	ldr	r2, [pc, #136]	@ (8002970 <HAL_InitTick+0xb4>)
 80028e8:	f043 0301 	orr.w	r3, r3, #1
 80028ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80028f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002970 <HAL_InitTick+0xb4>)
 80028f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028f6:	f003 0301 	and.w	r3, r3, #1
 80028fa:	60bb      	str	r3, [r7, #8]
 80028fc:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80028fe:	f107 020c 	add.w	r2, r7, #12
 8002902:	f107 0310 	add.w	r3, r7, #16
 8002906:	4611      	mov	r1, r2
 8002908:	4618      	mov	r0, r3
 800290a:	f002 fb3d 	bl	8004f88 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800290e:	f002 fb25 	bl	8004f5c <HAL_RCC_GetPCLK2Freq>
 8002912:	4603      	mov	r3, r0
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800291a:	4a16      	ldr	r2, [pc, #88]	@ (8002974 <HAL_InitTick+0xb8>)
 800291c:	fba2 2303 	umull	r2, r3, r2, r3
 8002920:	0c9b      	lsrs	r3, r3, #18
 8002922:	3b01      	subs	r3, #1
 8002924:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002926:	4b14      	ldr	r3, [pc, #80]	@ (8002978 <HAL_InitTick+0xbc>)
 8002928:	4a14      	ldr	r2, [pc, #80]	@ (800297c <HAL_InitTick+0xc0>)
 800292a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800292c:	4b12      	ldr	r3, [pc, #72]	@ (8002978 <HAL_InitTick+0xbc>)
 800292e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002932:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002934:	4a10      	ldr	r2, [pc, #64]	@ (8002978 <HAL_InitTick+0xbc>)
 8002936:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002938:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800293a:	4b0f      	ldr	r3, [pc, #60]	@ (8002978 <HAL_InitTick+0xbc>)
 800293c:	2200      	movs	r2, #0
 800293e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002940:	4b0d      	ldr	r3, [pc, #52]	@ (8002978 <HAL_InitTick+0xbc>)
 8002942:	2200      	movs	r2, #0
 8002944:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002946:	480c      	ldr	r0, [pc, #48]	@ (8002978 <HAL_InitTick+0xbc>)
 8002948:	f005 fa8b 	bl	8007e62 <HAL_TIM_Base_Init>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d107      	bne.n	8002962 <HAL_InitTick+0xa6>
 8002952:	e001      	b.n	8002958 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e005      	b.n	8002964 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002958:	4807      	ldr	r0, [pc, #28]	@ (8002978 <HAL_InitTick+0xbc>)
 800295a:	f005 fae3 	bl	8007f24 <HAL_TIM_Base_Start_IT>
 800295e:	4603      	mov	r3, r0
 8002960:	e000      	b.n	8002964 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
}
 8002964:	4618      	mov	r0, r3
 8002966:	3738      	adds	r7, #56	@ 0x38
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	2400033c 	.word	0x2400033c
 8002970:	58024400 	.word	0x58024400
 8002974:	431bde83 	.word	0x431bde83
 8002978:	240008d8 	.word	0x240008d8
 800297c:	40010000 	.word	0x40010000

08002980 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002984:	bf00      	nop
 8002986:	e7fd      	b.n	8002984 <NMI_Handler+0x4>

08002988 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800298c:	bf00      	nop
 800298e:	e7fd      	b.n	800298c <HardFault_Handler+0x4>

08002990 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002994:	bf00      	nop
 8002996:	e7fd      	b.n	8002994 <MemManage_Handler+0x4>

08002998 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800299c:	bf00      	nop
 800299e:	e7fd      	b.n	800299c <BusFault_Handler+0x4>

080029a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029a4:	bf00      	nop
 80029a6:	e7fd      	b.n	80029a4 <UsageFault_Handler+0x4>

080029a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029ac:	bf00      	nop
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
	...

080029b8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80029bc:	4802      	ldr	r0, [pc, #8]	@ (80029c8 <TIM1_UP_IRQHandler+0x10>)
 80029be:	f005 fb29 	bl	8008014 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80029c2:	bf00      	nop
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	240008d8 	.word	0x240008d8

080029cc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80029d0:	4802      	ldr	r0, [pc, #8]	@ (80029dc <USART3_IRQHandler+0x10>)
 80029d2:	f005 fdfb 	bl	80085cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80029d6:	bf00      	nop
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	24000808 	.word	0x24000808

080029e0 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80029e4:	4802      	ldr	r0, [pc, #8]	@ (80029f0 <SPI3_IRQHandler+0x10>)
 80029e6:	f004 ff03 	bl	80077f0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80029ea:	bf00      	nop
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	240006a0 	.word	0x240006a0

080029f4 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 80029f8:	bf00      	nop
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
	...

08002a04 <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI5_IRQn 0 */

  /* USER CODE END SPI5_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi5);
 8002a08:	4802      	ldr	r0, [pc, #8]	@ (8002a14 <SPI5_IRQHandler+0x10>)
 8002a0a:	f004 fef1 	bl	80077f0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 8002a0e:	bf00      	nop
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	24000754 	.word	0x24000754

08002a18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  return 1;
 8002a1c:	2301      	movs	r3, #1
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <_kill>:

int _kill(int pid, int sig)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a32:	f00b ffed 	bl	800ea10 <__errno>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2216      	movs	r2, #22
 8002a3a:	601a      	str	r2, [r3, #0]
  return -1;
 8002a3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3708      	adds	r7, #8
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <_exit>:

void _exit (int status)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a50:	f04f 31ff 	mov.w	r1, #4294967295
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f7ff ffe7 	bl	8002a28 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a5a:	bf00      	nop
 8002a5c:	e7fd      	b.n	8002a5a <_exit+0x12>

08002a5e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a5e:	b580      	push	{r7, lr}
 8002a60:	b086      	sub	sp, #24
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	60f8      	str	r0, [r7, #12]
 8002a66:	60b9      	str	r1, [r7, #8]
 8002a68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	617b      	str	r3, [r7, #20]
 8002a6e:	e00a      	b.n	8002a86 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a70:	f3af 8000 	nop.w
 8002a74:	4601      	mov	r1, r0
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	1c5a      	adds	r2, r3, #1
 8002a7a:	60ba      	str	r2, [r7, #8]
 8002a7c:	b2ca      	uxtb	r2, r1
 8002a7e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	3301      	adds	r3, #1
 8002a84:	617b      	str	r3, [r7, #20]
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	dbf0      	blt.n	8002a70 <_read+0x12>
  }

  return len;
 8002a8e:	687b      	ldr	r3, [r7, #4]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3718      	adds	r7, #24
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b086      	sub	sp, #24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	617b      	str	r3, [r7, #20]
 8002aa8:	e009      	b.n	8002abe <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	1c5a      	adds	r2, r3, #1
 8002aae:	60ba      	str	r2, [r7, #8]
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	3301      	adds	r3, #1
 8002abc:	617b      	str	r3, [r7, #20]
 8002abe:	697a      	ldr	r2, [r7, #20]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	dbf1      	blt.n	8002aaa <_write+0x12>
  }
  return len;
 8002ac6:	687b      	ldr	r3, [r7, #4]
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3718      	adds	r7, #24
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <_close>:

int _close(int file)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ad8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr

08002ae8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002af8:	605a      	str	r2, [r3, #4]
  return 0;
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr

08002b08 <_isatty>:

int _isatty(int file)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b083      	sub	sp, #12
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002b10:	2301      	movs	r3, #1
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr

08002b1e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b1e:	b480      	push	{r7}
 8002b20:	b085      	sub	sp, #20
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	60f8      	str	r0, [r7, #12]
 8002b26:	60b9      	str	r1, [r7, #8]
 8002b28:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3714      	adds	r7, #20
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b40:	4a14      	ldr	r2, [pc, #80]	@ (8002b94 <_sbrk+0x5c>)
 8002b42:	4b15      	ldr	r3, [pc, #84]	@ (8002b98 <_sbrk+0x60>)
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b4c:	4b13      	ldr	r3, [pc, #76]	@ (8002b9c <_sbrk+0x64>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d102      	bne.n	8002b5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b54:	4b11      	ldr	r3, [pc, #68]	@ (8002b9c <_sbrk+0x64>)
 8002b56:	4a12      	ldr	r2, [pc, #72]	@ (8002ba0 <_sbrk+0x68>)
 8002b58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b5a:	4b10      	ldr	r3, [pc, #64]	@ (8002b9c <_sbrk+0x64>)
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4413      	add	r3, r2
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d207      	bcs.n	8002b78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b68:	f00b ff52 	bl	800ea10 <__errno>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	220c      	movs	r2, #12
 8002b70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b72:	f04f 33ff 	mov.w	r3, #4294967295
 8002b76:	e009      	b.n	8002b8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b78:	4b08      	ldr	r3, [pc, #32]	@ (8002b9c <_sbrk+0x64>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b7e:	4b07      	ldr	r3, [pc, #28]	@ (8002b9c <_sbrk+0x64>)
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4413      	add	r3, r2
 8002b86:	4a05      	ldr	r2, [pc, #20]	@ (8002b9c <_sbrk+0x64>)
 8002b88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3718      	adds	r7, #24
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	24080000 	.word	0x24080000
 8002b98:	00000400 	.word	0x00000400
 8002b9c:	24000924 	.word	0x24000924
 8002ba0:	24005460 	.word	0x24005460

08002ba4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002ba8:	4b43      	ldr	r3, [pc, #268]	@ (8002cb8 <SystemInit+0x114>)
 8002baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bae:	4a42      	ldr	r2, [pc, #264]	@ (8002cb8 <SystemInit+0x114>)
 8002bb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002bb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002bb8:	4b40      	ldr	r3, [pc, #256]	@ (8002cbc <SystemInit+0x118>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 030f 	and.w	r3, r3, #15
 8002bc0:	2b06      	cmp	r3, #6
 8002bc2:	d807      	bhi.n	8002bd4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002bc4:	4b3d      	ldr	r3, [pc, #244]	@ (8002cbc <SystemInit+0x118>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f023 030f 	bic.w	r3, r3, #15
 8002bcc:	4a3b      	ldr	r2, [pc, #236]	@ (8002cbc <SystemInit+0x118>)
 8002bce:	f043 0307 	orr.w	r3, r3, #7
 8002bd2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002bd4:	4b3a      	ldr	r3, [pc, #232]	@ (8002cc0 <SystemInit+0x11c>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a39      	ldr	r2, [pc, #228]	@ (8002cc0 <SystemInit+0x11c>)
 8002bda:	f043 0301 	orr.w	r3, r3, #1
 8002bde:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002be0:	4b37      	ldr	r3, [pc, #220]	@ (8002cc0 <SystemInit+0x11c>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002be6:	4b36      	ldr	r3, [pc, #216]	@ (8002cc0 <SystemInit+0x11c>)
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	4935      	ldr	r1, [pc, #212]	@ (8002cc0 <SystemInit+0x11c>)
 8002bec:	4b35      	ldr	r3, [pc, #212]	@ (8002cc4 <SystemInit+0x120>)
 8002bee:	4013      	ands	r3, r2
 8002bf0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002bf2:	4b32      	ldr	r3, [pc, #200]	@ (8002cbc <SystemInit+0x118>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0308 	and.w	r3, r3, #8
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d007      	beq.n	8002c0e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002bfe:	4b2f      	ldr	r3, [pc, #188]	@ (8002cbc <SystemInit+0x118>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f023 030f 	bic.w	r3, r3, #15
 8002c06:	4a2d      	ldr	r2, [pc, #180]	@ (8002cbc <SystemInit+0x118>)
 8002c08:	f043 0307 	orr.w	r3, r3, #7
 8002c0c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002c0e:	4b2c      	ldr	r3, [pc, #176]	@ (8002cc0 <SystemInit+0x11c>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002c14:	4b2a      	ldr	r3, [pc, #168]	@ (8002cc0 <SystemInit+0x11c>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002c1a:	4b29      	ldr	r3, [pc, #164]	@ (8002cc0 <SystemInit+0x11c>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002c20:	4b27      	ldr	r3, [pc, #156]	@ (8002cc0 <SystemInit+0x11c>)
 8002c22:	4a29      	ldr	r2, [pc, #164]	@ (8002cc8 <SystemInit+0x124>)
 8002c24:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002c26:	4b26      	ldr	r3, [pc, #152]	@ (8002cc0 <SystemInit+0x11c>)
 8002c28:	4a28      	ldr	r2, [pc, #160]	@ (8002ccc <SystemInit+0x128>)
 8002c2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002c2c:	4b24      	ldr	r3, [pc, #144]	@ (8002cc0 <SystemInit+0x11c>)
 8002c2e:	4a28      	ldr	r2, [pc, #160]	@ (8002cd0 <SystemInit+0x12c>)
 8002c30:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002c32:	4b23      	ldr	r3, [pc, #140]	@ (8002cc0 <SystemInit+0x11c>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002c38:	4b21      	ldr	r3, [pc, #132]	@ (8002cc0 <SystemInit+0x11c>)
 8002c3a:	4a25      	ldr	r2, [pc, #148]	@ (8002cd0 <SystemInit+0x12c>)
 8002c3c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002c3e:	4b20      	ldr	r3, [pc, #128]	@ (8002cc0 <SystemInit+0x11c>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002c44:	4b1e      	ldr	r3, [pc, #120]	@ (8002cc0 <SystemInit+0x11c>)
 8002c46:	4a22      	ldr	r2, [pc, #136]	@ (8002cd0 <SystemInit+0x12c>)
 8002c48:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002c4a:	4b1d      	ldr	r3, [pc, #116]	@ (8002cc0 <SystemInit+0x11c>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002c50:	4b1b      	ldr	r3, [pc, #108]	@ (8002cc0 <SystemInit+0x11c>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a1a      	ldr	r2, [pc, #104]	@ (8002cc0 <SystemInit+0x11c>)
 8002c56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c5a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002c5c:	4b18      	ldr	r3, [pc, #96]	@ (8002cc0 <SystemInit+0x11c>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8002c62:	4b1c      	ldr	r3, [pc, #112]	@ (8002cd4 <SystemInit+0x130>)
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	4b1c      	ldr	r3, [pc, #112]	@ (8002cd8 <SystemInit+0x134>)
 8002c68:	4013      	ands	r3, r2
 8002c6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002c6e:	d202      	bcs.n	8002c76 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002c70:	4b1a      	ldr	r3, [pc, #104]	@ (8002cdc <SystemInit+0x138>)
 8002c72:	2201      	movs	r2, #1
 8002c74:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8002c76:	4b12      	ldr	r3, [pc, #72]	@ (8002cc0 <SystemInit+0x11c>)
 8002c78:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002c7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d113      	bne.n	8002cac <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002c84:	4b0e      	ldr	r3, [pc, #56]	@ (8002cc0 <SystemInit+0x11c>)
 8002c86:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002c8a:	4a0d      	ldr	r2, [pc, #52]	@ (8002cc0 <SystemInit+0x11c>)
 8002c8c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002c90:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002c94:	4b12      	ldr	r3, [pc, #72]	@ (8002ce0 <SystemInit+0x13c>)
 8002c96:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002c9a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002c9c:	4b08      	ldr	r3, [pc, #32]	@ (8002cc0 <SystemInit+0x11c>)
 8002c9e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002ca2:	4a07      	ldr	r2, [pc, #28]	@ (8002cc0 <SystemInit+0x11c>)
 8002ca4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ca8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002cac:	bf00      	nop
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	e000ed00 	.word	0xe000ed00
 8002cbc:	52002000 	.word	0x52002000
 8002cc0:	58024400 	.word	0x58024400
 8002cc4:	eaf6ed7f 	.word	0xeaf6ed7f
 8002cc8:	02020200 	.word	0x02020200
 8002ccc:	01ff0000 	.word	0x01ff0000
 8002cd0:	01010280 	.word	0x01010280
 8002cd4:	5c001000 	.word	0x5c001000
 8002cd8:	ffff0000 	.word	0xffff0000
 8002cdc:	51008108 	.word	0x51008108
 8002ce0:	52004000 	.word	0x52004000

08002ce4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002ce8:	4b09      	ldr	r3, [pc, #36]	@ (8002d10 <ExitRun0Mode+0x2c>)
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	4a08      	ldr	r2, [pc, #32]	@ (8002d10 <ExitRun0Mode+0x2c>)
 8002cee:	f043 0302 	orr.w	r3, r3, #2
 8002cf2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002cf4:	bf00      	nop
 8002cf6:	4b06      	ldr	r3, [pc, #24]	@ (8002d10 <ExitRun0Mode+0x2c>)
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d0f9      	beq.n	8002cf6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002d02:	bf00      	nop
 8002d04:	bf00      	nop
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	58024800 	.word	0x58024800

08002d14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002d14:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002d50 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002d18:	f7ff ffe4 	bl	8002ce4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002d1c:	f7ff ff42 	bl	8002ba4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d20:	480c      	ldr	r0, [pc, #48]	@ (8002d54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d22:	490d      	ldr	r1, [pc, #52]	@ (8002d58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d24:	4a0d      	ldr	r2, [pc, #52]	@ (8002d5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d28:	e002      	b.n	8002d30 <LoopCopyDataInit>

08002d2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d2e:	3304      	adds	r3, #4

08002d30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d34:	d3f9      	bcc.n	8002d2a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d36:	4a0a      	ldr	r2, [pc, #40]	@ (8002d60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d38:	4c0a      	ldr	r4, [pc, #40]	@ (8002d64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d3c:	e001      	b.n	8002d42 <LoopFillZerobss>

08002d3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d40:	3204      	adds	r2, #4

08002d42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d44:	d3fb      	bcc.n	8002d3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d46:	f00b fe69 	bl	800ea1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d4a:	f7ff f963 	bl	8002014 <main>
  bx  lr
 8002d4e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002d50:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002d54:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002d58:	24000510 	.word	0x24000510
  ldr r2, =_sidata
 8002d5c:	080125ac 	.word	0x080125ac
  ldr r2, =_sbss
 8002d60:	24000510 	.word	0x24000510
  ldr r4, =_ebss
 8002d64:	24005460 	.word	0x24005460

08002d68 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d68:	e7fe      	b.n	8002d68 <ADC3_IRQHandler>
	...

08002d6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d72:	2003      	movs	r0, #3
 8002d74:	f000 f90f 	bl	8002f96 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002d78:	f001 ff30 	bl	8004bdc <HAL_RCC_GetSysClockFreq>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	4b15      	ldr	r3, [pc, #84]	@ (8002dd4 <HAL_Init+0x68>)
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	0a1b      	lsrs	r3, r3, #8
 8002d84:	f003 030f 	and.w	r3, r3, #15
 8002d88:	4913      	ldr	r1, [pc, #76]	@ (8002dd8 <HAL_Init+0x6c>)
 8002d8a:	5ccb      	ldrb	r3, [r1, r3]
 8002d8c:	f003 031f 	and.w	r3, r3, #31
 8002d90:	fa22 f303 	lsr.w	r3, r2, r3
 8002d94:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002d96:	4b0f      	ldr	r3, [pc, #60]	@ (8002dd4 <HAL_Init+0x68>)
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	f003 030f 	and.w	r3, r3, #15
 8002d9e:	4a0e      	ldr	r2, [pc, #56]	@ (8002dd8 <HAL_Init+0x6c>)
 8002da0:	5cd3      	ldrb	r3, [r2, r3]
 8002da2:	f003 031f 	and.w	r3, r3, #31
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	fa22 f303 	lsr.w	r3, r2, r3
 8002dac:	4a0b      	ldr	r2, [pc, #44]	@ (8002ddc <HAL_Init+0x70>)
 8002dae:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002db0:	4a0b      	ldr	r2, [pc, #44]	@ (8002de0 <HAL_Init+0x74>)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002db6:	2005      	movs	r0, #5
 8002db8:	f7ff fd80 	bl	80028bc <HAL_InitTick>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e002      	b.n	8002dcc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002dc6:	f7ff fbcb 	bl	8002560 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dca:	2300      	movs	r3, #0
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3708      	adds	r7, #8
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	58024400 	.word	0x58024400
 8002dd8:	08012138 	.word	0x08012138
 8002ddc:	24000338 	.word	0x24000338
 8002de0:	24000334 	.word	0x24000334

08002de4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002de8:	4b06      	ldr	r3, [pc, #24]	@ (8002e04 <HAL_IncTick+0x20>)
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	461a      	mov	r2, r3
 8002dee:	4b06      	ldr	r3, [pc, #24]	@ (8002e08 <HAL_IncTick+0x24>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4413      	add	r3, r2
 8002df4:	4a04      	ldr	r2, [pc, #16]	@ (8002e08 <HAL_IncTick+0x24>)
 8002df6:	6013      	str	r3, [r2, #0]
}
 8002df8:	bf00      	nop
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	24000340 	.word	0x24000340
 8002e08:	24000928 	.word	0x24000928

08002e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e10:	4b03      	ldr	r3, [pc, #12]	@ (8002e20 <HAL_GetTick+0x14>)
 8002e12:	681b      	ldr	r3, [r3, #0]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	24000928 	.word	0x24000928

08002e24 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002e28:	4b03      	ldr	r3, [pc, #12]	@ (8002e38 <HAL_GetREVID+0x14>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	0c1b      	lsrs	r3, r3, #16
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr
 8002e38:	5c001000 	.word	0x5c001000

08002e3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b085      	sub	sp, #20
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f003 0307 	and.w	r3, r3, #7
 8002e4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e7c <__NVIC_SetPriorityGrouping+0x40>)
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e52:	68ba      	ldr	r2, [r7, #8]
 8002e54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e58:	4013      	ands	r3, r2
 8002e5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002e64:	4b06      	ldr	r3, [pc, #24]	@ (8002e80 <__NVIC_SetPriorityGrouping+0x44>)
 8002e66:	4313      	orrs	r3, r2
 8002e68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e6a:	4a04      	ldr	r2, [pc, #16]	@ (8002e7c <__NVIC_SetPriorityGrouping+0x40>)
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	60d3      	str	r3, [r2, #12]
}
 8002e70:	bf00      	nop
 8002e72:	3714      	adds	r7, #20
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr
 8002e7c:	e000ed00 	.word	0xe000ed00
 8002e80:	05fa0000 	.word	0x05fa0000

08002e84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e88:	4b04      	ldr	r3, [pc, #16]	@ (8002e9c <__NVIC_GetPriorityGrouping+0x18>)
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	0a1b      	lsrs	r3, r3, #8
 8002e8e:	f003 0307 	and.w	r3, r3, #7
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr
 8002e9c:	e000ed00 	.word	0xe000ed00

08002ea0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002eaa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	db0b      	blt.n	8002eca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eb2:	88fb      	ldrh	r3, [r7, #6]
 8002eb4:	f003 021f 	and.w	r2, r3, #31
 8002eb8:	4907      	ldr	r1, [pc, #28]	@ (8002ed8 <__NVIC_EnableIRQ+0x38>)
 8002eba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ebe:	095b      	lsrs	r3, r3, #5
 8002ec0:	2001      	movs	r0, #1
 8002ec2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002eca:	bf00      	nop
 8002ecc:	370c      	adds	r7, #12
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	e000e100 	.word	0xe000e100

08002edc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	6039      	str	r1, [r7, #0]
 8002ee6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002ee8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	db0a      	blt.n	8002f06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	b2da      	uxtb	r2, r3
 8002ef4:	490c      	ldr	r1, [pc, #48]	@ (8002f28 <__NVIC_SetPriority+0x4c>)
 8002ef6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002efa:	0112      	lsls	r2, r2, #4
 8002efc:	b2d2      	uxtb	r2, r2
 8002efe:	440b      	add	r3, r1
 8002f00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f04:	e00a      	b.n	8002f1c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	b2da      	uxtb	r2, r3
 8002f0a:	4908      	ldr	r1, [pc, #32]	@ (8002f2c <__NVIC_SetPriority+0x50>)
 8002f0c:	88fb      	ldrh	r3, [r7, #6]
 8002f0e:	f003 030f 	and.w	r3, r3, #15
 8002f12:	3b04      	subs	r3, #4
 8002f14:	0112      	lsls	r2, r2, #4
 8002f16:	b2d2      	uxtb	r2, r2
 8002f18:	440b      	add	r3, r1
 8002f1a:	761a      	strb	r2, [r3, #24]
}
 8002f1c:	bf00      	nop
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr
 8002f28:	e000e100 	.word	0xe000e100
 8002f2c:	e000ed00 	.word	0xe000ed00

08002f30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b089      	sub	sp, #36	@ 0x24
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f003 0307 	and.w	r3, r3, #7
 8002f42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	f1c3 0307 	rsb	r3, r3, #7
 8002f4a:	2b04      	cmp	r3, #4
 8002f4c:	bf28      	it	cs
 8002f4e:	2304      	movcs	r3, #4
 8002f50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	3304      	adds	r3, #4
 8002f56:	2b06      	cmp	r3, #6
 8002f58:	d902      	bls.n	8002f60 <NVIC_EncodePriority+0x30>
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	3b03      	subs	r3, #3
 8002f5e:	e000      	b.n	8002f62 <NVIC_EncodePriority+0x32>
 8002f60:	2300      	movs	r3, #0
 8002f62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f64:	f04f 32ff 	mov.w	r2, #4294967295
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43da      	mvns	r2, r3
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	401a      	ands	r2, r3
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f78:	f04f 31ff 	mov.w	r1, #4294967295
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f82:	43d9      	mvns	r1, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f88:	4313      	orrs	r3, r2
         );
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3724      	adds	r7, #36	@ 0x24
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr

08002f96 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b082      	sub	sp, #8
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f7ff ff4c 	bl	8002e3c <__NVIC_SetPriorityGrouping>
}
 8002fa4:	bf00      	nop
 8002fa6:	3708      	adds	r7, #8
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}

08002fac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b086      	sub	sp, #24
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	607a      	str	r2, [r7, #4]
 8002fb8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002fba:	f7ff ff63 	bl	8002e84 <__NVIC_GetPriorityGrouping>
 8002fbe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fc0:	687a      	ldr	r2, [r7, #4]
 8002fc2:	68b9      	ldr	r1, [r7, #8]
 8002fc4:	6978      	ldr	r0, [r7, #20]
 8002fc6:	f7ff ffb3 	bl	8002f30 <NVIC_EncodePriority>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002fd0:	4611      	mov	r1, r2
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7ff ff82 	bl	8002edc <__NVIC_SetPriority>
}
 8002fd8:	bf00      	nop
 8002fda:	3718      	adds	r7, #24
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff ff56 	bl	8002ea0 <__NVIC_EnableIRQ>
}
 8002ff4:	bf00      	nop
 8002ff6:	3708      	adds	r7, #8
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003000:	f3bf 8f5f 	dmb	sy
}
 8003004:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003006:	4b07      	ldr	r3, [pc, #28]	@ (8003024 <HAL_MPU_Disable+0x28>)
 8003008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800300a:	4a06      	ldr	r2, [pc, #24]	@ (8003024 <HAL_MPU_Disable+0x28>)
 800300c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003010:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003012:	4b05      	ldr	r3, [pc, #20]	@ (8003028 <HAL_MPU_Disable+0x2c>)
 8003014:	2200      	movs	r2, #0
 8003016:	605a      	str	r2, [r3, #4]
}
 8003018:	bf00      	nop
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	e000ed00 	.word	0xe000ed00
 8003028:	e000ed90 	.word	0xe000ed90

0800302c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003034:	4a0b      	ldr	r2, [pc, #44]	@ (8003064 <HAL_MPU_Enable+0x38>)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f043 0301 	orr.w	r3, r3, #1
 800303c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800303e:	4b0a      	ldr	r3, [pc, #40]	@ (8003068 <HAL_MPU_Enable+0x3c>)
 8003040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003042:	4a09      	ldr	r2, [pc, #36]	@ (8003068 <HAL_MPU_Enable+0x3c>)
 8003044:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003048:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800304a:	f3bf 8f4f 	dsb	sy
}
 800304e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003050:	f3bf 8f6f 	isb	sy
}
 8003054:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	e000ed90 	.word	0xe000ed90
 8003068:	e000ed00 	.word	0xe000ed00

0800306c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	785a      	ldrb	r2, [r3, #1]
 8003078:	4b1b      	ldr	r3, [pc, #108]	@ (80030e8 <HAL_MPU_ConfigRegion+0x7c>)
 800307a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800307c:	4b1a      	ldr	r3, [pc, #104]	@ (80030e8 <HAL_MPU_ConfigRegion+0x7c>)
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	4a19      	ldr	r2, [pc, #100]	@ (80030e8 <HAL_MPU_ConfigRegion+0x7c>)
 8003082:	f023 0301 	bic.w	r3, r3, #1
 8003086:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003088:	4a17      	ldr	r2, [pc, #92]	@ (80030e8 <HAL_MPU_ConfigRegion+0x7c>)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	7b1b      	ldrb	r3, [r3, #12]
 8003094:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	7adb      	ldrb	r3, [r3, #11]
 800309a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800309c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	7a9b      	ldrb	r3, [r3, #10]
 80030a2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80030a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	7b5b      	ldrb	r3, [r3, #13]
 80030aa:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80030ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	7b9b      	ldrb	r3, [r3, #14]
 80030b2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80030b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	7bdb      	ldrb	r3, [r3, #15]
 80030ba:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80030bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	7a5b      	ldrb	r3, [r3, #9]
 80030c2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80030c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	7a1b      	ldrb	r3, [r3, #8]
 80030ca:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80030cc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	7812      	ldrb	r2, [r2, #0]
 80030d2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030d4:	4a04      	ldr	r2, [pc, #16]	@ (80030e8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80030d6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030d8:	6113      	str	r3, [r2, #16]
}
 80030da:	bf00      	nop
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	e000ed90 	.word	0xe000ed90

080030ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b086      	sub	sp, #24
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80030f4:	f7ff fe8a 	bl	8002e0c <HAL_GetTick>
 80030f8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d101      	bne.n	8003104 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e2dc      	b.n	80036be <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800310a:	b2db      	uxtb	r3, r3
 800310c:	2b02      	cmp	r3, #2
 800310e:	d008      	beq.n	8003122 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2280      	movs	r2, #128	@ 0x80
 8003114:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e2cd      	b.n	80036be <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a76      	ldr	r2, [pc, #472]	@ (8003300 <HAL_DMA_Abort+0x214>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d04a      	beq.n	80031c2 <HAL_DMA_Abort+0xd6>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a74      	ldr	r2, [pc, #464]	@ (8003304 <HAL_DMA_Abort+0x218>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d045      	beq.n	80031c2 <HAL_DMA_Abort+0xd6>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a73      	ldr	r2, [pc, #460]	@ (8003308 <HAL_DMA_Abort+0x21c>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d040      	beq.n	80031c2 <HAL_DMA_Abort+0xd6>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a71      	ldr	r2, [pc, #452]	@ (800330c <HAL_DMA_Abort+0x220>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d03b      	beq.n	80031c2 <HAL_DMA_Abort+0xd6>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a70      	ldr	r2, [pc, #448]	@ (8003310 <HAL_DMA_Abort+0x224>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d036      	beq.n	80031c2 <HAL_DMA_Abort+0xd6>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a6e      	ldr	r2, [pc, #440]	@ (8003314 <HAL_DMA_Abort+0x228>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d031      	beq.n	80031c2 <HAL_DMA_Abort+0xd6>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a6d      	ldr	r2, [pc, #436]	@ (8003318 <HAL_DMA_Abort+0x22c>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d02c      	beq.n	80031c2 <HAL_DMA_Abort+0xd6>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a6b      	ldr	r2, [pc, #428]	@ (800331c <HAL_DMA_Abort+0x230>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d027      	beq.n	80031c2 <HAL_DMA_Abort+0xd6>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a6a      	ldr	r2, [pc, #424]	@ (8003320 <HAL_DMA_Abort+0x234>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d022      	beq.n	80031c2 <HAL_DMA_Abort+0xd6>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a68      	ldr	r2, [pc, #416]	@ (8003324 <HAL_DMA_Abort+0x238>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d01d      	beq.n	80031c2 <HAL_DMA_Abort+0xd6>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a67      	ldr	r2, [pc, #412]	@ (8003328 <HAL_DMA_Abort+0x23c>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d018      	beq.n	80031c2 <HAL_DMA_Abort+0xd6>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a65      	ldr	r2, [pc, #404]	@ (800332c <HAL_DMA_Abort+0x240>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d013      	beq.n	80031c2 <HAL_DMA_Abort+0xd6>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a64      	ldr	r2, [pc, #400]	@ (8003330 <HAL_DMA_Abort+0x244>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d00e      	beq.n	80031c2 <HAL_DMA_Abort+0xd6>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a62      	ldr	r2, [pc, #392]	@ (8003334 <HAL_DMA_Abort+0x248>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d009      	beq.n	80031c2 <HAL_DMA_Abort+0xd6>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a61      	ldr	r2, [pc, #388]	@ (8003338 <HAL_DMA_Abort+0x24c>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d004      	beq.n	80031c2 <HAL_DMA_Abort+0xd6>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a5f      	ldr	r2, [pc, #380]	@ (800333c <HAL_DMA_Abort+0x250>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d101      	bne.n	80031c6 <HAL_DMA_Abort+0xda>
 80031c2:	2301      	movs	r3, #1
 80031c4:	e000      	b.n	80031c8 <HAL_DMA_Abort+0xdc>
 80031c6:	2300      	movs	r3, #0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d013      	beq.n	80031f4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f022 021e 	bic.w	r2, r2, #30
 80031da:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	695a      	ldr	r2, [r3, #20]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031ea:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	617b      	str	r3, [r7, #20]
 80031f2:	e00a      	b.n	800320a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f022 020e 	bic.w	r2, r2, #14
 8003202:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a3c      	ldr	r2, [pc, #240]	@ (8003300 <HAL_DMA_Abort+0x214>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d072      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a3a      	ldr	r2, [pc, #232]	@ (8003304 <HAL_DMA_Abort+0x218>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d06d      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a39      	ldr	r2, [pc, #228]	@ (8003308 <HAL_DMA_Abort+0x21c>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d068      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a37      	ldr	r2, [pc, #220]	@ (800330c <HAL_DMA_Abort+0x220>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d063      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a36      	ldr	r2, [pc, #216]	@ (8003310 <HAL_DMA_Abort+0x224>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d05e      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a34      	ldr	r2, [pc, #208]	@ (8003314 <HAL_DMA_Abort+0x228>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d059      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a33      	ldr	r2, [pc, #204]	@ (8003318 <HAL_DMA_Abort+0x22c>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d054      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a31      	ldr	r2, [pc, #196]	@ (800331c <HAL_DMA_Abort+0x230>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d04f      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a30      	ldr	r2, [pc, #192]	@ (8003320 <HAL_DMA_Abort+0x234>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d04a      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a2e      	ldr	r2, [pc, #184]	@ (8003324 <HAL_DMA_Abort+0x238>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d045      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a2d      	ldr	r2, [pc, #180]	@ (8003328 <HAL_DMA_Abort+0x23c>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d040      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a2b      	ldr	r2, [pc, #172]	@ (800332c <HAL_DMA_Abort+0x240>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d03b      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a2a      	ldr	r2, [pc, #168]	@ (8003330 <HAL_DMA_Abort+0x244>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d036      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a28      	ldr	r2, [pc, #160]	@ (8003334 <HAL_DMA_Abort+0x248>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d031      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a27      	ldr	r2, [pc, #156]	@ (8003338 <HAL_DMA_Abort+0x24c>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d02c      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a25      	ldr	r2, [pc, #148]	@ (800333c <HAL_DMA_Abort+0x250>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d027      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a24      	ldr	r2, [pc, #144]	@ (8003340 <HAL_DMA_Abort+0x254>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d022      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a22      	ldr	r2, [pc, #136]	@ (8003344 <HAL_DMA_Abort+0x258>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d01d      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a21      	ldr	r2, [pc, #132]	@ (8003348 <HAL_DMA_Abort+0x25c>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d018      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a1f      	ldr	r2, [pc, #124]	@ (800334c <HAL_DMA_Abort+0x260>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d013      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a1e      	ldr	r2, [pc, #120]	@ (8003350 <HAL_DMA_Abort+0x264>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d00e      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a1c      	ldr	r2, [pc, #112]	@ (8003354 <HAL_DMA_Abort+0x268>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d009      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a1b      	ldr	r2, [pc, #108]	@ (8003358 <HAL_DMA_Abort+0x26c>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d004      	beq.n	80032fa <HAL_DMA_Abort+0x20e>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a19      	ldr	r2, [pc, #100]	@ (800335c <HAL_DMA_Abort+0x270>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d132      	bne.n	8003360 <HAL_DMA_Abort+0x274>
 80032fa:	2301      	movs	r3, #1
 80032fc:	e031      	b.n	8003362 <HAL_DMA_Abort+0x276>
 80032fe:	bf00      	nop
 8003300:	40020010 	.word	0x40020010
 8003304:	40020028 	.word	0x40020028
 8003308:	40020040 	.word	0x40020040
 800330c:	40020058 	.word	0x40020058
 8003310:	40020070 	.word	0x40020070
 8003314:	40020088 	.word	0x40020088
 8003318:	400200a0 	.word	0x400200a0
 800331c:	400200b8 	.word	0x400200b8
 8003320:	40020410 	.word	0x40020410
 8003324:	40020428 	.word	0x40020428
 8003328:	40020440 	.word	0x40020440
 800332c:	40020458 	.word	0x40020458
 8003330:	40020470 	.word	0x40020470
 8003334:	40020488 	.word	0x40020488
 8003338:	400204a0 	.word	0x400204a0
 800333c:	400204b8 	.word	0x400204b8
 8003340:	58025408 	.word	0x58025408
 8003344:	5802541c 	.word	0x5802541c
 8003348:	58025430 	.word	0x58025430
 800334c:	58025444 	.word	0x58025444
 8003350:	58025458 	.word	0x58025458
 8003354:	5802546c 	.word	0x5802546c
 8003358:	58025480 	.word	0x58025480
 800335c:	58025494 	.word	0x58025494
 8003360:	2300      	movs	r3, #0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d007      	beq.n	8003376 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003370:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003374:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a6d      	ldr	r2, [pc, #436]	@ (8003530 <HAL_DMA_Abort+0x444>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d04a      	beq.n	8003416 <HAL_DMA_Abort+0x32a>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a6b      	ldr	r2, [pc, #428]	@ (8003534 <HAL_DMA_Abort+0x448>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d045      	beq.n	8003416 <HAL_DMA_Abort+0x32a>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a6a      	ldr	r2, [pc, #424]	@ (8003538 <HAL_DMA_Abort+0x44c>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d040      	beq.n	8003416 <HAL_DMA_Abort+0x32a>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a68      	ldr	r2, [pc, #416]	@ (800353c <HAL_DMA_Abort+0x450>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d03b      	beq.n	8003416 <HAL_DMA_Abort+0x32a>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a67      	ldr	r2, [pc, #412]	@ (8003540 <HAL_DMA_Abort+0x454>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d036      	beq.n	8003416 <HAL_DMA_Abort+0x32a>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a65      	ldr	r2, [pc, #404]	@ (8003544 <HAL_DMA_Abort+0x458>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d031      	beq.n	8003416 <HAL_DMA_Abort+0x32a>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a64      	ldr	r2, [pc, #400]	@ (8003548 <HAL_DMA_Abort+0x45c>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d02c      	beq.n	8003416 <HAL_DMA_Abort+0x32a>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a62      	ldr	r2, [pc, #392]	@ (800354c <HAL_DMA_Abort+0x460>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d027      	beq.n	8003416 <HAL_DMA_Abort+0x32a>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a61      	ldr	r2, [pc, #388]	@ (8003550 <HAL_DMA_Abort+0x464>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d022      	beq.n	8003416 <HAL_DMA_Abort+0x32a>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a5f      	ldr	r2, [pc, #380]	@ (8003554 <HAL_DMA_Abort+0x468>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d01d      	beq.n	8003416 <HAL_DMA_Abort+0x32a>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a5e      	ldr	r2, [pc, #376]	@ (8003558 <HAL_DMA_Abort+0x46c>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d018      	beq.n	8003416 <HAL_DMA_Abort+0x32a>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a5c      	ldr	r2, [pc, #368]	@ (800355c <HAL_DMA_Abort+0x470>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d013      	beq.n	8003416 <HAL_DMA_Abort+0x32a>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a5b      	ldr	r2, [pc, #364]	@ (8003560 <HAL_DMA_Abort+0x474>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d00e      	beq.n	8003416 <HAL_DMA_Abort+0x32a>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a59      	ldr	r2, [pc, #356]	@ (8003564 <HAL_DMA_Abort+0x478>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d009      	beq.n	8003416 <HAL_DMA_Abort+0x32a>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a58      	ldr	r2, [pc, #352]	@ (8003568 <HAL_DMA_Abort+0x47c>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d004      	beq.n	8003416 <HAL_DMA_Abort+0x32a>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a56      	ldr	r2, [pc, #344]	@ (800356c <HAL_DMA_Abort+0x480>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d108      	bne.n	8003428 <HAL_DMA_Abort+0x33c>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f022 0201 	bic.w	r2, r2, #1
 8003424:	601a      	str	r2, [r3, #0]
 8003426:	e007      	b.n	8003438 <HAL_DMA_Abort+0x34c>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 0201 	bic.w	r2, r2, #1
 8003436:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003438:	e013      	b.n	8003462 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800343a:	f7ff fce7 	bl	8002e0c <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b05      	cmp	r3, #5
 8003446:	d90c      	bls.n	8003462 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2220      	movs	r2, #32
 800344c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2203      	movs	r2, #3
 8003452:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e12d      	b.n	80036be <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b00      	cmp	r3, #0
 800346c:	d1e5      	bne.n	800343a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a2f      	ldr	r2, [pc, #188]	@ (8003530 <HAL_DMA_Abort+0x444>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d04a      	beq.n	800350e <HAL_DMA_Abort+0x422>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a2d      	ldr	r2, [pc, #180]	@ (8003534 <HAL_DMA_Abort+0x448>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d045      	beq.n	800350e <HAL_DMA_Abort+0x422>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a2c      	ldr	r2, [pc, #176]	@ (8003538 <HAL_DMA_Abort+0x44c>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d040      	beq.n	800350e <HAL_DMA_Abort+0x422>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a2a      	ldr	r2, [pc, #168]	@ (800353c <HAL_DMA_Abort+0x450>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d03b      	beq.n	800350e <HAL_DMA_Abort+0x422>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a29      	ldr	r2, [pc, #164]	@ (8003540 <HAL_DMA_Abort+0x454>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d036      	beq.n	800350e <HAL_DMA_Abort+0x422>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a27      	ldr	r2, [pc, #156]	@ (8003544 <HAL_DMA_Abort+0x458>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d031      	beq.n	800350e <HAL_DMA_Abort+0x422>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a26      	ldr	r2, [pc, #152]	@ (8003548 <HAL_DMA_Abort+0x45c>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d02c      	beq.n	800350e <HAL_DMA_Abort+0x422>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a24      	ldr	r2, [pc, #144]	@ (800354c <HAL_DMA_Abort+0x460>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d027      	beq.n	800350e <HAL_DMA_Abort+0x422>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a23      	ldr	r2, [pc, #140]	@ (8003550 <HAL_DMA_Abort+0x464>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d022      	beq.n	800350e <HAL_DMA_Abort+0x422>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a21      	ldr	r2, [pc, #132]	@ (8003554 <HAL_DMA_Abort+0x468>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d01d      	beq.n	800350e <HAL_DMA_Abort+0x422>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a20      	ldr	r2, [pc, #128]	@ (8003558 <HAL_DMA_Abort+0x46c>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d018      	beq.n	800350e <HAL_DMA_Abort+0x422>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a1e      	ldr	r2, [pc, #120]	@ (800355c <HAL_DMA_Abort+0x470>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d013      	beq.n	800350e <HAL_DMA_Abort+0x422>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a1d      	ldr	r2, [pc, #116]	@ (8003560 <HAL_DMA_Abort+0x474>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d00e      	beq.n	800350e <HAL_DMA_Abort+0x422>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a1b      	ldr	r2, [pc, #108]	@ (8003564 <HAL_DMA_Abort+0x478>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d009      	beq.n	800350e <HAL_DMA_Abort+0x422>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a1a      	ldr	r2, [pc, #104]	@ (8003568 <HAL_DMA_Abort+0x47c>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d004      	beq.n	800350e <HAL_DMA_Abort+0x422>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a18      	ldr	r2, [pc, #96]	@ (800356c <HAL_DMA_Abort+0x480>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d101      	bne.n	8003512 <HAL_DMA_Abort+0x426>
 800350e:	2301      	movs	r3, #1
 8003510:	e000      	b.n	8003514 <HAL_DMA_Abort+0x428>
 8003512:	2300      	movs	r3, #0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d02b      	beq.n	8003570 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800351c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003522:	f003 031f 	and.w	r3, r3, #31
 8003526:	223f      	movs	r2, #63	@ 0x3f
 8003528:	409a      	lsls	r2, r3
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	609a      	str	r2, [r3, #8]
 800352e:	e02a      	b.n	8003586 <HAL_DMA_Abort+0x49a>
 8003530:	40020010 	.word	0x40020010
 8003534:	40020028 	.word	0x40020028
 8003538:	40020040 	.word	0x40020040
 800353c:	40020058 	.word	0x40020058
 8003540:	40020070 	.word	0x40020070
 8003544:	40020088 	.word	0x40020088
 8003548:	400200a0 	.word	0x400200a0
 800354c:	400200b8 	.word	0x400200b8
 8003550:	40020410 	.word	0x40020410
 8003554:	40020428 	.word	0x40020428
 8003558:	40020440 	.word	0x40020440
 800355c:	40020458 	.word	0x40020458
 8003560:	40020470 	.word	0x40020470
 8003564:	40020488 	.word	0x40020488
 8003568:	400204a0 	.word	0x400204a0
 800356c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003574:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800357a:	f003 031f 	and.w	r3, r3, #31
 800357e:	2201      	movs	r2, #1
 8003580:	409a      	lsls	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a4f      	ldr	r2, [pc, #316]	@ (80036c8 <HAL_DMA_Abort+0x5dc>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d072      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a4d      	ldr	r2, [pc, #308]	@ (80036cc <HAL_DMA_Abort+0x5e0>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d06d      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a4c      	ldr	r2, [pc, #304]	@ (80036d0 <HAL_DMA_Abort+0x5e4>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d068      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a4a      	ldr	r2, [pc, #296]	@ (80036d4 <HAL_DMA_Abort+0x5e8>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d063      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a49      	ldr	r2, [pc, #292]	@ (80036d8 <HAL_DMA_Abort+0x5ec>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d05e      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a47      	ldr	r2, [pc, #284]	@ (80036dc <HAL_DMA_Abort+0x5f0>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d059      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a46      	ldr	r2, [pc, #280]	@ (80036e0 <HAL_DMA_Abort+0x5f4>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d054      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a44      	ldr	r2, [pc, #272]	@ (80036e4 <HAL_DMA_Abort+0x5f8>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d04f      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a43      	ldr	r2, [pc, #268]	@ (80036e8 <HAL_DMA_Abort+0x5fc>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d04a      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a41      	ldr	r2, [pc, #260]	@ (80036ec <HAL_DMA_Abort+0x600>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d045      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a40      	ldr	r2, [pc, #256]	@ (80036f0 <HAL_DMA_Abort+0x604>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d040      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a3e      	ldr	r2, [pc, #248]	@ (80036f4 <HAL_DMA_Abort+0x608>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d03b      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a3d      	ldr	r2, [pc, #244]	@ (80036f8 <HAL_DMA_Abort+0x60c>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d036      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a3b      	ldr	r2, [pc, #236]	@ (80036fc <HAL_DMA_Abort+0x610>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d031      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a3a      	ldr	r2, [pc, #232]	@ (8003700 <HAL_DMA_Abort+0x614>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d02c      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a38      	ldr	r2, [pc, #224]	@ (8003704 <HAL_DMA_Abort+0x618>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d027      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a37      	ldr	r2, [pc, #220]	@ (8003708 <HAL_DMA_Abort+0x61c>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d022      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a35      	ldr	r2, [pc, #212]	@ (800370c <HAL_DMA_Abort+0x620>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d01d      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a34      	ldr	r2, [pc, #208]	@ (8003710 <HAL_DMA_Abort+0x624>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d018      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a32      	ldr	r2, [pc, #200]	@ (8003714 <HAL_DMA_Abort+0x628>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d013      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a31      	ldr	r2, [pc, #196]	@ (8003718 <HAL_DMA_Abort+0x62c>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d00e      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a2f      	ldr	r2, [pc, #188]	@ (800371c <HAL_DMA_Abort+0x630>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d009      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a2e      	ldr	r2, [pc, #184]	@ (8003720 <HAL_DMA_Abort+0x634>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d004      	beq.n	8003676 <HAL_DMA_Abort+0x58a>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a2c      	ldr	r2, [pc, #176]	@ (8003724 <HAL_DMA_Abort+0x638>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d101      	bne.n	800367a <HAL_DMA_Abort+0x58e>
 8003676:	2301      	movs	r3, #1
 8003678:	e000      	b.n	800367c <HAL_DMA_Abort+0x590>
 800367a:	2300      	movs	r3, #0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d015      	beq.n	80036ac <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003688:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00c      	beq.n	80036ac <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800369c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80036a0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80036aa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3718      	adds	r7, #24
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	40020010 	.word	0x40020010
 80036cc:	40020028 	.word	0x40020028
 80036d0:	40020040 	.word	0x40020040
 80036d4:	40020058 	.word	0x40020058
 80036d8:	40020070 	.word	0x40020070
 80036dc:	40020088 	.word	0x40020088
 80036e0:	400200a0 	.word	0x400200a0
 80036e4:	400200b8 	.word	0x400200b8
 80036e8:	40020410 	.word	0x40020410
 80036ec:	40020428 	.word	0x40020428
 80036f0:	40020440 	.word	0x40020440
 80036f4:	40020458 	.word	0x40020458
 80036f8:	40020470 	.word	0x40020470
 80036fc:	40020488 	.word	0x40020488
 8003700:	400204a0 	.word	0x400204a0
 8003704:	400204b8 	.word	0x400204b8
 8003708:	58025408 	.word	0x58025408
 800370c:	5802541c 	.word	0x5802541c
 8003710:	58025430 	.word	0x58025430
 8003714:	58025444 	.word	0x58025444
 8003718:	58025458 	.word	0x58025458
 800371c:	5802546c 	.word	0x5802546c
 8003720:	58025480 	.word	0x58025480
 8003724:	58025494 	.word	0x58025494

08003728 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b084      	sub	sp, #16
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d101      	bne.n	800373a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e237      	b.n	8003baa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003740:	b2db      	uxtb	r3, r3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d004      	beq.n	8003750 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2280      	movs	r2, #128	@ 0x80
 800374a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e22c      	b.n	8003baa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a5c      	ldr	r2, [pc, #368]	@ (80038c8 <HAL_DMA_Abort_IT+0x1a0>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d04a      	beq.n	80037f0 <HAL_DMA_Abort_IT+0xc8>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a5b      	ldr	r2, [pc, #364]	@ (80038cc <HAL_DMA_Abort_IT+0x1a4>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d045      	beq.n	80037f0 <HAL_DMA_Abort_IT+0xc8>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a59      	ldr	r2, [pc, #356]	@ (80038d0 <HAL_DMA_Abort_IT+0x1a8>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d040      	beq.n	80037f0 <HAL_DMA_Abort_IT+0xc8>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a58      	ldr	r2, [pc, #352]	@ (80038d4 <HAL_DMA_Abort_IT+0x1ac>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d03b      	beq.n	80037f0 <HAL_DMA_Abort_IT+0xc8>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a56      	ldr	r2, [pc, #344]	@ (80038d8 <HAL_DMA_Abort_IT+0x1b0>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d036      	beq.n	80037f0 <HAL_DMA_Abort_IT+0xc8>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4a55      	ldr	r2, [pc, #340]	@ (80038dc <HAL_DMA_Abort_IT+0x1b4>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d031      	beq.n	80037f0 <HAL_DMA_Abort_IT+0xc8>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a53      	ldr	r2, [pc, #332]	@ (80038e0 <HAL_DMA_Abort_IT+0x1b8>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d02c      	beq.n	80037f0 <HAL_DMA_Abort_IT+0xc8>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a52      	ldr	r2, [pc, #328]	@ (80038e4 <HAL_DMA_Abort_IT+0x1bc>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d027      	beq.n	80037f0 <HAL_DMA_Abort_IT+0xc8>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a50      	ldr	r2, [pc, #320]	@ (80038e8 <HAL_DMA_Abort_IT+0x1c0>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d022      	beq.n	80037f0 <HAL_DMA_Abort_IT+0xc8>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a4f      	ldr	r2, [pc, #316]	@ (80038ec <HAL_DMA_Abort_IT+0x1c4>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d01d      	beq.n	80037f0 <HAL_DMA_Abort_IT+0xc8>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a4d      	ldr	r2, [pc, #308]	@ (80038f0 <HAL_DMA_Abort_IT+0x1c8>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d018      	beq.n	80037f0 <HAL_DMA_Abort_IT+0xc8>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a4c      	ldr	r2, [pc, #304]	@ (80038f4 <HAL_DMA_Abort_IT+0x1cc>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d013      	beq.n	80037f0 <HAL_DMA_Abort_IT+0xc8>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a4a      	ldr	r2, [pc, #296]	@ (80038f8 <HAL_DMA_Abort_IT+0x1d0>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d00e      	beq.n	80037f0 <HAL_DMA_Abort_IT+0xc8>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a49      	ldr	r2, [pc, #292]	@ (80038fc <HAL_DMA_Abort_IT+0x1d4>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d009      	beq.n	80037f0 <HAL_DMA_Abort_IT+0xc8>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a47      	ldr	r2, [pc, #284]	@ (8003900 <HAL_DMA_Abort_IT+0x1d8>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d004      	beq.n	80037f0 <HAL_DMA_Abort_IT+0xc8>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a46      	ldr	r2, [pc, #280]	@ (8003904 <HAL_DMA_Abort_IT+0x1dc>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d101      	bne.n	80037f4 <HAL_DMA_Abort_IT+0xcc>
 80037f0:	2301      	movs	r3, #1
 80037f2:	e000      	b.n	80037f6 <HAL_DMA_Abort_IT+0xce>
 80037f4:	2300      	movs	r3, #0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	f000 8086 	beq.w	8003908 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2204      	movs	r2, #4
 8003800:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a2f      	ldr	r2, [pc, #188]	@ (80038c8 <HAL_DMA_Abort_IT+0x1a0>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d04a      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x17c>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a2e      	ldr	r2, [pc, #184]	@ (80038cc <HAL_DMA_Abort_IT+0x1a4>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d045      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x17c>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a2c      	ldr	r2, [pc, #176]	@ (80038d0 <HAL_DMA_Abort_IT+0x1a8>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d040      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x17c>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a2b      	ldr	r2, [pc, #172]	@ (80038d4 <HAL_DMA_Abort_IT+0x1ac>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d03b      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x17c>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a29      	ldr	r2, [pc, #164]	@ (80038d8 <HAL_DMA_Abort_IT+0x1b0>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d036      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x17c>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a28      	ldr	r2, [pc, #160]	@ (80038dc <HAL_DMA_Abort_IT+0x1b4>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d031      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x17c>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a26      	ldr	r2, [pc, #152]	@ (80038e0 <HAL_DMA_Abort_IT+0x1b8>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d02c      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x17c>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a25      	ldr	r2, [pc, #148]	@ (80038e4 <HAL_DMA_Abort_IT+0x1bc>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d027      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x17c>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a23      	ldr	r2, [pc, #140]	@ (80038e8 <HAL_DMA_Abort_IT+0x1c0>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d022      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x17c>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a22      	ldr	r2, [pc, #136]	@ (80038ec <HAL_DMA_Abort_IT+0x1c4>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d01d      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x17c>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a20      	ldr	r2, [pc, #128]	@ (80038f0 <HAL_DMA_Abort_IT+0x1c8>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d018      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x17c>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a1f      	ldr	r2, [pc, #124]	@ (80038f4 <HAL_DMA_Abort_IT+0x1cc>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d013      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x17c>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a1d      	ldr	r2, [pc, #116]	@ (80038f8 <HAL_DMA_Abort_IT+0x1d0>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d00e      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x17c>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a1c      	ldr	r2, [pc, #112]	@ (80038fc <HAL_DMA_Abort_IT+0x1d4>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d009      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x17c>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a1a      	ldr	r2, [pc, #104]	@ (8003900 <HAL_DMA_Abort_IT+0x1d8>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d004      	beq.n	80038a4 <HAL_DMA_Abort_IT+0x17c>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a19      	ldr	r2, [pc, #100]	@ (8003904 <HAL_DMA_Abort_IT+0x1dc>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d108      	bne.n	80038b6 <HAL_DMA_Abort_IT+0x18e>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f022 0201 	bic.w	r2, r2, #1
 80038b2:	601a      	str	r2, [r3, #0]
 80038b4:	e178      	b.n	8003ba8 <HAL_DMA_Abort_IT+0x480>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f022 0201 	bic.w	r2, r2, #1
 80038c4:	601a      	str	r2, [r3, #0]
 80038c6:	e16f      	b.n	8003ba8 <HAL_DMA_Abort_IT+0x480>
 80038c8:	40020010 	.word	0x40020010
 80038cc:	40020028 	.word	0x40020028
 80038d0:	40020040 	.word	0x40020040
 80038d4:	40020058 	.word	0x40020058
 80038d8:	40020070 	.word	0x40020070
 80038dc:	40020088 	.word	0x40020088
 80038e0:	400200a0 	.word	0x400200a0
 80038e4:	400200b8 	.word	0x400200b8
 80038e8:	40020410 	.word	0x40020410
 80038ec:	40020428 	.word	0x40020428
 80038f0:	40020440 	.word	0x40020440
 80038f4:	40020458 	.word	0x40020458
 80038f8:	40020470 	.word	0x40020470
 80038fc:	40020488 	.word	0x40020488
 8003900:	400204a0 	.word	0x400204a0
 8003904:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f022 020e 	bic.w	r2, r2, #14
 8003916:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a6c      	ldr	r2, [pc, #432]	@ (8003ad0 <HAL_DMA_Abort_IT+0x3a8>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d04a      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x290>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a6b      	ldr	r2, [pc, #428]	@ (8003ad4 <HAL_DMA_Abort_IT+0x3ac>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d045      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x290>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a69      	ldr	r2, [pc, #420]	@ (8003ad8 <HAL_DMA_Abort_IT+0x3b0>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d040      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x290>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a68      	ldr	r2, [pc, #416]	@ (8003adc <HAL_DMA_Abort_IT+0x3b4>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d03b      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x290>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a66      	ldr	r2, [pc, #408]	@ (8003ae0 <HAL_DMA_Abort_IT+0x3b8>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d036      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x290>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a65      	ldr	r2, [pc, #404]	@ (8003ae4 <HAL_DMA_Abort_IT+0x3bc>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d031      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x290>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a63      	ldr	r2, [pc, #396]	@ (8003ae8 <HAL_DMA_Abort_IT+0x3c0>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d02c      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x290>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a62      	ldr	r2, [pc, #392]	@ (8003aec <HAL_DMA_Abort_IT+0x3c4>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d027      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x290>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a60      	ldr	r2, [pc, #384]	@ (8003af0 <HAL_DMA_Abort_IT+0x3c8>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d022      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x290>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a5f      	ldr	r2, [pc, #380]	@ (8003af4 <HAL_DMA_Abort_IT+0x3cc>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d01d      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x290>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a5d      	ldr	r2, [pc, #372]	@ (8003af8 <HAL_DMA_Abort_IT+0x3d0>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d018      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x290>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a5c      	ldr	r2, [pc, #368]	@ (8003afc <HAL_DMA_Abort_IT+0x3d4>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d013      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x290>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a5a      	ldr	r2, [pc, #360]	@ (8003b00 <HAL_DMA_Abort_IT+0x3d8>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d00e      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x290>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a59      	ldr	r2, [pc, #356]	@ (8003b04 <HAL_DMA_Abort_IT+0x3dc>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d009      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x290>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a57      	ldr	r2, [pc, #348]	@ (8003b08 <HAL_DMA_Abort_IT+0x3e0>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d004      	beq.n	80039b8 <HAL_DMA_Abort_IT+0x290>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a56      	ldr	r2, [pc, #344]	@ (8003b0c <HAL_DMA_Abort_IT+0x3e4>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d108      	bne.n	80039ca <HAL_DMA_Abort_IT+0x2a2>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f022 0201 	bic.w	r2, r2, #1
 80039c6:	601a      	str	r2, [r3, #0]
 80039c8:	e007      	b.n	80039da <HAL_DMA_Abort_IT+0x2b2>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f022 0201 	bic.w	r2, r2, #1
 80039d8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a3c      	ldr	r2, [pc, #240]	@ (8003ad0 <HAL_DMA_Abort_IT+0x3a8>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d072      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a3a      	ldr	r2, [pc, #232]	@ (8003ad4 <HAL_DMA_Abort_IT+0x3ac>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d06d      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a39      	ldr	r2, [pc, #228]	@ (8003ad8 <HAL_DMA_Abort_IT+0x3b0>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d068      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a37      	ldr	r2, [pc, #220]	@ (8003adc <HAL_DMA_Abort_IT+0x3b4>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d063      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a36      	ldr	r2, [pc, #216]	@ (8003ae0 <HAL_DMA_Abort_IT+0x3b8>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d05e      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a34      	ldr	r2, [pc, #208]	@ (8003ae4 <HAL_DMA_Abort_IT+0x3bc>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d059      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a33      	ldr	r2, [pc, #204]	@ (8003ae8 <HAL_DMA_Abort_IT+0x3c0>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d054      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a31      	ldr	r2, [pc, #196]	@ (8003aec <HAL_DMA_Abort_IT+0x3c4>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d04f      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a30      	ldr	r2, [pc, #192]	@ (8003af0 <HAL_DMA_Abort_IT+0x3c8>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d04a      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a2e      	ldr	r2, [pc, #184]	@ (8003af4 <HAL_DMA_Abort_IT+0x3cc>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d045      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a2d      	ldr	r2, [pc, #180]	@ (8003af8 <HAL_DMA_Abort_IT+0x3d0>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d040      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a2b      	ldr	r2, [pc, #172]	@ (8003afc <HAL_DMA_Abort_IT+0x3d4>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d03b      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a2a      	ldr	r2, [pc, #168]	@ (8003b00 <HAL_DMA_Abort_IT+0x3d8>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d036      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a28      	ldr	r2, [pc, #160]	@ (8003b04 <HAL_DMA_Abort_IT+0x3dc>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d031      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a27      	ldr	r2, [pc, #156]	@ (8003b08 <HAL_DMA_Abort_IT+0x3e0>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d02c      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a25      	ldr	r2, [pc, #148]	@ (8003b0c <HAL_DMA_Abort_IT+0x3e4>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d027      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a24      	ldr	r2, [pc, #144]	@ (8003b10 <HAL_DMA_Abort_IT+0x3e8>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d022      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a22      	ldr	r2, [pc, #136]	@ (8003b14 <HAL_DMA_Abort_IT+0x3ec>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d01d      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a21      	ldr	r2, [pc, #132]	@ (8003b18 <HAL_DMA_Abort_IT+0x3f0>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d018      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a1f      	ldr	r2, [pc, #124]	@ (8003b1c <HAL_DMA_Abort_IT+0x3f4>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d013      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a1e      	ldr	r2, [pc, #120]	@ (8003b20 <HAL_DMA_Abort_IT+0x3f8>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d00e      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a1c      	ldr	r2, [pc, #112]	@ (8003b24 <HAL_DMA_Abort_IT+0x3fc>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d009      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a1b      	ldr	r2, [pc, #108]	@ (8003b28 <HAL_DMA_Abort_IT+0x400>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d004      	beq.n	8003aca <HAL_DMA_Abort_IT+0x3a2>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a19      	ldr	r2, [pc, #100]	@ (8003b2c <HAL_DMA_Abort_IT+0x404>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d132      	bne.n	8003b30 <HAL_DMA_Abort_IT+0x408>
 8003aca:	2301      	movs	r3, #1
 8003acc:	e031      	b.n	8003b32 <HAL_DMA_Abort_IT+0x40a>
 8003ace:	bf00      	nop
 8003ad0:	40020010 	.word	0x40020010
 8003ad4:	40020028 	.word	0x40020028
 8003ad8:	40020040 	.word	0x40020040
 8003adc:	40020058 	.word	0x40020058
 8003ae0:	40020070 	.word	0x40020070
 8003ae4:	40020088 	.word	0x40020088
 8003ae8:	400200a0 	.word	0x400200a0
 8003aec:	400200b8 	.word	0x400200b8
 8003af0:	40020410 	.word	0x40020410
 8003af4:	40020428 	.word	0x40020428
 8003af8:	40020440 	.word	0x40020440
 8003afc:	40020458 	.word	0x40020458
 8003b00:	40020470 	.word	0x40020470
 8003b04:	40020488 	.word	0x40020488
 8003b08:	400204a0 	.word	0x400204a0
 8003b0c:	400204b8 	.word	0x400204b8
 8003b10:	58025408 	.word	0x58025408
 8003b14:	5802541c 	.word	0x5802541c
 8003b18:	58025430 	.word	0x58025430
 8003b1c:	58025444 	.word	0x58025444
 8003b20:	58025458 	.word	0x58025458
 8003b24:	5802546c 	.word	0x5802546c
 8003b28:	58025480 	.word	0x58025480
 8003b2c:	58025494 	.word	0x58025494
 8003b30:	2300      	movs	r3, #0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d028      	beq.n	8003b88 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b44:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b4a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b50:	f003 031f 	and.w	r3, r3, #31
 8003b54:	2201      	movs	r2, #1
 8003b56:	409a      	lsls	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003b64:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00c      	beq.n	8003b88 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b7c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003b86:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d003      	beq.n	8003ba8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3710      	adds	r7, #16
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop

08003bb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b089      	sub	sp, #36	@ 0x24
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003bc2:	4b89      	ldr	r3, [pc, #548]	@ (8003de8 <HAL_GPIO_Init+0x234>)
 8003bc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003bc6:	e194      	b.n	8003ef2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	2101      	movs	r1, #1
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	f000 8186 	beq.w	8003eec <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f003 0303 	and.w	r3, r3, #3
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d005      	beq.n	8003bf8 <HAL_GPIO_Init+0x44>
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f003 0303 	and.w	r3, r3, #3
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d130      	bne.n	8003c5a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	005b      	lsls	r3, r3, #1
 8003c02:	2203      	movs	r2, #3
 8003c04:	fa02 f303 	lsl.w	r3, r2, r3
 8003c08:	43db      	mvns	r3, r3
 8003c0a:	69ba      	ldr	r2, [r7, #24]
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	68da      	ldr	r2, [r3, #12]
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	005b      	lsls	r3, r3, #1
 8003c18:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1c:	69ba      	ldr	r2, [r7, #24]
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003c2e:	2201      	movs	r2, #1
 8003c30:	69fb      	ldr	r3, [r7, #28]
 8003c32:	fa02 f303 	lsl.w	r3, r2, r3
 8003c36:	43db      	mvns	r3, r3
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	091b      	lsrs	r3, r3, #4
 8003c44:	f003 0201 	and.w	r2, r3, #1
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4e:	69ba      	ldr	r2, [r7, #24]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	69ba      	ldr	r2, [r7, #24]
 8003c58:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	f003 0303 	and.w	r3, r3, #3
 8003c62:	2b03      	cmp	r3, #3
 8003c64:	d017      	beq.n	8003c96 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	005b      	lsls	r3, r3, #1
 8003c70:	2203      	movs	r2, #3
 8003c72:	fa02 f303 	lsl.w	r3, r2, r3
 8003c76:	43db      	mvns	r3, r3
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	689a      	ldr	r2, [r3, #8]
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	005b      	lsls	r3, r3, #1
 8003c86:	fa02 f303 	lsl.w	r3, r2, r3
 8003c8a:	69ba      	ldr	r2, [r7, #24]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	69ba      	ldr	r2, [r7, #24]
 8003c94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f003 0303 	and.w	r3, r3, #3
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d123      	bne.n	8003cea <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	08da      	lsrs	r2, r3, #3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	3208      	adds	r2, #8
 8003caa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	f003 0307 	and.w	r3, r3, #7
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	220f      	movs	r2, #15
 8003cba:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbe:	43db      	mvns	r3, r3
 8003cc0:	69ba      	ldr	r2, [r7, #24]
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	691a      	ldr	r2, [r3, #16]
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	f003 0307 	and.w	r3, r3, #7
 8003cd0:	009b      	lsls	r3, r3, #2
 8003cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd6:	69ba      	ldr	r2, [r7, #24]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003cdc:	69fb      	ldr	r3, [r7, #28]
 8003cde:	08da      	lsrs	r2, r3, #3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	3208      	adds	r2, #8
 8003ce4:	69b9      	ldr	r1, [r7, #24]
 8003ce6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	005b      	lsls	r3, r3, #1
 8003cf4:	2203      	movs	r2, #3
 8003cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cfa:	43db      	mvns	r3, r3
 8003cfc:	69ba      	ldr	r2, [r7, #24]
 8003cfe:	4013      	ands	r3, r2
 8003d00:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f003 0203 	and.w	r2, r3, #3
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	005b      	lsls	r3, r3, #1
 8003d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d12:	69ba      	ldr	r2, [r7, #24]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	69ba      	ldr	r2, [r7, #24]
 8003d1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	f000 80e0 	beq.w	8003eec <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d2c:	4b2f      	ldr	r3, [pc, #188]	@ (8003dec <HAL_GPIO_Init+0x238>)
 8003d2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003d32:	4a2e      	ldr	r2, [pc, #184]	@ (8003dec <HAL_GPIO_Init+0x238>)
 8003d34:	f043 0302 	orr.w	r3, r3, #2
 8003d38:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003d3c:	4b2b      	ldr	r3, [pc, #172]	@ (8003dec <HAL_GPIO_Init+0x238>)
 8003d3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003d42:	f003 0302 	and.w	r3, r3, #2
 8003d46:	60fb      	str	r3, [r7, #12]
 8003d48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d4a:	4a29      	ldr	r2, [pc, #164]	@ (8003df0 <HAL_GPIO_Init+0x23c>)
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	089b      	lsrs	r3, r3, #2
 8003d50:	3302      	adds	r3, #2
 8003d52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	f003 0303 	and.w	r3, r3, #3
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	220f      	movs	r2, #15
 8003d62:	fa02 f303 	lsl.w	r3, r2, r3
 8003d66:	43db      	mvns	r3, r3
 8003d68:	69ba      	ldr	r2, [r7, #24]
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a20      	ldr	r2, [pc, #128]	@ (8003df4 <HAL_GPIO_Init+0x240>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d052      	beq.n	8003e1c <HAL_GPIO_Init+0x268>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a1f      	ldr	r2, [pc, #124]	@ (8003df8 <HAL_GPIO_Init+0x244>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d031      	beq.n	8003de2 <HAL_GPIO_Init+0x22e>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a1e      	ldr	r2, [pc, #120]	@ (8003dfc <HAL_GPIO_Init+0x248>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d02b      	beq.n	8003dde <HAL_GPIO_Init+0x22a>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a1d      	ldr	r2, [pc, #116]	@ (8003e00 <HAL_GPIO_Init+0x24c>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d025      	beq.n	8003dda <HAL_GPIO_Init+0x226>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a1c      	ldr	r2, [pc, #112]	@ (8003e04 <HAL_GPIO_Init+0x250>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d01f      	beq.n	8003dd6 <HAL_GPIO_Init+0x222>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a1b      	ldr	r2, [pc, #108]	@ (8003e08 <HAL_GPIO_Init+0x254>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d019      	beq.n	8003dd2 <HAL_GPIO_Init+0x21e>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a1a      	ldr	r2, [pc, #104]	@ (8003e0c <HAL_GPIO_Init+0x258>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d013      	beq.n	8003dce <HAL_GPIO_Init+0x21a>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a19      	ldr	r2, [pc, #100]	@ (8003e10 <HAL_GPIO_Init+0x25c>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d00d      	beq.n	8003dca <HAL_GPIO_Init+0x216>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a18      	ldr	r2, [pc, #96]	@ (8003e14 <HAL_GPIO_Init+0x260>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d007      	beq.n	8003dc6 <HAL_GPIO_Init+0x212>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a17      	ldr	r2, [pc, #92]	@ (8003e18 <HAL_GPIO_Init+0x264>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d101      	bne.n	8003dc2 <HAL_GPIO_Init+0x20e>
 8003dbe:	2309      	movs	r3, #9
 8003dc0:	e02d      	b.n	8003e1e <HAL_GPIO_Init+0x26a>
 8003dc2:	230a      	movs	r3, #10
 8003dc4:	e02b      	b.n	8003e1e <HAL_GPIO_Init+0x26a>
 8003dc6:	2308      	movs	r3, #8
 8003dc8:	e029      	b.n	8003e1e <HAL_GPIO_Init+0x26a>
 8003dca:	2307      	movs	r3, #7
 8003dcc:	e027      	b.n	8003e1e <HAL_GPIO_Init+0x26a>
 8003dce:	2306      	movs	r3, #6
 8003dd0:	e025      	b.n	8003e1e <HAL_GPIO_Init+0x26a>
 8003dd2:	2305      	movs	r3, #5
 8003dd4:	e023      	b.n	8003e1e <HAL_GPIO_Init+0x26a>
 8003dd6:	2304      	movs	r3, #4
 8003dd8:	e021      	b.n	8003e1e <HAL_GPIO_Init+0x26a>
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e01f      	b.n	8003e1e <HAL_GPIO_Init+0x26a>
 8003dde:	2302      	movs	r3, #2
 8003de0:	e01d      	b.n	8003e1e <HAL_GPIO_Init+0x26a>
 8003de2:	2301      	movs	r3, #1
 8003de4:	e01b      	b.n	8003e1e <HAL_GPIO_Init+0x26a>
 8003de6:	bf00      	nop
 8003de8:	58000080 	.word	0x58000080
 8003dec:	58024400 	.word	0x58024400
 8003df0:	58000400 	.word	0x58000400
 8003df4:	58020000 	.word	0x58020000
 8003df8:	58020400 	.word	0x58020400
 8003dfc:	58020800 	.word	0x58020800
 8003e00:	58020c00 	.word	0x58020c00
 8003e04:	58021000 	.word	0x58021000
 8003e08:	58021400 	.word	0x58021400
 8003e0c:	58021800 	.word	0x58021800
 8003e10:	58021c00 	.word	0x58021c00
 8003e14:	58022000 	.word	0x58022000
 8003e18:	58022400 	.word	0x58022400
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	69fa      	ldr	r2, [r7, #28]
 8003e20:	f002 0203 	and.w	r2, r2, #3
 8003e24:	0092      	lsls	r2, r2, #2
 8003e26:	4093      	lsls	r3, r2
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e2e:	4938      	ldr	r1, [pc, #224]	@ (8003f10 <HAL_GPIO_Init+0x35c>)
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	089b      	lsrs	r3, r3, #2
 8003e34:	3302      	adds	r3, #2
 8003e36:	69ba      	ldr	r2, [r7, #24]
 8003e38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	43db      	mvns	r3, r3
 8003e48:	69ba      	ldr	r2, [r7, #24]
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d003      	beq.n	8003e62 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003e5a:	69ba      	ldr	r2, [r7, #24]
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003e62:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003e6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	43db      	mvns	r3, r3
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	4013      	ands	r3, r2
 8003e7a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d003      	beq.n	8003e90 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003e88:	69ba      	ldr	r2, [r7, #24]
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003e90:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	43db      	mvns	r3, r3
 8003ea2:	69ba      	ldr	r2, [r7, #24]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d003      	beq.n	8003ebc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003eb4:	69ba      	ldr	r2, [r7, #24]
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	69ba      	ldr	r2, [r7, #24]
 8003ec0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	43db      	mvns	r3, r3
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	4013      	ands	r3, r2
 8003ed0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d003      	beq.n	8003ee6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003ede:	69ba      	ldr	r2, [r7, #24]
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	69ba      	ldr	r2, [r7, #24]
 8003eea:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	3301      	adds	r3, #1
 8003ef0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	fa22 f303 	lsr.w	r3, r2, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	f47f ae63 	bne.w	8003bc8 <HAL_GPIO_Init+0x14>
  }
}
 8003f02:	bf00      	nop
 8003f04:	bf00      	nop
 8003f06:	3724      	adds	r7, #36	@ 0x24
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr
 8003f10:	58000400 	.word	0x58000400

08003f14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b083      	sub	sp, #12
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	460b      	mov	r3, r1
 8003f1e:	807b      	strh	r3, [r7, #2]
 8003f20:	4613      	mov	r3, r2
 8003f22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f24:	787b      	ldrb	r3, [r7, #1]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d003      	beq.n	8003f32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f2a:	887a      	ldrh	r2, [r7, #2]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003f30:	e003      	b.n	8003f3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003f32:	887b      	ldrh	r3, [r7, #2]
 8003f34:	041a      	lsls	r2, r3, #16
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	619a      	str	r2, [r3, #24]
}
 8003f3a:	bf00      	nop
 8003f3c:	370c      	adds	r7, #12
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
	...

08003f48 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003f50:	4b19      	ldr	r3, [pc, #100]	@ (8003fb8 <HAL_PWREx_ConfigSupply+0x70>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	f003 0304 	and.w	r3, r3, #4
 8003f58:	2b04      	cmp	r3, #4
 8003f5a:	d00a      	beq.n	8003f72 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003f5c:	4b16      	ldr	r3, [pc, #88]	@ (8003fb8 <HAL_PWREx_ConfigSupply+0x70>)
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	f003 0307 	and.w	r3, r3, #7
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d001      	beq.n	8003f6e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e01f      	b.n	8003fae <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	e01d      	b.n	8003fae <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003f72:	4b11      	ldr	r3, [pc, #68]	@ (8003fb8 <HAL_PWREx_ConfigSupply+0x70>)
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	f023 0207 	bic.w	r2, r3, #7
 8003f7a:	490f      	ldr	r1, [pc, #60]	@ (8003fb8 <HAL_PWREx_ConfigSupply+0x70>)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003f82:	f7fe ff43 	bl	8002e0c <HAL_GetTick>
 8003f86:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003f88:	e009      	b.n	8003f9e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003f8a:	f7fe ff3f 	bl	8002e0c <HAL_GetTick>
 8003f8e:	4602      	mov	r2, r0
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	1ad3      	subs	r3, r2, r3
 8003f94:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003f98:	d901      	bls.n	8003f9e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e007      	b.n	8003fae <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003f9e:	4b06      	ldr	r3, [pc, #24]	@ (8003fb8 <HAL_PWREx_ConfigSupply+0x70>)
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fa6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003faa:	d1ee      	bne.n	8003f8a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003fac:	2300      	movs	r3, #0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3710      	adds	r7, #16
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	58024800 	.word	0x58024800

08003fbc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b08c      	sub	sp, #48	@ 0x30
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d102      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	f000 bc48 	b.w	8004860 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0301 	and.w	r3, r3, #1
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	f000 8088 	beq.w	80040ee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fde:	4b99      	ldr	r3, [pc, #612]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003fe8:	4b96      	ldr	r3, [pc, #600]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8003fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fec:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ff0:	2b10      	cmp	r3, #16
 8003ff2:	d007      	beq.n	8004004 <HAL_RCC_OscConfig+0x48>
 8003ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ff6:	2b18      	cmp	r3, #24
 8003ff8:	d111      	bne.n	800401e <HAL_RCC_OscConfig+0x62>
 8003ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ffc:	f003 0303 	and.w	r3, r3, #3
 8004000:	2b02      	cmp	r3, #2
 8004002:	d10c      	bne.n	800401e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004004:	4b8f      	ldr	r3, [pc, #572]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800400c:	2b00      	cmp	r3, #0
 800400e:	d06d      	beq.n	80040ec <HAL_RCC_OscConfig+0x130>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d169      	bne.n	80040ec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	f000 bc21 	b.w	8004860 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004026:	d106      	bne.n	8004036 <HAL_RCC_OscConfig+0x7a>
 8004028:	4b86      	ldr	r3, [pc, #536]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a85      	ldr	r2, [pc, #532]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 800402e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004032:	6013      	str	r3, [r2, #0]
 8004034:	e02e      	b.n	8004094 <HAL_RCC_OscConfig+0xd8>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d10c      	bne.n	8004058 <HAL_RCC_OscConfig+0x9c>
 800403e:	4b81      	ldr	r3, [pc, #516]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a80      	ldr	r2, [pc, #512]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004044:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004048:	6013      	str	r3, [r2, #0]
 800404a:	4b7e      	ldr	r3, [pc, #504]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a7d      	ldr	r2, [pc, #500]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004050:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004054:	6013      	str	r3, [r2, #0]
 8004056:	e01d      	b.n	8004094 <HAL_RCC_OscConfig+0xd8>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004060:	d10c      	bne.n	800407c <HAL_RCC_OscConfig+0xc0>
 8004062:	4b78      	ldr	r3, [pc, #480]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a77      	ldr	r2, [pc, #476]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004068:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800406c:	6013      	str	r3, [r2, #0]
 800406e:	4b75      	ldr	r3, [pc, #468]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a74      	ldr	r2, [pc, #464]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004074:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004078:	6013      	str	r3, [r2, #0]
 800407a:	e00b      	b.n	8004094 <HAL_RCC_OscConfig+0xd8>
 800407c:	4b71      	ldr	r3, [pc, #452]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a70      	ldr	r2, [pc, #448]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004082:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004086:	6013      	str	r3, [r2, #0]
 8004088:	4b6e      	ldr	r3, [pc, #440]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a6d      	ldr	r2, [pc, #436]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 800408e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004092:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d013      	beq.n	80040c4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800409c:	f7fe feb6 	bl	8002e0c <HAL_GetTick>
 80040a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040a4:	f7fe feb2 	bl	8002e0c <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b64      	cmp	r3, #100	@ 0x64
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e3d4      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80040b6:	4b63      	ldr	r3, [pc, #396]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d0f0      	beq.n	80040a4 <HAL_RCC_OscConfig+0xe8>
 80040c2:	e014      	b.n	80040ee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c4:	f7fe fea2 	bl	8002e0c <HAL_GetTick>
 80040c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80040ca:	e008      	b.n	80040de <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040cc:	f7fe fe9e 	bl	8002e0c <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b64      	cmp	r3, #100	@ 0x64
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e3c0      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80040de:	4b59      	ldr	r3, [pc, #356]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1f0      	bne.n	80040cc <HAL_RCC_OscConfig+0x110>
 80040ea:	e000      	b.n	80040ee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0302 	and.w	r3, r3, #2
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	f000 80ca 	beq.w	8004290 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040fc:	4b51      	ldr	r3, [pc, #324]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 80040fe:	691b      	ldr	r3, [r3, #16]
 8004100:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004104:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004106:	4b4f      	ldr	r3, [pc, #316]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800410c:	6a3b      	ldr	r3, [r7, #32]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d007      	beq.n	8004122 <HAL_RCC_OscConfig+0x166>
 8004112:	6a3b      	ldr	r3, [r7, #32]
 8004114:	2b18      	cmp	r3, #24
 8004116:	d156      	bne.n	80041c6 <HAL_RCC_OscConfig+0x20a>
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	f003 0303 	and.w	r3, r3, #3
 800411e:	2b00      	cmp	r3, #0
 8004120:	d151      	bne.n	80041c6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004122:	4b48      	ldr	r3, [pc, #288]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 0304 	and.w	r3, r3, #4
 800412a:	2b00      	cmp	r3, #0
 800412c:	d005      	beq.n	800413a <HAL_RCC_OscConfig+0x17e>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d101      	bne.n	800413a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e392      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800413a:	4b42      	ldr	r3, [pc, #264]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f023 0219 	bic.w	r2, r3, #25
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	493f      	ldr	r1, [pc, #252]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004148:	4313      	orrs	r3, r2
 800414a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800414c:	f7fe fe5e 	bl	8002e0c <HAL_GetTick>
 8004150:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004152:	e008      	b.n	8004166 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004154:	f7fe fe5a 	bl	8002e0c <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e37c      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004166:	4b37      	ldr	r3, [pc, #220]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0304 	and.w	r3, r3, #4
 800416e:	2b00      	cmp	r3, #0
 8004170:	d0f0      	beq.n	8004154 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004172:	f7fe fe57 	bl	8002e24 <HAL_GetREVID>
 8004176:	4603      	mov	r3, r0
 8004178:	f241 0203 	movw	r2, #4099	@ 0x1003
 800417c:	4293      	cmp	r3, r2
 800417e:	d817      	bhi.n	80041b0 <HAL_RCC_OscConfig+0x1f4>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	2b40      	cmp	r3, #64	@ 0x40
 8004186:	d108      	bne.n	800419a <HAL_RCC_OscConfig+0x1de>
 8004188:	4b2e      	ldr	r3, [pc, #184]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004190:	4a2c      	ldr	r2, [pc, #176]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004192:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004196:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004198:	e07a      	b.n	8004290 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800419a:	4b2a      	ldr	r3, [pc, #168]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	691b      	ldr	r3, [r3, #16]
 80041a6:	031b      	lsls	r3, r3, #12
 80041a8:	4926      	ldr	r1, [pc, #152]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041ae:	e06f      	b.n	8004290 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041b0:	4b24      	ldr	r3, [pc, #144]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	061b      	lsls	r3, r3, #24
 80041be:	4921      	ldr	r1, [pc, #132]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 80041c0:	4313      	orrs	r3, r2
 80041c2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041c4:	e064      	b.n	8004290 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d047      	beq.n	800425e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80041ce:	4b1d      	ldr	r3, [pc, #116]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f023 0219 	bic.w	r2, r3, #25
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	491a      	ldr	r1, [pc, #104]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 80041dc:	4313      	orrs	r3, r2
 80041de:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e0:	f7fe fe14 	bl	8002e0c <HAL_GetTick>
 80041e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80041e6:	e008      	b.n	80041fa <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041e8:	f7fe fe10 	bl	8002e0c <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d901      	bls.n	80041fa <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e332      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80041fa:	4b12      	ldr	r3, [pc, #72]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0304 	and.w	r3, r3, #4
 8004202:	2b00      	cmp	r3, #0
 8004204:	d0f0      	beq.n	80041e8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004206:	f7fe fe0d 	bl	8002e24 <HAL_GetREVID>
 800420a:	4603      	mov	r3, r0
 800420c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004210:	4293      	cmp	r3, r2
 8004212:	d819      	bhi.n	8004248 <HAL_RCC_OscConfig+0x28c>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	2b40      	cmp	r3, #64	@ 0x40
 800421a:	d108      	bne.n	800422e <HAL_RCC_OscConfig+0x272>
 800421c:	4b09      	ldr	r3, [pc, #36]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004224:	4a07      	ldr	r2, [pc, #28]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004226:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800422a:	6053      	str	r3, [r2, #4]
 800422c:	e030      	b.n	8004290 <HAL_RCC_OscConfig+0x2d4>
 800422e:	4b05      	ldr	r3, [pc, #20]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	031b      	lsls	r3, r3, #12
 800423c:	4901      	ldr	r1, [pc, #4]	@ (8004244 <HAL_RCC_OscConfig+0x288>)
 800423e:	4313      	orrs	r3, r2
 8004240:	604b      	str	r3, [r1, #4]
 8004242:	e025      	b.n	8004290 <HAL_RCC_OscConfig+0x2d4>
 8004244:	58024400 	.word	0x58024400
 8004248:	4b9a      	ldr	r3, [pc, #616]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	691b      	ldr	r3, [r3, #16]
 8004254:	061b      	lsls	r3, r3, #24
 8004256:	4997      	ldr	r1, [pc, #604]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 8004258:	4313      	orrs	r3, r2
 800425a:	604b      	str	r3, [r1, #4]
 800425c:	e018      	b.n	8004290 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800425e:	4b95      	ldr	r3, [pc, #596]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a94      	ldr	r2, [pc, #592]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 8004264:	f023 0301 	bic.w	r3, r3, #1
 8004268:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800426a:	f7fe fdcf 	bl	8002e0c <HAL_GetTick>
 800426e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004270:	e008      	b.n	8004284 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004272:	f7fe fdcb 	bl	8002e0c <HAL_GetTick>
 8004276:	4602      	mov	r2, r0
 8004278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427a:	1ad3      	subs	r3, r2, r3
 800427c:	2b02      	cmp	r3, #2
 800427e:	d901      	bls.n	8004284 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004280:	2303      	movs	r3, #3
 8004282:	e2ed      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004284:	4b8b      	ldr	r3, [pc, #556]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 0304 	and.w	r3, r3, #4
 800428c:	2b00      	cmp	r3, #0
 800428e:	d1f0      	bne.n	8004272 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0310 	and.w	r3, r3, #16
 8004298:	2b00      	cmp	r3, #0
 800429a:	f000 80a9 	beq.w	80043f0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800429e:	4b85      	ldr	r3, [pc, #532]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 80042a0:	691b      	ldr	r3, [r3, #16]
 80042a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80042a6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80042a8:	4b82      	ldr	r3, [pc, #520]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 80042aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ac:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	2b08      	cmp	r3, #8
 80042b2:	d007      	beq.n	80042c4 <HAL_RCC_OscConfig+0x308>
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	2b18      	cmp	r3, #24
 80042b8:	d13a      	bne.n	8004330 <HAL_RCC_OscConfig+0x374>
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	f003 0303 	and.w	r3, r3, #3
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d135      	bne.n	8004330 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80042c4:	4b7b      	ldr	r3, [pc, #492]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d005      	beq.n	80042dc <HAL_RCC_OscConfig+0x320>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	69db      	ldr	r3, [r3, #28]
 80042d4:	2b80      	cmp	r3, #128	@ 0x80
 80042d6:	d001      	beq.n	80042dc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e2c1      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80042dc:	f7fe fda2 	bl	8002e24 <HAL_GetREVID>
 80042e0:	4603      	mov	r3, r0
 80042e2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d817      	bhi.n	800431a <HAL_RCC_OscConfig+0x35e>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a1b      	ldr	r3, [r3, #32]
 80042ee:	2b20      	cmp	r3, #32
 80042f0:	d108      	bne.n	8004304 <HAL_RCC_OscConfig+0x348>
 80042f2:	4b70      	ldr	r3, [pc, #448]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80042fa:	4a6e      	ldr	r2, [pc, #440]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 80042fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004300:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004302:	e075      	b.n	80043f0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004304:	4b6b      	ldr	r3, [pc, #428]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	069b      	lsls	r3, r3, #26
 8004312:	4968      	ldr	r1, [pc, #416]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 8004314:	4313      	orrs	r3, r2
 8004316:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004318:	e06a      	b.n	80043f0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800431a:	4b66      	ldr	r3, [pc, #408]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	061b      	lsls	r3, r3, #24
 8004328:	4962      	ldr	r1, [pc, #392]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 800432a:	4313      	orrs	r3, r2
 800432c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800432e:	e05f      	b.n	80043f0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	69db      	ldr	r3, [r3, #28]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d042      	beq.n	80043be <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004338:	4b5e      	ldr	r3, [pc, #376]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a5d      	ldr	r2, [pc, #372]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 800433e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004342:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004344:	f7fe fd62 	bl	8002e0c <HAL_GetTick>
 8004348:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800434a:	e008      	b.n	800435e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800434c:	f7fe fd5e 	bl	8002e0c <HAL_GetTick>
 8004350:	4602      	mov	r2, r0
 8004352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b02      	cmp	r3, #2
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e280      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800435e:	4b55      	ldr	r3, [pc, #340]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004366:	2b00      	cmp	r3, #0
 8004368:	d0f0      	beq.n	800434c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800436a:	f7fe fd5b 	bl	8002e24 <HAL_GetREVID>
 800436e:	4603      	mov	r3, r0
 8004370:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004374:	4293      	cmp	r3, r2
 8004376:	d817      	bhi.n	80043a8 <HAL_RCC_OscConfig+0x3ec>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a1b      	ldr	r3, [r3, #32]
 800437c:	2b20      	cmp	r3, #32
 800437e:	d108      	bne.n	8004392 <HAL_RCC_OscConfig+0x3d6>
 8004380:	4b4c      	ldr	r3, [pc, #304]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004388:	4a4a      	ldr	r2, [pc, #296]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 800438a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800438e:	6053      	str	r3, [r2, #4]
 8004390:	e02e      	b.n	80043f0 <HAL_RCC_OscConfig+0x434>
 8004392:	4b48      	ldr	r3, [pc, #288]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a1b      	ldr	r3, [r3, #32]
 800439e:	069b      	lsls	r3, r3, #26
 80043a0:	4944      	ldr	r1, [pc, #272]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 80043a2:	4313      	orrs	r3, r2
 80043a4:	604b      	str	r3, [r1, #4]
 80043a6:	e023      	b.n	80043f0 <HAL_RCC_OscConfig+0x434>
 80043a8:	4b42      	ldr	r3, [pc, #264]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a1b      	ldr	r3, [r3, #32]
 80043b4:	061b      	lsls	r3, r3, #24
 80043b6:	493f      	ldr	r1, [pc, #252]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	60cb      	str	r3, [r1, #12]
 80043bc:	e018      	b.n	80043f0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80043be:	4b3d      	ldr	r3, [pc, #244]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a3c      	ldr	r2, [pc, #240]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 80043c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ca:	f7fe fd1f 	bl	8002e0c <HAL_GetTick>
 80043ce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80043d0:	e008      	b.n	80043e4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80043d2:	f7fe fd1b 	bl	8002e0c <HAL_GetTick>
 80043d6:	4602      	mov	r2, r0
 80043d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	2b02      	cmp	r3, #2
 80043de:	d901      	bls.n	80043e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e23d      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80043e4:	4b33      	ldr	r3, [pc, #204]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d1f0      	bne.n	80043d2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 0308 	and.w	r3, r3, #8
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d036      	beq.n	800446a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	695b      	ldr	r3, [r3, #20]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d019      	beq.n	8004438 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004404:	4b2b      	ldr	r3, [pc, #172]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 8004406:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004408:	4a2a      	ldr	r2, [pc, #168]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 800440a:	f043 0301 	orr.w	r3, r3, #1
 800440e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004410:	f7fe fcfc 	bl	8002e0c <HAL_GetTick>
 8004414:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004416:	e008      	b.n	800442a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004418:	f7fe fcf8 	bl	8002e0c <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	2b02      	cmp	r3, #2
 8004424:	d901      	bls.n	800442a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e21a      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800442a:	4b22      	ldr	r3, [pc, #136]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 800442c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800442e:	f003 0302 	and.w	r3, r3, #2
 8004432:	2b00      	cmp	r3, #0
 8004434:	d0f0      	beq.n	8004418 <HAL_RCC_OscConfig+0x45c>
 8004436:	e018      	b.n	800446a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004438:	4b1e      	ldr	r3, [pc, #120]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 800443a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800443c:	4a1d      	ldr	r2, [pc, #116]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 800443e:	f023 0301 	bic.w	r3, r3, #1
 8004442:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004444:	f7fe fce2 	bl	8002e0c <HAL_GetTick>
 8004448:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800444a:	e008      	b.n	800445e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800444c:	f7fe fcde 	bl	8002e0c <HAL_GetTick>
 8004450:	4602      	mov	r2, r0
 8004452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	2b02      	cmp	r3, #2
 8004458:	d901      	bls.n	800445e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e200      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800445e:	4b15      	ldr	r3, [pc, #84]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 8004460:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004462:	f003 0302 	and.w	r3, r3, #2
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1f0      	bne.n	800444c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0320 	and.w	r3, r3, #32
 8004472:	2b00      	cmp	r3, #0
 8004474:	d039      	beq.n	80044ea <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d01c      	beq.n	80044b8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800447e:	4b0d      	ldr	r3, [pc, #52]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a0c      	ldr	r2, [pc, #48]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 8004484:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004488:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800448a:	f7fe fcbf 	bl	8002e0c <HAL_GetTick>
 800448e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004490:	e008      	b.n	80044a4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004492:	f7fe fcbb 	bl	8002e0c <HAL_GetTick>
 8004496:	4602      	mov	r2, r0
 8004498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449a:	1ad3      	subs	r3, r2, r3
 800449c:	2b02      	cmp	r3, #2
 800449e:	d901      	bls.n	80044a4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80044a0:	2303      	movs	r3, #3
 80044a2:	e1dd      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80044a4:	4b03      	ldr	r3, [pc, #12]	@ (80044b4 <HAL_RCC_OscConfig+0x4f8>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d0f0      	beq.n	8004492 <HAL_RCC_OscConfig+0x4d6>
 80044b0:	e01b      	b.n	80044ea <HAL_RCC_OscConfig+0x52e>
 80044b2:	bf00      	nop
 80044b4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80044b8:	4b9b      	ldr	r3, [pc, #620]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a9a      	ldr	r2, [pc, #616]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80044be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044c2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80044c4:	f7fe fca2 	bl	8002e0c <HAL_GetTick>
 80044c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80044ca:	e008      	b.n	80044de <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80044cc:	f7fe fc9e 	bl	8002e0c <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e1c0      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80044de:	4b92      	ldr	r3, [pc, #584]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1f0      	bne.n	80044cc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0304 	and.w	r3, r3, #4
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	f000 8081 	beq.w	80045fa <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80044f8:	4b8c      	ldr	r3, [pc, #560]	@ (800472c <HAL_RCC_OscConfig+0x770>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a8b      	ldr	r2, [pc, #556]	@ (800472c <HAL_RCC_OscConfig+0x770>)
 80044fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004502:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004504:	f7fe fc82 	bl	8002e0c <HAL_GetTick>
 8004508:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800450a:	e008      	b.n	800451e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800450c:	f7fe fc7e 	bl	8002e0c <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b64      	cmp	r3, #100	@ 0x64
 8004518:	d901      	bls.n	800451e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e1a0      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800451e:	4b83      	ldr	r3, [pc, #524]	@ (800472c <HAL_RCC_OscConfig+0x770>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004526:	2b00      	cmp	r3, #0
 8004528:	d0f0      	beq.n	800450c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	2b01      	cmp	r3, #1
 8004530:	d106      	bne.n	8004540 <HAL_RCC_OscConfig+0x584>
 8004532:	4b7d      	ldr	r3, [pc, #500]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004536:	4a7c      	ldr	r2, [pc, #496]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004538:	f043 0301 	orr.w	r3, r3, #1
 800453c:	6713      	str	r3, [r2, #112]	@ 0x70
 800453e:	e02d      	b.n	800459c <HAL_RCC_OscConfig+0x5e0>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d10c      	bne.n	8004562 <HAL_RCC_OscConfig+0x5a6>
 8004548:	4b77      	ldr	r3, [pc, #476]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 800454a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800454c:	4a76      	ldr	r2, [pc, #472]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 800454e:	f023 0301 	bic.w	r3, r3, #1
 8004552:	6713      	str	r3, [r2, #112]	@ 0x70
 8004554:	4b74      	ldr	r3, [pc, #464]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004556:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004558:	4a73      	ldr	r2, [pc, #460]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 800455a:	f023 0304 	bic.w	r3, r3, #4
 800455e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004560:	e01c      	b.n	800459c <HAL_RCC_OscConfig+0x5e0>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	2b05      	cmp	r3, #5
 8004568:	d10c      	bne.n	8004584 <HAL_RCC_OscConfig+0x5c8>
 800456a:	4b6f      	ldr	r3, [pc, #444]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 800456c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800456e:	4a6e      	ldr	r2, [pc, #440]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004570:	f043 0304 	orr.w	r3, r3, #4
 8004574:	6713      	str	r3, [r2, #112]	@ 0x70
 8004576:	4b6c      	ldr	r3, [pc, #432]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004578:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800457a:	4a6b      	ldr	r2, [pc, #428]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 800457c:	f043 0301 	orr.w	r3, r3, #1
 8004580:	6713      	str	r3, [r2, #112]	@ 0x70
 8004582:	e00b      	b.n	800459c <HAL_RCC_OscConfig+0x5e0>
 8004584:	4b68      	ldr	r3, [pc, #416]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004586:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004588:	4a67      	ldr	r2, [pc, #412]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 800458a:	f023 0301 	bic.w	r3, r3, #1
 800458e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004590:	4b65      	ldr	r3, [pc, #404]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004592:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004594:	4a64      	ldr	r2, [pc, #400]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004596:	f023 0304 	bic.w	r3, r3, #4
 800459a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d015      	beq.n	80045d0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045a4:	f7fe fc32 	bl	8002e0c <HAL_GetTick>
 80045a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80045aa:	e00a      	b.n	80045c2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045ac:	f7fe fc2e 	bl	8002e0c <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d901      	bls.n	80045c2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e14e      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80045c2:	4b59      	ldr	r3, [pc, #356]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80045c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d0ee      	beq.n	80045ac <HAL_RCC_OscConfig+0x5f0>
 80045ce:	e014      	b.n	80045fa <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045d0:	f7fe fc1c 	bl	8002e0c <HAL_GetTick>
 80045d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80045d6:	e00a      	b.n	80045ee <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045d8:	f7fe fc18 	bl	8002e0c <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d901      	bls.n	80045ee <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80045ea:	2303      	movs	r3, #3
 80045ec:	e138      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80045ee:	4b4e      	ldr	r3, [pc, #312]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80045f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d1ee      	bne.n	80045d8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045fe:	2b00      	cmp	r3, #0
 8004600:	f000 812d 	beq.w	800485e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004604:	4b48      	ldr	r3, [pc, #288]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004606:	691b      	ldr	r3, [r3, #16]
 8004608:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800460c:	2b18      	cmp	r3, #24
 800460e:	f000 80bd 	beq.w	800478c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004616:	2b02      	cmp	r3, #2
 8004618:	f040 809e 	bne.w	8004758 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800461c:	4b42      	ldr	r3, [pc, #264]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a41      	ldr	r2, [pc, #260]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004622:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004626:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004628:	f7fe fbf0 	bl	8002e0c <HAL_GetTick>
 800462c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800462e:	e008      	b.n	8004642 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004630:	f7fe fbec 	bl	8002e0c <HAL_GetTick>
 8004634:	4602      	mov	r2, r0
 8004636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	2b02      	cmp	r3, #2
 800463c:	d901      	bls.n	8004642 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e10e      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004642:	4b39      	ldr	r3, [pc, #228]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1f0      	bne.n	8004630 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800464e:	4b36      	ldr	r3, [pc, #216]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004650:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004652:	4b37      	ldr	r3, [pc, #220]	@ (8004730 <HAL_RCC_OscConfig+0x774>)
 8004654:	4013      	ands	r3, r2
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800465e:	0112      	lsls	r2, r2, #4
 8004660:	430a      	orrs	r2, r1
 8004662:	4931      	ldr	r1, [pc, #196]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004664:	4313      	orrs	r3, r2
 8004666:	628b      	str	r3, [r1, #40]	@ 0x28
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800466c:	3b01      	subs	r3, #1
 800466e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004676:	3b01      	subs	r3, #1
 8004678:	025b      	lsls	r3, r3, #9
 800467a:	b29b      	uxth	r3, r3
 800467c:	431a      	orrs	r2, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004682:	3b01      	subs	r3, #1
 8004684:	041b      	lsls	r3, r3, #16
 8004686:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800468a:	431a      	orrs	r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004690:	3b01      	subs	r3, #1
 8004692:	061b      	lsls	r3, r3, #24
 8004694:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004698:	4923      	ldr	r1, [pc, #140]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 800469a:	4313      	orrs	r3, r2
 800469c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800469e:	4b22      	ldr	r3, [pc, #136]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80046a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a2:	4a21      	ldr	r2, [pc, #132]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80046a4:	f023 0301 	bic.w	r3, r3, #1
 80046a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80046aa:	4b1f      	ldr	r3, [pc, #124]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80046ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80046ae:	4b21      	ldr	r3, [pc, #132]	@ (8004734 <HAL_RCC_OscConfig+0x778>)
 80046b0:	4013      	ands	r3, r2
 80046b2:	687a      	ldr	r2, [r7, #4]
 80046b4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80046b6:	00d2      	lsls	r2, r2, #3
 80046b8:	491b      	ldr	r1, [pc, #108]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80046ba:	4313      	orrs	r3, r2
 80046bc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80046be:	4b1a      	ldr	r3, [pc, #104]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80046c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046c2:	f023 020c 	bic.w	r2, r3, #12
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ca:	4917      	ldr	r1, [pc, #92]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80046cc:	4313      	orrs	r3, r2
 80046ce:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80046d0:	4b15      	ldr	r3, [pc, #84]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80046d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d4:	f023 0202 	bic.w	r2, r3, #2
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046dc:	4912      	ldr	r1, [pc, #72]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80046de:	4313      	orrs	r3, r2
 80046e0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80046e2:	4b11      	ldr	r3, [pc, #68]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80046e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046e6:	4a10      	ldr	r2, [pc, #64]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80046e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80046f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046f2:	4a0d      	ldr	r2, [pc, #52]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80046f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80046fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 80046fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046fe:	4a0a      	ldr	r2, [pc, #40]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004700:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004704:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8004706:	4b08      	ldr	r3, [pc, #32]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800470a:	4a07      	ldr	r2, [pc, #28]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 800470c:	f043 0301 	orr.w	r3, r3, #1
 8004710:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004712:	4b05      	ldr	r3, [pc, #20]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a04      	ldr	r2, [pc, #16]	@ (8004728 <HAL_RCC_OscConfig+0x76c>)
 8004718:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800471c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800471e:	f7fe fb75 	bl	8002e0c <HAL_GetTick>
 8004722:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004724:	e011      	b.n	800474a <HAL_RCC_OscConfig+0x78e>
 8004726:	bf00      	nop
 8004728:	58024400 	.word	0x58024400
 800472c:	58024800 	.word	0x58024800
 8004730:	fffffc0c 	.word	0xfffffc0c
 8004734:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004738:	f7fe fb68 	bl	8002e0c <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	2b02      	cmp	r3, #2
 8004744:	d901      	bls.n	800474a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e08a      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800474a:	4b47      	ldr	r3, [pc, #284]	@ (8004868 <HAL_RCC_OscConfig+0x8ac>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d0f0      	beq.n	8004738 <HAL_RCC_OscConfig+0x77c>
 8004756:	e082      	b.n	800485e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004758:	4b43      	ldr	r3, [pc, #268]	@ (8004868 <HAL_RCC_OscConfig+0x8ac>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a42      	ldr	r2, [pc, #264]	@ (8004868 <HAL_RCC_OscConfig+0x8ac>)
 800475e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004762:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004764:	f7fe fb52 	bl	8002e0c <HAL_GetTick>
 8004768:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800476a:	e008      	b.n	800477e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800476c:	f7fe fb4e 	bl	8002e0c <HAL_GetTick>
 8004770:	4602      	mov	r2, r0
 8004772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	2b02      	cmp	r3, #2
 8004778:	d901      	bls.n	800477e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800477a:	2303      	movs	r3, #3
 800477c:	e070      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800477e:	4b3a      	ldr	r3, [pc, #232]	@ (8004868 <HAL_RCC_OscConfig+0x8ac>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1f0      	bne.n	800476c <HAL_RCC_OscConfig+0x7b0>
 800478a:	e068      	b.n	800485e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800478c:	4b36      	ldr	r3, [pc, #216]	@ (8004868 <HAL_RCC_OscConfig+0x8ac>)
 800478e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004790:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004792:	4b35      	ldr	r3, [pc, #212]	@ (8004868 <HAL_RCC_OscConfig+0x8ac>)
 8004794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004796:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800479c:	2b01      	cmp	r3, #1
 800479e:	d031      	beq.n	8004804 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	f003 0203 	and.w	r2, r3, #3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d12a      	bne.n	8004804 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	091b      	lsrs	r3, r3, #4
 80047b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d122      	bne.n	8004804 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80047ca:	429a      	cmp	r2, r3
 80047cc:	d11a      	bne.n	8004804 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	0a5b      	lsrs	r3, r3, #9
 80047d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047da:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80047dc:	429a      	cmp	r2, r3
 80047de:	d111      	bne.n	8004804 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	0c1b      	lsrs	r3, r3, #16
 80047e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ec:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d108      	bne.n	8004804 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	0e1b      	lsrs	r3, r3, #24
 80047f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047fe:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004800:	429a      	cmp	r2, r3
 8004802:	d001      	beq.n	8004808 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e02b      	b.n	8004860 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004808:	4b17      	ldr	r3, [pc, #92]	@ (8004868 <HAL_RCC_OscConfig+0x8ac>)
 800480a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800480c:	08db      	lsrs	r3, r3, #3
 800480e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004812:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004818:	693a      	ldr	r2, [r7, #16]
 800481a:	429a      	cmp	r2, r3
 800481c:	d01f      	beq.n	800485e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800481e:	4b12      	ldr	r3, [pc, #72]	@ (8004868 <HAL_RCC_OscConfig+0x8ac>)
 8004820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004822:	4a11      	ldr	r2, [pc, #68]	@ (8004868 <HAL_RCC_OscConfig+0x8ac>)
 8004824:	f023 0301 	bic.w	r3, r3, #1
 8004828:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800482a:	f7fe faef 	bl	8002e0c <HAL_GetTick>
 800482e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004830:	bf00      	nop
 8004832:	f7fe faeb 	bl	8002e0c <HAL_GetTick>
 8004836:	4602      	mov	r2, r0
 8004838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800483a:	4293      	cmp	r3, r2
 800483c:	d0f9      	beq.n	8004832 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800483e:	4b0a      	ldr	r3, [pc, #40]	@ (8004868 <HAL_RCC_OscConfig+0x8ac>)
 8004840:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004842:	4b0a      	ldr	r3, [pc, #40]	@ (800486c <HAL_RCC_OscConfig+0x8b0>)
 8004844:	4013      	ands	r3, r2
 8004846:	687a      	ldr	r2, [r7, #4]
 8004848:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800484a:	00d2      	lsls	r2, r2, #3
 800484c:	4906      	ldr	r1, [pc, #24]	@ (8004868 <HAL_RCC_OscConfig+0x8ac>)
 800484e:	4313      	orrs	r3, r2
 8004850:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004852:	4b05      	ldr	r3, [pc, #20]	@ (8004868 <HAL_RCC_OscConfig+0x8ac>)
 8004854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004856:	4a04      	ldr	r2, [pc, #16]	@ (8004868 <HAL_RCC_OscConfig+0x8ac>)
 8004858:	f043 0301 	orr.w	r3, r3, #1
 800485c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800485e:	2300      	movs	r3, #0
}
 8004860:	4618      	mov	r0, r3
 8004862:	3730      	adds	r7, #48	@ 0x30
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}
 8004868:	58024400 	.word	0x58024400
 800486c:	ffff0007 	.word	0xffff0007

08004870 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b086      	sub	sp, #24
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
 8004878:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d101      	bne.n	8004884 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	e19c      	b.n	8004bbe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004884:	4b8a      	ldr	r3, [pc, #552]	@ (8004ab0 <HAL_RCC_ClockConfig+0x240>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 030f 	and.w	r3, r3, #15
 800488c:	683a      	ldr	r2, [r7, #0]
 800488e:	429a      	cmp	r2, r3
 8004890:	d910      	bls.n	80048b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004892:	4b87      	ldr	r3, [pc, #540]	@ (8004ab0 <HAL_RCC_ClockConfig+0x240>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f023 020f 	bic.w	r2, r3, #15
 800489a:	4985      	ldr	r1, [pc, #532]	@ (8004ab0 <HAL_RCC_ClockConfig+0x240>)
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	4313      	orrs	r3, r2
 80048a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048a2:	4b83      	ldr	r3, [pc, #524]	@ (8004ab0 <HAL_RCC_ClockConfig+0x240>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 030f 	and.w	r3, r3, #15
 80048aa:	683a      	ldr	r2, [r7, #0]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d001      	beq.n	80048b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e184      	b.n	8004bbe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0304 	and.w	r3, r3, #4
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d010      	beq.n	80048e2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	691a      	ldr	r2, [r3, #16]
 80048c4:	4b7b      	ldr	r3, [pc, #492]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 80048c6:	699b      	ldr	r3, [r3, #24]
 80048c8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d908      	bls.n	80048e2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80048d0:	4b78      	ldr	r3, [pc, #480]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 80048d2:	699b      	ldr	r3, [r3, #24]
 80048d4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	691b      	ldr	r3, [r3, #16]
 80048dc:	4975      	ldr	r1, [pc, #468]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 80048de:	4313      	orrs	r3, r2
 80048e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0308 	and.w	r3, r3, #8
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d010      	beq.n	8004910 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	695a      	ldr	r2, [r3, #20]
 80048f2:	4b70      	ldr	r3, [pc, #448]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 80048f4:	69db      	ldr	r3, [r3, #28]
 80048f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80048fa:	429a      	cmp	r2, r3
 80048fc:	d908      	bls.n	8004910 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80048fe:	4b6d      	ldr	r3, [pc, #436]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 8004900:	69db      	ldr	r3, [r3, #28]
 8004902:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	695b      	ldr	r3, [r3, #20]
 800490a:	496a      	ldr	r1, [pc, #424]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 800490c:	4313      	orrs	r3, r2
 800490e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0310 	and.w	r3, r3, #16
 8004918:	2b00      	cmp	r3, #0
 800491a:	d010      	beq.n	800493e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	699a      	ldr	r2, [r3, #24]
 8004920:	4b64      	ldr	r3, [pc, #400]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 8004922:	69db      	ldr	r3, [r3, #28]
 8004924:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004928:	429a      	cmp	r2, r3
 800492a:	d908      	bls.n	800493e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800492c:	4b61      	ldr	r3, [pc, #388]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 800492e:	69db      	ldr	r3, [r3, #28]
 8004930:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	699b      	ldr	r3, [r3, #24]
 8004938:	495e      	ldr	r1, [pc, #376]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 800493a:	4313      	orrs	r3, r2
 800493c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 0320 	and.w	r3, r3, #32
 8004946:	2b00      	cmp	r3, #0
 8004948:	d010      	beq.n	800496c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	69da      	ldr	r2, [r3, #28]
 800494e:	4b59      	ldr	r3, [pc, #356]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 8004950:	6a1b      	ldr	r3, [r3, #32]
 8004952:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004956:	429a      	cmp	r2, r3
 8004958:	d908      	bls.n	800496c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800495a:	4b56      	ldr	r3, [pc, #344]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 800495c:	6a1b      	ldr	r3, [r3, #32]
 800495e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	69db      	ldr	r3, [r3, #28]
 8004966:	4953      	ldr	r1, [pc, #332]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 8004968:	4313      	orrs	r3, r2
 800496a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0302 	and.w	r3, r3, #2
 8004974:	2b00      	cmp	r3, #0
 8004976:	d010      	beq.n	800499a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	68da      	ldr	r2, [r3, #12]
 800497c:	4b4d      	ldr	r3, [pc, #308]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 800497e:	699b      	ldr	r3, [r3, #24]
 8004980:	f003 030f 	and.w	r3, r3, #15
 8004984:	429a      	cmp	r2, r3
 8004986:	d908      	bls.n	800499a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004988:	4b4a      	ldr	r3, [pc, #296]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	f023 020f 	bic.w	r2, r3, #15
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	4947      	ldr	r1, [pc, #284]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 8004996:	4313      	orrs	r3, r2
 8004998:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d055      	beq.n	8004a52 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80049a6:	4b43      	ldr	r3, [pc, #268]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 80049a8:	699b      	ldr	r3, [r3, #24]
 80049aa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	4940      	ldr	r1, [pc, #256]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 80049b4:	4313      	orrs	r3, r2
 80049b6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d107      	bne.n	80049d0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80049c0:	4b3c      	ldr	r3, [pc, #240]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d121      	bne.n	8004a10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e0f6      	b.n	8004bbe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	2b03      	cmp	r3, #3
 80049d6:	d107      	bne.n	80049e8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80049d8:	4b36      	ldr	r3, [pc, #216]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d115      	bne.n	8004a10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e0ea      	b.n	8004bbe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d107      	bne.n	8004a00 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80049f0:	4b30      	ldr	r3, [pc, #192]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d109      	bne.n	8004a10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e0de      	b.n	8004bbe <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004a00:	4b2c      	ldr	r3, [pc, #176]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0304 	and.w	r3, r3, #4
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d101      	bne.n	8004a10 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e0d6      	b.n	8004bbe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a10:	4b28      	ldr	r3, [pc, #160]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 8004a12:	691b      	ldr	r3, [r3, #16]
 8004a14:	f023 0207 	bic.w	r2, r3, #7
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	4925      	ldr	r1, [pc, #148]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a22:	f7fe f9f3 	bl	8002e0c <HAL_GetTick>
 8004a26:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a28:	e00a      	b.n	8004a40 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a2a:	f7fe f9ef 	bl	8002e0c <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d901      	bls.n	8004a40 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e0be      	b.n	8004bbe <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a40:	4b1c      	ldr	r3, [pc, #112]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 8004a42:	691b      	ldr	r3, [r3, #16]
 8004a44:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	00db      	lsls	r3, r3, #3
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d1eb      	bne.n	8004a2a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d010      	beq.n	8004a80 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	68da      	ldr	r2, [r3, #12]
 8004a62:	4b14      	ldr	r3, [pc, #80]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 8004a64:	699b      	ldr	r3, [r3, #24]
 8004a66:	f003 030f 	and.w	r3, r3, #15
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d208      	bcs.n	8004a80 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a6e:	4b11      	ldr	r3, [pc, #68]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	f023 020f 	bic.w	r2, r3, #15
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	68db      	ldr	r3, [r3, #12]
 8004a7a:	490e      	ldr	r1, [pc, #56]	@ (8004ab4 <HAL_RCC_ClockConfig+0x244>)
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a80:	4b0b      	ldr	r3, [pc, #44]	@ (8004ab0 <HAL_RCC_ClockConfig+0x240>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 030f 	and.w	r3, r3, #15
 8004a88:	683a      	ldr	r2, [r7, #0]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d214      	bcs.n	8004ab8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a8e:	4b08      	ldr	r3, [pc, #32]	@ (8004ab0 <HAL_RCC_ClockConfig+0x240>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f023 020f 	bic.w	r2, r3, #15
 8004a96:	4906      	ldr	r1, [pc, #24]	@ (8004ab0 <HAL_RCC_ClockConfig+0x240>)
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a9e:	4b04      	ldr	r3, [pc, #16]	@ (8004ab0 <HAL_RCC_ClockConfig+0x240>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 030f 	and.w	r3, r3, #15
 8004aa6:	683a      	ldr	r2, [r7, #0]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d005      	beq.n	8004ab8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e086      	b.n	8004bbe <HAL_RCC_ClockConfig+0x34e>
 8004ab0:	52002000 	.word	0x52002000
 8004ab4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0304 	and.w	r3, r3, #4
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d010      	beq.n	8004ae6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	691a      	ldr	r2, [r3, #16]
 8004ac8:	4b3f      	ldr	r3, [pc, #252]	@ (8004bc8 <HAL_RCC_ClockConfig+0x358>)
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d208      	bcs.n	8004ae6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004ad4:	4b3c      	ldr	r3, [pc, #240]	@ (8004bc8 <HAL_RCC_ClockConfig+0x358>)
 8004ad6:	699b      	ldr	r3, [r3, #24]
 8004ad8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	691b      	ldr	r3, [r3, #16]
 8004ae0:	4939      	ldr	r1, [pc, #228]	@ (8004bc8 <HAL_RCC_ClockConfig+0x358>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0308 	and.w	r3, r3, #8
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d010      	beq.n	8004b14 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	695a      	ldr	r2, [r3, #20]
 8004af6:	4b34      	ldr	r3, [pc, #208]	@ (8004bc8 <HAL_RCC_ClockConfig+0x358>)
 8004af8:	69db      	ldr	r3, [r3, #28]
 8004afa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d208      	bcs.n	8004b14 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004b02:	4b31      	ldr	r3, [pc, #196]	@ (8004bc8 <HAL_RCC_ClockConfig+0x358>)
 8004b04:	69db      	ldr	r3, [r3, #28]
 8004b06:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	492e      	ldr	r1, [pc, #184]	@ (8004bc8 <HAL_RCC_ClockConfig+0x358>)
 8004b10:	4313      	orrs	r3, r2
 8004b12:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 0310 	and.w	r3, r3, #16
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d010      	beq.n	8004b42 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	699a      	ldr	r2, [r3, #24]
 8004b24:	4b28      	ldr	r3, [pc, #160]	@ (8004bc8 <HAL_RCC_ClockConfig+0x358>)
 8004b26:	69db      	ldr	r3, [r3, #28]
 8004b28:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d208      	bcs.n	8004b42 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004b30:	4b25      	ldr	r3, [pc, #148]	@ (8004bc8 <HAL_RCC_ClockConfig+0x358>)
 8004b32:	69db      	ldr	r3, [r3, #28]
 8004b34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	699b      	ldr	r3, [r3, #24]
 8004b3c:	4922      	ldr	r1, [pc, #136]	@ (8004bc8 <HAL_RCC_ClockConfig+0x358>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0320 	and.w	r3, r3, #32
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d010      	beq.n	8004b70 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	69da      	ldr	r2, [r3, #28]
 8004b52:	4b1d      	ldr	r3, [pc, #116]	@ (8004bc8 <HAL_RCC_ClockConfig+0x358>)
 8004b54:	6a1b      	ldr	r3, [r3, #32]
 8004b56:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d208      	bcs.n	8004b70 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004b5e:	4b1a      	ldr	r3, [pc, #104]	@ (8004bc8 <HAL_RCC_ClockConfig+0x358>)
 8004b60:	6a1b      	ldr	r3, [r3, #32]
 8004b62:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	69db      	ldr	r3, [r3, #28]
 8004b6a:	4917      	ldr	r1, [pc, #92]	@ (8004bc8 <HAL_RCC_ClockConfig+0x358>)
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004b70:	f000 f834 	bl	8004bdc <HAL_RCC_GetSysClockFreq>
 8004b74:	4602      	mov	r2, r0
 8004b76:	4b14      	ldr	r3, [pc, #80]	@ (8004bc8 <HAL_RCC_ClockConfig+0x358>)
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	0a1b      	lsrs	r3, r3, #8
 8004b7c:	f003 030f 	and.w	r3, r3, #15
 8004b80:	4912      	ldr	r1, [pc, #72]	@ (8004bcc <HAL_RCC_ClockConfig+0x35c>)
 8004b82:	5ccb      	ldrb	r3, [r1, r3]
 8004b84:	f003 031f 	and.w	r3, r3, #31
 8004b88:	fa22 f303 	lsr.w	r3, r2, r3
 8004b8c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8004bc8 <HAL_RCC_ClockConfig+0x358>)
 8004b90:	699b      	ldr	r3, [r3, #24]
 8004b92:	f003 030f 	and.w	r3, r3, #15
 8004b96:	4a0d      	ldr	r2, [pc, #52]	@ (8004bcc <HAL_RCC_ClockConfig+0x35c>)
 8004b98:	5cd3      	ldrb	r3, [r2, r3]
 8004b9a:	f003 031f 	and.w	r3, r3, #31
 8004b9e:	693a      	ldr	r2, [r7, #16]
 8004ba0:	fa22 f303 	lsr.w	r3, r2, r3
 8004ba4:	4a0a      	ldr	r2, [pc, #40]	@ (8004bd0 <HAL_RCC_ClockConfig+0x360>)
 8004ba6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004ba8:	4a0a      	ldr	r2, [pc, #40]	@ (8004bd4 <HAL_RCC_ClockConfig+0x364>)
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004bae:	4b0a      	ldr	r3, [pc, #40]	@ (8004bd8 <HAL_RCC_ClockConfig+0x368>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f7fd fe82 	bl	80028bc <HAL_InitTick>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3718      	adds	r7, #24
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	58024400 	.word	0x58024400
 8004bcc:	08012138 	.word	0x08012138
 8004bd0:	24000338 	.word	0x24000338
 8004bd4:	24000334 	.word	0x24000334
 8004bd8:	2400033c 	.word	0x2400033c

08004bdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b089      	sub	sp, #36	@ 0x24
 8004be0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004be2:	4bb3      	ldr	r3, [pc, #716]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004bea:	2b18      	cmp	r3, #24
 8004bec:	f200 8155 	bhi.w	8004e9a <HAL_RCC_GetSysClockFreq+0x2be>
 8004bf0:	a201      	add	r2, pc, #4	@ (adr r2, 8004bf8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004bf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bf6:	bf00      	nop
 8004bf8:	08004c5d 	.word	0x08004c5d
 8004bfc:	08004e9b 	.word	0x08004e9b
 8004c00:	08004e9b 	.word	0x08004e9b
 8004c04:	08004e9b 	.word	0x08004e9b
 8004c08:	08004e9b 	.word	0x08004e9b
 8004c0c:	08004e9b 	.word	0x08004e9b
 8004c10:	08004e9b 	.word	0x08004e9b
 8004c14:	08004e9b 	.word	0x08004e9b
 8004c18:	08004c83 	.word	0x08004c83
 8004c1c:	08004e9b 	.word	0x08004e9b
 8004c20:	08004e9b 	.word	0x08004e9b
 8004c24:	08004e9b 	.word	0x08004e9b
 8004c28:	08004e9b 	.word	0x08004e9b
 8004c2c:	08004e9b 	.word	0x08004e9b
 8004c30:	08004e9b 	.word	0x08004e9b
 8004c34:	08004e9b 	.word	0x08004e9b
 8004c38:	08004c89 	.word	0x08004c89
 8004c3c:	08004e9b 	.word	0x08004e9b
 8004c40:	08004e9b 	.word	0x08004e9b
 8004c44:	08004e9b 	.word	0x08004e9b
 8004c48:	08004e9b 	.word	0x08004e9b
 8004c4c:	08004e9b 	.word	0x08004e9b
 8004c50:	08004e9b 	.word	0x08004e9b
 8004c54:	08004e9b 	.word	0x08004e9b
 8004c58:	08004c8f 	.word	0x08004c8f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c5c:	4b94      	ldr	r3, [pc, #592]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0320 	and.w	r3, r3, #32
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d009      	beq.n	8004c7c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004c68:	4b91      	ldr	r3, [pc, #580]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	08db      	lsrs	r3, r3, #3
 8004c6e:	f003 0303 	and.w	r3, r3, #3
 8004c72:	4a90      	ldr	r2, [pc, #576]	@ (8004eb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004c74:	fa22 f303 	lsr.w	r3, r2, r3
 8004c78:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004c7a:	e111      	b.n	8004ea0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004c7c:	4b8d      	ldr	r3, [pc, #564]	@ (8004eb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004c7e:	61bb      	str	r3, [r7, #24]
      break;
 8004c80:	e10e      	b.n	8004ea0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004c82:	4b8d      	ldr	r3, [pc, #564]	@ (8004eb8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004c84:	61bb      	str	r3, [r7, #24]
      break;
 8004c86:	e10b      	b.n	8004ea0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004c88:	4b8c      	ldr	r3, [pc, #560]	@ (8004ebc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004c8a:	61bb      	str	r3, [r7, #24]
      break;
 8004c8c:	e108      	b.n	8004ea0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004c8e:	4b88      	ldr	r3, [pc, #544]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c92:	f003 0303 	and.w	r3, r3, #3
 8004c96:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004c98:	4b85      	ldr	r3, [pc, #532]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c9c:	091b      	lsrs	r3, r3, #4
 8004c9e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ca2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004ca4:	4b82      	ldr	r3, [pc, #520]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca8:	f003 0301 	and.w	r3, r3, #1
 8004cac:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004cae:	4b80      	ldr	r3, [pc, #512]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cb2:	08db      	lsrs	r3, r3, #3
 8004cb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004cb8:	68fa      	ldr	r2, [r7, #12]
 8004cba:	fb02 f303 	mul.w	r3, r2, r3
 8004cbe:	ee07 3a90 	vmov	s15, r3
 8004cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cc6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	f000 80e1 	beq.w	8004e94 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	f000 8083 	beq.w	8004de0 <HAL_RCC_GetSysClockFreq+0x204>
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	f200 80a1 	bhi.w	8004e24 <HAL_RCC_GetSysClockFreq+0x248>
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d003      	beq.n	8004cf0 <HAL_RCC_GetSysClockFreq+0x114>
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	2b01      	cmp	r3, #1
 8004cec:	d056      	beq.n	8004d9c <HAL_RCC_GetSysClockFreq+0x1c0>
 8004cee:	e099      	b.n	8004e24 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004cf0:	4b6f      	ldr	r3, [pc, #444]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 0320 	and.w	r3, r3, #32
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d02d      	beq.n	8004d58 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004cfc:	4b6c      	ldr	r3, [pc, #432]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	08db      	lsrs	r3, r3, #3
 8004d02:	f003 0303 	and.w	r3, r3, #3
 8004d06:	4a6b      	ldr	r2, [pc, #428]	@ (8004eb4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004d08:	fa22 f303 	lsr.w	r3, r2, r3
 8004d0c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	ee07 3a90 	vmov	s15, r3
 8004d14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d18:	693b      	ldr	r3, [r7, #16]
 8004d1a:	ee07 3a90 	vmov	s15, r3
 8004d1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d26:	4b62      	ldr	r3, [pc, #392]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d2e:	ee07 3a90 	vmov	s15, r3
 8004d32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d36:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d3a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004ec0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004d3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d52:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8004d56:	e087      	b.n	8004e68 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	ee07 3a90 	vmov	s15, r3
 8004d5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d62:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004ec4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8004d66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d6a:	4b51      	ldr	r3, [pc, #324]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d72:	ee07 3a90 	vmov	s15, r3
 8004d76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d7e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004ec0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004d82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d96:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004d9a:	e065      	b.n	8004e68 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	ee07 3a90 	vmov	s15, r3
 8004da2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004da6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004ec8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004daa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dae:	4b40      	ldr	r3, [pc, #256]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004db6:	ee07 3a90 	vmov	s15, r3
 8004dba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8004dc2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004ec0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004dc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004dd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dda:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004dde:	e043      	b.n	8004e68 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	ee07 3a90 	vmov	s15, r3
 8004de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dea:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004ecc <HAL_RCC_GetSysClockFreq+0x2f0>
 8004dee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004df2:	4b2f      	ldr	r3, [pc, #188]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dfa:	ee07 3a90 	vmov	s15, r3
 8004dfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e02:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e06:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004ec0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004e0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e1e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004e22:	e021      	b.n	8004e68 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	ee07 3a90 	vmov	s15, r3
 8004e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e2e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004ec8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004e32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e36:	4b1e      	ldr	r3, [pc, #120]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e3e:	ee07 3a90 	vmov	s15, r3
 8004e42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e46:	ed97 6a02 	vldr	s12, [r7, #8]
 8004e4a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004ec0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004e4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e62:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004e66:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004e68:	4b11      	ldr	r3, [pc, #68]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6c:	0a5b      	lsrs	r3, r3, #9
 8004e6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e72:	3301      	adds	r3, #1
 8004e74:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	ee07 3a90 	vmov	s15, r3
 8004e7c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e80:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e8c:	ee17 3a90 	vmov	r3, s15
 8004e90:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004e92:	e005      	b.n	8004ea0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004e94:	2300      	movs	r3, #0
 8004e96:	61bb      	str	r3, [r7, #24]
      break;
 8004e98:	e002      	b.n	8004ea0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004e9a:	4b07      	ldr	r3, [pc, #28]	@ (8004eb8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004e9c:	61bb      	str	r3, [r7, #24]
      break;
 8004e9e:	bf00      	nop
  }

  return sysclockfreq;
 8004ea0:	69bb      	ldr	r3, [r7, #24]
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3724      	adds	r7, #36	@ 0x24
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	58024400 	.word	0x58024400
 8004eb4:	03d09000 	.word	0x03d09000
 8004eb8:	003d0900 	.word	0x003d0900
 8004ebc:	007a1200 	.word	0x007a1200
 8004ec0:	46000000 	.word	0x46000000
 8004ec4:	4c742400 	.word	0x4c742400
 8004ec8:	4a742400 	.word	0x4a742400
 8004ecc:	4af42400 	.word	0x4af42400

08004ed0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b082      	sub	sp, #8
 8004ed4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004ed6:	f7ff fe81 	bl	8004bdc <HAL_RCC_GetSysClockFreq>
 8004eda:	4602      	mov	r2, r0
 8004edc:	4b10      	ldr	r3, [pc, #64]	@ (8004f20 <HAL_RCC_GetHCLKFreq+0x50>)
 8004ede:	699b      	ldr	r3, [r3, #24]
 8004ee0:	0a1b      	lsrs	r3, r3, #8
 8004ee2:	f003 030f 	and.w	r3, r3, #15
 8004ee6:	490f      	ldr	r1, [pc, #60]	@ (8004f24 <HAL_RCC_GetHCLKFreq+0x54>)
 8004ee8:	5ccb      	ldrb	r3, [r1, r3]
 8004eea:	f003 031f 	and.w	r3, r3, #31
 8004eee:	fa22 f303 	lsr.w	r3, r2, r3
 8004ef2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8004f20 <HAL_RCC_GetHCLKFreq+0x50>)
 8004ef6:	699b      	ldr	r3, [r3, #24]
 8004ef8:	f003 030f 	and.w	r3, r3, #15
 8004efc:	4a09      	ldr	r2, [pc, #36]	@ (8004f24 <HAL_RCC_GetHCLKFreq+0x54>)
 8004efe:	5cd3      	ldrb	r3, [r2, r3]
 8004f00:	f003 031f 	and.w	r3, r3, #31
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	fa22 f303 	lsr.w	r3, r2, r3
 8004f0a:	4a07      	ldr	r2, [pc, #28]	@ (8004f28 <HAL_RCC_GetHCLKFreq+0x58>)
 8004f0c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004f0e:	4a07      	ldr	r2, [pc, #28]	@ (8004f2c <HAL_RCC_GetHCLKFreq+0x5c>)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004f14:	4b04      	ldr	r3, [pc, #16]	@ (8004f28 <HAL_RCC_GetHCLKFreq+0x58>)
 8004f16:	681b      	ldr	r3, [r3, #0]
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3708      	adds	r7, #8
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	58024400 	.word	0x58024400
 8004f24:	08012138 	.word	0x08012138
 8004f28:	24000338 	.word	0x24000338
 8004f2c:	24000334 	.word	0x24000334

08004f30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004f34:	f7ff ffcc 	bl	8004ed0 <HAL_RCC_GetHCLKFreq>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	4b06      	ldr	r3, [pc, #24]	@ (8004f54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f3c:	69db      	ldr	r3, [r3, #28]
 8004f3e:	091b      	lsrs	r3, r3, #4
 8004f40:	f003 0307 	and.w	r3, r3, #7
 8004f44:	4904      	ldr	r1, [pc, #16]	@ (8004f58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004f46:	5ccb      	ldrb	r3, [r1, r3]
 8004f48:	f003 031f 	and.w	r3, r3, #31
 8004f4c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	bd80      	pop	{r7, pc}
 8004f54:	58024400 	.word	0x58024400
 8004f58:	08012138 	.word	0x08012138

08004f5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004f60:	f7ff ffb6 	bl	8004ed0 <HAL_RCC_GetHCLKFreq>
 8004f64:	4602      	mov	r2, r0
 8004f66:	4b06      	ldr	r3, [pc, #24]	@ (8004f80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f68:	69db      	ldr	r3, [r3, #28]
 8004f6a:	0a1b      	lsrs	r3, r3, #8
 8004f6c:	f003 0307 	and.w	r3, r3, #7
 8004f70:	4904      	ldr	r1, [pc, #16]	@ (8004f84 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f72:	5ccb      	ldrb	r3, [r1, r3]
 8004f74:	f003 031f 	and.w	r3, r3, #31
 8004f78:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	58024400 	.word	0x58024400
 8004f84:	08012138 	.word	0x08012138

08004f88 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	223f      	movs	r2, #63	@ 0x3f
 8004f96:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004f98:	4b1a      	ldr	r3, [pc, #104]	@ (8005004 <HAL_RCC_GetClockConfig+0x7c>)
 8004f9a:	691b      	ldr	r3, [r3, #16]
 8004f9c:	f003 0207 	and.w	r2, r3, #7
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8004fa4:	4b17      	ldr	r3, [pc, #92]	@ (8005004 <HAL_RCC_GetClockConfig+0x7c>)
 8004fa6:	699b      	ldr	r3, [r3, #24]
 8004fa8:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004fb0:	4b14      	ldr	r3, [pc, #80]	@ (8005004 <HAL_RCC_GetClockConfig+0x7c>)
 8004fb2:	699b      	ldr	r3, [r3, #24]
 8004fb4:	f003 020f 	and.w	r2, r3, #15
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8004fbc:	4b11      	ldr	r3, [pc, #68]	@ (8005004 <HAL_RCC_GetClockConfig+0x7c>)
 8004fbe:	699b      	ldr	r3, [r3, #24]
 8004fc0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004fc8:	4b0e      	ldr	r3, [pc, #56]	@ (8005004 <HAL_RCC_GetClockConfig+0x7c>)
 8004fca:	69db      	ldr	r3, [r3, #28]
 8004fcc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8004fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8005004 <HAL_RCC_GetClockConfig+0x7c>)
 8004fd6:	69db      	ldr	r3, [r3, #28]
 8004fd8:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004fe0:	4b08      	ldr	r3, [pc, #32]	@ (8005004 <HAL_RCC_GetClockConfig+0x7c>)
 8004fe2:	6a1b      	ldr	r3, [r3, #32]
 8004fe4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004fec:	4b06      	ldr	r3, [pc, #24]	@ (8005008 <HAL_RCC_GetClockConfig+0x80>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 020f 	and.w	r2, r3, #15
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	601a      	str	r2, [r3, #0]
}
 8004ff8:	bf00      	nop
 8004ffa:	370c      	adds	r7, #12
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr
 8005004:	58024400 	.word	0x58024400
 8005008:	52002000 	.word	0x52002000

0800500c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800500c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005010:	b0ca      	sub	sp, #296	@ 0x128
 8005012:	af00      	add	r7, sp, #0
 8005014:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005018:	2300      	movs	r3, #0
 800501a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800501e:	2300      	movs	r3, #0
 8005020:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005030:	2500      	movs	r5, #0
 8005032:	ea54 0305 	orrs.w	r3, r4, r5
 8005036:	d049      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005038:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800503c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800503e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005042:	d02f      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005044:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005048:	d828      	bhi.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800504a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800504e:	d01a      	beq.n	8005086 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005050:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005054:	d822      	bhi.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005056:	2b00      	cmp	r3, #0
 8005058:	d003      	beq.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800505a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800505e:	d007      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005060:	e01c      	b.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005062:	4bb8      	ldr	r3, [pc, #736]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005066:	4ab7      	ldr	r2, [pc, #732]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005068:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800506c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800506e:	e01a      	b.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005074:	3308      	adds	r3, #8
 8005076:	2102      	movs	r1, #2
 8005078:	4618      	mov	r0, r3
 800507a:	f001 fc8f 	bl	800699c <RCCEx_PLL2_Config>
 800507e:	4603      	mov	r3, r0
 8005080:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005084:	e00f      	b.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800508a:	3328      	adds	r3, #40	@ 0x28
 800508c:	2102      	movs	r1, #2
 800508e:	4618      	mov	r0, r3
 8005090:	f001 fd36 	bl	8006b00 <RCCEx_PLL3_Config>
 8005094:	4603      	mov	r3, r0
 8005096:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800509a:	e004      	b.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050a2:	e000      	b.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80050a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d10a      	bne.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80050ae:	4ba5      	ldr	r3, [pc, #660]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050b2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80050b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050bc:	4aa1      	ldr	r2, [pc, #644]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80050be:	430b      	orrs	r3, r1
 80050c0:	6513      	str	r3, [r2, #80]	@ 0x50
 80050c2:	e003      	b.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80050cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80050d8:	f04f 0900 	mov.w	r9, #0
 80050dc:	ea58 0309 	orrs.w	r3, r8, r9
 80050e0:	d047      	beq.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80050e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050e8:	2b04      	cmp	r3, #4
 80050ea:	d82a      	bhi.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80050ec:	a201      	add	r2, pc, #4	@ (adr r2, 80050f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80050ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050f2:	bf00      	nop
 80050f4:	08005109 	.word	0x08005109
 80050f8:	08005117 	.word	0x08005117
 80050fc:	0800512d 	.word	0x0800512d
 8005100:	0800514b 	.word	0x0800514b
 8005104:	0800514b 	.word	0x0800514b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005108:	4b8e      	ldr	r3, [pc, #568]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800510a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510c:	4a8d      	ldr	r2, [pc, #564]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800510e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005112:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005114:	e01a      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005116:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800511a:	3308      	adds	r3, #8
 800511c:	2100      	movs	r1, #0
 800511e:	4618      	mov	r0, r3
 8005120:	f001 fc3c 	bl	800699c <RCCEx_PLL2_Config>
 8005124:	4603      	mov	r3, r0
 8005126:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800512a:	e00f      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800512c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005130:	3328      	adds	r3, #40	@ 0x28
 8005132:	2100      	movs	r1, #0
 8005134:	4618      	mov	r0, r3
 8005136:	f001 fce3 	bl	8006b00 <RCCEx_PLL3_Config>
 800513a:	4603      	mov	r3, r0
 800513c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005140:	e004      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005148:	e000      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800514a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800514c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005150:	2b00      	cmp	r3, #0
 8005152:	d10a      	bne.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005154:	4b7b      	ldr	r3, [pc, #492]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005156:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005158:	f023 0107 	bic.w	r1, r3, #7
 800515c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005162:	4a78      	ldr	r2, [pc, #480]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005164:	430b      	orrs	r3, r1
 8005166:	6513      	str	r3, [r2, #80]	@ 0x50
 8005168:	e003      	b.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800516a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800516e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800517a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800517e:	f04f 0b00 	mov.w	fp, #0
 8005182:	ea5a 030b 	orrs.w	r3, sl, fp
 8005186:	d04c      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8005188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800518e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005192:	d030      	beq.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8005194:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005198:	d829      	bhi.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800519a:	2bc0      	cmp	r3, #192	@ 0xc0
 800519c:	d02d      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800519e:	2bc0      	cmp	r3, #192	@ 0xc0
 80051a0:	d825      	bhi.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80051a2:	2b80      	cmp	r3, #128	@ 0x80
 80051a4:	d018      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80051a6:	2b80      	cmp	r3, #128	@ 0x80
 80051a8:	d821      	bhi.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d002      	beq.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80051ae:	2b40      	cmp	r3, #64	@ 0x40
 80051b0:	d007      	beq.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80051b2:	e01c      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051b4:	4b63      	ldr	r3, [pc, #396]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b8:	4a62      	ldr	r2, [pc, #392]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80051ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80051c0:	e01c      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80051c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c6:	3308      	adds	r3, #8
 80051c8:	2100      	movs	r1, #0
 80051ca:	4618      	mov	r0, r3
 80051cc:	f001 fbe6 	bl	800699c <RCCEx_PLL2_Config>
 80051d0:	4603      	mov	r3, r0
 80051d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80051d6:	e011      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80051d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051dc:	3328      	adds	r3, #40	@ 0x28
 80051de:	2100      	movs	r1, #0
 80051e0:	4618      	mov	r0, r3
 80051e2:	f001 fc8d 	bl	8006b00 <RCCEx_PLL3_Config>
 80051e6:	4603      	mov	r3, r0
 80051e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80051ec:	e006      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051f4:	e002      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80051f6:	bf00      	nop
 80051f8:	e000      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80051fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005200:	2b00      	cmp	r3, #0
 8005202:	d10a      	bne.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005204:	4b4f      	ldr	r3, [pc, #316]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005206:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005208:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800520c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005210:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005212:	4a4c      	ldr	r2, [pc, #304]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005214:	430b      	orrs	r3, r1
 8005216:	6513      	str	r3, [r2, #80]	@ 0x50
 8005218:	e003      	b.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800521a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800521e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800522a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800522e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005232:	2300      	movs	r3, #0
 8005234:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005238:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800523c:	460b      	mov	r3, r1
 800523e:	4313      	orrs	r3, r2
 8005240:	d053      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005246:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800524a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800524e:	d035      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005250:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005254:	d82e      	bhi.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005256:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800525a:	d031      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800525c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005260:	d828      	bhi.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005262:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005266:	d01a      	beq.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8005268:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800526c:	d822      	bhi.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800526e:	2b00      	cmp	r3, #0
 8005270:	d003      	beq.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8005272:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005276:	d007      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8005278:	e01c      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800527a:	4b32      	ldr	r3, [pc, #200]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800527c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800527e:	4a31      	ldr	r2, [pc, #196]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005280:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005284:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005286:	e01c      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800528c:	3308      	adds	r3, #8
 800528e:	2100      	movs	r1, #0
 8005290:	4618      	mov	r0, r3
 8005292:	f001 fb83 	bl	800699c <RCCEx_PLL2_Config>
 8005296:	4603      	mov	r3, r0
 8005298:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800529c:	e011      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800529e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052a2:	3328      	adds	r3, #40	@ 0x28
 80052a4:	2100      	movs	r1, #0
 80052a6:	4618      	mov	r0, r3
 80052a8:	f001 fc2a 	bl	8006b00 <RCCEx_PLL3_Config>
 80052ac:	4603      	mov	r3, r0
 80052ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80052b2:	e006      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052ba:	e002      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80052bc:	bf00      	nop
 80052be:	e000      	b.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80052c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d10b      	bne.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80052ca:	4b1e      	ldr	r3, [pc, #120]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ce:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80052d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80052da:	4a1a      	ldr	r2, [pc, #104]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052dc:	430b      	orrs	r3, r1
 80052de:	6593      	str	r3, [r2, #88]	@ 0x58
 80052e0:	e003      	b.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80052ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80052f6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80052fa:	2300      	movs	r3, #0
 80052fc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005300:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005304:	460b      	mov	r3, r1
 8005306:	4313      	orrs	r3, r2
 8005308:	d056      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800530a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800530e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005312:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005316:	d038      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005318:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800531c:	d831      	bhi.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800531e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005322:	d034      	beq.n	800538e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005324:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005328:	d82b      	bhi.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800532a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800532e:	d01d      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005330:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005334:	d825      	bhi.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005336:	2b00      	cmp	r3, #0
 8005338:	d006      	beq.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800533a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800533e:	d00a      	beq.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005340:	e01f      	b.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005342:	bf00      	nop
 8005344:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005348:	4ba2      	ldr	r3, [pc, #648]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800534a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800534c:	4aa1      	ldr	r2, [pc, #644]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800534e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005352:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005354:	e01c      	b.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800535a:	3308      	adds	r3, #8
 800535c:	2100      	movs	r1, #0
 800535e:	4618      	mov	r0, r3
 8005360:	f001 fb1c 	bl	800699c <RCCEx_PLL2_Config>
 8005364:	4603      	mov	r3, r0
 8005366:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800536a:	e011      	b.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800536c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005370:	3328      	adds	r3, #40	@ 0x28
 8005372:	2100      	movs	r1, #0
 8005374:	4618      	mov	r0, r3
 8005376:	f001 fbc3 	bl	8006b00 <RCCEx_PLL3_Config>
 800537a:	4603      	mov	r3, r0
 800537c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005380:	e006      	b.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005388:	e002      	b.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800538a:	bf00      	nop
 800538c:	e000      	b.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800538e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005390:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005394:	2b00      	cmp	r3, #0
 8005396:	d10b      	bne.n	80053b0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005398:	4b8e      	ldr	r3, [pc, #568]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800539a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800539c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80053a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80053a8:	4a8a      	ldr	r2, [pc, #552]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053aa:	430b      	orrs	r3, r1
 80053ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80053ae:	e003      	b.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80053b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80053c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80053c8:	2300      	movs	r3, #0
 80053ca:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80053ce:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80053d2:	460b      	mov	r3, r1
 80053d4:	4313      	orrs	r3, r2
 80053d6:	d03a      	beq.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80053d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053de:	2b30      	cmp	r3, #48	@ 0x30
 80053e0:	d01f      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80053e2:	2b30      	cmp	r3, #48	@ 0x30
 80053e4:	d819      	bhi.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80053e6:	2b20      	cmp	r3, #32
 80053e8:	d00c      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80053ea:	2b20      	cmp	r3, #32
 80053ec:	d815      	bhi.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d019      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80053f2:	2b10      	cmp	r3, #16
 80053f4:	d111      	bne.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053f6:	4b77      	ldr	r3, [pc, #476]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053fa:	4a76      	ldr	r2, [pc, #472]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80053fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005400:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005402:	e011      	b.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005408:	3308      	adds	r3, #8
 800540a:	2102      	movs	r1, #2
 800540c:	4618      	mov	r0, r3
 800540e:	f001 fac5 	bl	800699c <RCCEx_PLL2_Config>
 8005412:	4603      	mov	r3, r0
 8005414:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005418:	e006      	b.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005420:	e002      	b.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005422:	bf00      	nop
 8005424:	e000      	b.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005426:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005428:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800542c:	2b00      	cmp	r3, #0
 800542e:	d10a      	bne.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005430:	4b68      	ldr	r3, [pc, #416]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005432:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005434:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005438:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800543c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800543e:	4a65      	ldr	r2, [pc, #404]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005440:	430b      	orrs	r3, r1
 8005442:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005444:	e003      	b.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005446:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800544a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800544e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005456:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800545a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800545e:	2300      	movs	r3, #0
 8005460:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005464:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005468:	460b      	mov	r3, r1
 800546a:	4313      	orrs	r3, r2
 800546c:	d051      	beq.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800546e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005472:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005474:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005478:	d035      	beq.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800547a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800547e:	d82e      	bhi.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005480:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005484:	d031      	beq.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005486:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800548a:	d828      	bhi.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800548c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005490:	d01a      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8005492:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005496:	d822      	bhi.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8005498:	2b00      	cmp	r3, #0
 800549a:	d003      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800549c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054a0:	d007      	beq.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80054a2:	e01c      	b.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054a4:	4b4b      	ldr	r3, [pc, #300]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a8:	4a4a      	ldr	r2, [pc, #296]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80054b0:	e01c      	b.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054b6:	3308      	adds	r3, #8
 80054b8:	2100      	movs	r1, #0
 80054ba:	4618      	mov	r0, r3
 80054bc:	f001 fa6e 	bl	800699c <RCCEx_PLL2_Config>
 80054c0:	4603      	mov	r3, r0
 80054c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80054c6:	e011      	b.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80054c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054cc:	3328      	adds	r3, #40	@ 0x28
 80054ce:	2100      	movs	r1, #0
 80054d0:	4618      	mov	r0, r3
 80054d2:	f001 fb15 	bl	8006b00 <RCCEx_PLL3_Config>
 80054d6:	4603      	mov	r3, r0
 80054d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80054dc:	e006      	b.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054e4:	e002      	b.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80054e6:	bf00      	nop
 80054e8:	e000      	b.n	80054ec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80054ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d10a      	bne.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80054f4:	4b37      	ldr	r3, [pc, #220]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80054f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054f8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80054fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005500:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005502:	4a34      	ldr	r2, [pc, #208]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005504:	430b      	orrs	r3, r1
 8005506:	6513      	str	r3, [r2, #80]	@ 0x50
 8005508:	e003      	b.n	8005512 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800550a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800550e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005516:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800551e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005522:	2300      	movs	r3, #0
 8005524:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005528:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800552c:	460b      	mov	r3, r1
 800552e:	4313      	orrs	r3, r2
 8005530:	d056      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005532:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005536:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005538:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800553c:	d033      	beq.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800553e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005542:	d82c      	bhi.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005544:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005548:	d02f      	beq.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800554a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800554e:	d826      	bhi.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005550:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005554:	d02b      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005556:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800555a:	d820      	bhi.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800555c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005560:	d012      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8005562:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005566:	d81a      	bhi.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005568:	2b00      	cmp	r3, #0
 800556a:	d022      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800556c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005570:	d115      	bne.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005576:	3308      	adds	r3, #8
 8005578:	2101      	movs	r1, #1
 800557a:	4618      	mov	r0, r3
 800557c:	f001 fa0e 	bl	800699c <RCCEx_PLL2_Config>
 8005580:	4603      	mov	r3, r0
 8005582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005586:	e015      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800558c:	3328      	adds	r3, #40	@ 0x28
 800558e:	2101      	movs	r1, #1
 8005590:	4618      	mov	r0, r3
 8005592:	f001 fab5 	bl	8006b00 <RCCEx_PLL3_Config>
 8005596:	4603      	mov	r3, r0
 8005598:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800559c:	e00a      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055a4:	e006      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80055a6:	bf00      	nop
 80055a8:	e004      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80055aa:	bf00      	nop
 80055ac:	e002      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80055ae:	bf00      	nop
 80055b0:	e000      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80055b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d10d      	bne.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80055bc:	4b05      	ldr	r3, [pc, #20]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055c0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80055c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055ca:	4a02      	ldr	r2, [pc, #8]	@ (80055d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055cc:	430b      	orrs	r3, r1
 80055ce:	6513      	str	r3, [r2, #80]	@ 0x50
 80055d0:	e006      	b.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80055d2:	bf00      	nop
 80055d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80055e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80055ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80055f0:	2300      	movs	r3, #0
 80055f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80055f6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80055fa:	460b      	mov	r3, r1
 80055fc:	4313      	orrs	r3, r2
 80055fe:	d055      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005604:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005608:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800560c:	d033      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800560e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005612:	d82c      	bhi.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005614:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005618:	d02f      	beq.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800561a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800561e:	d826      	bhi.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005620:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005624:	d02b      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005626:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800562a:	d820      	bhi.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800562c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005630:	d012      	beq.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005632:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005636:	d81a      	bhi.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005638:	2b00      	cmp	r3, #0
 800563a:	d022      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800563c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005640:	d115      	bne.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005646:	3308      	adds	r3, #8
 8005648:	2101      	movs	r1, #1
 800564a:	4618      	mov	r0, r3
 800564c:	f001 f9a6 	bl	800699c <RCCEx_PLL2_Config>
 8005650:	4603      	mov	r3, r0
 8005652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005656:	e015      	b.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800565c:	3328      	adds	r3, #40	@ 0x28
 800565e:	2101      	movs	r1, #1
 8005660:	4618      	mov	r0, r3
 8005662:	f001 fa4d 	bl	8006b00 <RCCEx_PLL3_Config>
 8005666:	4603      	mov	r3, r0
 8005668:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800566c:	e00a      	b.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005674:	e006      	b.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005676:	bf00      	nop
 8005678:	e004      	b.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800567a:	bf00      	nop
 800567c:	e002      	b.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800567e:	bf00      	nop
 8005680:	e000      	b.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8005682:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005684:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005688:	2b00      	cmp	r3, #0
 800568a:	d10b      	bne.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800568c:	4ba3      	ldr	r3, [pc, #652]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800568e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005690:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005694:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005698:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800569c:	4a9f      	ldr	r2, [pc, #636]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800569e:	430b      	orrs	r3, r1
 80056a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80056a2:	e003      	b.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80056ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80056b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80056bc:	2300      	movs	r3, #0
 80056be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80056c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80056c6:	460b      	mov	r3, r1
 80056c8:	4313      	orrs	r3, r2
 80056ca:	d037      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80056cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056d6:	d00e      	beq.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80056d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056dc:	d816      	bhi.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x700>
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d018      	beq.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80056e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80056e6:	d111      	bne.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056e8:	4b8c      	ldr	r3, [pc, #560]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056ec:	4a8b      	ldr	r2, [pc, #556]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80056ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80056f4:	e00f      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80056f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056fa:	3308      	adds	r3, #8
 80056fc:	2101      	movs	r1, #1
 80056fe:	4618      	mov	r0, r3
 8005700:	f001 f94c 	bl	800699c <RCCEx_PLL2_Config>
 8005704:	4603      	mov	r3, r0
 8005706:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800570a:	e004      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005712:	e000      	b.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005714:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005716:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800571a:	2b00      	cmp	r3, #0
 800571c:	d10a      	bne.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800571e:	4b7f      	ldr	r3, [pc, #508]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005720:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005722:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005726:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800572a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800572c:	4a7b      	ldr	r2, [pc, #492]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800572e:	430b      	orrs	r3, r1
 8005730:	6513      	str	r3, [r2, #80]	@ 0x50
 8005732:	e003      	b.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005738:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800573c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005744:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005748:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800574c:	2300      	movs	r3, #0
 800574e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005752:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005756:	460b      	mov	r3, r1
 8005758:	4313      	orrs	r3, r2
 800575a:	d039      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800575c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005760:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005762:	2b03      	cmp	r3, #3
 8005764:	d81c      	bhi.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005766:	a201      	add	r2, pc, #4	@ (adr r2, 800576c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800576c:	080057a9 	.word	0x080057a9
 8005770:	0800577d 	.word	0x0800577d
 8005774:	0800578b 	.word	0x0800578b
 8005778:	080057a9 	.word	0x080057a9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800577c:	4b67      	ldr	r3, [pc, #412]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800577e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005780:	4a66      	ldr	r2, [pc, #408]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005782:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005786:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005788:	e00f      	b.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800578a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800578e:	3308      	adds	r3, #8
 8005790:	2102      	movs	r1, #2
 8005792:	4618      	mov	r0, r3
 8005794:	f001 f902 	bl	800699c <RCCEx_PLL2_Config>
 8005798:	4603      	mov	r3, r0
 800579a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800579e:	e004      	b.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057a6:	e000      	b.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80057a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d10a      	bne.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80057b2:	4b5a      	ldr	r3, [pc, #360]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057b6:	f023 0103 	bic.w	r1, r3, #3
 80057ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057c0:	4a56      	ldr	r2, [pc, #344]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80057c2:	430b      	orrs	r3, r1
 80057c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80057c6:	e003      	b.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80057d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80057dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057e0:	2300      	movs	r3, #0
 80057e2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80057e6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80057ea:	460b      	mov	r3, r1
 80057ec:	4313      	orrs	r3, r2
 80057ee:	f000 809f 	beq.w	8005930 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057f2:	4b4b      	ldr	r3, [pc, #300]	@ (8005920 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a4a      	ldr	r2, [pc, #296]	@ (8005920 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80057f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80057fe:	f7fd fb05 	bl	8002e0c <HAL_GetTick>
 8005802:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005806:	e00b      	b.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005808:	f7fd fb00 	bl	8002e0c <HAL_GetTick>
 800580c:	4602      	mov	r2, r0
 800580e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	2b64      	cmp	r3, #100	@ 0x64
 8005816:	d903      	bls.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800581e:	e005      	b.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005820:	4b3f      	ldr	r3, [pc, #252]	@ (8005920 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005828:	2b00      	cmp	r3, #0
 800582a:	d0ed      	beq.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800582c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005830:	2b00      	cmp	r3, #0
 8005832:	d179      	bne.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005834:	4b39      	ldr	r3, [pc, #228]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005836:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005838:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800583c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005840:	4053      	eors	r3, r2
 8005842:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005846:	2b00      	cmp	r3, #0
 8005848:	d015      	beq.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800584a:	4b34      	ldr	r3, [pc, #208]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800584c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800584e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005852:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005856:	4b31      	ldr	r3, [pc, #196]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005858:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800585a:	4a30      	ldr	r2, [pc, #192]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800585c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005860:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005862:	4b2e      	ldr	r3, [pc, #184]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005864:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005866:	4a2d      	ldr	r2, [pc, #180]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005868:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800586c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800586e:	4a2b      	ldr	r2, [pc, #172]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005870:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005874:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800587a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800587e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005882:	d118      	bne.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005884:	f7fd fac2 	bl	8002e0c <HAL_GetTick>
 8005888:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800588c:	e00d      	b.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800588e:	f7fd fabd 	bl	8002e0c <HAL_GetTick>
 8005892:	4602      	mov	r2, r0
 8005894:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005898:	1ad2      	subs	r2, r2, r3
 800589a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800589e:	429a      	cmp	r2, r3
 80058a0:	d903      	bls.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80058a8:	e005      	b.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80058aa:	4b1c      	ldr	r3, [pc, #112]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80058ae:	f003 0302 	and.w	r3, r3, #2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d0eb      	beq.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80058b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d129      	bne.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80058be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80058c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80058ce:	d10e      	bne.n	80058ee <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80058d0:	4b12      	ldr	r3, [pc, #72]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058d2:	691b      	ldr	r3, [r3, #16]
 80058d4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80058d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80058e0:	091a      	lsrs	r2, r3, #4
 80058e2:	4b10      	ldr	r3, [pc, #64]	@ (8005924 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80058e4:	4013      	ands	r3, r2
 80058e6:	4a0d      	ldr	r2, [pc, #52]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058e8:	430b      	orrs	r3, r1
 80058ea:	6113      	str	r3, [r2, #16]
 80058ec:	e005      	b.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80058ee:	4b0b      	ldr	r3, [pc, #44]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	4a0a      	ldr	r2, [pc, #40]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058f4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80058f8:	6113      	str	r3, [r2, #16]
 80058fa:	4b08      	ldr	r3, [pc, #32]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058fc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80058fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005902:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005906:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800590a:	4a04      	ldr	r2, [pc, #16]	@ (800591c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800590c:	430b      	orrs	r3, r1
 800590e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005910:	e00e      	b.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005916:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800591a:	e009      	b.n	8005930 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800591c:	58024400 	.word	0x58024400
 8005920:	58024800 	.word	0x58024800
 8005924:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005928:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800592c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005938:	f002 0301 	and.w	r3, r2, #1
 800593c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005940:	2300      	movs	r3, #0
 8005942:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005946:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800594a:	460b      	mov	r3, r1
 800594c:	4313      	orrs	r3, r2
 800594e:	f000 8089 	beq.w	8005a64 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005956:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005958:	2b28      	cmp	r3, #40	@ 0x28
 800595a:	d86b      	bhi.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800595c:	a201      	add	r2, pc, #4	@ (adr r2, 8005964 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800595e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005962:	bf00      	nop
 8005964:	08005a3d 	.word	0x08005a3d
 8005968:	08005a35 	.word	0x08005a35
 800596c:	08005a35 	.word	0x08005a35
 8005970:	08005a35 	.word	0x08005a35
 8005974:	08005a35 	.word	0x08005a35
 8005978:	08005a35 	.word	0x08005a35
 800597c:	08005a35 	.word	0x08005a35
 8005980:	08005a35 	.word	0x08005a35
 8005984:	08005a09 	.word	0x08005a09
 8005988:	08005a35 	.word	0x08005a35
 800598c:	08005a35 	.word	0x08005a35
 8005990:	08005a35 	.word	0x08005a35
 8005994:	08005a35 	.word	0x08005a35
 8005998:	08005a35 	.word	0x08005a35
 800599c:	08005a35 	.word	0x08005a35
 80059a0:	08005a35 	.word	0x08005a35
 80059a4:	08005a1f 	.word	0x08005a1f
 80059a8:	08005a35 	.word	0x08005a35
 80059ac:	08005a35 	.word	0x08005a35
 80059b0:	08005a35 	.word	0x08005a35
 80059b4:	08005a35 	.word	0x08005a35
 80059b8:	08005a35 	.word	0x08005a35
 80059bc:	08005a35 	.word	0x08005a35
 80059c0:	08005a35 	.word	0x08005a35
 80059c4:	08005a3d 	.word	0x08005a3d
 80059c8:	08005a35 	.word	0x08005a35
 80059cc:	08005a35 	.word	0x08005a35
 80059d0:	08005a35 	.word	0x08005a35
 80059d4:	08005a35 	.word	0x08005a35
 80059d8:	08005a35 	.word	0x08005a35
 80059dc:	08005a35 	.word	0x08005a35
 80059e0:	08005a35 	.word	0x08005a35
 80059e4:	08005a3d 	.word	0x08005a3d
 80059e8:	08005a35 	.word	0x08005a35
 80059ec:	08005a35 	.word	0x08005a35
 80059f0:	08005a35 	.word	0x08005a35
 80059f4:	08005a35 	.word	0x08005a35
 80059f8:	08005a35 	.word	0x08005a35
 80059fc:	08005a35 	.word	0x08005a35
 8005a00:	08005a35 	.word	0x08005a35
 8005a04:	08005a3d 	.word	0x08005a3d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a0c:	3308      	adds	r3, #8
 8005a0e:	2101      	movs	r1, #1
 8005a10:	4618      	mov	r0, r3
 8005a12:	f000 ffc3 	bl	800699c <RCCEx_PLL2_Config>
 8005a16:	4603      	mov	r3, r0
 8005a18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005a1c:	e00f      	b.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a22:	3328      	adds	r3, #40	@ 0x28
 8005a24:	2101      	movs	r1, #1
 8005a26:	4618      	mov	r0, r3
 8005a28:	f001 f86a 	bl	8006b00 <RCCEx_PLL3_Config>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005a32:	e004      	b.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a3a:	e000      	b.n	8005a3e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005a3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d10a      	bne.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005a46:	4bbf      	ldr	r3, [pc, #764]	@ (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a4a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a52:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a54:	4abb      	ldr	r2, [pc, #748]	@ (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005a56:	430b      	orrs	r3, r1
 8005a58:	6553      	str	r3, [r2, #84]	@ 0x54
 8005a5a:	e003      	b.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005a64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a6c:	f002 0302 	and.w	r3, r2, #2
 8005a70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a74:	2300      	movs	r3, #0
 8005a76:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005a7a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005a7e:	460b      	mov	r3, r1
 8005a80:	4313      	orrs	r3, r2
 8005a82:	d041      	beq.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005a84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a8a:	2b05      	cmp	r3, #5
 8005a8c:	d824      	bhi.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005a8e:	a201      	add	r2, pc, #4	@ (adr r2, 8005a94 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a94:	08005ae1 	.word	0x08005ae1
 8005a98:	08005aad 	.word	0x08005aad
 8005a9c:	08005ac3 	.word	0x08005ac3
 8005aa0:	08005ae1 	.word	0x08005ae1
 8005aa4:	08005ae1 	.word	0x08005ae1
 8005aa8:	08005ae1 	.word	0x08005ae1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ab0:	3308      	adds	r3, #8
 8005ab2:	2101      	movs	r1, #1
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f000 ff71 	bl	800699c <RCCEx_PLL2_Config>
 8005aba:	4603      	mov	r3, r0
 8005abc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005ac0:	e00f      	b.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005ac2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ac6:	3328      	adds	r3, #40	@ 0x28
 8005ac8:	2101      	movs	r1, #1
 8005aca:	4618      	mov	r0, r3
 8005acc:	f001 f818 	bl	8006b00 <RCCEx_PLL3_Config>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005ad6:	e004      	b.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005ade:	e000      	b.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005ae0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ae2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d10a      	bne.n	8005b00 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005aea:	4b96      	ldr	r3, [pc, #600]	@ (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005aec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aee:	f023 0107 	bic.w	r1, r3, #7
 8005af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005af6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005af8:	4a92      	ldr	r2, [pc, #584]	@ (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005afa:	430b      	orrs	r3, r1
 8005afc:	6553      	str	r3, [r2, #84]	@ 0x54
 8005afe:	e003      	b.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b10:	f002 0304 	and.w	r3, r2, #4
 8005b14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005b18:	2300      	movs	r3, #0
 8005b1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b1e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005b22:	460b      	mov	r3, r1
 8005b24:	4313      	orrs	r3, r2
 8005b26:	d044      	beq.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005b28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b30:	2b05      	cmp	r3, #5
 8005b32:	d825      	bhi.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005b34:	a201      	add	r2, pc, #4	@ (adr r2, 8005b3c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b3a:	bf00      	nop
 8005b3c:	08005b89 	.word	0x08005b89
 8005b40:	08005b55 	.word	0x08005b55
 8005b44:	08005b6b 	.word	0x08005b6b
 8005b48:	08005b89 	.word	0x08005b89
 8005b4c:	08005b89 	.word	0x08005b89
 8005b50:	08005b89 	.word	0x08005b89
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b58:	3308      	adds	r3, #8
 8005b5a:	2101      	movs	r1, #1
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f000 ff1d 	bl	800699c <RCCEx_PLL2_Config>
 8005b62:	4603      	mov	r3, r0
 8005b64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005b68:	e00f      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b6e:	3328      	adds	r3, #40	@ 0x28
 8005b70:	2101      	movs	r1, #1
 8005b72:	4618      	mov	r0, r3
 8005b74:	f000 ffc4 	bl	8006b00 <RCCEx_PLL3_Config>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005b7e:	e004      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005b86:	e000      	b.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005b88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d10b      	bne.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005b92:	4b6c      	ldr	r3, [pc, #432]	@ (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b96:	f023 0107 	bic.w	r1, r3, #7
 8005b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ba2:	4a68      	ldr	r2, [pc, #416]	@ (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ba4:	430b      	orrs	r3, r1
 8005ba6:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ba8:	e003      	b.n	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005baa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bba:	f002 0320 	and.w	r3, r2, #32
 8005bbe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005bc8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005bcc:	460b      	mov	r3, r1
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	d055      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005bd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005bde:	d033      	beq.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005be0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005be4:	d82c      	bhi.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005be6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bea:	d02f      	beq.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005bec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bf0:	d826      	bhi.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005bf2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005bf6:	d02b      	beq.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005bf8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005bfc:	d820      	bhi.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005bfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c02:	d012      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005c04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c08:	d81a      	bhi.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d022      	beq.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005c0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005c12:	d115      	bne.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c18:	3308      	adds	r3, #8
 8005c1a:	2100      	movs	r1, #0
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f000 febd 	bl	800699c <RCCEx_PLL2_Config>
 8005c22:	4603      	mov	r3, r0
 8005c24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005c28:	e015      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c2e:	3328      	adds	r3, #40	@ 0x28
 8005c30:	2102      	movs	r1, #2
 8005c32:	4618      	mov	r0, r3
 8005c34:	f000 ff64 	bl	8006b00 <RCCEx_PLL3_Config>
 8005c38:	4603      	mov	r3, r0
 8005c3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005c3e:	e00a      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c46:	e006      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005c48:	bf00      	nop
 8005c4a:	e004      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005c4c:	bf00      	nop
 8005c4e:	e002      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005c50:	bf00      	nop
 8005c52:	e000      	b.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005c54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d10b      	bne.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005c5e:	4b39      	ldr	r3, [pc, #228]	@ (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c62:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c6e:	4a35      	ldr	r2, [pc, #212]	@ (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c70:	430b      	orrs	r3, r1
 8005c72:	6553      	str	r3, [r2, #84]	@ 0x54
 8005c74:	e003      	b.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c86:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005c8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005c8e:	2300      	movs	r3, #0
 8005c90:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005c94:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005c98:	460b      	mov	r3, r1
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	d058      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005ca6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005caa:	d033      	beq.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005cac:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005cb0:	d82c      	bhi.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005cb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cb6:	d02f      	beq.n	8005d18 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005cb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cbc:	d826      	bhi.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005cbe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005cc2:	d02b      	beq.n	8005d1c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005cc4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005cc8:	d820      	bhi.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005cca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005cce:	d012      	beq.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005cd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005cd4:	d81a      	bhi.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d022      	beq.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005cda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cde:	d115      	bne.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ce4:	3308      	adds	r3, #8
 8005ce6:	2100      	movs	r1, #0
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f000 fe57 	bl	800699c <RCCEx_PLL2_Config>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005cf4:	e015      	b.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cfa:	3328      	adds	r3, #40	@ 0x28
 8005cfc:	2102      	movs	r1, #2
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f000 fefe 	bl	8006b00 <RCCEx_PLL3_Config>
 8005d04:	4603      	mov	r3, r0
 8005d06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005d0a:	e00a      	b.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d12:	e006      	b.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d14:	bf00      	nop
 8005d16:	e004      	b.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d18:	bf00      	nop
 8005d1a:	e002      	b.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d1c:	bf00      	nop
 8005d1e:	e000      	b.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005d20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d10e      	bne.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005d2a:	4b06      	ldr	r3, [pc, #24]	@ (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d2e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d3a:	4a02      	ldr	r2, [pc, #8]	@ (8005d44 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d3c:	430b      	orrs	r3, r1
 8005d3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d40:	e006      	b.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005d42:	bf00      	nop
 8005d44:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d58:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005d5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d60:	2300      	movs	r3, #0
 8005d62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d66:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	d055      	beq.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d74:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005d78:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005d7c:	d033      	beq.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005d7e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005d82:	d82c      	bhi.n	8005dde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005d84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d88:	d02f      	beq.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005d8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d8e:	d826      	bhi.n	8005dde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005d90:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005d94:	d02b      	beq.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005d96:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005d9a:	d820      	bhi.n	8005dde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005d9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005da0:	d012      	beq.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005da2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005da6:	d81a      	bhi.n	8005dde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d022      	beq.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005dac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005db0:	d115      	bne.n	8005dde <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005db2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005db6:	3308      	adds	r3, #8
 8005db8:	2100      	movs	r1, #0
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f000 fdee 	bl	800699c <RCCEx_PLL2_Config>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005dc6:	e015      	b.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dcc:	3328      	adds	r3, #40	@ 0x28
 8005dce:	2102      	movs	r1, #2
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f000 fe95 	bl	8006b00 <RCCEx_PLL3_Config>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005ddc:	e00a      	b.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005de4:	e006      	b.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005de6:	bf00      	nop
 8005de8:	e004      	b.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005dea:	bf00      	nop
 8005dec:	e002      	b.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005dee:	bf00      	nop
 8005df0:	e000      	b.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005df2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005df4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d10b      	bne.n	8005e14 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005dfc:	4ba1      	ldr	r3, [pc, #644]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005dfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e00:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005e04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e08:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005e0c:	4a9d      	ldr	r2, [pc, #628]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e0e:	430b      	orrs	r3, r1
 8005e10:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e12:	e003      	b.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e24:	f002 0308 	and.w	r3, r2, #8
 8005e28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005e32:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005e36:	460b      	mov	r3, r1
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	d01e      	beq.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e48:	d10c      	bne.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e4e:	3328      	adds	r3, #40	@ 0x28
 8005e50:	2102      	movs	r1, #2
 8005e52:	4618      	mov	r0, r3
 8005e54:	f000 fe54 	bl	8006b00 <RCCEx_PLL3_Config>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d002      	beq.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005e64:	4b87      	ldr	r3, [pc, #540]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e68:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e74:	4a83      	ldr	r2, [pc, #524]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005e76:	430b      	orrs	r3, r1
 8005e78:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e82:	f002 0310 	and.w	r3, r2, #16
 8005e86:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005e90:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8005e94:	460b      	mov	r3, r1
 8005e96:	4313      	orrs	r3, r2
 8005e98:	d01e      	beq.n	8005ed8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ea2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ea6:	d10c      	bne.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eac:	3328      	adds	r3, #40	@ 0x28
 8005eae:	2102      	movs	r1, #2
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f000 fe25 	bl	8006b00 <RCCEx_PLL3_Config>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d002      	beq.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005ec2:	4b70      	ldr	r3, [pc, #448]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ec6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ece:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ed2:	4a6c      	ldr	r2, [pc, #432]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ed4:	430b      	orrs	r3, r1
 8005ed6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005ed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005ee4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005ee8:	2300      	movs	r3, #0
 8005eea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005eee:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005ef2:	460b      	mov	r3, r1
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	d03e      	beq.n	8005f76 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005efc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005f00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f04:	d022      	beq.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005f06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f0a:	d81b      	bhi.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d003      	beq.n	8005f18 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005f10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f14:	d00b      	beq.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005f16:	e015      	b.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f1c:	3308      	adds	r3, #8
 8005f1e:	2100      	movs	r1, #0
 8005f20:	4618      	mov	r0, r3
 8005f22:	f000 fd3b 	bl	800699c <RCCEx_PLL2_Config>
 8005f26:	4603      	mov	r3, r0
 8005f28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005f2c:	e00f      	b.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f32:	3328      	adds	r3, #40	@ 0x28
 8005f34:	2102      	movs	r1, #2
 8005f36:	4618      	mov	r0, r3
 8005f38:	f000 fde2 	bl	8006b00 <RCCEx_PLL3_Config>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005f42:	e004      	b.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f4a:	e000      	b.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8005f4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d10b      	bne.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005f56:	4b4b      	ldr	r3, [pc, #300]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f5a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f62:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005f66:	4a47      	ldr	r2, [pc, #284]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005f68:	430b      	orrs	r3, r1
 8005f6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f6c:	e003      	b.n	8005f76 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005f76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f7e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005f82:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005f84:	2300      	movs	r3, #0
 8005f86:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005f88:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005f8c:	460b      	mov	r3, r1
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	d03b      	beq.n	800600a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f9a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005f9e:	d01f      	beq.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005fa0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005fa4:	d818      	bhi.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8005fa6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005faa:	d003      	beq.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005fac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005fb0:	d007      	beq.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8005fb2:	e011      	b.n	8005fd8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005fb4:	4b33      	ldr	r3, [pc, #204]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb8:	4a32      	ldr	r2, [pc, #200]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005fba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005fbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005fc0:	e00f      	b.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fc6:	3328      	adds	r3, #40	@ 0x28
 8005fc8:	2101      	movs	r1, #1
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f000 fd98 	bl	8006b00 <RCCEx_PLL3_Config>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005fd6:	e004      	b.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005fde:	e000      	b.n	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005fe0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d10b      	bne.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005fea:	4b26      	ldr	r3, [pc, #152]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005fec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fee:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ffa:	4a22      	ldr	r2, [pc, #136]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005ffc:	430b      	orrs	r3, r1
 8005ffe:	6553      	str	r3, [r2, #84]	@ 0x54
 8006000:	e003      	b.n	800600a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006002:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006006:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800600a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800600e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006012:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006016:	673b      	str	r3, [r7, #112]	@ 0x70
 8006018:	2300      	movs	r3, #0
 800601a:	677b      	str	r3, [r7, #116]	@ 0x74
 800601c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006020:	460b      	mov	r3, r1
 8006022:	4313      	orrs	r3, r2
 8006024:	d034      	beq.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800602a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800602c:	2b00      	cmp	r3, #0
 800602e:	d003      	beq.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006030:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006034:	d007      	beq.n	8006046 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8006036:	e011      	b.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006038:	4b12      	ldr	r3, [pc, #72]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800603a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800603c:	4a11      	ldr	r2, [pc, #68]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800603e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006042:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006044:	e00e      	b.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800604a:	3308      	adds	r3, #8
 800604c:	2102      	movs	r1, #2
 800604e:	4618      	mov	r0, r3
 8006050:	f000 fca4 	bl	800699c <RCCEx_PLL2_Config>
 8006054:	4603      	mov	r3, r0
 8006056:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800605a:	e003      	b.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006062:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006064:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006068:	2b00      	cmp	r3, #0
 800606a:	d10d      	bne.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800606c:	4b05      	ldr	r3, [pc, #20]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800606e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006070:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006074:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006078:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800607a:	4a02      	ldr	r2, [pc, #8]	@ (8006084 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800607c:	430b      	orrs	r3, r1
 800607e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006080:	e006      	b.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8006082:	bf00      	nop
 8006084:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006088:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800608c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006098:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800609c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800609e:	2300      	movs	r3, #0
 80060a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80060a2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80060a6:	460b      	mov	r3, r1
 80060a8:	4313      	orrs	r3, r2
 80060aa:	d00c      	beq.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80060ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060b0:	3328      	adds	r3, #40	@ 0x28
 80060b2:	2102      	movs	r1, #2
 80060b4:	4618      	mov	r0, r3
 80060b6:	f000 fd23 	bl	8006b00 <RCCEx_PLL3_Config>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d002      	beq.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80060c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060ce:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80060d2:	663b      	str	r3, [r7, #96]	@ 0x60
 80060d4:	2300      	movs	r3, #0
 80060d6:	667b      	str	r3, [r7, #100]	@ 0x64
 80060d8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80060dc:	460b      	mov	r3, r1
 80060de:	4313      	orrs	r3, r2
 80060e0:	d038      	beq.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80060e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060ee:	d018      	beq.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80060f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060f4:	d811      	bhi.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80060f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060fa:	d014      	beq.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80060fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006100:	d80b      	bhi.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006102:	2b00      	cmp	r3, #0
 8006104:	d011      	beq.n	800612a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8006106:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800610a:	d106      	bne.n	800611a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800610c:	4bc3      	ldr	r3, [pc, #780]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800610e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006110:	4ac2      	ldr	r2, [pc, #776]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006112:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006116:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006118:	e008      	b.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006120:	e004      	b.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006122:	bf00      	nop
 8006124:	e002      	b.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006126:	bf00      	nop
 8006128:	e000      	b.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800612a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800612c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006130:	2b00      	cmp	r3, #0
 8006132:	d10b      	bne.n	800614c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006134:	4bb9      	ldr	r3, [pc, #740]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006136:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006138:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800613c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006140:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006144:	4ab5      	ldr	r2, [pc, #724]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006146:	430b      	orrs	r3, r1
 8006148:	6553      	str	r3, [r2, #84]	@ 0x54
 800614a:	e003      	b.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800614c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006150:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800615c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006160:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006162:	2300      	movs	r3, #0
 8006164:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006166:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800616a:	460b      	mov	r3, r1
 800616c:	4313      	orrs	r3, r2
 800616e:	d009      	beq.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006170:	4baa      	ldr	r3, [pc, #680]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006172:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006174:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800617c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800617e:	4aa7      	ldr	r2, [pc, #668]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006180:	430b      	orrs	r3, r1
 8006182:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006190:	653b      	str	r3, [r7, #80]	@ 0x50
 8006192:	2300      	movs	r3, #0
 8006194:	657b      	str	r3, [r7, #84]	@ 0x54
 8006196:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800619a:	460b      	mov	r3, r1
 800619c:	4313      	orrs	r3, r2
 800619e:	d00a      	beq.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80061a0:	4b9e      	ldr	r3, [pc, #632]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061a2:	691b      	ldr	r3, [r3, #16]
 80061a4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80061a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ac:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80061b0:	4a9a      	ldr	r2, [pc, #616]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061b2:	430b      	orrs	r3, r1
 80061b4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80061b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061be:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80061c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061c4:	2300      	movs	r3, #0
 80061c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061c8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80061cc:	460b      	mov	r3, r1
 80061ce:	4313      	orrs	r3, r2
 80061d0:	d009      	beq.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80061d2:	4b92      	ldr	r3, [pc, #584]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061d6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80061da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061e0:	4a8e      	ldr	r2, [pc, #568]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80061e2:	430b      	orrs	r3, r1
 80061e4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80061e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ee:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80061f2:	643b      	str	r3, [r7, #64]	@ 0x40
 80061f4:	2300      	movs	r3, #0
 80061f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80061f8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80061fc:	460b      	mov	r3, r1
 80061fe:	4313      	orrs	r3, r2
 8006200:	d00e      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006202:	4b86      	ldr	r3, [pc, #536]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006204:	691b      	ldr	r3, [r3, #16]
 8006206:	4a85      	ldr	r2, [pc, #532]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006208:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800620c:	6113      	str	r3, [r2, #16]
 800620e:	4b83      	ldr	r3, [pc, #524]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006210:	6919      	ldr	r1, [r3, #16]
 8006212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006216:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800621a:	4a80      	ldr	r2, [pc, #512]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800621c:	430b      	orrs	r3, r1
 800621e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006228:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800622c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800622e:	2300      	movs	r3, #0
 8006230:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006232:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006236:	460b      	mov	r3, r1
 8006238:	4313      	orrs	r3, r2
 800623a:	d009      	beq.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800623c:	4b77      	ldr	r3, [pc, #476]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800623e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006240:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800624a:	4a74      	ldr	r2, [pc, #464]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800624c:	430b      	orrs	r3, r1
 800624e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006258:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800625c:	633b      	str	r3, [r7, #48]	@ 0x30
 800625e:	2300      	movs	r3, #0
 8006260:	637b      	str	r3, [r7, #52]	@ 0x34
 8006262:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006266:	460b      	mov	r3, r1
 8006268:	4313      	orrs	r3, r2
 800626a:	d00a      	beq.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800626c:	4b6b      	ldr	r3, [pc, #428]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800626e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006270:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006278:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800627c:	4a67      	ldr	r2, [pc, #412]	@ (800641c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800627e:	430b      	orrs	r3, r1
 8006280:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800628a:	2100      	movs	r1, #0
 800628c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800628e:	f003 0301 	and.w	r3, r3, #1
 8006292:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006294:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006298:	460b      	mov	r3, r1
 800629a:	4313      	orrs	r3, r2
 800629c:	d011      	beq.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800629e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062a2:	3308      	adds	r3, #8
 80062a4:	2100      	movs	r1, #0
 80062a6:	4618      	mov	r0, r3
 80062a8:	f000 fb78 	bl	800699c <RCCEx_PLL2_Config>
 80062ac:	4603      	mov	r3, r0
 80062ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80062b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d003      	beq.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80062c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ca:	2100      	movs	r1, #0
 80062cc:	6239      	str	r1, [r7, #32]
 80062ce:	f003 0302 	and.w	r3, r3, #2
 80062d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80062d4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80062d8:	460b      	mov	r3, r1
 80062da:	4313      	orrs	r3, r2
 80062dc:	d011      	beq.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80062de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062e2:	3308      	adds	r3, #8
 80062e4:	2101      	movs	r1, #1
 80062e6:	4618      	mov	r0, r3
 80062e8:	f000 fb58 	bl	800699c <RCCEx_PLL2_Config>
 80062ec:	4603      	mov	r3, r0
 80062ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80062f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d003      	beq.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800630a:	2100      	movs	r1, #0
 800630c:	61b9      	str	r1, [r7, #24]
 800630e:	f003 0304 	and.w	r3, r3, #4
 8006312:	61fb      	str	r3, [r7, #28]
 8006314:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006318:	460b      	mov	r3, r1
 800631a:	4313      	orrs	r3, r2
 800631c:	d011      	beq.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800631e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006322:	3308      	adds	r3, #8
 8006324:	2102      	movs	r1, #2
 8006326:	4618      	mov	r0, r3
 8006328:	f000 fb38 	bl	800699c <RCCEx_PLL2_Config>
 800632c:	4603      	mov	r3, r0
 800632e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006332:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006336:	2b00      	cmp	r3, #0
 8006338:	d003      	beq.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800633a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800633e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800634a:	2100      	movs	r1, #0
 800634c:	6139      	str	r1, [r7, #16]
 800634e:	f003 0308 	and.w	r3, r3, #8
 8006352:	617b      	str	r3, [r7, #20]
 8006354:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006358:	460b      	mov	r3, r1
 800635a:	4313      	orrs	r3, r2
 800635c:	d011      	beq.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800635e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006362:	3328      	adds	r3, #40	@ 0x28
 8006364:	2100      	movs	r1, #0
 8006366:	4618      	mov	r0, r3
 8006368:	f000 fbca 	bl	8006b00 <RCCEx_PLL3_Config>
 800636c:	4603      	mov	r3, r0
 800636e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8006372:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006376:	2b00      	cmp	r3, #0
 8006378:	d003      	beq.n	8006382 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800637a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800637e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800638a:	2100      	movs	r1, #0
 800638c:	60b9      	str	r1, [r7, #8]
 800638e:	f003 0310 	and.w	r3, r3, #16
 8006392:	60fb      	str	r3, [r7, #12]
 8006394:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006398:	460b      	mov	r3, r1
 800639a:	4313      	orrs	r3, r2
 800639c:	d011      	beq.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800639e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063a2:	3328      	adds	r3, #40	@ 0x28
 80063a4:	2101      	movs	r1, #1
 80063a6:	4618      	mov	r0, r3
 80063a8:	f000 fbaa 	bl	8006b00 <RCCEx_PLL3_Config>
 80063ac:	4603      	mov	r3, r0
 80063ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80063b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d003      	beq.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80063c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ca:	2100      	movs	r1, #0
 80063cc:	6039      	str	r1, [r7, #0]
 80063ce:	f003 0320 	and.w	r3, r3, #32
 80063d2:	607b      	str	r3, [r7, #4]
 80063d4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80063d8:	460b      	mov	r3, r1
 80063da:	4313      	orrs	r3, r2
 80063dc:	d011      	beq.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80063de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063e2:	3328      	adds	r3, #40	@ 0x28
 80063e4:	2102      	movs	r1, #2
 80063e6:	4618      	mov	r0, r3
 80063e8:	f000 fb8a 	bl	8006b00 <RCCEx_PLL3_Config>
 80063ec:	4603      	mov	r3, r0
 80063ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80063f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d003      	beq.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006402:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006406:	2b00      	cmp	r3, #0
 8006408:	d101      	bne.n	800640e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800640a:	2300      	movs	r3, #0
 800640c:	e000      	b.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
}
 8006410:	4618      	mov	r0, r3
 8006412:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006416:	46bd      	mov	sp, r7
 8006418:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800641c:	58024400 	.word	0x58024400

08006420 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006424:	f7fe fd54 	bl	8004ed0 <HAL_RCC_GetHCLKFreq>
 8006428:	4602      	mov	r2, r0
 800642a:	4b06      	ldr	r3, [pc, #24]	@ (8006444 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800642c:	6a1b      	ldr	r3, [r3, #32]
 800642e:	091b      	lsrs	r3, r3, #4
 8006430:	f003 0307 	and.w	r3, r3, #7
 8006434:	4904      	ldr	r1, [pc, #16]	@ (8006448 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006436:	5ccb      	ldrb	r3, [r1, r3]
 8006438:	f003 031f 	and.w	r3, r3, #31
 800643c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006440:	4618      	mov	r0, r3
 8006442:	bd80      	pop	{r7, pc}
 8006444:	58024400 	.word	0x58024400
 8006448:	08012138 	.word	0x08012138

0800644c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800644c:	b480      	push	{r7}
 800644e:	b089      	sub	sp, #36	@ 0x24
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006454:	4ba1      	ldr	r3, [pc, #644]	@ (80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006458:	f003 0303 	and.w	r3, r3, #3
 800645c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800645e:	4b9f      	ldr	r3, [pc, #636]	@ (80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006462:	0b1b      	lsrs	r3, r3, #12
 8006464:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006468:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800646a:	4b9c      	ldr	r3, [pc, #624]	@ (80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800646c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800646e:	091b      	lsrs	r3, r3, #4
 8006470:	f003 0301 	and.w	r3, r3, #1
 8006474:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006476:	4b99      	ldr	r3, [pc, #612]	@ (80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800647a:	08db      	lsrs	r3, r3, #3
 800647c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006480:	693a      	ldr	r2, [r7, #16]
 8006482:	fb02 f303 	mul.w	r3, r2, r3
 8006486:	ee07 3a90 	vmov	s15, r3
 800648a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800648e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	2b00      	cmp	r3, #0
 8006496:	f000 8111 	beq.w	80066bc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	2b02      	cmp	r3, #2
 800649e:	f000 8083 	beq.w	80065a8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	2b02      	cmp	r3, #2
 80064a6:	f200 80a1 	bhi.w	80065ec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d003      	beq.n	80064b8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80064b0:	69bb      	ldr	r3, [r7, #24]
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	d056      	beq.n	8006564 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80064b6:	e099      	b.n	80065ec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064b8:	4b88      	ldr	r3, [pc, #544]	@ (80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 0320 	and.w	r3, r3, #32
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d02d      	beq.n	8006520 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80064c4:	4b85      	ldr	r3, [pc, #532]	@ (80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	08db      	lsrs	r3, r3, #3
 80064ca:	f003 0303 	and.w	r3, r3, #3
 80064ce:	4a84      	ldr	r2, [pc, #528]	@ (80066e0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80064d0:	fa22 f303 	lsr.w	r3, r2, r3
 80064d4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	ee07 3a90 	vmov	s15, r3
 80064dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	ee07 3a90 	vmov	s15, r3
 80064e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064ee:	4b7b      	ldr	r3, [pc, #492]	@ (80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80064f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064f6:	ee07 3a90 	vmov	s15, r3
 80064fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006502:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80066e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006506:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800650a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800650e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006512:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800651a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800651e:	e087      	b.n	8006630 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	ee07 3a90 	vmov	s15, r3
 8006526:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800652a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80066e8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800652e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006532:	4b6a      	ldr	r3, [pc, #424]	@ (80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006536:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800653a:	ee07 3a90 	vmov	s15, r3
 800653e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006542:	ed97 6a03 	vldr	s12, [r7, #12]
 8006546:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80066e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800654a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800654e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006552:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006556:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800655a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800655e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006562:	e065      	b.n	8006630 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	ee07 3a90 	vmov	s15, r3
 800656a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800656e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80066ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006572:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006576:	4b59      	ldr	r3, [pc, #356]	@ (80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800657a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800657e:	ee07 3a90 	vmov	s15, r3
 8006582:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006586:	ed97 6a03 	vldr	s12, [r7, #12]
 800658a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80066e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800658e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006592:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006596:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800659a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800659e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065a6:	e043      	b.n	8006630 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	ee07 3a90 	vmov	s15, r3
 80065ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065b2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80066f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80065b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065ba:	4b48      	ldr	r3, [pc, #288]	@ (80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80065bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80065c2:	ee07 3a90 	vmov	s15, r3
 80065c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80065ce:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80066e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80065d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80065e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80065ea:	e021      	b.n	8006630 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	ee07 3a90 	vmov	s15, r3
 80065f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065f6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80066ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80065fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80065fe:	4b37      	ldr	r3, [pc, #220]	@ (80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006602:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006606:	ee07 3a90 	vmov	s15, r3
 800660a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800660e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006612:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80066e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006616:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800661a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800661e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006626:	ee67 7a27 	vmul.f32	s15, s14, s15
 800662a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800662e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006630:	4b2a      	ldr	r3, [pc, #168]	@ (80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006634:	0a5b      	lsrs	r3, r3, #9
 8006636:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800663a:	ee07 3a90 	vmov	s15, r3
 800663e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006642:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006646:	ee37 7a87 	vadd.f32	s14, s15, s14
 800664a:	edd7 6a07 	vldr	s13, [r7, #28]
 800664e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006652:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006656:	ee17 2a90 	vmov	r2, s15
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800665e:	4b1f      	ldr	r3, [pc, #124]	@ (80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006662:	0c1b      	lsrs	r3, r3, #16
 8006664:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006668:	ee07 3a90 	vmov	s15, r3
 800666c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006670:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006674:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006678:	edd7 6a07 	vldr	s13, [r7, #28]
 800667c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006680:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006684:	ee17 2a90 	vmov	r2, s15
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800668c:	4b13      	ldr	r3, [pc, #76]	@ (80066dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800668e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006690:	0e1b      	lsrs	r3, r3, #24
 8006692:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006696:	ee07 3a90 	vmov	s15, r3
 800669a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800669e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80066a6:	edd7 6a07 	vldr	s13, [r7, #28]
 80066aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066b2:	ee17 2a90 	vmov	r2, s15
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80066ba:	e008      	b.n	80066ce <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	609a      	str	r2, [r3, #8]
}
 80066ce:	bf00      	nop
 80066d0:	3724      	adds	r7, #36	@ 0x24
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr
 80066da:	bf00      	nop
 80066dc:	58024400 	.word	0x58024400
 80066e0:	03d09000 	.word	0x03d09000
 80066e4:	46000000 	.word	0x46000000
 80066e8:	4c742400 	.word	0x4c742400
 80066ec:	4a742400 	.word	0x4a742400
 80066f0:	4af42400 	.word	0x4af42400

080066f4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b089      	sub	sp, #36	@ 0x24
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80066fc:	4ba1      	ldr	r3, [pc, #644]	@ (8006984 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80066fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006700:	f003 0303 	and.w	r3, r3, #3
 8006704:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006706:	4b9f      	ldr	r3, [pc, #636]	@ (8006984 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006708:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800670a:	0d1b      	lsrs	r3, r3, #20
 800670c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006710:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006712:	4b9c      	ldr	r3, [pc, #624]	@ (8006984 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006716:	0a1b      	lsrs	r3, r3, #8
 8006718:	f003 0301 	and.w	r3, r3, #1
 800671c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800671e:	4b99      	ldr	r3, [pc, #612]	@ (8006984 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006722:	08db      	lsrs	r3, r3, #3
 8006724:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006728:	693a      	ldr	r2, [r7, #16]
 800672a:	fb02 f303 	mul.w	r3, r2, r3
 800672e:	ee07 3a90 	vmov	s15, r3
 8006732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006736:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	2b00      	cmp	r3, #0
 800673e:	f000 8111 	beq.w	8006964 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006742:	69bb      	ldr	r3, [r7, #24]
 8006744:	2b02      	cmp	r3, #2
 8006746:	f000 8083 	beq.w	8006850 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800674a:	69bb      	ldr	r3, [r7, #24]
 800674c:	2b02      	cmp	r3, #2
 800674e:	f200 80a1 	bhi.w	8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006752:	69bb      	ldr	r3, [r7, #24]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d003      	beq.n	8006760 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006758:	69bb      	ldr	r3, [r7, #24]
 800675a:	2b01      	cmp	r3, #1
 800675c:	d056      	beq.n	800680c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800675e:	e099      	b.n	8006894 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006760:	4b88      	ldr	r3, [pc, #544]	@ (8006984 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f003 0320 	and.w	r3, r3, #32
 8006768:	2b00      	cmp	r3, #0
 800676a:	d02d      	beq.n	80067c8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800676c:	4b85      	ldr	r3, [pc, #532]	@ (8006984 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	08db      	lsrs	r3, r3, #3
 8006772:	f003 0303 	and.w	r3, r3, #3
 8006776:	4a84      	ldr	r2, [pc, #528]	@ (8006988 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006778:	fa22 f303 	lsr.w	r3, r2, r3
 800677c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	ee07 3a90 	vmov	s15, r3
 8006784:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	ee07 3a90 	vmov	s15, r3
 800678e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006792:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006796:	4b7b      	ldr	r3, [pc, #492]	@ (8006984 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800679e:	ee07 3a90 	vmov	s15, r3
 80067a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80067aa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800698c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80067ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80067c6:	e087      	b.n	80068d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	ee07 3a90 	vmov	s15, r3
 80067ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067d2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006990 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80067d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067da:	4b6a      	ldr	r3, [pc, #424]	@ (8006984 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80067dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067e2:	ee07 3a90 	vmov	s15, r3
 80067e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80067ee:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800698c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80067f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006802:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006806:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800680a:	e065      	b.n	80068d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	ee07 3a90 	vmov	s15, r3
 8006812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006816:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006994 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800681a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800681e:	4b59      	ldr	r3, [pc, #356]	@ (8006984 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006822:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006826:	ee07 3a90 	vmov	s15, r3
 800682a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800682e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006832:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800698c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006836:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800683a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800683e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006842:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800684a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800684e:	e043      	b.n	80068d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	ee07 3a90 	vmov	s15, r3
 8006856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800685a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800685e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006862:	4b48      	ldr	r3, [pc, #288]	@ (8006984 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006866:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800686a:	ee07 3a90 	vmov	s15, r3
 800686e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006872:	ed97 6a03 	vldr	s12, [r7, #12]
 8006876:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800698c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800687a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800687e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006882:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006886:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800688a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800688e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006892:	e021      	b.n	80068d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	ee07 3a90 	vmov	s15, r3
 800689a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800689e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006994 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80068a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068a6:	4b37      	ldr	r3, [pc, #220]	@ (8006984 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068ae:	ee07 3a90 	vmov	s15, r3
 80068b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80068ba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800698c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80068be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80068d6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80068d8:	4b2a      	ldr	r3, [pc, #168]	@ (8006984 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80068da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068dc:	0a5b      	lsrs	r3, r3, #9
 80068de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068e2:	ee07 3a90 	vmov	s15, r3
 80068e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80068f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80068f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068fe:	ee17 2a90 	vmov	r2, s15
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006906:	4b1f      	ldr	r3, [pc, #124]	@ (8006984 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800690a:	0c1b      	lsrs	r3, r3, #16
 800690c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006910:	ee07 3a90 	vmov	s15, r3
 8006914:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006918:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800691c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006920:	edd7 6a07 	vldr	s13, [r7, #28]
 8006924:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006928:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800692c:	ee17 2a90 	vmov	r2, s15
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006934:	4b13      	ldr	r3, [pc, #76]	@ (8006984 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006938:	0e1b      	lsrs	r3, r3, #24
 800693a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800693e:	ee07 3a90 	vmov	s15, r3
 8006942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006946:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800694a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800694e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006952:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006956:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800695a:	ee17 2a90 	vmov	r2, s15
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006962:	e008      	b.n	8006976 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2200      	movs	r2, #0
 800696e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2200      	movs	r2, #0
 8006974:	609a      	str	r2, [r3, #8]
}
 8006976:	bf00      	nop
 8006978:	3724      	adds	r7, #36	@ 0x24
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr
 8006982:	bf00      	nop
 8006984:	58024400 	.word	0x58024400
 8006988:	03d09000 	.word	0x03d09000
 800698c:	46000000 	.word	0x46000000
 8006990:	4c742400 	.word	0x4c742400
 8006994:	4a742400 	.word	0x4a742400
 8006998:	4af42400 	.word	0x4af42400

0800699c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b084      	sub	sp, #16
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80069a6:	2300      	movs	r3, #0
 80069a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80069aa:	4b53      	ldr	r3, [pc, #332]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 80069ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069ae:	f003 0303 	and.w	r3, r3, #3
 80069b2:	2b03      	cmp	r3, #3
 80069b4:	d101      	bne.n	80069ba <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80069b6:	2301      	movs	r3, #1
 80069b8:	e099      	b.n	8006aee <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80069ba:	4b4f      	ldr	r3, [pc, #316]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a4e      	ldr	r2, [pc, #312]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 80069c0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80069c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069c6:	f7fc fa21 	bl	8002e0c <HAL_GetTick>
 80069ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80069cc:	e008      	b.n	80069e0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80069ce:	f7fc fa1d 	bl	8002e0c <HAL_GetTick>
 80069d2:	4602      	mov	r2, r0
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	1ad3      	subs	r3, r2, r3
 80069d8:	2b02      	cmp	r3, #2
 80069da:	d901      	bls.n	80069e0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80069dc:	2303      	movs	r3, #3
 80069de:	e086      	b.n	8006aee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80069e0:	4b45      	ldr	r3, [pc, #276]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d1f0      	bne.n	80069ce <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80069ec:	4b42      	ldr	r3, [pc, #264]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 80069ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069f0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	031b      	lsls	r3, r3, #12
 80069fa:	493f      	ldr	r1, [pc, #252]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 80069fc:	4313      	orrs	r3, r2
 80069fe:	628b      	str	r3, [r1, #40]	@ 0x28
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	3b01      	subs	r3, #1
 8006a06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	025b      	lsls	r3, r3, #9
 8006a12:	b29b      	uxth	r3, r3
 8006a14:	431a      	orrs	r2, r3
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	68db      	ldr	r3, [r3, #12]
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	041b      	lsls	r3, r3, #16
 8006a1e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006a22:	431a      	orrs	r2, r3
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	691b      	ldr	r3, [r3, #16]
 8006a28:	3b01      	subs	r3, #1
 8006a2a:	061b      	lsls	r3, r3, #24
 8006a2c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006a30:	4931      	ldr	r1, [pc, #196]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006a32:	4313      	orrs	r3, r2
 8006a34:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006a36:	4b30      	ldr	r3, [pc, #192]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a3a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	695b      	ldr	r3, [r3, #20]
 8006a42:	492d      	ldr	r1, [pc, #180]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006a44:	4313      	orrs	r3, r2
 8006a46:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006a48:	4b2b      	ldr	r3, [pc, #172]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a4c:	f023 0220 	bic.w	r2, r3, #32
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	699b      	ldr	r3, [r3, #24]
 8006a54:	4928      	ldr	r1, [pc, #160]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006a56:	4313      	orrs	r3, r2
 8006a58:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006a5a:	4b27      	ldr	r3, [pc, #156]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a5e:	4a26      	ldr	r2, [pc, #152]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006a60:	f023 0310 	bic.w	r3, r3, #16
 8006a64:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006a66:	4b24      	ldr	r3, [pc, #144]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006a68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a6a:	4b24      	ldr	r3, [pc, #144]	@ (8006afc <RCCEx_PLL2_Config+0x160>)
 8006a6c:	4013      	ands	r3, r2
 8006a6e:	687a      	ldr	r2, [r7, #4]
 8006a70:	69d2      	ldr	r2, [r2, #28]
 8006a72:	00d2      	lsls	r2, r2, #3
 8006a74:	4920      	ldr	r1, [pc, #128]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006a76:	4313      	orrs	r3, r2
 8006a78:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006a7a:	4b1f      	ldr	r3, [pc, #124]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a7e:	4a1e      	ldr	r2, [pc, #120]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006a80:	f043 0310 	orr.w	r3, r3, #16
 8006a84:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d106      	bne.n	8006a9a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006a8c:	4b1a      	ldr	r3, [pc, #104]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a90:	4a19      	ldr	r2, [pc, #100]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006a92:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006a96:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006a98:	e00f      	b.n	8006aba <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d106      	bne.n	8006aae <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006aa0:	4b15      	ldr	r3, [pc, #84]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aa4:	4a14      	ldr	r2, [pc, #80]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006aa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006aaa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006aac:	e005      	b.n	8006aba <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006aae:	4b12      	ldr	r3, [pc, #72]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ab2:	4a11      	ldr	r2, [pc, #68]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006ab4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006ab8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006aba:	4b0f      	ldr	r3, [pc, #60]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a0e      	ldr	r2, [pc, #56]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006ac0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006ac4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ac6:	f7fc f9a1 	bl	8002e0c <HAL_GetTick>
 8006aca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006acc:	e008      	b.n	8006ae0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006ace:	f7fc f99d 	bl	8002e0c <HAL_GetTick>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	1ad3      	subs	r3, r2, r3
 8006ad8:	2b02      	cmp	r3, #2
 8006ada:	d901      	bls.n	8006ae0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006adc:	2303      	movs	r3, #3
 8006ade:	e006      	b.n	8006aee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006ae0:	4b05      	ldr	r3, [pc, #20]	@ (8006af8 <RCCEx_PLL2_Config+0x15c>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d0f0      	beq.n	8006ace <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	3710      	adds	r7, #16
 8006af2:	46bd      	mov	sp, r7
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	58024400 	.word	0x58024400
 8006afc:	ffff0007 	.word	0xffff0007

08006b00 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b084      	sub	sp, #16
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
 8006b08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006b0e:	4b53      	ldr	r3, [pc, #332]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b12:	f003 0303 	and.w	r3, r3, #3
 8006b16:	2b03      	cmp	r3, #3
 8006b18:	d101      	bne.n	8006b1e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e099      	b.n	8006c52 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006b1e:	4b4f      	ldr	r3, [pc, #316]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a4e      	ldr	r2, [pc, #312]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006b24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b2a:	f7fc f96f 	bl	8002e0c <HAL_GetTick>
 8006b2e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006b30:	e008      	b.n	8006b44 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006b32:	f7fc f96b 	bl	8002e0c <HAL_GetTick>
 8006b36:	4602      	mov	r2, r0
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	1ad3      	subs	r3, r2, r3
 8006b3c:	2b02      	cmp	r3, #2
 8006b3e:	d901      	bls.n	8006b44 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006b40:	2303      	movs	r3, #3
 8006b42:	e086      	b.n	8006c52 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006b44:	4b45      	ldr	r3, [pc, #276]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1f0      	bne.n	8006b32 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006b50:	4b42      	ldr	r3, [pc, #264]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b54:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	051b      	lsls	r3, r3, #20
 8006b5e:	493f      	ldr	r1, [pc, #252]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006b60:	4313      	orrs	r3, r2
 8006b62:	628b      	str	r3, [r1, #40]	@ 0x28
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	3b01      	subs	r3, #1
 8006b6a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	689b      	ldr	r3, [r3, #8]
 8006b72:	3b01      	subs	r3, #1
 8006b74:	025b      	lsls	r3, r3, #9
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	431a      	orrs	r2, r3
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	68db      	ldr	r3, [r3, #12]
 8006b7e:	3b01      	subs	r3, #1
 8006b80:	041b      	lsls	r3, r3, #16
 8006b82:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006b86:	431a      	orrs	r2, r3
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	691b      	ldr	r3, [r3, #16]
 8006b8c:	3b01      	subs	r3, #1
 8006b8e:	061b      	lsls	r3, r3, #24
 8006b90:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006b94:	4931      	ldr	r1, [pc, #196]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006b96:	4313      	orrs	r3, r2
 8006b98:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006b9a:	4b30      	ldr	r3, [pc, #192]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b9e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	695b      	ldr	r3, [r3, #20]
 8006ba6:	492d      	ldr	r1, [pc, #180]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006bac:	4b2b      	ldr	r3, [pc, #172]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bb0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	699b      	ldr	r3, [r3, #24]
 8006bb8:	4928      	ldr	r1, [pc, #160]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006bbe:	4b27      	ldr	r3, [pc, #156]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc2:	4a26      	ldr	r2, [pc, #152]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006bc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006bca:	4b24      	ldr	r3, [pc, #144]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006bcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006bce:	4b24      	ldr	r3, [pc, #144]	@ (8006c60 <RCCEx_PLL3_Config+0x160>)
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	687a      	ldr	r2, [r7, #4]
 8006bd4:	69d2      	ldr	r2, [r2, #28]
 8006bd6:	00d2      	lsls	r2, r2, #3
 8006bd8:	4920      	ldr	r1, [pc, #128]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006bde:	4b1f      	ldr	r3, [pc, #124]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006be2:	4a1e      	ldr	r2, [pc, #120]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006be8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d106      	bne.n	8006bfe <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf4:	4a19      	ldr	r2, [pc, #100]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006bf6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006bfa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006bfc:	e00f      	b.n	8006c1e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d106      	bne.n	8006c12 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006c04:	4b15      	ldr	r3, [pc, #84]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c08:	4a14      	ldr	r2, [pc, #80]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006c0a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006c0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006c10:	e005      	b.n	8006c1e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006c12:	4b12      	ldr	r3, [pc, #72]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c16:	4a11      	ldr	r2, [pc, #68]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006c18:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006c1c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a0e      	ldr	r2, [pc, #56]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006c24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c28:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c2a:	f7fc f8ef 	bl	8002e0c <HAL_GetTick>
 8006c2e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006c30:	e008      	b.n	8006c44 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006c32:	f7fc f8eb 	bl	8002e0c <HAL_GetTick>
 8006c36:	4602      	mov	r2, r0
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	1ad3      	subs	r3, r2, r3
 8006c3c:	2b02      	cmp	r3, #2
 8006c3e:	d901      	bls.n	8006c44 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006c40:	2303      	movs	r3, #3
 8006c42:	e006      	b.n	8006c52 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006c44:	4b05      	ldr	r3, [pc, #20]	@ (8006c5c <RCCEx_PLL3_Config+0x15c>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d0f0      	beq.n	8006c32 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	3710      	adds	r7, #16
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}
 8006c5a:	bf00      	nop
 8006c5c:	58024400 	.word	0x58024400
 8006c60:	ffff0007 	.word	0xffff0007

08006c64 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b084      	sub	sp, #16
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d101      	bne.n	8006c76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006c72:	2301      	movs	r3, #1
 8006c74:	e158      	b.n	8006f28 <HAL_SPI_Init+0x2c4>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a5f      	ldr	r2, [pc, #380]	@ (8006e00 <HAL_SPI_Init+0x19c>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d00f      	beq.n	8006ca6 <HAL_SPI_Init+0x42>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a5e      	ldr	r2, [pc, #376]	@ (8006e04 <HAL_SPI_Init+0x1a0>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d00a      	beq.n	8006ca6 <HAL_SPI_Init+0x42>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a5c      	ldr	r2, [pc, #368]	@ (8006e08 <HAL_SPI_Init+0x1a4>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d005      	beq.n	8006ca6 <HAL_SPI_Init+0x42>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	68db      	ldr	r3, [r3, #12]
 8006c9e:	2b0f      	cmp	r3, #15
 8006ca0:	d901      	bls.n	8006ca6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8006ca2:	2301      	movs	r3, #1
 8006ca4:	e140      	b.n	8006f28 <HAL_SPI_Init+0x2c4>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f001 f8c0 	bl	8007e2c <SPI_GetPacketSize>
 8006cac:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a53      	ldr	r2, [pc, #332]	@ (8006e00 <HAL_SPI_Init+0x19c>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d00c      	beq.n	8006cd2 <HAL_SPI_Init+0x6e>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a51      	ldr	r2, [pc, #324]	@ (8006e04 <HAL_SPI_Init+0x1a0>)
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d007      	beq.n	8006cd2 <HAL_SPI_Init+0x6e>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a50      	ldr	r2, [pc, #320]	@ (8006e08 <HAL_SPI_Init+0x1a4>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d002      	beq.n	8006cd2 <HAL_SPI_Init+0x6e>
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2b08      	cmp	r3, #8
 8006cd0:	d811      	bhi.n	8006cf6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8006cd6:	4a4a      	ldr	r2, [pc, #296]	@ (8006e00 <HAL_SPI_Init+0x19c>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d009      	beq.n	8006cf0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a48      	ldr	r2, [pc, #288]	@ (8006e04 <HAL_SPI_Init+0x1a0>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d004      	beq.n	8006cf0 <HAL_SPI_Init+0x8c>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a47      	ldr	r2, [pc, #284]	@ (8006e08 <HAL_SPI_Init+0x1a4>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d104      	bne.n	8006cfa <HAL_SPI_Init+0x96>
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2b10      	cmp	r3, #16
 8006cf4:	d901      	bls.n	8006cfa <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e116      	b.n	8006f28 <HAL_SPI_Init+0x2c4>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d135      	bne.n	8006d72 <HAL_SPI_Init+0x10e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a3e      	ldr	r2, [pc, #248]	@ (8006e0c <HAL_SPI_Init+0x1a8>)
 8006d12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4a3d      	ldr	r2, [pc, #244]	@ (8006e10 <HAL_SPI_Init+0x1ac>)
 8006d1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4a3c      	ldr	r2, [pc, #240]	@ (8006e14 <HAL_SPI_Init+0x1b0>)
 8006d22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	4a3b      	ldr	r2, [pc, #236]	@ (8006e18 <HAL_SPI_Init+0x1b4>)
 8006d2a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a3a      	ldr	r2, [pc, #232]	@ (8006e1c <HAL_SPI_Init+0x1b8>)
 8006d32:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a39      	ldr	r2, [pc, #228]	@ (8006e20 <HAL_SPI_Init+0x1bc>)
 8006d3a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a38      	ldr	r2, [pc, #224]	@ (8006e24 <HAL_SPI_Init+0x1c0>)
 8006d42:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a37      	ldr	r2, [pc, #220]	@ (8006e28 <HAL_SPI_Init+0x1c4>)
 8006d4a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    hspi->SuspendCallback      = HAL_SPI_SuspendCallback;      /* Legacy weak SuspendCallback      */
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a36      	ldr	r2, [pc, #216]	@ (8006e2c <HAL_SPI_Init+0x1c8>)
 8006d52:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

    if (hspi->MspInitCallback == NULL)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d103      	bne.n	8006d68 <HAL_SPI_Init+0x104>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	4a33      	ldr	r2, [pc, #204]	@ (8006e30 <HAL_SPI_Init+0x1cc>)
 8006d64:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006d6e:	6878      	ldr	r0, [r7, #4]
 8006d70:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2202      	movs	r2, #2
 8006d76:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f022 0201 	bic.w	r2, r2, #1
 8006d88:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8006d94:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	699b      	ldr	r3, [r3, #24]
 8006d9a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006d9e:	d119      	bne.n	8006dd4 <HAL_SPI_Init+0x170>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006da8:	d103      	bne.n	8006db2 <HAL_SPI_Init+0x14e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d008      	beq.n	8006dc4 <HAL_SPI_Init+0x160>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d10c      	bne.n	8006dd4 <HAL_SPI_Init+0x170>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8006dbe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006dc2:	d107      	bne.n	8006dd4 <HAL_SPI_Init+0x170>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006dd2:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d029      	beq.n	8006e34 <HAL_SPI_Init+0x1d0>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	2b06      	cmp	r3, #6
 8006de6:	d925      	bls.n	8006e34 <HAL_SPI_Init+0x1d0>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	430a      	orrs	r2, r1
 8006dfc:	601a      	str	r2, [r3, #0]
 8006dfe:	e021      	b.n	8006e44 <HAL_SPI_Init+0x1e0>
 8006e00:	40013000 	.word	0x40013000
 8006e04:	40003800 	.word	0x40003800
 8006e08:	40003c00 	.word	0x40003c00
 8006e0c:	08007ba5 	.word	0x08007ba5
 8006e10:	08007bb9 	.word	0x08007bb9
 8006e14:	08007bcd 	.word	0x08007bcd
 8006e18:	08007be1 	.word	0x08007be1
 8006e1c:	08007bf5 	.word	0x08007bf5
 8006e20:	08007c09 	.word	0x08007c09
 8006e24:	08007c1d 	.word	0x08007c1d
 8006e28:	08007c31 	.word	0x08007c31
 8006e2c:	08007c45 	.word	0x08007c45
 8006e30:	080025ad 	.word	0x080025ad
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e42:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	69da      	ldr	r2, [r3, #28]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e4c:	431a      	orrs	r2, r3
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	431a      	orrs	r2, r3
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e56:	ea42 0103 	orr.w	r1, r2, r3
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	68da      	ldr	r2, [r3, #12]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	430a      	orrs	r2, r1
 8006e64:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e6e:	431a      	orrs	r2, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e74:	431a      	orrs	r2, r3
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	699b      	ldr	r3, [r3, #24]
 8006e7a:	431a      	orrs	r2, r3
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	691b      	ldr	r3, [r3, #16]
 8006e80:	431a      	orrs	r2, r3
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	695b      	ldr	r3, [r3, #20]
 8006e86:	431a      	orrs	r2, r3
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6a1b      	ldr	r3, [r3, #32]
 8006e8c:	431a      	orrs	r2, r3
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	431a      	orrs	r2, r3
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e98:	431a      	orrs	r2, r3
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	431a      	orrs	r2, r3
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ea4:	ea42 0103 	orr.w	r1, r2, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	430a      	orrs	r2, r1
 8006eb2:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d113      	bne.n	8006ee4 <HAL_SPI_Init+0x280>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ece:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006ee2:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f022 0201 	bic.w	r2, r2, #1
 8006ef2:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d00a      	beq.n	8006f16 <HAL_SPI_Init+0x2b2>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	68db      	ldr	r3, [r3, #12]
 8006f06:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	430a      	orrs	r2, r1
 8006f14:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2201      	movs	r2, #1
 8006f22:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8006f26:	2300      	movs	r3, #0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3710      	adds	r7, #16
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b088      	sub	sp, #32
 8006f34:	af02      	add	r7, sp, #8
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	603b      	str	r3, [r7, #0]
 8006f3c:	4613      	mov	r3, r2
 8006f3e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	3320      	adds	r3, #32
 8006f46:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f48:	f7fb ff60 	bl	8002e0c <HAL_GetTick>
 8006f4c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8006f54:	b2db      	uxtb	r3, r3
 8006f56:	2b01      	cmp	r3, #1
 8006f58:	d001      	beq.n	8006f5e <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8006f5a:	2302      	movs	r3, #2
 8006f5c:	e1d1      	b.n	8007302 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d002      	beq.n	8006f6a <HAL_SPI_Transmit+0x3a>
 8006f64:	88fb      	ldrh	r3, [r7, #6]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d101      	bne.n	8006f6e <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e1c9      	b.n	8007302 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d101      	bne.n	8006f7c <HAL_SPI_Transmit+0x4c>
 8006f78:	2302      	movs	r3, #2
 8006f7a:	e1c2      	b.n	8007302 <HAL_SPI_Transmit+0x3d2>
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	2203      	movs	r2, #3
 8006f88:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	68ba      	ldr	r2, [r7, #8]
 8006f98:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	88fa      	ldrh	r2, [r7, #6]
 8006f9e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	88fa      	ldrh	r2, [r7, #6]
 8006fa6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8006fd4:	d108      	bne.n	8006fe8 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006fe4:	601a      	str	r2, [r3, #0]
 8006fe6:	e009      	b.n	8006ffc <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	68db      	ldr	r3, [r3, #12]
 8006fee:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8006ffa:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	685a      	ldr	r2, [r3, #4]
 8007002:	4b96      	ldr	r3, [pc, #600]	@ (800725c <HAL_SPI_Transmit+0x32c>)
 8007004:	4013      	ands	r3, r2
 8007006:	88f9      	ldrh	r1, [r7, #6]
 8007008:	68fa      	ldr	r2, [r7, #12]
 800700a:	6812      	ldr	r2, [r2, #0]
 800700c:	430b      	orrs	r3, r1
 800700e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f042 0201 	orr.w	r2, r2, #1
 800701e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007028:	d107      	bne.n	800703a <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	681a      	ldr	r2, [r3, #0]
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007038:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	2b0f      	cmp	r3, #15
 8007040:	d947      	bls.n	80070d2 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8007042:	e03f      	b.n	80070c4 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	695b      	ldr	r3, [r3, #20]
 800704a:	f003 0302 	and.w	r3, r3, #2
 800704e:	2b02      	cmp	r3, #2
 8007050:	d114      	bne.n	800707c <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	6812      	ldr	r2, [r2, #0]
 800705c:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007062:	1d1a      	adds	r2, r3, #4
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800706e:	b29b      	uxth	r3, r3
 8007070:	3b01      	subs	r3, #1
 8007072:	b29a      	uxth	r2, r3
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800707a:	e023      	b.n	80070c4 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800707c:	f7fb fec6 	bl	8002e0c <HAL_GetTick>
 8007080:	4602      	mov	r2, r0
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	1ad3      	subs	r3, r2, r3
 8007086:	683a      	ldr	r2, [r7, #0]
 8007088:	429a      	cmp	r2, r3
 800708a:	d803      	bhi.n	8007094 <HAL_SPI_Transmit+0x164>
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007092:	d102      	bne.n	800709a <HAL_SPI_Transmit+0x16a>
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d114      	bne.n	80070c4 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800709a:	68f8      	ldr	r0, [r7, #12]
 800709c:	f000 fdf8 	bl	8007c90 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070a6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	2200      	movs	r2, #0
 80070bc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80070c0:	2303      	movs	r3, #3
 80070c2:	e11e      	b.n	8007302 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d1b9      	bne.n	8007044 <HAL_SPI_Transmit+0x114>
 80070d0:	e0f1      	b.n	80072b6 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	2b07      	cmp	r3, #7
 80070d8:	f240 80e6 	bls.w	80072a8 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80070dc:	e05d      	b.n	800719a <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	695b      	ldr	r3, [r3, #20]
 80070e4:	f003 0302 	and.w	r3, r3, #2
 80070e8:	2b02      	cmp	r3, #2
 80070ea:	d132      	bne.n	8007152 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	d918      	bls.n	800712a <HAL_SPI_Transmit+0x1fa>
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d014      	beq.n	800712a <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	6812      	ldr	r2, [r2, #0]
 800710a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007110:	1d1a      	adds	r2, r3, #4
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800711c:	b29b      	uxth	r3, r3
 800711e:	3b02      	subs	r3, #2
 8007120:	b29a      	uxth	r2, r3
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007128:	e037      	b.n	800719a <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800712e:	881a      	ldrh	r2, [r3, #0]
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007138:	1c9a      	adds	r2, r3, #2
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007144:	b29b      	uxth	r3, r3
 8007146:	3b01      	subs	r3, #1
 8007148:	b29a      	uxth	r2, r3
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007150:	e023      	b.n	800719a <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007152:	f7fb fe5b 	bl	8002e0c <HAL_GetTick>
 8007156:	4602      	mov	r2, r0
 8007158:	693b      	ldr	r3, [r7, #16]
 800715a:	1ad3      	subs	r3, r2, r3
 800715c:	683a      	ldr	r2, [r7, #0]
 800715e:	429a      	cmp	r2, r3
 8007160:	d803      	bhi.n	800716a <HAL_SPI_Transmit+0x23a>
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007168:	d102      	bne.n	8007170 <HAL_SPI_Transmit+0x240>
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d114      	bne.n	800719a <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007170:	68f8      	ldr	r0, [r7, #12]
 8007172:	f000 fd8d 	bl	8007c90 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800717c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2201      	movs	r2, #1
 800718a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2200      	movs	r2, #0
 8007192:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8007196:	2303      	movs	r3, #3
 8007198:	e0b3      	b.n	8007302 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80071a0:	b29b      	uxth	r3, r3
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d19b      	bne.n	80070de <HAL_SPI_Transmit+0x1ae>
 80071a6:	e086      	b.n	80072b6 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	695b      	ldr	r3, [r3, #20]
 80071ae:	f003 0302 	and.w	r3, r3, #2
 80071b2:	2b02      	cmp	r3, #2
 80071b4:	d154      	bne.n	8007260 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80071bc:	b29b      	uxth	r3, r3
 80071be:	2b03      	cmp	r3, #3
 80071c0:	d918      	bls.n	80071f4 <HAL_SPI_Transmit+0x2c4>
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071c6:	2b40      	cmp	r3, #64	@ 0x40
 80071c8:	d914      	bls.n	80071f4 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	6812      	ldr	r2, [r2, #0]
 80071d4:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071da:	1d1a      	adds	r2, r3, #4
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	3b04      	subs	r3, #4
 80071ea:	b29a      	uxth	r2, r3
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80071f2:	e059      	b.n	80072a8 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	2b01      	cmp	r3, #1
 80071fe:	d917      	bls.n	8007230 <HAL_SPI_Transmit+0x300>
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007204:	2b00      	cmp	r3, #0
 8007206:	d013      	beq.n	8007230 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800720c:	881a      	ldrh	r2, [r3, #0]
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007216:	1c9a      	adds	r2, r3, #2
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007222:	b29b      	uxth	r3, r3
 8007224:	3b02      	subs	r3, #2
 8007226:	b29a      	uxth	r2, r3
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800722e:	e03b      	b.n	80072a8 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	3320      	adds	r3, #32
 800723a:	7812      	ldrb	r2, [r2, #0]
 800723c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007242:	1c5a      	adds	r2, r3, #1
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800724e:	b29b      	uxth	r3, r3
 8007250:	3b01      	subs	r3, #1
 8007252:	b29a      	uxth	r2, r3
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800725a:	e025      	b.n	80072a8 <HAL_SPI_Transmit+0x378>
 800725c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007260:	f7fb fdd4 	bl	8002e0c <HAL_GetTick>
 8007264:	4602      	mov	r2, r0
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	1ad3      	subs	r3, r2, r3
 800726a:	683a      	ldr	r2, [r7, #0]
 800726c:	429a      	cmp	r2, r3
 800726e:	d803      	bhi.n	8007278 <HAL_SPI_Transmit+0x348>
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007276:	d102      	bne.n	800727e <HAL_SPI_Transmit+0x34e>
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d114      	bne.n	80072a8 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800727e:	68f8      	ldr	r0, [r7, #12]
 8007280:	f000 fd06 	bl	8007c90 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800728a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	2201      	movs	r2, #1
 8007298:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	2200      	movs	r2, #0
 80072a0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80072a4:	2303      	movs	r3, #3
 80072a6:	e02c      	b.n	8007302 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80072ae:	b29b      	uxth	r3, r3
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	f47f af79 	bne.w	80071a8 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	9300      	str	r3, [sp, #0]
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	2200      	movs	r2, #0
 80072be:	2108      	movs	r1, #8
 80072c0:	68f8      	ldr	r0, [r7, #12]
 80072c2:	f000 fd85 	bl	8007dd0 <SPI_WaitOnFlagUntilTimeout>
 80072c6:	4603      	mov	r3, r0
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d007      	beq.n	80072dc <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072d2:	f043 0220 	orr.w	r2, r3, #32
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80072dc:	68f8      	ldr	r0, [r7, #12]
 80072de:	f000 fcd7 	bl	8007c90 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2201      	movs	r2, #1
 80072e6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2200      	movs	r2, #0
 80072ee:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d001      	beq.n	8007300 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 80072fc:	2301      	movs	r3, #1
 80072fe:	e000      	b.n	8007302 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8007300:	2300      	movs	r3, #0
  }
}
 8007302:	4618      	mov	r0, r3
 8007304:	3718      	adds	r7, #24
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}
 800730a:	bf00      	nop

0800730c <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b088      	sub	sp, #32
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	603b      	str	r3, [r7, #0]
 8007318:	4613      	mov	r3, r2
 800731a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007320:	095b      	lsrs	r3, r3, #5
 8007322:	b29b      	uxth	r3, r3
 8007324:	3301      	adds	r3, #1
 8007326:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	3330      	adds	r3, #48	@ 0x30
 800732e:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007330:	f7fb fd6c 	bl	8002e0c <HAL_GetTick>
 8007334:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800733c:	b2db      	uxtb	r3, r3
 800733e:	2b01      	cmp	r3, #1
 8007340:	d001      	beq.n	8007346 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 8007342:	2302      	movs	r3, #2
 8007344:	e250      	b.n	80077e8 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d002      	beq.n	8007352 <HAL_SPI_Receive+0x46>
 800734c:	88fb      	ldrh	r3, [r7, #6]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d101      	bne.n	8007356 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e248      	b.n	80077e8 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800735c:	2b01      	cmp	r3, #1
 800735e:	d101      	bne.n	8007364 <HAL_SPI_Receive+0x58>
 8007360:	2302      	movs	r3, #2
 8007362:	e241      	b.n	80077e8 <HAL_SPI_Receive+0x4dc>
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2201      	movs	r2, #1
 8007368:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2204      	movs	r2, #4
 8007370:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	2200      	movs	r2, #0
 8007378:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	68ba      	ldr	r2, [r7, #8]
 8007380:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	88fa      	ldrh	r2, [r7, #6]
 8007386:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	88fa      	ldrh	r2, [r7, #6]
 800738e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2200      	movs	r2, #0
 8007396:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	2200      	movs	r2, #0
 800739c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2200      	movs	r2, #0
 80073a4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2200      	movs	r2, #0
 80073ac:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2200      	movs	r2, #0
 80073b2:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80073bc:	d108      	bne.n	80073d0 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80073cc:	601a      	str	r2, [r3, #0]
 80073ce:	e009      	b.n	80073e4 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80073e2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	685a      	ldr	r2, [r3, #4]
 80073ea:	4b95      	ldr	r3, [pc, #596]	@ (8007640 <HAL_SPI_Receive+0x334>)
 80073ec:	4013      	ands	r3, r2
 80073ee:	88f9      	ldrh	r1, [r7, #6]
 80073f0:	68fa      	ldr	r2, [r7, #12]
 80073f2:	6812      	ldr	r2, [r2, #0]
 80073f4:	430b      	orrs	r3, r1
 80073f6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f042 0201 	orr.w	r2, r2, #1
 8007406:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007410:	d107      	bne.n	8007422 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007420:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	2b0f      	cmp	r3, #15
 8007428:	d96c      	bls.n	8007504 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800742a:	e064      	b.n	80074f6 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	695b      	ldr	r3, [r3, #20]
 8007432:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	695b      	ldr	r3, [r3, #20]
 800743a:	f003 0301 	and.w	r3, r3, #1
 800743e:	2b01      	cmp	r3, #1
 8007440:	d114      	bne.n	800746c <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800744a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800744c:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007452:	1d1a      	adds	r2, r3, #4
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800745e:	b29b      	uxth	r3, r3
 8007460:	3b01      	subs	r3, #1
 8007462:	b29a      	uxth	r2, r3
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800746a:	e044      	b.n	80074f6 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007472:	b29b      	uxth	r3, r3
 8007474:	8bfa      	ldrh	r2, [r7, #30]
 8007476:	429a      	cmp	r2, r3
 8007478:	d919      	bls.n	80074ae <HAL_SPI_Receive+0x1a2>
 800747a:	693b      	ldr	r3, [r7, #16]
 800747c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007480:	2b00      	cmp	r3, #0
 8007482:	d014      	beq.n	80074ae <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681a      	ldr	r2, [r3, #0]
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800748c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800748e:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007494:	1d1a      	adds	r2, r3, #4
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	3b01      	subs	r3, #1
 80074a4:	b29a      	uxth	r2, r3
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80074ac:	e023      	b.n	80074f6 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80074ae:	f7fb fcad 	bl	8002e0c <HAL_GetTick>
 80074b2:	4602      	mov	r2, r0
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	1ad3      	subs	r3, r2, r3
 80074b8:	683a      	ldr	r2, [r7, #0]
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d803      	bhi.n	80074c6 <HAL_SPI_Receive+0x1ba>
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074c4:	d102      	bne.n	80074cc <HAL_SPI_Receive+0x1c0>
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d114      	bne.n	80074f6 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80074cc:	68f8      	ldr	r0, [r7, #12]
 80074ce:	f000 fbdf 	bl	8007c90 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80074d8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2201      	movs	r2, #1
 80074e6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2200      	movs	r2, #0
 80074ee:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e178      	b.n	80077e8 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80074fc:	b29b      	uxth	r3, r3
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d194      	bne.n	800742c <HAL_SPI_Receive+0x120>
 8007502:	e15e      	b.n	80077c2 <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	2b07      	cmp	r3, #7
 800750a:	f240 8153 	bls.w	80077b4 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800750e:	e08f      	b.n	8007630 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	695b      	ldr	r3, [r3, #20]
 8007516:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	695b      	ldr	r3, [r3, #20]
 800751e:	f003 0301 	and.w	r3, r3, #1
 8007522:	2b01      	cmp	r3, #1
 8007524:	d114      	bne.n	8007550 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800752a:	69ba      	ldr	r2, [r7, #24]
 800752c:	8812      	ldrh	r2, [r2, #0]
 800752e:	b292      	uxth	r2, r2
 8007530:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007536:	1c9a      	adds	r2, r3, #2
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007542:	b29b      	uxth	r3, r3
 8007544:	3b01      	subs	r3, #1
 8007546:	b29a      	uxth	r2, r3
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800754e:	e06f      	b.n	8007630 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007556:	b29b      	uxth	r3, r3
 8007558:	8bfa      	ldrh	r2, [r7, #30]
 800755a:	429a      	cmp	r2, r3
 800755c:	d924      	bls.n	80075a8 <HAL_SPI_Receive+0x29c>
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007564:	2b00      	cmp	r3, #0
 8007566:	d01f      	beq.n	80075a8 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800756c:	69ba      	ldr	r2, [r7, #24]
 800756e:	8812      	ldrh	r2, [r2, #0]
 8007570:	b292      	uxth	r2, r2
 8007572:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007578:	1c9a      	adds	r2, r3, #2
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007582:	69ba      	ldr	r2, [r7, #24]
 8007584:	8812      	ldrh	r2, [r2, #0]
 8007586:	b292      	uxth	r2, r2
 8007588:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800758e:	1c9a      	adds	r2, r3, #2
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800759a:	b29b      	uxth	r3, r3
 800759c:	3b02      	subs	r3, #2
 800759e:	b29a      	uxth	r2, r3
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80075a6:	e043      	b.n	8007630 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80075ae:	b29b      	uxth	r3, r3
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	d119      	bne.n	80075e8 <HAL_SPI_Receive+0x2dc>
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d014      	beq.n	80075e8 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075c2:	69ba      	ldr	r2, [r7, #24]
 80075c4:	8812      	ldrh	r2, [r2, #0]
 80075c6:	b292      	uxth	r2, r2
 80075c8:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075ce:	1c9a      	adds	r2, r3, #2
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80075da:	b29b      	uxth	r3, r3
 80075dc:	3b01      	subs	r3, #1
 80075de:	b29a      	uxth	r2, r3
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 80075e6:	e023      	b.n	8007630 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80075e8:	f7fb fc10 	bl	8002e0c <HAL_GetTick>
 80075ec:	4602      	mov	r2, r0
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	1ad3      	subs	r3, r2, r3
 80075f2:	683a      	ldr	r2, [r7, #0]
 80075f4:	429a      	cmp	r2, r3
 80075f6:	d803      	bhi.n	8007600 <HAL_SPI_Receive+0x2f4>
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075fe:	d102      	bne.n	8007606 <HAL_SPI_Receive+0x2fa>
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d114      	bne.n	8007630 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007606:	68f8      	ldr	r0, [r7, #12]
 8007608:	f000 fb42 	bl	8007c90 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007612:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2201      	movs	r2, #1
 8007620:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2200      	movs	r2, #0
 8007628:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800762c:	2303      	movs	r3, #3
 800762e:	e0db      	b.n	80077e8 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007636:	b29b      	uxth	r3, r3
 8007638:	2b00      	cmp	r3, #0
 800763a:	f47f af69 	bne.w	8007510 <HAL_SPI_Receive+0x204>
 800763e:	e0c0      	b.n	80077c2 <HAL_SPI_Receive+0x4b6>
 8007640:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	695b      	ldr	r3, [r3, #20]
 800764a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	695b      	ldr	r3, [r3, #20]
 8007652:	f003 0301 	and.w	r3, r3, #1
 8007656:	2b01      	cmp	r3, #1
 8007658:	d117      	bne.n	800768a <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007666:	7812      	ldrb	r2, [r2, #0]
 8007668:	b2d2      	uxtb	r2, r2
 800766a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007670:	1c5a      	adds	r2, r3, #1
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800767c:	b29b      	uxth	r3, r3
 800767e:	3b01      	subs	r3, #1
 8007680:	b29a      	uxth	r2, r3
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007688:	e094      	b.n	80077b4 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007690:	b29b      	uxth	r3, r3
 8007692:	8bfa      	ldrh	r2, [r7, #30]
 8007694:	429a      	cmp	r2, r3
 8007696:	d946      	bls.n	8007726 <HAL_SPI_Receive+0x41a>
 8007698:	693b      	ldr	r3, [r7, #16]
 800769a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d041      	beq.n	8007726 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076ae:	7812      	ldrb	r2, [r2, #0]
 80076b0:	b2d2      	uxtb	r2, r2
 80076b2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076b8:	1c5a      	adds	r2, r3, #1
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076ca:	7812      	ldrb	r2, [r2, #0]
 80076cc:	b2d2      	uxtb	r2, r2
 80076ce:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076d4:	1c5a      	adds	r2, r3, #1
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076e6:	7812      	ldrb	r2, [r2, #0]
 80076e8:	b2d2      	uxtb	r2, r2
 80076ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076f0:	1c5a      	adds	r2, r3, #1
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007702:	7812      	ldrb	r2, [r2, #0]
 8007704:	b2d2      	uxtb	r2, r2
 8007706:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800770c:	1c5a      	adds	r2, r3, #1
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8007718:	b29b      	uxth	r3, r3
 800771a:	3b04      	subs	r3, #4
 800771c:	b29a      	uxth	r2, r3
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8007724:	e046      	b.n	80077b4 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800772c:	b29b      	uxth	r3, r3
 800772e:	2b03      	cmp	r3, #3
 8007730:	d81c      	bhi.n	800776c <HAL_SPI_Receive+0x460>
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8007738:	2b00      	cmp	r3, #0
 800773a:	d017      	beq.n	800776c <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007748:	7812      	ldrb	r2, [r2, #0]
 800774a:	b2d2      	uxtb	r2, r2
 800774c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007752:	1c5a      	adds	r2, r3, #1
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800775e:	b29b      	uxth	r3, r3
 8007760:	3b01      	subs	r3, #1
 8007762:	b29a      	uxth	r2, r3
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800776a:	e023      	b.n	80077b4 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800776c:	f7fb fb4e 	bl	8002e0c <HAL_GetTick>
 8007770:	4602      	mov	r2, r0
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	1ad3      	subs	r3, r2, r3
 8007776:	683a      	ldr	r2, [r7, #0]
 8007778:	429a      	cmp	r2, r3
 800777a:	d803      	bhi.n	8007784 <HAL_SPI_Receive+0x478>
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007782:	d102      	bne.n	800778a <HAL_SPI_Receive+0x47e>
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d114      	bne.n	80077b4 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800778a:	68f8      	ldr	r0, [r7, #12]
 800778c:	f000 fa80 	bl	8007c90 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007796:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	2201      	movs	r2, #1
 80077a4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2200      	movs	r2, #0
 80077ac:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80077b0:	2303      	movs	r3, #3
 80077b2:	e019      	b.n	80077e8 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	2b00      	cmp	r3, #0
 80077be:	f47f af41 	bne.w	8007644 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80077c2:	68f8      	ldr	r0, [r7, #12]
 80077c4:	f000 fa64 	bl	8007c90 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2200      	movs	r2, #0
 80077d4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d001      	beq.n	80077e6 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	e000      	b.n	80077e8 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 80077e6:	2300      	movs	r3, #0
  }
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3720      	adds	r7, #32
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}

080077f0 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b08a      	sub	sp, #40	@ 0x28
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	691b      	ldr	r3, [r3, #16]
 80077fe:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	695b      	ldr	r3, [r3, #20]
 8007806:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8007808:	6a3a      	ldr	r2, [r7, #32]
 800780a:	69fb      	ldr	r3, [r7, #28]
 800780c:	4013      	ands	r3, r2
 800780e:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	689b      	ldr	r3, [r3, #8]
 8007816:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8007818:	2300      	movs	r3, #0
 800781a:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007822:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	3330      	adds	r3, #48	@ 0x30
 800782a:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800782c:	69fb      	ldr	r3, [r7, #28]
 800782e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007832:	2b00      	cmp	r3, #0
 8007834:	d012      	beq.n	800785c <HAL_SPI_IRQHandler+0x6c>
 8007836:	6a3b      	ldr	r3, [r7, #32]
 8007838:	f003 0308 	and.w	r3, r3, #8
 800783c:	2b00      	cmp	r3, #0
 800783e:	d00d      	beq.n	800785c <HAL_SPI_IRQHandler+0x6c>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	699a      	ldr	r2, [r3, #24]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800784e:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	4798      	blx	r3
#else
    HAL_SPI_SuspendCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800785a:	e19c      	b.n	8007b96 <HAL_SPI_IRQHandler+0x3a6>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800785c:	69bb      	ldr	r3, [r7, #24]
 800785e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007862:	2b00      	cmp	r3, #0
 8007864:	d113      	bne.n	800788e <HAL_SPI_IRQHandler+0x9e>
 8007866:	69bb      	ldr	r3, [r7, #24]
 8007868:	f003 0320 	and.w	r3, r3, #32
 800786c:	2b00      	cmp	r3, #0
 800786e:	d10e      	bne.n	800788e <HAL_SPI_IRQHandler+0x9e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8007870:	69bb      	ldr	r3, [r7, #24]
 8007872:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8007876:	2b00      	cmp	r3, #0
 8007878:	d009      	beq.n	800788e <HAL_SPI_IRQHandler+0x9e>
  {
    hspi->TxISR(hspi);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	4798      	blx	r3
    hspi->RxISR(hspi);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	4798      	blx	r3
    handled = 1UL;
 800788a:	2301      	movs	r3, #1
 800788c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800788e:	69bb      	ldr	r3, [r7, #24]
 8007890:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007894:	2b00      	cmp	r3, #0
 8007896:	d10f      	bne.n	80078b8 <HAL_SPI_IRQHandler+0xc8>
 8007898:	69bb      	ldr	r3, [r7, #24]
 800789a:	f003 0301 	and.w	r3, r3, #1
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d00a      	beq.n	80078b8 <HAL_SPI_IRQHandler+0xc8>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80078a2:	69bb      	ldr	r3, [r7, #24]
 80078a4:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d105      	bne.n	80078b8 <HAL_SPI_IRQHandler+0xc8>
  {
    hspi->RxISR(hspi);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	4798      	blx	r3
    handled = 1UL;
 80078b4:	2301      	movs	r3, #1
 80078b6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	f003 0320 	and.w	r3, r3, #32
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d10f      	bne.n	80078e2 <HAL_SPI_IRQHandler+0xf2>
 80078c2:	69bb      	ldr	r3, [r7, #24]
 80078c4:	f003 0302 	and.w	r3, r3, #2
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d00a      	beq.n	80078e2 <HAL_SPI_IRQHandler+0xf2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80078cc:	69bb      	ldr	r3, [r7, #24]
 80078ce:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d105      	bne.n	80078e2 <HAL_SPI_IRQHandler+0xf2>
  {
    hspi->TxISR(hspi);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	4798      	blx	r3
    handled = 1UL;
 80078de:	2301      	movs	r3, #1
 80078e0:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 80078e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	f040 8151 	bne.w	8007b8c <HAL_SPI_IRQHandler+0x39c>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 80078ea:	69bb      	ldr	r3, [r7, #24]
 80078ec:	f003 0308 	and.w	r3, r3, #8
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	f000 8093 	beq.w	8007a1c <HAL_SPI_IRQHandler+0x22c>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	699a      	ldr	r2, [r3, #24]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f042 0208 	orr.w	r2, r2, #8
 8007904:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	699a      	ldr	r2, [r3, #24]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	f042 0210 	orr.w	r2, r2, #16
 8007914:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	699a      	ldr	r2, [r3, #24]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007924:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	691a      	ldr	r2, [r3, #16]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f022 0208 	bic.w	r2, r2, #8
 8007934:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	689b      	ldr	r3, [r3, #8]
 800793c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007940:	2b00      	cmp	r3, #0
 8007942:	d13d      	bne.n	80079c0 <HAL_SPI_IRQHandler+0x1d0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8007944:	e036      	b.n	80079b4 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	68db      	ldr	r3, [r3, #12]
 800794a:	2b0f      	cmp	r3, #15
 800794c:	d90b      	bls.n	8007966 <HAL_SPI_IRQHandler+0x176>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007956:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007958:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800795e:	1d1a      	adds	r2, r3, #4
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	665a      	str	r2, [r3, #100]	@ 0x64
 8007964:	e01d      	b.n	80079a2 <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	68db      	ldr	r3, [r3, #12]
 800796a:	2b07      	cmp	r3, #7
 800796c:	d90b      	bls.n	8007986 <HAL_SPI_IRQHandler+0x196>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007972:	68fa      	ldr	r2, [r7, #12]
 8007974:	8812      	ldrh	r2, [r2, #0]
 8007976:	b292      	uxth	r2, r2
 8007978:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800797e:	1c9a      	adds	r2, r3, #2
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	665a      	str	r2, [r3, #100]	@ 0x64
 8007984:	e00d      	b.n	80079a2 <HAL_SPI_IRQHandler+0x1b2>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007992:	7812      	ldrb	r2, [r2, #0]
 8007994:	b2d2      	uxtb	r2, r2
 8007996:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800799c:	1c5a      	adds	r2, r3, #1
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	3b01      	subs	r3, #1
 80079ac:	b29a      	uxth	r2, r3
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d1c2      	bne.n	8007946 <HAL_SPI_IRQHandler+0x156>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 f965 	bl	8007c90 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2201      	movs	r2, #1
 80079ca:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d005      	beq.n	80079e4 <HAL_SPI_IRQHandler+0x1f4>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	4798      	blx	r3
#else
      HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80079e2:	e0d8      	b.n	8007b96 <HAL_SPI_IRQHandler+0x3a6>
    }

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 80079e4:	7cfb      	ldrb	r3, [r7, #19]
 80079e6:	2b05      	cmp	r3, #5
 80079e8:	d105      	bne.n	80079f6 <HAL_SPI_IRQHandler+0x206>
    {
      hspi->TxRxCpltCallback(hspi);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	4798      	blx	r3
    else
    {
      /* End of the appropriate call */
    }

    return;
 80079f4:	e0cc      	b.n	8007b90 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80079f6:	7cfb      	ldrb	r3, [r7, #19]
 80079f8:	2b04      	cmp	r3, #4
 80079fa:	d105      	bne.n	8007a08 <HAL_SPI_IRQHandler+0x218>
      hspi->RxCpltCallback(hspi);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	4798      	blx	r3
    return;
 8007a06:	e0c3      	b.n	8007b90 <HAL_SPI_IRQHandler+0x3a0>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8007a08:	7cfb      	ldrb	r3, [r7, #19]
 8007a0a:	2b03      	cmp	r3, #3
 8007a0c:	f040 80c0 	bne.w	8007b90 <HAL_SPI_IRQHandler+0x3a0>
      hspi->TxCpltCallback(hspi);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	4798      	blx	r3
    return;
 8007a1a:	e0b9      	b.n	8007b90 <HAL_SPI_IRQHandler+0x3a0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8007a1c:	69bb      	ldr	r3, [r7, #24]
 8007a1e:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	f000 80b7 	beq.w	8007b96 <HAL_SPI_IRQHandler+0x3a6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8007a28:	69bb      	ldr	r3, [r7, #24]
 8007a2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d00f      	beq.n	8007a52 <HAL_SPI_IRQHandler+0x262>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a38:	f043 0204 	orr.w	r2, r3, #4
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	699a      	ldr	r2, [r3, #24]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a50:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8007a52:	69bb      	ldr	r3, [r7, #24]
 8007a54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d00f      	beq.n	8007a7c <HAL_SPI_IRQHandler+0x28c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a62:	f043 0201 	orr.w	r2, r3, #1
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	699a      	ldr	r2, [r3, #24]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a7a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8007a7c:	69bb      	ldr	r3, [r7, #24]
 8007a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d00f      	beq.n	8007aa6 <HAL_SPI_IRQHandler+0x2b6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a8c:	f043 0208 	orr.w	r2, r3, #8
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	699a      	ldr	r2, [r3, #24]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007aa4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8007aa6:	69bb      	ldr	r3, [r7, #24]
 8007aa8:	f003 0320 	and.w	r3, r3, #32
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d00f      	beq.n	8007ad0 <HAL_SPI_IRQHandler+0x2e0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ab6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	699a      	ldr	r2, [r3, #24]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f042 0220 	orr.w	r2, r2, #32
 8007ace:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d05c      	beq.n	8007b94 <HAL_SPI_IRQHandler+0x3a4>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	681a      	ldr	r2, [r3, #0]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f022 0201 	bic.w	r2, r2, #1
 8007ae8:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	6919      	ldr	r1, [r3, #16]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	4b29      	ldr	r3, [pc, #164]	@ (8007b9c <HAL_SPI_IRQHandler+0x3ac>)
 8007af6:	400b      	ands	r3, r1
 8007af8:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007b00:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007b04:	d138      	bne.n	8007b78 <HAL_SPI_IRQHandler+0x388>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	689a      	ldr	r2, [r3, #8]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8007b14:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d013      	beq.n	8007b46 <HAL_SPI_IRQHandler+0x356>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b22:	4a1f      	ldr	r2, [pc, #124]	@ (8007ba0 <HAL_SPI_IRQHandler+0x3b0>)
 8007b24:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f7fb fdfc 	bl	8003728 <HAL_DMA_Abort_IT>
 8007b30:	4603      	mov	r3, r0
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d007      	beq.n	8007b46 <HAL_SPI_IRQHandler+0x356>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b3c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d022      	beq.n	8007b94 <HAL_SPI_IRQHandler+0x3a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b52:	4a13      	ldr	r2, [pc, #76]	@ (8007ba0 <HAL_SPI_IRQHandler+0x3b0>)
 8007b54:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f7fb fde4 	bl	8003728 <HAL_DMA_Abort_IT>
 8007b60:	4603      	mov	r3, r0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d016      	beq.n	8007b94 <HAL_SPI_IRQHandler+0x3a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007b6c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007b76:	e00d      	b.n	8007b94 <HAL_SPI_IRQHandler+0x3a4>
        hspi->State = HAL_SPI_STATE_READY;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        hspi->ErrorCallback(hspi);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	4798      	blx	r3
    return;
 8007b8a:	e003      	b.n	8007b94 <HAL_SPI_IRQHandler+0x3a4>
    return;
 8007b8c:	bf00      	nop
 8007b8e:	e002      	b.n	8007b96 <HAL_SPI_IRQHandler+0x3a6>
    return;
 8007b90:	bf00      	nop
 8007b92:	e000      	b.n	8007b96 <HAL_SPI_IRQHandler+0x3a6>
    return;
 8007b94:	bf00      	nop
  }
}
 8007b96:	3728      	adds	r7, #40	@ 0x28
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}
 8007b9c:	fffffc94 	.word	0xfffffc94
 8007ba0:	08007c59 	.word	0x08007c59

08007ba4 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8007bac:	bf00      	nop
 8007bae:	370c      	adds	r7, #12
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr

08007bb8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b083      	sub	sp, #12
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8007bc0:	bf00      	nop
 8007bc2:	370c      	adds	r7, #12
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr

08007bcc <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b083      	sub	sp, #12
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8007bd4:	bf00      	nop
 8007bd6:	370c      	adds	r7, #12
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr

08007be0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007be0:	b480      	push	{r7}
 8007be2:	b083      	sub	sp, #12
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007be8:	bf00      	nop
 8007bea:	370c      	adds	r7, #12
 8007bec:	46bd      	mov	sp, r7
 8007bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf2:	4770      	bx	lr

08007bf4 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b083      	sub	sp, #12
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8007bfc:	bf00      	nop
 8007bfe:	370c      	adds	r7, #12
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr

08007c08 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b083      	sub	sp, #12
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8007c10:	bf00      	nop
 8007c12:	370c      	adds	r7, #12
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr

08007c1c <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b083      	sub	sp, #12
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007c24:	bf00      	nop
 8007c26:	370c      	adds	r7, #12
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr

08007c30 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8007c38:	bf00      	nop
 8007c3a:	370c      	adds	r7, #12
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8007c44:	b480      	push	{r7}
 8007c46:	b083      	sub	sp, #12
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8007c4c:	bf00      	nop
 8007c4e:	370c      	adds	r7, #12
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr

08007c58 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b084      	sub	sp, #16
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c64:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2200      	movs	r2, #0
 8007c72:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	2201      	movs	r2, #1
 8007c7a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007c84:	68f8      	ldr	r0, [r7, #12]
 8007c86:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007c88:	bf00      	nop
 8007c8a:	3710      	adds	r7, #16
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b085      	sub	sp, #20
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	695b      	ldr	r3, [r3, #20]
 8007c9e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	699a      	ldr	r2, [r3, #24]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f042 0208 	orr.w	r2, r2, #8
 8007cae:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	699a      	ldr	r2, [r3, #24]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f042 0210 	orr.w	r2, r2, #16
 8007cbe:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f022 0201 	bic.w	r2, r2, #1
 8007cce:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	6919      	ldr	r1, [r3, #16]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681a      	ldr	r2, [r3, #0]
 8007cda:	4b3c      	ldr	r3, [pc, #240]	@ (8007dcc <SPI_CloseTransfer+0x13c>)
 8007cdc:	400b      	ands	r3, r1
 8007cde:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	689a      	ldr	r2, [r3, #8]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8007cee:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	2b04      	cmp	r3, #4
 8007cfa:	d014      	beq.n	8007d26 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f003 0320 	and.w	r3, r3, #32
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d00f      	beq.n	8007d26 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d0c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	699a      	ldr	r2, [r3, #24]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f042 0220 	orr.w	r2, r2, #32
 8007d24:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007d2c:	b2db      	uxtb	r3, r3
 8007d2e:	2b03      	cmp	r3, #3
 8007d30:	d014      	beq.n	8007d5c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d00f      	beq.n	8007d5c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d42:	f043 0204 	orr.w	r2, r3, #4
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	699a      	ldr	r2, [r3, #24]
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d5a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d00f      	beq.n	8007d86 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d6c:	f043 0201 	orr.w	r2, r3, #1
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	699a      	ldr	r2, [r3, #24]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d84:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d00f      	beq.n	8007db0 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d96:	f043 0208 	orr.w	r2, r3, #8
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	699a      	ldr	r2, [r3, #24]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007dae:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2200      	movs	r2, #0
 8007db4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8007dc0:	bf00      	nop
 8007dc2:	3714      	adds	r7, #20
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr
 8007dcc:	fffffc90 	.word	0xfffffc90

08007dd0 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b084      	sub	sp, #16
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	60f8      	str	r0, [r7, #12]
 8007dd8:	60b9      	str	r1, [r7, #8]
 8007dda:	603b      	str	r3, [r7, #0]
 8007ddc:	4613      	mov	r3, r2
 8007dde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007de0:	e010      	b.n	8007e04 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007de2:	f7fb f813 	bl	8002e0c <HAL_GetTick>
 8007de6:	4602      	mov	r2, r0
 8007de8:	69bb      	ldr	r3, [r7, #24]
 8007dea:	1ad3      	subs	r3, r2, r3
 8007dec:	683a      	ldr	r2, [r7, #0]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d803      	bhi.n	8007dfa <SPI_WaitOnFlagUntilTimeout+0x2a>
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007df8:	d102      	bne.n	8007e00 <SPI_WaitOnFlagUntilTimeout+0x30>
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d101      	bne.n	8007e04 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8007e00:	2303      	movs	r3, #3
 8007e02:	e00f      	b.n	8007e24 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	695a      	ldr	r2, [r3, #20]
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	4013      	ands	r3, r2
 8007e0e:	68ba      	ldr	r2, [r7, #8]
 8007e10:	429a      	cmp	r2, r3
 8007e12:	bf0c      	ite	eq
 8007e14:	2301      	moveq	r3, #1
 8007e16:	2300      	movne	r3, #0
 8007e18:	b2db      	uxtb	r3, r3
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	79fb      	ldrb	r3, [r7, #7]
 8007e1e:	429a      	cmp	r2, r3
 8007e20:	d0df      	beq.n	8007de2 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8007e22:	2300      	movs	r3, #0
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3710      	adds	r7, #16
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b085      	sub	sp, #20
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e38:	095b      	lsrs	r3, r3, #5
 8007e3a:	3301      	adds	r3, #1
 8007e3c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	68db      	ldr	r3, [r3, #12]
 8007e42:	3301      	adds	r3, #1
 8007e44:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	3307      	adds	r3, #7
 8007e4a:	08db      	lsrs	r3, r3, #3
 8007e4c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	68fa      	ldr	r2, [r7, #12]
 8007e52:	fb02 f303 	mul.w	r3, r2, r3
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	3714      	adds	r7, #20
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e60:	4770      	bx	lr

08007e62 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e62:	b580      	push	{r7, lr}
 8007e64:	b082      	sub	sp, #8
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d101      	bne.n	8007e74 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e70:	2301      	movs	r3, #1
 8007e72:	e049      	b.n	8007f08 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e7a:	b2db      	uxtb	r3, r3
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d106      	bne.n	8007e8e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f000 f841 	bl	8007f10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2202      	movs	r2, #2
 8007e92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681a      	ldr	r2, [r3, #0]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	3304      	adds	r3, #4
 8007e9e:	4619      	mov	r1, r3
 8007ea0:	4610      	mov	r0, r2
 8007ea2:	f000 f9e7 	bl	8008274 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2201      	movs	r2, #1
 8007eaa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2201      	movs	r2, #1
 8007eba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2201      	movs	r2, #1
 8007ec2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2201      	movs	r2, #1
 8007eca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2201      	movs	r2, #1
 8007ed2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2201      	movs	r2, #1
 8007eda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2201      	movs	r2, #1
 8007eea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2201      	movs	r2, #1
 8007ef2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2201      	movs	r2, #1
 8007efa:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2201      	movs	r2, #1
 8007f02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007f06:	2300      	movs	r3, #0
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3708      	adds	r7, #8
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007f10:	b480      	push	{r7}
 8007f12:	b083      	sub	sp, #12
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007f18:	bf00      	nop
 8007f1a:	370c      	adds	r7, #12
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr

08007f24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b085      	sub	sp, #20
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f32:	b2db      	uxtb	r3, r3
 8007f34:	2b01      	cmp	r3, #1
 8007f36:	d001      	beq.n	8007f3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007f38:	2301      	movs	r3, #1
 8007f3a:	e054      	b.n	8007fe6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2202      	movs	r2, #2
 8007f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	68da      	ldr	r2, [r3, #12]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f042 0201 	orr.w	r2, r2, #1
 8007f52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a26      	ldr	r2, [pc, #152]	@ (8007ff4 <HAL_TIM_Base_Start_IT+0xd0>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d022      	beq.n	8007fa4 <HAL_TIM_Base_Start_IT+0x80>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f66:	d01d      	beq.n	8007fa4 <HAL_TIM_Base_Start_IT+0x80>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a22      	ldr	r2, [pc, #136]	@ (8007ff8 <HAL_TIM_Base_Start_IT+0xd4>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d018      	beq.n	8007fa4 <HAL_TIM_Base_Start_IT+0x80>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	4a21      	ldr	r2, [pc, #132]	@ (8007ffc <HAL_TIM_Base_Start_IT+0xd8>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d013      	beq.n	8007fa4 <HAL_TIM_Base_Start_IT+0x80>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a1f      	ldr	r2, [pc, #124]	@ (8008000 <HAL_TIM_Base_Start_IT+0xdc>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d00e      	beq.n	8007fa4 <HAL_TIM_Base_Start_IT+0x80>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a1e      	ldr	r2, [pc, #120]	@ (8008004 <HAL_TIM_Base_Start_IT+0xe0>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d009      	beq.n	8007fa4 <HAL_TIM_Base_Start_IT+0x80>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a1c      	ldr	r2, [pc, #112]	@ (8008008 <HAL_TIM_Base_Start_IT+0xe4>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d004      	beq.n	8007fa4 <HAL_TIM_Base_Start_IT+0x80>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a1b      	ldr	r2, [pc, #108]	@ (800800c <HAL_TIM_Base_Start_IT+0xe8>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d115      	bne.n	8007fd0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	689a      	ldr	r2, [r3, #8]
 8007faa:	4b19      	ldr	r3, [pc, #100]	@ (8008010 <HAL_TIM_Base_Start_IT+0xec>)
 8007fac:	4013      	ands	r3, r2
 8007fae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2b06      	cmp	r3, #6
 8007fb4:	d015      	beq.n	8007fe2 <HAL_TIM_Base_Start_IT+0xbe>
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fbc:	d011      	beq.n	8007fe2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	681a      	ldr	r2, [r3, #0]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f042 0201 	orr.w	r2, r2, #1
 8007fcc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fce:	e008      	b.n	8007fe2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	681a      	ldr	r2, [r3, #0]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f042 0201 	orr.w	r2, r2, #1
 8007fde:	601a      	str	r2, [r3, #0]
 8007fe0:	e000      	b.n	8007fe4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fe2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007fe4:	2300      	movs	r3, #0
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3714      	adds	r7, #20
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr
 8007ff2:	bf00      	nop
 8007ff4:	40010000 	.word	0x40010000
 8007ff8:	40000400 	.word	0x40000400
 8007ffc:	40000800 	.word	0x40000800
 8008000:	40000c00 	.word	0x40000c00
 8008004:	40010400 	.word	0x40010400
 8008008:	40001800 	.word	0x40001800
 800800c:	40014000 	.word	0x40014000
 8008010:	00010007 	.word	0x00010007

08008014 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b084      	sub	sp, #16
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	68db      	ldr	r3, [r3, #12]
 8008022:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	691b      	ldr	r3, [r3, #16]
 800802a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	f003 0302 	and.w	r3, r3, #2
 8008032:	2b00      	cmp	r3, #0
 8008034:	d020      	beq.n	8008078 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	f003 0302 	and.w	r3, r3, #2
 800803c:	2b00      	cmp	r3, #0
 800803e:	d01b      	beq.n	8008078 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f06f 0202 	mvn.w	r2, #2
 8008048:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2201      	movs	r2, #1
 800804e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	699b      	ldr	r3, [r3, #24]
 8008056:	f003 0303 	and.w	r3, r3, #3
 800805a:	2b00      	cmp	r3, #0
 800805c:	d003      	beq.n	8008066 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f000 f8e9 	bl	8008236 <HAL_TIM_IC_CaptureCallback>
 8008064:	e005      	b.n	8008072 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f000 f8db 	bl	8008222 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f000 f8ec 	bl	800824a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	f003 0304 	and.w	r3, r3, #4
 800807e:	2b00      	cmp	r3, #0
 8008080:	d020      	beq.n	80080c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f003 0304 	and.w	r3, r3, #4
 8008088:	2b00      	cmp	r3, #0
 800808a:	d01b      	beq.n	80080c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f06f 0204 	mvn.w	r2, #4
 8008094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2202      	movs	r2, #2
 800809a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	699b      	ldr	r3, [r3, #24]
 80080a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d003      	beq.n	80080b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f000 f8c3 	bl	8008236 <HAL_TIM_IC_CaptureCallback>
 80080b0:	e005      	b.n	80080be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 f8b5 	bl	8008222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 f8c6 	bl	800824a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2200      	movs	r2, #0
 80080c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	f003 0308 	and.w	r3, r3, #8
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d020      	beq.n	8008110 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	f003 0308 	and.w	r3, r3, #8
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d01b      	beq.n	8008110 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f06f 0208 	mvn.w	r2, #8
 80080e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2204      	movs	r2, #4
 80080e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	69db      	ldr	r3, [r3, #28]
 80080ee:	f003 0303 	and.w	r3, r3, #3
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d003      	beq.n	80080fe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f000 f89d 	bl	8008236 <HAL_TIM_IC_CaptureCallback>
 80080fc:	e005      	b.n	800810a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f000 f88f 	bl	8008222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f000 f8a0 	bl	800824a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2200      	movs	r2, #0
 800810e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	f003 0310 	and.w	r3, r3, #16
 8008116:	2b00      	cmp	r3, #0
 8008118:	d020      	beq.n	800815c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	f003 0310 	and.w	r3, r3, #16
 8008120:	2b00      	cmp	r3, #0
 8008122:	d01b      	beq.n	800815c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f06f 0210 	mvn.w	r2, #16
 800812c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2208      	movs	r2, #8
 8008132:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	69db      	ldr	r3, [r3, #28]
 800813a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800813e:	2b00      	cmp	r3, #0
 8008140:	d003      	beq.n	800814a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 f877 	bl	8008236 <HAL_TIM_IC_CaptureCallback>
 8008148:	e005      	b.n	8008156 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 f869 	bl	8008222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f000 f87a 	bl	800824a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	2200      	movs	r2, #0
 800815a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	f003 0301 	and.w	r3, r3, #1
 8008162:	2b00      	cmp	r3, #0
 8008164:	d00c      	beq.n	8008180 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	f003 0301 	and.w	r3, r3, #1
 800816c:	2b00      	cmp	r3, #0
 800816e:	d007      	beq.n	8008180 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f06f 0201 	mvn.w	r2, #1
 8008178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800817a:	6878      	ldr	r0, [r7, #4]
 800817c:	f7fa f9d8 	bl	8002530 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008186:	2b00      	cmp	r3, #0
 8008188:	d104      	bne.n	8008194 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008190:	2b00      	cmp	r3, #0
 8008192:	d00c      	beq.n	80081ae <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800819a:	2b00      	cmp	r3, #0
 800819c:	d007      	beq.n	80081ae <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80081a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f000 f90d 	bl	80083c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d00c      	beq.n	80081d2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d007      	beq.n	80081d2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80081ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f000 f905 	bl	80083dc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d00c      	beq.n	80081f6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d007      	beq.n	80081f6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80081ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f000 f834 	bl	800825e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	f003 0320 	and.w	r3, r3, #32
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d00c      	beq.n	800821a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	f003 0320 	and.w	r3, r3, #32
 8008206:	2b00      	cmp	r3, #0
 8008208:	d007      	beq.n	800821a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f06f 0220 	mvn.w	r2, #32
 8008212:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f000 f8cd 	bl	80083b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800821a:	bf00      	nop
 800821c:	3710      	adds	r7, #16
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}

08008222 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008222:	b480      	push	{r7}
 8008224:	b083      	sub	sp, #12
 8008226:	af00      	add	r7, sp, #0
 8008228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800822a:	bf00      	nop
 800822c:	370c      	adds	r7, #12
 800822e:	46bd      	mov	sp, r7
 8008230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008234:	4770      	bx	lr

08008236 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008236:	b480      	push	{r7}
 8008238:	b083      	sub	sp, #12
 800823a:	af00      	add	r7, sp, #0
 800823c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800823e:	bf00      	nop
 8008240:	370c      	adds	r7, #12
 8008242:	46bd      	mov	sp, r7
 8008244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008248:	4770      	bx	lr

0800824a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800824a:	b480      	push	{r7}
 800824c:	b083      	sub	sp, #12
 800824e:	af00      	add	r7, sp, #0
 8008250:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008252:	bf00      	nop
 8008254:	370c      	adds	r7, #12
 8008256:	46bd      	mov	sp, r7
 8008258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825c:	4770      	bx	lr

0800825e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800825e:	b480      	push	{r7}
 8008260:	b083      	sub	sp, #12
 8008262:	af00      	add	r7, sp, #0
 8008264:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008266:	bf00      	nop
 8008268:	370c      	adds	r7, #12
 800826a:	46bd      	mov	sp, r7
 800826c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008270:	4770      	bx	lr
	...

08008274 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008274:	b480      	push	{r7}
 8008276:	b085      	sub	sp, #20
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
 800827c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	4a43      	ldr	r2, [pc, #268]	@ (8008394 <TIM_Base_SetConfig+0x120>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d013      	beq.n	80082b4 <TIM_Base_SetConfig+0x40>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008292:	d00f      	beq.n	80082b4 <TIM_Base_SetConfig+0x40>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	4a40      	ldr	r2, [pc, #256]	@ (8008398 <TIM_Base_SetConfig+0x124>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d00b      	beq.n	80082b4 <TIM_Base_SetConfig+0x40>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	4a3f      	ldr	r2, [pc, #252]	@ (800839c <TIM_Base_SetConfig+0x128>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d007      	beq.n	80082b4 <TIM_Base_SetConfig+0x40>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	4a3e      	ldr	r2, [pc, #248]	@ (80083a0 <TIM_Base_SetConfig+0x12c>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d003      	beq.n	80082b4 <TIM_Base_SetConfig+0x40>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	4a3d      	ldr	r2, [pc, #244]	@ (80083a4 <TIM_Base_SetConfig+0x130>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d108      	bne.n	80082c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	685b      	ldr	r3, [r3, #4]
 80082c0:	68fa      	ldr	r2, [r7, #12]
 80082c2:	4313      	orrs	r3, r2
 80082c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	4a32      	ldr	r2, [pc, #200]	@ (8008394 <TIM_Base_SetConfig+0x120>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d01f      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082d4:	d01b      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	4a2f      	ldr	r2, [pc, #188]	@ (8008398 <TIM_Base_SetConfig+0x124>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d017      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	4a2e      	ldr	r2, [pc, #184]	@ (800839c <TIM_Base_SetConfig+0x128>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d013      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	4a2d      	ldr	r2, [pc, #180]	@ (80083a0 <TIM_Base_SetConfig+0x12c>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d00f      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	4a2c      	ldr	r2, [pc, #176]	@ (80083a4 <TIM_Base_SetConfig+0x130>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d00b      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	4a2b      	ldr	r2, [pc, #172]	@ (80083a8 <TIM_Base_SetConfig+0x134>)
 80082fa:	4293      	cmp	r3, r2
 80082fc:	d007      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	4a2a      	ldr	r2, [pc, #168]	@ (80083ac <TIM_Base_SetConfig+0x138>)
 8008302:	4293      	cmp	r3, r2
 8008304:	d003      	beq.n	800830e <TIM_Base_SetConfig+0x9a>
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	4a29      	ldr	r2, [pc, #164]	@ (80083b0 <TIM_Base_SetConfig+0x13c>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d108      	bne.n	8008320 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008314:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	68fa      	ldr	r2, [r7, #12]
 800831c:	4313      	orrs	r3, r2
 800831e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	695b      	ldr	r3, [r3, #20]
 800832a:	4313      	orrs	r3, r2
 800832c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	689a      	ldr	r2, [r3, #8]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	681a      	ldr	r2, [r3, #0]
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	4a14      	ldr	r2, [pc, #80]	@ (8008394 <TIM_Base_SetConfig+0x120>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d00f      	beq.n	8008366 <TIM_Base_SetConfig+0xf2>
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	4a16      	ldr	r2, [pc, #88]	@ (80083a4 <TIM_Base_SetConfig+0x130>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d00b      	beq.n	8008366 <TIM_Base_SetConfig+0xf2>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	4a15      	ldr	r2, [pc, #84]	@ (80083a8 <TIM_Base_SetConfig+0x134>)
 8008352:	4293      	cmp	r3, r2
 8008354:	d007      	beq.n	8008366 <TIM_Base_SetConfig+0xf2>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	4a14      	ldr	r2, [pc, #80]	@ (80083ac <TIM_Base_SetConfig+0x138>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d003      	beq.n	8008366 <TIM_Base_SetConfig+0xf2>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	4a13      	ldr	r2, [pc, #76]	@ (80083b0 <TIM_Base_SetConfig+0x13c>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d103      	bne.n	800836e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	691a      	ldr	r2, [r3, #16]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f043 0204 	orr.w	r2, r3, #4
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2201      	movs	r2, #1
 800837e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	68fa      	ldr	r2, [r7, #12]
 8008384:	601a      	str	r2, [r3, #0]
}
 8008386:	bf00      	nop
 8008388:	3714      	adds	r7, #20
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr
 8008392:	bf00      	nop
 8008394:	40010000 	.word	0x40010000
 8008398:	40000400 	.word	0x40000400
 800839c:	40000800 	.word	0x40000800
 80083a0:	40000c00 	.word	0x40000c00
 80083a4:	40010400 	.word	0x40010400
 80083a8:	40014000 	.word	0x40014000
 80083ac:	40014400 	.word	0x40014400
 80083b0:	40014800 	.word	0x40014800

080083b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b083      	sub	sp, #12
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80083bc:	bf00      	nop
 80083be:	370c      	adds	r7, #12
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b083      	sub	sp, #12
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80083d0:	bf00      	nop
 80083d2:	370c      	adds	r7, #12
 80083d4:	46bd      	mov	sp, r7
 80083d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083da:	4770      	bx	lr

080083dc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80083dc:	b480      	push	{r7}
 80083de:	b083      	sub	sp, #12
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80083e4:	bf00      	nop
 80083e6:	370c      	adds	r7, #12
 80083e8:	46bd      	mov	sp, r7
 80083ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ee:	4770      	bx	lr

080083f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b082      	sub	sp, #8
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d101      	bne.n	8008402 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80083fe:	2301      	movs	r3, #1
 8008400:	e050      	b.n	80084a4 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008408:	2b00      	cmp	r3, #0
 800840a:	d114      	bne.n	8008436 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2200      	movs	r2, #0
 8008410:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 fd1d 	bl	8008e54 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8008420:	2b00      	cmp	r3, #0
 8008422:	d103      	bne.n	800842c <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	4a21      	ldr	r2, [pc, #132]	@ (80084ac <HAL_UART_Init+0xbc>)
 8008428:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2224      	movs	r2, #36	@ 0x24
 800843a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	681a      	ldr	r2, [r3, #0]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f022 0201 	bic.w	r2, r2, #1
 800844c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008452:	2b00      	cmp	r3, #0
 8008454:	d002      	beq.n	800845c <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f001 fab6 	bl	80099c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800845c:	6878      	ldr	r0, [r7, #4]
 800845e:	f000 fd4b 	bl	8008ef8 <UART_SetConfig>
 8008462:	4603      	mov	r3, r0
 8008464:	2b01      	cmp	r3, #1
 8008466:	d101      	bne.n	800846c <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 8008468:	2301      	movs	r3, #1
 800846a:	e01b      	b.n	80084a4 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	685a      	ldr	r2, [r3, #4]
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800847a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	689a      	ldr	r2, [r3, #8]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800848a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	681a      	ldr	r2, [r3, #0]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f042 0201 	orr.w	r2, r2, #1
 800849a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f001 fb35 	bl	8009b0c <UART_CheckIdleState>
 80084a2:	4603      	mov	r3, r0
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3708      	adds	r7, #8
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}
 80084ac:	080027d9 	.word	0x080027d9

080084b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b08a      	sub	sp, #40	@ 0x28
 80084b4:	af02      	add	r7, sp, #8
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	60b9      	str	r1, [r7, #8]
 80084ba:	603b      	str	r3, [r7, #0]
 80084bc:	4613      	mov	r3, r2
 80084be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084c6:	2b20      	cmp	r3, #32
 80084c8:	d17b      	bne.n	80085c2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d002      	beq.n	80084d6 <HAL_UART_Transmit+0x26>
 80084d0:	88fb      	ldrh	r3, [r7, #6]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d101      	bne.n	80084da <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80084d6:	2301      	movs	r3, #1
 80084d8:	e074      	b.n	80085c4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2200      	movs	r2, #0
 80084de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	2221      	movs	r2, #33	@ 0x21
 80084e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80084ea:	f7fa fc8f 	bl	8002e0c <HAL_GetTick>
 80084ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	88fa      	ldrh	r2, [r7, #6]
 80084f4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	88fa      	ldrh	r2, [r7, #6]
 80084fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	689b      	ldr	r3, [r3, #8]
 8008504:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008508:	d108      	bne.n	800851c <HAL_UART_Transmit+0x6c>
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	691b      	ldr	r3, [r3, #16]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d104      	bne.n	800851c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008512:	2300      	movs	r3, #0
 8008514:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	61bb      	str	r3, [r7, #24]
 800851a:	e003      	b.n	8008524 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008520:	2300      	movs	r3, #0
 8008522:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008524:	e030      	b.n	8008588 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	9300      	str	r3, [sp, #0]
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	2200      	movs	r2, #0
 800852e:	2180      	movs	r1, #128	@ 0x80
 8008530:	68f8      	ldr	r0, [r7, #12]
 8008532:	f001 fb95 	bl	8009c60 <UART_WaitOnFlagUntilTimeout>
 8008536:	4603      	mov	r3, r0
 8008538:	2b00      	cmp	r3, #0
 800853a:	d005      	beq.n	8008548 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2220      	movs	r2, #32
 8008540:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008544:	2303      	movs	r3, #3
 8008546:	e03d      	b.n	80085c4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008548:	69fb      	ldr	r3, [r7, #28]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d10b      	bne.n	8008566 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800854e:	69bb      	ldr	r3, [r7, #24]
 8008550:	881b      	ldrh	r3, [r3, #0]
 8008552:	461a      	mov	r2, r3
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800855c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800855e:	69bb      	ldr	r3, [r7, #24]
 8008560:	3302      	adds	r3, #2
 8008562:	61bb      	str	r3, [r7, #24]
 8008564:	e007      	b.n	8008576 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008566:	69fb      	ldr	r3, [r7, #28]
 8008568:	781a      	ldrb	r2, [r3, #0]
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008570:	69fb      	ldr	r3, [r7, #28]
 8008572:	3301      	adds	r3, #1
 8008574:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800857c:	b29b      	uxth	r3, r3
 800857e:	3b01      	subs	r3, #1
 8008580:	b29a      	uxth	r2, r3
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800858e:	b29b      	uxth	r3, r3
 8008590:	2b00      	cmp	r3, #0
 8008592:	d1c8      	bne.n	8008526 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	9300      	str	r3, [sp, #0]
 8008598:	697b      	ldr	r3, [r7, #20]
 800859a:	2200      	movs	r2, #0
 800859c:	2140      	movs	r1, #64	@ 0x40
 800859e:	68f8      	ldr	r0, [r7, #12]
 80085a0:	f001 fb5e 	bl	8009c60 <UART_WaitOnFlagUntilTimeout>
 80085a4:	4603      	mov	r3, r0
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d005      	beq.n	80085b6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2220      	movs	r2, #32
 80085ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80085b2:	2303      	movs	r3, #3
 80085b4:	e006      	b.n	80085c4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2220      	movs	r2, #32
 80085ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80085be:	2300      	movs	r3, #0
 80085c0:	e000      	b.n	80085c4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80085c2:	2302      	movs	r3, #2
  }
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3720      	adds	r7, #32
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b0ba      	sub	sp, #232	@ 0xe8
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	69db      	ldr	r3, [r3, #28]
 80085da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	689b      	ldr	r3, [r3, #8]
 80085ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80085f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80085f6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80085fa:	4013      	ands	r3, r2
 80085fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008600:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008604:	2b00      	cmp	r3, #0
 8008606:	d11b      	bne.n	8008640 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008608:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800860c:	f003 0320 	and.w	r3, r3, #32
 8008610:	2b00      	cmp	r3, #0
 8008612:	d015      	beq.n	8008640 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008614:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008618:	f003 0320 	and.w	r3, r3, #32
 800861c:	2b00      	cmp	r3, #0
 800861e:	d105      	bne.n	800862c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008620:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008624:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008628:	2b00      	cmp	r3, #0
 800862a:	d009      	beq.n	8008640 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008630:	2b00      	cmp	r3, #0
 8008632:	f000 83a5 	beq.w	8008d80 <HAL_UART_IRQHandler+0x7b4>
      {
        huart->RxISR(huart);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	4798      	blx	r3
      }
      return;
 800863e:	e39f      	b.n	8008d80 <HAL_UART_IRQHandler+0x7b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008640:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008644:	2b00      	cmp	r3, #0
 8008646:	f000 8129 	beq.w	800889c <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800864a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800864e:	4b90      	ldr	r3, [pc, #576]	@ (8008890 <HAL_UART_IRQHandler+0x2c4>)
 8008650:	4013      	ands	r3, r2
 8008652:	2b00      	cmp	r3, #0
 8008654:	d106      	bne.n	8008664 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008656:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800865a:	4b8e      	ldr	r3, [pc, #568]	@ (8008894 <HAL_UART_IRQHandler+0x2c8>)
 800865c:	4013      	ands	r3, r2
 800865e:	2b00      	cmp	r3, #0
 8008660:	f000 811c 	beq.w	800889c <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008664:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008668:	f003 0301 	and.w	r3, r3, #1
 800866c:	2b00      	cmp	r3, #0
 800866e:	d011      	beq.n	8008694 <HAL_UART_IRQHandler+0xc8>
 8008670:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008674:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008678:	2b00      	cmp	r3, #0
 800867a:	d00b      	beq.n	8008694 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	2201      	movs	r2, #1
 8008682:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800868a:	f043 0201 	orr.w	r2, r3, #1
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008698:	f003 0302 	and.w	r3, r3, #2
 800869c:	2b00      	cmp	r3, #0
 800869e:	d011      	beq.n	80086c4 <HAL_UART_IRQHandler+0xf8>
 80086a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086a4:	f003 0301 	and.w	r3, r3, #1
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d00b      	beq.n	80086c4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2202      	movs	r2, #2
 80086b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086ba:	f043 0204 	orr.w	r2, r3, #4
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80086c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086c8:	f003 0304 	and.w	r3, r3, #4
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d011      	beq.n	80086f4 <HAL_UART_IRQHandler+0x128>
 80086d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086d4:	f003 0301 	and.w	r3, r3, #1
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d00b      	beq.n	80086f4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	2204      	movs	r2, #4
 80086e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086ea:	f043 0202 	orr.w	r2, r3, #2
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80086f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086f8:	f003 0308 	and.w	r3, r3, #8
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d017      	beq.n	8008730 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008700:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008704:	f003 0320 	and.w	r3, r3, #32
 8008708:	2b00      	cmp	r3, #0
 800870a:	d105      	bne.n	8008718 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800870c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008710:	4b5f      	ldr	r3, [pc, #380]	@ (8008890 <HAL_UART_IRQHandler+0x2c4>)
 8008712:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008714:	2b00      	cmp	r3, #0
 8008716:	d00b      	beq.n	8008730 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	2208      	movs	r2, #8
 800871e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008726:	f043 0208 	orr.w	r2, r3, #8
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008734:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008738:	2b00      	cmp	r3, #0
 800873a:	d012      	beq.n	8008762 <HAL_UART_IRQHandler+0x196>
 800873c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008740:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008744:	2b00      	cmp	r3, #0
 8008746:	d00c      	beq.n	8008762 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008750:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008758:	f043 0220 	orr.w	r2, r3, #32
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008768:	2b00      	cmp	r3, #0
 800876a:	f000 830b 	beq.w	8008d84 <HAL_UART_IRQHandler+0x7b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800876e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008772:	f003 0320 	and.w	r3, r3, #32
 8008776:	2b00      	cmp	r3, #0
 8008778:	d013      	beq.n	80087a2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800877a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800877e:	f003 0320 	and.w	r3, r3, #32
 8008782:	2b00      	cmp	r3, #0
 8008784:	d105      	bne.n	8008792 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008786:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800878a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800878e:	2b00      	cmp	r3, #0
 8008790:	d007      	beq.n	80087a2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008796:	2b00      	cmp	r3, #0
 8008798:	d003      	beq.n	80087a2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087a8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	689b      	ldr	r3, [r3, #8]
 80087b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087b6:	2b40      	cmp	r3, #64	@ 0x40
 80087b8:	d005      	beq.n	80087c6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80087ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80087be:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d058      	beq.n	8008878 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80087c6:	6878      	ldr	r0, [r7, #4]
 80087c8:	f001 fab8 	bl	8009d3c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	689b      	ldr	r3, [r3, #8]
 80087d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087d6:	2b40      	cmp	r3, #64	@ 0x40
 80087d8:	d148      	bne.n	800886c <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	3308      	adds	r3, #8
 80087e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80087e8:	e853 3f00 	ldrex	r3, [r3]
 80087ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80087f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80087f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	3308      	adds	r3, #8
 8008802:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008806:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800880a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008812:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008816:	e841 2300 	strex	r3, r2, [r1]
 800881a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800881e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008822:	2b00      	cmp	r3, #0
 8008824:	d1d9      	bne.n	80087da <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800882c:	2b00      	cmp	r3, #0
 800882e:	d017      	beq.n	8008860 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008836:	4a18      	ldr	r2, [pc, #96]	@ (8008898 <HAL_UART_IRQHandler+0x2cc>)
 8008838:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008840:	4618      	mov	r0, r3
 8008842:	f7fa ff71 	bl	8003728 <HAL_DMA_Abort_IT>
 8008846:	4603      	mov	r3, r0
 8008848:	2b00      	cmp	r3, #0
 800884a:	d01f      	beq.n	800888c <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008852:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008854:	687a      	ldr	r2, [r7, #4]
 8008856:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800885a:	4610      	mov	r0, r2
 800885c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800885e:	e015      	b.n	800888c <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800886a:	e00f      	b.n	800888c <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008876:	e009      	b.n	800888c <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2200      	movs	r2, #0
 8008886:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800888a:	e27b      	b.n	8008d84 <HAL_UART_IRQHandler+0x7b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800888c:	bf00      	nop
    return;
 800888e:	e279      	b.n	8008d84 <HAL_UART_IRQHandler+0x7b8>
 8008890:	10000001 	.word	0x10000001
 8008894:	04000120 	.word	0x04000120
 8008898:	08009e09 	.word	0x08009e09

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	f040 8209 	bne.w	8008cb8 <HAL_UART_IRQHandler+0x6ec>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80088a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088aa:	f003 0310 	and.w	r3, r3, #16
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	f000 8202 	beq.w	8008cb8 <HAL_UART_IRQHandler+0x6ec>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80088b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088b8:	f003 0310 	and.w	r3, r3, #16
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f000 81fb 	beq.w	8008cb8 <HAL_UART_IRQHandler+0x6ec>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	2210      	movs	r2, #16
 80088c8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	689b      	ldr	r3, [r3, #8]
 80088d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088d4:	2b40      	cmp	r3, #64	@ 0x40
 80088d6:	f040 8171 	bne.w	8008bbc <HAL_UART_IRQHandler+0x5f0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	4aa6      	ldr	r2, [pc, #664]	@ (8008b7c <HAL_UART_IRQHandler+0x5b0>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d068      	beq.n	80089ba <HAL_UART_IRQHandler+0x3ee>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4aa3      	ldr	r2, [pc, #652]	@ (8008b80 <HAL_UART_IRQHandler+0x5b4>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d061      	beq.n	80089ba <HAL_UART_IRQHandler+0x3ee>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4aa1      	ldr	r2, [pc, #644]	@ (8008b84 <HAL_UART_IRQHandler+0x5b8>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d05a      	beq.n	80089ba <HAL_UART_IRQHandler+0x3ee>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a9e      	ldr	r2, [pc, #632]	@ (8008b88 <HAL_UART_IRQHandler+0x5bc>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d053      	beq.n	80089ba <HAL_UART_IRQHandler+0x3ee>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	4a9c      	ldr	r2, [pc, #624]	@ (8008b8c <HAL_UART_IRQHandler+0x5c0>)
 800891c:	4293      	cmp	r3, r2
 800891e:	d04c      	beq.n	80089ba <HAL_UART_IRQHandler+0x3ee>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a99      	ldr	r2, [pc, #612]	@ (8008b90 <HAL_UART_IRQHandler+0x5c4>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d045      	beq.n	80089ba <HAL_UART_IRQHandler+0x3ee>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a97      	ldr	r2, [pc, #604]	@ (8008b94 <HAL_UART_IRQHandler+0x5c8>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d03e      	beq.n	80089ba <HAL_UART_IRQHandler+0x3ee>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a94      	ldr	r2, [pc, #592]	@ (8008b98 <HAL_UART_IRQHandler+0x5cc>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d037      	beq.n	80089ba <HAL_UART_IRQHandler+0x3ee>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4a92      	ldr	r2, [pc, #584]	@ (8008b9c <HAL_UART_IRQHandler+0x5d0>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d030      	beq.n	80089ba <HAL_UART_IRQHandler+0x3ee>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4a8f      	ldr	r2, [pc, #572]	@ (8008ba0 <HAL_UART_IRQHandler+0x5d4>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d029      	beq.n	80089ba <HAL_UART_IRQHandler+0x3ee>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a8d      	ldr	r2, [pc, #564]	@ (8008ba4 <HAL_UART_IRQHandler+0x5d8>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d022      	beq.n	80089ba <HAL_UART_IRQHandler+0x3ee>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4a8a      	ldr	r2, [pc, #552]	@ (8008ba8 <HAL_UART_IRQHandler+0x5dc>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d01b      	beq.n	80089ba <HAL_UART_IRQHandler+0x3ee>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a88      	ldr	r2, [pc, #544]	@ (8008bac <HAL_UART_IRQHandler+0x5e0>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d014      	beq.n	80089ba <HAL_UART_IRQHandler+0x3ee>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a85      	ldr	r2, [pc, #532]	@ (8008bb0 <HAL_UART_IRQHandler+0x5e4>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d00d      	beq.n	80089ba <HAL_UART_IRQHandler+0x3ee>
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	4a83      	ldr	r2, [pc, #524]	@ (8008bb4 <HAL_UART_IRQHandler+0x5e8>)
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d006      	beq.n	80089ba <HAL_UART_IRQHandler+0x3ee>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	4a80      	ldr	r2, [pc, #512]	@ (8008bb8 <HAL_UART_IRQHandler+0x5ec>)
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d106      	bne.n	80089c8 <HAL_UART_IRQHandler+0x3fc>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	e005      	b.n	80089d4 <HAL_UART_IRQHandler+0x408>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	685b      	ldr	r3, [r3, #4]
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80089d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80089dc:	2b00      	cmp	r3, #0
 80089de:	f000 80af 	beq.w	8008b40 <HAL_UART_IRQHandler+0x574>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80089e8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80089ec:	429a      	cmp	r2, r3
 80089ee:	f080 80a7 	bcs.w	8008b40 <HAL_UART_IRQHandler+0x574>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80089f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a02:	69db      	ldr	r3, [r3, #28]
 8008a04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a08:	f000 8087 	beq.w	8008b1a <HAL_UART_IRQHandler+0x54e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a14:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008a18:	e853 3f00 	ldrex	r3, [r3]
 8008a1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008a20:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008a24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008a28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	461a      	mov	r2, r3
 8008a32:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008a36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008a3a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a3e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008a42:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008a46:	e841 2300 	strex	r3, r2, [r1]
 8008a4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008a4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d1da      	bne.n	8008a0c <HAL_UART_IRQHandler+0x440>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	3308      	adds	r3, #8
 8008a5c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008a60:	e853 3f00 	ldrex	r3, [r3]
 8008a64:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008a66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008a68:	f023 0301 	bic.w	r3, r3, #1
 8008a6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	3308      	adds	r3, #8
 8008a76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008a7a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008a7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a80:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008a82:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008a86:	e841 2300 	strex	r3, r2, [r1]
 8008a8a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008a8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d1e1      	bne.n	8008a56 <HAL_UART_IRQHandler+0x48a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	3308      	adds	r3, #8
 8008a98:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008a9c:	e853 3f00 	ldrex	r3, [r3]
 8008aa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008aa2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008aa4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008aa8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	3308      	adds	r3, #8
 8008ab2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008ab6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008ab8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008abc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008abe:	e841 2300 	strex	r3, r2, [r1]
 8008ac2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008ac4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d1e3      	bne.n	8008a92 <HAL_UART_IRQHandler+0x4c6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2220      	movs	r2, #32
 8008ace:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ade:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ae0:	e853 3f00 	ldrex	r3, [r3]
 8008ae4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008ae6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ae8:	f023 0310 	bic.w	r3, r3, #16
 8008aec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	461a      	mov	r2, r3
 8008af6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008afa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008afc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008afe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008b00:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008b02:	e841 2300 	strex	r3, r2, [r1]
 8008b06:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008b08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d1e4      	bne.n	8008ad8 <HAL_UART_IRQHandler+0x50c>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b14:	4618      	mov	r0, r3
 8008b16:	f7fa fae9 	bl	80030ec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2202      	movs	r2, #2
 8008b1e:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008b26:	687a      	ldr	r2, [r7, #4]
 8008b28:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 8008b2c:	687a      	ldr	r2, [r7, #4]
 8008b2e:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 8008b32:	b292      	uxth	r2, r2
 8008b34:	1a8a      	subs	r2, r1, r2
 8008b36:	b292      	uxth	r2, r2
 8008b38:	4611      	mov	r1, r2
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008b3e:	e123      	b.n	8008d88 <HAL_UART_IRQHandler+0x7bc>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008b46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008b4a:	429a      	cmp	r2, r3
 8008b4c:	f040 811c 	bne.w	8008d88 <HAL_UART_IRQHandler+0x7bc>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b56:	69db      	ldr	r3, [r3, #28]
 8008b58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b5c:	f040 8114 	bne.w	8008d88 <HAL_UART_IRQHandler+0x7bc>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2202      	movs	r2, #2
 8008b64:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008b6c:	687a      	ldr	r2, [r7, #4]
 8008b6e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8008b72:	4611      	mov	r1, r2
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	4798      	blx	r3
      return;
 8008b78:	e106      	b.n	8008d88 <HAL_UART_IRQHandler+0x7bc>
 8008b7a:	bf00      	nop
 8008b7c:	40020010 	.word	0x40020010
 8008b80:	40020028 	.word	0x40020028
 8008b84:	40020040 	.word	0x40020040
 8008b88:	40020058 	.word	0x40020058
 8008b8c:	40020070 	.word	0x40020070
 8008b90:	40020088 	.word	0x40020088
 8008b94:	400200a0 	.word	0x400200a0
 8008b98:	400200b8 	.word	0x400200b8
 8008b9c:	40020410 	.word	0x40020410
 8008ba0:	40020428 	.word	0x40020428
 8008ba4:	40020440 	.word	0x40020440
 8008ba8:	40020458 	.word	0x40020458
 8008bac:	40020470 	.word	0x40020470
 8008bb0:	40020488 	.word	0x40020488
 8008bb4:	400204a0 	.word	0x400204a0
 8008bb8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008bc8:	b29b      	uxth	r3, r3
 8008bca:	1ad3      	subs	r3, r2, r3
 8008bcc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008bd6:	b29b      	uxth	r3, r3
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	f000 80d7 	beq.w	8008d8c <HAL_UART_IRQHandler+0x7c0>
          && (nb_rx_data > 0U))
 8008bde:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	f000 80d2 	beq.w	8008d8c <HAL_UART_IRQHandler+0x7c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf0:	e853 3f00 	ldrex	r3, [r3]
 8008bf4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008bf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bf8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008bfc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	461a      	mov	r2, r3
 8008c06:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008c0a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c0c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c12:	e841 2300 	strex	r3, r2, [r1]
 8008c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d1e4      	bne.n	8008be8 <HAL_UART_IRQHandler+0x61c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	3308      	adds	r3, #8
 8008c24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c28:	e853 3f00 	ldrex	r3, [r3]
 8008c2c:	623b      	str	r3, [r7, #32]
   return(result);
 8008c2e:	6a3a      	ldr	r2, [r7, #32]
 8008c30:	4b59      	ldr	r3, [pc, #356]	@ (8008d98 <HAL_UART_IRQHandler+0x7cc>)
 8008c32:	4013      	ands	r3, r2
 8008c34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	3308      	adds	r3, #8
 8008c3e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008c42:	633a      	str	r2, [r7, #48]	@ 0x30
 8008c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c4a:	e841 2300 	strex	r3, r2, [r1]
 8008c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d1e3      	bne.n	8008c1e <HAL_UART_IRQHandler+0x652>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2220      	movs	r2, #32
 8008c5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	2200      	movs	r2, #0
 8008c62:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2200      	movs	r2, #0
 8008c68:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c70:	693b      	ldr	r3, [r7, #16]
 8008c72:	e853 3f00 	ldrex	r3, [r3]
 8008c76:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	f023 0310 	bic.w	r3, r3, #16
 8008c7e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	461a      	mov	r2, r3
 8008c88:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008c8c:	61fb      	str	r3, [r7, #28]
 8008c8e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c90:	69b9      	ldr	r1, [r7, #24]
 8008c92:	69fa      	ldr	r2, [r7, #28]
 8008c94:	e841 2300 	strex	r3, r2, [r1]
 8008c98:	617b      	str	r3, [r7, #20]
   return(result);
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d1e4      	bne.n	8008c6a <HAL_UART_IRQHandler+0x69e>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2202      	movs	r2, #2
 8008ca4:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008cac:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8008cb0:	4611      	mov	r1, r2
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008cb6:	e069      	b.n	8008d8c <HAL_UART_IRQHandler+0x7c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008cb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d010      	beq.n	8008ce6 <HAL_UART_IRQHandler+0x71a>
 8008cc4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cc8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d00a      	beq.n	8008ce6 <HAL_UART_IRQHandler+0x71a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008cd8:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008ce4:	e055      	b.n	8008d92 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d014      	beq.n	8008d1c <HAL_UART_IRQHandler+0x750>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d105      	bne.n	8008d0a <HAL_UART_IRQHandler+0x73e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008cfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d008      	beq.n	8008d1c <HAL_UART_IRQHandler+0x750>
  {
    if (huart->TxISR != NULL)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d03e      	beq.n	8008d90 <HAL_UART_IRQHandler+0x7c4>
    {
      huart->TxISR(huart);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	4798      	blx	r3
    }
    return;
 8008d1a:	e039      	b.n	8008d90 <HAL_UART_IRQHandler+0x7c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008d1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d009      	beq.n	8008d3c <HAL_UART_IRQHandler+0x770>
 8008d28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d003      	beq.n	8008d3c <HAL_UART_IRQHandler+0x770>
  {
    UART_EndTransmit_IT(huart);
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f001 f87b 	bl	8009e30 <UART_EndTransmit_IT>
    return;
 8008d3a:	e02a      	b.n	8008d92 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008d3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d00b      	beq.n	8008d60 <HAL_UART_IRQHandler+0x794>
 8008d48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d4c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d005      	beq.n	8008d60 <HAL_UART_IRQHandler+0x794>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008d5e:	e018      	b.n	8008d92 <HAL_UART_IRQHandler+0x7c6>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008d60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d012      	beq.n	8008d92 <HAL_UART_IRQHandler+0x7c6>
 8008d6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	da0e      	bge.n	8008d92 <HAL_UART_IRQHandler+0x7c6>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008d7e:	e008      	b.n	8008d92 <HAL_UART_IRQHandler+0x7c6>
      return;
 8008d80:	bf00      	nop
 8008d82:	e006      	b.n	8008d92 <HAL_UART_IRQHandler+0x7c6>
    return;
 8008d84:	bf00      	nop
 8008d86:	e004      	b.n	8008d92 <HAL_UART_IRQHandler+0x7c6>
      return;
 8008d88:	bf00      	nop
 8008d8a:	e002      	b.n	8008d92 <HAL_UART_IRQHandler+0x7c6>
      return;
 8008d8c:	bf00      	nop
 8008d8e:	e000      	b.n	8008d92 <HAL_UART_IRQHandler+0x7c6>
    return;
 8008d90:	bf00      	nop
  }
}
 8008d92:	37e8      	adds	r7, #232	@ 0xe8
 8008d94:	46bd      	mov	sp, r7
 8008d96:	bd80      	pop	{r7, pc}
 8008d98:	effffffe 	.word	0xeffffffe

08008d9c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b083      	sub	sp, #12
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008da4:	bf00      	nop
 8008da6:	370c      	adds	r7, #12
 8008da8:	46bd      	mov	sp, r7
 8008daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dae:	4770      	bx	lr

08008db0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b083      	sub	sp, #12
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008db8:	bf00      	nop
 8008dba:	370c      	adds	r7, #12
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc2:	4770      	bx	lr

08008dc4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b083      	sub	sp, #12
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008dcc:	bf00      	nop
 8008dce:	370c      	adds	r7, #12
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr

08008dd8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b083      	sub	sp, #12
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008de0:	bf00      	nop
 8008de2:	370c      	adds	r7, #12
 8008de4:	46bd      	mov	sp, r7
 8008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dea:	4770      	bx	lr

08008dec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008df4:	bf00      	nop
 8008df6:	370c      	adds	r7, #12
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr

08008e00 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b083      	sub	sp, #12
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8008e08:	bf00      	nop
 8008e0a:	370c      	adds	r7, #12
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e12:	4770      	bx	lr

08008e14 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b083      	sub	sp, #12
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008e1c:	bf00      	nop
 8008e1e:	370c      	adds	r7, #12
 8008e20:	46bd      	mov	sp, r7
 8008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e26:	4770      	bx	lr

08008e28 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b083      	sub	sp, #12
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8008e30:	bf00      	nop
 8008e32:	370c      	adds	r7, #12
 8008e34:	46bd      	mov	sp, r7
 8008e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3a:	4770      	bx	lr

08008e3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b083      	sub	sp, #12
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	460b      	mov	r3, r1
 8008e46:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008e48:	bf00      	nop
 8008e4a:	370c      	adds	r7, #12
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e52:	4770      	bx	lr

08008e54 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b083      	sub	sp, #12
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	4a1a      	ldr	r2, [pc, #104]	@ (8008ec8 <UART_InitCallbacksToDefault+0x74>)
 8008e60:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	4a19      	ldr	r2, [pc, #100]	@ (8008ecc <UART_InitCallbacksToDefault+0x78>)
 8008e68:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	4a18      	ldr	r2, [pc, #96]	@ (8008ed0 <UART_InitCallbacksToDefault+0x7c>)
 8008e70:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	4a17      	ldr	r2, [pc, #92]	@ (8008ed4 <UART_InitCallbacksToDefault+0x80>)
 8008e78:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	4a16      	ldr	r2, [pc, #88]	@ (8008ed8 <UART_InitCallbacksToDefault+0x84>)
 8008e80:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	4a15      	ldr	r2, [pc, #84]	@ (8008edc <UART_InitCallbacksToDefault+0x88>)
 8008e88:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	4a14      	ldr	r2, [pc, #80]	@ (8008ee0 <UART_InitCallbacksToDefault+0x8c>)
 8008e90:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	4a13      	ldr	r2, [pc, #76]	@ (8008ee4 <UART_InitCallbacksToDefault+0x90>)
 8008e98:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	4a12      	ldr	r2, [pc, #72]	@ (8008ee8 <UART_InitCallbacksToDefault+0x94>)
 8008ea0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	4a11      	ldr	r2, [pc, #68]	@ (8008eec <UART_InitCallbacksToDefault+0x98>)
 8008ea8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4a10      	ldr	r2, [pc, #64]	@ (8008ef0 <UART_InitCallbacksToDefault+0x9c>)
 8008eb0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4a0f      	ldr	r2, [pc, #60]	@ (8008ef4 <UART_InitCallbacksToDefault+0xa0>)
 8008eb8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 8008ebc:	bf00      	nop
 8008ebe:	370c      	adds	r7, #12
 8008ec0:	46bd      	mov	sp, r7
 8008ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec6:	4770      	bx	lr
 8008ec8:	08008db1 	.word	0x08008db1
 8008ecc:	08008d9d 	.word	0x08008d9d
 8008ed0:	08008dd9 	.word	0x08008dd9
 8008ed4:	08008dc5 	.word	0x08008dc5
 8008ed8:	08008ded 	.word	0x08008ded
 8008edc:	08008e01 	.word	0x08008e01
 8008ee0:	08008e15 	.word	0x08008e15
 8008ee4:	08008e29 	.word	0x08008e29
 8008ee8:	08009e8b 	.word	0x08009e8b
 8008eec:	08009e9f 	.word	0x08009e9f
 8008ef0:	08009eb3 	.word	0x08009eb3
 8008ef4:	08008e3d 	.word	0x08008e3d

08008ef8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ef8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008efc:	b092      	sub	sp, #72	@ 0x48
 8008efe:	af00      	add	r7, sp, #0
 8008f00:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008f02:	2300      	movs	r3, #0
 8008f04:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	689a      	ldr	r2, [r3, #8]
 8008f0c:	697b      	ldr	r3, [r7, #20]
 8008f0e:	691b      	ldr	r3, [r3, #16]
 8008f10:	431a      	orrs	r2, r3
 8008f12:	697b      	ldr	r3, [r7, #20]
 8008f14:	695b      	ldr	r3, [r3, #20]
 8008f16:	431a      	orrs	r2, r3
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	69db      	ldr	r3, [r3, #28]
 8008f1c:	4313      	orrs	r3, r2
 8008f1e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	681a      	ldr	r2, [r3, #0]
 8008f26:	4bbe      	ldr	r3, [pc, #760]	@ (8009220 <UART_SetConfig+0x328>)
 8008f28:	4013      	ands	r3, r2
 8008f2a:	697a      	ldr	r2, [r7, #20]
 8008f2c:	6812      	ldr	r2, [r2, #0]
 8008f2e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008f30:	430b      	orrs	r3, r1
 8008f32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f34:	697b      	ldr	r3, [r7, #20]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	685b      	ldr	r3, [r3, #4]
 8008f3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	68da      	ldr	r2, [r3, #12]
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	430a      	orrs	r2, r1
 8008f48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	699b      	ldr	r3, [r3, #24]
 8008f4e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008f50:	697b      	ldr	r3, [r7, #20]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4ab3      	ldr	r2, [pc, #716]	@ (8009224 <UART_SetConfig+0x32c>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d004      	beq.n	8008f64 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	6a1b      	ldr	r3, [r3, #32]
 8008f5e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f60:	4313      	orrs	r3, r2
 8008f62:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	689a      	ldr	r2, [r3, #8]
 8008f6a:	4baf      	ldr	r3, [pc, #700]	@ (8009228 <UART_SetConfig+0x330>)
 8008f6c:	4013      	ands	r3, r2
 8008f6e:	697a      	ldr	r2, [r7, #20]
 8008f70:	6812      	ldr	r2, [r2, #0]
 8008f72:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008f74:	430b      	orrs	r3, r1
 8008f76:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008f78:	697b      	ldr	r3, [r7, #20]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f7e:	f023 010f 	bic.w	r1, r3, #15
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	430a      	orrs	r2, r1
 8008f8c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4aa6      	ldr	r2, [pc, #664]	@ (800922c <UART_SetConfig+0x334>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d177      	bne.n	8009088 <UART_SetConfig+0x190>
 8008f98:	4ba5      	ldr	r3, [pc, #660]	@ (8009230 <UART_SetConfig+0x338>)
 8008f9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f9c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008fa0:	2b28      	cmp	r3, #40	@ 0x28
 8008fa2:	d86d      	bhi.n	8009080 <UART_SetConfig+0x188>
 8008fa4:	a201      	add	r2, pc, #4	@ (adr r2, 8008fac <UART_SetConfig+0xb4>)
 8008fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008faa:	bf00      	nop
 8008fac:	08009051 	.word	0x08009051
 8008fb0:	08009081 	.word	0x08009081
 8008fb4:	08009081 	.word	0x08009081
 8008fb8:	08009081 	.word	0x08009081
 8008fbc:	08009081 	.word	0x08009081
 8008fc0:	08009081 	.word	0x08009081
 8008fc4:	08009081 	.word	0x08009081
 8008fc8:	08009081 	.word	0x08009081
 8008fcc:	08009059 	.word	0x08009059
 8008fd0:	08009081 	.word	0x08009081
 8008fd4:	08009081 	.word	0x08009081
 8008fd8:	08009081 	.word	0x08009081
 8008fdc:	08009081 	.word	0x08009081
 8008fe0:	08009081 	.word	0x08009081
 8008fe4:	08009081 	.word	0x08009081
 8008fe8:	08009081 	.word	0x08009081
 8008fec:	08009061 	.word	0x08009061
 8008ff0:	08009081 	.word	0x08009081
 8008ff4:	08009081 	.word	0x08009081
 8008ff8:	08009081 	.word	0x08009081
 8008ffc:	08009081 	.word	0x08009081
 8009000:	08009081 	.word	0x08009081
 8009004:	08009081 	.word	0x08009081
 8009008:	08009081 	.word	0x08009081
 800900c:	08009069 	.word	0x08009069
 8009010:	08009081 	.word	0x08009081
 8009014:	08009081 	.word	0x08009081
 8009018:	08009081 	.word	0x08009081
 800901c:	08009081 	.word	0x08009081
 8009020:	08009081 	.word	0x08009081
 8009024:	08009081 	.word	0x08009081
 8009028:	08009081 	.word	0x08009081
 800902c:	08009071 	.word	0x08009071
 8009030:	08009081 	.word	0x08009081
 8009034:	08009081 	.word	0x08009081
 8009038:	08009081 	.word	0x08009081
 800903c:	08009081 	.word	0x08009081
 8009040:	08009081 	.word	0x08009081
 8009044:	08009081 	.word	0x08009081
 8009048:	08009081 	.word	0x08009081
 800904c:	08009079 	.word	0x08009079
 8009050:	2301      	movs	r3, #1
 8009052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009056:	e222      	b.n	800949e <UART_SetConfig+0x5a6>
 8009058:	2304      	movs	r3, #4
 800905a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800905e:	e21e      	b.n	800949e <UART_SetConfig+0x5a6>
 8009060:	2308      	movs	r3, #8
 8009062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009066:	e21a      	b.n	800949e <UART_SetConfig+0x5a6>
 8009068:	2310      	movs	r3, #16
 800906a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800906e:	e216      	b.n	800949e <UART_SetConfig+0x5a6>
 8009070:	2320      	movs	r3, #32
 8009072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009076:	e212      	b.n	800949e <UART_SetConfig+0x5a6>
 8009078:	2340      	movs	r3, #64	@ 0x40
 800907a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800907e:	e20e      	b.n	800949e <UART_SetConfig+0x5a6>
 8009080:	2380      	movs	r3, #128	@ 0x80
 8009082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009086:	e20a      	b.n	800949e <UART_SetConfig+0x5a6>
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4a69      	ldr	r2, [pc, #420]	@ (8009234 <UART_SetConfig+0x33c>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d130      	bne.n	80090f4 <UART_SetConfig+0x1fc>
 8009092:	4b67      	ldr	r3, [pc, #412]	@ (8009230 <UART_SetConfig+0x338>)
 8009094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009096:	f003 0307 	and.w	r3, r3, #7
 800909a:	2b05      	cmp	r3, #5
 800909c:	d826      	bhi.n	80090ec <UART_SetConfig+0x1f4>
 800909e:	a201      	add	r2, pc, #4	@ (adr r2, 80090a4 <UART_SetConfig+0x1ac>)
 80090a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090a4:	080090bd 	.word	0x080090bd
 80090a8:	080090c5 	.word	0x080090c5
 80090ac:	080090cd 	.word	0x080090cd
 80090b0:	080090d5 	.word	0x080090d5
 80090b4:	080090dd 	.word	0x080090dd
 80090b8:	080090e5 	.word	0x080090e5
 80090bc:	2300      	movs	r3, #0
 80090be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090c2:	e1ec      	b.n	800949e <UART_SetConfig+0x5a6>
 80090c4:	2304      	movs	r3, #4
 80090c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ca:	e1e8      	b.n	800949e <UART_SetConfig+0x5a6>
 80090cc:	2308      	movs	r3, #8
 80090ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090d2:	e1e4      	b.n	800949e <UART_SetConfig+0x5a6>
 80090d4:	2310      	movs	r3, #16
 80090d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090da:	e1e0      	b.n	800949e <UART_SetConfig+0x5a6>
 80090dc:	2320      	movs	r3, #32
 80090de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090e2:	e1dc      	b.n	800949e <UART_SetConfig+0x5a6>
 80090e4:	2340      	movs	r3, #64	@ 0x40
 80090e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090ea:	e1d8      	b.n	800949e <UART_SetConfig+0x5a6>
 80090ec:	2380      	movs	r3, #128	@ 0x80
 80090ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80090f2:	e1d4      	b.n	800949e <UART_SetConfig+0x5a6>
 80090f4:	697b      	ldr	r3, [r7, #20]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a4f      	ldr	r2, [pc, #316]	@ (8009238 <UART_SetConfig+0x340>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d130      	bne.n	8009160 <UART_SetConfig+0x268>
 80090fe:	4b4c      	ldr	r3, [pc, #304]	@ (8009230 <UART_SetConfig+0x338>)
 8009100:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009102:	f003 0307 	and.w	r3, r3, #7
 8009106:	2b05      	cmp	r3, #5
 8009108:	d826      	bhi.n	8009158 <UART_SetConfig+0x260>
 800910a:	a201      	add	r2, pc, #4	@ (adr r2, 8009110 <UART_SetConfig+0x218>)
 800910c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009110:	08009129 	.word	0x08009129
 8009114:	08009131 	.word	0x08009131
 8009118:	08009139 	.word	0x08009139
 800911c:	08009141 	.word	0x08009141
 8009120:	08009149 	.word	0x08009149
 8009124:	08009151 	.word	0x08009151
 8009128:	2300      	movs	r3, #0
 800912a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800912e:	e1b6      	b.n	800949e <UART_SetConfig+0x5a6>
 8009130:	2304      	movs	r3, #4
 8009132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009136:	e1b2      	b.n	800949e <UART_SetConfig+0x5a6>
 8009138:	2308      	movs	r3, #8
 800913a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800913e:	e1ae      	b.n	800949e <UART_SetConfig+0x5a6>
 8009140:	2310      	movs	r3, #16
 8009142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009146:	e1aa      	b.n	800949e <UART_SetConfig+0x5a6>
 8009148:	2320      	movs	r3, #32
 800914a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800914e:	e1a6      	b.n	800949e <UART_SetConfig+0x5a6>
 8009150:	2340      	movs	r3, #64	@ 0x40
 8009152:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009156:	e1a2      	b.n	800949e <UART_SetConfig+0x5a6>
 8009158:	2380      	movs	r3, #128	@ 0x80
 800915a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800915e:	e19e      	b.n	800949e <UART_SetConfig+0x5a6>
 8009160:	697b      	ldr	r3, [r7, #20]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	4a35      	ldr	r2, [pc, #212]	@ (800923c <UART_SetConfig+0x344>)
 8009166:	4293      	cmp	r3, r2
 8009168:	d130      	bne.n	80091cc <UART_SetConfig+0x2d4>
 800916a:	4b31      	ldr	r3, [pc, #196]	@ (8009230 <UART_SetConfig+0x338>)
 800916c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800916e:	f003 0307 	and.w	r3, r3, #7
 8009172:	2b05      	cmp	r3, #5
 8009174:	d826      	bhi.n	80091c4 <UART_SetConfig+0x2cc>
 8009176:	a201      	add	r2, pc, #4	@ (adr r2, 800917c <UART_SetConfig+0x284>)
 8009178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800917c:	08009195 	.word	0x08009195
 8009180:	0800919d 	.word	0x0800919d
 8009184:	080091a5 	.word	0x080091a5
 8009188:	080091ad 	.word	0x080091ad
 800918c:	080091b5 	.word	0x080091b5
 8009190:	080091bd 	.word	0x080091bd
 8009194:	2300      	movs	r3, #0
 8009196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800919a:	e180      	b.n	800949e <UART_SetConfig+0x5a6>
 800919c:	2304      	movs	r3, #4
 800919e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091a2:	e17c      	b.n	800949e <UART_SetConfig+0x5a6>
 80091a4:	2308      	movs	r3, #8
 80091a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091aa:	e178      	b.n	800949e <UART_SetConfig+0x5a6>
 80091ac:	2310      	movs	r3, #16
 80091ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091b2:	e174      	b.n	800949e <UART_SetConfig+0x5a6>
 80091b4:	2320      	movs	r3, #32
 80091b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ba:	e170      	b.n	800949e <UART_SetConfig+0x5a6>
 80091bc:	2340      	movs	r3, #64	@ 0x40
 80091be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091c2:	e16c      	b.n	800949e <UART_SetConfig+0x5a6>
 80091c4:	2380      	movs	r3, #128	@ 0x80
 80091c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ca:	e168      	b.n	800949e <UART_SetConfig+0x5a6>
 80091cc:	697b      	ldr	r3, [r7, #20]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4a1b      	ldr	r2, [pc, #108]	@ (8009240 <UART_SetConfig+0x348>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d142      	bne.n	800925c <UART_SetConfig+0x364>
 80091d6:	4b16      	ldr	r3, [pc, #88]	@ (8009230 <UART_SetConfig+0x338>)
 80091d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091da:	f003 0307 	and.w	r3, r3, #7
 80091de:	2b05      	cmp	r3, #5
 80091e0:	d838      	bhi.n	8009254 <UART_SetConfig+0x35c>
 80091e2:	a201      	add	r2, pc, #4	@ (adr r2, 80091e8 <UART_SetConfig+0x2f0>)
 80091e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091e8:	08009201 	.word	0x08009201
 80091ec:	08009209 	.word	0x08009209
 80091f0:	08009211 	.word	0x08009211
 80091f4:	08009219 	.word	0x08009219
 80091f8:	08009245 	.word	0x08009245
 80091fc:	0800924d 	.word	0x0800924d
 8009200:	2300      	movs	r3, #0
 8009202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009206:	e14a      	b.n	800949e <UART_SetConfig+0x5a6>
 8009208:	2304      	movs	r3, #4
 800920a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800920e:	e146      	b.n	800949e <UART_SetConfig+0x5a6>
 8009210:	2308      	movs	r3, #8
 8009212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009216:	e142      	b.n	800949e <UART_SetConfig+0x5a6>
 8009218:	2310      	movs	r3, #16
 800921a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800921e:	e13e      	b.n	800949e <UART_SetConfig+0x5a6>
 8009220:	cfff69f3 	.word	0xcfff69f3
 8009224:	58000c00 	.word	0x58000c00
 8009228:	11fff4ff 	.word	0x11fff4ff
 800922c:	40011000 	.word	0x40011000
 8009230:	58024400 	.word	0x58024400
 8009234:	40004400 	.word	0x40004400
 8009238:	40004800 	.word	0x40004800
 800923c:	40004c00 	.word	0x40004c00
 8009240:	40005000 	.word	0x40005000
 8009244:	2320      	movs	r3, #32
 8009246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800924a:	e128      	b.n	800949e <UART_SetConfig+0x5a6>
 800924c:	2340      	movs	r3, #64	@ 0x40
 800924e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009252:	e124      	b.n	800949e <UART_SetConfig+0x5a6>
 8009254:	2380      	movs	r3, #128	@ 0x80
 8009256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800925a:	e120      	b.n	800949e <UART_SetConfig+0x5a6>
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4acb      	ldr	r2, [pc, #812]	@ (8009590 <UART_SetConfig+0x698>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d176      	bne.n	8009354 <UART_SetConfig+0x45c>
 8009266:	4bcb      	ldr	r3, [pc, #812]	@ (8009594 <UART_SetConfig+0x69c>)
 8009268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800926a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800926e:	2b28      	cmp	r3, #40	@ 0x28
 8009270:	d86c      	bhi.n	800934c <UART_SetConfig+0x454>
 8009272:	a201      	add	r2, pc, #4	@ (adr r2, 8009278 <UART_SetConfig+0x380>)
 8009274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009278:	0800931d 	.word	0x0800931d
 800927c:	0800934d 	.word	0x0800934d
 8009280:	0800934d 	.word	0x0800934d
 8009284:	0800934d 	.word	0x0800934d
 8009288:	0800934d 	.word	0x0800934d
 800928c:	0800934d 	.word	0x0800934d
 8009290:	0800934d 	.word	0x0800934d
 8009294:	0800934d 	.word	0x0800934d
 8009298:	08009325 	.word	0x08009325
 800929c:	0800934d 	.word	0x0800934d
 80092a0:	0800934d 	.word	0x0800934d
 80092a4:	0800934d 	.word	0x0800934d
 80092a8:	0800934d 	.word	0x0800934d
 80092ac:	0800934d 	.word	0x0800934d
 80092b0:	0800934d 	.word	0x0800934d
 80092b4:	0800934d 	.word	0x0800934d
 80092b8:	0800932d 	.word	0x0800932d
 80092bc:	0800934d 	.word	0x0800934d
 80092c0:	0800934d 	.word	0x0800934d
 80092c4:	0800934d 	.word	0x0800934d
 80092c8:	0800934d 	.word	0x0800934d
 80092cc:	0800934d 	.word	0x0800934d
 80092d0:	0800934d 	.word	0x0800934d
 80092d4:	0800934d 	.word	0x0800934d
 80092d8:	08009335 	.word	0x08009335
 80092dc:	0800934d 	.word	0x0800934d
 80092e0:	0800934d 	.word	0x0800934d
 80092e4:	0800934d 	.word	0x0800934d
 80092e8:	0800934d 	.word	0x0800934d
 80092ec:	0800934d 	.word	0x0800934d
 80092f0:	0800934d 	.word	0x0800934d
 80092f4:	0800934d 	.word	0x0800934d
 80092f8:	0800933d 	.word	0x0800933d
 80092fc:	0800934d 	.word	0x0800934d
 8009300:	0800934d 	.word	0x0800934d
 8009304:	0800934d 	.word	0x0800934d
 8009308:	0800934d 	.word	0x0800934d
 800930c:	0800934d 	.word	0x0800934d
 8009310:	0800934d 	.word	0x0800934d
 8009314:	0800934d 	.word	0x0800934d
 8009318:	08009345 	.word	0x08009345
 800931c:	2301      	movs	r3, #1
 800931e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009322:	e0bc      	b.n	800949e <UART_SetConfig+0x5a6>
 8009324:	2304      	movs	r3, #4
 8009326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800932a:	e0b8      	b.n	800949e <UART_SetConfig+0x5a6>
 800932c:	2308      	movs	r3, #8
 800932e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009332:	e0b4      	b.n	800949e <UART_SetConfig+0x5a6>
 8009334:	2310      	movs	r3, #16
 8009336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800933a:	e0b0      	b.n	800949e <UART_SetConfig+0x5a6>
 800933c:	2320      	movs	r3, #32
 800933e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009342:	e0ac      	b.n	800949e <UART_SetConfig+0x5a6>
 8009344:	2340      	movs	r3, #64	@ 0x40
 8009346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800934a:	e0a8      	b.n	800949e <UART_SetConfig+0x5a6>
 800934c:	2380      	movs	r3, #128	@ 0x80
 800934e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009352:	e0a4      	b.n	800949e <UART_SetConfig+0x5a6>
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	4a8f      	ldr	r2, [pc, #572]	@ (8009598 <UART_SetConfig+0x6a0>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d130      	bne.n	80093c0 <UART_SetConfig+0x4c8>
 800935e:	4b8d      	ldr	r3, [pc, #564]	@ (8009594 <UART_SetConfig+0x69c>)
 8009360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009362:	f003 0307 	and.w	r3, r3, #7
 8009366:	2b05      	cmp	r3, #5
 8009368:	d826      	bhi.n	80093b8 <UART_SetConfig+0x4c0>
 800936a:	a201      	add	r2, pc, #4	@ (adr r2, 8009370 <UART_SetConfig+0x478>)
 800936c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009370:	08009389 	.word	0x08009389
 8009374:	08009391 	.word	0x08009391
 8009378:	08009399 	.word	0x08009399
 800937c:	080093a1 	.word	0x080093a1
 8009380:	080093a9 	.word	0x080093a9
 8009384:	080093b1 	.word	0x080093b1
 8009388:	2300      	movs	r3, #0
 800938a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800938e:	e086      	b.n	800949e <UART_SetConfig+0x5a6>
 8009390:	2304      	movs	r3, #4
 8009392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009396:	e082      	b.n	800949e <UART_SetConfig+0x5a6>
 8009398:	2308      	movs	r3, #8
 800939a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800939e:	e07e      	b.n	800949e <UART_SetConfig+0x5a6>
 80093a0:	2310      	movs	r3, #16
 80093a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093a6:	e07a      	b.n	800949e <UART_SetConfig+0x5a6>
 80093a8:	2320      	movs	r3, #32
 80093aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093ae:	e076      	b.n	800949e <UART_SetConfig+0x5a6>
 80093b0:	2340      	movs	r3, #64	@ 0x40
 80093b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093b6:	e072      	b.n	800949e <UART_SetConfig+0x5a6>
 80093b8:	2380      	movs	r3, #128	@ 0x80
 80093ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093be:	e06e      	b.n	800949e <UART_SetConfig+0x5a6>
 80093c0:	697b      	ldr	r3, [r7, #20]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	4a75      	ldr	r2, [pc, #468]	@ (800959c <UART_SetConfig+0x6a4>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d130      	bne.n	800942c <UART_SetConfig+0x534>
 80093ca:	4b72      	ldr	r3, [pc, #456]	@ (8009594 <UART_SetConfig+0x69c>)
 80093cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093ce:	f003 0307 	and.w	r3, r3, #7
 80093d2:	2b05      	cmp	r3, #5
 80093d4:	d826      	bhi.n	8009424 <UART_SetConfig+0x52c>
 80093d6:	a201      	add	r2, pc, #4	@ (adr r2, 80093dc <UART_SetConfig+0x4e4>)
 80093d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093dc:	080093f5 	.word	0x080093f5
 80093e0:	080093fd 	.word	0x080093fd
 80093e4:	08009405 	.word	0x08009405
 80093e8:	0800940d 	.word	0x0800940d
 80093ec:	08009415 	.word	0x08009415
 80093f0:	0800941d 	.word	0x0800941d
 80093f4:	2300      	movs	r3, #0
 80093f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80093fa:	e050      	b.n	800949e <UART_SetConfig+0x5a6>
 80093fc:	2304      	movs	r3, #4
 80093fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009402:	e04c      	b.n	800949e <UART_SetConfig+0x5a6>
 8009404:	2308      	movs	r3, #8
 8009406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800940a:	e048      	b.n	800949e <UART_SetConfig+0x5a6>
 800940c:	2310      	movs	r3, #16
 800940e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009412:	e044      	b.n	800949e <UART_SetConfig+0x5a6>
 8009414:	2320      	movs	r3, #32
 8009416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800941a:	e040      	b.n	800949e <UART_SetConfig+0x5a6>
 800941c:	2340      	movs	r3, #64	@ 0x40
 800941e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009422:	e03c      	b.n	800949e <UART_SetConfig+0x5a6>
 8009424:	2380      	movs	r3, #128	@ 0x80
 8009426:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800942a:	e038      	b.n	800949e <UART_SetConfig+0x5a6>
 800942c:	697b      	ldr	r3, [r7, #20]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	4a5b      	ldr	r2, [pc, #364]	@ (80095a0 <UART_SetConfig+0x6a8>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d130      	bne.n	8009498 <UART_SetConfig+0x5a0>
 8009436:	4b57      	ldr	r3, [pc, #348]	@ (8009594 <UART_SetConfig+0x69c>)
 8009438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800943a:	f003 0307 	and.w	r3, r3, #7
 800943e:	2b05      	cmp	r3, #5
 8009440:	d826      	bhi.n	8009490 <UART_SetConfig+0x598>
 8009442:	a201      	add	r2, pc, #4	@ (adr r2, 8009448 <UART_SetConfig+0x550>)
 8009444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009448:	08009461 	.word	0x08009461
 800944c:	08009469 	.word	0x08009469
 8009450:	08009471 	.word	0x08009471
 8009454:	08009479 	.word	0x08009479
 8009458:	08009481 	.word	0x08009481
 800945c:	08009489 	.word	0x08009489
 8009460:	2302      	movs	r3, #2
 8009462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009466:	e01a      	b.n	800949e <UART_SetConfig+0x5a6>
 8009468:	2304      	movs	r3, #4
 800946a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800946e:	e016      	b.n	800949e <UART_SetConfig+0x5a6>
 8009470:	2308      	movs	r3, #8
 8009472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009476:	e012      	b.n	800949e <UART_SetConfig+0x5a6>
 8009478:	2310      	movs	r3, #16
 800947a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800947e:	e00e      	b.n	800949e <UART_SetConfig+0x5a6>
 8009480:	2320      	movs	r3, #32
 8009482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009486:	e00a      	b.n	800949e <UART_SetConfig+0x5a6>
 8009488:	2340      	movs	r3, #64	@ 0x40
 800948a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800948e:	e006      	b.n	800949e <UART_SetConfig+0x5a6>
 8009490:	2380      	movs	r3, #128	@ 0x80
 8009492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009496:	e002      	b.n	800949e <UART_SetConfig+0x5a6>
 8009498:	2380      	movs	r3, #128	@ 0x80
 800949a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	4a3f      	ldr	r2, [pc, #252]	@ (80095a0 <UART_SetConfig+0x6a8>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	f040 80f8 	bne.w	800969a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80094aa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80094ae:	2b20      	cmp	r3, #32
 80094b0:	dc46      	bgt.n	8009540 <UART_SetConfig+0x648>
 80094b2:	2b02      	cmp	r3, #2
 80094b4:	f2c0 8082 	blt.w	80095bc <UART_SetConfig+0x6c4>
 80094b8:	3b02      	subs	r3, #2
 80094ba:	2b1e      	cmp	r3, #30
 80094bc:	d87e      	bhi.n	80095bc <UART_SetConfig+0x6c4>
 80094be:	a201      	add	r2, pc, #4	@ (adr r2, 80094c4 <UART_SetConfig+0x5cc>)
 80094c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094c4:	08009547 	.word	0x08009547
 80094c8:	080095bd 	.word	0x080095bd
 80094cc:	0800954f 	.word	0x0800954f
 80094d0:	080095bd 	.word	0x080095bd
 80094d4:	080095bd 	.word	0x080095bd
 80094d8:	080095bd 	.word	0x080095bd
 80094dc:	0800955f 	.word	0x0800955f
 80094e0:	080095bd 	.word	0x080095bd
 80094e4:	080095bd 	.word	0x080095bd
 80094e8:	080095bd 	.word	0x080095bd
 80094ec:	080095bd 	.word	0x080095bd
 80094f0:	080095bd 	.word	0x080095bd
 80094f4:	080095bd 	.word	0x080095bd
 80094f8:	080095bd 	.word	0x080095bd
 80094fc:	0800956f 	.word	0x0800956f
 8009500:	080095bd 	.word	0x080095bd
 8009504:	080095bd 	.word	0x080095bd
 8009508:	080095bd 	.word	0x080095bd
 800950c:	080095bd 	.word	0x080095bd
 8009510:	080095bd 	.word	0x080095bd
 8009514:	080095bd 	.word	0x080095bd
 8009518:	080095bd 	.word	0x080095bd
 800951c:	080095bd 	.word	0x080095bd
 8009520:	080095bd 	.word	0x080095bd
 8009524:	080095bd 	.word	0x080095bd
 8009528:	080095bd 	.word	0x080095bd
 800952c:	080095bd 	.word	0x080095bd
 8009530:	080095bd 	.word	0x080095bd
 8009534:	080095bd 	.word	0x080095bd
 8009538:	080095bd 	.word	0x080095bd
 800953c:	080095af 	.word	0x080095af
 8009540:	2b40      	cmp	r3, #64	@ 0x40
 8009542:	d037      	beq.n	80095b4 <UART_SetConfig+0x6bc>
 8009544:	e03a      	b.n	80095bc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009546:	f7fc ff6b 	bl	8006420 <HAL_RCCEx_GetD3PCLK1Freq>
 800954a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800954c:	e03c      	b.n	80095c8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800954e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009552:	4618      	mov	r0, r3
 8009554:	f7fc ff7a 	bl	800644c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800955a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800955c:	e034      	b.n	80095c8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800955e:	f107 0318 	add.w	r3, r7, #24
 8009562:	4618      	mov	r0, r3
 8009564:	f7fd f8c6 	bl	80066f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009568:	69fb      	ldr	r3, [r7, #28]
 800956a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800956c:	e02c      	b.n	80095c8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800956e:	4b09      	ldr	r3, [pc, #36]	@ (8009594 <UART_SetConfig+0x69c>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f003 0320 	and.w	r3, r3, #32
 8009576:	2b00      	cmp	r3, #0
 8009578:	d016      	beq.n	80095a8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800957a:	4b06      	ldr	r3, [pc, #24]	@ (8009594 <UART_SetConfig+0x69c>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	08db      	lsrs	r3, r3, #3
 8009580:	f003 0303 	and.w	r3, r3, #3
 8009584:	4a07      	ldr	r2, [pc, #28]	@ (80095a4 <UART_SetConfig+0x6ac>)
 8009586:	fa22 f303 	lsr.w	r3, r2, r3
 800958a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800958c:	e01c      	b.n	80095c8 <UART_SetConfig+0x6d0>
 800958e:	bf00      	nop
 8009590:	40011400 	.word	0x40011400
 8009594:	58024400 	.word	0x58024400
 8009598:	40007800 	.word	0x40007800
 800959c:	40007c00 	.word	0x40007c00
 80095a0:	58000c00 	.word	0x58000c00
 80095a4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80095a8:	4b9d      	ldr	r3, [pc, #628]	@ (8009820 <UART_SetConfig+0x928>)
 80095aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095ac:	e00c      	b.n	80095c8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80095ae:	4b9d      	ldr	r3, [pc, #628]	@ (8009824 <UART_SetConfig+0x92c>)
 80095b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095b2:	e009      	b.n	80095c8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80095b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80095b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095ba:	e005      	b.n	80095c8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80095bc:	2300      	movs	r3, #0
 80095be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80095c0:	2301      	movs	r3, #1
 80095c2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80095c6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80095c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	f000 81de 	beq.w	800998c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80095d0:	697b      	ldr	r3, [r7, #20]
 80095d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095d4:	4a94      	ldr	r2, [pc, #592]	@ (8009828 <UART_SetConfig+0x930>)
 80095d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095da:	461a      	mov	r2, r3
 80095dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095de:	fbb3 f3f2 	udiv	r3, r3, r2
 80095e2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	685a      	ldr	r2, [r3, #4]
 80095e8:	4613      	mov	r3, r2
 80095ea:	005b      	lsls	r3, r3, #1
 80095ec:	4413      	add	r3, r2
 80095ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095f0:	429a      	cmp	r2, r3
 80095f2:	d305      	bcc.n	8009600 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	685b      	ldr	r3, [r3, #4]
 80095f8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095fc:	429a      	cmp	r2, r3
 80095fe:	d903      	bls.n	8009608 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8009600:	2301      	movs	r3, #1
 8009602:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009606:	e1c1      	b.n	800998c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009608:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800960a:	2200      	movs	r2, #0
 800960c:	60bb      	str	r3, [r7, #8]
 800960e:	60fa      	str	r2, [r7, #12]
 8009610:	697b      	ldr	r3, [r7, #20]
 8009612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009614:	4a84      	ldr	r2, [pc, #528]	@ (8009828 <UART_SetConfig+0x930>)
 8009616:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800961a:	b29b      	uxth	r3, r3
 800961c:	2200      	movs	r2, #0
 800961e:	603b      	str	r3, [r7, #0]
 8009620:	607a      	str	r2, [r7, #4]
 8009622:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009626:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800962a:	f7f7 f86d 	bl	8000708 <__aeabi_uldivmod>
 800962e:	4602      	mov	r2, r0
 8009630:	460b      	mov	r3, r1
 8009632:	4610      	mov	r0, r2
 8009634:	4619      	mov	r1, r3
 8009636:	f04f 0200 	mov.w	r2, #0
 800963a:	f04f 0300 	mov.w	r3, #0
 800963e:	020b      	lsls	r3, r1, #8
 8009640:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009644:	0202      	lsls	r2, r0, #8
 8009646:	6979      	ldr	r1, [r7, #20]
 8009648:	6849      	ldr	r1, [r1, #4]
 800964a:	0849      	lsrs	r1, r1, #1
 800964c:	2000      	movs	r0, #0
 800964e:	460c      	mov	r4, r1
 8009650:	4605      	mov	r5, r0
 8009652:	eb12 0804 	adds.w	r8, r2, r4
 8009656:	eb43 0905 	adc.w	r9, r3, r5
 800965a:	697b      	ldr	r3, [r7, #20]
 800965c:	685b      	ldr	r3, [r3, #4]
 800965e:	2200      	movs	r2, #0
 8009660:	469a      	mov	sl, r3
 8009662:	4693      	mov	fp, r2
 8009664:	4652      	mov	r2, sl
 8009666:	465b      	mov	r3, fp
 8009668:	4640      	mov	r0, r8
 800966a:	4649      	mov	r1, r9
 800966c:	f7f7 f84c 	bl	8000708 <__aeabi_uldivmod>
 8009670:	4602      	mov	r2, r0
 8009672:	460b      	mov	r3, r1
 8009674:	4613      	mov	r3, r2
 8009676:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800967a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800967e:	d308      	bcc.n	8009692 <UART_SetConfig+0x79a>
 8009680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009682:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009686:	d204      	bcs.n	8009692 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8009688:	697b      	ldr	r3, [r7, #20]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800968e:	60da      	str	r2, [r3, #12]
 8009690:	e17c      	b.n	800998c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8009692:	2301      	movs	r3, #1
 8009694:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009698:	e178      	b.n	800998c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800969a:	697b      	ldr	r3, [r7, #20]
 800969c:	69db      	ldr	r3, [r3, #28]
 800969e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096a2:	f040 80c5 	bne.w	8009830 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80096a6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80096aa:	2b20      	cmp	r3, #32
 80096ac:	dc48      	bgt.n	8009740 <UART_SetConfig+0x848>
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	db7b      	blt.n	80097aa <UART_SetConfig+0x8b2>
 80096b2:	2b20      	cmp	r3, #32
 80096b4:	d879      	bhi.n	80097aa <UART_SetConfig+0x8b2>
 80096b6:	a201      	add	r2, pc, #4	@ (adr r2, 80096bc <UART_SetConfig+0x7c4>)
 80096b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096bc:	08009747 	.word	0x08009747
 80096c0:	0800974f 	.word	0x0800974f
 80096c4:	080097ab 	.word	0x080097ab
 80096c8:	080097ab 	.word	0x080097ab
 80096cc:	08009757 	.word	0x08009757
 80096d0:	080097ab 	.word	0x080097ab
 80096d4:	080097ab 	.word	0x080097ab
 80096d8:	080097ab 	.word	0x080097ab
 80096dc:	08009767 	.word	0x08009767
 80096e0:	080097ab 	.word	0x080097ab
 80096e4:	080097ab 	.word	0x080097ab
 80096e8:	080097ab 	.word	0x080097ab
 80096ec:	080097ab 	.word	0x080097ab
 80096f0:	080097ab 	.word	0x080097ab
 80096f4:	080097ab 	.word	0x080097ab
 80096f8:	080097ab 	.word	0x080097ab
 80096fc:	08009777 	.word	0x08009777
 8009700:	080097ab 	.word	0x080097ab
 8009704:	080097ab 	.word	0x080097ab
 8009708:	080097ab 	.word	0x080097ab
 800970c:	080097ab 	.word	0x080097ab
 8009710:	080097ab 	.word	0x080097ab
 8009714:	080097ab 	.word	0x080097ab
 8009718:	080097ab 	.word	0x080097ab
 800971c:	080097ab 	.word	0x080097ab
 8009720:	080097ab 	.word	0x080097ab
 8009724:	080097ab 	.word	0x080097ab
 8009728:	080097ab 	.word	0x080097ab
 800972c:	080097ab 	.word	0x080097ab
 8009730:	080097ab 	.word	0x080097ab
 8009734:	080097ab 	.word	0x080097ab
 8009738:	080097ab 	.word	0x080097ab
 800973c:	0800979d 	.word	0x0800979d
 8009740:	2b40      	cmp	r3, #64	@ 0x40
 8009742:	d02e      	beq.n	80097a2 <UART_SetConfig+0x8aa>
 8009744:	e031      	b.n	80097aa <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009746:	f7fb fbf3 	bl	8004f30 <HAL_RCC_GetPCLK1Freq>
 800974a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800974c:	e033      	b.n	80097b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800974e:	f7fb fc05 	bl	8004f5c <HAL_RCC_GetPCLK2Freq>
 8009752:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009754:	e02f      	b.n	80097b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009756:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800975a:	4618      	mov	r0, r3
 800975c:	f7fc fe76 	bl	800644c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009764:	e027      	b.n	80097b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009766:	f107 0318 	add.w	r3, r7, #24
 800976a:	4618      	mov	r0, r3
 800976c:	f7fc ffc2 	bl	80066f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009770:	69fb      	ldr	r3, [r7, #28]
 8009772:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009774:	e01f      	b.n	80097b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009776:	4b2d      	ldr	r3, [pc, #180]	@ (800982c <UART_SetConfig+0x934>)
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	f003 0320 	and.w	r3, r3, #32
 800977e:	2b00      	cmp	r3, #0
 8009780:	d009      	beq.n	8009796 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009782:	4b2a      	ldr	r3, [pc, #168]	@ (800982c <UART_SetConfig+0x934>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	08db      	lsrs	r3, r3, #3
 8009788:	f003 0303 	and.w	r3, r3, #3
 800978c:	4a24      	ldr	r2, [pc, #144]	@ (8009820 <UART_SetConfig+0x928>)
 800978e:	fa22 f303 	lsr.w	r3, r2, r3
 8009792:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009794:	e00f      	b.n	80097b6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009796:	4b22      	ldr	r3, [pc, #136]	@ (8009820 <UART_SetConfig+0x928>)
 8009798:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800979a:	e00c      	b.n	80097b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800979c:	4b21      	ldr	r3, [pc, #132]	@ (8009824 <UART_SetConfig+0x92c>)
 800979e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097a0:	e009      	b.n	80097b6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80097a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097a8:	e005      	b.n	80097b6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80097aa:	2300      	movs	r3, #0
 80097ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80097ae:	2301      	movs	r3, #1
 80097b0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80097b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80097b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	f000 80e7 	beq.w	800998c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097c2:	4a19      	ldr	r2, [pc, #100]	@ (8009828 <UART_SetConfig+0x930>)
 80097c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097c8:	461a      	mov	r2, r3
 80097ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80097d0:	005a      	lsls	r2, r3, #1
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	685b      	ldr	r3, [r3, #4]
 80097d6:	085b      	lsrs	r3, r3, #1
 80097d8:	441a      	add	r2, r3
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	fbb2 f3f3 	udiv	r3, r2, r3
 80097e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097e6:	2b0f      	cmp	r3, #15
 80097e8:	d916      	bls.n	8009818 <UART_SetConfig+0x920>
 80097ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097f0:	d212      	bcs.n	8009818 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80097f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097f4:	b29b      	uxth	r3, r3
 80097f6:	f023 030f 	bic.w	r3, r3, #15
 80097fa:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80097fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097fe:	085b      	lsrs	r3, r3, #1
 8009800:	b29b      	uxth	r3, r3
 8009802:	f003 0307 	and.w	r3, r3, #7
 8009806:	b29a      	uxth	r2, r3
 8009808:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800980a:	4313      	orrs	r3, r2
 800980c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009814:	60da      	str	r2, [r3, #12]
 8009816:	e0b9      	b.n	800998c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009818:	2301      	movs	r3, #1
 800981a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800981e:	e0b5      	b.n	800998c <UART_SetConfig+0xa94>
 8009820:	03d09000 	.word	0x03d09000
 8009824:	003d0900 	.word	0x003d0900
 8009828:	08012148 	.word	0x08012148
 800982c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8009830:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009834:	2b20      	cmp	r3, #32
 8009836:	dc49      	bgt.n	80098cc <UART_SetConfig+0x9d4>
 8009838:	2b00      	cmp	r3, #0
 800983a:	db7c      	blt.n	8009936 <UART_SetConfig+0xa3e>
 800983c:	2b20      	cmp	r3, #32
 800983e:	d87a      	bhi.n	8009936 <UART_SetConfig+0xa3e>
 8009840:	a201      	add	r2, pc, #4	@ (adr r2, 8009848 <UART_SetConfig+0x950>)
 8009842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009846:	bf00      	nop
 8009848:	080098d3 	.word	0x080098d3
 800984c:	080098db 	.word	0x080098db
 8009850:	08009937 	.word	0x08009937
 8009854:	08009937 	.word	0x08009937
 8009858:	080098e3 	.word	0x080098e3
 800985c:	08009937 	.word	0x08009937
 8009860:	08009937 	.word	0x08009937
 8009864:	08009937 	.word	0x08009937
 8009868:	080098f3 	.word	0x080098f3
 800986c:	08009937 	.word	0x08009937
 8009870:	08009937 	.word	0x08009937
 8009874:	08009937 	.word	0x08009937
 8009878:	08009937 	.word	0x08009937
 800987c:	08009937 	.word	0x08009937
 8009880:	08009937 	.word	0x08009937
 8009884:	08009937 	.word	0x08009937
 8009888:	08009903 	.word	0x08009903
 800988c:	08009937 	.word	0x08009937
 8009890:	08009937 	.word	0x08009937
 8009894:	08009937 	.word	0x08009937
 8009898:	08009937 	.word	0x08009937
 800989c:	08009937 	.word	0x08009937
 80098a0:	08009937 	.word	0x08009937
 80098a4:	08009937 	.word	0x08009937
 80098a8:	08009937 	.word	0x08009937
 80098ac:	08009937 	.word	0x08009937
 80098b0:	08009937 	.word	0x08009937
 80098b4:	08009937 	.word	0x08009937
 80098b8:	08009937 	.word	0x08009937
 80098bc:	08009937 	.word	0x08009937
 80098c0:	08009937 	.word	0x08009937
 80098c4:	08009937 	.word	0x08009937
 80098c8:	08009929 	.word	0x08009929
 80098cc:	2b40      	cmp	r3, #64	@ 0x40
 80098ce:	d02e      	beq.n	800992e <UART_SetConfig+0xa36>
 80098d0:	e031      	b.n	8009936 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80098d2:	f7fb fb2d 	bl	8004f30 <HAL_RCC_GetPCLK1Freq>
 80098d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80098d8:	e033      	b.n	8009942 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80098da:	f7fb fb3f 	bl	8004f5c <HAL_RCC_GetPCLK2Freq>
 80098de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80098e0:	e02f      	b.n	8009942 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80098e6:	4618      	mov	r0, r3
 80098e8:	f7fc fdb0 	bl	800644c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80098ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80098f0:	e027      	b.n	8009942 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80098f2:	f107 0318 	add.w	r3, r7, #24
 80098f6:	4618      	mov	r0, r3
 80098f8:	f7fc fefc 	bl	80066f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80098fc:	69fb      	ldr	r3, [r7, #28]
 80098fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009900:	e01f      	b.n	8009942 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009902:	4b2d      	ldr	r3, [pc, #180]	@ (80099b8 <UART_SetConfig+0xac0>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	f003 0320 	and.w	r3, r3, #32
 800990a:	2b00      	cmp	r3, #0
 800990c:	d009      	beq.n	8009922 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800990e:	4b2a      	ldr	r3, [pc, #168]	@ (80099b8 <UART_SetConfig+0xac0>)
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	08db      	lsrs	r3, r3, #3
 8009914:	f003 0303 	and.w	r3, r3, #3
 8009918:	4a28      	ldr	r2, [pc, #160]	@ (80099bc <UART_SetConfig+0xac4>)
 800991a:	fa22 f303 	lsr.w	r3, r2, r3
 800991e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009920:	e00f      	b.n	8009942 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8009922:	4b26      	ldr	r3, [pc, #152]	@ (80099bc <UART_SetConfig+0xac4>)
 8009924:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009926:	e00c      	b.n	8009942 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009928:	4b25      	ldr	r3, [pc, #148]	@ (80099c0 <UART_SetConfig+0xac8>)
 800992a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800992c:	e009      	b.n	8009942 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800992e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009932:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009934:	e005      	b.n	8009942 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8009936:	2300      	movs	r3, #0
 8009938:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800993a:	2301      	movs	r3, #1
 800993c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009940:	bf00      	nop
    }

    if (pclk != 0U)
 8009942:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009944:	2b00      	cmp	r3, #0
 8009946:	d021      	beq.n	800998c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800994c:	4a1d      	ldr	r2, [pc, #116]	@ (80099c4 <UART_SetConfig+0xacc>)
 800994e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009952:	461a      	mov	r2, r3
 8009954:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009956:	fbb3 f2f2 	udiv	r2, r3, r2
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	685b      	ldr	r3, [r3, #4]
 800995e:	085b      	lsrs	r3, r3, #1
 8009960:	441a      	add	r2, r3
 8009962:	697b      	ldr	r3, [r7, #20]
 8009964:	685b      	ldr	r3, [r3, #4]
 8009966:	fbb2 f3f3 	udiv	r3, r2, r3
 800996a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800996c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800996e:	2b0f      	cmp	r3, #15
 8009970:	d909      	bls.n	8009986 <UART_SetConfig+0xa8e>
 8009972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009974:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009978:	d205      	bcs.n	8009986 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800997a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800997c:	b29a      	uxth	r2, r3
 800997e:	697b      	ldr	r3, [r7, #20]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	60da      	str	r2, [r3, #12]
 8009984:	e002      	b.n	800998c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009986:	2301      	movs	r3, #1
 8009988:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	2201      	movs	r2, #1
 8009990:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009994:	697b      	ldr	r3, [r7, #20]
 8009996:	2201      	movs	r2, #1
 8009998:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800999c:	697b      	ldr	r3, [r7, #20]
 800999e:	2200      	movs	r2, #0
 80099a0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80099a2:	697b      	ldr	r3, [r7, #20]
 80099a4:	2200      	movs	r2, #0
 80099a6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80099a8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80099ac:	4618      	mov	r0, r3
 80099ae:	3748      	adds	r7, #72	@ 0x48
 80099b0:	46bd      	mov	sp, r7
 80099b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80099b6:	bf00      	nop
 80099b8:	58024400 	.word	0x58024400
 80099bc:	03d09000 	.word	0x03d09000
 80099c0:	003d0900 	.word	0x003d0900
 80099c4:	08012148 	.word	0x08012148

080099c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80099c8:	b480      	push	{r7}
 80099ca:	b083      	sub	sp, #12
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099d4:	f003 0308 	and.w	r3, r3, #8
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d00a      	beq.n	80099f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	685b      	ldr	r3, [r3, #4]
 80099e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	430a      	orrs	r2, r1
 80099f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099f6:	f003 0301 	and.w	r3, r3, #1
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d00a      	beq.n	8009a14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	685b      	ldr	r3, [r3, #4]
 8009a04:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	430a      	orrs	r2, r1
 8009a12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a18:	f003 0302 	and.w	r3, r3, #2
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d00a      	beq.n	8009a36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	685b      	ldr	r3, [r3, #4]
 8009a26:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	430a      	orrs	r2, r1
 8009a34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a3a:	f003 0304 	and.w	r3, r3, #4
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d00a      	beq.n	8009a58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	685b      	ldr	r3, [r3, #4]
 8009a48:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	430a      	orrs	r2, r1
 8009a56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a5c:	f003 0310 	and.w	r3, r3, #16
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d00a      	beq.n	8009a7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	689b      	ldr	r3, [r3, #8]
 8009a6a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	430a      	orrs	r2, r1
 8009a78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a7e:	f003 0320 	and.w	r3, r3, #32
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d00a      	beq.n	8009a9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	689b      	ldr	r3, [r3, #8]
 8009a8c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	430a      	orrs	r2, r1
 8009a9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d01a      	beq.n	8009ade <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	685b      	ldr	r3, [r3, #4]
 8009aae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	430a      	orrs	r2, r1
 8009abc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ac2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009ac6:	d10a      	bne.n	8009ade <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	430a      	orrs	r2, r1
 8009adc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d00a      	beq.n	8009b00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	430a      	orrs	r2, r1
 8009afe:	605a      	str	r2, [r3, #4]
  }
}
 8009b00:	bf00      	nop
 8009b02:	370c      	adds	r7, #12
 8009b04:	46bd      	mov	sp, r7
 8009b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0a:	4770      	bx	lr

08009b0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b098      	sub	sp, #96	@ 0x60
 8009b10:	af02      	add	r7, sp, #8
 8009b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2200      	movs	r2, #0
 8009b18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009b1c:	f7f9 f976 	bl	8002e0c <HAL_GetTick>
 8009b20:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f003 0308 	and.w	r3, r3, #8
 8009b2c:	2b08      	cmp	r3, #8
 8009b2e:	d12f      	bne.n	8009b90 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b30:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009b34:	9300      	str	r3, [sp, #0]
 8009b36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b38:	2200      	movs	r2, #0
 8009b3a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	f000 f88e 	bl	8009c60 <UART_WaitOnFlagUntilTimeout>
 8009b44:	4603      	mov	r3, r0
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d022      	beq.n	8009b90 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b52:	e853 3f00 	ldrex	r3, [r3]
 8009b56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	461a      	mov	r2, r3
 8009b66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b68:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b6a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009b6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b70:	e841 2300 	strex	r3, r2, [r1]
 8009b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009b76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d1e6      	bne.n	8009b4a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2220      	movs	r2, #32
 8009b80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2200      	movs	r2, #0
 8009b88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b8c:	2303      	movs	r3, #3
 8009b8e:	e063      	b.n	8009c58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f003 0304 	and.w	r3, r3, #4
 8009b9a:	2b04      	cmp	r3, #4
 8009b9c:	d149      	bne.n	8009c32 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b9e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009ba2:	9300      	str	r3, [sp, #0]
 8009ba4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	f000 f857 	bl	8009c60 <UART_WaitOnFlagUntilTimeout>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d03c      	beq.n	8009c32 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bc0:	e853 3f00 	ldrex	r3, [r3]
 8009bc4:	623b      	str	r3, [r7, #32]
   return(result);
 8009bc6:	6a3b      	ldr	r3, [r7, #32]
 8009bc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009bcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	461a      	mov	r2, r3
 8009bd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bd6:	633b      	str	r3, [r7, #48]	@ 0x30
 8009bd8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009bdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bde:	e841 2300 	strex	r3, r2, [r1]
 8009be2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d1e6      	bne.n	8009bb8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	3308      	adds	r3, #8
 8009bf0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bf2:	693b      	ldr	r3, [r7, #16]
 8009bf4:	e853 3f00 	ldrex	r3, [r3]
 8009bf8:	60fb      	str	r3, [r7, #12]
   return(result);
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	f023 0301 	bic.w	r3, r3, #1
 8009c00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	3308      	adds	r3, #8
 8009c08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c0a:	61fa      	str	r2, [r7, #28]
 8009c0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c0e:	69b9      	ldr	r1, [r7, #24]
 8009c10:	69fa      	ldr	r2, [r7, #28]
 8009c12:	e841 2300 	strex	r3, r2, [r1]
 8009c16:	617b      	str	r3, [r7, #20]
   return(result);
 8009c18:	697b      	ldr	r3, [r7, #20]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d1e5      	bne.n	8009bea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2220      	movs	r2, #32
 8009c22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c2e:	2303      	movs	r3, #3
 8009c30:	e012      	b.n	8009c58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2220      	movs	r2, #32
 8009c36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2220      	movs	r2, #32
 8009c3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2200      	movs	r2, #0
 8009c46:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2200      	movs	r2, #0
 8009c52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c56:	2300      	movs	r3, #0
}
 8009c58:	4618      	mov	r0, r3
 8009c5a:	3758      	adds	r7, #88	@ 0x58
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	bd80      	pop	{r7, pc}

08009c60 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b084      	sub	sp, #16
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	60f8      	str	r0, [r7, #12]
 8009c68:	60b9      	str	r1, [r7, #8]
 8009c6a:	603b      	str	r3, [r7, #0]
 8009c6c:	4613      	mov	r3, r2
 8009c6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c70:	e04f      	b.n	8009d12 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c72:	69bb      	ldr	r3, [r7, #24]
 8009c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c78:	d04b      	beq.n	8009d12 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c7a:	f7f9 f8c7 	bl	8002e0c <HAL_GetTick>
 8009c7e:	4602      	mov	r2, r0
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	1ad3      	subs	r3, r2, r3
 8009c84:	69ba      	ldr	r2, [r7, #24]
 8009c86:	429a      	cmp	r2, r3
 8009c88:	d302      	bcc.n	8009c90 <UART_WaitOnFlagUntilTimeout+0x30>
 8009c8a:	69bb      	ldr	r3, [r7, #24]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d101      	bne.n	8009c94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009c90:	2303      	movs	r3, #3
 8009c92:	e04e      	b.n	8009d32 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	f003 0304 	and.w	r3, r3, #4
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d037      	beq.n	8009d12 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009ca2:	68bb      	ldr	r3, [r7, #8]
 8009ca4:	2b80      	cmp	r3, #128	@ 0x80
 8009ca6:	d034      	beq.n	8009d12 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	2b40      	cmp	r3, #64	@ 0x40
 8009cac:	d031      	beq.n	8009d12 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	69db      	ldr	r3, [r3, #28]
 8009cb4:	f003 0308 	and.w	r3, r3, #8
 8009cb8:	2b08      	cmp	r3, #8
 8009cba:	d110      	bne.n	8009cde <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	2208      	movs	r2, #8
 8009cc2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009cc4:	68f8      	ldr	r0, [r7, #12]
 8009cc6:	f000 f839 	bl	8009d3c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	2208      	movs	r2, #8
 8009cce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009cda:	2301      	movs	r3, #1
 8009cdc:	e029      	b.n	8009d32 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	69db      	ldr	r3, [r3, #28]
 8009ce4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009ce8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009cec:	d111      	bne.n	8009d12 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009cf6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009cf8:	68f8      	ldr	r0, [r7, #12]
 8009cfa:	f000 f81f 	bl	8009d3c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	2220      	movs	r2, #32
 8009d02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009d0e:	2303      	movs	r3, #3
 8009d10:	e00f      	b.n	8009d32 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	69da      	ldr	r2, [r3, #28]
 8009d18:	68bb      	ldr	r3, [r7, #8]
 8009d1a:	4013      	ands	r3, r2
 8009d1c:	68ba      	ldr	r2, [r7, #8]
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	bf0c      	ite	eq
 8009d22:	2301      	moveq	r3, #1
 8009d24:	2300      	movne	r3, #0
 8009d26:	b2db      	uxtb	r3, r3
 8009d28:	461a      	mov	r2, r3
 8009d2a:	79fb      	ldrb	r3, [r7, #7]
 8009d2c:	429a      	cmp	r2, r3
 8009d2e:	d0a0      	beq.n	8009c72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009d30:	2300      	movs	r3, #0
}
 8009d32:	4618      	mov	r0, r3
 8009d34:	3710      	adds	r7, #16
 8009d36:	46bd      	mov	sp, r7
 8009d38:	bd80      	pop	{r7, pc}
	...

08009d3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	b095      	sub	sp, #84	@ 0x54
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d4c:	e853 3f00 	ldrex	r3, [r3]
 8009d50:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	461a      	mov	r2, r3
 8009d60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d62:	643b      	str	r3, [r7, #64]	@ 0x40
 8009d64:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d66:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009d68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009d6a:	e841 2300 	strex	r3, r2, [r1]
 8009d6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d1e6      	bne.n	8009d44 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	3308      	adds	r3, #8
 8009d7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d7e:	6a3b      	ldr	r3, [r7, #32]
 8009d80:	e853 3f00 	ldrex	r3, [r3]
 8009d84:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d86:	69fa      	ldr	r2, [r7, #28]
 8009d88:	4b1e      	ldr	r3, [pc, #120]	@ (8009e04 <UART_EndRxTransfer+0xc8>)
 8009d8a:	4013      	ands	r3, r2
 8009d8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	3308      	adds	r3, #8
 8009d94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009d98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009d9e:	e841 2300 	strex	r3, r2, [r1]
 8009da2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d1e5      	bne.n	8009d76 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dae:	2b01      	cmp	r3, #1
 8009db0:	d118      	bne.n	8009de4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	e853 3f00 	ldrex	r3, [r3]
 8009dbe:	60bb      	str	r3, [r7, #8]
   return(result);
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	f023 0310 	bic.w	r3, r3, #16
 8009dc6:	647b      	str	r3, [r7, #68]	@ 0x44
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	461a      	mov	r2, r3
 8009dce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009dd0:	61bb      	str	r3, [r7, #24]
 8009dd2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd4:	6979      	ldr	r1, [r7, #20]
 8009dd6:	69ba      	ldr	r2, [r7, #24]
 8009dd8:	e841 2300 	strex	r3, r2, [r1]
 8009ddc:	613b      	str	r3, [r7, #16]
   return(result);
 8009dde:	693b      	ldr	r3, [r7, #16]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d1e6      	bne.n	8009db2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2220      	movs	r2, #32
 8009de8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2200      	movs	r2, #0
 8009df0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2200      	movs	r2, #0
 8009df6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009df8:	bf00      	nop
 8009dfa:	3754      	adds	r7, #84	@ 0x54
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e02:	4770      	bx	lr
 8009e04:	effffffe 	.word	0xeffffffe

08009e08 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b084      	sub	sp, #16
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e14:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	2200      	movs	r2, #0
 8009e1a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009e24:	68f8      	ldr	r0, [r7, #12]
 8009e26:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e28:	bf00      	nop
 8009e2a:	3710      	adds	r7, #16
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}

08009e30 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b088      	sub	sp, #32
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	e853 3f00 	ldrex	r3, [r3]
 8009e44:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e4c:	61fb      	str	r3, [r7, #28]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	461a      	mov	r2, r3
 8009e54:	69fb      	ldr	r3, [r7, #28]
 8009e56:	61bb      	str	r3, [r7, #24]
 8009e58:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e5a:	6979      	ldr	r1, [r7, #20]
 8009e5c:	69ba      	ldr	r2, [r7, #24]
 8009e5e:	e841 2300 	strex	r3, r2, [r1]
 8009e62:	613b      	str	r3, [r7, #16]
   return(result);
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d1e6      	bne.n	8009e38 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	2220      	movs	r2, #32
 8009e6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	2200      	movs	r2, #0
 8009e76:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e82:	bf00      	nop
 8009e84:	3720      	adds	r7, #32
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}

08009e8a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009e8a:	b480      	push	{r7}
 8009e8c:	b083      	sub	sp, #12
 8009e8e:	af00      	add	r7, sp, #0
 8009e90:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009e92:	bf00      	nop
 8009e94:	370c      	adds	r7, #12
 8009e96:	46bd      	mov	sp, r7
 8009e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9c:	4770      	bx	lr

08009e9e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009e9e:	b480      	push	{r7}
 8009ea0:	b083      	sub	sp, #12
 8009ea2:	af00      	add	r7, sp, #0
 8009ea4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009ea6:	bf00      	nop
 8009ea8:	370c      	adds	r7, #12
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb0:	4770      	bx	lr

08009eb2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009eb2:	b480      	push	{r7}
 8009eb4:	b083      	sub	sp, #12
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009eba:	bf00      	nop
 8009ebc:	370c      	adds	r7, #12
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec4:	4770      	bx	lr

08009ec6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009ec6:	b480      	push	{r7}
 8009ec8:	b085      	sub	sp, #20
 8009eca:	af00      	add	r7, sp, #0
 8009ecc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009ed4:	2b01      	cmp	r3, #1
 8009ed6:	d101      	bne.n	8009edc <HAL_UARTEx_DisableFifoMode+0x16>
 8009ed8:	2302      	movs	r3, #2
 8009eda:	e027      	b.n	8009f2c <HAL_UARTEx_DisableFifoMode+0x66>
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2201      	movs	r2, #1
 8009ee0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2224      	movs	r2, #36	@ 0x24
 8009ee8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	681a      	ldr	r2, [r3, #0]
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	f022 0201 	bic.w	r2, r2, #1
 8009f02:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009f0a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2200      	movs	r2, #0
 8009f10:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	68fa      	ldr	r2, [r7, #12]
 8009f18:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2220      	movs	r2, #32
 8009f1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2200      	movs	r2, #0
 8009f26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009f2a:	2300      	movs	r3, #0
}
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	3714      	adds	r7, #20
 8009f30:	46bd      	mov	sp, r7
 8009f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f36:	4770      	bx	lr

08009f38 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b084      	sub	sp, #16
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
 8009f40:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009f48:	2b01      	cmp	r3, #1
 8009f4a:	d101      	bne.n	8009f50 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009f4c:	2302      	movs	r3, #2
 8009f4e:	e02d      	b.n	8009fac <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2201      	movs	r2, #1
 8009f54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2224      	movs	r2, #36	@ 0x24
 8009f5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	681a      	ldr	r2, [r3, #0]
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	f022 0201 	bic.w	r2, r2, #1
 8009f76:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	689b      	ldr	r3, [r3, #8]
 8009f7e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	683a      	ldr	r2, [r7, #0]
 8009f88:	430a      	orrs	r2, r1
 8009f8a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f8c:	6878      	ldr	r0, [r7, #4]
 8009f8e:	f000 f84f 	bl	800a030 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	68fa      	ldr	r2, [r7, #12]
 8009f98:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	2220      	movs	r2, #32
 8009f9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2200      	movs	r2, #0
 8009fa6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009faa:	2300      	movs	r3, #0
}
 8009fac:	4618      	mov	r0, r3
 8009fae:	3710      	adds	r7, #16
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bd80      	pop	{r7, pc}

08009fb4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b084      	sub	sp, #16
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
 8009fbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	d101      	bne.n	8009fcc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009fc8:	2302      	movs	r3, #2
 8009fca:	e02d      	b.n	800a028 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	2224      	movs	r2, #36	@ 0x24
 8009fd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	681a      	ldr	r2, [r3, #0]
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f022 0201 	bic.w	r2, r2, #1
 8009ff2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	689b      	ldr	r3, [r3, #8]
 8009ffa:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	683a      	ldr	r2, [r7, #0]
 800a004:	430a      	orrs	r2, r1
 800a006:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a008:	6878      	ldr	r0, [r7, #4]
 800a00a:	f000 f811 	bl	800a030 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	68fa      	ldr	r2, [r7, #12]
 800a014:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2220      	movs	r2, #32
 800a01a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	2200      	movs	r2, #0
 800a022:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a026:	2300      	movs	r3, #0
}
 800a028:	4618      	mov	r0, r3
 800a02a:	3710      	adds	r7, #16
 800a02c:	46bd      	mov	sp, r7
 800a02e:	bd80      	pop	{r7, pc}

0800a030 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a030:	b480      	push	{r7}
 800a032:	b085      	sub	sp, #20
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d108      	bne.n	800a052 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2201      	movs	r2, #1
 800a044:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	2201      	movs	r2, #1
 800a04c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a050:	e031      	b.n	800a0b6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a052:	2310      	movs	r3, #16
 800a054:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a056:	2310      	movs	r3, #16
 800a058:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	689b      	ldr	r3, [r3, #8]
 800a060:	0e5b      	lsrs	r3, r3, #25
 800a062:	b2db      	uxtb	r3, r3
 800a064:	f003 0307 	and.w	r3, r3, #7
 800a068:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	689b      	ldr	r3, [r3, #8]
 800a070:	0f5b      	lsrs	r3, r3, #29
 800a072:	b2db      	uxtb	r3, r3
 800a074:	f003 0307 	and.w	r3, r3, #7
 800a078:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a07a:	7bbb      	ldrb	r3, [r7, #14]
 800a07c:	7b3a      	ldrb	r2, [r7, #12]
 800a07e:	4911      	ldr	r1, [pc, #68]	@ (800a0c4 <UARTEx_SetNbDataToProcess+0x94>)
 800a080:	5c8a      	ldrb	r2, [r1, r2]
 800a082:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a086:	7b3a      	ldrb	r2, [r7, #12]
 800a088:	490f      	ldr	r1, [pc, #60]	@ (800a0c8 <UARTEx_SetNbDataToProcess+0x98>)
 800a08a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a08c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a090:	b29a      	uxth	r2, r3
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a098:	7bfb      	ldrb	r3, [r7, #15]
 800a09a:	7b7a      	ldrb	r2, [r7, #13]
 800a09c:	4909      	ldr	r1, [pc, #36]	@ (800a0c4 <UARTEx_SetNbDataToProcess+0x94>)
 800a09e:	5c8a      	ldrb	r2, [r1, r2]
 800a0a0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a0a4:	7b7a      	ldrb	r2, [r7, #13]
 800a0a6:	4908      	ldr	r1, [pc, #32]	@ (800a0c8 <UARTEx_SetNbDataToProcess+0x98>)
 800a0a8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a0aa:	fb93 f3f2 	sdiv	r3, r3, r2
 800a0ae:	b29a      	uxth	r2, r3
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a0b6:	bf00      	nop
 800a0b8:	3714      	adds	r7, #20
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c0:	4770      	bx	lr
 800a0c2:	bf00      	nop
 800a0c4:	08012160 	.word	0x08012160
 800a0c8:	08012168 	.word	0x08012168

0800a0cc <__NVIC_SetPriority>:
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	b083      	sub	sp, #12
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	6039      	str	r1, [r7, #0]
 800a0d6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800a0d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	db0a      	blt.n	800a0f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	b2da      	uxtb	r2, r3
 800a0e4:	490c      	ldr	r1, [pc, #48]	@ (800a118 <__NVIC_SetPriority+0x4c>)
 800a0e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a0ea:	0112      	lsls	r2, r2, #4
 800a0ec:	b2d2      	uxtb	r2, r2
 800a0ee:	440b      	add	r3, r1
 800a0f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800a0f4:	e00a      	b.n	800a10c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	b2da      	uxtb	r2, r3
 800a0fa:	4908      	ldr	r1, [pc, #32]	@ (800a11c <__NVIC_SetPriority+0x50>)
 800a0fc:	88fb      	ldrh	r3, [r7, #6]
 800a0fe:	f003 030f 	and.w	r3, r3, #15
 800a102:	3b04      	subs	r3, #4
 800a104:	0112      	lsls	r2, r2, #4
 800a106:	b2d2      	uxtb	r2, r2
 800a108:	440b      	add	r3, r1
 800a10a:	761a      	strb	r2, [r3, #24]
}
 800a10c:	bf00      	nop
 800a10e:	370c      	adds	r7, #12
 800a110:	46bd      	mov	sp, r7
 800a112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a116:	4770      	bx	lr
 800a118:	e000e100 	.word	0xe000e100
 800a11c:	e000ed00 	.word	0xe000ed00

0800a120 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a120:	b580      	push	{r7, lr}
 800a122:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a124:	4b05      	ldr	r3, [pc, #20]	@ (800a13c <SysTick_Handler+0x1c>)
 800a126:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a128:	f002 fae0 	bl	800c6ec <xTaskGetSchedulerState>
 800a12c:	4603      	mov	r3, r0
 800a12e:	2b01      	cmp	r3, #1
 800a130:	d001      	beq.n	800a136 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a132:	f003 f9d9 	bl	800d4e8 <xPortSysTickHandler>
  }
}
 800a136:	bf00      	nop
 800a138:	bd80      	pop	{r7, pc}
 800a13a:	bf00      	nop
 800a13c:	e000e010 	.word	0xe000e010

0800a140 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a140:	b580      	push	{r7, lr}
 800a142:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a144:	2100      	movs	r1, #0
 800a146:	f06f 0004 	mvn.w	r0, #4
 800a14a:	f7ff ffbf 	bl	800a0cc <__NVIC_SetPriority>
#endif
}
 800a14e:	bf00      	nop
 800a150:	bd80      	pop	{r7, pc}
	...

0800a154 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a154:	b480      	push	{r7}
 800a156:	b083      	sub	sp, #12
 800a158:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a15a:	f3ef 8305 	mrs	r3, IPSR
 800a15e:	603b      	str	r3, [r7, #0]
  return(result);
 800a160:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a162:	2b00      	cmp	r3, #0
 800a164:	d003      	beq.n	800a16e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a166:	f06f 0305 	mvn.w	r3, #5
 800a16a:	607b      	str	r3, [r7, #4]
 800a16c:	e00c      	b.n	800a188 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a16e:	4b0a      	ldr	r3, [pc, #40]	@ (800a198 <osKernelInitialize+0x44>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d105      	bne.n	800a182 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a176:	4b08      	ldr	r3, [pc, #32]	@ (800a198 <osKernelInitialize+0x44>)
 800a178:	2201      	movs	r2, #1
 800a17a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a17c:	2300      	movs	r3, #0
 800a17e:	607b      	str	r3, [r7, #4]
 800a180:	e002      	b.n	800a188 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a182:	f04f 33ff 	mov.w	r3, #4294967295
 800a186:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a188:	687b      	ldr	r3, [r7, #4]
}
 800a18a:	4618      	mov	r0, r3
 800a18c:	370c      	adds	r7, #12
 800a18e:	46bd      	mov	sp, r7
 800a190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a194:	4770      	bx	lr
 800a196:	bf00      	nop
 800a198:	2400092c 	.word	0x2400092c

0800a19c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b082      	sub	sp, #8
 800a1a0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a1a2:	f3ef 8305 	mrs	r3, IPSR
 800a1a6:	603b      	str	r3, [r7, #0]
  return(result);
 800a1a8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d003      	beq.n	800a1b6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800a1ae:	f06f 0305 	mvn.w	r3, #5
 800a1b2:	607b      	str	r3, [r7, #4]
 800a1b4:	e010      	b.n	800a1d8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a1b6:	4b0b      	ldr	r3, [pc, #44]	@ (800a1e4 <osKernelStart+0x48>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	2b01      	cmp	r3, #1
 800a1bc:	d109      	bne.n	800a1d2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a1be:	f7ff ffbf 	bl	800a140 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a1c2:	4b08      	ldr	r3, [pc, #32]	@ (800a1e4 <osKernelStart+0x48>)
 800a1c4:	2202      	movs	r2, #2
 800a1c6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a1c8:	f001 fe2c 	bl	800be24 <vTaskStartScheduler>
      stat = osOK;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	607b      	str	r3, [r7, #4]
 800a1d0:	e002      	b.n	800a1d8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a1d2:	f04f 33ff 	mov.w	r3, #4294967295
 800a1d6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a1d8:	687b      	ldr	r3, [r7, #4]
}
 800a1da:	4618      	mov	r0, r3
 800a1dc:	3708      	adds	r7, #8
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}
 800a1e2:	bf00      	nop
 800a1e4:	2400092c 	.word	0x2400092c

0800a1e8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b08e      	sub	sp, #56	@ 0x38
 800a1ec:	af04      	add	r7, sp, #16
 800a1ee:	60f8      	str	r0, [r7, #12]
 800a1f0:	60b9      	str	r1, [r7, #8]
 800a1f2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a1f8:	f3ef 8305 	mrs	r3, IPSR
 800a1fc:	617b      	str	r3, [r7, #20]
  return(result);
 800a1fe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a200:	2b00      	cmp	r3, #0
 800a202:	d17e      	bne.n	800a302 <osThreadNew+0x11a>
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d07b      	beq.n	800a302 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a20a:	2380      	movs	r3, #128	@ 0x80
 800a20c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a20e:	2318      	movs	r3, #24
 800a210:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a212:	2300      	movs	r3, #0
 800a214:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800a216:	f04f 33ff 	mov.w	r3, #4294967295
 800a21a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d045      	beq.n	800a2ae <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d002      	beq.n	800a230 <osThreadNew+0x48>
        name = attr->name;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	699b      	ldr	r3, [r3, #24]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d002      	beq.n	800a23e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	699b      	ldr	r3, [r3, #24]
 800a23c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a23e:	69fb      	ldr	r3, [r7, #28]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d008      	beq.n	800a256 <osThreadNew+0x6e>
 800a244:	69fb      	ldr	r3, [r7, #28]
 800a246:	2b38      	cmp	r3, #56	@ 0x38
 800a248:	d805      	bhi.n	800a256 <osThreadNew+0x6e>
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	685b      	ldr	r3, [r3, #4]
 800a24e:	f003 0301 	and.w	r3, r3, #1
 800a252:	2b00      	cmp	r3, #0
 800a254:	d001      	beq.n	800a25a <osThreadNew+0x72>
        return (NULL);
 800a256:	2300      	movs	r3, #0
 800a258:	e054      	b.n	800a304 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	695b      	ldr	r3, [r3, #20]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d003      	beq.n	800a26a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	695b      	ldr	r3, [r3, #20]
 800a266:	089b      	lsrs	r3, r3, #2
 800a268:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	689b      	ldr	r3, [r3, #8]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d00e      	beq.n	800a290 <osThreadNew+0xa8>
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	68db      	ldr	r3, [r3, #12]
 800a276:	2ba7      	cmp	r3, #167	@ 0xa7
 800a278:	d90a      	bls.n	800a290 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d006      	beq.n	800a290 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	695b      	ldr	r3, [r3, #20]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d002      	beq.n	800a290 <osThreadNew+0xa8>
        mem = 1;
 800a28a:	2301      	movs	r3, #1
 800a28c:	61bb      	str	r3, [r7, #24]
 800a28e:	e010      	b.n	800a2b2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	689b      	ldr	r3, [r3, #8]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d10c      	bne.n	800a2b2 <osThreadNew+0xca>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	68db      	ldr	r3, [r3, #12]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d108      	bne.n	800a2b2 <osThreadNew+0xca>
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	691b      	ldr	r3, [r3, #16]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d104      	bne.n	800a2b2 <osThreadNew+0xca>
          mem = 0;
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	61bb      	str	r3, [r7, #24]
 800a2ac:	e001      	b.n	800a2b2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a2b2:	69bb      	ldr	r3, [r7, #24]
 800a2b4:	2b01      	cmp	r3, #1
 800a2b6:	d110      	bne.n	800a2da <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a2bc:	687a      	ldr	r2, [r7, #4]
 800a2be:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a2c0:	9202      	str	r2, [sp, #8]
 800a2c2:	9301      	str	r3, [sp, #4]
 800a2c4:	69fb      	ldr	r3, [r7, #28]
 800a2c6:	9300      	str	r3, [sp, #0]
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	6a3a      	ldr	r2, [r7, #32]
 800a2cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a2ce:	68f8      	ldr	r0, [r7, #12]
 800a2d0:	f001 faac 	bl	800b82c <xTaskCreateStatic>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	613b      	str	r3, [r7, #16]
 800a2d8:	e013      	b.n	800a302 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a2da:	69bb      	ldr	r3, [r7, #24]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d110      	bne.n	800a302 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a2e0:	6a3b      	ldr	r3, [r7, #32]
 800a2e2:	b29a      	uxth	r2, r3
 800a2e4:	f107 0310 	add.w	r3, r7, #16
 800a2e8:	9301      	str	r3, [sp, #4]
 800a2ea:	69fb      	ldr	r3, [r7, #28]
 800a2ec:	9300      	str	r3, [sp, #0]
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a2f2:	68f8      	ldr	r0, [r7, #12]
 800a2f4:	f001 fafa 	bl	800b8ec <xTaskCreate>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	2b01      	cmp	r3, #1
 800a2fc:	d001      	beq.n	800a302 <osThreadNew+0x11a>
            hTask = NULL;
 800a2fe:	2300      	movs	r3, #0
 800a300:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a302:	693b      	ldr	r3, [r7, #16]
}
 800a304:	4618      	mov	r0, r3
 800a306:	3728      	adds	r7, #40	@ 0x28
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}

0800a30c <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b086      	sub	sp, #24
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a318:	f3ef 8305 	mrs	r3, IPSR
 800a31c:	60fb      	str	r3, [r7, #12]
  return(result);
 800a31e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a320:	2b00      	cmp	r3, #0
 800a322:	d003      	beq.n	800a32c <osThreadSuspend+0x20>
    stat = osErrorISR;
 800a324:	f06f 0305 	mvn.w	r3, #5
 800a328:	617b      	str	r3, [r7, #20]
 800a32a:	e00b      	b.n	800a344 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d103      	bne.n	800a33a <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 800a332:	f06f 0303 	mvn.w	r3, #3
 800a336:	617b      	str	r3, [r7, #20]
 800a338:	e004      	b.n	800a344 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 800a33a:	2300      	movs	r3, #0
 800a33c:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 800a33e:	6938      	ldr	r0, [r7, #16]
 800a340:	f001 fc68 	bl	800bc14 <vTaskSuspend>
  }

  return (stat);
 800a344:	697b      	ldr	r3, [r7, #20]
}
 800a346:	4618      	mov	r0, r3
 800a348:	3718      	adds	r7, #24
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}

0800a34e <osThreadResume>:

osStatus_t osThreadResume (osThreadId_t thread_id) {
 800a34e:	b580      	push	{r7, lr}
 800a350:	b086      	sub	sp, #24
 800a352:	af00      	add	r7, sp, #0
 800a354:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a35a:	f3ef 8305 	mrs	r3, IPSR
 800a35e:	60fb      	str	r3, [r7, #12]
  return(result);
 800a360:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a362:	2b00      	cmp	r3, #0
 800a364:	d003      	beq.n	800a36e <osThreadResume+0x20>
    stat = osErrorISR;
 800a366:	f06f 0305 	mvn.w	r3, #5
 800a36a:	617b      	str	r3, [r7, #20]
 800a36c:	e00b      	b.n	800a386 <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 800a36e:	693b      	ldr	r3, [r7, #16]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d103      	bne.n	800a37c <osThreadResume+0x2e>
    stat = osErrorParameter;
 800a374:	f06f 0303 	mvn.w	r3, #3
 800a378:	617b      	str	r3, [r7, #20]
 800a37a:	e004      	b.n	800a386 <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 800a37c:	2300      	movs	r3, #0
 800a37e:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 800a380:	6938      	ldr	r0, [r7, #16]
 800a382:	f001 fcef 	bl	800bd64 <vTaskResume>
  }

  return (stat);
 800a386:	697b      	ldr	r3, [r7, #20]
}
 800a388:	4618      	mov	r0, r3
 800a38a:	3718      	adds	r7, #24
 800a38c:	46bd      	mov	sp, r7
 800a38e:	bd80      	pop	{r7, pc}

0800a390 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a390:	b580      	push	{r7, lr}
 800a392:	b084      	sub	sp, #16
 800a394:	af00      	add	r7, sp, #0
 800a396:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a398:	f3ef 8305 	mrs	r3, IPSR
 800a39c:	60bb      	str	r3, [r7, #8]
  return(result);
 800a39e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d003      	beq.n	800a3ac <osDelay+0x1c>
    stat = osErrorISR;
 800a3a4:	f06f 0305 	mvn.w	r3, #5
 800a3a8:	60fb      	str	r3, [r7, #12]
 800a3aa:	e007      	b.n	800a3bc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d002      	beq.n	800a3bc <osDelay+0x2c>
      vTaskDelay(ticks);
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f001 fbf6 	bl	800bba8 <vTaskDelay>
    }
  }

  return (stat);
 800a3bc:	68fb      	ldr	r3, [r7, #12]
}
 800a3be:	4618      	mov	r0, r3
 800a3c0:	3710      	adds	r7, #16
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	bd80      	pop	{r7, pc}

0800a3c6 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800a3c6:	b580      	push	{r7, lr}
 800a3c8:	b08a      	sub	sp, #40	@ 0x28
 800a3ca:	af02      	add	r7, sp, #8
 800a3cc:	60f8      	str	r0, [r7, #12]
 800a3ce:	60b9      	str	r1, [r7, #8]
 800a3d0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a3d6:	f3ef 8305 	mrs	r3, IPSR
 800a3da:	613b      	str	r3, [r7, #16]
  return(result);
 800a3dc:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d175      	bne.n	800a4ce <osSemaphoreNew+0x108>
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d072      	beq.n	800a4ce <osSemaphoreNew+0x108>
 800a3e8:	68ba      	ldr	r2, [r7, #8]
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	429a      	cmp	r2, r3
 800a3ee:	d86e      	bhi.n	800a4ce <osSemaphoreNew+0x108>
    mem = -1;
 800a3f0:	f04f 33ff 	mov.w	r3, #4294967295
 800a3f4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d015      	beq.n	800a428 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	689b      	ldr	r3, [r3, #8]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d006      	beq.n	800a412 <osSemaphoreNew+0x4c>
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	68db      	ldr	r3, [r3, #12]
 800a408:	2b4f      	cmp	r3, #79	@ 0x4f
 800a40a:	d902      	bls.n	800a412 <osSemaphoreNew+0x4c>
        mem = 1;
 800a40c:	2301      	movs	r3, #1
 800a40e:	61bb      	str	r3, [r7, #24]
 800a410:	e00c      	b.n	800a42c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	689b      	ldr	r3, [r3, #8]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d108      	bne.n	800a42c <osSemaphoreNew+0x66>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	68db      	ldr	r3, [r3, #12]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d104      	bne.n	800a42c <osSemaphoreNew+0x66>
          mem = 0;
 800a422:	2300      	movs	r3, #0
 800a424:	61bb      	str	r3, [r7, #24]
 800a426:	e001      	b.n	800a42c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800a428:	2300      	movs	r3, #0
 800a42a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800a42c:	69bb      	ldr	r3, [r7, #24]
 800a42e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a432:	d04c      	beq.n	800a4ce <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	2b01      	cmp	r3, #1
 800a438:	d128      	bne.n	800a48c <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800a43a:	69bb      	ldr	r3, [r7, #24]
 800a43c:	2b01      	cmp	r3, #1
 800a43e:	d10a      	bne.n	800a456 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	689b      	ldr	r3, [r3, #8]
 800a444:	2203      	movs	r2, #3
 800a446:	9200      	str	r2, [sp, #0]
 800a448:	2200      	movs	r2, #0
 800a44a:	2100      	movs	r1, #0
 800a44c:	2001      	movs	r0, #1
 800a44e:	f000 fa2b 	bl	800a8a8 <xQueueGenericCreateStatic>
 800a452:	61f8      	str	r0, [r7, #28]
 800a454:	e005      	b.n	800a462 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800a456:	2203      	movs	r2, #3
 800a458:	2100      	movs	r1, #0
 800a45a:	2001      	movs	r0, #1
 800a45c:	f000 faa1 	bl	800a9a2 <xQueueGenericCreate>
 800a460:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800a462:	69fb      	ldr	r3, [r7, #28]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d022      	beq.n	800a4ae <osSemaphoreNew+0xe8>
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d01f      	beq.n	800a4ae <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800a46e:	2300      	movs	r3, #0
 800a470:	2200      	movs	r2, #0
 800a472:	2100      	movs	r1, #0
 800a474:	69f8      	ldr	r0, [r7, #28]
 800a476:	f000 fb61 	bl	800ab3c <xQueueGenericSend>
 800a47a:	4603      	mov	r3, r0
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d016      	beq.n	800a4ae <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800a480:	69f8      	ldr	r0, [r7, #28]
 800a482:	f000 ffff 	bl	800b484 <vQueueDelete>
            hSemaphore = NULL;
 800a486:	2300      	movs	r3, #0
 800a488:	61fb      	str	r3, [r7, #28]
 800a48a:	e010      	b.n	800a4ae <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800a48c:	69bb      	ldr	r3, [r7, #24]
 800a48e:	2b01      	cmp	r3, #1
 800a490:	d108      	bne.n	800a4a4 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	689b      	ldr	r3, [r3, #8]
 800a496:	461a      	mov	r2, r3
 800a498:	68b9      	ldr	r1, [r7, #8]
 800a49a:	68f8      	ldr	r0, [r7, #12]
 800a49c:	f000 fadf 	bl	800aa5e <xQueueCreateCountingSemaphoreStatic>
 800a4a0:	61f8      	str	r0, [r7, #28]
 800a4a2:	e004      	b.n	800a4ae <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800a4a4:	68b9      	ldr	r1, [r7, #8]
 800a4a6:	68f8      	ldr	r0, [r7, #12]
 800a4a8:	f000 fb12 	bl	800aad0 <xQueueCreateCountingSemaphore>
 800a4ac:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800a4ae:	69fb      	ldr	r3, [r7, #28]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d00c      	beq.n	800a4ce <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d003      	beq.n	800a4c2 <osSemaphoreNew+0xfc>
          name = attr->name;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	617b      	str	r3, [r7, #20]
 800a4c0:	e001      	b.n	800a4c6 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800a4c6:	6979      	ldr	r1, [r7, #20]
 800a4c8:	69f8      	ldr	r0, [r7, #28]
 800a4ca:	f001 f927 	bl	800b71c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800a4ce:	69fb      	ldr	r3, [r7, #28]
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	3720      	adds	r7, #32
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	bd80      	pop	{r7, pc}

0800a4d8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b086      	sub	sp, #24
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
 800a4e0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800a4ea:	693b      	ldr	r3, [r7, #16]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d103      	bne.n	800a4f8 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800a4f0:	f06f 0303 	mvn.w	r3, #3
 800a4f4:	617b      	str	r3, [r7, #20]
 800a4f6:	e039      	b.n	800a56c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a4f8:	f3ef 8305 	mrs	r3, IPSR
 800a4fc:	60fb      	str	r3, [r7, #12]
  return(result);
 800a4fe:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800a500:	2b00      	cmp	r3, #0
 800a502:	d022      	beq.n	800a54a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800a504:	683b      	ldr	r3, [r7, #0]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d003      	beq.n	800a512 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800a50a:	f06f 0303 	mvn.w	r3, #3
 800a50e:	617b      	str	r3, [r7, #20]
 800a510:	e02c      	b.n	800a56c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800a512:	2300      	movs	r3, #0
 800a514:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800a516:	f107 0308 	add.w	r3, r7, #8
 800a51a:	461a      	mov	r2, r3
 800a51c:	2100      	movs	r1, #0
 800a51e:	6938      	ldr	r0, [r7, #16]
 800a520:	f000 ff2e 	bl	800b380 <xQueueReceiveFromISR>
 800a524:	4603      	mov	r3, r0
 800a526:	2b01      	cmp	r3, #1
 800a528:	d003      	beq.n	800a532 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800a52a:	f06f 0302 	mvn.w	r3, #2
 800a52e:	617b      	str	r3, [r7, #20]
 800a530:	e01c      	b.n	800a56c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800a532:	68bb      	ldr	r3, [r7, #8]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d019      	beq.n	800a56c <osSemaphoreAcquire+0x94>
 800a538:	4b0f      	ldr	r3, [pc, #60]	@ (800a578 <osSemaphoreAcquire+0xa0>)
 800a53a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a53e:	601a      	str	r2, [r3, #0]
 800a540:	f3bf 8f4f 	dsb	sy
 800a544:	f3bf 8f6f 	isb	sy
 800a548:	e010      	b.n	800a56c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800a54a:	6839      	ldr	r1, [r7, #0]
 800a54c:	6938      	ldr	r0, [r7, #16]
 800a54e:	f000 fe07 	bl	800b160 <xQueueSemaphoreTake>
 800a552:	4603      	mov	r3, r0
 800a554:	2b01      	cmp	r3, #1
 800a556:	d009      	beq.n	800a56c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d003      	beq.n	800a566 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800a55e:	f06f 0301 	mvn.w	r3, #1
 800a562:	617b      	str	r3, [r7, #20]
 800a564:	e002      	b.n	800a56c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800a566:	f06f 0302 	mvn.w	r3, #2
 800a56a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800a56c:	697b      	ldr	r3, [r7, #20]
}
 800a56e:	4618      	mov	r0, r3
 800a570:	3718      	adds	r7, #24
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}
 800a576:	bf00      	nop
 800a578:	e000ed04 	.word	0xe000ed04

0800a57c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800a57c:	b580      	push	{r7, lr}
 800a57e:	b086      	sub	sp, #24
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800a588:	2300      	movs	r3, #0
 800a58a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800a58c:	693b      	ldr	r3, [r7, #16]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d103      	bne.n	800a59a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800a592:	f06f 0303 	mvn.w	r3, #3
 800a596:	617b      	str	r3, [r7, #20]
 800a598:	e02c      	b.n	800a5f4 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a59a:	f3ef 8305 	mrs	r3, IPSR
 800a59e:	60fb      	str	r3, [r7, #12]
  return(result);
 800a5a0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d01a      	beq.n	800a5dc <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800a5aa:	f107 0308 	add.w	r3, r7, #8
 800a5ae:	4619      	mov	r1, r3
 800a5b0:	6938      	ldr	r0, [r7, #16]
 800a5b2:	f000 fc63 	bl	800ae7c <xQueueGiveFromISR>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	2b01      	cmp	r3, #1
 800a5ba:	d003      	beq.n	800a5c4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800a5bc:	f06f 0302 	mvn.w	r3, #2
 800a5c0:	617b      	str	r3, [r7, #20]
 800a5c2:	e017      	b.n	800a5f4 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d014      	beq.n	800a5f4 <osSemaphoreRelease+0x78>
 800a5ca:	4b0d      	ldr	r3, [pc, #52]	@ (800a600 <osSemaphoreRelease+0x84>)
 800a5cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a5d0:	601a      	str	r2, [r3, #0]
 800a5d2:	f3bf 8f4f 	dsb	sy
 800a5d6:	f3bf 8f6f 	isb	sy
 800a5da:	e00b      	b.n	800a5f4 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800a5dc:	2300      	movs	r3, #0
 800a5de:	2200      	movs	r2, #0
 800a5e0:	2100      	movs	r1, #0
 800a5e2:	6938      	ldr	r0, [r7, #16]
 800a5e4:	f000 faaa 	bl	800ab3c <xQueueGenericSend>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	2b01      	cmp	r3, #1
 800a5ec:	d002      	beq.n	800a5f4 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800a5ee:	f06f 0302 	mvn.w	r3, #2
 800a5f2:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800a5f4:	697b      	ldr	r3, [r7, #20]
}
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	3718      	adds	r7, #24
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}
 800a5fe:	bf00      	nop
 800a600:	e000ed04 	.word	0xe000ed04

0800a604 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a604:	b480      	push	{r7}
 800a606:	b085      	sub	sp, #20
 800a608:	af00      	add	r7, sp, #0
 800a60a:	60f8      	str	r0, [r7, #12]
 800a60c:	60b9      	str	r1, [r7, #8]
 800a60e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	4a07      	ldr	r2, [pc, #28]	@ (800a630 <vApplicationGetIdleTaskMemory+0x2c>)
 800a614:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a616:	68bb      	ldr	r3, [r7, #8]
 800a618:	4a06      	ldr	r2, [pc, #24]	@ (800a634 <vApplicationGetIdleTaskMemory+0x30>)
 800a61a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2280      	movs	r2, #128	@ 0x80
 800a620:	601a      	str	r2, [r3, #0]
}
 800a622:	bf00      	nop
 800a624:	3714      	adds	r7, #20
 800a626:	46bd      	mov	sp, r7
 800a628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62c:	4770      	bx	lr
 800a62e:	bf00      	nop
 800a630:	24000930 	.word	0x24000930
 800a634:	240009d8 	.word	0x240009d8

0800a638 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a638:	b480      	push	{r7}
 800a63a:	b085      	sub	sp, #20
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	60f8      	str	r0, [r7, #12]
 800a640:	60b9      	str	r1, [r7, #8]
 800a642:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	4a07      	ldr	r2, [pc, #28]	@ (800a664 <vApplicationGetTimerTaskMemory+0x2c>)
 800a648:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a64a:	68bb      	ldr	r3, [r7, #8]
 800a64c:	4a06      	ldr	r2, [pc, #24]	@ (800a668 <vApplicationGetTimerTaskMemory+0x30>)
 800a64e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a656:	601a      	str	r2, [r3, #0]
}
 800a658:	bf00      	nop
 800a65a:	3714      	adds	r7, #20
 800a65c:	46bd      	mov	sp, r7
 800a65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a662:	4770      	bx	lr
 800a664:	24000bd8 	.word	0x24000bd8
 800a668:	24000c80 	.word	0x24000c80

0800a66c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a66c:	b480      	push	{r7}
 800a66e:	b083      	sub	sp, #12
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f103 0208 	add.w	r2, r3, #8
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	f04f 32ff 	mov.w	r2, #4294967295
 800a684:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	f103 0208 	add.w	r2, r3, #8
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	f103 0208 	add.w	r2, r3, #8
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2200      	movs	r2, #0
 800a69e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a6a0:	bf00      	nop
 800a6a2:	370c      	adds	r7, #12
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6aa:	4770      	bx	lr

0800a6ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b083      	sub	sp, #12
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a6ba:	bf00      	nop
 800a6bc:	370c      	adds	r7, #12
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c4:	4770      	bx	lr

0800a6c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a6c6:	b480      	push	{r7}
 800a6c8:	b085      	sub	sp, #20
 800a6ca:	af00      	add	r7, sp, #0
 800a6cc:	6078      	str	r0, [r7, #4]
 800a6ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	685b      	ldr	r3, [r3, #4]
 800a6d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	68fa      	ldr	r2, [r7, #12]
 800a6da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	689a      	ldr	r2, [r3, #8]
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	689b      	ldr	r3, [r3, #8]
 800a6e8:	683a      	ldr	r2, [r7, #0]
 800a6ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	683a      	ldr	r2, [r7, #0]
 800a6f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	687a      	ldr	r2, [r7, #4]
 800a6f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	1c5a      	adds	r2, r3, #1
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	601a      	str	r2, [r3, #0]
}
 800a702:	bf00      	nop
 800a704:	3714      	adds	r7, #20
 800a706:	46bd      	mov	sp, r7
 800a708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70c:	4770      	bx	lr

0800a70e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a70e:	b480      	push	{r7}
 800a710:	b085      	sub	sp, #20
 800a712:	af00      	add	r7, sp, #0
 800a714:	6078      	str	r0, [r7, #4]
 800a716:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a71e:	68bb      	ldr	r3, [r7, #8]
 800a720:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a724:	d103      	bne.n	800a72e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	691b      	ldr	r3, [r3, #16]
 800a72a:	60fb      	str	r3, [r7, #12]
 800a72c:	e00c      	b.n	800a748 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	3308      	adds	r3, #8
 800a732:	60fb      	str	r3, [r7, #12]
 800a734:	e002      	b.n	800a73c <vListInsert+0x2e>
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	685b      	ldr	r3, [r3, #4]
 800a73a:	60fb      	str	r3, [r7, #12]
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	685b      	ldr	r3, [r3, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	68ba      	ldr	r2, [r7, #8]
 800a744:	429a      	cmp	r2, r3
 800a746:	d2f6      	bcs.n	800a736 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	685a      	ldr	r2, [r3, #4]
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	685b      	ldr	r3, [r3, #4]
 800a754:	683a      	ldr	r2, [r7, #0]
 800a756:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a758:	683b      	ldr	r3, [r7, #0]
 800a75a:	68fa      	ldr	r2, [r7, #12]
 800a75c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	683a      	ldr	r2, [r7, #0]
 800a762:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	687a      	ldr	r2, [r7, #4]
 800a768:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	1c5a      	adds	r2, r3, #1
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	601a      	str	r2, [r3, #0]
}
 800a774:	bf00      	nop
 800a776:	3714      	adds	r7, #20
 800a778:	46bd      	mov	sp, r7
 800a77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77e:	4770      	bx	lr

0800a780 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a780:	b480      	push	{r7}
 800a782:	b085      	sub	sp, #20
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	691b      	ldr	r3, [r3, #16]
 800a78c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	685b      	ldr	r3, [r3, #4]
 800a792:	687a      	ldr	r2, [r7, #4]
 800a794:	6892      	ldr	r2, [r2, #8]
 800a796:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	689b      	ldr	r3, [r3, #8]
 800a79c:	687a      	ldr	r2, [r7, #4]
 800a79e:	6852      	ldr	r2, [r2, #4]
 800a7a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	685b      	ldr	r3, [r3, #4]
 800a7a6:	687a      	ldr	r2, [r7, #4]
 800a7a8:	429a      	cmp	r2, r3
 800a7aa:	d103      	bne.n	800a7b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	689a      	ldr	r2, [r3, #8]
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	1e5a      	subs	r2, r3, #1
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	681b      	ldr	r3, [r3, #0]
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3714      	adds	r7, #20
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d2:	4770      	bx	lr

0800a7d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b084      	sub	sp, #16
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
 800a7dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d10b      	bne.n	800a800 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a7e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ec:	f383 8811 	msr	BASEPRI, r3
 800a7f0:	f3bf 8f6f 	isb	sy
 800a7f4:	f3bf 8f4f 	dsb	sy
 800a7f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a7fa:	bf00      	nop
 800a7fc:	bf00      	nop
 800a7fe:	e7fd      	b.n	800a7fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a800:	f002 fde2 	bl	800d3c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	681a      	ldr	r2, [r3, #0]
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a80c:	68f9      	ldr	r1, [r7, #12]
 800a80e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a810:	fb01 f303 	mul.w	r3, r1, r3
 800a814:	441a      	add	r2, r3
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	2200      	movs	r2, #0
 800a81e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	681a      	ldr	r2, [r3, #0]
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	681a      	ldr	r2, [r3, #0]
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a830:	3b01      	subs	r3, #1
 800a832:	68f9      	ldr	r1, [r7, #12]
 800a834:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a836:	fb01 f303 	mul.w	r3, r1, r3
 800a83a:	441a      	add	r2, r3
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	22ff      	movs	r2, #255	@ 0xff
 800a844:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	22ff      	movs	r2, #255	@ 0xff
 800a84c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d114      	bne.n	800a880 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	691b      	ldr	r3, [r3, #16]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d01a      	beq.n	800a894 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	3310      	adds	r3, #16
 800a862:	4618      	mov	r0, r3
 800a864:	f001 fd7c 	bl	800c360 <xTaskRemoveFromEventList>
 800a868:	4603      	mov	r3, r0
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d012      	beq.n	800a894 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a86e:	4b0d      	ldr	r3, [pc, #52]	@ (800a8a4 <xQueueGenericReset+0xd0>)
 800a870:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a874:	601a      	str	r2, [r3, #0]
 800a876:	f3bf 8f4f 	dsb	sy
 800a87a:	f3bf 8f6f 	isb	sy
 800a87e:	e009      	b.n	800a894 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	3310      	adds	r3, #16
 800a884:	4618      	mov	r0, r3
 800a886:	f7ff fef1 	bl	800a66c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	3324      	adds	r3, #36	@ 0x24
 800a88e:	4618      	mov	r0, r3
 800a890:	f7ff feec 	bl	800a66c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a894:	f002 fdca 	bl	800d42c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a898:	2301      	movs	r3, #1
}
 800a89a:	4618      	mov	r0, r3
 800a89c:	3710      	adds	r7, #16
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	bd80      	pop	{r7, pc}
 800a8a2:	bf00      	nop
 800a8a4:	e000ed04 	.word	0xe000ed04

0800a8a8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b08e      	sub	sp, #56	@ 0x38
 800a8ac:	af02      	add	r7, sp, #8
 800a8ae:	60f8      	str	r0, [r7, #12]
 800a8b0:	60b9      	str	r1, [r7, #8]
 800a8b2:	607a      	str	r2, [r7, #4]
 800a8b4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d10b      	bne.n	800a8d4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800a8bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8c0:	f383 8811 	msr	BASEPRI, r3
 800a8c4:	f3bf 8f6f 	isb	sy
 800a8c8:	f3bf 8f4f 	dsb	sy
 800a8cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a8ce:	bf00      	nop
 800a8d0:	bf00      	nop
 800a8d2:	e7fd      	b.n	800a8d0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d10b      	bne.n	800a8f2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800a8da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8de:	f383 8811 	msr	BASEPRI, r3
 800a8e2:	f3bf 8f6f 	isb	sy
 800a8e6:	f3bf 8f4f 	dsb	sy
 800a8ea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a8ec:	bf00      	nop
 800a8ee:	bf00      	nop
 800a8f0:	e7fd      	b.n	800a8ee <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d002      	beq.n	800a8fe <xQueueGenericCreateStatic+0x56>
 800a8f8:	68bb      	ldr	r3, [r7, #8]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d001      	beq.n	800a902 <xQueueGenericCreateStatic+0x5a>
 800a8fe:	2301      	movs	r3, #1
 800a900:	e000      	b.n	800a904 <xQueueGenericCreateStatic+0x5c>
 800a902:	2300      	movs	r3, #0
 800a904:	2b00      	cmp	r3, #0
 800a906:	d10b      	bne.n	800a920 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800a908:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a90c:	f383 8811 	msr	BASEPRI, r3
 800a910:	f3bf 8f6f 	isb	sy
 800a914:	f3bf 8f4f 	dsb	sy
 800a918:	623b      	str	r3, [r7, #32]
}
 800a91a:	bf00      	nop
 800a91c:	bf00      	nop
 800a91e:	e7fd      	b.n	800a91c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d102      	bne.n	800a92c <xQueueGenericCreateStatic+0x84>
 800a926:	68bb      	ldr	r3, [r7, #8]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d101      	bne.n	800a930 <xQueueGenericCreateStatic+0x88>
 800a92c:	2301      	movs	r3, #1
 800a92e:	e000      	b.n	800a932 <xQueueGenericCreateStatic+0x8a>
 800a930:	2300      	movs	r3, #0
 800a932:	2b00      	cmp	r3, #0
 800a934:	d10b      	bne.n	800a94e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800a936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a93a:	f383 8811 	msr	BASEPRI, r3
 800a93e:	f3bf 8f6f 	isb	sy
 800a942:	f3bf 8f4f 	dsb	sy
 800a946:	61fb      	str	r3, [r7, #28]
}
 800a948:	bf00      	nop
 800a94a:	bf00      	nop
 800a94c:	e7fd      	b.n	800a94a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a94e:	2350      	movs	r3, #80	@ 0x50
 800a950:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a952:	697b      	ldr	r3, [r7, #20]
 800a954:	2b50      	cmp	r3, #80	@ 0x50
 800a956:	d00b      	beq.n	800a970 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800a958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a95c:	f383 8811 	msr	BASEPRI, r3
 800a960:	f3bf 8f6f 	isb	sy
 800a964:	f3bf 8f4f 	dsb	sy
 800a968:	61bb      	str	r3, [r7, #24]
}
 800a96a:	bf00      	nop
 800a96c:	bf00      	nop
 800a96e:	e7fd      	b.n	800a96c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a970:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a972:	683b      	ldr	r3, [r7, #0]
 800a974:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d00d      	beq.n	800a998 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a97c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a97e:	2201      	movs	r2, #1
 800a980:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a984:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a98a:	9300      	str	r3, [sp, #0]
 800a98c:	4613      	mov	r3, r2
 800a98e:	687a      	ldr	r2, [r7, #4]
 800a990:	68b9      	ldr	r1, [r7, #8]
 800a992:	68f8      	ldr	r0, [r7, #12]
 800a994:	f000 f840 	bl	800aa18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a99a:	4618      	mov	r0, r3
 800a99c:	3730      	adds	r7, #48	@ 0x30
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	bd80      	pop	{r7, pc}

0800a9a2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a9a2:	b580      	push	{r7, lr}
 800a9a4:	b08a      	sub	sp, #40	@ 0x28
 800a9a6:	af02      	add	r7, sp, #8
 800a9a8:	60f8      	str	r0, [r7, #12]
 800a9aa:	60b9      	str	r1, [r7, #8]
 800a9ac:	4613      	mov	r3, r2
 800a9ae:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d10b      	bne.n	800a9ce <xQueueGenericCreate+0x2c>
	__asm volatile
 800a9b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ba:	f383 8811 	msr	BASEPRI, r3
 800a9be:	f3bf 8f6f 	isb	sy
 800a9c2:	f3bf 8f4f 	dsb	sy
 800a9c6:	613b      	str	r3, [r7, #16]
}
 800a9c8:	bf00      	nop
 800a9ca:	bf00      	nop
 800a9cc:	e7fd      	b.n	800a9ca <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	68ba      	ldr	r2, [r7, #8]
 800a9d2:	fb02 f303 	mul.w	r3, r2, r3
 800a9d6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a9d8:	69fb      	ldr	r3, [r7, #28]
 800a9da:	3350      	adds	r3, #80	@ 0x50
 800a9dc:	4618      	mov	r0, r3
 800a9de:	f002 fe15 	bl	800d60c <pvPortMalloc>
 800a9e2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a9e4:	69bb      	ldr	r3, [r7, #24]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d011      	beq.n	800aa0e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a9ea:	69bb      	ldr	r3, [r7, #24]
 800a9ec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	3350      	adds	r3, #80	@ 0x50
 800a9f2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a9f4:	69bb      	ldr	r3, [r7, #24]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a9fc:	79fa      	ldrb	r2, [r7, #7]
 800a9fe:	69bb      	ldr	r3, [r7, #24]
 800aa00:	9300      	str	r3, [sp, #0]
 800aa02:	4613      	mov	r3, r2
 800aa04:	697a      	ldr	r2, [r7, #20]
 800aa06:	68b9      	ldr	r1, [r7, #8]
 800aa08:	68f8      	ldr	r0, [r7, #12]
 800aa0a:	f000 f805 	bl	800aa18 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800aa0e:	69bb      	ldr	r3, [r7, #24]
	}
 800aa10:	4618      	mov	r0, r3
 800aa12:	3720      	adds	r7, #32
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}

0800aa18 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b084      	sub	sp, #16
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	60f8      	str	r0, [r7, #12]
 800aa20:	60b9      	str	r1, [r7, #8]
 800aa22:	607a      	str	r2, [r7, #4]
 800aa24:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d103      	bne.n	800aa34 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800aa2c:	69bb      	ldr	r3, [r7, #24]
 800aa2e:	69ba      	ldr	r2, [r7, #24]
 800aa30:	601a      	str	r2, [r3, #0]
 800aa32:	e002      	b.n	800aa3a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800aa34:	69bb      	ldr	r3, [r7, #24]
 800aa36:	687a      	ldr	r2, [r7, #4]
 800aa38:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800aa3a:	69bb      	ldr	r3, [r7, #24]
 800aa3c:	68fa      	ldr	r2, [r7, #12]
 800aa3e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800aa40:	69bb      	ldr	r3, [r7, #24]
 800aa42:	68ba      	ldr	r2, [r7, #8]
 800aa44:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800aa46:	2101      	movs	r1, #1
 800aa48:	69b8      	ldr	r0, [r7, #24]
 800aa4a:	f7ff fec3 	bl	800a7d4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800aa4e:	69bb      	ldr	r3, [r7, #24]
 800aa50:	78fa      	ldrb	r2, [r7, #3]
 800aa52:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800aa56:	bf00      	nop
 800aa58:	3710      	adds	r7, #16
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}

0800aa5e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800aa5e:	b580      	push	{r7, lr}
 800aa60:	b08a      	sub	sp, #40	@ 0x28
 800aa62:	af02      	add	r7, sp, #8
 800aa64:	60f8      	str	r0, [r7, #12]
 800aa66:	60b9      	str	r1, [r7, #8]
 800aa68:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d10b      	bne.n	800aa88 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800aa70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa74:	f383 8811 	msr	BASEPRI, r3
 800aa78:	f3bf 8f6f 	isb	sy
 800aa7c:	f3bf 8f4f 	dsb	sy
 800aa80:	61bb      	str	r3, [r7, #24]
}
 800aa82:	bf00      	nop
 800aa84:	bf00      	nop
 800aa86:	e7fd      	b.n	800aa84 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800aa88:	68ba      	ldr	r2, [r7, #8]
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	429a      	cmp	r2, r3
 800aa8e:	d90b      	bls.n	800aaa8 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800aa90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa94:	f383 8811 	msr	BASEPRI, r3
 800aa98:	f3bf 8f6f 	isb	sy
 800aa9c:	f3bf 8f4f 	dsb	sy
 800aaa0:	617b      	str	r3, [r7, #20]
}
 800aaa2:	bf00      	nop
 800aaa4:	bf00      	nop
 800aaa6:	e7fd      	b.n	800aaa4 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800aaa8:	2302      	movs	r3, #2
 800aaaa:	9300      	str	r3, [sp, #0]
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	2200      	movs	r2, #0
 800aab0:	2100      	movs	r1, #0
 800aab2:	68f8      	ldr	r0, [r7, #12]
 800aab4:	f7ff fef8 	bl	800a8a8 <xQueueGenericCreateStatic>
 800aab8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800aaba:	69fb      	ldr	r3, [r7, #28]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d002      	beq.n	800aac6 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800aac0:	69fb      	ldr	r3, [r7, #28]
 800aac2:	68ba      	ldr	r2, [r7, #8]
 800aac4:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800aac6:	69fb      	ldr	r3, [r7, #28]
	}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3720      	adds	r7, #32
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}

0800aad0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b086      	sub	sp, #24
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	6078      	str	r0, [r7, #4]
 800aad8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d10b      	bne.n	800aaf8 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800aae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aae4:	f383 8811 	msr	BASEPRI, r3
 800aae8:	f3bf 8f6f 	isb	sy
 800aaec:	f3bf 8f4f 	dsb	sy
 800aaf0:	613b      	str	r3, [r7, #16]
}
 800aaf2:	bf00      	nop
 800aaf4:	bf00      	nop
 800aaf6:	e7fd      	b.n	800aaf4 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800aaf8:	683a      	ldr	r2, [r7, #0]
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d90b      	bls.n	800ab18 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800ab00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab04:	f383 8811 	msr	BASEPRI, r3
 800ab08:	f3bf 8f6f 	isb	sy
 800ab0c:	f3bf 8f4f 	dsb	sy
 800ab10:	60fb      	str	r3, [r7, #12]
}
 800ab12:	bf00      	nop
 800ab14:	bf00      	nop
 800ab16:	e7fd      	b.n	800ab14 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800ab18:	2202      	movs	r2, #2
 800ab1a:	2100      	movs	r1, #0
 800ab1c:	6878      	ldr	r0, [r7, #4]
 800ab1e:	f7ff ff40 	bl	800a9a2 <xQueueGenericCreate>
 800ab22:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800ab24:	697b      	ldr	r3, [r7, #20]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d002      	beq.n	800ab30 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800ab2a:	697b      	ldr	r3, [r7, #20]
 800ab2c:	683a      	ldr	r2, [r7, #0]
 800ab2e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800ab30:	697b      	ldr	r3, [r7, #20]
	}
 800ab32:	4618      	mov	r0, r3
 800ab34:	3718      	adds	r7, #24
 800ab36:	46bd      	mov	sp, r7
 800ab38:	bd80      	pop	{r7, pc}
	...

0800ab3c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b08e      	sub	sp, #56	@ 0x38
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	60f8      	str	r0, [r7, #12]
 800ab44:	60b9      	str	r1, [r7, #8]
 800ab46:	607a      	str	r2, [r7, #4]
 800ab48:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800ab52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d10b      	bne.n	800ab70 <xQueueGenericSend+0x34>
	__asm volatile
 800ab58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab5c:	f383 8811 	msr	BASEPRI, r3
 800ab60:	f3bf 8f6f 	isb	sy
 800ab64:	f3bf 8f4f 	dsb	sy
 800ab68:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ab6a:	bf00      	nop
 800ab6c:	bf00      	nop
 800ab6e:	e7fd      	b.n	800ab6c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ab70:	68bb      	ldr	r3, [r7, #8]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d103      	bne.n	800ab7e <xQueueGenericSend+0x42>
 800ab76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d101      	bne.n	800ab82 <xQueueGenericSend+0x46>
 800ab7e:	2301      	movs	r3, #1
 800ab80:	e000      	b.n	800ab84 <xQueueGenericSend+0x48>
 800ab82:	2300      	movs	r3, #0
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d10b      	bne.n	800aba0 <xQueueGenericSend+0x64>
	__asm volatile
 800ab88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab8c:	f383 8811 	msr	BASEPRI, r3
 800ab90:	f3bf 8f6f 	isb	sy
 800ab94:	f3bf 8f4f 	dsb	sy
 800ab98:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ab9a:	bf00      	nop
 800ab9c:	bf00      	nop
 800ab9e:	e7fd      	b.n	800ab9c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	2b02      	cmp	r3, #2
 800aba4:	d103      	bne.n	800abae <xQueueGenericSend+0x72>
 800aba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abaa:	2b01      	cmp	r3, #1
 800abac:	d101      	bne.n	800abb2 <xQueueGenericSend+0x76>
 800abae:	2301      	movs	r3, #1
 800abb0:	e000      	b.n	800abb4 <xQueueGenericSend+0x78>
 800abb2:	2300      	movs	r3, #0
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d10b      	bne.n	800abd0 <xQueueGenericSend+0x94>
	__asm volatile
 800abb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abbc:	f383 8811 	msr	BASEPRI, r3
 800abc0:	f3bf 8f6f 	isb	sy
 800abc4:	f3bf 8f4f 	dsb	sy
 800abc8:	623b      	str	r3, [r7, #32]
}
 800abca:	bf00      	nop
 800abcc:	bf00      	nop
 800abce:	e7fd      	b.n	800abcc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800abd0:	f001 fd8c 	bl	800c6ec <xTaskGetSchedulerState>
 800abd4:	4603      	mov	r3, r0
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d102      	bne.n	800abe0 <xQueueGenericSend+0xa4>
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d101      	bne.n	800abe4 <xQueueGenericSend+0xa8>
 800abe0:	2301      	movs	r3, #1
 800abe2:	e000      	b.n	800abe6 <xQueueGenericSend+0xaa>
 800abe4:	2300      	movs	r3, #0
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d10b      	bne.n	800ac02 <xQueueGenericSend+0xc6>
	__asm volatile
 800abea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abee:	f383 8811 	msr	BASEPRI, r3
 800abf2:	f3bf 8f6f 	isb	sy
 800abf6:	f3bf 8f4f 	dsb	sy
 800abfa:	61fb      	str	r3, [r7, #28]
}
 800abfc:	bf00      	nop
 800abfe:	bf00      	nop
 800ac00:	e7fd      	b.n	800abfe <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ac02:	f002 fbe1 	bl	800d3c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ac06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ac0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac0e:	429a      	cmp	r2, r3
 800ac10:	d302      	bcc.n	800ac18 <xQueueGenericSend+0xdc>
 800ac12:	683b      	ldr	r3, [r7, #0]
 800ac14:	2b02      	cmp	r3, #2
 800ac16:	d129      	bne.n	800ac6c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ac18:	683a      	ldr	r2, [r7, #0]
 800ac1a:	68b9      	ldr	r1, [r7, #8]
 800ac1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ac1e:	f000 fc6d 	bl	800b4fc <prvCopyDataToQueue>
 800ac22:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ac24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d010      	beq.n	800ac4e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ac2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac2e:	3324      	adds	r3, #36	@ 0x24
 800ac30:	4618      	mov	r0, r3
 800ac32:	f001 fb95 	bl	800c360 <xTaskRemoveFromEventList>
 800ac36:	4603      	mov	r3, r0
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d013      	beq.n	800ac64 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ac3c:	4b3f      	ldr	r3, [pc, #252]	@ (800ad3c <xQueueGenericSend+0x200>)
 800ac3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac42:	601a      	str	r2, [r3, #0]
 800ac44:	f3bf 8f4f 	dsb	sy
 800ac48:	f3bf 8f6f 	isb	sy
 800ac4c:	e00a      	b.n	800ac64 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ac4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d007      	beq.n	800ac64 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ac54:	4b39      	ldr	r3, [pc, #228]	@ (800ad3c <xQueueGenericSend+0x200>)
 800ac56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac5a:	601a      	str	r2, [r3, #0]
 800ac5c:	f3bf 8f4f 	dsb	sy
 800ac60:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ac64:	f002 fbe2 	bl	800d42c <vPortExitCritical>
				return pdPASS;
 800ac68:	2301      	movs	r3, #1
 800ac6a:	e063      	b.n	800ad34 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d103      	bne.n	800ac7a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ac72:	f002 fbdb 	bl	800d42c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ac76:	2300      	movs	r3, #0
 800ac78:	e05c      	b.n	800ad34 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ac7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d106      	bne.n	800ac8e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ac80:	f107 0314 	add.w	r3, r7, #20
 800ac84:	4618      	mov	r0, r3
 800ac86:	f001 fbcf 	bl	800c428 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ac8e:	f002 fbcd 	bl	800d42c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ac92:	f001 f937 	bl	800bf04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ac96:	f002 fb97 	bl	800d3c8 <vPortEnterCritical>
 800ac9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aca0:	b25b      	sxtb	r3, r3
 800aca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aca6:	d103      	bne.n	800acb0 <xQueueGenericSend+0x174>
 800aca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acaa:	2200      	movs	r2, #0
 800acac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800acb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acb2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800acb6:	b25b      	sxtb	r3, r3
 800acb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acbc:	d103      	bne.n	800acc6 <xQueueGenericSend+0x18a>
 800acbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acc0:	2200      	movs	r2, #0
 800acc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800acc6:	f002 fbb1 	bl	800d42c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800acca:	1d3a      	adds	r2, r7, #4
 800accc:	f107 0314 	add.w	r3, r7, #20
 800acd0:	4611      	mov	r1, r2
 800acd2:	4618      	mov	r0, r3
 800acd4:	f001 fbbe 	bl	800c454 <xTaskCheckForTimeOut>
 800acd8:	4603      	mov	r3, r0
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d124      	bne.n	800ad28 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800acde:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ace0:	f000 fd04 	bl	800b6ec <prvIsQueueFull>
 800ace4:	4603      	mov	r3, r0
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d018      	beq.n	800ad1c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800acea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acec:	3310      	adds	r3, #16
 800acee:	687a      	ldr	r2, [r7, #4]
 800acf0:	4611      	mov	r1, r2
 800acf2:	4618      	mov	r0, r3
 800acf4:	f001 fae2 	bl	800c2bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800acf8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800acfa:	f000 fc8f 	bl	800b61c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800acfe:	f001 f90f 	bl	800bf20 <xTaskResumeAll>
 800ad02:	4603      	mov	r3, r0
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	f47f af7c 	bne.w	800ac02 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800ad0a:	4b0c      	ldr	r3, [pc, #48]	@ (800ad3c <xQueueGenericSend+0x200>)
 800ad0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad10:	601a      	str	r2, [r3, #0]
 800ad12:	f3bf 8f4f 	dsb	sy
 800ad16:	f3bf 8f6f 	isb	sy
 800ad1a:	e772      	b.n	800ac02 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ad1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ad1e:	f000 fc7d 	bl	800b61c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ad22:	f001 f8fd 	bl	800bf20 <xTaskResumeAll>
 800ad26:	e76c      	b.n	800ac02 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ad28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ad2a:	f000 fc77 	bl	800b61c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ad2e:	f001 f8f7 	bl	800bf20 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ad32:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3738      	adds	r7, #56	@ 0x38
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bd80      	pop	{r7, pc}
 800ad3c:	e000ed04 	.word	0xe000ed04

0800ad40 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b090      	sub	sp, #64	@ 0x40
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	60f8      	str	r0, [r7, #12]
 800ad48:	60b9      	str	r1, [r7, #8]
 800ad4a:	607a      	str	r2, [r7, #4]
 800ad4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800ad52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d10b      	bne.n	800ad70 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800ad58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad5c:	f383 8811 	msr	BASEPRI, r3
 800ad60:	f3bf 8f6f 	isb	sy
 800ad64:	f3bf 8f4f 	dsb	sy
 800ad68:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ad6a:	bf00      	nop
 800ad6c:	bf00      	nop
 800ad6e:	e7fd      	b.n	800ad6c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d103      	bne.n	800ad7e <xQueueGenericSendFromISR+0x3e>
 800ad76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d101      	bne.n	800ad82 <xQueueGenericSendFromISR+0x42>
 800ad7e:	2301      	movs	r3, #1
 800ad80:	e000      	b.n	800ad84 <xQueueGenericSendFromISR+0x44>
 800ad82:	2300      	movs	r3, #0
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d10b      	bne.n	800ada0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800ad88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad8c:	f383 8811 	msr	BASEPRI, r3
 800ad90:	f3bf 8f6f 	isb	sy
 800ad94:	f3bf 8f4f 	dsb	sy
 800ad98:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ad9a:	bf00      	nop
 800ad9c:	bf00      	nop
 800ad9e:	e7fd      	b.n	800ad9c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	2b02      	cmp	r3, #2
 800ada4:	d103      	bne.n	800adae <xQueueGenericSendFromISR+0x6e>
 800ada6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ada8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adaa:	2b01      	cmp	r3, #1
 800adac:	d101      	bne.n	800adb2 <xQueueGenericSendFromISR+0x72>
 800adae:	2301      	movs	r3, #1
 800adb0:	e000      	b.n	800adb4 <xQueueGenericSendFromISR+0x74>
 800adb2:	2300      	movs	r3, #0
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d10b      	bne.n	800add0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800adb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adbc:	f383 8811 	msr	BASEPRI, r3
 800adc0:	f3bf 8f6f 	isb	sy
 800adc4:	f3bf 8f4f 	dsb	sy
 800adc8:	623b      	str	r3, [r7, #32]
}
 800adca:	bf00      	nop
 800adcc:	bf00      	nop
 800adce:	e7fd      	b.n	800adcc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800add0:	f002 fbda 	bl	800d588 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800add4:	f3ef 8211 	mrs	r2, BASEPRI
 800add8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800addc:	f383 8811 	msr	BASEPRI, r3
 800ade0:	f3bf 8f6f 	isb	sy
 800ade4:	f3bf 8f4f 	dsb	sy
 800ade8:	61fa      	str	r2, [r7, #28]
 800adea:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800adec:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800adee:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800adf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adf2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800adf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800adf8:	429a      	cmp	r2, r3
 800adfa:	d302      	bcc.n	800ae02 <xQueueGenericSendFromISR+0xc2>
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	2b02      	cmp	r3, #2
 800ae00:	d12f      	bne.n	800ae62 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ae02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ae08:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ae0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae10:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ae12:	683a      	ldr	r2, [r7, #0]
 800ae14:	68b9      	ldr	r1, [r7, #8]
 800ae16:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ae18:	f000 fb70 	bl	800b4fc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ae1c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800ae20:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae24:	d112      	bne.n	800ae4c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ae26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d016      	beq.n	800ae5c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ae2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae30:	3324      	adds	r3, #36	@ 0x24
 800ae32:	4618      	mov	r0, r3
 800ae34:	f001 fa94 	bl	800c360 <xTaskRemoveFromEventList>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d00e      	beq.n	800ae5c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d00b      	beq.n	800ae5c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	2201      	movs	r2, #1
 800ae48:	601a      	str	r2, [r3, #0]
 800ae4a:	e007      	b.n	800ae5c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ae4c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ae50:	3301      	adds	r3, #1
 800ae52:	b2db      	uxtb	r3, r3
 800ae54:	b25a      	sxtb	r2, r3
 800ae56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800ae60:	e001      	b.n	800ae66 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ae62:	2300      	movs	r3, #0
 800ae64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ae66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae68:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ae70:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ae72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	3740      	adds	r7, #64	@ 0x40
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	bd80      	pop	{r7, pc}

0800ae7c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	b08e      	sub	sp, #56	@ 0x38
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
 800ae84:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800ae8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d10b      	bne.n	800aea8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800ae90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae94:	f383 8811 	msr	BASEPRI, r3
 800ae98:	f3bf 8f6f 	isb	sy
 800ae9c:	f3bf 8f4f 	dsb	sy
 800aea0:	623b      	str	r3, [r7, #32]
}
 800aea2:	bf00      	nop
 800aea4:	bf00      	nop
 800aea6:	e7fd      	b.n	800aea4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800aea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d00b      	beq.n	800aec8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800aeb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeb4:	f383 8811 	msr	BASEPRI, r3
 800aeb8:	f3bf 8f6f 	isb	sy
 800aebc:	f3bf 8f4f 	dsb	sy
 800aec0:	61fb      	str	r3, [r7, #28]
}
 800aec2:	bf00      	nop
 800aec4:	bf00      	nop
 800aec6:	e7fd      	b.n	800aec4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800aec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d103      	bne.n	800aed8 <xQueueGiveFromISR+0x5c>
 800aed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aed2:	689b      	ldr	r3, [r3, #8]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d101      	bne.n	800aedc <xQueueGiveFromISR+0x60>
 800aed8:	2301      	movs	r3, #1
 800aeda:	e000      	b.n	800aede <xQueueGiveFromISR+0x62>
 800aedc:	2300      	movs	r3, #0
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d10b      	bne.n	800aefa <xQueueGiveFromISR+0x7e>
	__asm volatile
 800aee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aee6:	f383 8811 	msr	BASEPRI, r3
 800aeea:	f3bf 8f6f 	isb	sy
 800aeee:	f3bf 8f4f 	dsb	sy
 800aef2:	61bb      	str	r3, [r7, #24]
}
 800aef4:	bf00      	nop
 800aef6:	bf00      	nop
 800aef8:	e7fd      	b.n	800aef6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aefa:	f002 fb45 	bl	800d588 <vPortValidateInterruptPriority>
	__asm volatile
 800aefe:	f3ef 8211 	mrs	r2, BASEPRI
 800af02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af06:	f383 8811 	msr	BASEPRI, r3
 800af0a:	f3bf 8f6f 	isb	sy
 800af0e:	f3bf 8f4f 	dsb	sy
 800af12:	617a      	str	r2, [r7, #20]
 800af14:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800af16:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800af18:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800af1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af1e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800af20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800af26:	429a      	cmp	r2, r3
 800af28:	d22b      	bcs.n	800af82 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800af2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af2c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800af30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800af34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af36:	1c5a      	adds	r2, r3, #1
 800af38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af3a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800af3c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800af40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af44:	d112      	bne.n	800af6c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800af46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d016      	beq.n	800af7c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800af4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af50:	3324      	adds	r3, #36	@ 0x24
 800af52:	4618      	mov	r0, r3
 800af54:	f001 fa04 	bl	800c360 <xTaskRemoveFromEventList>
 800af58:	4603      	mov	r3, r0
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d00e      	beq.n	800af7c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d00b      	beq.n	800af7c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	2201      	movs	r2, #1
 800af68:	601a      	str	r2, [r3, #0]
 800af6a:	e007      	b.n	800af7c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800af6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800af70:	3301      	adds	r3, #1
 800af72:	b2db      	uxtb	r3, r3
 800af74:	b25a      	sxtb	r2, r3
 800af76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800af7c:	2301      	movs	r3, #1
 800af7e:	637b      	str	r3, [r7, #52]	@ 0x34
 800af80:	e001      	b.n	800af86 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800af82:	2300      	movs	r3, #0
 800af84:	637b      	str	r3, [r7, #52]	@ 0x34
 800af86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af88:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	f383 8811 	msr	BASEPRI, r3
}
 800af90:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800af92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800af94:	4618      	mov	r0, r3
 800af96:	3738      	adds	r7, #56	@ 0x38
 800af98:	46bd      	mov	sp, r7
 800af9a:	bd80      	pop	{r7, pc}

0800af9c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b08c      	sub	sp, #48	@ 0x30
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	60f8      	str	r0, [r7, #12]
 800afa4:	60b9      	str	r1, [r7, #8]
 800afa6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800afa8:	2300      	movs	r3, #0
 800afaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800afb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d10b      	bne.n	800afce <xQueueReceive+0x32>
	__asm volatile
 800afb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afba:	f383 8811 	msr	BASEPRI, r3
 800afbe:	f3bf 8f6f 	isb	sy
 800afc2:	f3bf 8f4f 	dsb	sy
 800afc6:	623b      	str	r3, [r7, #32]
}
 800afc8:	bf00      	nop
 800afca:	bf00      	nop
 800afcc:	e7fd      	b.n	800afca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800afce:	68bb      	ldr	r3, [r7, #8]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d103      	bne.n	800afdc <xQueueReceive+0x40>
 800afd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d101      	bne.n	800afe0 <xQueueReceive+0x44>
 800afdc:	2301      	movs	r3, #1
 800afde:	e000      	b.n	800afe2 <xQueueReceive+0x46>
 800afe0:	2300      	movs	r3, #0
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d10b      	bne.n	800affe <xQueueReceive+0x62>
	__asm volatile
 800afe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afea:	f383 8811 	msr	BASEPRI, r3
 800afee:	f3bf 8f6f 	isb	sy
 800aff2:	f3bf 8f4f 	dsb	sy
 800aff6:	61fb      	str	r3, [r7, #28]
}
 800aff8:	bf00      	nop
 800affa:	bf00      	nop
 800affc:	e7fd      	b.n	800affa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800affe:	f001 fb75 	bl	800c6ec <xTaskGetSchedulerState>
 800b002:	4603      	mov	r3, r0
 800b004:	2b00      	cmp	r3, #0
 800b006:	d102      	bne.n	800b00e <xQueueReceive+0x72>
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d101      	bne.n	800b012 <xQueueReceive+0x76>
 800b00e:	2301      	movs	r3, #1
 800b010:	e000      	b.n	800b014 <xQueueReceive+0x78>
 800b012:	2300      	movs	r3, #0
 800b014:	2b00      	cmp	r3, #0
 800b016:	d10b      	bne.n	800b030 <xQueueReceive+0x94>
	__asm volatile
 800b018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b01c:	f383 8811 	msr	BASEPRI, r3
 800b020:	f3bf 8f6f 	isb	sy
 800b024:	f3bf 8f4f 	dsb	sy
 800b028:	61bb      	str	r3, [r7, #24]
}
 800b02a:	bf00      	nop
 800b02c:	bf00      	nop
 800b02e:	e7fd      	b.n	800b02c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b030:	f002 f9ca 	bl	800d3c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b038:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b03a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d01f      	beq.n	800b080 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b040:	68b9      	ldr	r1, [r7, #8]
 800b042:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b044:	f000 fac4 	bl	800b5d0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b04a:	1e5a      	subs	r2, r3, #1
 800b04c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b04e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b052:	691b      	ldr	r3, [r3, #16]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d00f      	beq.n	800b078 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b05a:	3310      	adds	r3, #16
 800b05c:	4618      	mov	r0, r3
 800b05e:	f001 f97f 	bl	800c360 <xTaskRemoveFromEventList>
 800b062:	4603      	mov	r3, r0
 800b064:	2b00      	cmp	r3, #0
 800b066:	d007      	beq.n	800b078 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b068:	4b3c      	ldr	r3, [pc, #240]	@ (800b15c <xQueueReceive+0x1c0>)
 800b06a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b06e:	601a      	str	r2, [r3, #0]
 800b070:	f3bf 8f4f 	dsb	sy
 800b074:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b078:	f002 f9d8 	bl	800d42c <vPortExitCritical>
				return pdPASS;
 800b07c:	2301      	movs	r3, #1
 800b07e:	e069      	b.n	800b154 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d103      	bne.n	800b08e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b086:	f002 f9d1 	bl	800d42c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b08a:	2300      	movs	r3, #0
 800b08c:	e062      	b.n	800b154 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b08e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b090:	2b00      	cmp	r3, #0
 800b092:	d106      	bne.n	800b0a2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b094:	f107 0310 	add.w	r3, r7, #16
 800b098:	4618      	mov	r0, r3
 800b09a:	f001 f9c5 	bl	800c428 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b09e:	2301      	movs	r3, #1
 800b0a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b0a2:	f002 f9c3 	bl	800d42c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b0a6:	f000 ff2d 	bl	800bf04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b0aa:	f002 f98d 	bl	800d3c8 <vPortEnterCritical>
 800b0ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b0b4:	b25b      	sxtb	r3, r3
 800b0b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0ba:	d103      	bne.n	800b0c4 <xQueueReceive+0x128>
 800b0bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0be:	2200      	movs	r2, #0
 800b0c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b0c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b0ca:	b25b      	sxtb	r3, r3
 800b0cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0d0:	d103      	bne.n	800b0da <xQueueReceive+0x13e>
 800b0d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b0da:	f002 f9a7 	bl	800d42c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b0de:	1d3a      	adds	r2, r7, #4
 800b0e0:	f107 0310 	add.w	r3, r7, #16
 800b0e4:	4611      	mov	r1, r2
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	f001 f9b4 	bl	800c454 <xTaskCheckForTimeOut>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d123      	bne.n	800b13a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b0f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b0f4:	f000 fae4 	bl	800b6c0 <prvIsQueueEmpty>
 800b0f8:	4603      	mov	r3, r0
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d017      	beq.n	800b12e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b0fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b100:	3324      	adds	r3, #36	@ 0x24
 800b102:	687a      	ldr	r2, [r7, #4]
 800b104:	4611      	mov	r1, r2
 800b106:	4618      	mov	r0, r3
 800b108:	f001 f8d8 	bl	800c2bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b10c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b10e:	f000 fa85 	bl	800b61c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b112:	f000 ff05 	bl	800bf20 <xTaskResumeAll>
 800b116:	4603      	mov	r3, r0
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d189      	bne.n	800b030 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b11c:	4b0f      	ldr	r3, [pc, #60]	@ (800b15c <xQueueReceive+0x1c0>)
 800b11e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b122:	601a      	str	r2, [r3, #0]
 800b124:	f3bf 8f4f 	dsb	sy
 800b128:	f3bf 8f6f 	isb	sy
 800b12c:	e780      	b.n	800b030 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b12e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b130:	f000 fa74 	bl	800b61c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b134:	f000 fef4 	bl	800bf20 <xTaskResumeAll>
 800b138:	e77a      	b.n	800b030 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b13a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b13c:	f000 fa6e 	bl	800b61c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b140:	f000 feee 	bl	800bf20 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b144:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b146:	f000 fabb 	bl	800b6c0 <prvIsQueueEmpty>
 800b14a:	4603      	mov	r3, r0
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	f43f af6f 	beq.w	800b030 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b152:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b154:	4618      	mov	r0, r3
 800b156:	3730      	adds	r7, #48	@ 0x30
 800b158:	46bd      	mov	sp, r7
 800b15a:	bd80      	pop	{r7, pc}
 800b15c:	e000ed04 	.word	0xe000ed04

0800b160 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b08e      	sub	sp, #56	@ 0x38
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
 800b168:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800b16a:	2300      	movs	r3, #0
 800b16c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800b172:	2300      	movs	r3, #0
 800b174:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d10b      	bne.n	800b194 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800b17c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b180:	f383 8811 	msr	BASEPRI, r3
 800b184:	f3bf 8f6f 	isb	sy
 800b188:	f3bf 8f4f 	dsb	sy
 800b18c:	623b      	str	r3, [r7, #32]
}
 800b18e:	bf00      	nop
 800b190:	bf00      	nop
 800b192:	e7fd      	b.n	800b190 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d00b      	beq.n	800b1b4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800b19c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1a0:	f383 8811 	msr	BASEPRI, r3
 800b1a4:	f3bf 8f6f 	isb	sy
 800b1a8:	f3bf 8f4f 	dsb	sy
 800b1ac:	61fb      	str	r3, [r7, #28]
}
 800b1ae:	bf00      	nop
 800b1b0:	bf00      	nop
 800b1b2:	e7fd      	b.n	800b1b0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b1b4:	f001 fa9a 	bl	800c6ec <xTaskGetSchedulerState>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d102      	bne.n	800b1c4 <xQueueSemaphoreTake+0x64>
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d101      	bne.n	800b1c8 <xQueueSemaphoreTake+0x68>
 800b1c4:	2301      	movs	r3, #1
 800b1c6:	e000      	b.n	800b1ca <xQueueSemaphoreTake+0x6a>
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d10b      	bne.n	800b1e6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800b1ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1d2:	f383 8811 	msr	BASEPRI, r3
 800b1d6:	f3bf 8f6f 	isb	sy
 800b1da:	f3bf 8f4f 	dsb	sy
 800b1de:	61bb      	str	r3, [r7, #24]
}
 800b1e0:	bf00      	nop
 800b1e2:	bf00      	nop
 800b1e4:	e7fd      	b.n	800b1e2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b1e6:	f002 f8ef 	bl	800d3c8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800b1ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b1ee:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800b1f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d024      	beq.n	800b240 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800b1f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1f8:	1e5a      	subs	r2, r3, #1
 800b1fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1fc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b1fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d104      	bne.n	800b210 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800b206:	f001 fbeb 	bl	800c9e0 <pvTaskIncrementMutexHeldCount>
 800b20a:	4602      	mov	r2, r0
 800b20c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b20e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b212:	691b      	ldr	r3, [r3, #16]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d00f      	beq.n	800b238 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b21a:	3310      	adds	r3, #16
 800b21c:	4618      	mov	r0, r3
 800b21e:	f001 f89f 	bl	800c360 <xTaskRemoveFromEventList>
 800b222:	4603      	mov	r3, r0
 800b224:	2b00      	cmp	r3, #0
 800b226:	d007      	beq.n	800b238 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b228:	4b54      	ldr	r3, [pc, #336]	@ (800b37c <xQueueSemaphoreTake+0x21c>)
 800b22a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b22e:	601a      	str	r2, [r3, #0]
 800b230:	f3bf 8f4f 	dsb	sy
 800b234:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b238:	f002 f8f8 	bl	800d42c <vPortExitCritical>
				return pdPASS;
 800b23c:	2301      	movs	r3, #1
 800b23e:	e098      	b.n	800b372 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d112      	bne.n	800b26c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800b246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d00b      	beq.n	800b264 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800b24c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b250:	f383 8811 	msr	BASEPRI, r3
 800b254:	f3bf 8f6f 	isb	sy
 800b258:	f3bf 8f4f 	dsb	sy
 800b25c:	617b      	str	r3, [r7, #20]
}
 800b25e:	bf00      	nop
 800b260:	bf00      	nop
 800b262:	e7fd      	b.n	800b260 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800b264:	f002 f8e2 	bl	800d42c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b268:	2300      	movs	r3, #0
 800b26a:	e082      	b.n	800b372 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b26c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d106      	bne.n	800b280 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b272:	f107 030c 	add.w	r3, r7, #12
 800b276:	4618      	mov	r0, r3
 800b278:	f001 f8d6 	bl	800c428 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b27c:	2301      	movs	r3, #1
 800b27e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b280:	f002 f8d4 	bl	800d42c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b284:	f000 fe3e 	bl	800bf04 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b288:	f002 f89e 	bl	800d3c8 <vPortEnterCritical>
 800b28c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b28e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b292:	b25b      	sxtb	r3, r3
 800b294:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b298:	d103      	bne.n	800b2a2 <xQueueSemaphoreTake+0x142>
 800b29a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b29c:	2200      	movs	r2, #0
 800b29e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b2a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b2a8:	b25b      	sxtb	r3, r3
 800b2aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2ae:	d103      	bne.n	800b2b8 <xQueueSemaphoreTake+0x158>
 800b2b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b2b8:	f002 f8b8 	bl	800d42c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b2bc:	463a      	mov	r2, r7
 800b2be:	f107 030c 	add.w	r3, r7, #12
 800b2c2:	4611      	mov	r1, r2
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	f001 f8c5 	bl	800c454 <xTaskCheckForTimeOut>
 800b2ca:	4603      	mov	r3, r0
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d132      	bne.n	800b336 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b2d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b2d2:	f000 f9f5 	bl	800b6c0 <prvIsQueueEmpty>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d026      	beq.n	800b32a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b2dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d109      	bne.n	800b2f8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800b2e4:	f002 f870 	bl	800d3c8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b2e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2ea:	689b      	ldr	r3, [r3, #8]
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	f001 fa1b 	bl	800c728 <xTaskPriorityInherit>
 800b2f2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800b2f4:	f002 f89a 	bl	800d42c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b2f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2fa:	3324      	adds	r3, #36	@ 0x24
 800b2fc:	683a      	ldr	r2, [r7, #0]
 800b2fe:	4611      	mov	r1, r2
 800b300:	4618      	mov	r0, r3
 800b302:	f000 ffdb 	bl	800c2bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b306:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b308:	f000 f988 	bl	800b61c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b30c:	f000 fe08 	bl	800bf20 <xTaskResumeAll>
 800b310:	4603      	mov	r3, r0
 800b312:	2b00      	cmp	r3, #0
 800b314:	f47f af67 	bne.w	800b1e6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800b318:	4b18      	ldr	r3, [pc, #96]	@ (800b37c <xQueueSemaphoreTake+0x21c>)
 800b31a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b31e:	601a      	str	r2, [r3, #0]
 800b320:	f3bf 8f4f 	dsb	sy
 800b324:	f3bf 8f6f 	isb	sy
 800b328:	e75d      	b.n	800b1e6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800b32a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b32c:	f000 f976 	bl	800b61c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b330:	f000 fdf6 	bl	800bf20 <xTaskResumeAll>
 800b334:	e757      	b.n	800b1e6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800b336:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b338:	f000 f970 	bl	800b61c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b33c:	f000 fdf0 	bl	800bf20 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b340:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b342:	f000 f9bd 	bl	800b6c0 <prvIsQueueEmpty>
 800b346:	4603      	mov	r3, r0
 800b348:	2b00      	cmp	r3, #0
 800b34a:	f43f af4c 	beq.w	800b1e6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800b34e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b350:	2b00      	cmp	r3, #0
 800b352:	d00d      	beq.n	800b370 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800b354:	f002 f838 	bl	800d3c8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800b358:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b35a:	f000 f8b7 	bl	800b4cc <prvGetDisinheritPriorityAfterTimeout>
 800b35e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800b360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b362:	689b      	ldr	r3, [r3, #8]
 800b364:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b366:	4618      	mov	r0, r3
 800b368:	f001 fab6 	bl	800c8d8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800b36c:	f002 f85e 	bl	800d42c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b370:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b372:	4618      	mov	r0, r3
 800b374:	3738      	adds	r7, #56	@ 0x38
 800b376:	46bd      	mov	sp, r7
 800b378:	bd80      	pop	{r7, pc}
 800b37a:	bf00      	nop
 800b37c:	e000ed04 	.word	0xe000ed04

0800b380 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b380:	b580      	push	{r7, lr}
 800b382:	b08e      	sub	sp, #56	@ 0x38
 800b384:	af00      	add	r7, sp, #0
 800b386:	60f8      	str	r0, [r7, #12]
 800b388:	60b9      	str	r1, [r7, #8]
 800b38a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b392:	2b00      	cmp	r3, #0
 800b394:	d10b      	bne.n	800b3ae <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800b396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b39a:	f383 8811 	msr	BASEPRI, r3
 800b39e:	f3bf 8f6f 	isb	sy
 800b3a2:	f3bf 8f4f 	dsb	sy
 800b3a6:	623b      	str	r3, [r7, #32]
}
 800b3a8:	bf00      	nop
 800b3aa:	bf00      	nop
 800b3ac:	e7fd      	b.n	800b3aa <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b3ae:	68bb      	ldr	r3, [r7, #8]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d103      	bne.n	800b3bc <xQueueReceiveFromISR+0x3c>
 800b3b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d101      	bne.n	800b3c0 <xQueueReceiveFromISR+0x40>
 800b3bc:	2301      	movs	r3, #1
 800b3be:	e000      	b.n	800b3c2 <xQueueReceiveFromISR+0x42>
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d10b      	bne.n	800b3de <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800b3c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3ca:	f383 8811 	msr	BASEPRI, r3
 800b3ce:	f3bf 8f6f 	isb	sy
 800b3d2:	f3bf 8f4f 	dsb	sy
 800b3d6:	61fb      	str	r3, [r7, #28]
}
 800b3d8:	bf00      	nop
 800b3da:	bf00      	nop
 800b3dc:	e7fd      	b.n	800b3da <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b3de:	f002 f8d3 	bl	800d588 <vPortValidateInterruptPriority>
	__asm volatile
 800b3e2:	f3ef 8211 	mrs	r2, BASEPRI
 800b3e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3ea:	f383 8811 	msr	BASEPRI, r3
 800b3ee:	f3bf 8f6f 	isb	sy
 800b3f2:	f3bf 8f4f 	dsb	sy
 800b3f6:	61ba      	str	r2, [r7, #24]
 800b3f8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b3fa:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b3fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b3fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b402:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b406:	2b00      	cmp	r3, #0
 800b408:	d02f      	beq.n	800b46a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b40a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b40c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b410:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b414:	68b9      	ldr	r1, [r7, #8]
 800b416:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b418:	f000 f8da 	bl	800b5d0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b41c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b41e:	1e5a      	subs	r2, r3, #1
 800b420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b422:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b424:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800b428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b42c:	d112      	bne.n	800b454 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b42e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b430:	691b      	ldr	r3, [r3, #16]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d016      	beq.n	800b464 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b438:	3310      	adds	r3, #16
 800b43a:	4618      	mov	r0, r3
 800b43c:	f000 ff90 	bl	800c360 <xTaskRemoveFromEventList>
 800b440:	4603      	mov	r3, r0
 800b442:	2b00      	cmp	r3, #0
 800b444:	d00e      	beq.n	800b464 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d00b      	beq.n	800b464 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	2201      	movs	r2, #1
 800b450:	601a      	str	r2, [r3, #0]
 800b452:	e007      	b.n	800b464 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b454:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b458:	3301      	adds	r3, #1
 800b45a:	b2db      	uxtb	r3, r3
 800b45c:	b25a      	sxtb	r2, r3
 800b45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b460:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800b464:	2301      	movs	r3, #1
 800b466:	637b      	str	r3, [r7, #52]	@ 0x34
 800b468:	e001      	b.n	800b46e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800b46a:	2300      	movs	r3, #0
 800b46c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b46e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b470:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b472:	693b      	ldr	r3, [r7, #16]
 800b474:	f383 8811 	msr	BASEPRI, r3
}
 800b478:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b47a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	3738      	adds	r7, #56	@ 0x38
 800b480:	46bd      	mov	sp, r7
 800b482:	bd80      	pop	{r7, pc}

0800b484 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b084      	sub	sp, #16
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d10b      	bne.n	800b4ae <vQueueDelete+0x2a>
	__asm volatile
 800b496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b49a:	f383 8811 	msr	BASEPRI, r3
 800b49e:	f3bf 8f6f 	isb	sy
 800b4a2:	f3bf 8f4f 	dsb	sy
 800b4a6:	60bb      	str	r3, [r7, #8]
}
 800b4a8:	bf00      	nop
 800b4aa:	bf00      	nop
 800b4ac:	e7fd      	b.n	800b4aa <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800b4ae:	68f8      	ldr	r0, [r7, #12]
 800b4b0:	f000 f95e 	bl	800b770 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d102      	bne.n	800b4c4 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800b4be:	68f8      	ldr	r0, [r7, #12]
 800b4c0:	f002 f972 	bl	800d7a8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800b4c4:	bf00      	nop
 800b4c6:	3710      	adds	r7, #16
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bd80      	pop	{r7, pc}

0800b4cc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800b4cc:	b480      	push	{r7}
 800b4ce:	b085      	sub	sp, #20
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d006      	beq.n	800b4ea <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800b4e6:	60fb      	str	r3, [r7, #12]
 800b4e8:	e001      	b.n	800b4ee <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
	}
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	3714      	adds	r7, #20
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fa:	4770      	bx	lr

0800b4fc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b086      	sub	sp, #24
 800b500:	af00      	add	r7, sp, #0
 800b502:	60f8      	str	r0, [r7, #12]
 800b504:	60b9      	str	r1, [r7, #8]
 800b506:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b508:	2300      	movs	r3, #0
 800b50a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b510:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b516:	2b00      	cmp	r3, #0
 800b518:	d10d      	bne.n	800b536 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d14d      	bne.n	800b5be <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	689b      	ldr	r3, [r3, #8]
 800b526:	4618      	mov	r0, r3
 800b528:	f001 f966 	bl	800c7f8 <xTaskPriorityDisinherit>
 800b52c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	2200      	movs	r2, #0
 800b532:	609a      	str	r2, [r3, #8]
 800b534:	e043      	b.n	800b5be <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d119      	bne.n	800b570 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	6858      	ldr	r0, [r3, #4]
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b544:	461a      	mov	r2, r3
 800b546:	68b9      	ldr	r1, [r7, #8]
 800b548:	f003 fa8f 	bl	800ea6a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	685a      	ldr	r2, [r3, #4]
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b554:	441a      	add	r2, r3
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	685a      	ldr	r2, [r3, #4]
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	689b      	ldr	r3, [r3, #8]
 800b562:	429a      	cmp	r2, r3
 800b564:	d32b      	bcc.n	800b5be <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	681a      	ldr	r2, [r3, #0]
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	605a      	str	r2, [r3, #4]
 800b56e:	e026      	b.n	800b5be <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	68d8      	ldr	r0, [r3, #12]
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b578:	461a      	mov	r2, r3
 800b57a:	68b9      	ldr	r1, [r7, #8]
 800b57c:	f003 fa75 	bl	800ea6a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	68da      	ldr	r2, [r3, #12]
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b588:	425b      	negs	r3, r3
 800b58a:	441a      	add	r2, r3
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	68da      	ldr	r2, [r3, #12]
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	429a      	cmp	r2, r3
 800b59a:	d207      	bcs.n	800b5ac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	689a      	ldr	r2, [r3, #8]
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5a4:	425b      	negs	r3, r3
 800b5a6:	441a      	add	r2, r3
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2b02      	cmp	r3, #2
 800b5b0:	d105      	bne.n	800b5be <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b5b2:	693b      	ldr	r3, [r7, #16]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d002      	beq.n	800b5be <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b5b8:	693b      	ldr	r3, [r7, #16]
 800b5ba:	3b01      	subs	r3, #1
 800b5bc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b5be:	693b      	ldr	r3, [r7, #16]
 800b5c0:	1c5a      	adds	r2, r3, #1
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b5c6:	697b      	ldr	r3, [r7, #20]
}
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	3718      	adds	r7, #24
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	bd80      	pop	{r7, pc}

0800b5d0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b082      	sub	sp, #8
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
 800b5d8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d018      	beq.n	800b614 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	68da      	ldr	r2, [r3, #12]
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5ea:	441a      	add	r2, r3
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	68da      	ldr	r2, [r3, #12]
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	689b      	ldr	r3, [r3, #8]
 800b5f8:	429a      	cmp	r2, r3
 800b5fa:	d303      	bcc.n	800b604 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681a      	ldr	r2, [r3, #0]
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	68d9      	ldr	r1, [r3, #12]
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b60c:	461a      	mov	r2, r3
 800b60e:	6838      	ldr	r0, [r7, #0]
 800b610:	f003 fa2b 	bl	800ea6a <memcpy>
	}
}
 800b614:	bf00      	nop
 800b616:	3708      	adds	r7, #8
 800b618:	46bd      	mov	sp, r7
 800b61a:	bd80      	pop	{r7, pc}

0800b61c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b084      	sub	sp, #16
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b624:	f001 fed0 	bl	800d3c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b62e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b630:	e011      	b.n	800b656 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b636:	2b00      	cmp	r3, #0
 800b638:	d012      	beq.n	800b660 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	3324      	adds	r3, #36	@ 0x24
 800b63e:	4618      	mov	r0, r3
 800b640:	f000 fe8e 	bl	800c360 <xTaskRemoveFromEventList>
 800b644:	4603      	mov	r3, r0
 800b646:	2b00      	cmp	r3, #0
 800b648:	d001      	beq.n	800b64e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b64a:	f000 ff67 	bl	800c51c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b64e:	7bfb      	ldrb	r3, [r7, #15]
 800b650:	3b01      	subs	r3, #1
 800b652:	b2db      	uxtb	r3, r3
 800b654:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	dce9      	bgt.n	800b632 <prvUnlockQueue+0x16>
 800b65e:	e000      	b.n	800b662 <prvUnlockQueue+0x46>
					break;
 800b660:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	22ff      	movs	r2, #255	@ 0xff
 800b666:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b66a:	f001 fedf 	bl	800d42c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b66e:	f001 feab 	bl	800d3c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b678:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b67a:	e011      	b.n	800b6a0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	691b      	ldr	r3, [r3, #16]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d012      	beq.n	800b6aa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	3310      	adds	r3, #16
 800b688:	4618      	mov	r0, r3
 800b68a:	f000 fe69 	bl	800c360 <xTaskRemoveFromEventList>
 800b68e:	4603      	mov	r3, r0
 800b690:	2b00      	cmp	r3, #0
 800b692:	d001      	beq.n	800b698 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b694:	f000 ff42 	bl	800c51c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b698:	7bbb      	ldrb	r3, [r7, #14]
 800b69a:	3b01      	subs	r3, #1
 800b69c:	b2db      	uxtb	r3, r3
 800b69e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b6a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	dce9      	bgt.n	800b67c <prvUnlockQueue+0x60>
 800b6a8:	e000      	b.n	800b6ac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b6aa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	22ff      	movs	r2, #255	@ 0xff
 800b6b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b6b4:	f001 feba 	bl	800d42c <vPortExitCritical>
}
 800b6b8:	bf00      	nop
 800b6ba:	3710      	adds	r7, #16
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	bd80      	pop	{r7, pc}

0800b6c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b6c0:	b580      	push	{r7, lr}
 800b6c2:	b084      	sub	sp, #16
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b6c8:	f001 fe7e 	bl	800d3c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d102      	bne.n	800b6da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	60fb      	str	r3, [r7, #12]
 800b6d8:	e001      	b.n	800b6de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b6da:	2300      	movs	r3, #0
 800b6dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b6de:	f001 fea5 	bl	800d42c <vPortExitCritical>

	return xReturn;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
}
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	3710      	adds	r7, #16
 800b6e8:	46bd      	mov	sp, r7
 800b6ea:	bd80      	pop	{r7, pc}

0800b6ec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b084      	sub	sp, #16
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b6f4:	f001 fe68 	bl	800d3c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b700:	429a      	cmp	r2, r3
 800b702:	d102      	bne.n	800b70a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b704:	2301      	movs	r3, #1
 800b706:	60fb      	str	r3, [r7, #12]
 800b708:	e001      	b.n	800b70e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b70a:	2300      	movs	r3, #0
 800b70c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b70e:	f001 fe8d 	bl	800d42c <vPortExitCritical>

	return xReturn;
 800b712:	68fb      	ldr	r3, [r7, #12]
}
 800b714:	4618      	mov	r0, r3
 800b716:	3710      	adds	r7, #16
 800b718:	46bd      	mov	sp, r7
 800b71a:	bd80      	pop	{r7, pc}

0800b71c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b71c:	b480      	push	{r7}
 800b71e:	b085      	sub	sp, #20
 800b720:	af00      	add	r7, sp, #0
 800b722:	6078      	str	r0, [r7, #4]
 800b724:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b726:	2300      	movs	r3, #0
 800b728:	60fb      	str	r3, [r7, #12]
 800b72a:	e014      	b.n	800b756 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b72c:	4a0f      	ldr	r2, [pc, #60]	@ (800b76c <vQueueAddToRegistry+0x50>)
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d10b      	bne.n	800b750 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b738:	490c      	ldr	r1, [pc, #48]	@ (800b76c <vQueueAddToRegistry+0x50>)
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	683a      	ldr	r2, [r7, #0]
 800b73e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b742:	4a0a      	ldr	r2, [pc, #40]	@ (800b76c <vQueueAddToRegistry+0x50>)
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	00db      	lsls	r3, r3, #3
 800b748:	4413      	add	r3, r2
 800b74a:	687a      	ldr	r2, [r7, #4]
 800b74c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b74e:	e006      	b.n	800b75e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	3301      	adds	r3, #1
 800b754:	60fb      	str	r3, [r7, #12]
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	2b07      	cmp	r3, #7
 800b75a:	d9e7      	bls.n	800b72c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b75c:	bf00      	nop
 800b75e:	bf00      	nop
 800b760:	3714      	adds	r7, #20
 800b762:	46bd      	mov	sp, r7
 800b764:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b768:	4770      	bx	lr
 800b76a:	bf00      	nop
 800b76c:	24001080 	.word	0x24001080

0800b770 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800b770:	b480      	push	{r7}
 800b772:	b085      	sub	sp, #20
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b778:	2300      	movs	r3, #0
 800b77a:	60fb      	str	r3, [r7, #12]
 800b77c:	e016      	b.n	800b7ac <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800b77e:	4a10      	ldr	r2, [pc, #64]	@ (800b7c0 <vQueueUnregisterQueue+0x50>)
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	00db      	lsls	r3, r3, #3
 800b784:	4413      	add	r3, r2
 800b786:	685b      	ldr	r3, [r3, #4]
 800b788:	687a      	ldr	r2, [r7, #4]
 800b78a:	429a      	cmp	r2, r3
 800b78c:	d10b      	bne.n	800b7a6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b78e:	4a0c      	ldr	r2, [pc, #48]	@ (800b7c0 <vQueueUnregisterQueue+0x50>)
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	2100      	movs	r1, #0
 800b794:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b798:	4a09      	ldr	r2, [pc, #36]	@ (800b7c0 <vQueueUnregisterQueue+0x50>)
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	00db      	lsls	r3, r3, #3
 800b79e:	4413      	add	r3, r2
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	605a      	str	r2, [r3, #4]
				break;
 800b7a4:	e006      	b.n	800b7b4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	3301      	adds	r3, #1
 800b7aa:	60fb      	str	r3, [r7, #12]
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	2b07      	cmp	r3, #7
 800b7b0:	d9e5      	bls.n	800b77e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b7b2:	bf00      	nop
 800b7b4:	bf00      	nop
 800b7b6:	3714      	adds	r7, #20
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7be:	4770      	bx	lr
 800b7c0:	24001080 	.word	0x24001080

0800b7c4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	b086      	sub	sp, #24
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	60f8      	str	r0, [r7, #12]
 800b7cc:	60b9      	str	r1, [r7, #8]
 800b7ce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b7d4:	f001 fdf8 	bl	800d3c8 <vPortEnterCritical>
 800b7d8:	697b      	ldr	r3, [r7, #20]
 800b7da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b7de:	b25b      	sxtb	r3, r3
 800b7e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7e4:	d103      	bne.n	800b7ee <vQueueWaitForMessageRestricted+0x2a>
 800b7e6:	697b      	ldr	r3, [r7, #20]
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b7ee:	697b      	ldr	r3, [r7, #20]
 800b7f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b7f4:	b25b      	sxtb	r3, r3
 800b7f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7fa:	d103      	bne.n	800b804 <vQueueWaitForMessageRestricted+0x40>
 800b7fc:	697b      	ldr	r3, [r7, #20]
 800b7fe:	2200      	movs	r2, #0
 800b800:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b804:	f001 fe12 	bl	800d42c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b808:	697b      	ldr	r3, [r7, #20]
 800b80a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d106      	bne.n	800b81e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b810:	697b      	ldr	r3, [r7, #20]
 800b812:	3324      	adds	r3, #36	@ 0x24
 800b814:	687a      	ldr	r2, [r7, #4]
 800b816:	68b9      	ldr	r1, [r7, #8]
 800b818:	4618      	mov	r0, r3
 800b81a:	f000 fd75 	bl	800c308 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b81e:	6978      	ldr	r0, [r7, #20]
 800b820:	f7ff fefc 	bl	800b61c <prvUnlockQueue>
	}
 800b824:	bf00      	nop
 800b826:	3718      	adds	r7, #24
 800b828:	46bd      	mov	sp, r7
 800b82a:	bd80      	pop	{r7, pc}

0800b82c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b08e      	sub	sp, #56	@ 0x38
 800b830:	af04      	add	r7, sp, #16
 800b832:	60f8      	str	r0, [r7, #12]
 800b834:	60b9      	str	r1, [r7, #8]
 800b836:	607a      	str	r2, [r7, #4]
 800b838:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b83a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d10b      	bne.n	800b858 <xTaskCreateStatic+0x2c>
	__asm volatile
 800b840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b844:	f383 8811 	msr	BASEPRI, r3
 800b848:	f3bf 8f6f 	isb	sy
 800b84c:	f3bf 8f4f 	dsb	sy
 800b850:	623b      	str	r3, [r7, #32]
}
 800b852:	bf00      	nop
 800b854:	bf00      	nop
 800b856:	e7fd      	b.n	800b854 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d10b      	bne.n	800b876 <xTaskCreateStatic+0x4a>
	__asm volatile
 800b85e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b862:	f383 8811 	msr	BASEPRI, r3
 800b866:	f3bf 8f6f 	isb	sy
 800b86a:	f3bf 8f4f 	dsb	sy
 800b86e:	61fb      	str	r3, [r7, #28]
}
 800b870:	bf00      	nop
 800b872:	bf00      	nop
 800b874:	e7fd      	b.n	800b872 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b876:	23a8      	movs	r3, #168	@ 0xa8
 800b878:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b87a:	693b      	ldr	r3, [r7, #16]
 800b87c:	2ba8      	cmp	r3, #168	@ 0xa8
 800b87e:	d00b      	beq.n	800b898 <xTaskCreateStatic+0x6c>
	__asm volatile
 800b880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b884:	f383 8811 	msr	BASEPRI, r3
 800b888:	f3bf 8f6f 	isb	sy
 800b88c:	f3bf 8f4f 	dsb	sy
 800b890:	61bb      	str	r3, [r7, #24]
}
 800b892:	bf00      	nop
 800b894:	bf00      	nop
 800b896:	e7fd      	b.n	800b894 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b898:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b89a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d01e      	beq.n	800b8de <xTaskCreateStatic+0xb2>
 800b8a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d01b      	beq.n	800b8de <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b8a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8a8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b8aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b8ae:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b8b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8b2:	2202      	movs	r2, #2
 800b8b4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b8b8:	2300      	movs	r3, #0
 800b8ba:	9303      	str	r3, [sp, #12]
 800b8bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8be:	9302      	str	r3, [sp, #8]
 800b8c0:	f107 0314 	add.w	r3, r7, #20
 800b8c4:	9301      	str	r3, [sp, #4]
 800b8c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8c8:	9300      	str	r3, [sp, #0]
 800b8ca:	683b      	ldr	r3, [r7, #0]
 800b8cc:	687a      	ldr	r2, [r7, #4]
 800b8ce:	68b9      	ldr	r1, [r7, #8]
 800b8d0:	68f8      	ldr	r0, [r7, #12]
 800b8d2:	f000 f851 	bl	800b978 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b8d6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b8d8:	f000 f8f6 	bl	800bac8 <prvAddNewTaskToReadyList>
 800b8dc:	e001      	b.n	800b8e2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800b8de:	2300      	movs	r3, #0
 800b8e0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b8e2:	697b      	ldr	r3, [r7, #20]
	}
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	3728      	adds	r7, #40	@ 0x28
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	bd80      	pop	{r7, pc}

0800b8ec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b08c      	sub	sp, #48	@ 0x30
 800b8f0:	af04      	add	r7, sp, #16
 800b8f2:	60f8      	str	r0, [r7, #12]
 800b8f4:	60b9      	str	r1, [r7, #8]
 800b8f6:	603b      	str	r3, [r7, #0]
 800b8f8:	4613      	mov	r3, r2
 800b8fa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b8fc:	88fb      	ldrh	r3, [r7, #6]
 800b8fe:	009b      	lsls	r3, r3, #2
 800b900:	4618      	mov	r0, r3
 800b902:	f001 fe83 	bl	800d60c <pvPortMalloc>
 800b906:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b908:	697b      	ldr	r3, [r7, #20]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d00e      	beq.n	800b92c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b90e:	20a8      	movs	r0, #168	@ 0xa8
 800b910:	f001 fe7c 	bl	800d60c <pvPortMalloc>
 800b914:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b916:	69fb      	ldr	r3, [r7, #28]
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d003      	beq.n	800b924 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b91c:	69fb      	ldr	r3, [r7, #28]
 800b91e:	697a      	ldr	r2, [r7, #20]
 800b920:	631a      	str	r2, [r3, #48]	@ 0x30
 800b922:	e005      	b.n	800b930 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b924:	6978      	ldr	r0, [r7, #20]
 800b926:	f001 ff3f 	bl	800d7a8 <vPortFree>
 800b92a:	e001      	b.n	800b930 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b92c:	2300      	movs	r3, #0
 800b92e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b930:	69fb      	ldr	r3, [r7, #28]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d017      	beq.n	800b966 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b936:	69fb      	ldr	r3, [r7, #28]
 800b938:	2200      	movs	r2, #0
 800b93a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b93e:	88fa      	ldrh	r2, [r7, #6]
 800b940:	2300      	movs	r3, #0
 800b942:	9303      	str	r3, [sp, #12]
 800b944:	69fb      	ldr	r3, [r7, #28]
 800b946:	9302      	str	r3, [sp, #8]
 800b948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b94a:	9301      	str	r3, [sp, #4]
 800b94c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b94e:	9300      	str	r3, [sp, #0]
 800b950:	683b      	ldr	r3, [r7, #0]
 800b952:	68b9      	ldr	r1, [r7, #8]
 800b954:	68f8      	ldr	r0, [r7, #12]
 800b956:	f000 f80f 	bl	800b978 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b95a:	69f8      	ldr	r0, [r7, #28]
 800b95c:	f000 f8b4 	bl	800bac8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b960:	2301      	movs	r3, #1
 800b962:	61bb      	str	r3, [r7, #24]
 800b964:	e002      	b.n	800b96c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b966:	f04f 33ff 	mov.w	r3, #4294967295
 800b96a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b96c:	69bb      	ldr	r3, [r7, #24]
	}
 800b96e:	4618      	mov	r0, r3
 800b970:	3720      	adds	r7, #32
 800b972:	46bd      	mov	sp, r7
 800b974:	bd80      	pop	{r7, pc}
	...

0800b978 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b088      	sub	sp, #32
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	60f8      	str	r0, [r7, #12]
 800b980:	60b9      	str	r1, [r7, #8]
 800b982:	607a      	str	r2, [r7, #4]
 800b984:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b988:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	009b      	lsls	r3, r3, #2
 800b98e:	461a      	mov	r2, r3
 800b990:	21a5      	movs	r1, #165	@ 0xa5
 800b992:	f002 ff8c 	bl	800e8ae <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b998:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b99a:	6879      	ldr	r1, [r7, #4]
 800b99c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800b9a0:	440b      	add	r3, r1
 800b9a2:	009b      	lsls	r3, r3, #2
 800b9a4:	4413      	add	r3, r2
 800b9a6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b9a8:	69bb      	ldr	r3, [r7, #24]
 800b9aa:	f023 0307 	bic.w	r3, r3, #7
 800b9ae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b9b0:	69bb      	ldr	r3, [r7, #24]
 800b9b2:	f003 0307 	and.w	r3, r3, #7
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d00b      	beq.n	800b9d2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800b9ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9be:	f383 8811 	msr	BASEPRI, r3
 800b9c2:	f3bf 8f6f 	isb	sy
 800b9c6:	f3bf 8f4f 	dsb	sy
 800b9ca:	617b      	str	r3, [r7, #20]
}
 800b9cc:	bf00      	nop
 800b9ce:	bf00      	nop
 800b9d0:	e7fd      	b.n	800b9ce <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b9d2:	68bb      	ldr	r3, [r7, #8]
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d01f      	beq.n	800ba18 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b9d8:	2300      	movs	r3, #0
 800b9da:	61fb      	str	r3, [r7, #28]
 800b9dc:	e012      	b.n	800ba04 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b9de:	68ba      	ldr	r2, [r7, #8]
 800b9e0:	69fb      	ldr	r3, [r7, #28]
 800b9e2:	4413      	add	r3, r2
 800b9e4:	7819      	ldrb	r1, [r3, #0]
 800b9e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9e8:	69fb      	ldr	r3, [r7, #28]
 800b9ea:	4413      	add	r3, r2
 800b9ec:	3334      	adds	r3, #52	@ 0x34
 800b9ee:	460a      	mov	r2, r1
 800b9f0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b9f2:	68ba      	ldr	r2, [r7, #8]
 800b9f4:	69fb      	ldr	r3, [r7, #28]
 800b9f6:	4413      	add	r3, r2
 800b9f8:	781b      	ldrb	r3, [r3, #0]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d006      	beq.n	800ba0c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b9fe:	69fb      	ldr	r3, [r7, #28]
 800ba00:	3301      	adds	r3, #1
 800ba02:	61fb      	str	r3, [r7, #28]
 800ba04:	69fb      	ldr	r3, [r7, #28]
 800ba06:	2b0f      	cmp	r3, #15
 800ba08:	d9e9      	bls.n	800b9de <prvInitialiseNewTask+0x66>
 800ba0a:	e000      	b.n	800ba0e <prvInitialiseNewTask+0x96>
			{
				break;
 800ba0c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ba0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba10:	2200      	movs	r2, #0
 800ba12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ba16:	e003      	b.n	800ba20 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ba18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ba20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba22:	2b37      	cmp	r3, #55	@ 0x37
 800ba24:	d901      	bls.n	800ba2a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ba26:	2337      	movs	r3, #55	@ 0x37
 800ba28:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ba2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba2e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ba30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba34:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ba36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba38:	2200      	movs	r2, #0
 800ba3a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ba3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba3e:	3304      	adds	r3, #4
 800ba40:	4618      	mov	r0, r3
 800ba42:	f7fe fe33 	bl	800a6ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ba46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba48:	3318      	adds	r3, #24
 800ba4a:	4618      	mov	r0, r3
 800ba4c:	f7fe fe2e 	bl	800a6ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ba50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba54:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba58:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ba5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba5e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ba60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba64:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ba66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba68:	2200      	movs	r2, #0
 800ba6a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ba6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba70:	2200      	movs	r2, #0
 800ba72:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ba76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba78:	3354      	adds	r3, #84	@ 0x54
 800ba7a:	224c      	movs	r2, #76	@ 0x4c
 800ba7c:	2100      	movs	r1, #0
 800ba7e:	4618      	mov	r0, r3
 800ba80:	f002 ff15 	bl	800e8ae <memset>
 800ba84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba86:	4a0d      	ldr	r2, [pc, #52]	@ (800babc <prvInitialiseNewTask+0x144>)
 800ba88:	659a      	str	r2, [r3, #88]	@ 0x58
 800ba8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba8c:	4a0c      	ldr	r2, [pc, #48]	@ (800bac0 <prvInitialiseNewTask+0x148>)
 800ba8e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800ba90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba92:	4a0c      	ldr	r2, [pc, #48]	@ (800bac4 <prvInitialiseNewTask+0x14c>)
 800ba94:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ba96:	683a      	ldr	r2, [r7, #0]
 800ba98:	68f9      	ldr	r1, [r7, #12]
 800ba9a:	69b8      	ldr	r0, [r7, #24]
 800ba9c:	f001 fb62 	bl	800d164 <pxPortInitialiseStack>
 800baa0:	4602      	mov	r2, r0
 800baa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baa4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800baa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d002      	beq.n	800bab2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800baac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800baae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bab0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bab2:	bf00      	nop
 800bab4:	3720      	adds	r7, #32
 800bab6:	46bd      	mov	sp, r7
 800bab8:	bd80      	pop	{r7, pc}
 800baba:	bf00      	nop
 800babc:	24005314 	.word	0x24005314
 800bac0:	2400537c 	.word	0x2400537c
 800bac4:	240053e4 	.word	0x240053e4

0800bac8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b082      	sub	sp, #8
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bad0:	f001 fc7a 	bl	800d3c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bad4:	4b2d      	ldr	r3, [pc, #180]	@ (800bb8c <prvAddNewTaskToReadyList+0xc4>)
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	3301      	adds	r3, #1
 800bada:	4a2c      	ldr	r2, [pc, #176]	@ (800bb8c <prvAddNewTaskToReadyList+0xc4>)
 800badc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bade:	4b2c      	ldr	r3, [pc, #176]	@ (800bb90 <prvAddNewTaskToReadyList+0xc8>)
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d109      	bne.n	800bafa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bae6:	4a2a      	ldr	r2, [pc, #168]	@ (800bb90 <prvAddNewTaskToReadyList+0xc8>)
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800baec:	4b27      	ldr	r3, [pc, #156]	@ (800bb8c <prvAddNewTaskToReadyList+0xc4>)
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	2b01      	cmp	r3, #1
 800baf2:	d110      	bne.n	800bb16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800baf4:	f000 fd36 	bl	800c564 <prvInitialiseTaskLists>
 800baf8:	e00d      	b.n	800bb16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bafa:	4b26      	ldr	r3, [pc, #152]	@ (800bb94 <prvAddNewTaskToReadyList+0xcc>)
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d109      	bne.n	800bb16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bb02:	4b23      	ldr	r3, [pc, #140]	@ (800bb90 <prvAddNewTaskToReadyList+0xc8>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb0c:	429a      	cmp	r2, r3
 800bb0e:	d802      	bhi.n	800bb16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bb10:	4a1f      	ldr	r2, [pc, #124]	@ (800bb90 <prvAddNewTaskToReadyList+0xc8>)
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bb16:	4b20      	ldr	r3, [pc, #128]	@ (800bb98 <prvAddNewTaskToReadyList+0xd0>)
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	3301      	adds	r3, #1
 800bb1c:	4a1e      	ldr	r2, [pc, #120]	@ (800bb98 <prvAddNewTaskToReadyList+0xd0>)
 800bb1e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bb20:	4b1d      	ldr	r3, [pc, #116]	@ (800bb98 <prvAddNewTaskToReadyList+0xd0>)
 800bb22:	681a      	ldr	r2, [r3, #0]
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb2c:	4b1b      	ldr	r3, [pc, #108]	@ (800bb9c <prvAddNewTaskToReadyList+0xd4>)
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	429a      	cmp	r2, r3
 800bb32:	d903      	bls.n	800bb3c <prvAddNewTaskToReadyList+0x74>
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb38:	4a18      	ldr	r2, [pc, #96]	@ (800bb9c <prvAddNewTaskToReadyList+0xd4>)
 800bb3a:	6013      	str	r3, [r2, #0]
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb40:	4613      	mov	r3, r2
 800bb42:	009b      	lsls	r3, r3, #2
 800bb44:	4413      	add	r3, r2
 800bb46:	009b      	lsls	r3, r3, #2
 800bb48:	4a15      	ldr	r2, [pc, #84]	@ (800bba0 <prvAddNewTaskToReadyList+0xd8>)
 800bb4a:	441a      	add	r2, r3
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	3304      	adds	r3, #4
 800bb50:	4619      	mov	r1, r3
 800bb52:	4610      	mov	r0, r2
 800bb54:	f7fe fdb7 	bl	800a6c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bb58:	f001 fc68 	bl	800d42c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bb5c:	4b0d      	ldr	r3, [pc, #52]	@ (800bb94 <prvAddNewTaskToReadyList+0xcc>)
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d00e      	beq.n	800bb82 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bb64:	4b0a      	ldr	r3, [pc, #40]	@ (800bb90 <prvAddNewTaskToReadyList+0xc8>)
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb6e:	429a      	cmp	r2, r3
 800bb70:	d207      	bcs.n	800bb82 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bb72:	4b0c      	ldr	r3, [pc, #48]	@ (800bba4 <prvAddNewTaskToReadyList+0xdc>)
 800bb74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb78:	601a      	str	r2, [r3, #0]
 800bb7a:	f3bf 8f4f 	dsb	sy
 800bb7e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bb82:	bf00      	nop
 800bb84:	3708      	adds	r7, #8
 800bb86:	46bd      	mov	sp, r7
 800bb88:	bd80      	pop	{r7, pc}
 800bb8a:	bf00      	nop
 800bb8c:	24001594 	.word	0x24001594
 800bb90:	240010c0 	.word	0x240010c0
 800bb94:	240015a0 	.word	0x240015a0
 800bb98:	240015b0 	.word	0x240015b0
 800bb9c:	2400159c 	.word	0x2400159c
 800bba0:	240010c4 	.word	0x240010c4
 800bba4:	e000ed04 	.word	0xe000ed04

0800bba8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b084      	sub	sp, #16
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d018      	beq.n	800bbec <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bbba:	4b14      	ldr	r3, [pc, #80]	@ (800bc0c <vTaskDelay+0x64>)
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d00b      	beq.n	800bbda <vTaskDelay+0x32>
	__asm volatile
 800bbc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbc6:	f383 8811 	msr	BASEPRI, r3
 800bbca:	f3bf 8f6f 	isb	sy
 800bbce:	f3bf 8f4f 	dsb	sy
 800bbd2:	60bb      	str	r3, [r7, #8]
}
 800bbd4:	bf00      	nop
 800bbd6:	bf00      	nop
 800bbd8:	e7fd      	b.n	800bbd6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bbda:	f000 f993 	bl	800bf04 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bbde:	2100      	movs	r1, #0
 800bbe0:	6878      	ldr	r0, [r7, #4]
 800bbe2:	f000 ff11 	bl	800ca08 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bbe6:	f000 f99b 	bl	800bf20 <xTaskResumeAll>
 800bbea:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d107      	bne.n	800bc02 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800bbf2:	4b07      	ldr	r3, [pc, #28]	@ (800bc10 <vTaskDelay+0x68>)
 800bbf4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbf8:	601a      	str	r2, [r3, #0]
 800bbfa:	f3bf 8f4f 	dsb	sy
 800bbfe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bc02:	bf00      	nop
 800bc04:	3710      	adds	r7, #16
 800bc06:	46bd      	mov	sp, r7
 800bc08:	bd80      	pop	{r7, pc}
 800bc0a:	bf00      	nop
 800bc0c:	240015bc 	.word	0x240015bc
 800bc10:	e000ed04 	.word	0xe000ed04

0800bc14 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b084      	sub	sp, #16
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800bc1c:	f001 fbd4 	bl	800d3c8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d102      	bne.n	800bc2c <vTaskSuspend+0x18>
 800bc26:	4b30      	ldr	r3, [pc, #192]	@ (800bce8 <vTaskSuspend+0xd4>)
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	e000      	b.n	800bc2e <vTaskSuspend+0x1a>
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	3304      	adds	r3, #4
 800bc34:	4618      	mov	r0, r3
 800bc36:	f7fe fda3 	bl	800a780 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d004      	beq.n	800bc4c <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	3318      	adds	r3, #24
 800bc46:	4618      	mov	r0, r3
 800bc48:	f7fe fd9a 	bl	800a780 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	3304      	adds	r3, #4
 800bc50:	4619      	mov	r1, r3
 800bc52:	4826      	ldr	r0, [pc, #152]	@ (800bcec <vTaskSuspend+0xd8>)
 800bc54:	f7fe fd37 	bl	800a6c6 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800bc5e:	b2db      	uxtb	r3, r3
 800bc60:	2b01      	cmp	r3, #1
 800bc62:	d103      	bne.n	800bc6c <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	2200      	movs	r2, #0
 800bc68:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800bc6c:	f001 fbde 	bl	800d42c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800bc70:	4b1f      	ldr	r3, [pc, #124]	@ (800bcf0 <vTaskSuspend+0xdc>)
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d005      	beq.n	800bc84 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800bc78:	f001 fba6 	bl	800d3c8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800bc7c:	f000 fd16 	bl	800c6ac <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800bc80:	f001 fbd4 	bl	800d42c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800bc84:	4b18      	ldr	r3, [pc, #96]	@ (800bce8 <vTaskSuspend+0xd4>)
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	68fa      	ldr	r2, [r7, #12]
 800bc8a:	429a      	cmp	r2, r3
 800bc8c:	d128      	bne.n	800bce0 <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 800bc8e:	4b18      	ldr	r3, [pc, #96]	@ (800bcf0 <vTaskSuspend+0xdc>)
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d018      	beq.n	800bcc8 <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800bc96:	4b17      	ldr	r3, [pc, #92]	@ (800bcf4 <vTaskSuspend+0xe0>)
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d00b      	beq.n	800bcb6 <vTaskSuspend+0xa2>
	__asm volatile
 800bc9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bca2:	f383 8811 	msr	BASEPRI, r3
 800bca6:	f3bf 8f6f 	isb	sy
 800bcaa:	f3bf 8f4f 	dsb	sy
 800bcae:	60bb      	str	r3, [r7, #8]
}
 800bcb0:	bf00      	nop
 800bcb2:	bf00      	nop
 800bcb4:	e7fd      	b.n	800bcb2 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800bcb6:	4b10      	ldr	r3, [pc, #64]	@ (800bcf8 <vTaskSuspend+0xe4>)
 800bcb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bcbc:	601a      	str	r2, [r3, #0]
 800bcbe:	f3bf 8f4f 	dsb	sy
 800bcc2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bcc6:	e00b      	b.n	800bce0 <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800bcc8:	4b08      	ldr	r3, [pc, #32]	@ (800bcec <vTaskSuspend+0xd8>)
 800bcca:	681a      	ldr	r2, [r3, #0]
 800bccc:	4b0b      	ldr	r3, [pc, #44]	@ (800bcfc <vTaskSuspend+0xe8>)
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	429a      	cmp	r2, r3
 800bcd2:	d103      	bne.n	800bcdc <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 800bcd4:	4b04      	ldr	r3, [pc, #16]	@ (800bce8 <vTaskSuspend+0xd4>)
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	601a      	str	r2, [r3, #0]
	}
 800bcda:	e001      	b.n	800bce0 <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 800bcdc:	f000 fa88 	bl	800c1f0 <vTaskSwitchContext>
	}
 800bce0:	bf00      	nop
 800bce2:	3710      	adds	r7, #16
 800bce4:	46bd      	mov	sp, r7
 800bce6:	bd80      	pop	{r7, pc}
 800bce8:	240010c0 	.word	0x240010c0
 800bcec:	24001580 	.word	0x24001580
 800bcf0:	240015a0 	.word	0x240015a0
 800bcf4:	240015bc 	.word	0x240015bc
 800bcf8:	e000ed04 	.word	0xe000ed04
 800bcfc:	24001594 	.word	0x24001594

0800bd00 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800bd00:	b480      	push	{r7}
 800bd02:	b087      	sub	sp, #28
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800bd08:	2300      	movs	r3, #0
 800bd0a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d10b      	bne.n	800bd2e <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 800bd16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd1a:	f383 8811 	msr	BASEPRI, r3
 800bd1e:	f3bf 8f6f 	isb	sy
 800bd22:	f3bf 8f4f 	dsb	sy
 800bd26:	60fb      	str	r3, [r7, #12]
}
 800bd28:	bf00      	nop
 800bd2a:	bf00      	nop
 800bd2c:	e7fd      	b.n	800bd2a <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800bd2e:	693b      	ldr	r3, [r7, #16]
 800bd30:	695b      	ldr	r3, [r3, #20]
 800bd32:	4a0a      	ldr	r2, [pc, #40]	@ (800bd5c <prvTaskIsTaskSuspended+0x5c>)
 800bd34:	4293      	cmp	r3, r2
 800bd36:	d10a      	bne.n	800bd4e <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800bd38:	693b      	ldr	r3, [r7, #16]
 800bd3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd3c:	4a08      	ldr	r2, [pc, #32]	@ (800bd60 <prvTaskIsTaskSuspended+0x60>)
 800bd3e:	4293      	cmp	r3, r2
 800bd40:	d005      	beq.n	800bd4e <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800bd42:	693b      	ldr	r3, [r7, #16]
 800bd44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d101      	bne.n	800bd4e <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 800bd4a:	2301      	movs	r3, #1
 800bd4c:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bd4e:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800bd50:	4618      	mov	r0, r3
 800bd52:	371c      	adds	r7, #28
 800bd54:	46bd      	mov	sp, r7
 800bd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5a:	4770      	bx	lr
 800bd5c:	24001580 	.word	0x24001580
 800bd60:	24001554 	.word	0x24001554

0800bd64 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b084      	sub	sp, #16
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d10b      	bne.n	800bd8e <vTaskResume+0x2a>
	__asm volatile
 800bd76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd7a:	f383 8811 	msr	BASEPRI, r3
 800bd7e:	f3bf 8f6f 	isb	sy
 800bd82:	f3bf 8f4f 	dsb	sy
 800bd86:	60bb      	str	r3, [r7, #8]
}
 800bd88:	bf00      	nop
 800bd8a:	bf00      	nop
 800bd8c:	e7fd      	b.n	800bd8a <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800bd8e:	4b21      	ldr	r3, [pc, #132]	@ (800be14 <vTaskResume+0xb0>)
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	68fa      	ldr	r2, [r7, #12]
 800bd94:	429a      	cmp	r2, r3
 800bd96:	d038      	beq.n	800be0a <vTaskResume+0xa6>
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d035      	beq.n	800be0a <vTaskResume+0xa6>
		{
			taskENTER_CRITICAL();
 800bd9e:	f001 fb13 	bl	800d3c8 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800bda2:	68f8      	ldr	r0, [r7, #12]
 800bda4:	f7ff ffac 	bl	800bd00 <prvTaskIsTaskSuspended>
 800bda8:	4603      	mov	r3, r0
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d02b      	beq.n	800be06 <vTaskResume+0xa2>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800bdae:	68fb      	ldr	r3, [r7, #12]
 800bdb0:	3304      	adds	r3, #4
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	f7fe fce4 	bl	800a780 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bdbc:	4b16      	ldr	r3, [pc, #88]	@ (800be18 <vTaskResume+0xb4>)
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	429a      	cmp	r2, r3
 800bdc2:	d903      	bls.n	800bdcc <vTaskResume+0x68>
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdc8:	4a13      	ldr	r2, [pc, #76]	@ (800be18 <vTaskResume+0xb4>)
 800bdca:	6013      	str	r3, [r2, #0]
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bdd0:	4613      	mov	r3, r2
 800bdd2:	009b      	lsls	r3, r3, #2
 800bdd4:	4413      	add	r3, r2
 800bdd6:	009b      	lsls	r3, r3, #2
 800bdd8:	4a10      	ldr	r2, [pc, #64]	@ (800be1c <vTaskResume+0xb8>)
 800bdda:	441a      	add	r2, r3
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	3304      	adds	r3, #4
 800bde0:	4619      	mov	r1, r3
 800bde2:	4610      	mov	r0, r2
 800bde4:	f7fe fc6f 	bl	800a6c6 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bdec:	4b09      	ldr	r3, [pc, #36]	@ (800be14 <vTaskResume+0xb0>)
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdf2:	429a      	cmp	r2, r3
 800bdf4:	d307      	bcc.n	800be06 <vTaskResume+0xa2>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800bdf6:	4b0a      	ldr	r3, [pc, #40]	@ (800be20 <vTaskResume+0xbc>)
 800bdf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bdfc:	601a      	str	r2, [r3, #0]
 800bdfe:	f3bf 8f4f 	dsb	sy
 800be02:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800be06:	f001 fb11 	bl	800d42c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800be0a:	bf00      	nop
 800be0c:	3710      	adds	r7, #16
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}
 800be12:	bf00      	nop
 800be14:	240010c0 	.word	0x240010c0
 800be18:	2400159c 	.word	0x2400159c
 800be1c:	240010c4 	.word	0x240010c4
 800be20:	e000ed04 	.word	0xe000ed04

0800be24 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b08a      	sub	sp, #40	@ 0x28
 800be28:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800be2a:	2300      	movs	r3, #0
 800be2c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800be2e:	2300      	movs	r3, #0
 800be30:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800be32:	463a      	mov	r2, r7
 800be34:	1d39      	adds	r1, r7, #4
 800be36:	f107 0308 	add.w	r3, r7, #8
 800be3a:	4618      	mov	r0, r3
 800be3c:	f7fe fbe2 	bl	800a604 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800be40:	6839      	ldr	r1, [r7, #0]
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	68ba      	ldr	r2, [r7, #8]
 800be46:	9202      	str	r2, [sp, #8]
 800be48:	9301      	str	r3, [sp, #4]
 800be4a:	2300      	movs	r3, #0
 800be4c:	9300      	str	r3, [sp, #0]
 800be4e:	2300      	movs	r3, #0
 800be50:	460a      	mov	r2, r1
 800be52:	4924      	ldr	r1, [pc, #144]	@ (800bee4 <vTaskStartScheduler+0xc0>)
 800be54:	4824      	ldr	r0, [pc, #144]	@ (800bee8 <vTaskStartScheduler+0xc4>)
 800be56:	f7ff fce9 	bl	800b82c <xTaskCreateStatic>
 800be5a:	4603      	mov	r3, r0
 800be5c:	4a23      	ldr	r2, [pc, #140]	@ (800beec <vTaskStartScheduler+0xc8>)
 800be5e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800be60:	4b22      	ldr	r3, [pc, #136]	@ (800beec <vTaskStartScheduler+0xc8>)
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d002      	beq.n	800be6e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800be68:	2301      	movs	r3, #1
 800be6a:	617b      	str	r3, [r7, #20]
 800be6c:	e001      	b.n	800be72 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800be6e:	2300      	movs	r3, #0
 800be70:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800be72:	697b      	ldr	r3, [r7, #20]
 800be74:	2b01      	cmp	r3, #1
 800be76:	d102      	bne.n	800be7e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800be78:	f000 fe1a 	bl	800cab0 <xTimerCreateTimerTask>
 800be7c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800be7e:	697b      	ldr	r3, [r7, #20]
 800be80:	2b01      	cmp	r3, #1
 800be82:	d11b      	bne.n	800bebc <vTaskStartScheduler+0x98>
	__asm volatile
 800be84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be88:	f383 8811 	msr	BASEPRI, r3
 800be8c:	f3bf 8f6f 	isb	sy
 800be90:	f3bf 8f4f 	dsb	sy
 800be94:	613b      	str	r3, [r7, #16]
}
 800be96:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800be98:	4b15      	ldr	r3, [pc, #84]	@ (800bef0 <vTaskStartScheduler+0xcc>)
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	3354      	adds	r3, #84	@ 0x54
 800be9e:	4a15      	ldr	r2, [pc, #84]	@ (800bef4 <vTaskStartScheduler+0xd0>)
 800bea0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bea2:	4b15      	ldr	r3, [pc, #84]	@ (800bef8 <vTaskStartScheduler+0xd4>)
 800bea4:	f04f 32ff 	mov.w	r2, #4294967295
 800bea8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800beaa:	4b14      	ldr	r3, [pc, #80]	@ (800befc <vTaskStartScheduler+0xd8>)
 800beac:	2201      	movs	r2, #1
 800beae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800beb0:	4b13      	ldr	r3, [pc, #76]	@ (800bf00 <vTaskStartScheduler+0xdc>)
 800beb2:	2200      	movs	r2, #0
 800beb4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800beb6:	f001 f9e3 	bl	800d280 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800beba:	e00f      	b.n	800bedc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bebc:	697b      	ldr	r3, [r7, #20]
 800bebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bec2:	d10b      	bne.n	800bedc <vTaskStartScheduler+0xb8>
	__asm volatile
 800bec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bec8:	f383 8811 	msr	BASEPRI, r3
 800becc:	f3bf 8f6f 	isb	sy
 800bed0:	f3bf 8f4f 	dsb	sy
 800bed4:	60fb      	str	r3, [r7, #12]
}
 800bed6:	bf00      	nop
 800bed8:	bf00      	nop
 800beda:	e7fd      	b.n	800bed8 <vTaskStartScheduler+0xb4>
}
 800bedc:	bf00      	nop
 800bede:	3718      	adds	r7, #24
 800bee0:	46bd      	mov	sp, r7
 800bee2:	bd80      	pop	{r7, pc}
 800bee4:	080120ec 	.word	0x080120ec
 800bee8:	0800c535 	.word	0x0800c535
 800beec:	240015b8 	.word	0x240015b8
 800bef0:	240010c0 	.word	0x240010c0
 800bef4:	24000354 	.word	0x24000354
 800bef8:	240015b4 	.word	0x240015b4
 800befc:	240015a0 	.word	0x240015a0
 800bf00:	24001598 	.word	0x24001598

0800bf04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bf04:	b480      	push	{r7}
 800bf06:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bf08:	4b04      	ldr	r3, [pc, #16]	@ (800bf1c <vTaskSuspendAll+0x18>)
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	3301      	adds	r3, #1
 800bf0e:	4a03      	ldr	r2, [pc, #12]	@ (800bf1c <vTaskSuspendAll+0x18>)
 800bf10:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bf12:	bf00      	nop
 800bf14:	46bd      	mov	sp, r7
 800bf16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1a:	4770      	bx	lr
 800bf1c:	240015bc 	.word	0x240015bc

0800bf20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b084      	sub	sp, #16
 800bf24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bf26:	2300      	movs	r3, #0
 800bf28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bf2e:	4b42      	ldr	r3, [pc, #264]	@ (800c038 <xTaskResumeAll+0x118>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d10b      	bne.n	800bf4e <xTaskResumeAll+0x2e>
	__asm volatile
 800bf36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf3a:	f383 8811 	msr	BASEPRI, r3
 800bf3e:	f3bf 8f6f 	isb	sy
 800bf42:	f3bf 8f4f 	dsb	sy
 800bf46:	603b      	str	r3, [r7, #0]
}
 800bf48:	bf00      	nop
 800bf4a:	bf00      	nop
 800bf4c:	e7fd      	b.n	800bf4a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bf4e:	f001 fa3b 	bl	800d3c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bf52:	4b39      	ldr	r3, [pc, #228]	@ (800c038 <xTaskResumeAll+0x118>)
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	3b01      	subs	r3, #1
 800bf58:	4a37      	ldr	r2, [pc, #220]	@ (800c038 <xTaskResumeAll+0x118>)
 800bf5a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf5c:	4b36      	ldr	r3, [pc, #216]	@ (800c038 <xTaskResumeAll+0x118>)
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d162      	bne.n	800c02a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bf64:	4b35      	ldr	r3, [pc, #212]	@ (800c03c <xTaskResumeAll+0x11c>)
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d05e      	beq.n	800c02a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bf6c:	e02f      	b.n	800bfce <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf6e:	4b34      	ldr	r3, [pc, #208]	@ (800c040 <xTaskResumeAll+0x120>)
 800bf70:	68db      	ldr	r3, [r3, #12]
 800bf72:	68db      	ldr	r3, [r3, #12]
 800bf74:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	3318      	adds	r3, #24
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	f7fe fc00 	bl	800a780 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	3304      	adds	r3, #4
 800bf84:	4618      	mov	r0, r3
 800bf86:	f7fe fbfb 	bl	800a780 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf8e:	4b2d      	ldr	r3, [pc, #180]	@ (800c044 <xTaskResumeAll+0x124>)
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	429a      	cmp	r2, r3
 800bf94:	d903      	bls.n	800bf9e <xTaskResumeAll+0x7e>
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf9a:	4a2a      	ldr	r2, [pc, #168]	@ (800c044 <xTaskResumeAll+0x124>)
 800bf9c:	6013      	str	r3, [r2, #0]
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfa2:	4613      	mov	r3, r2
 800bfa4:	009b      	lsls	r3, r3, #2
 800bfa6:	4413      	add	r3, r2
 800bfa8:	009b      	lsls	r3, r3, #2
 800bfaa:	4a27      	ldr	r2, [pc, #156]	@ (800c048 <xTaskResumeAll+0x128>)
 800bfac:	441a      	add	r2, r3
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	3304      	adds	r3, #4
 800bfb2:	4619      	mov	r1, r3
 800bfb4:	4610      	mov	r0, r2
 800bfb6:	f7fe fb86 	bl	800a6c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfbe:	4b23      	ldr	r3, [pc, #140]	@ (800c04c <xTaskResumeAll+0x12c>)
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfc4:	429a      	cmp	r2, r3
 800bfc6:	d302      	bcc.n	800bfce <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800bfc8:	4b21      	ldr	r3, [pc, #132]	@ (800c050 <xTaskResumeAll+0x130>)
 800bfca:	2201      	movs	r2, #1
 800bfcc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bfce:	4b1c      	ldr	r3, [pc, #112]	@ (800c040 <xTaskResumeAll+0x120>)
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d1cb      	bne.n	800bf6e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d001      	beq.n	800bfe0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bfdc:	f000 fb66 	bl	800c6ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800bfe0:	4b1c      	ldr	r3, [pc, #112]	@ (800c054 <xTaskResumeAll+0x134>)
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d010      	beq.n	800c00e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bfec:	f000 f846 	bl	800c07c <xTaskIncrementTick>
 800bff0:	4603      	mov	r3, r0
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d002      	beq.n	800bffc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800bff6:	4b16      	ldr	r3, [pc, #88]	@ (800c050 <xTaskResumeAll+0x130>)
 800bff8:	2201      	movs	r2, #1
 800bffa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	3b01      	subs	r3, #1
 800c000:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d1f1      	bne.n	800bfec <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800c008:	4b12      	ldr	r3, [pc, #72]	@ (800c054 <xTaskResumeAll+0x134>)
 800c00a:	2200      	movs	r2, #0
 800c00c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c00e:	4b10      	ldr	r3, [pc, #64]	@ (800c050 <xTaskResumeAll+0x130>)
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	2b00      	cmp	r3, #0
 800c014:	d009      	beq.n	800c02a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c016:	2301      	movs	r3, #1
 800c018:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c01a:	4b0f      	ldr	r3, [pc, #60]	@ (800c058 <xTaskResumeAll+0x138>)
 800c01c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c020:	601a      	str	r2, [r3, #0]
 800c022:	f3bf 8f4f 	dsb	sy
 800c026:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c02a:	f001 f9ff 	bl	800d42c <vPortExitCritical>

	return xAlreadyYielded;
 800c02e:	68bb      	ldr	r3, [r7, #8]
}
 800c030:	4618      	mov	r0, r3
 800c032:	3710      	adds	r7, #16
 800c034:	46bd      	mov	sp, r7
 800c036:	bd80      	pop	{r7, pc}
 800c038:	240015bc 	.word	0x240015bc
 800c03c:	24001594 	.word	0x24001594
 800c040:	24001554 	.word	0x24001554
 800c044:	2400159c 	.word	0x2400159c
 800c048:	240010c4 	.word	0x240010c4
 800c04c:	240010c0 	.word	0x240010c0
 800c050:	240015a8 	.word	0x240015a8
 800c054:	240015a4 	.word	0x240015a4
 800c058:	e000ed04 	.word	0xe000ed04

0800c05c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c05c:	b480      	push	{r7}
 800c05e:	b083      	sub	sp, #12
 800c060:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c062:	4b05      	ldr	r3, [pc, #20]	@ (800c078 <xTaskGetTickCount+0x1c>)
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c068:	687b      	ldr	r3, [r7, #4]
}
 800c06a:	4618      	mov	r0, r3
 800c06c:	370c      	adds	r7, #12
 800c06e:	46bd      	mov	sp, r7
 800c070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c074:	4770      	bx	lr
 800c076:	bf00      	nop
 800c078:	24001598 	.word	0x24001598

0800c07c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c07c:	b580      	push	{r7, lr}
 800c07e:	b086      	sub	sp, #24
 800c080:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c082:	2300      	movs	r3, #0
 800c084:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c086:	4b4f      	ldr	r3, [pc, #316]	@ (800c1c4 <xTaskIncrementTick+0x148>)
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	f040 8090 	bne.w	800c1b0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c090:	4b4d      	ldr	r3, [pc, #308]	@ (800c1c8 <xTaskIncrementTick+0x14c>)
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	3301      	adds	r3, #1
 800c096:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c098:	4a4b      	ldr	r2, [pc, #300]	@ (800c1c8 <xTaskIncrementTick+0x14c>)
 800c09a:	693b      	ldr	r3, [r7, #16]
 800c09c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c09e:	693b      	ldr	r3, [r7, #16]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d121      	bne.n	800c0e8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c0a4:	4b49      	ldr	r3, [pc, #292]	@ (800c1cc <xTaskIncrementTick+0x150>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d00b      	beq.n	800c0c6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800c0ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0b2:	f383 8811 	msr	BASEPRI, r3
 800c0b6:	f3bf 8f6f 	isb	sy
 800c0ba:	f3bf 8f4f 	dsb	sy
 800c0be:	603b      	str	r3, [r7, #0]
}
 800c0c0:	bf00      	nop
 800c0c2:	bf00      	nop
 800c0c4:	e7fd      	b.n	800c0c2 <xTaskIncrementTick+0x46>
 800c0c6:	4b41      	ldr	r3, [pc, #260]	@ (800c1cc <xTaskIncrementTick+0x150>)
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	60fb      	str	r3, [r7, #12]
 800c0cc:	4b40      	ldr	r3, [pc, #256]	@ (800c1d0 <xTaskIncrementTick+0x154>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	4a3e      	ldr	r2, [pc, #248]	@ (800c1cc <xTaskIncrementTick+0x150>)
 800c0d2:	6013      	str	r3, [r2, #0]
 800c0d4:	4a3e      	ldr	r2, [pc, #248]	@ (800c1d0 <xTaskIncrementTick+0x154>)
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	6013      	str	r3, [r2, #0]
 800c0da:	4b3e      	ldr	r3, [pc, #248]	@ (800c1d4 <xTaskIncrementTick+0x158>)
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	3301      	adds	r3, #1
 800c0e0:	4a3c      	ldr	r2, [pc, #240]	@ (800c1d4 <xTaskIncrementTick+0x158>)
 800c0e2:	6013      	str	r3, [r2, #0]
 800c0e4:	f000 fae2 	bl	800c6ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c0e8:	4b3b      	ldr	r3, [pc, #236]	@ (800c1d8 <xTaskIncrementTick+0x15c>)
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	693a      	ldr	r2, [r7, #16]
 800c0ee:	429a      	cmp	r2, r3
 800c0f0:	d349      	bcc.n	800c186 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c0f2:	4b36      	ldr	r3, [pc, #216]	@ (800c1cc <xTaskIncrementTick+0x150>)
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d104      	bne.n	800c106 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c0fc:	4b36      	ldr	r3, [pc, #216]	@ (800c1d8 <xTaskIncrementTick+0x15c>)
 800c0fe:	f04f 32ff 	mov.w	r2, #4294967295
 800c102:	601a      	str	r2, [r3, #0]
					break;
 800c104:	e03f      	b.n	800c186 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c106:	4b31      	ldr	r3, [pc, #196]	@ (800c1cc <xTaskIncrementTick+0x150>)
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	68db      	ldr	r3, [r3, #12]
 800c10c:	68db      	ldr	r3, [r3, #12]
 800c10e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c110:	68bb      	ldr	r3, [r7, #8]
 800c112:	685b      	ldr	r3, [r3, #4]
 800c114:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c116:	693a      	ldr	r2, [r7, #16]
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	429a      	cmp	r2, r3
 800c11c:	d203      	bcs.n	800c126 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c11e:	4a2e      	ldr	r2, [pc, #184]	@ (800c1d8 <xTaskIncrementTick+0x15c>)
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c124:	e02f      	b.n	800c186 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c126:	68bb      	ldr	r3, [r7, #8]
 800c128:	3304      	adds	r3, #4
 800c12a:	4618      	mov	r0, r3
 800c12c:	f7fe fb28 	bl	800a780 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c130:	68bb      	ldr	r3, [r7, #8]
 800c132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c134:	2b00      	cmp	r3, #0
 800c136:	d004      	beq.n	800c142 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c138:	68bb      	ldr	r3, [r7, #8]
 800c13a:	3318      	adds	r3, #24
 800c13c:	4618      	mov	r0, r3
 800c13e:	f7fe fb1f 	bl	800a780 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c146:	4b25      	ldr	r3, [pc, #148]	@ (800c1dc <xTaskIncrementTick+0x160>)
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	429a      	cmp	r2, r3
 800c14c:	d903      	bls.n	800c156 <xTaskIncrementTick+0xda>
 800c14e:	68bb      	ldr	r3, [r7, #8]
 800c150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c152:	4a22      	ldr	r2, [pc, #136]	@ (800c1dc <xTaskIncrementTick+0x160>)
 800c154:	6013      	str	r3, [r2, #0]
 800c156:	68bb      	ldr	r3, [r7, #8]
 800c158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c15a:	4613      	mov	r3, r2
 800c15c:	009b      	lsls	r3, r3, #2
 800c15e:	4413      	add	r3, r2
 800c160:	009b      	lsls	r3, r3, #2
 800c162:	4a1f      	ldr	r2, [pc, #124]	@ (800c1e0 <xTaskIncrementTick+0x164>)
 800c164:	441a      	add	r2, r3
 800c166:	68bb      	ldr	r3, [r7, #8]
 800c168:	3304      	adds	r3, #4
 800c16a:	4619      	mov	r1, r3
 800c16c:	4610      	mov	r0, r2
 800c16e:	f7fe faaa 	bl	800a6c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c172:	68bb      	ldr	r3, [r7, #8]
 800c174:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c176:	4b1b      	ldr	r3, [pc, #108]	@ (800c1e4 <xTaskIncrementTick+0x168>)
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c17c:	429a      	cmp	r2, r3
 800c17e:	d3b8      	bcc.n	800c0f2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c180:	2301      	movs	r3, #1
 800c182:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c184:	e7b5      	b.n	800c0f2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c186:	4b17      	ldr	r3, [pc, #92]	@ (800c1e4 <xTaskIncrementTick+0x168>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c18c:	4914      	ldr	r1, [pc, #80]	@ (800c1e0 <xTaskIncrementTick+0x164>)
 800c18e:	4613      	mov	r3, r2
 800c190:	009b      	lsls	r3, r3, #2
 800c192:	4413      	add	r3, r2
 800c194:	009b      	lsls	r3, r3, #2
 800c196:	440b      	add	r3, r1
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	2b01      	cmp	r3, #1
 800c19c:	d901      	bls.n	800c1a2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800c19e:	2301      	movs	r3, #1
 800c1a0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c1a2:	4b11      	ldr	r3, [pc, #68]	@ (800c1e8 <xTaskIncrementTick+0x16c>)
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d007      	beq.n	800c1ba <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800c1aa:	2301      	movs	r3, #1
 800c1ac:	617b      	str	r3, [r7, #20]
 800c1ae:	e004      	b.n	800c1ba <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c1b0:	4b0e      	ldr	r3, [pc, #56]	@ (800c1ec <xTaskIncrementTick+0x170>)
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	3301      	adds	r3, #1
 800c1b6:	4a0d      	ldr	r2, [pc, #52]	@ (800c1ec <xTaskIncrementTick+0x170>)
 800c1b8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c1ba:	697b      	ldr	r3, [r7, #20]
}
 800c1bc:	4618      	mov	r0, r3
 800c1be:	3718      	adds	r7, #24
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	bd80      	pop	{r7, pc}
 800c1c4:	240015bc 	.word	0x240015bc
 800c1c8:	24001598 	.word	0x24001598
 800c1cc:	2400154c 	.word	0x2400154c
 800c1d0:	24001550 	.word	0x24001550
 800c1d4:	240015ac 	.word	0x240015ac
 800c1d8:	240015b4 	.word	0x240015b4
 800c1dc:	2400159c 	.word	0x2400159c
 800c1e0:	240010c4 	.word	0x240010c4
 800c1e4:	240010c0 	.word	0x240010c0
 800c1e8:	240015a8 	.word	0x240015a8
 800c1ec:	240015a4 	.word	0x240015a4

0800c1f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c1f0:	b480      	push	{r7}
 800c1f2:	b085      	sub	sp, #20
 800c1f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c1f6:	4b2b      	ldr	r3, [pc, #172]	@ (800c2a4 <vTaskSwitchContext+0xb4>)
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d003      	beq.n	800c206 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c1fe:	4b2a      	ldr	r3, [pc, #168]	@ (800c2a8 <vTaskSwitchContext+0xb8>)
 800c200:	2201      	movs	r2, #1
 800c202:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c204:	e047      	b.n	800c296 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800c206:	4b28      	ldr	r3, [pc, #160]	@ (800c2a8 <vTaskSwitchContext+0xb8>)
 800c208:	2200      	movs	r2, #0
 800c20a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c20c:	4b27      	ldr	r3, [pc, #156]	@ (800c2ac <vTaskSwitchContext+0xbc>)
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	60fb      	str	r3, [r7, #12]
 800c212:	e011      	b.n	800c238 <vTaskSwitchContext+0x48>
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d10b      	bne.n	800c232 <vTaskSwitchContext+0x42>
	__asm volatile
 800c21a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c21e:	f383 8811 	msr	BASEPRI, r3
 800c222:	f3bf 8f6f 	isb	sy
 800c226:	f3bf 8f4f 	dsb	sy
 800c22a:	607b      	str	r3, [r7, #4]
}
 800c22c:	bf00      	nop
 800c22e:	bf00      	nop
 800c230:	e7fd      	b.n	800c22e <vTaskSwitchContext+0x3e>
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	3b01      	subs	r3, #1
 800c236:	60fb      	str	r3, [r7, #12]
 800c238:	491d      	ldr	r1, [pc, #116]	@ (800c2b0 <vTaskSwitchContext+0xc0>)
 800c23a:	68fa      	ldr	r2, [r7, #12]
 800c23c:	4613      	mov	r3, r2
 800c23e:	009b      	lsls	r3, r3, #2
 800c240:	4413      	add	r3, r2
 800c242:	009b      	lsls	r3, r3, #2
 800c244:	440b      	add	r3, r1
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d0e3      	beq.n	800c214 <vTaskSwitchContext+0x24>
 800c24c:	68fa      	ldr	r2, [r7, #12]
 800c24e:	4613      	mov	r3, r2
 800c250:	009b      	lsls	r3, r3, #2
 800c252:	4413      	add	r3, r2
 800c254:	009b      	lsls	r3, r3, #2
 800c256:	4a16      	ldr	r2, [pc, #88]	@ (800c2b0 <vTaskSwitchContext+0xc0>)
 800c258:	4413      	add	r3, r2
 800c25a:	60bb      	str	r3, [r7, #8]
 800c25c:	68bb      	ldr	r3, [r7, #8]
 800c25e:	685b      	ldr	r3, [r3, #4]
 800c260:	685a      	ldr	r2, [r3, #4]
 800c262:	68bb      	ldr	r3, [r7, #8]
 800c264:	605a      	str	r2, [r3, #4]
 800c266:	68bb      	ldr	r3, [r7, #8]
 800c268:	685a      	ldr	r2, [r3, #4]
 800c26a:	68bb      	ldr	r3, [r7, #8]
 800c26c:	3308      	adds	r3, #8
 800c26e:	429a      	cmp	r2, r3
 800c270:	d104      	bne.n	800c27c <vTaskSwitchContext+0x8c>
 800c272:	68bb      	ldr	r3, [r7, #8]
 800c274:	685b      	ldr	r3, [r3, #4]
 800c276:	685a      	ldr	r2, [r3, #4]
 800c278:	68bb      	ldr	r3, [r7, #8]
 800c27a:	605a      	str	r2, [r3, #4]
 800c27c:	68bb      	ldr	r3, [r7, #8]
 800c27e:	685b      	ldr	r3, [r3, #4]
 800c280:	68db      	ldr	r3, [r3, #12]
 800c282:	4a0c      	ldr	r2, [pc, #48]	@ (800c2b4 <vTaskSwitchContext+0xc4>)
 800c284:	6013      	str	r3, [r2, #0]
 800c286:	4a09      	ldr	r2, [pc, #36]	@ (800c2ac <vTaskSwitchContext+0xbc>)
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c28c:	4b09      	ldr	r3, [pc, #36]	@ (800c2b4 <vTaskSwitchContext+0xc4>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	3354      	adds	r3, #84	@ 0x54
 800c292:	4a09      	ldr	r2, [pc, #36]	@ (800c2b8 <vTaskSwitchContext+0xc8>)
 800c294:	6013      	str	r3, [r2, #0]
}
 800c296:	bf00      	nop
 800c298:	3714      	adds	r7, #20
 800c29a:	46bd      	mov	sp, r7
 800c29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a0:	4770      	bx	lr
 800c2a2:	bf00      	nop
 800c2a4:	240015bc 	.word	0x240015bc
 800c2a8:	240015a8 	.word	0x240015a8
 800c2ac:	2400159c 	.word	0x2400159c
 800c2b0:	240010c4 	.word	0x240010c4
 800c2b4:	240010c0 	.word	0x240010c0
 800c2b8:	24000354 	.word	0x24000354

0800c2bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b084      	sub	sp, #16
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]
 800c2c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d10b      	bne.n	800c2e4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c2cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2d0:	f383 8811 	msr	BASEPRI, r3
 800c2d4:	f3bf 8f6f 	isb	sy
 800c2d8:	f3bf 8f4f 	dsb	sy
 800c2dc:	60fb      	str	r3, [r7, #12]
}
 800c2de:	bf00      	nop
 800c2e0:	bf00      	nop
 800c2e2:	e7fd      	b.n	800c2e0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c2e4:	4b07      	ldr	r3, [pc, #28]	@ (800c304 <vTaskPlaceOnEventList+0x48>)
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	3318      	adds	r3, #24
 800c2ea:	4619      	mov	r1, r3
 800c2ec:	6878      	ldr	r0, [r7, #4]
 800c2ee:	f7fe fa0e 	bl	800a70e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c2f2:	2101      	movs	r1, #1
 800c2f4:	6838      	ldr	r0, [r7, #0]
 800c2f6:	f000 fb87 	bl	800ca08 <prvAddCurrentTaskToDelayedList>
}
 800c2fa:	bf00      	nop
 800c2fc:	3710      	adds	r7, #16
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bd80      	pop	{r7, pc}
 800c302:	bf00      	nop
 800c304:	240010c0 	.word	0x240010c0

0800c308 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b086      	sub	sp, #24
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	60f8      	str	r0, [r7, #12]
 800c310:	60b9      	str	r1, [r7, #8]
 800c312:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d10b      	bne.n	800c332 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c31a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c31e:	f383 8811 	msr	BASEPRI, r3
 800c322:	f3bf 8f6f 	isb	sy
 800c326:	f3bf 8f4f 	dsb	sy
 800c32a:	617b      	str	r3, [r7, #20]
}
 800c32c:	bf00      	nop
 800c32e:	bf00      	nop
 800c330:	e7fd      	b.n	800c32e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c332:	4b0a      	ldr	r3, [pc, #40]	@ (800c35c <vTaskPlaceOnEventListRestricted+0x54>)
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	3318      	adds	r3, #24
 800c338:	4619      	mov	r1, r3
 800c33a:	68f8      	ldr	r0, [r7, #12]
 800c33c:	f7fe f9c3 	bl	800a6c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	2b00      	cmp	r3, #0
 800c344:	d002      	beq.n	800c34c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c346:	f04f 33ff 	mov.w	r3, #4294967295
 800c34a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c34c:	6879      	ldr	r1, [r7, #4]
 800c34e:	68b8      	ldr	r0, [r7, #8]
 800c350:	f000 fb5a 	bl	800ca08 <prvAddCurrentTaskToDelayedList>
	}
 800c354:	bf00      	nop
 800c356:	3718      	adds	r7, #24
 800c358:	46bd      	mov	sp, r7
 800c35a:	bd80      	pop	{r7, pc}
 800c35c:	240010c0 	.word	0x240010c0

0800c360 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c360:	b580      	push	{r7, lr}
 800c362:	b086      	sub	sp, #24
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	68db      	ldr	r3, [r3, #12]
 800c36c:	68db      	ldr	r3, [r3, #12]
 800c36e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d10b      	bne.n	800c38e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c37a:	f383 8811 	msr	BASEPRI, r3
 800c37e:	f3bf 8f6f 	isb	sy
 800c382:	f3bf 8f4f 	dsb	sy
 800c386:	60fb      	str	r3, [r7, #12]
}
 800c388:	bf00      	nop
 800c38a:	bf00      	nop
 800c38c:	e7fd      	b.n	800c38a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c38e:	693b      	ldr	r3, [r7, #16]
 800c390:	3318      	adds	r3, #24
 800c392:	4618      	mov	r0, r3
 800c394:	f7fe f9f4 	bl	800a780 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c398:	4b1d      	ldr	r3, [pc, #116]	@ (800c410 <xTaskRemoveFromEventList+0xb0>)
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d11d      	bne.n	800c3dc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c3a0:	693b      	ldr	r3, [r7, #16]
 800c3a2:	3304      	adds	r3, #4
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	f7fe f9eb 	bl	800a780 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c3aa:	693b      	ldr	r3, [r7, #16]
 800c3ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c3ae:	4b19      	ldr	r3, [pc, #100]	@ (800c414 <xTaskRemoveFromEventList+0xb4>)
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	429a      	cmp	r2, r3
 800c3b4:	d903      	bls.n	800c3be <xTaskRemoveFromEventList+0x5e>
 800c3b6:	693b      	ldr	r3, [r7, #16]
 800c3b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3ba:	4a16      	ldr	r2, [pc, #88]	@ (800c414 <xTaskRemoveFromEventList+0xb4>)
 800c3bc:	6013      	str	r3, [r2, #0]
 800c3be:	693b      	ldr	r3, [r7, #16]
 800c3c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c3c2:	4613      	mov	r3, r2
 800c3c4:	009b      	lsls	r3, r3, #2
 800c3c6:	4413      	add	r3, r2
 800c3c8:	009b      	lsls	r3, r3, #2
 800c3ca:	4a13      	ldr	r2, [pc, #76]	@ (800c418 <xTaskRemoveFromEventList+0xb8>)
 800c3cc:	441a      	add	r2, r3
 800c3ce:	693b      	ldr	r3, [r7, #16]
 800c3d0:	3304      	adds	r3, #4
 800c3d2:	4619      	mov	r1, r3
 800c3d4:	4610      	mov	r0, r2
 800c3d6:	f7fe f976 	bl	800a6c6 <vListInsertEnd>
 800c3da:	e005      	b.n	800c3e8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c3dc:	693b      	ldr	r3, [r7, #16]
 800c3de:	3318      	adds	r3, #24
 800c3e0:	4619      	mov	r1, r3
 800c3e2:	480e      	ldr	r0, [pc, #56]	@ (800c41c <xTaskRemoveFromEventList+0xbc>)
 800c3e4:	f7fe f96f 	bl	800a6c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c3e8:	693b      	ldr	r3, [r7, #16]
 800c3ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c3ec:	4b0c      	ldr	r3, [pc, #48]	@ (800c420 <xTaskRemoveFromEventList+0xc0>)
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3f2:	429a      	cmp	r2, r3
 800c3f4:	d905      	bls.n	800c402 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c3fa:	4b0a      	ldr	r3, [pc, #40]	@ (800c424 <xTaskRemoveFromEventList+0xc4>)
 800c3fc:	2201      	movs	r2, #1
 800c3fe:	601a      	str	r2, [r3, #0]
 800c400:	e001      	b.n	800c406 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c402:	2300      	movs	r3, #0
 800c404:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c406:	697b      	ldr	r3, [r7, #20]
}
 800c408:	4618      	mov	r0, r3
 800c40a:	3718      	adds	r7, #24
 800c40c:	46bd      	mov	sp, r7
 800c40e:	bd80      	pop	{r7, pc}
 800c410:	240015bc 	.word	0x240015bc
 800c414:	2400159c 	.word	0x2400159c
 800c418:	240010c4 	.word	0x240010c4
 800c41c:	24001554 	.word	0x24001554
 800c420:	240010c0 	.word	0x240010c0
 800c424:	240015a8 	.word	0x240015a8

0800c428 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c428:	b480      	push	{r7}
 800c42a:	b083      	sub	sp, #12
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c430:	4b06      	ldr	r3, [pc, #24]	@ (800c44c <vTaskInternalSetTimeOutState+0x24>)
 800c432:	681a      	ldr	r2, [r3, #0]
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c438:	4b05      	ldr	r3, [pc, #20]	@ (800c450 <vTaskInternalSetTimeOutState+0x28>)
 800c43a:	681a      	ldr	r2, [r3, #0]
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	605a      	str	r2, [r3, #4]
}
 800c440:	bf00      	nop
 800c442:	370c      	adds	r7, #12
 800c444:	46bd      	mov	sp, r7
 800c446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44a:	4770      	bx	lr
 800c44c:	240015ac 	.word	0x240015ac
 800c450:	24001598 	.word	0x24001598

0800c454 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c454:	b580      	push	{r7, lr}
 800c456:	b088      	sub	sp, #32
 800c458:	af00      	add	r7, sp, #0
 800c45a:	6078      	str	r0, [r7, #4]
 800c45c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d10b      	bne.n	800c47c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c468:	f383 8811 	msr	BASEPRI, r3
 800c46c:	f3bf 8f6f 	isb	sy
 800c470:	f3bf 8f4f 	dsb	sy
 800c474:	613b      	str	r3, [r7, #16]
}
 800c476:	bf00      	nop
 800c478:	bf00      	nop
 800c47a:	e7fd      	b.n	800c478 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c47c:	683b      	ldr	r3, [r7, #0]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d10b      	bne.n	800c49a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c486:	f383 8811 	msr	BASEPRI, r3
 800c48a:	f3bf 8f6f 	isb	sy
 800c48e:	f3bf 8f4f 	dsb	sy
 800c492:	60fb      	str	r3, [r7, #12]
}
 800c494:	bf00      	nop
 800c496:	bf00      	nop
 800c498:	e7fd      	b.n	800c496 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c49a:	f000 ff95 	bl	800d3c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c49e:	4b1d      	ldr	r3, [pc, #116]	@ (800c514 <xTaskCheckForTimeOut+0xc0>)
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	685b      	ldr	r3, [r3, #4]
 800c4a8:	69ba      	ldr	r2, [r7, #24]
 800c4aa:	1ad3      	subs	r3, r2, r3
 800c4ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c4ae:	683b      	ldr	r3, [r7, #0]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4b6:	d102      	bne.n	800c4be <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	61fb      	str	r3, [r7, #28]
 800c4bc:	e023      	b.n	800c506 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	681a      	ldr	r2, [r3, #0]
 800c4c2:	4b15      	ldr	r3, [pc, #84]	@ (800c518 <xTaskCheckForTimeOut+0xc4>)
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	429a      	cmp	r2, r3
 800c4c8:	d007      	beq.n	800c4da <xTaskCheckForTimeOut+0x86>
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	685b      	ldr	r3, [r3, #4]
 800c4ce:	69ba      	ldr	r2, [r7, #24]
 800c4d0:	429a      	cmp	r2, r3
 800c4d2:	d302      	bcc.n	800c4da <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c4d4:	2301      	movs	r3, #1
 800c4d6:	61fb      	str	r3, [r7, #28]
 800c4d8:	e015      	b.n	800c506 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c4da:	683b      	ldr	r3, [r7, #0]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	697a      	ldr	r2, [r7, #20]
 800c4e0:	429a      	cmp	r2, r3
 800c4e2:	d20b      	bcs.n	800c4fc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c4e4:	683b      	ldr	r3, [r7, #0]
 800c4e6:	681a      	ldr	r2, [r3, #0]
 800c4e8:	697b      	ldr	r3, [r7, #20]
 800c4ea:	1ad2      	subs	r2, r2, r3
 800c4ec:	683b      	ldr	r3, [r7, #0]
 800c4ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c4f0:	6878      	ldr	r0, [r7, #4]
 800c4f2:	f7ff ff99 	bl	800c428 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	61fb      	str	r3, [r7, #28]
 800c4fa:	e004      	b.n	800c506 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c4fc:	683b      	ldr	r3, [r7, #0]
 800c4fe:	2200      	movs	r2, #0
 800c500:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c502:	2301      	movs	r3, #1
 800c504:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c506:	f000 ff91 	bl	800d42c <vPortExitCritical>

	return xReturn;
 800c50a:	69fb      	ldr	r3, [r7, #28]
}
 800c50c:	4618      	mov	r0, r3
 800c50e:	3720      	adds	r7, #32
 800c510:	46bd      	mov	sp, r7
 800c512:	bd80      	pop	{r7, pc}
 800c514:	24001598 	.word	0x24001598
 800c518:	240015ac 	.word	0x240015ac

0800c51c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c51c:	b480      	push	{r7}
 800c51e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c520:	4b03      	ldr	r3, [pc, #12]	@ (800c530 <vTaskMissedYield+0x14>)
 800c522:	2201      	movs	r2, #1
 800c524:	601a      	str	r2, [r3, #0]
}
 800c526:	bf00      	nop
 800c528:	46bd      	mov	sp, r7
 800c52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52e:	4770      	bx	lr
 800c530:	240015a8 	.word	0x240015a8

0800c534 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c534:	b580      	push	{r7, lr}
 800c536:	b082      	sub	sp, #8
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c53c:	f000 f852 	bl	800c5e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c540:	4b06      	ldr	r3, [pc, #24]	@ (800c55c <prvIdleTask+0x28>)
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	2b01      	cmp	r3, #1
 800c546:	d9f9      	bls.n	800c53c <prvIdleTask+0x8>
			{
				taskYIELD();
 800c548:	4b05      	ldr	r3, [pc, #20]	@ (800c560 <prvIdleTask+0x2c>)
 800c54a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c54e:	601a      	str	r2, [r3, #0]
 800c550:	f3bf 8f4f 	dsb	sy
 800c554:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c558:	e7f0      	b.n	800c53c <prvIdleTask+0x8>
 800c55a:	bf00      	nop
 800c55c:	240010c4 	.word	0x240010c4
 800c560:	e000ed04 	.word	0xe000ed04

0800c564 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c564:	b580      	push	{r7, lr}
 800c566:	b082      	sub	sp, #8
 800c568:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c56a:	2300      	movs	r3, #0
 800c56c:	607b      	str	r3, [r7, #4]
 800c56e:	e00c      	b.n	800c58a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c570:	687a      	ldr	r2, [r7, #4]
 800c572:	4613      	mov	r3, r2
 800c574:	009b      	lsls	r3, r3, #2
 800c576:	4413      	add	r3, r2
 800c578:	009b      	lsls	r3, r3, #2
 800c57a:	4a12      	ldr	r2, [pc, #72]	@ (800c5c4 <prvInitialiseTaskLists+0x60>)
 800c57c:	4413      	add	r3, r2
 800c57e:	4618      	mov	r0, r3
 800c580:	f7fe f874 	bl	800a66c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	3301      	adds	r3, #1
 800c588:	607b      	str	r3, [r7, #4]
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	2b37      	cmp	r3, #55	@ 0x37
 800c58e:	d9ef      	bls.n	800c570 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c590:	480d      	ldr	r0, [pc, #52]	@ (800c5c8 <prvInitialiseTaskLists+0x64>)
 800c592:	f7fe f86b 	bl	800a66c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c596:	480d      	ldr	r0, [pc, #52]	@ (800c5cc <prvInitialiseTaskLists+0x68>)
 800c598:	f7fe f868 	bl	800a66c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c59c:	480c      	ldr	r0, [pc, #48]	@ (800c5d0 <prvInitialiseTaskLists+0x6c>)
 800c59e:	f7fe f865 	bl	800a66c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c5a2:	480c      	ldr	r0, [pc, #48]	@ (800c5d4 <prvInitialiseTaskLists+0x70>)
 800c5a4:	f7fe f862 	bl	800a66c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c5a8:	480b      	ldr	r0, [pc, #44]	@ (800c5d8 <prvInitialiseTaskLists+0x74>)
 800c5aa:	f7fe f85f 	bl	800a66c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c5ae:	4b0b      	ldr	r3, [pc, #44]	@ (800c5dc <prvInitialiseTaskLists+0x78>)
 800c5b0:	4a05      	ldr	r2, [pc, #20]	@ (800c5c8 <prvInitialiseTaskLists+0x64>)
 800c5b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c5b4:	4b0a      	ldr	r3, [pc, #40]	@ (800c5e0 <prvInitialiseTaskLists+0x7c>)
 800c5b6:	4a05      	ldr	r2, [pc, #20]	@ (800c5cc <prvInitialiseTaskLists+0x68>)
 800c5b8:	601a      	str	r2, [r3, #0]
}
 800c5ba:	bf00      	nop
 800c5bc:	3708      	adds	r7, #8
 800c5be:	46bd      	mov	sp, r7
 800c5c0:	bd80      	pop	{r7, pc}
 800c5c2:	bf00      	nop
 800c5c4:	240010c4 	.word	0x240010c4
 800c5c8:	24001524 	.word	0x24001524
 800c5cc:	24001538 	.word	0x24001538
 800c5d0:	24001554 	.word	0x24001554
 800c5d4:	24001568 	.word	0x24001568
 800c5d8:	24001580 	.word	0x24001580
 800c5dc:	2400154c 	.word	0x2400154c
 800c5e0:	24001550 	.word	0x24001550

0800c5e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b082      	sub	sp, #8
 800c5e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c5ea:	e019      	b.n	800c620 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c5ec:	f000 feec 	bl	800d3c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c5f0:	4b10      	ldr	r3, [pc, #64]	@ (800c634 <prvCheckTasksWaitingTermination+0x50>)
 800c5f2:	68db      	ldr	r3, [r3, #12]
 800c5f4:	68db      	ldr	r3, [r3, #12]
 800c5f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	3304      	adds	r3, #4
 800c5fc:	4618      	mov	r0, r3
 800c5fe:	f7fe f8bf 	bl	800a780 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c602:	4b0d      	ldr	r3, [pc, #52]	@ (800c638 <prvCheckTasksWaitingTermination+0x54>)
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	3b01      	subs	r3, #1
 800c608:	4a0b      	ldr	r2, [pc, #44]	@ (800c638 <prvCheckTasksWaitingTermination+0x54>)
 800c60a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c60c:	4b0b      	ldr	r3, [pc, #44]	@ (800c63c <prvCheckTasksWaitingTermination+0x58>)
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	3b01      	subs	r3, #1
 800c612:	4a0a      	ldr	r2, [pc, #40]	@ (800c63c <prvCheckTasksWaitingTermination+0x58>)
 800c614:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c616:	f000 ff09 	bl	800d42c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c61a:	6878      	ldr	r0, [r7, #4]
 800c61c:	f000 f810 	bl	800c640 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c620:	4b06      	ldr	r3, [pc, #24]	@ (800c63c <prvCheckTasksWaitingTermination+0x58>)
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d1e1      	bne.n	800c5ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c628:	bf00      	nop
 800c62a:	bf00      	nop
 800c62c:	3708      	adds	r7, #8
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd80      	pop	{r7, pc}
 800c632:	bf00      	nop
 800c634:	24001568 	.word	0x24001568
 800c638:	24001594 	.word	0x24001594
 800c63c:	2400157c 	.word	0x2400157c

0800c640 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c640:	b580      	push	{r7, lr}
 800c642:	b084      	sub	sp, #16
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	3354      	adds	r3, #84	@ 0x54
 800c64c:	4618      	mov	r0, r3
 800c64e:	f002 f94b 	bl	800e8e8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d108      	bne.n	800c66e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c660:	4618      	mov	r0, r3
 800c662:	f001 f8a1 	bl	800d7a8 <vPortFree>
				vPortFree( pxTCB );
 800c666:	6878      	ldr	r0, [r7, #4]
 800c668:	f001 f89e 	bl	800d7a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c66c:	e019      	b.n	800c6a2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c674:	2b01      	cmp	r3, #1
 800c676:	d103      	bne.n	800c680 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c678:	6878      	ldr	r0, [r7, #4]
 800c67a:	f001 f895 	bl	800d7a8 <vPortFree>
	}
 800c67e:	e010      	b.n	800c6a2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c686:	2b02      	cmp	r3, #2
 800c688:	d00b      	beq.n	800c6a2 <prvDeleteTCB+0x62>
	__asm volatile
 800c68a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c68e:	f383 8811 	msr	BASEPRI, r3
 800c692:	f3bf 8f6f 	isb	sy
 800c696:	f3bf 8f4f 	dsb	sy
 800c69a:	60fb      	str	r3, [r7, #12]
}
 800c69c:	bf00      	nop
 800c69e:	bf00      	nop
 800c6a0:	e7fd      	b.n	800c69e <prvDeleteTCB+0x5e>
	}
 800c6a2:	bf00      	nop
 800c6a4:	3710      	adds	r7, #16
 800c6a6:	46bd      	mov	sp, r7
 800c6a8:	bd80      	pop	{r7, pc}
	...

0800c6ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c6ac:	b480      	push	{r7}
 800c6ae:	b083      	sub	sp, #12
 800c6b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c6b2:	4b0c      	ldr	r3, [pc, #48]	@ (800c6e4 <prvResetNextTaskUnblockTime+0x38>)
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d104      	bne.n	800c6c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c6bc:	4b0a      	ldr	r3, [pc, #40]	@ (800c6e8 <prvResetNextTaskUnblockTime+0x3c>)
 800c6be:	f04f 32ff 	mov.w	r2, #4294967295
 800c6c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c6c4:	e008      	b.n	800c6d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c6c6:	4b07      	ldr	r3, [pc, #28]	@ (800c6e4 <prvResetNextTaskUnblockTime+0x38>)
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	68db      	ldr	r3, [r3, #12]
 800c6cc:	68db      	ldr	r3, [r3, #12]
 800c6ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	685b      	ldr	r3, [r3, #4]
 800c6d4:	4a04      	ldr	r2, [pc, #16]	@ (800c6e8 <prvResetNextTaskUnblockTime+0x3c>)
 800c6d6:	6013      	str	r3, [r2, #0]
}
 800c6d8:	bf00      	nop
 800c6da:	370c      	adds	r7, #12
 800c6dc:	46bd      	mov	sp, r7
 800c6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6e2:	4770      	bx	lr
 800c6e4:	2400154c 	.word	0x2400154c
 800c6e8:	240015b4 	.word	0x240015b4

0800c6ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c6ec:	b480      	push	{r7}
 800c6ee:	b083      	sub	sp, #12
 800c6f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c6f2:	4b0b      	ldr	r3, [pc, #44]	@ (800c720 <xTaskGetSchedulerState+0x34>)
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d102      	bne.n	800c700 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c6fa:	2301      	movs	r3, #1
 800c6fc:	607b      	str	r3, [r7, #4]
 800c6fe:	e008      	b.n	800c712 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c700:	4b08      	ldr	r3, [pc, #32]	@ (800c724 <xTaskGetSchedulerState+0x38>)
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	2b00      	cmp	r3, #0
 800c706:	d102      	bne.n	800c70e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c708:	2302      	movs	r3, #2
 800c70a:	607b      	str	r3, [r7, #4]
 800c70c:	e001      	b.n	800c712 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c70e:	2300      	movs	r3, #0
 800c710:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c712:	687b      	ldr	r3, [r7, #4]
	}
 800c714:	4618      	mov	r0, r3
 800c716:	370c      	adds	r7, #12
 800c718:	46bd      	mov	sp, r7
 800c71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c71e:	4770      	bx	lr
 800c720:	240015a0 	.word	0x240015a0
 800c724:	240015bc 	.word	0x240015bc

0800c728 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c728:	b580      	push	{r7, lr}
 800c72a:	b084      	sub	sp, #16
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c734:	2300      	movs	r3, #0
 800c736:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d051      	beq.n	800c7e2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c73e:	68bb      	ldr	r3, [r7, #8]
 800c740:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c742:	4b2a      	ldr	r3, [pc, #168]	@ (800c7ec <xTaskPriorityInherit+0xc4>)
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c748:	429a      	cmp	r2, r3
 800c74a:	d241      	bcs.n	800c7d0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c74c:	68bb      	ldr	r3, [r7, #8]
 800c74e:	699b      	ldr	r3, [r3, #24]
 800c750:	2b00      	cmp	r3, #0
 800c752:	db06      	blt.n	800c762 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c754:	4b25      	ldr	r3, [pc, #148]	@ (800c7ec <xTaskPriorityInherit+0xc4>)
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c75a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c75e:	68bb      	ldr	r3, [r7, #8]
 800c760:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c762:	68bb      	ldr	r3, [r7, #8]
 800c764:	6959      	ldr	r1, [r3, #20]
 800c766:	68bb      	ldr	r3, [r7, #8]
 800c768:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c76a:	4613      	mov	r3, r2
 800c76c:	009b      	lsls	r3, r3, #2
 800c76e:	4413      	add	r3, r2
 800c770:	009b      	lsls	r3, r3, #2
 800c772:	4a1f      	ldr	r2, [pc, #124]	@ (800c7f0 <xTaskPriorityInherit+0xc8>)
 800c774:	4413      	add	r3, r2
 800c776:	4299      	cmp	r1, r3
 800c778:	d122      	bne.n	800c7c0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c77a:	68bb      	ldr	r3, [r7, #8]
 800c77c:	3304      	adds	r3, #4
 800c77e:	4618      	mov	r0, r3
 800c780:	f7fd fffe 	bl	800a780 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c784:	4b19      	ldr	r3, [pc, #100]	@ (800c7ec <xTaskPriorityInherit+0xc4>)
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c78a:	68bb      	ldr	r3, [r7, #8]
 800c78c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c78e:	68bb      	ldr	r3, [r7, #8]
 800c790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c792:	4b18      	ldr	r3, [pc, #96]	@ (800c7f4 <xTaskPriorityInherit+0xcc>)
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	429a      	cmp	r2, r3
 800c798:	d903      	bls.n	800c7a2 <xTaskPriorityInherit+0x7a>
 800c79a:	68bb      	ldr	r3, [r7, #8]
 800c79c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c79e:	4a15      	ldr	r2, [pc, #84]	@ (800c7f4 <xTaskPriorityInherit+0xcc>)
 800c7a0:	6013      	str	r3, [r2, #0]
 800c7a2:	68bb      	ldr	r3, [r7, #8]
 800c7a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c7a6:	4613      	mov	r3, r2
 800c7a8:	009b      	lsls	r3, r3, #2
 800c7aa:	4413      	add	r3, r2
 800c7ac:	009b      	lsls	r3, r3, #2
 800c7ae:	4a10      	ldr	r2, [pc, #64]	@ (800c7f0 <xTaskPriorityInherit+0xc8>)
 800c7b0:	441a      	add	r2, r3
 800c7b2:	68bb      	ldr	r3, [r7, #8]
 800c7b4:	3304      	adds	r3, #4
 800c7b6:	4619      	mov	r1, r3
 800c7b8:	4610      	mov	r0, r2
 800c7ba:	f7fd ff84 	bl	800a6c6 <vListInsertEnd>
 800c7be:	e004      	b.n	800c7ca <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c7c0:	4b0a      	ldr	r3, [pc, #40]	@ (800c7ec <xTaskPriorityInherit+0xc4>)
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c7c6:	68bb      	ldr	r3, [r7, #8]
 800c7c8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c7ca:	2301      	movs	r3, #1
 800c7cc:	60fb      	str	r3, [r7, #12]
 800c7ce:	e008      	b.n	800c7e2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c7d0:	68bb      	ldr	r3, [r7, #8]
 800c7d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c7d4:	4b05      	ldr	r3, [pc, #20]	@ (800c7ec <xTaskPriorityInherit+0xc4>)
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7da:	429a      	cmp	r2, r3
 800c7dc:	d201      	bcs.n	800c7e2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c7de:	2301      	movs	r3, #1
 800c7e0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c7e2:	68fb      	ldr	r3, [r7, #12]
	}
 800c7e4:	4618      	mov	r0, r3
 800c7e6:	3710      	adds	r7, #16
 800c7e8:	46bd      	mov	sp, r7
 800c7ea:	bd80      	pop	{r7, pc}
 800c7ec:	240010c0 	.word	0x240010c0
 800c7f0:	240010c4 	.word	0x240010c4
 800c7f4:	2400159c 	.word	0x2400159c

0800c7f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b086      	sub	sp, #24
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c804:	2300      	movs	r3, #0
 800c806:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d058      	beq.n	800c8c0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c80e:	4b2f      	ldr	r3, [pc, #188]	@ (800c8cc <xTaskPriorityDisinherit+0xd4>)
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	693a      	ldr	r2, [r7, #16]
 800c814:	429a      	cmp	r2, r3
 800c816:	d00b      	beq.n	800c830 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c81c:	f383 8811 	msr	BASEPRI, r3
 800c820:	f3bf 8f6f 	isb	sy
 800c824:	f3bf 8f4f 	dsb	sy
 800c828:	60fb      	str	r3, [r7, #12]
}
 800c82a:	bf00      	nop
 800c82c:	bf00      	nop
 800c82e:	e7fd      	b.n	800c82c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c830:	693b      	ldr	r3, [r7, #16]
 800c832:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c834:	2b00      	cmp	r3, #0
 800c836:	d10b      	bne.n	800c850 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c83c:	f383 8811 	msr	BASEPRI, r3
 800c840:	f3bf 8f6f 	isb	sy
 800c844:	f3bf 8f4f 	dsb	sy
 800c848:	60bb      	str	r3, [r7, #8]
}
 800c84a:	bf00      	nop
 800c84c:	bf00      	nop
 800c84e:	e7fd      	b.n	800c84c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c850:	693b      	ldr	r3, [r7, #16]
 800c852:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c854:	1e5a      	subs	r2, r3, #1
 800c856:	693b      	ldr	r3, [r7, #16]
 800c858:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c85a:	693b      	ldr	r3, [r7, #16]
 800c85c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c85e:	693b      	ldr	r3, [r7, #16]
 800c860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c862:	429a      	cmp	r2, r3
 800c864:	d02c      	beq.n	800c8c0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c866:	693b      	ldr	r3, [r7, #16]
 800c868:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d128      	bne.n	800c8c0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c86e:	693b      	ldr	r3, [r7, #16]
 800c870:	3304      	adds	r3, #4
 800c872:	4618      	mov	r0, r3
 800c874:	f7fd ff84 	bl	800a780 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c878:	693b      	ldr	r3, [r7, #16]
 800c87a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c87c:	693b      	ldr	r3, [r7, #16]
 800c87e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c880:	693b      	ldr	r3, [r7, #16]
 800c882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c884:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c888:	693b      	ldr	r3, [r7, #16]
 800c88a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c88c:	693b      	ldr	r3, [r7, #16]
 800c88e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c890:	4b0f      	ldr	r3, [pc, #60]	@ (800c8d0 <xTaskPriorityDisinherit+0xd8>)
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	429a      	cmp	r2, r3
 800c896:	d903      	bls.n	800c8a0 <xTaskPriorityDisinherit+0xa8>
 800c898:	693b      	ldr	r3, [r7, #16]
 800c89a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c89c:	4a0c      	ldr	r2, [pc, #48]	@ (800c8d0 <xTaskPriorityDisinherit+0xd8>)
 800c89e:	6013      	str	r3, [r2, #0]
 800c8a0:	693b      	ldr	r3, [r7, #16]
 800c8a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c8a4:	4613      	mov	r3, r2
 800c8a6:	009b      	lsls	r3, r3, #2
 800c8a8:	4413      	add	r3, r2
 800c8aa:	009b      	lsls	r3, r3, #2
 800c8ac:	4a09      	ldr	r2, [pc, #36]	@ (800c8d4 <xTaskPriorityDisinherit+0xdc>)
 800c8ae:	441a      	add	r2, r3
 800c8b0:	693b      	ldr	r3, [r7, #16]
 800c8b2:	3304      	adds	r3, #4
 800c8b4:	4619      	mov	r1, r3
 800c8b6:	4610      	mov	r0, r2
 800c8b8:	f7fd ff05 	bl	800a6c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c8bc:	2301      	movs	r3, #1
 800c8be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c8c0:	697b      	ldr	r3, [r7, #20]
	}
 800c8c2:	4618      	mov	r0, r3
 800c8c4:	3718      	adds	r7, #24
 800c8c6:	46bd      	mov	sp, r7
 800c8c8:	bd80      	pop	{r7, pc}
 800c8ca:	bf00      	nop
 800c8cc:	240010c0 	.word	0x240010c0
 800c8d0:	2400159c 	.word	0x2400159c
 800c8d4:	240010c4 	.word	0x240010c4

0800c8d8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c8d8:	b580      	push	{r7, lr}
 800c8da:	b088      	sub	sp, #32
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
 800c8e0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c8e6:	2301      	movs	r3, #1
 800c8e8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d06c      	beq.n	800c9ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c8f0:	69bb      	ldr	r3, [r7, #24]
 800c8f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d10b      	bne.n	800c910 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800c8f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8fc:	f383 8811 	msr	BASEPRI, r3
 800c900:	f3bf 8f6f 	isb	sy
 800c904:	f3bf 8f4f 	dsb	sy
 800c908:	60fb      	str	r3, [r7, #12]
}
 800c90a:	bf00      	nop
 800c90c:	bf00      	nop
 800c90e:	e7fd      	b.n	800c90c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c910:	69bb      	ldr	r3, [r7, #24]
 800c912:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c914:	683a      	ldr	r2, [r7, #0]
 800c916:	429a      	cmp	r2, r3
 800c918:	d902      	bls.n	800c920 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c91a:	683b      	ldr	r3, [r7, #0]
 800c91c:	61fb      	str	r3, [r7, #28]
 800c91e:	e002      	b.n	800c926 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c920:	69bb      	ldr	r3, [r7, #24]
 800c922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c924:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c926:	69bb      	ldr	r3, [r7, #24]
 800c928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c92a:	69fa      	ldr	r2, [r7, #28]
 800c92c:	429a      	cmp	r2, r3
 800c92e:	d04c      	beq.n	800c9ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c930:	69bb      	ldr	r3, [r7, #24]
 800c932:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c934:	697a      	ldr	r2, [r7, #20]
 800c936:	429a      	cmp	r2, r3
 800c938:	d147      	bne.n	800c9ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c93a:	4b26      	ldr	r3, [pc, #152]	@ (800c9d4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	69ba      	ldr	r2, [r7, #24]
 800c940:	429a      	cmp	r2, r3
 800c942:	d10b      	bne.n	800c95c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800c944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c948:	f383 8811 	msr	BASEPRI, r3
 800c94c:	f3bf 8f6f 	isb	sy
 800c950:	f3bf 8f4f 	dsb	sy
 800c954:	60bb      	str	r3, [r7, #8]
}
 800c956:	bf00      	nop
 800c958:	bf00      	nop
 800c95a:	e7fd      	b.n	800c958 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c95c:	69bb      	ldr	r3, [r7, #24]
 800c95e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c960:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c962:	69bb      	ldr	r3, [r7, #24]
 800c964:	69fa      	ldr	r2, [r7, #28]
 800c966:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c968:	69bb      	ldr	r3, [r7, #24]
 800c96a:	699b      	ldr	r3, [r3, #24]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	db04      	blt.n	800c97a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c970:	69fb      	ldr	r3, [r7, #28]
 800c972:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c976:	69bb      	ldr	r3, [r7, #24]
 800c978:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c97a:	69bb      	ldr	r3, [r7, #24]
 800c97c:	6959      	ldr	r1, [r3, #20]
 800c97e:	693a      	ldr	r2, [r7, #16]
 800c980:	4613      	mov	r3, r2
 800c982:	009b      	lsls	r3, r3, #2
 800c984:	4413      	add	r3, r2
 800c986:	009b      	lsls	r3, r3, #2
 800c988:	4a13      	ldr	r2, [pc, #76]	@ (800c9d8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c98a:	4413      	add	r3, r2
 800c98c:	4299      	cmp	r1, r3
 800c98e:	d11c      	bne.n	800c9ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c990:	69bb      	ldr	r3, [r7, #24]
 800c992:	3304      	adds	r3, #4
 800c994:	4618      	mov	r0, r3
 800c996:	f7fd fef3 	bl	800a780 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c99a:	69bb      	ldr	r3, [r7, #24]
 800c99c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c99e:	4b0f      	ldr	r3, [pc, #60]	@ (800c9dc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	429a      	cmp	r2, r3
 800c9a4:	d903      	bls.n	800c9ae <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800c9a6:	69bb      	ldr	r3, [r7, #24]
 800c9a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9aa:	4a0c      	ldr	r2, [pc, #48]	@ (800c9dc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800c9ac:	6013      	str	r3, [r2, #0]
 800c9ae:	69bb      	ldr	r3, [r7, #24]
 800c9b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c9b2:	4613      	mov	r3, r2
 800c9b4:	009b      	lsls	r3, r3, #2
 800c9b6:	4413      	add	r3, r2
 800c9b8:	009b      	lsls	r3, r3, #2
 800c9ba:	4a07      	ldr	r2, [pc, #28]	@ (800c9d8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c9bc:	441a      	add	r2, r3
 800c9be:	69bb      	ldr	r3, [r7, #24]
 800c9c0:	3304      	adds	r3, #4
 800c9c2:	4619      	mov	r1, r3
 800c9c4:	4610      	mov	r0, r2
 800c9c6:	f7fd fe7e 	bl	800a6c6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c9ca:	bf00      	nop
 800c9cc:	3720      	adds	r7, #32
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	bd80      	pop	{r7, pc}
 800c9d2:	bf00      	nop
 800c9d4:	240010c0 	.word	0x240010c0
 800c9d8:	240010c4 	.word	0x240010c4
 800c9dc:	2400159c 	.word	0x2400159c

0800c9e0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c9e0:	b480      	push	{r7}
 800c9e2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c9e4:	4b07      	ldr	r3, [pc, #28]	@ (800ca04 <pvTaskIncrementMutexHeldCount+0x24>)
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d004      	beq.n	800c9f6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c9ec:	4b05      	ldr	r3, [pc, #20]	@ (800ca04 <pvTaskIncrementMutexHeldCount+0x24>)
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c9f2:	3201      	adds	r2, #1
 800c9f4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800c9f6:	4b03      	ldr	r3, [pc, #12]	@ (800ca04 <pvTaskIncrementMutexHeldCount+0x24>)
 800c9f8:	681b      	ldr	r3, [r3, #0]
	}
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca02:	4770      	bx	lr
 800ca04:	240010c0 	.word	0x240010c0

0800ca08 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ca08:	b580      	push	{r7, lr}
 800ca0a:	b084      	sub	sp, #16
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	6078      	str	r0, [r7, #4]
 800ca10:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ca12:	4b21      	ldr	r3, [pc, #132]	@ (800ca98 <prvAddCurrentTaskToDelayedList+0x90>)
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ca18:	4b20      	ldr	r3, [pc, #128]	@ (800ca9c <prvAddCurrentTaskToDelayedList+0x94>)
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	3304      	adds	r3, #4
 800ca1e:	4618      	mov	r0, r3
 800ca20:	f7fd feae 	bl	800a780 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca2a:	d10a      	bne.n	800ca42 <prvAddCurrentTaskToDelayedList+0x3a>
 800ca2c:	683b      	ldr	r3, [r7, #0]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d007      	beq.n	800ca42 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ca32:	4b1a      	ldr	r3, [pc, #104]	@ (800ca9c <prvAddCurrentTaskToDelayedList+0x94>)
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	3304      	adds	r3, #4
 800ca38:	4619      	mov	r1, r3
 800ca3a:	4819      	ldr	r0, [pc, #100]	@ (800caa0 <prvAddCurrentTaskToDelayedList+0x98>)
 800ca3c:	f7fd fe43 	bl	800a6c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ca40:	e026      	b.n	800ca90 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ca42:	68fa      	ldr	r2, [r7, #12]
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	4413      	add	r3, r2
 800ca48:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ca4a:	4b14      	ldr	r3, [pc, #80]	@ (800ca9c <prvAddCurrentTaskToDelayedList+0x94>)
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	68ba      	ldr	r2, [r7, #8]
 800ca50:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ca52:	68ba      	ldr	r2, [r7, #8]
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	429a      	cmp	r2, r3
 800ca58:	d209      	bcs.n	800ca6e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ca5a:	4b12      	ldr	r3, [pc, #72]	@ (800caa4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ca5c:	681a      	ldr	r2, [r3, #0]
 800ca5e:	4b0f      	ldr	r3, [pc, #60]	@ (800ca9c <prvAddCurrentTaskToDelayedList+0x94>)
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	3304      	adds	r3, #4
 800ca64:	4619      	mov	r1, r3
 800ca66:	4610      	mov	r0, r2
 800ca68:	f7fd fe51 	bl	800a70e <vListInsert>
}
 800ca6c:	e010      	b.n	800ca90 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ca6e:	4b0e      	ldr	r3, [pc, #56]	@ (800caa8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ca70:	681a      	ldr	r2, [r3, #0]
 800ca72:	4b0a      	ldr	r3, [pc, #40]	@ (800ca9c <prvAddCurrentTaskToDelayedList+0x94>)
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	3304      	adds	r3, #4
 800ca78:	4619      	mov	r1, r3
 800ca7a:	4610      	mov	r0, r2
 800ca7c:	f7fd fe47 	bl	800a70e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ca80:	4b0a      	ldr	r3, [pc, #40]	@ (800caac <prvAddCurrentTaskToDelayedList+0xa4>)
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	68ba      	ldr	r2, [r7, #8]
 800ca86:	429a      	cmp	r2, r3
 800ca88:	d202      	bcs.n	800ca90 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ca8a:	4a08      	ldr	r2, [pc, #32]	@ (800caac <prvAddCurrentTaskToDelayedList+0xa4>)
 800ca8c:	68bb      	ldr	r3, [r7, #8]
 800ca8e:	6013      	str	r3, [r2, #0]
}
 800ca90:	bf00      	nop
 800ca92:	3710      	adds	r7, #16
 800ca94:	46bd      	mov	sp, r7
 800ca96:	bd80      	pop	{r7, pc}
 800ca98:	24001598 	.word	0x24001598
 800ca9c:	240010c0 	.word	0x240010c0
 800caa0:	24001580 	.word	0x24001580
 800caa4:	24001550 	.word	0x24001550
 800caa8:	2400154c 	.word	0x2400154c
 800caac:	240015b4 	.word	0x240015b4

0800cab0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800cab0:	b580      	push	{r7, lr}
 800cab2:	b08a      	sub	sp, #40	@ 0x28
 800cab4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800cab6:	2300      	movs	r3, #0
 800cab8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800caba:	f000 fb13 	bl	800d0e4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800cabe:	4b1d      	ldr	r3, [pc, #116]	@ (800cb34 <xTimerCreateTimerTask+0x84>)
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d021      	beq.n	800cb0a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800cac6:	2300      	movs	r3, #0
 800cac8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800caca:	2300      	movs	r3, #0
 800cacc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800cace:	1d3a      	adds	r2, r7, #4
 800cad0:	f107 0108 	add.w	r1, r7, #8
 800cad4:	f107 030c 	add.w	r3, r7, #12
 800cad8:	4618      	mov	r0, r3
 800cada:	f7fd fdad 	bl	800a638 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800cade:	6879      	ldr	r1, [r7, #4]
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	68fa      	ldr	r2, [r7, #12]
 800cae4:	9202      	str	r2, [sp, #8]
 800cae6:	9301      	str	r3, [sp, #4]
 800cae8:	2302      	movs	r3, #2
 800caea:	9300      	str	r3, [sp, #0]
 800caec:	2300      	movs	r3, #0
 800caee:	460a      	mov	r2, r1
 800caf0:	4911      	ldr	r1, [pc, #68]	@ (800cb38 <xTimerCreateTimerTask+0x88>)
 800caf2:	4812      	ldr	r0, [pc, #72]	@ (800cb3c <xTimerCreateTimerTask+0x8c>)
 800caf4:	f7fe fe9a 	bl	800b82c <xTaskCreateStatic>
 800caf8:	4603      	mov	r3, r0
 800cafa:	4a11      	ldr	r2, [pc, #68]	@ (800cb40 <xTimerCreateTimerTask+0x90>)
 800cafc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800cafe:	4b10      	ldr	r3, [pc, #64]	@ (800cb40 <xTimerCreateTimerTask+0x90>)
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d001      	beq.n	800cb0a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800cb06:	2301      	movs	r3, #1
 800cb08:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800cb0a:	697b      	ldr	r3, [r7, #20]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d10b      	bne.n	800cb28 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800cb10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb14:	f383 8811 	msr	BASEPRI, r3
 800cb18:	f3bf 8f6f 	isb	sy
 800cb1c:	f3bf 8f4f 	dsb	sy
 800cb20:	613b      	str	r3, [r7, #16]
}
 800cb22:	bf00      	nop
 800cb24:	bf00      	nop
 800cb26:	e7fd      	b.n	800cb24 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800cb28:	697b      	ldr	r3, [r7, #20]
}
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	3718      	adds	r7, #24
 800cb2e:	46bd      	mov	sp, r7
 800cb30:	bd80      	pop	{r7, pc}
 800cb32:	bf00      	nop
 800cb34:	240015f0 	.word	0x240015f0
 800cb38:	080120f4 	.word	0x080120f4
 800cb3c:	0800cc7d 	.word	0x0800cc7d
 800cb40:	240015f4 	.word	0x240015f4

0800cb44 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800cb44:	b580      	push	{r7, lr}
 800cb46:	b08a      	sub	sp, #40	@ 0x28
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	60f8      	str	r0, [r7, #12]
 800cb4c:	60b9      	str	r1, [r7, #8]
 800cb4e:	607a      	str	r2, [r7, #4]
 800cb50:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800cb52:	2300      	movs	r3, #0
 800cb54:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d10b      	bne.n	800cb74 <xTimerGenericCommand+0x30>
	__asm volatile
 800cb5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb60:	f383 8811 	msr	BASEPRI, r3
 800cb64:	f3bf 8f6f 	isb	sy
 800cb68:	f3bf 8f4f 	dsb	sy
 800cb6c:	623b      	str	r3, [r7, #32]
}
 800cb6e:	bf00      	nop
 800cb70:	bf00      	nop
 800cb72:	e7fd      	b.n	800cb70 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cb74:	4b19      	ldr	r3, [pc, #100]	@ (800cbdc <xTimerGenericCommand+0x98>)
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d02a      	beq.n	800cbd2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800cb7c:	68bb      	ldr	r3, [r7, #8]
 800cb7e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cb88:	68bb      	ldr	r3, [r7, #8]
 800cb8a:	2b05      	cmp	r3, #5
 800cb8c:	dc18      	bgt.n	800cbc0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cb8e:	f7ff fdad 	bl	800c6ec <xTaskGetSchedulerState>
 800cb92:	4603      	mov	r3, r0
 800cb94:	2b02      	cmp	r3, #2
 800cb96:	d109      	bne.n	800cbac <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cb98:	4b10      	ldr	r3, [pc, #64]	@ (800cbdc <xTimerGenericCommand+0x98>)
 800cb9a:	6818      	ldr	r0, [r3, #0]
 800cb9c:	f107 0110 	add.w	r1, r7, #16
 800cba0:	2300      	movs	r3, #0
 800cba2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cba4:	f7fd ffca 	bl	800ab3c <xQueueGenericSend>
 800cba8:	6278      	str	r0, [r7, #36]	@ 0x24
 800cbaa:	e012      	b.n	800cbd2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800cbac:	4b0b      	ldr	r3, [pc, #44]	@ (800cbdc <xTimerGenericCommand+0x98>)
 800cbae:	6818      	ldr	r0, [r3, #0]
 800cbb0:	f107 0110 	add.w	r1, r7, #16
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	2200      	movs	r2, #0
 800cbb8:	f7fd ffc0 	bl	800ab3c <xQueueGenericSend>
 800cbbc:	6278      	str	r0, [r7, #36]	@ 0x24
 800cbbe:	e008      	b.n	800cbd2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cbc0:	4b06      	ldr	r3, [pc, #24]	@ (800cbdc <xTimerGenericCommand+0x98>)
 800cbc2:	6818      	ldr	r0, [r3, #0]
 800cbc4:	f107 0110 	add.w	r1, r7, #16
 800cbc8:	2300      	movs	r3, #0
 800cbca:	683a      	ldr	r2, [r7, #0]
 800cbcc:	f7fe f8b8 	bl	800ad40 <xQueueGenericSendFromISR>
 800cbd0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cbd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	3728      	adds	r7, #40	@ 0x28
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	bd80      	pop	{r7, pc}
 800cbdc:	240015f0 	.word	0x240015f0

0800cbe0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cbe0:	b580      	push	{r7, lr}
 800cbe2:	b088      	sub	sp, #32
 800cbe4:	af02      	add	r7, sp, #8
 800cbe6:	6078      	str	r0, [r7, #4]
 800cbe8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbea:	4b23      	ldr	r3, [pc, #140]	@ (800cc78 <prvProcessExpiredTimer+0x98>)
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	68db      	ldr	r3, [r3, #12]
 800cbf0:	68db      	ldr	r3, [r3, #12]
 800cbf2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cbf4:	697b      	ldr	r3, [r7, #20]
 800cbf6:	3304      	adds	r3, #4
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	f7fd fdc1 	bl	800a780 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cbfe:	697b      	ldr	r3, [r7, #20]
 800cc00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cc04:	f003 0304 	and.w	r3, r3, #4
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d023      	beq.n	800cc54 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cc0c:	697b      	ldr	r3, [r7, #20]
 800cc0e:	699a      	ldr	r2, [r3, #24]
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	18d1      	adds	r1, r2, r3
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	683a      	ldr	r2, [r7, #0]
 800cc18:	6978      	ldr	r0, [r7, #20]
 800cc1a:	f000 f8d5 	bl	800cdc8 <prvInsertTimerInActiveList>
 800cc1e:	4603      	mov	r3, r0
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d020      	beq.n	800cc66 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cc24:	2300      	movs	r3, #0
 800cc26:	9300      	str	r3, [sp, #0]
 800cc28:	2300      	movs	r3, #0
 800cc2a:	687a      	ldr	r2, [r7, #4]
 800cc2c:	2100      	movs	r1, #0
 800cc2e:	6978      	ldr	r0, [r7, #20]
 800cc30:	f7ff ff88 	bl	800cb44 <xTimerGenericCommand>
 800cc34:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cc36:	693b      	ldr	r3, [r7, #16]
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d114      	bne.n	800cc66 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800cc3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc40:	f383 8811 	msr	BASEPRI, r3
 800cc44:	f3bf 8f6f 	isb	sy
 800cc48:	f3bf 8f4f 	dsb	sy
 800cc4c:	60fb      	str	r3, [r7, #12]
}
 800cc4e:	bf00      	nop
 800cc50:	bf00      	nop
 800cc52:	e7fd      	b.n	800cc50 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cc54:	697b      	ldr	r3, [r7, #20]
 800cc56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cc5a:	f023 0301 	bic.w	r3, r3, #1
 800cc5e:	b2da      	uxtb	r2, r3
 800cc60:	697b      	ldr	r3, [r7, #20]
 800cc62:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cc66:	697b      	ldr	r3, [r7, #20]
 800cc68:	6a1b      	ldr	r3, [r3, #32]
 800cc6a:	6978      	ldr	r0, [r7, #20]
 800cc6c:	4798      	blx	r3
}
 800cc6e:	bf00      	nop
 800cc70:	3718      	adds	r7, #24
 800cc72:	46bd      	mov	sp, r7
 800cc74:	bd80      	pop	{r7, pc}
 800cc76:	bf00      	nop
 800cc78:	240015e8 	.word	0x240015e8

0800cc7c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cc7c:	b580      	push	{r7, lr}
 800cc7e:	b084      	sub	sp, #16
 800cc80:	af00      	add	r7, sp, #0
 800cc82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cc84:	f107 0308 	add.w	r3, r7, #8
 800cc88:	4618      	mov	r0, r3
 800cc8a:	f000 f859 	bl	800cd40 <prvGetNextExpireTime>
 800cc8e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cc90:	68bb      	ldr	r3, [r7, #8]
 800cc92:	4619      	mov	r1, r3
 800cc94:	68f8      	ldr	r0, [r7, #12]
 800cc96:	f000 f805 	bl	800cca4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cc9a:	f000 f8d7 	bl	800ce4c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cc9e:	bf00      	nop
 800cca0:	e7f0      	b.n	800cc84 <prvTimerTask+0x8>
	...

0800cca4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cca4:	b580      	push	{r7, lr}
 800cca6:	b084      	sub	sp, #16
 800cca8:	af00      	add	r7, sp, #0
 800ccaa:	6078      	str	r0, [r7, #4]
 800ccac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ccae:	f7ff f929 	bl	800bf04 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ccb2:	f107 0308 	add.w	r3, r7, #8
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	f000 f866 	bl	800cd88 <prvSampleTimeNow>
 800ccbc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ccbe:	68bb      	ldr	r3, [r7, #8]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d130      	bne.n	800cd26 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ccc4:	683b      	ldr	r3, [r7, #0]
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d10a      	bne.n	800cce0 <prvProcessTimerOrBlockTask+0x3c>
 800ccca:	687a      	ldr	r2, [r7, #4]
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	429a      	cmp	r2, r3
 800ccd0:	d806      	bhi.n	800cce0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800ccd2:	f7ff f925 	bl	800bf20 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800ccd6:	68f9      	ldr	r1, [r7, #12]
 800ccd8:	6878      	ldr	r0, [r7, #4]
 800ccda:	f7ff ff81 	bl	800cbe0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800ccde:	e024      	b.n	800cd2a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	d008      	beq.n	800ccf8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800cce6:	4b13      	ldr	r3, [pc, #76]	@ (800cd34 <prvProcessTimerOrBlockTask+0x90>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d101      	bne.n	800ccf4 <prvProcessTimerOrBlockTask+0x50>
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	e000      	b.n	800ccf6 <prvProcessTimerOrBlockTask+0x52>
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ccf8:	4b0f      	ldr	r3, [pc, #60]	@ (800cd38 <prvProcessTimerOrBlockTask+0x94>)
 800ccfa:	6818      	ldr	r0, [r3, #0]
 800ccfc:	687a      	ldr	r2, [r7, #4]
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	1ad3      	subs	r3, r2, r3
 800cd02:	683a      	ldr	r2, [r7, #0]
 800cd04:	4619      	mov	r1, r3
 800cd06:	f7fe fd5d 	bl	800b7c4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cd0a:	f7ff f909 	bl	800bf20 <xTaskResumeAll>
 800cd0e:	4603      	mov	r3, r0
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d10a      	bne.n	800cd2a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cd14:	4b09      	ldr	r3, [pc, #36]	@ (800cd3c <prvProcessTimerOrBlockTask+0x98>)
 800cd16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd1a:	601a      	str	r2, [r3, #0]
 800cd1c:	f3bf 8f4f 	dsb	sy
 800cd20:	f3bf 8f6f 	isb	sy
}
 800cd24:	e001      	b.n	800cd2a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800cd26:	f7ff f8fb 	bl	800bf20 <xTaskResumeAll>
}
 800cd2a:	bf00      	nop
 800cd2c:	3710      	adds	r7, #16
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	bd80      	pop	{r7, pc}
 800cd32:	bf00      	nop
 800cd34:	240015ec 	.word	0x240015ec
 800cd38:	240015f0 	.word	0x240015f0
 800cd3c:	e000ed04 	.word	0xe000ed04

0800cd40 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800cd40:	b480      	push	{r7}
 800cd42:	b085      	sub	sp, #20
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cd48:	4b0e      	ldr	r3, [pc, #56]	@ (800cd84 <prvGetNextExpireTime+0x44>)
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d101      	bne.n	800cd56 <prvGetNextExpireTime+0x16>
 800cd52:	2201      	movs	r2, #1
 800cd54:	e000      	b.n	800cd58 <prvGetNextExpireTime+0x18>
 800cd56:	2200      	movs	r2, #0
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d105      	bne.n	800cd70 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cd64:	4b07      	ldr	r3, [pc, #28]	@ (800cd84 <prvGetNextExpireTime+0x44>)
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	68db      	ldr	r3, [r3, #12]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	60fb      	str	r3, [r7, #12]
 800cd6e:	e001      	b.n	800cd74 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cd70:	2300      	movs	r3, #0
 800cd72:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800cd74:	68fb      	ldr	r3, [r7, #12]
}
 800cd76:	4618      	mov	r0, r3
 800cd78:	3714      	adds	r7, #20
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd80:	4770      	bx	lr
 800cd82:	bf00      	nop
 800cd84:	240015e8 	.word	0x240015e8

0800cd88 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b084      	sub	sp, #16
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cd90:	f7ff f964 	bl	800c05c <xTaskGetTickCount>
 800cd94:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800cd96:	4b0b      	ldr	r3, [pc, #44]	@ (800cdc4 <prvSampleTimeNow+0x3c>)
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	68fa      	ldr	r2, [r7, #12]
 800cd9c:	429a      	cmp	r2, r3
 800cd9e:	d205      	bcs.n	800cdac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cda0:	f000 f93a 	bl	800d018 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	2201      	movs	r2, #1
 800cda8:	601a      	str	r2, [r3, #0]
 800cdaa:	e002      	b.n	800cdb2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	2200      	movs	r2, #0
 800cdb0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cdb2:	4a04      	ldr	r2, [pc, #16]	@ (800cdc4 <prvSampleTimeNow+0x3c>)
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800cdb8:	68fb      	ldr	r3, [r7, #12]
}
 800cdba:	4618      	mov	r0, r3
 800cdbc:	3710      	adds	r7, #16
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	bd80      	pop	{r7, pc}
 800cdc2:	bf00      	nop
 800cdc4:	240015f8 	.word	0x240015f8

0800cdc8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cdc8:	b580      	push	{r7, lr}
 800cdca:	b086      	sub	sp, #24
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	60f8      	str	r0, [r7, #12]
 800cdd0:	60b9      	str	r1, [r7, #8]
 800cdd2:	607a      	str	r2, [r7, #4]
 800cdd4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	68ba      	ldr	r2, [r7, #8]
 800cdde:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	68fa      	ldr	r2, [r7, #12]
 800cde4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cde6:	68ba      	ldr	r2, [r7, #8]
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	429a      	cmp	r2, r3
 800cdec:	d812      	bhi.n	800ce14 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cdee:	687a      	ldr	r2, [r7, #4]
 800cdf0:	683b      	ldr	r3, [r7, #0]
 800cdf2:	1ad2      	subs	r2, r2, r3
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	699b      	ldr	r3, [r3, #24]
 800cdf8:	429a      	cmp	r2, r3
 800cdfa:	d302      	bcc.n	800ce02 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cdfc:	2301      	movs	r3, #1
 800cdfe:	617b      	str	r3, [r7, #20]
 800ce00:	e01b      	b.n	800ce3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ce02:	4b10      	ldr	r3, [pc, #64]	@ (800ce44 <prvInsertTimerInActiveList+0x7c>)
 800ce04:	681a      	ldr	r2, [r3, #0]
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	3304      	adds	r3, #4
 800ce0a:	4619      	mov	r1, r3
 800ce0c:	4610      	mov	r0, r2
 800ce0e:	f7fd fc7e 	bl	800a70e <vListInsert>
 800ce12:	e012      	b.n	800ce3a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ce14:	687a      	ldr	r2, [r7, #4]
 800ce16:	683b      	ldr	r3, [r7, #0]
 800ce18:	429a      	cmp	r2, r3
 800ce1a:	d206      	bcs.n	800ce2a <prvInsertTimerInActiveList+0x62>
 800ce1c:	68ba      	ldr	r2, [r7, #8]
 800ce1e:	683b      	ldr	r3, [r7, #0]
 800ce20:	429a      	cmp	r2, r3
 800ce22:	d302      	bcc.n	800ce2a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ce24:	2301      	movs	r3, #1
 800ce26:	617b      	str	r3, [r7, #20]
 800ce28:	e007      	b.n	800ce3a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ce2a:	4b07      	ldr	r3, [pc, #28]	@ (800ce48 <prvInsertTimerInActiveList+0x80>)
 800ce2c:	681a      	ldr	r2, [r3, #0]
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	3304      	adds	r3, #4
 800ce32:	4619      	mov	r1, r3
 800ce34:	4610      	mov	r0, r2
 800ce36:	f7fd fc6a 	bl	800a70e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ce3a:	697b      	ldr	r3, [r7, #20]
}
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	3718      	adds	r7, #24
 800ce40:	46bd      	mov	sp, r7
 800ce42:	bd80      	pop	{r7, pc}
 800ce44:	240015ec 	.word	0x240015ec
 800ce48:	240015e8 	.word	0x240015e8

0800ce4c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	b08e      	sub	sp, #56	@ 0x38
 800ce50:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ce52:	e0ce      	b.n	800cff2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	da19      	bge.n	800ce8e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ce5a:	1d3b      	adds	r3, r7, #4
 800ce5c:	3304      	adds	r3, #4
 800ce5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ce60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d10b      	bne.n	800ce7e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ce66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce6a:	f383 8811 	msr	BASEPRI, r3
 800ce6e:	f3bf 8f6f 	isb	sy
 800ce72:	f3bf 8f4f 	dsb	sy
 800ce76:	61fb      	str	r3, [r7, #28]
}
 800ce78:	bf00      	nop
 800ce7a:	bf00      	nop
 800ce7c:	e7fd      	b.n	800ce7a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ce7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ce84:	6850      	ldr	r0, [r2, #4]
 800ce86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ce88:	6892      	ldr	r2, [r2, #8]
 800ce8a:	4611      	mov	r1, r2
 800ce8c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	f2c0 80ae 	blt.w	800cff2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ce9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce9c:	695b      	ldr	r3, [r3, #20]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d004      	beq.n	800ceac <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cea4:	3304      	adds	r3, #4
 800cea6:	4618      	mov	r0, r3
 800cea8:	f7fd fc6a 	bl	800a780 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ceac:	463b      	mov	r3, r7
 800ceae:	4618      	mov	r0, r3
 800ceb0:	f7ff ff6a 	bl	800cd88 <prvSampleTimeNow>
 800ceb4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	2b09      	cmp	r3, #9
 800ceba:	f200 8097 	bhi.w	800cfec <prvProcessReceivedCommands+0x1a0>
 800cebe:	a201      	add	r2, pc, #4	@ (adr r2, 800cec4 <prvProcessReceivedCommands+0x78>)
 800cec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cec4:	0800ceed 	.word	0x0800ceed
 800cec8:	0800ceed 	.word	0x0800ceed
 800cecc:	0800ceed 	.word	0x0800ceed
 800ced0:	0800cf63 	.word	0x0800cf63
 800ced4:	0800cf77 	.word	0x0800cf77
 800ced8:	0800cfc3 	.word	0x0800cfc3
 800cedc:	0800ceed 	.word	0x0800ceed
 800cee0:	0800ceed 	.word	0x0800ceed
 800cee4:	0800cf63 	.word	0x0800cf63
 800cee8:	0800cf77 	.word	0x0800cf77
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ceec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ceee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cef2:	f043 0301 	orr.w	r3, r3, #1
 800cef6:	b2da      	uxtb	r2, r3
 800cef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cefa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800cefe:	68ba      	ldr	r2, [r7, #8]
 800cf00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf02:	699b      	ldr	r3, [r3, #24]
 800cf04:	18d1      	adds	r1, r2, r3
 800cf06:	68bb      	ldr	r3, [r7, #8]
 800cf08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cf0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cf0c:	f7ff ff5c 	bl	800cdc8 <prvInsertTimerInActiveList>
 800cf10:	4603      	mov	r3, r0
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d06c      	beq.n	800cff0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cf16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf18:	6a1b      	ldr	r3, [r3, #32]
 800cf1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cf1c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cf1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cf24:	f003 0304 	and.w	r3, r3, #4
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d061      	beq.n	800cff0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cf2c:	68ba      	ldr	r2, [r7, #8]
 800cf2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf30:	699b      	ldr	r3, [r3, #24]
 800cf32:	441a      	add	r2, r3
 800cf34:	2300      	movs	r3, #0
 800cf36:	9300      	str	r3, [sp, #0]
 800cf38:	2300      	movs	r3, #0
 800cf3a:	2100      	movs	r1, #0
 800cf3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cf3e:	f7ff fe01 	bl	800cb44 <xTimerGenericCommand>
 800cf42:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cf44:	6a3b      	ldr	r3, [r7, #32]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d152      	bne.n	800cff0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800cf4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf4e:	f383 8811 	msr	BASEPRI, r3
 800cf52:	f3bf 8f6f 	isb	sy
 800cf56:	f3bf 8f4f 	dsb	sy
 800cf5a:	61bb      	str	r3, [r7, #24]
}
 800cf5c:	bf00      	nop
 800cf5e:	bf00      	nop
 800cf60:	e7fd      	b.n	800cf5e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cf62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cf68:	f023 0301 	bic.w	r3, r3, #1
 800cf6c:	b2da      	uxtb	r2, r3
 800cf6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf70:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cf74:	e03d      	b.n	800cff2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cf76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf78:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cf7c:	f043 0301 	orr.w	r3, r3, #1
 800cf80:	b2da      	uxtb	r2, r3
 800cf82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf84:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cf88:	68ba      	ldr	r2, [r7, #8]
 800cf8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf8c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cf8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf90:	699b      	ldr	r3, [r3, #24]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d10b      	bne.n	800cfae <prvProcessReceivedCommands+0x162>
	__asm volatile
 800cf96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf9a:	f383 8811 	msr	BASEPRI, r3
 800cf9e:	f3bf 8f6f 	isb	sy
 800cfa2:	f3bf 8f4f 	dsb	sy
 800cfa6:	617b      	str	r3, [r7, #20]
}
 800cfa8:	bf00      	nop
 800cfaa:	bf00      	nop
 800cfac:	e7fd      	b.n	800cfaa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cfae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfb0:	699a      	ldr	r2, [r3, #24]
 800cfb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfb4:	18d1      	adds	r1, r2, r3
 800cfb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cfba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cfbc:	f7ff ff04 	bl	800cdc8 <prvInsertTimerInActiveList>
					break;
 800cfc0:	e017      	b.n	800cff2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cfc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfc4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cfc8:	f003 0302 	and.w	r3, r3, #2
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d103      	bne.n	800cfd8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800cfd0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cfd2:	f000 fbe9 	bl	800d7a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cfd6:	e00c      	b.n	800cff2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cfd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cfde:	f023 0301 	bic.w	r3, r3, #1
 800cfe2:	b2da      	uxtb	r2, r3
 800cfe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfe6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cfea:	e002      	b.n	800cff2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800cfec:	bf00      	nop
 800cfee:	e000      	b.n	800cff2 <prvProcessReceivedCommands+0x1a6>
					break;
 800cff0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cff2:	4b08      	ldr	r3, [pc, #32]	@ (800d014 <prvProcessReceivedCommands+0x1c8>)
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	1d39      	adds	r1, r7, #4
 800cff8:	2200      	movs	r2, #0
 800cffa:	4618      	mov	r0, r3
 800cffc:	f7fd ffce 	bl	800af9c <xQueueReceive>
 800d000:	4603      	mov	r3, r0
 800d002:	2b00      	cmp	r3, #0
 800d004:	f47f af26 	bne.w	800ce54 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800d008:	bf00      	nop
 800d00a:	bf00      	nop
 800d00c:	3730      	adds	r7, #48	@ 0x30
 800d00e:	46bd      	mov	sp, r7
 800d010:	bd80      	pop	{r7, pc}
 800d012:	bf00      	nop
 800d014:	240015f0 	.word	0x240015f0

0800d018 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d018:	b580      	push	{r7, lr}
 800d01a:	b088      	sub	sp, #32
 800d01c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d01e:	e049      	b.n	800d0b4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d020:	4b2e      	ldr	r3, [pc, #184]	@ (800d0dc <prvSwitchTimerLists+0xc4>)
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	68db      	ldr	r3, [r3, #12]
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d02a:	4b2c      	ldr	r3, [pc, #176]	@ (800d0dc <prvSwitchTimerLists+0xc4>)
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	68db      	ldr	r3, [r3, #12]
 800d030:	68db      	ldr	r3, [r3, #12]
 800d032:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	3304      	adds	r3, #4
 800d038:	4618      	mov	r0, r3
 800d03a:	f7fd fba1 	bl	800a780 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	6a1b      	ldr	r3, [r3, #32]
 800d042:	68f8      	ldr	r0, [r7, #12]
 800d044:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d04c:	f003 0304 	and.w	r3, r3, #4
 800d050:	2b00      	cmp	r3, #0
 800d052:	d02f      	beq.n	800d0b4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	699b      	ldr	r3, [r3, #24]
 800d058:	693a      	ldr	r2, [r7, #16]
 800d05a:	4413      	add	r3, r2
 800d05c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d05e:	68ba      	ldr	r2, [r7, #8]
 800d060:	693b      	ldr	r3, [r7, #16]
 800d062:	429a      	cmp	r2, r3
 800d064:	d90e      	bls.n	800d084 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	68ba      	ldr	r2, [r7, #8]
 800d06a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	68fa      	ldr	r2, [r7, #12]
 800d070:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d072:	4b1a      	ldr	r3, [pc, #104]	@ (800d0dc <prvSwitchTimerLists+0xc4>)
 800d074:	681a      	ldr	r2, [r3, #0]
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	3304      	adds	r3, #4
 800d07a:	4619      	mov	r1, r3
 800d07c:	4610      	mov	r0, r2
 800d07e:	f7fd fb46 	bl	800a70e <vListInsert>
 800d082:	e017      	b.n	800d0b4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d084:	2300      	movs	r3, #0
 800d086:	9300      	str	r3, [sp, #0]
 800d088:	2300      	movs	r3, #0
 800d08a:	693a      	ldr	r2, [r7, #16]
 800d08c:	2100      	movs	r1, #0
 800d08e:	68f8      	ldr	r0, [r7, #12]
 800d090:	f7ff fd58 	bl	800cb44 <xTimerGenericCommand>
 800d094:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d10b      	bne.n	800d0b4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800d09c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0a0:	f383 8811 	msr	BASEPRI, r3
 800d0a4:	f3bf 8f6f 	isb	sy
 800d0a8:	f3bf 8f4f 	dsb	sy
 800d0ac:	603b      	str	r3, [r7, #0]
}
 800d0ae:	bf00      	nop
 800d0b0:	bf00      	nop
 800d0b2:	e7fd      	b.n	800d0b0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d0b4:	4b09      	ldr	r3, [pc, #36]	@ (800d0dc <prvSwitchTimerLists+0xc4>)
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d1b0      	bne.n	800d020 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d0be:	4b07      	ldr	r3, [pc, #28]	@ (800d0dc <prvSwitchTimerLists+0xc4>)
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d0c4:	4b06      	ldr	r3, [pc, #24]	@ (800d0e0 <prvSwitchTimerLists+0xc8>)
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	4a04      	ldr	r2, [pc, #16]	@ (800d0dc <prvSwitchTimerLists+0xc4>)
 800d0ca:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d0cc:	4a04      	ldr	r2, [pc, #16]	@ (800d0e0 <prvSwitchTimerLists+0xc8>)
 800d0ce:	697b      	ldr	r3, [r7, #20]
 800d0d0:	6013      	str	r3, [r2, #0]
}
 800d0d2:	bf00      	nop
 800d0d4:	3718      	adds	r7, #24
 800d0d6:	46bd      	mov	sp, r7
 800d0d8:	bd80      	pop	{r7, pc}
 800d0da:	bf00      	nop
 800d0dc:	240015e8 	.word	0x240015e8
 800d0e0:	240015ec 	.word	0x240015ec

0800d0e4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b082      	sub	sp, #8
 800d0e8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d0ea:	f000 f96d 	bl	800d3c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d0ee:	4b15      	ldr	r3, [pc, #84]	@ (800d144 <prvCheckForValidListAndQueue+0x60>)
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d120      	bne.n	800d138 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d0f6:	4814      	ldr	r0, [pc, #80]	@ (800d148 <prvCheckForValidListAndQueue+0x64>)
 800d0f8:	f7fd fab8 	bl	800a66c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d0fc:	4813      	ldr	r0, [pc, #76]	@ (800d14c <prvCheckForValidListAndQueue+0x68>)
 800d0fe:	f7fd fab5 	bl	800a66c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d102:	4b13      	ldr	r3, [pc, #76]	@ (800d150 <prvCheckForValidListAndQueue+0x6c>)
 800d104:	4a10      	ldr	r2, [pc, #64]	@ (800d148 <prvCheckForValidListAndQueue+0x64>)
 800d106:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d108:	4b12      	ldr	r3, [pc, #72]	@ (800d154 <prvCheckForValidListAndQueue+0x70>)
 800d10a:	4a10      	ldr	r2, [pc, #64]	@ (800d14c <prvCheckForValidListAndQueue+0x68>)
 800d10c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d10e:	2300      	movs	r3, #0
 800d110:	9300      	str	r3, [sp, #0]
 800d112:	4b11      	ldr	r3, [pc, #68]	@ (800d158 <prvCheckForValidListAndQueue+0x74>)
 800d114:	4a11      	ldr	r2, [pc, #68]	@ (800d15c <prvCheckForValidListAndQueue+0x78>)
 800d116:	2110      	movs	r1, #16
 800d118:	200a      	movs	r0, #10
 800d11a:	f7fd fbc5 	bl	800a8a8 <xQueueGenericCreateStatic>
 800d11e:	4603      	mov	r3, r0
 800d120:	4a08      	ldr	r2, [pc, #32]	@ (800d144 <prvCheckForValidListAndQueue+0x60>)
 800d122:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d124:	4b07      	ldr	r3, [pc, #28]	@ (800d144 <prvCheckForValidListAndQueue+0x60>)
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d005      	beq.n	800d138 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d12c:	4b05      	ldr	r3, [pc, #20]	@ (800d144 <prvCheckForValidListAndQueue+0x60>)
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	490b      	ldr	r1, [pc, #44]	@ (800d160 <prvCheckForValidListAndQueue+0x7c>)
 800d132:	4618      	mov	r0, r3
 800d134:	f7fe faf2 	bl	800b71c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d138:	f000 f978 	bl	800d42c <vPortExitCritical>
}
 800d13c:	bf00      	nop
 800d13e:	46bd      	mov	sp, r7
 800d140:	bd80      	pop	{r7, pc}
 800d142:	bf00      	nop
 800d144:	240015f0 	.word	0x240015f0
 800d148:	240015c0 	.word	0x240015c0
 800d14c:	240015d4 	.word	0x240015d4
 800d150:	240015e8 	.word	0x240015e8
 800d154:	240015ec 	.word	0x240015ec
 800d158:	2400169c 	.word	0x2400169c
 800d15c:	240015fc 	.word	0x240015fc
 800d160:	080120fc 	.word	0x080120fc

0800d164 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d164:	b480      	push	{r7}
 800d166:	b085      	sub	sp, #20
 800d168:	af00      	add	r7, sp, #0
 800d16a:	60f8      	str	r0, [r7, #12]
 800d16c:	60b9      	str	r1, [r7, #8]
 800d16e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	3b04      	subs	r3, #4
 800d174:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800d17c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	3b04      	subs	r3, #4
 800d182:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d184:	68bb      	ldr	r3, [r7, #8]
 800d186:	f023 0201 	bic.w	r2, r3, #1
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d18e:	68fb      	ldr	r3, [r7, #12]
 800d190:	3b04      	subs	r3, #4
 800d192:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d194:	4a0c      	ldr	r2, [pc, #48]	@ (800d1c8 <pxPortInitialiseStack+0x64>)
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	3b14      	subs	r3, #20
 800d19e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d1a0:	687a      	ldr	r2, [r7, #4]
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d1a6:	68fb      	ldr	r3, [r7, #12]
 800d1a8:	3b04      	subs	r3, #4
 800d1aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	f06f 0202 	mvn.w	r2, #2
 800d1b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	3b20      	subs	r3, #32
 800d1b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d1ba:	68fb      	ldr	r3, [r7, #12]
}
 800d1bc:	4618      	mov	r0, r3
 800d1be:	3714      	adds	r7, #20
 800d1c0:	46bd      	mov	sp, r7
 800d1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c6:	4770      	bx	lr
 800d1c8:	0800d1cd 	.word	0x0800d1cd

0800d1cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d1cc:	b480      	push	{r7}
 800d1ce:	b085      	sub	sp, #20
 800d1d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d1d6:	4b13      	ldr	r3, [pc, #76]	@ (800d224 <prvTaskExitError+0x58>)
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1de:	d00b      	beq.n	800d1f8 <prvTaskExitError+0x2c>
	__asm volatile
 800d1e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1e4:	f383 8811 	msr	BASEPRI, r3
 800d1e8:	f3bf 8f6f 	isb	sy
 800d1ec:	f3bf 8f4f 	dsb	sy
 800d1f0:	60fb      	str	r3, [r7, #12]
}
 800d1f2:	bf00      	nop
 800d1f4:	bf00      	nop
 800d1f6:	e7fd      	b.n	800d1f4 <prvTaskExitError+0x28>
	__asm volatile
 800d1f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1fc:	f383 8811 	msr	BASEPRI, r3
 800d200:	f3bf 8f6f 	isb	sy
 800d204:	f3bf 8f4f 	dsb	sy
 800d208:	60bb      	str	r3, [r7, #8]
}
 800d20a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d20c:	bf00      	nop
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	2b00      	cmp	r3, #0
 800d212:	d0fc      	beq.n	800d20e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d214:	bf00      	nop
 800d216:	bf00      	nop
 800d218:	3714      	adds	r7, #20
 800d21a:	46bd      	mov	sp, r7
 800d21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d220:	4770      	bx	lr
 800d222:	bf00      	nop
 800d224:	24000344 	.word	0x24000344
	...

0800d230 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d230:	4b07      	ldr	r3, [pc, #28]	@ (800d250 <pxCurrentTCBConst2>)
 800d232:	6819      	ldr	r1, [r3, #0]
 800d234:	6808      	ldr	r0, [r1, #0]
 800d236:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d23a:	f380 8809 	msr	PSP, r0
 800d23e:	f3bf 8f6f 	isb	sy
 800d242:	f04f 0000 	mov.w	r0, #0
 800d246:	f380 8811 	msr	BASEPRI, r0
 800d24a:	4770      	bx	lr
 800d24c:	f3af 8000 	nop.w

0800d250 <pxCurrentTCBConst2>:
 800d250:	240010c0 	.word	0x240010c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d254:	bf00      	nop
 800d256:	bf00      	nop

0800d258 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d258:	4808      	ldr	r0, [pc, #32]	@ (800d27c <prvPortStartFirstTask+0x24>)
 800d25a:	6800      	ldr	r0, [r0, #0]
 800d25c:	6800      	ldr	r0, [r0, #0]
 800d25e:	f380 8808 	msr	MSP, r0
 800d262:	f04f 0000 	mov.w	r0, #0
 800d266:	f380 8814 	msr	CONTROL, r0
 800d26a:	b662      	cpsie	i
 800d26c:	b661      	cpsie	f
 800d26e:	f3bf 8f4f 	dsb	sy
 800d272:	f3bf 8f6f 	isb	sy
 800d276:	df00      	svc	0
 800d278:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d27a:	bf00      	nop
 800d27c:	e000ed08 	.word	0xe000ed08

0800d280 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d280:	b580      	push	{r7, lr}
 800d282:	b086      	sub	sp, #24
 800d284:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d286:	4b47      	ldr	r3, [pc, #284]	@ (800d3a4 <xPortStartScheduler+0x124>)
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	4a47      	ldr	r2, [pc, #284]	@ (800d3a8 <xPortStartScheduler+0x128>)
 800d28c:	4293      	cmp	r3, r2
 800d28e:	d10b      	bne.n	800d2a8 <xPortStartScheduler+0x28>
	__asm volatile
 800d290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d294:	f383 8811 	msr	BASEPRI, r3
 800d298:	f3bf 8f6f 	isb	sy
 800d29c:	f3bf 8f4f 	dsb	sy
 800d2a0:	60fb      	str	r3, [r7, #12]
}
 800d2a2:	bf00      	nop
 800d2a4:	bf00      	nop
 800d2a6:	e7fd      	b.n	800d2a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d2a8:	4b3e      	ldr	r3, [pc, #248]	@ (800d3a4 <xPortStartScheduler+0x124>)
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	4a3f      	ldr	r2, [pc, #252]	@ (800d3ac <xPortStartScheduler+0x12c>)
 800d2ae:	4293      	cmp	r3, r2
 800d2b0:	d10b      	bne.n	800d2ca <xPortStartScheduler+0x4a>
	__asm volatile
 800d2b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2b6:	f383 8811 	msr	BASEPRI, r3
 800d2ba:	f3bf 8f6f 	isb	sy
 800d2be:	f3bf 8f4f 	dsb	sy
 800d2c2:	613b      	str	r3, [r7, #16]
}
 800d2c4:	bf00      	nop
 800d2c6:	bf00      	nop
 800d2c8:	e7fd      	b.n	800d2c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d2ca:	4b39      	ldr	r3, [pc, #228]	@ (800d3b0 <xPortStartScheduler+0x130>)
 800d2cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d2ce:	697b      	ldr	r3, [r7, #20]
 800d2d0:	781b      	ldrb	r3, [r3, #0]
 800d2d2:	b2db      	uxtb	r3, r3
 800d2d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d2d6:	697b      	ldr	r3, [r7, #20]
 800d2d8:	22ff      	movs	r2, #255	@ 0xff
 800d2da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d2dc:	697b      	ldr	r3, [r7, #20]
 800d2de:	781b      	ldrb	r3, [r3, #0]
 800d2e0:	b2db      	uxtb	r3, r3
 800d2e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d2e4:	78fb      	ldrb	r3, [r7, #3]
 800d2e6:	b2db      	uxtb	r3, r3
 800d2e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d2ec:	b2da      	uxtb	r2, r3
 800d2ee:	4b31      	ldr	r3, [pc, #196]	@ (800d3b4 <xPortStartScheduler+0x134>)
 800d2f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d2f2:	4b31      	ldr	r3, [pc, #196]	@ (800d3b8 <xPortStartScheduler+0x138>)
 800d2f4:	2207      	movs	r2, #7
 800d2f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d2f8:	e009      	b.n	800d30e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800d2fa:	4b2f      	ldr	r3, [pc, #188]	@ (800d3b8 <xPortStartScheduler+0x138>)
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	3b01      	subs	r3, #1
 800d300:	4a2d      	ldr	r2, [pc, #180]	@ (800d3b8 <xPortStartScheduler+0x138>)
 800d302:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d304:	78fb      	ldrb	r3, [r7, #3]
 800d306:	b2db      	uxtb	r3, r3
 800d308:	005b      	lsls	r3, r3, #1
 800d30a:	b2db      	uxtb	r3, r3
 800d30c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d30e:	78fb      	ldrb	r3, [r7, #3]
 800d310:	b2db      	uxtb	r3, r3
 800d312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d316:	2b80      	cmp	r3, #128	@ 0x80
 800d318:	d0ef      	beq.n	800d2fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d31a:	4b27      	ldr	r3, [pc, #156]	@ (800d3b8 <xPortStartScheduler+0x138>)
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	f1c3 0307 	rsb	r3, r3, #7
 800d322:	2b04      	cmp	r3, #4
 800d324:	d00b      	beq.n	800d33e <xPortStartScheduler+0xbe>
	__asm volatile
 800d326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d32a:	f383 8811 	msr	BASEPRI, r3
 800d32e:	f3bf 8f6f 	isb	sy
 800d332:	f3bf 8f4f 	dsb	sy
 800d336:	60bb      	str	r3, [r7, #8]
}
 800d338:	bf00      	nop
 800d33a:	bf00      	nop
 800d33c:	e7fd      	b.n	800d33a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d33e:	4b1e      	ldr	r3, [pc, #120]	@ (800d3b8 <xPortStartScheduler+0x138>)
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	021b      	lsls	r3, r3, #8
 800d344:	4a1c      	ldr	r2, [pc, #112]	@ (800d3b8 <xPortStartScheduler+0x138>)
 800d346:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d348:	4b1b      	ldr	r3, [pc, #108]	@ (800d3b8 <xPortStartScheduler+0x138>)
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d350:	4a19      	ldr	r2, [pc, #100]	@ (800d3b8 <xPortStartScheduler+0x138>)
 800d352:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	b2da      	uxtb	r2, r3
 800d358:	697b      	ldr	r3, [r7, #20]
 800d35a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d35c:	4b17      	ldr	r3, [pc, #92]	@ (800d3bc <xPortStartScheduler+0x13c>)
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	4a16      	ldr	r2, [pc, #88]	@ (800d3bc <xPortStartScheduler+0x13c>)
 800d362:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d366:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d368:	4b14      	ldr	r3, [pc, #80]	@ (800d3bc <xPortStartScheduler+0x13c>)
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	4a13      	ldr	r2, [pc, #76]	@ (800d3bc <xPortStartScheduler+0x13c>)
 800d36e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d372:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d374:	f000 f8da 	bl	800d52c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d378:	4b11      	ldr	r3, [pc, #68]	@ (800d3c0 <xPortStartScheduler+0x140>)
 800d37a:	2200      	movs	r2, #0
 800d37c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d37e:	f000 f8f9 	bl	800d574 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d382:	4b10      	ldr	r3, [pc, #64]	@ (800d3c4 <xPortStartScheduler+0x144>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	4a0f      	ldr	r2, [pc, #60]	@ (800d3c4 <xPortStartScheduler+0x144>)
 800d388:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d38c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d38e:	f7ff ff63 	bl	800d258 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d392:	f7fe ff2d 	bl	800c1f0 <vTaskSwitchContext>
	prvTaskExitError();
 800d396:	f7ff ff19 	bl	800d1cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d39a:	2300      	movs	r3, #0
}
 800d39c:	4618      	mov	r0, r3
 800d39e:	3718      	adds	r7, #24
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	bd80      	pop	{r7, pc}
 800d3a4:	e000ed00 	.word	0xe000ed00
 800d3a8:	410fc271 	.word	0x410fc271
 800d3ac:	410fc270 	.word	0x410fc270
 800d3b0:	e000e400 	.word	0xe000e400
 800d3b4:	240016ec 	.word	0x240016ec
 800d3b8:	240016f0 	.word	0x240016f0
 800d3bc:	e000ed20 	.word	0xe000ed20
 800d3c0:	24000344 	.word	0x24000344
 800d3c4:	e000ef34 	.word	0xe000ef34

0800d3c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d3c8:	b480      	push	{r7}
 800d3ca:	b083      	sub	sp, #12
 800d3cc:	af00      	add	r7, sp, #0
	__asm volatile
 800d3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3d2:	f383 8811 	msr	BASEPRI, r3
 800d3d6:	f3bf 8f6f 	isb	sy
 800d3da:	f3bf 8f4f 	dsb	sy
 800d3de:	607b      	str	r3, [r7, #4]
}
 800d3e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d3e2:	4b10      	ldr	r3, [pc, #64]	@ (800d424 <vPortEnterCritical+0x5c>)
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	3301      	adds	r3, #1
 800d3e8:	4a0e      	ldr	r2, [pc, #56]	@ (800d424 <vPortEnterCritical+0x5c>)
 800d3ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d3ec:	4b0d      	ldr	r3, [pc, #52]	@ (800d424 <vPortEnterCritical+0x5c>)
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	2b01      	cmp	r3, #1
 800d3f2:	d110      	bne.n	800d416 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d3f4:	4b0c      	ldr	r3, [pc, #48]	@ (800d428 <vPortEnterCritical+0x60>)
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	b2db      	uxtb	r3, r3
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d00b      	beq.n	800d416 <vPortEnterCritical+0x4e>
	__asm volatile
 800d3fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d402:	f383 8811 	msr	BASEPRI, r3
 800d406:	f3bf 8f6f 	isb	sy
 800d40a:	f3bf 8f4f 	dsb	sy
 800d40e:	603b      	str	r3, [r7, #0]
}
 800d410:	bf00      	nop
 800d412:	bf00      	nop
 800d414:	e7fd      	b.n	800d412 <vPortEnterCritical+0x4a>
	}
}
 800d416:	bf00      	nop
 800d418:	370c      	adds	r7, #12
 800d41a:	46bd      	mov	sp, r7
 800d41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d420:	4770      	bx	lr
 800d422:	bf00      	nop
 800d424:	24000344 	.word	0x24000344
 800d428:	e000ed04 	.word	0xe000ed04

0800d42c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d42c:	b480      	push	{r7}
 800d42e:	b083      	sub	sp, #12
 800d430:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d432:	4b12      	ldr	r3, [pc, #72]	@ (800d47c <vPortExitCritical+0x50>)
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	2b00      	cmp	r3, #0
 800d438:	d10b      	bne.n	800d452 <vPortExitCritical+0x26>
	__asm volatile
 800d43a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d43e:	f383 8811 	msr	BASEPRI, r3
 800d442:	f3bf 8f6f 	isb	sy
 800d446:	f3bf 8f4f 	dsb	sy
 800d44a:	607b      	str	r3, [r7, #4]
}
 800d44c:	bf00      	nop
 800d44e:	bf00      	nop
 800d450:	e7fd      	b.n	800d44e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d452:	4b0a      	ldr	r3, [pc, #40]	@ (800d47c <vPortExitCritical+0x50>)
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	3b01      	subs	r3, #1
 800d458:	4a08      	ldr	r2, [pc, #32]	@ (800d47c <vPortExitCritical+0x50>)
 800d45a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d45c:	4b07      	ldr	r3, [pc, #28]	@ (800d47c <vPortExitCritical+0x50>)
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	2b00      	cmp	r3, #0
 800d462:	d105      	bne.n	800d470 <vPortExitCritical+0x44>
 800d464:	2300      	movs	r3, #0
 800d466:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d468:	683b      	ldr	r3, [r7, #0]
 800d46a:	f383 8811 	msr	BASEPRI, r3
}
 800d46e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d470:	bf00      	nop
 800d472:	370c      	adds	r7, #12
 800d474:	46bd      	mov	sp, r7
 800d476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47a:	4770      	bx	lr
 800d47c:	24000344 	.word	0x24000344

0800d480 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d480:	f3ef 8009 	mrs	r0, PSP
 800d484:	f3bf 8f6f 	isb	sy
 800d488:	4b15      	ldr	r3, [pc, #84]	@ (800d4e0 <pxCurrentTCBConst>)
 800d48a:	681a      	ldr	r2, [r3, #0]
 800d48c:	f01e 0f10 	tst.w	lr, #16
 800d490:	bf08      	it	eq
 800d492:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d496:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d49a:	6010      	str	r0, [r2, #0]
 800d49c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d4a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d4a4:	f380 8811 	msr	BASEPRI, r0
 800d4a8:	f3bf 8f4f 	dsb	sy
 800d4ac:	f3bf 8f6f 	isb	sy
 800d4b0:	f7fe fe9e 	bl	800c1f0 <vTaskSwitchContext>
 800d4b4:	f04f 0000 	mov.w	r0, #0
 800d4b8:	f380 8811 	msr	BASEPRI, r0
 800d4bc:	bc09      	pop	{r0, r3}
 800d4be:	6819      	ldr	r1, [r3, #0]
 800d4c0:	6808      	ldr	r0, [r1, #0]
 800d4c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4c6:	f01e 0f10 	tst.w	lr, #16
 800d4ca:	bf08      	it	eq
 800d4cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d4d0:	f380 8809 	msr	PSP, r0
 800d4d4:	f3bf 8f6f 	isb	sy
 800d4d8:	4770      	bx	lr
 800d4da:	bf00      	nop
 800d4dc:	f3af 8000 	nop.w

0800d4e0 <pxCurrentTCBConst>:
 800d4e0:	240010c0 	.word	0x240010c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d4e4:	bf00      	nop
 800d4e6:	bf00      	nop

0800d4e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d4e8:	b580      	push	{r7, lr}
 800d4ea:	b082      	sub	sp, #8
 800d4ec:	af00      	add	r7, sp, #0
	__asm volatile
 800d4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4f2:	f383 8811 	msr	BASEPRI, r3
 800d4f6:	f3bf 8f6f 	isb	sy
 800d4fa:	f3bf 8f4f 	dsb	sy
 800d4fe:	607b      	str	r3, [r7, #4]
}
 800d500:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d502:	f7fe fdbb 	bl	800c07c <xTaskIncrementTick>
 800d506:	4603      	mov	r3, r0
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d003      	beq.n	800d514 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d50c:	4b06      	ldr	r3, [pc, #24]	@ (800d528 <xPortSysTickHandler+0x40>)
 800d50e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d512:	601a      	str	r2, [r3, #0]
 800d514:	2300      	movs	r3, #0
 800d516:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d518:	683b      	ldr	r3, [r7, #0]
 800d51a:	f383 8811 	msr	BASEPRI, r3
}
 800d51e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d520:	bf00      	nop
 800d522:	3708      	adds	r7, #8
 800d524:	46bd      	mov	sp, r7
 800d526:	bd80      	pop	{r7, pc}
 800d528:	e000ed04 	.word	0xe000ed04

0800d52c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d52c:	b480      	push	{r7}
 800d52e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d530:	4b0b      	ldr	r3, [pc, #44]	@ (800d560 <vPortSetupTimerInterrupt+0x34>)
 800d532:	2200      	movs	r2, #0
 800d534:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d536:	4b0b      	ldr	r3, [pc, #44]	@ (800d564 <vPortSetupTimerInterrupt+0x38>)
 800d538:	2200      	movs	r2, #0
 800d53a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d53c:	4b0a      	ldr	r3, [pc, #40]	@ (800d568 <vPortSetupTimerInterrupt+0x3c>)
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	4a0a      	ldr	r2, [pc, #40]	@ (800d56c <vPortSetupTimerInterrupt+0x40>)
 800d542:	fba2 2303 	umull	r2, r3, r2, r3
 800d546:	099b      	lsrs	r3, r3, #6
 800d548:	4a09      	ldr	r2, [pc, #36]	@ (800d570 <vPortSetupTimerInterrupt+0x44>)
 800d54a:	3b01      	subs	r3, #1
 800d54c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d54e:	4b04      	ldr	r3, [pc, #16]	@ (800d560 <vPortSetupTimerInterrupt+0x34>)
 800d550:	2207      	movs	r2, #7
 800d552:	601a      	str	r2, [r3, #0]
}
 800d554:	bf00      	nop
 800d556:	46bd      	mov	sp, r7
 800d558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d55c:	4770      	bx	lr
 800d55e:	bf00      	nop
 800d560:	e000e010 	.word	0xe000e010
 800d564:	e000e018 	.word	0xe000e018
 800d568:	24000334 	.word	0x24000334
 800d56c:	10624dd3 	.word	0x10624dd3
 800d570:	e000e014 	.word	0xe000e014

0800d574 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d574:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d584 <vPortEnableVFP+0x10>
 800d578:	6801      	ldr	r1, [r0, #0]
 800d57a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d57e:	6001      	str	r1, [r0, #0]
 800d580:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d582:	bf00      	nop
 800d584:	e000ed88 	.word	0xe000ed88

0800d588 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d588:	b480      	push	{r7}
 800d58a:	b085      	sub	sp, #20
 800d58c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d58e:	f3ef 8305 	mrs	r3, IPSR
 800d592:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	2b0f      	cmp	r3, #15
 800d598:	d915      	bls.n	800d5c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d59a:	4a18      	ldr	r2, [pc, #96]	@ (800d5fc <vPortValidateInterruptPriority+0x74>)
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	4413      	add	r3, r2
 800d5a0:	781b      	ldrb	r3, [r3, #0]
 800d5a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d5a4:	4b16      	ldr	r3, [pc, #88]	@ (800d600 <vPortValidateInterruptPriority+0x78>)
 800d5a6:	781b      	ldrb	r3, [r3, #0]
 800d5a8:	7afa      	ldrb	r2, [r7, #11]
 800d5aa:	429a      	cmp	r2, r3
 800d5ac:	d20b      	bcs.n	800d5c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d5ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5b2:	f383 8811 	msr	BASEPRI, r3
 800d5b6:	f3bf 8f6f 	isb	sy
 800d5ba:	f3bf 8f4f 	dsb	sy
 800d5be:	607b      	str	r3, [r7, #4]
}
 800d5c0:	bf00      	nop
 800d5c2:	bf00      	nop
 800d5c4:	e7fd      	b.n	800d5c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d5c6:	4b0f      	ldr	r3, [pc, #60]	@ (800d604 <vPortValidateInterruptPriority+0x7c>)
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d5ce:	4b0e      	ldr	r3, [pc, #56]	@ (800d608 <vPortValidateInterruptPriority+0x80>)
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	429a      	cmp	r2, r3
 800d5d4:	d90b      	bls.n	800d5ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d5d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5da:	f383 8811 	msr	BASEPRI, r3
 800d5de:	f3bf 8f6f 	isb	sy
 800d5e2:	f3bf 8f4f 	dsb	sy
 800d5e6:	603b      	str	r3, [r7, #0]
}
 800d5e8:	bf00      	nop
 800d5ea:	bf00      	nop
 800d5ec:	e7fd      	b.n	800d5ea <vPortValidateInterruptPriority+0x62>
	}
 800d5ee:	bf00      	nop
 800d5f0:	3714      	adds	r7, #20
 800d5f2:	46bd      	mov	sp, r7
 800d5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f8:	4770      	bx	lr
 800d5fa:	bf00      	nop
 800d5fc:	e000e3f0 	.word	0xe000e3f0
 800d600:	240016ec 	.word	0x240016ec
 800d604:	e000ed0c 	.word	0xe000ed0c
 800d608:	240016f0 	.word	0x240016f0

0800d60c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d60c:	b580      	push	{r7, lr}
 800d60e:	b08a      	sub	sp, #40	@ 0x28
 800d610:	af00      	add	r7, sp, #0
 800d612:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d614:	2300      	movs	r3, #0
 800d616:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d618:	f7fe fc74 	bl	800bf04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d61c:	4b5c      	ldr	r3, [pc, #368]	@ (800d790 <pvPortMalloc+0x184>)
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d101      	bne.n	800d628 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d624:	f000 f924 	bl	800d870 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d628:	4b5a      	ldr	r3, [pc, #360]	@ (800d794 <pvPortMalloc+0x188>)
 800d62a:	681a      	ldr	r2, [r3, #0]
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	4013      	ands	r3, r2
 800d630:	2b00      	cmp	r3, #0
 800d632:	f040 8095 	bne.w	800d760 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d01e      	beq.n	800d67a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d63c:	2208      	movs	r2, #8
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	4413      	add	r3, r2
 800d642:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	f003 0307 	and.w	r3, r3, #7
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d015      	beq.n	800d67a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	f023 0307 	bic.w	r3, r3, #7
 800d654:	3308      	adds	r3, #8
 800d656:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	f003 0307 	and.w	r3, r3, #7
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d00b      	beq.n	800d67a <pvPortMalloc+0x6e>
	__asm volatile
 800d662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d666:	f383 8811 	msr	BASEPRI, r3
 800d66a:	f3bf 8f6f 	isb	sy
 800d66e:	f3bf 8f4f 	dsb	sy
 800d672:	617b      	str	r3, [r7, #20]
}
 800d674:	bf00      	nop
 800d676:	bf00      	nop
 800d678:	e7fd      	b.n	800d676 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d06f      	beq.n	800d760 <pvPortMalloc+0x154>
 800d680:	4b45      	ldr	r3, [pc, #276]	@ (800d798 <pvPortMalloc+0x18c>)
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	687a      	ldr	r2, [r7, #4]
 800d686:	429a      	cmp	r2, r3
 800d688:	d86a      	bhi.n	800d760 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d68a:	4b44      	ldr	r3, [pc, #272]	@ (800d79c <pvPortMalloc+0x190>)
 800d68c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d68e:	4b43      	ldr	r3, [pc, #268]	@ (800d79c <pvPortMalloc+0x190>)
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d694:	e004      	b.n	800d6a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d698:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d6a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6a2:	685b      	ldr	r3, [r3, #4]
 800d6a4:	687a      	ldr	r2, [r7, #4]
 800d6a6:	429a      	cmp	r2, r3
 800d6a8:	d903      	bls.n	800d6b2 <pvPortMalloc+0xa6>
 800d6aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d1f1      	bne.n	800d696 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d6b2:	4b37      	ldr	r3, [pc, #220]	@ (800d790 <pvPortMalloc+0x184>)
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d6b8:	429a      	cmp	r2, r3
 800d6ba:	d051      	beq.n	800d760 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d6bc:	6a3b      	ldr	r3, [r7, #32]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	2208      	movs	r2, #8
 800d6c2:	4413      	add	r3, r2
 800d6c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d6c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6c8:	681a      	ldr	r2, [r3, #0]
 800d6ca:	6a3b      	ldr	r3, [r7, #32]
 800d6cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d6ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6d0:	685a      	ldr	r2, [r3, #4]
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	1ad2      	subs	r2, r2, r3
 800d6d6:	2308      	movs	r3, #8
 800d6d8:	005b      	lsls	r3, r3, #1
 800d6da:	429a      	cmp	r2, r3
 800d6dc:	d920      	bls.n	800d720 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d6de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	4413      	add	r3, r2
 800d6e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d6e6:	69bb      	ldr	r3, [r7, #24]
 800d6e8:	f003 0307 	and.w	r3, r3, #7
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d00b      	beq.n	800d708 <pvPortMalloc+0xfc>
	__asm volatile
 800d6f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6f4:	f383 8811 	msr	BASEPRI, r3
 800d6f8:	f3bf 8f6f 	isb	sy
 800d6fc:	f3bf 8f4f 	dsb	sy
 800d700:	613b      	str	r3, [r7, #16]
}
 800d702:	bf00      	nop
 800d704:	bf00      	nop
 800d706:	e7fd      	b.n	800d704 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d70a:	685a      	ldr	r2, [r3, #4]
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	1ad2      	subs	r2, r2, r3
 800d710:	69bb      	ldr	r3, [r7, #24]
 800d712:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d716:	687a      	ldr	r2, [r7, #4]
 800d718:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d71a:	69b8      	ldr	r0, [r7, #24]
 800d71c:	f000 f90a 	bl	800d934 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d720:	4b1d      	ldr	r3, [pc, #116]	@ (800d798 <pvPortMalloc+0x18c>)
 800d722:	681a      	ldr	r2, [r3, #0]
 800d724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d726:	685b      	ldr	r3, [r3, #4]
 800d728:	1ad3      	subs	r3, r2, r3
 800d72a:	4a1b      	ldr	r2, [pc, #108]	@ (800d798 <pvPortMalloc+0x18c>)
 800d72c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d72e:	4b1a      	ldr	r3, [pc, #104]	@ (800d798 <pvPortMalloc+0x18c>)
 800d730:	681a      	ldr	r2, [r3, #0]
 800d732:	4b1b      	ldr	r3, [pc, #108]	@ (800d7a0 <pvPortMalloc+0x194>)
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	429a      	cmp	r2, r3
 800d738:	d203      	bcs.n	800d742 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d73a:	4b17      	ldr	r3, [pc, #92]	@ (800d798 <pvPortMalloc+0x18c>)
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	4a18      	ldr	r2, [pc, #96]	@ (800d7a0 <pvPortMalloc+0x194>)
 800d740:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d744:	685a      	ldr	r2, [r3, #4]
 800d746:	4b13      	ldr	r3, [pc, #76]	@ (800d794 <pvPortMalloc+0x188>)
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	431a      	orrs	r2, r3
 800d74c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d74e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d752:	2200      	movs	r2, #0
 800d754:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d756:	4b13      	ldr	r3, [pc, #76]	@ (800d7a4 <pvPortMalloc+0x198>)
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	3301      	adds	r3, #1
 800d75c:	4a11      	ldr	r2, [pc, #68]	@ (800d7a4 <pvPortMalloc+0x198>)
 800d75e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d760:	f7fe fbde 	bl	800bf20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d764:	69fb      	ldr	r3, [r7, #28]
 800d766:	f003 0307 	and.w	r3, r3, #7
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	d00b      	beq.n	800d786 <pvPortMalloc+0x17a>
	__asm volatile
 800d76e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d772:	f383 8811 	msr	BASEPRI, r3
 800d776:	f3bf 8f6f 	isb	sy
 800d77a:	f3bf 8f4f 	dsb	sy
 800d77e:	60fb      	str	r3, [r7, #12]
}
 800d780:	bf00      	nop
 800d782:	bf00      	nop
 800d784:	e7fd      	b.n	800d782 <pvPortMalloc+0x176>
	return pvReturn;
 800d786:	69fb      	ldr	r3, [r7, #28]
}
 800d788:	4618      	mov	r0, r3
 800d78a:	3728      	adds	r7, #40	@ 0x28
 800d78c:	46bd      	mov	sp, r7
 800d78e:	bd80      	pop	{r7, pc}
 800d790:	240052fc 	.word	0x240052fc
 800d794:	24005310 	.word	0x24005310
 800d798:	24005300 	.word	0x24005300
 800d79c:	240052f4 	.word	0x240052f4
 800d7a0:	24005304 	.word	0x24005304
 800d7a4:	24005308 	.word	0x24005308

0800d7a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	b086      	sub	sp, #24
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d04f      	beq.n	800d85a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d7ba:	2308      	movs	r3, #8
 800d7bc:	425b      	negs	r3, r3
 800d7be:	697a      	ldr	r2, [r7, #20]
 800d7c0:	4413      	add	r3, r2
 800d7c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d7c4:	697b      	ldr	r3, [r7, #20]
 800d7c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d7c8:	693b      	ldr	r3, [r7, #16]
 800d7ca:	685a      	ldr	r2, [r3, #4]
 800d7cc:	4b25      	ldr	r3, [pc, #148]	@ (800d864 <vPortFree+0xbc>)
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	4013      	ands	r3, r2
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d10b      	bne.n	800d7ee <vPortFree+0x46>
	__asm volatile
 800d7d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7da:	f383 8811 	msr	BASEPRI, r3
 800d7de:	f3bf 8f6f 	isb	sy
 800d7e2:	f3bf 8f4f 	dsb	sy
 800d7e6:	60fb      	str	r3, [r7, #12]
}
 800d7e8:	bf00      	nop
 800d7ea:	bf00      	nop
 800d7ec:	e7fd      	b.n	800d7ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d7ee:	693b      	ldr	r3, [r7, #16]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d00b      	beq.n	800d80e <vPortFree+0x66>
	__asm volatile
 800d7f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7fa:	f383 8811 	msr	BASEPRI, r3
 800d7fe:	f3bf 8f6f 	isb	sy
 800d802:	f3bf 8f4f 	dsb	sy
 800d806:	60bb      	str	r3, [r7, #8]
}
 800d808:	bf00      	nop
 800d80a:	bf00      	nop
 800d80c:	e7fd      	b.n	800d80a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d80e:	693b      	ldr	r3, [r7, #16]
 800d810:	685a      	ldr	r2, [r3, #4]
 800d812:	4b14      	ldr	r3, [pc, #80]	@ (800d864 <vPortFree+0xbc>)
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	4013      	ands	r3, r2
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d01e      	beq.n	800d85a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d81c:	693b      	ldr	r3, [r7, #16]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	2b00      	cmp	r3, #0
 800d822:	d11a      	bne.n	800d85a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d824:	693b      	ldr	r3, [r7, #16]
 800d826:	685a      	ldr	r2, [r3, #4]
 800d828:	4b0e      	ldr	r3, [pc, #56]	@ (800d864 <vPortFree+0xbc>)
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	43db      	mvns	r3, r3
 800d82e:	401a      	ands	r2, r3
 800d830:	693b      	ldr	r3, [r7, #16]
 800d832:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d834:	f7fe fb66 	bl	800bf04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d838:	693b      	ldr	r3, [r7, #16]
 800d83a:	685a      	ldr	r2, [r3, #4]
 800d83c:	4b0a      	ldr	r3, [pc, #40]	@ (800d868 <vPortFree+0xc0>)
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	4413      	add	r3, r2
 800d842:	4a09      	ldr	r2, [pc, #36]	@ (800d868 <vPortFree+0xc0>)
 800d844:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d846:	6938      	ldr	r0, [r7, #16]
 800d848:	f000 f874 	bl	800d934 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d84c:	4b07      	ldr	r3, [pc, #28]	@ (800d86c <vPortFree+0xc4>)
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	3301      	adds	r3, #1
 800d852:	4a06      	ldr	r2, [pc, #24]	@ (800d86c <vPortFree+0xc4>)
 800d854:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d856:	f7fe fb63 	bl	800bf20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d85a:	bf00      	nop
 800d85c:	3718      	adds	r7, #24
 800d85e:	46bd      	mov	sp, r7
 800d860:	bd80      	pop	{r7, pc}
 800d862:	bf00      	nop
 800d864:	24005310 	.word	0x24005310
 800d868:	24005300 	.word	0x24005300
 800d86c:	2400530c 	.word	0x2400530c

0800d870 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d870:	b480      	push	{r7}
 800d872:	b085      	sub	sp, #20
 800d874:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d876:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800d87a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d87c:	4b27      	ldr	r3, [pc, #156]	@ (800d91c <prvHeapInit+0xac>)
 800d87e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	f003 0307 	and.w	r3, r3, #7
 800d886:	2b00      	cmp	r3, #0
 800d888:	d00c      	beq.n	800d8a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	3307      	adds	r3, #7
 800d88e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	f023 0307 	bic.w	r3, r3, #7
 800d896:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d898:	68ba      	ldr	r2, [r7, #8]
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	1ad3      	subs	r3, r2, r3
 800d89e:	4a1f      	ldr	r2, [pc, #124]	@ (800d91c <prvHeapInit+0xac>)
 800d8a0:	4413      	add	r3, r2
 800d8a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d8a8:	4a1d      	ldr	r2, [pc, #116]	@ (800d920 <prvHeapInit+0xb0>)
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d8ae:	4b1c      	ldr	r3, [pc, #112]	@ (800d920 <prvHeapInit+0xb0>)
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	68ba      	ldr	r2, [r7, #8]
 800d8b8:	4413      	add	r3, r2
 800d8ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d8bc:	2208      	movs	r2, #8
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	1a9b      	subs	r3, r3, r2
 800d8c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	f023 0307 	bic.w	r3, r3, #7
 800d8ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	4a15      	ldr	r2, [pc, #84]	@ (800d924 <prvHeapInit+0xb4>)
 800d8d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d8d2:	4b14      	ldr	r3, [pc, #80]	@ (800d924 <prvHeapInit+0xb4>)
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d8da:	4b12      	ldr	r3, [pc, #72]	@ (800d924 <prvHeapInit+0xb4>)
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	2200      	movs	r2, #0
 800d8e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d8e6:	683b      	ldr	r3, [r7, #0]
 800d8e8:	68fa      	ldr	r2, [r7, #12]
 800d8ea:	1ad2      	subs	r2, r2, r3
 800d8ec:	683b      	ldr	r3, [r7, #0]
 800d8ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d8f0:	4b0c      	ldr	r3, [pc, #48]	@ (800d924 <prvHeapInit+0xb4>)
 800d8f2:	681a      	ldr	r2, [r3, #0]
 800d8f4:	683b      	ldr	r3, [r7, #0]
 800d8f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d8f8:	683b      	ldr	r3, [r7, #0]
 800d8fa:	685b      	ldr	r3, [r3, #4]
 800d8fc:	4a0a      	ldr	r2, [pc, #40]	@ (800d928 <prvHeapInit+0xb8>)
 800d8fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d900:	683b      	ldr	r3, [r7, #0]
 800d902:	685b      	ldr	r3, [r3, #4]
 800d904:	4a09      	ldr	r2, [pc, #36]	@ (800d92c <prvHeapInit+0xbc>)
 800d906:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d908:	4b09      	ldr	r3, [pc, #36]	@ (800d930 <prvHeapInit+0xc0>)
 800d90a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d90e:	601a      	str	r2, [r3, #0]
}
 800d910:	bf00      	nop
 800d912:	3714      	adds	r7, #20
 800d914:	46bd      	mov	sp, r7
 800d916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d91a:	4770      	bx	lr
 800d91c:	240016f4 	.word	0x240016f4
 800d920:	240052f4 	.word	0x240052f4
 800d924:	240052fc 	.word	0x240052fc
 800d928:	24005304 	.word	0x24005304
 800d92c:	24005300 	.word	0x24005300
 800d930:	24005310 	.word	0x24005310

0800d934 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d934:	b480      	push	{r7}
 800d936:	b085      	sub	sp, #20
 800d938:	af00      	add	r7, sp, #0
 800d93a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d93c:	4b28      	ldr	r3, [pc, #160]	@ (800d9e0 <prvInsertBlockIntoFreeList+0xac>)
 800d93e:	60fb      	str	r3, [r7, #12]
 800d940:	e002      	b.n	800d948 <prvInsertBlockIntoFreeList+0x14>
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	60fb      	str	r3, [r7, #12]
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	687a      	ldr	r2, [r7, #4]
 800d94e:	429a      	cmp	r2, r3
 800d950:	d8f7      	bhi.n	800d942 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	685b      	ldr	r3, [r3, #4]
 800d95a:	68ba      	ldr	r2, [r7, #8]
 800d95c:	4413      	add	r3, r2
 800d95e:	687a      	ldr	r2, [r7, #4]
 800d960:	429a      	cmp	r2, r3
 800d962:	d108      	bne.n	800d976 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	685a      	ldr	r2, [r3, #4]
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	685b      	ldr	r3, [r3, #4]
 800d96c:	441a      	add	r2, r3
 800d96e:	68fb      	ldr	r3, [r7, #12]
 800d970:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	685b      	ldr	r3, [r3, #4]
 800d97e:	68ba      	ldr	r2, [r7, #8]
 800d980:	441a      	add	r2, r3
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	429a      	cmp	r2, r3
 800d988:	d118      	bne.n	800d9bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	681a      	ldr	r2, [r3, #0]
 800d98e:	4b15      	ldr	r3, [pc, #84]	@ (800d9e4 <prvInsertBlockIntoFreeList+0xb0>)
 800d990:	681b      	ldr	r3, [r3, #0]
 800d992:	429a      	cmp	r2, r3
 800d994:	d00d      	beq.n	800d9b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	685a      	ldr	r2, [r3, #4]
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	685b      	ldr	r3, [r3, #4]
 800d9a0:	441a      	add	r2, r3
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d9a6:	68fb      	ldr	r3, [r7, #12]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	681a      	ldr	r2, [r3, #0]
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	601a      	str	r2, [r3, #0]
 800d9b0:	e008      	b.n	800d9c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d9b2:	4b0c      	ldr	r3, [pc, #48]	@ (800d9e4 <prvInsertBlockIntoFreeList+0xb0>)
 800d9b4:	681a      	ldr	r2, [r3, #0]
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	601a      	str	r2, [r3, #0]
 800d9ba:	e003      	b.n	800d9c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	681a      	ldr	r2, [r3, #0]
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d9c4:	68fa      	ldr	r2, [r7, #12]
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	429a      	cmp	r2, r3
 800d9ca:	d002      	beq.n	800d9d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	687a      	ldr	r2, [r7, #4]
 800d9d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d9d2:	bf00      	nop
 800d9d4:	3714      	adds	r7, #20
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9dc:	4770      	bx	lr
 800d9de:	bf00      	nop
 800d9e0:	240052f4 	.word	0x240052f4
 800d9e4:	240052fc 	.word	0x240052fc

0800d9e8 <__cvt>:
 800d9e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9ea:	ed2d 8b02 	vpush	{d8}
 800d9ee:	eeb0 8b40 	vmov.f64	d8, d0
 800d9f2:	b085      	sub	sp, #20
 800d9f4:	4617      	mov	r7, r2
 800d9f6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800d9f8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d9fa:	ee18 2a90 	vmov	r2, s17
 800d9fe:	f025 0520 	bic.w	r5, r5, #32
 800da02:	2a00      	cmp	r2, #0
 800da04:	bfb6      	itet	lt
 800da06:	222d      	movlt	r2, #45	@ 0x2d
 800da08:	2200      	movge	r2, #0
 800da0a:	eeb1 8b40 	vneglt.f64	d8, d0
 800da0e:	2d46      	cmp	r5, #70	@ 0x46
 800da10:	460c      	mov	r4, r1
 800da12:	701a      	strb	r2, [r3, #0]
 800da14:	d004      	beq.n	800da20 <__cvt+0x38>
 800da16:	2d45      	cmp	r5, #69	@ 0x45
 800da18:	d100      	bne.n	800da1c <__cvt+0x34>
 800da1a:	3401      	adds	r4, #1
 800da1c:	2102      	movs	r1, #2
 800da1e:	e000      	b.n	800da22 <__cvt+0x3a>
 800da20:	2103      	movs	r1, #3
 800da22:	ab03      	add	r3, sp, #12
 800da24:	9301      	str	r3, [sp, #4]
 800da26:	ab02      	add	r3, sp, #8
 800da28:	9300      	str	r3, [sp, #0]
 800da2a:	4622      	mov	r2, r4
 800da2c:	4633      	mov	r3, r6
 800da2e:	eeb0 0b48 	vmov.f64	d0, d8
 800da32:	f001 f8b9 	bl	800eba8 <_dtoa_r>
 800da36:	2d47      	cmp	r5, #71	@ 0x47
 800da38:	d114      	bne.n	800da64 <__cvt+0x7c>
 800da3a:	07fb      	lsls	r3, r7, #31
 800da3c:	d50a      	bpl.n	800da54 <__cvt+0x6c>
 800da3e:	1902      	adds	r2, r0, r4
 800da40:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800da44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da48:	bf08      	it	eq
 800da4a:	9203      	streq	r2, [sp, #12]
 800da4c:	2130      	movs	r1, #48	@ 0x30
 800da4e:	9b03      	ldr	r3, [sp, #12]
 800da50:	4293      	cmp	r3, r2
 800da52:	d319      	bcc.n	800da88 <__cvt+0xa0>
 800da54:	9b03      	ldr	r3, [sp, #12]
 800da56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800da58:	1a1b      	subs	r3, r3, r0
 800da5a:	6013      	str	r3, [r2, #0]
 800da5c:	b005      	add	sp, #20
 800da5e:	ecbd 8b02 	vpop	{d8}
 800da62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da64:	2d46      	cmp	r5, #70	@ 0x46
 800da66:	eb00 0204 	add.w	r2, r0, r4
 800da6a:	d1e9      	bne.n	800da40 <__cvt+0x58>
 800da6c:	7803      	ldrb	r3, [r0, #0]
 800da6e:	2b30      	cmp	r3, #48	@ 0x30
 800da70:	d107      	bne.n	800da82 <__cvt+0x9a>
 800da72:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800da76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da7a:	bf1c      	itt	ne
 800da7c:	f1c4 0401 	rsbne	r4, r4, #1
 800da80:	6034      	strne	r4, [r6, #0]
 800da82:	6833      	ldr	r3, [r6, #0]
 800da84:	441a      	add	r2, r3
 800da86:	e7db      	b.n	800da40 <__cvt+0x58>
 800da88:	1c5c      	adds	r4, r3, #1
 800da8a:	9403      	str	r4, [sp, #12]
 800da8c:	7019      	strb	r1, [r3, #0]
 800da8e:	e7de      	b.n	800da4e <__cvt+0x66>

0800da90 <__exponent>:
 800da90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da92:	2900      	cmp	r1, #0
 800da94:	bfba      	itte	lt
 800da96:	4249      	neglt	r1, r1
 800da98:	232d      	movlt	r3, #45	@ 0x2d
 800da9a:	232b      	movge	r3, #43	@ 0x2b
 800da9c:	2909      	cmp	r1, #9
 800da9e:	7002      	strb	r2, [r0, #0]
 800daa0:	7043      	strb	r3, [r0, #1]
 800daa2:	dd29      	ble.n	800daf8 <__exponent+0x68>
 800daa4:	f10d 0307 	add.w	r3, sp, #7
 800daa8:	461d      	mov	r5, r3
 800daaa:	270a      	movs	r7, #10
 800daac:	461a      	mov	r2, r3
 800daae:	fbb1 f6f7 	udiv	r6, r1, r7
 800dab2:	fb07 1416 	mls	r4, r7, r6, r1
 800dab6:	3430      	adds	r4, #48	@ 0x30
 800dab8:	f802 4c01 	strb.w	r4, [r2, #-1]
 800dabc:	460c      	mov	r4, r1
 800dabe:	2c63      	cmp	r4, #99	@ 0x63
 800dac0:	f103 33ff 	add.w	r3, r3, #4294967295
 800dac4:	4631      	mov	r1, r6
 800dac6:	dcf1      	bgt.n	800daac <__exponent+0x1c>
 800dac8:	3130      	adds	r1, #48	@ 0x30
 800daca:	1e94      	subs	r4, r2, #2
 800dacc:	f803 1c01 	strb.w	r1, [r3, #-1]
 800dad0:	1c41      	adds	r1, r0, #1
 800dad2:	4623      	mov	r3, r4
 800dad4:	42ab      	cmp	r3, r5
 800dad6:	d30a      	bcc.n	800daee <__exponent+0x5e>
 800dad8:	f10d 0309 	add.w	r3, sp, #9
 800dadc:	1a9b      	subs	r3, r3, r2
 800dade:	42ac      	cmp	r4, r5
 800dae0:	bf88      	it	hi
 800dae2:	2300      	movhi	r3, #0
 800dae4:	3302      	adds	r3, #2
 800dae6:	4403      	add	r3, r0
 800dae8:	1a18      	subs	r0, r3, r0
 800daea:	b003      	add	sp, #12
 800daec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800daee:	f813 6b01 	ldrb.w	r6, [r3], #1
 800daf2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800daf6:	e7ed      	b.n	800dad4 <__exponent+0x44>
 800daf8:	2330      	movs	r3, #48	@ 0x30
 800dafa:	3130      	adds	r1, #48	@ 0x30
 800dafc:	7083      	strb	r3, [r0, #2]
 800dafe:	70c1      	strb	r1, [r0, #3]
 800db00:	1d03      	adds	r3, r0, #4
 800db02:	e7f1      	b.n	800dae8 <__exponent+0x58>
 800db04:	0000      	movs	r0, r0
	...

0800db08 <_printf_float>:
 800db08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db0c:	b08d      	sub	sp, #52	@ 0x34
 800db0e:	460c      	mov	r4, r1
 800db10:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800db14:	4616      	mov	r6, r2
 800db16:	461f      	mov	r7, r3
 800db18:	4605      	mov	r5, r0
 800db1a:	f000 fed1 	bl	800e8c0 <_localeconv_r>
 800db1e:	f8d0 b000 	ldr.w	fp, [r0]
 800db22:	4658      	mov	r0, fp
 800db24:	f7f2 fc2c 	bl	8000380 <strlen>
 800db28:	2300      	movs	r3, #0
 800db2a:	930a      	str	r3, [sp, #40]	@ 0x28
 800db2c:	f8d8 3000 	ldr.w	r3, [r8]
 800db30:	f894 9018 	ldrb.w	r9, [r4, #24]
 800db34:	6822      	ldr	r2, [r4, #0]
 800db36:	9005      	str	r0, [sp, #20]
 800db38:	3307      	adds	r3, #7
 800db3a:	f023 0307 	bic.w	r3, r3, #7
 800db3e:	f103 0108 	add.w	r1, r3, #8
 800db42:	f8c8 1000 	str.w	r1, [r8]
 800db46:	ed93 0b00 	vldr	d0, [r3]
 800db4a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800dda8 <_printf_float+0x2a0>
 800db4e:	eeb0 7bc0 	vabs.f64	d7, d0
 800db52:	eeb4 7b46 	vcmp.f64	d7, d6
 800db56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db5a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800db5e:	dd24      	ble.n	800dbaa <_printf_float+0xa2>
 800db60:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800db64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db68:	d502      	bpl.n	800db70 <_printf_float+0x68>
 800db6a:	232d      	movs	r3, #45	@ 0x2d
 800db6c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800db70:	498f      	ldr	r1, [pc, #572]	@ (800ddb0 <_printf_float+0x2a8>)
 800db72:	4b90      	ldr	r3, [pc, #576]	@ (800ddb4 <_printf_float+0x2ac>)
 800db74:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800db78:	bf8c      	ite	hi
 800db7a:	4688      	movhi	r8, r1
 800db7c:	4698      	movls	r8, r3
 800db7e:	f022 0204 	bic.w	r2, r2, #4
 800db82:	2303      	movs	r3, #3
 800db84:	6123      	str	r3, [r4, #16]
 800db86:	6022      	str	r2, [r4, #0]
 800db88:	f04f 0a00 	mov.w	sl, #0
 800db8c:	9700      	str	r7, [sp, #0]
 800db8e:	4633      	mov	r3, r6
 800db90:	aa0b      	add	r2, sp, #44	@ 0x2c
 800db92:	4621      	mov	r1, r4
 800db94:	4628      	mov	r0, r5
 800db96:	f000 f9d1 	bl	800df3c <_printf_common>
 800db9a:	3001      	adds	r0, #1
 800db9c:	f040 8089 	bne.w	800dcb2 <_printf_float+0x1aa>
 800dba0:	f04f 30ff 	mov.w	r0, #4294967295
 800dba4:	b00d      	add	sp, #52	@ 0x34
 800dba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbaa:	eeb4 0b40 	vcmp.f64	d0, d0
 800dbae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbb2:	d709      	bvc.n	800dbc8 <_printf_float+0xc0>
 800dbb4:	ee10 3a90 	vmov	r3, s1
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	bfbc      	itt	lt
 800dbbc:	232d      	movlt	r3, #45	@ 0x2d
 800dbbe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800dbc2:	497d      	ldr	r1, [pc, #500]	@ (800ddb8 <_printf_float+0x2b0>)
 800dbc4:	4b7d      	ldr	r3, [pc, #500]	@ (800ddbc <_printf_float+0x2b4>)
 800dbc6:	e7d5      	b.n	800db74 <_printf_float+0x6c>
 800dbc8:	6863      	ldr	r3, [r4, #4]
 800dbca:	1c59      	adds	r1, r3, #1
 800dbcc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800dbd0:	d139      	bne.n	800dc46 <_printf_float+0x13e>
 800dbd2:	2306      	movs	r3, #6
 800dbd4:	6063      	str	r3, [r4, #4]
 800dbd6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800dbda:	2300      	movs	r3, #0
 800dbdc:	6022      	str	r2, [r4, #0]
 800dbde:	9303      	str	r3, [sp, #12]
 800dbe0:	ab0a      	add	r3, sp, #40	@ 0x28
 800dbe2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800dbe6:	ab09      	add	r3, sp, #36	@ 0x24
 800dbe8:	9300      	str	r3, [sp, #0]
 800dbea:	6861      	ldr	r1, [r4, #4]
 800dbec:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800dbf0:	4628      	mov	r0, r5
 800dbf2:	f7ff fef9 	bl	800d9e8 <__cvt>
 800dbf6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800dbfa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dbfc:	4680      	mov	r8, r0
 800dbfe:	d129      	bne.n	800dc54 <_printf_float+0x14c>
 800dc00:	1cc8      	adds	r0, r1, #3
 800dc02:	db02      	blt.n	800dc0a <_printf_float+0x102>
 800dc04:	6863      	ldr	r3, [r4, #4]
 800dc06:	4299      	cmp	r1, r3
 800dc08:	dd41      	ble.n	800dc8e <_printf_float+0x186>
 800dc0a:	f1a9 0902 	sub.w	r9, r9, #2
 800dc0e:	fa5f f989 	uxtb.w	r9, r9
 800dc12:	3901      	subs	r1, #1
 800dc14:	464a      	mov	r2, r9
 800dc16:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800dc1a:	9109      	str	r1, [sp, #36]	@ 0x24
 800dc1c:	f7ff ff38 	bl	800da90 <__exponent>
 800dc20:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dc22:	1813      	adds	r3, r2, r0
 800dc24:	2a01      	cmp	r2, #1
 800dc26:	4682      	mov	sl, r0
 800dc28:	6123      	str	r3, [r4, #16]
 800dc2a:	dc02      	bgt.n	800dc32 <_printf_float+0x12a>
 800dc2c:	6822      	ldr	r2, [r4, #0]
 800dc2e:	07d2      	lsls	r2, r2, #31
 800dc30:	d501      	bpl.n	800dc36 <_printf_float+0x12e>
 800dc32:	3301      	adds	r3, #1
 800dc34:	6123      	str	r3, [r4, #16]
 800dc36:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d0a6      	beq.n	800db8c <_printf_float+0x84>
 800dc3e:	232d      	movs	r3, #45	@ 0x2d
 800dc40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dc44:	e7a2      	b.n	800db8c <_printf_float+0x84>
 800dc46:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800dc4a:	d1c4      	bne.n	800dbd6 <_printf_float+0xce>
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	d1c2      	bne.n	800dbd6 <_printf_float+0xce>
 800dc50:	2301      	movs	r3, #1
 800dc52:	e7bf      	b.n	800dbd4 <_printf_float+0xcc>
 800dc54:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800dc58:	d9db      	bls.n	800dc12 <_printf_float+0x10a>
 800dc5a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800dc5e:	d118      	bne.n	800dc92 <_printf_float+0x18a>
 800dc60:	2900      	cmp	r1, #0
 800dc62:	6863      	ldr	r3, [r4, #4]
 800dc64:	dd0b      	ble.n	800dc7e <_printf_float+0x176>
 800dc66:	6121      	str	r1, [r4, #16]
 800dc68:	b913      	cbnz	r3, 800dc70 <_printf_float+0x168>
 800dc6a:	6822      	ldr	r2, [r4, #0]
 800dc6c:	07d0      	lsls	r0, r2, #31
 800dc6e:	d502      	bpl.n	800dc76 <_printf_float+0x16e>
 800dc70:	3301      	adds	r3, #1
 800dc72:	440b      	add	r3, r1
 800dc74:	6123      	str	r3, [r4, #16]
 800dc76:	65a1      	str	r1, [r4, #88]	@ 0x58
 800dc78:	f04f 0a00 	mov.w	sl, #0
 800dc7c:	e7db      	b.n	800dc36 <_printf_float+0x12e>
 800dc7e:	b913      	cbnz	r3, 800dc86 <_printf_float+0x17e>
 800dc80:	6822      	ldr	r2, [r4, #0]
 800dc82:	07d2      	lsls	r2, r2, #31
 800dc84:	d501      	bpl.n	800dc8a <_printf_float+0x182>
 800dc86:	3302      	adds	r3, #2
 800dc88:	e7f4      	b.n	800dc74 <_printf_float+0x16c>
 800dc8a:	2301      	movs	r3, #1
 800dc8c:	e7f2      	b.n	800dc74 <_printf_float+0x16c>
 800dc8e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800dc92:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc94:	4299      	cmp	r1, r3
 800dc96:	db05      	blt.n	800dca4 <_printf_float+0x19c>
 800dc98:	6823      	ldr	r3, [r4, #0]
 800dc9a:	6121      	str	r1, [r4, #16]
 800dc9c:	07d8      	lsls	r0, r3, #31
 800dc9e:	d5ea      	bpl.n	800dc76 <_printf_float+0x16e>
 800dca0:	1c4b      	adds	r3, r1, #1
 800dca2:	e7e7      	b.n	800dc74 <_printf_float+0x16c>
 800dca4:	2900      	cmp	r1, #0
 800dca6:	bfd4      	ite	le
 800dca8:	f1c1 0202 	rsble	r2, r1, #2
 800dcac:	2201      	movgt	r2, #1
 800dcae:	4413      	add	r3, r2
 800dcb0:	e7e0      	b.n	800dc74 <_printf_float+0x16c>
 800dcb2:	6823      	ldr	r3, [r4, #0]
 800dcb4:	055a      	lsls	r2, r3, #21
 800dcb6:	d407      	bmi.n	800dcc8 <_printf_float+0x1c0>
 800dcb8:	6923      	ldr	r3, [r4, #16]
 800dcba:	4642      	mov	r2, r8
 800dcbc:	4631      	mov	r1, r6
 800dcbe:	4628      	mov	r0, r5
 800dcc0:	47b8      	blx	r7
 800dcc2:	3001      	adds	r0, #1
 800dcc4:	d12a      	bne.n	800dd1c <_printf_float+0x214>
 800dcc6:	e76b      	b.n	800dba0 <_printf_float+0x98>
 800dcc8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800dccc:	f240 80e0 	bls.w	800de90 <_printf_float+0x388>
 800dcd0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800dcd4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800dcd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcdc:	d133      	bne.n	800dd46 <_printf_float+0x23e>
 800dcde:	4a38      	ldr	r2, [pc, #224]	@ (800ddc0 <_printf_float+0x2b8>)
 800dce0:	2301      	movs	r3, #1
 800dce2:	4631      	mov	r1, r6
 800dce4:	4628      	mov	r0, r5
 800dce6:	47b8      	blx	r7
 800dce8:	3001      	adds	r0, #1
 800dcea:	f43f af59 	beq.w	800dba0 <_printf_float+0x98>
 800dcee:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800dcf2:	4543      	cmp	r3, r8
 800dcf4:	db02      	blt.n	800dcfc <_printf_float+0x1f4>
 800dcf6:	6823      	ldr	r3, [r4, #0]
 800dcf8:	07d8      	lsls	r0, r3, #31
 800dcfa:	d50f      	bpl.n	800dd1c <_printf_float+0x214>
 800dcfc:	9b05      	ldr	r3, [sp, #20]
 800dcfe:	465a      	mov	r2, fp
 800dd00:	4631      	mov	r1, r6
 800dd02:	4628      	mov	r0, r5
 800dd04:	47b8      	blx	r7
 800dd06:	3001      	adds	r0, #1
 800dd08:	f43f af4a 	beq.w	800dba0 <_printf_float+0x98>
 800dd0c:	f04f 0900 	mov.w	r9, #0
 800dd10:	f108 38ff 	add.w	r8, r8, #4294967295
 800dd14:	f104 0a1a 	add.w	sl, r4, #26
 800dd18:	45c8      	cmp	r8, r9
 800dd1a:	dc09      	bgt.n	800dd30 <_printf_float+0x228>
 800dd1c:	6823      	ldr	r3, [r4, #0]
 800dd1e:	079b      	lsls	r3, r3, #30
 800dd20:	f100 8107 	bmi.w	800df32 <_printf_float+0x42a>
 800dd24:	68e0      	ldr	r0, [r4, #12]
 800dd26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd28:	4298      	cmp	r0, r3
 800dd2a:	bfb8      	it	lt
 800dd2c:	4618      	movlt	r0, r3
 800dd2e:	e739      	b.n	800dba4 <_printf_float+0x9c>
 800dd30:	2301      	movs	r3, #1
 800dd32:	4652      	mov	r2, sl
 800dd34:	4631      	mov	r1, r6
 800dd36:	4628      	mov	r0, r5
 800dd38:	47b8      	blx	r7
 800dd3a:	3001      	adds	r0, #1
 800dd3c:	f43f af30 	beq.w	800dba0 <_printf_float+0x98>
 800dd40:	f109 0901 	add.w	r9, r9, #1
 800dd44:	e7e8      	b.n	800dd18 <_printf_float+0x210>
 800dd46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	dc3b      	bgt.n	800ddc4 <_printf_float+0x2bc>
 800dd4c:	4a1c      	ldr	r2, [pc, #112]	@ (800ddc0 <_printf_float+0x2b8>)
 800dd4e:	2301      	movs	r3, #1
 800dd50:	4631      	mov	r1, r6
 800dd52:	4628      	mov	r0, r5
 800dd54:	47b8      	blx	r7
 800dd56:	3001      	adds	r0, #1
 800dd58:	f43f af22 	beq.w	800dba0 <_printf_float+0x98>
 800dd5c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800dd60:	ea59 0303 	orrs.w	r3, r9, r3
 800dd64:	d102      	bne.n	800dd6c <_printf_float+0x264>
 800dd66:	6823      	ldr	r3, [r4, #0]
 800dd68:	07d9      	lsls	r1, r3, #31
 800dd6a:	d5d7      	bpl.n	800dd1c <_printf_float+0x214>
 800dd6c:	9b05      	ldr	r3, [sp, #20]
 800dd6e:	465a      	mov	r2, fp
 800dd70:	4631      	mov	r1, r6
 800dd72:	4628      	mov	r0, r5
 800dd74:	47b8      	blx	r7
 800dd76:	3001      	adds	r0, #1
 800dd78:	f43f af12 	beq.w	800dba0 <_printf_float+0x98>
 800dd7c:	f04f 0a00 	mov.w	sl, #0
 800dd80:	f104 0b1a 	add.w	fp, r4, #26
 800dd84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd86:	425b      	negs	r3, r3
 800dd88:	4553      	cmp	r3, sl
 800dd8a:	dc01      	bgt.n	800dd90 <_printf_float+0x288>
 800dd8c:	464b      	mov	r3, r9
 800dd8e:	e794      	b.n	800dcba <_printf_float+0x1b2>
 800dd90:	2301      	movs	r3, #1
 800dd92:	465a      	mov	r2, fp
 800dd94:	4631      	mov	r1, r6
 800dd96:	4628      	mov	r0, r5
 800dd98:	47b8      	blx	r7
 800dd9a:	3001      	adds	r0, #1
 800dd9c:	f43f af00 	beq.w	800dba0 <_printf_float+0x98>
 800dda0:	f10a 0a01 	add.w	sl, sl, #1
 800dda4:	e7ee      	b.n	800dd84 <_printf_float+0x27c>
 800dda6:	bf00      	nop
 800dda8:	ffffffff 	.word	0xffffffff
 800ddac:	7fefffff 	.word	0x7fefffff
 800ddb0:	08012174 	.word	0x08012174
 800ddb4:	08012170 	.word	0x08012170
 800ddb8:	0801217c 	.word	0x0801217c
 800ddbc:	08012178 	.word	0x08012178
 800ddc0:	08012180 	.word	0x08012180
 800ddc4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ddc6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ddca:	4553      	cmp	r3, sl
 800ddcc:	bfa8      	it	ge
 800ddce:	4653      	movge	r3, sl
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	4699      	mov	r9, r3
 800ddd4:	dc37      	bgt.n	800de46 <_printf_float+0x33e>
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	9307      	str	r3, [sp, #28]
 800ddda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ddde:	f104 021a 	add.w	r2, r4, #26
 800dde2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800dde4:	9907      	ldr	r1, [sp, #28]
 800dde6:	9306      	str	r3, [sp, #24]
 800dde8:	eba3 0309 	sub.w	r3, r3, r9
 800ddec:	428b      	cmp	r3, r1
 800ddee:	dc31      	bgt.n	800de54 <_printf_float+0x34c>
 800ddf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddf2:	459a      	cmp	sl, r3
 800ddf4:	dc3b      	bgt.n	800de6e <_printf_float+0x366>
 800ddf6:	6823      	ldr	r3, [r4, #0]
 800ddf8:	07da      	lsls	r2, r3, #31
 800ddfa:	d438      	bmi.n	800de6e <_printf_float+0x366>
 800ddfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ddfe:	ebaa 0903 	sub.w	r9, sl, r3
 800de02:	9b06      	ldr	r3, [sp, #24]
 800de04:	ebaa 0303 	sub.w	r3, sl, r3
 800de08:	4599      	cmp	r9, r3
 800de0a:	bfa8      	it	ge
 800de0c:	4699      	movge	r9, r3
 800de0e:	f1b9 0f00 	cmp.w	r9, #0
 800de12:	dc34      	bgt.n	800de7e <_printf_float+0x376>
 800de14:	f04f 0800 	mov.w	r8, #0
 800de18:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800de1c:	f104 0b1a 	add.w	fp, r4, #26
 800de20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de22:	ebaa 0303 	sub.w	r3, sl, r3
 800de26:	eba3 0309 	sub.w	r3, r3, r9
 800de2a:	4543      	cmp	r3, r8
 800de2c:	f77f af76 	ble.w	800dd1c <_printf_float+0x214>
 800de30:	2301      	movs	r3, #1
 800de32:	465a      	mov	r2, fp
 800de34:	4631      	mov	r1, r6
 800de36:	4628      	mov	r0, r5
 800de38:	47b8      	blx	r7
 800de3a:	3001      	adds	r0, #1
 800de3c:	f43f aeb0 	beq.w	800dba0 <_printf_float+0x98>
 800de40:	f108 0801 	add.w	r8, r8, #1
 800de44:	e7ec      	b.n	800de20 <_printf_float+0x318>
 800de46:	4642      	mov	r2, r8
 800de48:	4631      	mov	r1, r6
 800de4a:	4628      	mov	r0, r5
 800de4c:	47b8      	blx	r7
 800de4e:	3001      	adds	r0, #1
 800de50:	d1c1      	bne.n	800ddd6 <_printf_float+0x2ce>
 800de52:	e6a5      	b.n	800dba0 <_printf_float+0x98>
 800de54:	2301      	movs	r3, #1
 800de56:	4631      	mov	r1, r6
 800de58:	4628      	mov	r0, r5
 800de5a:	9206      	str	r2, [sp, #24]
 800de5c:	47b8      	blx	r7
 800de5e:	3001      	adds	r0, #1
 800de60:	f43f ae9e 	beq.w	800dba0 <_printf_float+0x98>
 800de64:	9b07      	ldr	r3, [sp, #28]
 800de66:	9a06      	ldr	r2, [sp, #24]
 800de68:	3301      	adds	r3, #1
 800de6a:	9307      	str	r3, [sp, #28]
 800de6c:	e7b9      	b.n	800dde2 <_printf_float+0x2da>
 800de6e:	9b05      	ldr	r3, [sp, #20]
 800de70:	465a      	mov	r2, fp
 800de72:	4631      	mov	r1, r6
 800de74:	4628      	mov	r0, r5
 800de76:	47b8      	blx	r7
 800de78:	3001      	adds	r0, #1
 800de7a:	d1bf      	bne.n	800ddfc <_printf_float+0x2f4>
 800de7c:	e690      	b.n	800dba0 <_printf_float+0x98>
 800de7e:	9a06      	ldr	r2, [sp, #24]
 800de80:	464b      	mov	r3, r9
 800de82:	4442      	add	r2, r8
 800de84:	4631      	mov	r1, r6
 800de86:	4628      	mov	r0, r5
 800de88:	47b8      	blx	r7
 800de8a:	3001      	adds	r0, #1
 800de8c:	d1c2      	bne.n	800de14 <_printf_float+0x30c>
 800de8e:	e687      	b.n	800dba0 <_printf_float+0x98>
 800de90:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800de94:	f1b9 0f01 	cmp.w	r9, #1
 800de98:	dc01      	bgt.n	800de9e <_printf_float+0x396>
 800de9a:	07db      	lsls	r3, r3, #31
 800de9c:	d536      	bpl.n	800df0c <_printf_float+0x404>
 800de9e:	2301      	movs	r3, #1
 800dea0:	4642      	mov	r2, r8
 800dea2:	4631      	mov	r1, r6
 800dea4:	4628      	mov	r0, r5
 800dea6:	47b8      	blx	r7
 800dea8:	3001      	adds	r0, #1
 800deaa:	f43f ae79 	beq.w	800dba0 <_printf_float+0x98>
 800deae:	9b05      	ldr	r3, [sp, #20]
 800deb0:	465a      	mov	r2, fp
 800deb2:	4631      	mov	r1, r6
 800deb4:	4628      	mov	r0, r5
 800deb6:	47b8      	blx	r7
 800deb8:	3001      	adds	r0, #1
 800deba:	f43f ae71 	beq.w	800dba0 <_printf_float+0x98>
 800debe:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800dec2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800dec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800deca:	f109 39ff 	add.w	r9, r9, #4294967295
 800dece:	d018      	beq.n	800df02 <_printf_float+0x3fa>
 800ded0:	464b      	mov	r3, r9
 800ded2:	f108 0201 	add.w	r2, r8, #1
 800ded6:	4631      	mov	r1, r6
 800ded8:	4628      	mov	r0, r5
 800deda:	47b8      	blx	r7
 800dedc:	3001      	adds	r0, #1
 800dede:	d10c      	bne.n	800defa <_printf_float+0x3f2>
 800dee0:	e65e      	b.n	800dba0 <_printf_float+0x98>
 800dee2:	2301      	movs	r3, #1
 800dee4:	465a      	mov	r2, fp
 800dee6:	4631      	mov	r1, r6
 800dee8:	4628      	mov	r0, r5
 800deea:	47b8      	blx	r7
 800deec:	3001      	adds	r0, #1
 800deee:	f43f ae57 	beq.w	800dba0 <_printf_float+0x98>
 800def2:	f108 0801 	add.w	r8, r8, #1
 800def6:	45c8      	cmp	r8, r9
 800def8:	dbf3      	blt.n	800dee2 <_printf_float+0x3da>
 800defa:	4653      	mov	r3, sl
 800defc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800df00:	e6dc      	b.n	800dcbc <_printf_float+0x1b4>
 800df02:	f04f 0800 	mov.w	r8, #0
 800df06:	f104 0b1a 	add.w	fp, r4, #26
 800df0a:	e7f4      	b.n	800def6 <_printf_float+0x3ee>
 800df0c:	2301      	movs	r3, #1
 800df0e:	4642      	mov	r2, r8
 800df10:	e7e1      	b.n	800ded6 <_printf_float+0x3ce>
 800df12:	2301      	movs	r3, #1
 800df14:	464a      	mov	r2, r9
 800df16:	4631      	mov	r1, r6
 800df18:	4628      	mov	r0, r5
 800df1a:	47b8      	blx	r7
 800df1c:	3001      	adds	r0, #1
 800df1e:	f43f ae3f 	beq.w	800dba0 <_printf_float+0x98>
 800df22:	f108 0801 	add.w	r8, r8, #1
 800df26:	68e3      	ldr	r3, [r4, #12]
 800df28:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800df2a:	1a5b      	subs	r3, r3, r1
 800df2c:	4543      	cmp	r3, r8
 800df2e:	dcf0      	bgt.n	800df12 <_printf_float+0x40a>
 800df30:	e6f8      	b.n	800dd24 <_printf_float+0x21c>
 800df32:	f04f 0800 	mov.w	r8, #0
 800df36:	f104 0919 	add.w	r9, r4, #25
 800df3a:	e7f4      	b.n	800df26 <_printf_float+0x41e>

0800df3c <_printf_common>:
 800df3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df40:	4616      	mov	r6, r2
 800df42:	4698      	mov	r8, r3
 800df44:	688a      	ldr	r2, [r1, #8]
 800df46:	690b      	ldr	r3, [r1, #16]
 800df48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800df4c:	4293      	cmp	r3, r2
 800df4e:	bfb8      	it	lt
 800df50:	4613      	movlt	r3, r2
 800df52:	6033      	str	r3, [r6, #0]
 800df54:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800df58:	4607      	mov	r7, r0
 800df5a:	460c      	mov	r4, r1
 800df5c:	b10a      	cbz	r2, 800df62 <_printf_common+0x26>
 800df5e:	3301      	adds	r3, #1
 800df60:	6033      	str	r3, [r6, #0]
 800df62:	6823      	ldr	r3, [r4, #0]
 800df64:	0699      	lsls	r1, r3, #26
 800df66:	bf42      	ittt	mi
 800df68:	6833      	ldrmi	r3, [r6, #0]
 800df6a:	3302      	addmi	r3, #2
 800df6c:	6033      	strmi	r3, [r6, #0]
 800df6e:	6825      	ldr	r5, [r4, #0]
 800df70:	f015 0506 	ands.w	r5, r5, #6
 800df74:	d106      	bne.n	800df84 <_printf_common+0x48>
 800df76:	f104 0a19 	add.w	sl, r4, #25
 800df7a:	68e3      	ldr	r3, [r4, #12]
 800df7c:	6832      	ldr	r2, [r6, #0]
 800df7e:	1a9b      	subs	r3, r3, r2
 800df80:	42ab      	cmp	r3, r5
 800df82:	dc26      	bgt.n	800dfd2 <_printf_common+0x96>
 800df84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800df88:	6822      	ldr	r2, [r4, #0]
 800df8a:	3b00      	subs	r3, #0
 800df8c:	bf18      	it	ne
 800df8e:	2301      	movne	r3, #1
 800df90:	0692      	lsls	r2, r2, #26
 800df92:	d42b      	bmi.n	800dfec <_printf_common+0xb0>
 800df94:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800df98:	4641      	mov	r1, r8
 800df9a:	4638      	mov	r0, r7
 800df9c:	47c8      	blx	r9
 800df9e:	3001      	adds	r0, #1
 800dfa0:	d01e      	beq.n	800dfe0 <_printf_common+0xa4>
 800dfa2:	6823      	ldr	r3, [r4, #0]
 800dfa4:	6922      	ldr	r2, [r4, #16]
 800dfa6:	f003 0306 	and.w	r3, r3, #6
 800dfaa:	2b04      	cmp	r3, #4
 800dfac:	bf02      	ittt	eq
 800dfae:	68e5      	ldreq	r5, [r4, #12]
 800dfb0:	6833      	ldreq	r3, [r6, #0]
 800dfb2:	1aed      	subeq	r5, r5, r3
 800dfb4:	68a3      	ldr	r3, [r4, #8]
 800dfb6:	bf0c      	ite	eq
 800dfb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dfbc:	2500      	movne	r5, #0
 800dfbe:	4293      	cmp	r3, r2
 800dfc0:	bfc4      	itt	gt
 800dfc2:	1a9b      	subgt	r3, r3, r2
 800dfc4:	18ed      	addgt	r5, r5, r3
 800dfc6:	2600      	movs	r6, #0
 800dfc8:	341a      	adds	r4, #26
 800dfca:	42b5      	cmp	r5, r6
 800dfcc:	d11a      	bne.n	800e004 <_printf_common+0xc8>
 800dfce:	2000      	movs	r0, #0
 800dfd0:	e008      	b.n	800dfe4 <_printf_common+0xa8>
 800dfd2:	2301      	movs	r3, #1
 800dfd4:	4652      	mov	r2, sl
 800dfd6:	4641      	mov	r1, r8
 800dfd8:	4638      	mov	r0, r7
 800dfda:	47c8      	blx	r9
 800dfdc:	3001      	adds	r0, #1
 800dfde:	d103      	bne.n	800dfe8 <_printf_common+0xac>
 800dfe0:	f04f 30ff 	mov.w	r0, #4294967295
 800dfe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfe8:	3501      	adds	r5, #1
 800dfea:	e7c6      	b.n	800df7a <_printf_common+0x3e>
 800dfec:	18e1      	adds	r1, r4, r3
 800dfee:	1c5a      	adds	r2, r3, #1
 800dff0:	2030      	movs	r0, #48	@ 0x30
 800dff2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800dff6:	4422      	add	r2, r4
 800dff8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800dffc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e000:	3302      	adds	r3, #2
 800e002:	e7c7      	b.n	800df94 <_printf_common+0x58>
 800e004:	2301      	movs	r3, #1
 800e006:	4622      	mov	r2, r4
 800e008:	4641      	mov	r1, r8
 800e00a:	4638      	mov	r0, r7
 800e00c:	47c8      	blx	r9
 800e00e:	3001      	adds	r0, #1
 800e010:	d0e6      	beq.n	800dfe0 <_printf_common+0xa4>
 800e012:	3601      	adds	r6, #1
 800e014:	e7d9      	b.n	800dfca <_printf_common+0x8e>
	...

0800e018 <_printf_i>:
 800e018:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e01c:	7e0f      	ldrb	r7, [r1, #24]
 800e01e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e020:	2f78      	cmp	r7, #120	@ 0x78
 800e022:	4691      	mov	r9, r2
 800e024:	4680      	mov	r8, r0
 800e026:	460c      	mov	r4, r1
 800e028:	469a      	mov	sl, r3
 800e02a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e02e:	d807      	bhi.n	800e040 <_printf_i+0x28>
 800e030:	2f62      	cmp	r7, #98	@ 0x62
 800e032:	d80a      	bhi.n	800e04a <_printf_i+0x32>
 800e034:	2f00      	cmp	r7, #0
 800e036:	f000 80d1 	beq.w	800e1dc <_printf_i+0x1c4>
 800e03a:	2f58      	cmp	r7, #88	@ 0x58
 800e03c:	f000 80b8 	beq.w	800e1b0 <_printf_i+0x198>
 800e040:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e044:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e048:	e03a      	b.n	800e0c0 <_printf_i+0xa8>
 800e04a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e04e:	2b15      	cmp	r3, #21
 800e050:	d8f6      	bhi.n	800e040 <_printf_i+0x28>
 800e052:	a101      	add	r1, pc, #4	@ (adr r1, 800e058 <_printf_i+0x40>)
 800e054:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e058:	0800e0b1 	.word	0x0800e0b1
 800e05c:	0800e0c5 	.word	0x0800e0c5
 800e060:	0800e041 	.word	0x0800e041
 800e064:	0800e041 	.word	0x0800e041
 800e068:	0800e041 	.word	0x0800e041
 800e06c:	0800e041 	.word	0x0800e041
 800e070:	0800e0c5 	.word	0x0800e0c5
 800e074:	0800e041 	.word	0x0800e041
 800e078:	0800e041 	.word	0x0800e041
 800e07c:	0800e041 	.word	0x0800e041
 800e080:	0800e041 	.word	0x0800e041
 800e084:	0800e1c3 	.word	0x0800e1c3
 800e088:	0800e0ef 	.word	0x0800e0ef
 800e08c:	0800e17d 	.word	0x0800e17d
 800e090:	0800e041 	.word	0x0800e041
 800e094:	0800e041 	.word	0x0800e041
 800e098:	0800e1e5 	.word	0x0800e1e5
 800e09c:	0800e041 	.word	0x0800e041
 800e0a0:	0800e0ef 	.word	0x0800e0ef
 800e0a4:	0800e041 	.word	0x0800e041
 800e0a8:	0800e041 	.word	0x0800e041
 800e0ac:	0800e185 	.word	0x0800e185
 800e0b0:	6833      	ldr	r3, [r6, #0]
 800e0b2:	1d1a      	adds	r2, r3, #4
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	6032      	str	r2, [r6, #0]
 800e0b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e0bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e0c0:	2301      	movs	r3, #1
 800e0c2:	e09c      	b.n	800e1fe <_printf_i+0x1e6>
 800e0c4:	6833      	ldr	r3, [r6, #0]
 800e0c6:	6820      	ldr	r0, [r4, #0]
 800e0c8:	1d19      	adds	r1, r3, #4
 800e0ca:	6031      	str	r1, [r6, #0]
 800e0cc:	0606      	lsls	r6, r0, #24
 800e0ce:	d501      	bpl.n	800e0d4 <_printf_i+0xbc>
 800e0d0:	681d      	ldr	r5, [r3, #0]
 800e0d2:	e003      	b.n	800e0dc <_printf_i+0xc4>
 800e0d4:	0645      	lsls	r5, r0, #25
 800e0d6:	d5fb      	bpl.n	800e0d0 <_printf_i+0xb8>
 800e0d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e0dc:	2d00      	cmp	r5, #0
 800e0de:	da03      	bge.n	800e0e8 <_printf_i+0xd0>
 800e0e0:	232d      	movs	r3, #45	@ 0x2d
 800e0e2:	426d      	negs	r5, r5
 800e0e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e0e8:	4858      	ldr	r0, [pc, #352]	@ (800e24c <_printf_i+0x234>)
 800e0ea:	230a      	movs	r3, #10
 800e0ec:	e011      	b.n	800e112 <_printf_i+0xfa>
 800e0ee:	6821      	ldr	r1, [r4, #0]
 800e0f0:	6833      	ldr	r3, [r6, #0]
 800e0f2:	0608      	lsls	r0, r1, #24
 800e0f4:	f853 5b04 	ldr.w	r5, [r3], #4
 800e0f8:	d402      	bmi.n	800e100 <_printf_i+0xe8>
 800e0fa:	0649      	lsls	r1, r1, #25
 800e0fc:	bf48      	it	mi
 800e0fe:	b2ad      	uxthmi	r5, r5
 800e100:	2f6f      	cmp	r7, #111	@ 0x6f
 800e102:	4852      	ldr	r0, [pc, #328]	@ (800e24c <_printf_i+0x234>)
 800e104:	6033      	str	r3, [r6, #0]
 800e106:	bf14      	ite	ne
 800e108:	230a      	movne	r3, #10
 800e10a:	2308      	moveq	r3, #8
 800e10c:	2100      	movs	r1, #0
 800e10e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e112:	6866      	ldr	r6, [r4, #4]
 800e114:	60a6      	str	r6, [r4, #8]
 800e116:	2e00      	cmp	r6, #0
 800e118:	db05      	blt.n	800e126 <_printf_i+0x10e>
 800e11a:	6821      	ldr	r1, [r4, #0]
 800e11c:	432e      	orrs	r6, r5
 800e11e:	f021 0104 	bic.w	r1, r1, #4
 800e122:	6021      	str	r1, [r4, #0]
 800e124:	d04b      	beq.n	800e1be <_printf_i+0x1a6>
 800e126:	4616      	mov	r6, r2
 800e128:	fbb5 f1f3 	udiv	r1, r5, r3
 800e12c:	fb03 5711 	mls	r7, r3, r1, r5
 800e130:	5dc7      	ldrb	r7, [r0, r7]
 800e132:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e136:	462f      	mov	r7, r5
 800e138:	42bb      	cmp	r3, r7
 800e13a:	460d      	mov	r5, r1
 800e13c:	d9f4      	bls.n	800e128 <_printf_i+0x110>
 800e13e:	2b08      	cmp	r3, #8
 800e140:	d10b      	bne.n	800e15a <_printf_i+0x142>
 800e142:	6823      	ldr	r3, [r4, #0]
 800e144:	07df      	lsls	r7, r3, #31
 800e146:	d508      	bpl.n	800e15a <_printf_i+0x142>
 800e148:	6923      	ldr	r3, [r4, #16]
 800e14a:	6861      	ldr	r1, [r4, #4]
 800e14c:	4299      	cmp	r1, r3
 800e14e:	bfde      	ittt	le
 800e150:	2330      	movle	r3, #48	@ 0x30
 800e152:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e156:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e15a:	1b92      	subs	r2, r2, r6
 800e15c:	6122      	str	r2, [r4, #16]
 800e15e:	f8cd a000 	str.w	sl, [sp]
 800e162:	464b      	mov	r3, r9
 800e164:	aa03      	add	r2, sp, #12
 800e166:	4621      	mov	r1, r4
 800e168:	4640      	mov	r0, r8
 800e16a:	f7ff fee7 	bl	800df3c <_printf_common>
 800e16e:	3001      	adds	r0, #1
 800e170:	d14a      	bne.n	800e208 <_printf_i+0x1f0>
 800e172:	f04f 30ff 	mov.w	r0, #4294967295
 800e176:	b004      	add	sp, #16
 800e178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e17c:	6823      	ldr	r3, [r4, #0]
 800e17e:	f043 0320 	orr.w	r3, r3, #32
 800e182:	6023      	str	r3, [r4, #0]
 800e184:	4832      	ldr	r0, [pc, #200]	@ (800e250 <_printf_i+0x238>)
 800e186:	2778      	movs	r7, #120	@ 0x78
 800e188:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e18c:	6823      	ldr	r3, [r4, #0]
 800e18e:	6831      	ldr	r1, [r6, #0]
 800e190:	061f      	lsls	r7, r3, #24
 800e192:	f851 5b04 	ldr.w	r5, [r1], #4
 800e196:	d402      	bmi.n	800e19e <_printf_i+0x186>
 800e198:	065f      	lsls	r7, r3, #25
 800e19a:	bf48      	it	mi
 800e19c:	b2ad      	uxthmi	r5, r5
 800e19e:	6031      	str	r1, [r6, #0]
 800e1a0:	07d9      	lsls	r1, r3, #31
 800e1a2:	bf44      	itt	mi
 800e1a4:	f043 0320 	orrmi.w	r3, r3, #32
 800e1a8:	6023      	strmi	r3, [r4, #0]
 800e1aa:	b11d      	cbz	r5, 800e1b4 <_printf_i+0x19c>
 800e1ac:	2310      	movs	r3, #16
 800e1ae:	e7ad      	b.n	800e10c <_printf_i+0xf4>
 800e1b0:	4826      	ldr	r0, [pc, #152]	@ (800e24c <_printf_i+0x234>)
 800e1b2:	e7e9      	b.n	800e188 <_printf_i+0x170>
 800e1b4:	6823      	ldr	r3, [r4, #0]
 800e1b6:	f023 0320 	bic.w	r3, r3, #32
 800e1ba:	6023      	str	r3, [r4, #0]
 800e1bc:	e7f6      	b.n	800e1ac <_printf_i+0x194>
 800e1be:	4616      	mov	r6, r2
 800e1c0:	e7bd      	b.n	800e13e <_printf_i+0x126>
 800e1c2:	6833      	ldr	r3, [r6, #0]
 800e1c4:	6825      	ldr	r5, [r4, #0]
 800e1c6:	6961      	ldr	r1, [r4, #20]
 800e1c8:	1d18      	adds	r0, r3, #4
 800e1ca:	6030      	str	r0, [r6, #0]
 800e1cc:	062e      	lsls	r6, r5, #24
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	d501      	bpl.n	800e1d6 <_printf_i+0x1be>
 800e1d2:	6019      	str	r1, [r3, #0]
 800e1d4:	e002      	b.n	800e1dc <_printf_i+0x1c4>
 800e1d6:	0668      	lsls	r0, r5, #25
 800e1d8:	d5fb      	bpl.n	800e1d2 <_printf_i+0x1ba>
 800e1da:	8019      	strh	r1, [r3, #0]
 800e1dc:	2300      	movs	r3, #0
 800e1de:	6123      	str	r3, [r4, #16]
 800e1e0:	4616      	mov	r6, r2
 800e1e2:	e7bc      	b.n	800e15e <_printf_i+0x146>
 800e1e4:	6833      	ldr	r3, [r6, #0]
 800e1e6:	1d1a      	adds	r2, r3, #4
 800e1e8:	6032      	str	r2, [r6, #0]
 800e1ea:	681e      	ldr	r6, [r3, #0]
 800e1ec:	6862      	ldr	r2, [r4, #4]
 800e1ee:	2100      	movs	r1, #0
 800e1f0:	4630      	mov	r0, r6
 800e1f2:	f7f2 f875 	bl	80002e0 <memchr>
 800e1f6:	b108      	cbz	r0, 800e1fc <_printf_i+0x1e4>
 800e1f8:	1b80      	subs	r0, r0, r6
 800e1fa:	6060      	str	r0, [r4, #4]
 800e1fc:	6863      	ldr	r3, [r4, #4]
 800e1fe:	6123      	str	r3, [r4, #16]
 800e200:	2300      	movs	r3, #0
 800e202:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e206:	e7aa      	b.n	800e15e <_printf_i+0x146>
 800e208:	6923      	ldr	r3, [r4, #16]
 800e20a:	4632      	mov	r2, r6
 800e20c:	4649      	mov	r1, r9
 800e20e:	4640      	mov	r0, r8
 800e210:	47d0      	blx	sl
 800e212:	3001      	adds	r0, #1
 800e214:	d0ad      	beq.n	800e172 <_printf_i+0x15a>
 800e216:	6823      	ldr	r3, [r4, #0]
 800e218:	079b      	lsls	r3, r3, #30
 800e21a:	d413      	bmi.n	800e244 <_printf_i+0x22c>
 800e21c:	68e0      	ldr	r0, [r4, #12]
 800e21e:	9b03      	ldr	r3, [sp, #12]
 800e220:	4298      	cmp	r0, r3
 800e222:	bfb8      	it	lt
 800e224:	4618      	movlt	r0, r3
 800e226:	e7a6      	b.n	800e176 <_printf_i+0x15e>
 800e228:	2301      	movs	r3, #1
 800e22a:	4632      	mov	r2, r6
 800e22c:	4649      	mov	r1, r9
 800e22e:	4640      	mov	r0, r8
 800e230:	47d0      	blx	sl
 800e232:	3001      	adds	r0, #1
 800e234:	d09d      	beq.n	800e172 <_printf_i+0x15a>
 800e236:	3501      	adds	r5, #1
 800e238:	68e3      	ldr	r3, [r4, #12]
 800e23a:	9903      	ldr	r1, [sp, #12]
 800e23c:	1a5b      	subs	r3, r3, r1
 800e23e:	42ab      	cmp	r3, r5
 800e240:	dcf2      	bgt.n	800e228 <_printf_i+0x210>
 800e242:	e7eb      	b.n	800e21c <_printf_i+0x204>
 800e244:	2500      	movs	r5, #0
 800e246:	f104 0619 	add.w	r6, r4, #25
 800e24a:	e7f5      	b.n	800e238 <_printf_i+0x220>
 800e24c:	08012182 	.word	0x08012182
 800e250:	08012193 	.word	0x08012193

0800e254 <_scanf_float>:
 800e254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e258:	b087      	sub	sp, #28
 800e25a:	4691      	mov	r9, r2
 800e25c:	9303      	str	r3, [sp, #12]
 800e25e:	688b      	ldr	r3, [r1, #8]
 800e260:	1e5a      	subs	r2, r3, #1
 800e262:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e266:	bf81      	itttt	hi
 800e268:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e26c:	eb03 0b05 	addhi.w	fp, r3, r5
 800e270:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e274:	608b      	strhi	r3, [r1, #8]
 800e276:	680b      	ldr	r3, [r1, #0]
 800e278:	460a      	mov	r2, r1
 800e27a:	f04f 0500 	mov.w	r5, #0
 800e27e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800e282:	f842 3b1c 	str.w	r3, [r2], #28
 800e286:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e28a:	4680      	mov	r8, r0
 800e28c:	460c      	mov	r4, r1
 800e28e:	bf98      	it	ls
 800e290:	f04f 0b00 	movls.w	fp, #0
 800e294:	9201      	str	r2, [sp, #4]
 800e296:	4616      	mov	r6, r2
 800e298:	46aa      	mov	sl, r5
 800e29a:	462f      	mov	r7, r5
 800e29c:	9502      	str	r5, [sp, #8]
 800e29e:	68a2      	ldr	r2, [r4, #8]
 800e2a0:	b15a      	cbz	r2, 800e2ba <_scanf_float+0x66>
 800e2a2:	f8d9 3000 	ldr.w	r3, [r9]
 800e2a6:	781b      	ldrb	r3, [r3, #0]
 800e2a8:	2b4e      	cmp	r3, #78	@ 0x4e
 800e2aa:	d863      	bhi.n	800e374 <_scanf_float+0x120>
 800e2ac:	2b40      	cmp	r3, #64	@ 0x40
 800e2ae:	d83b      	bhi.n	800e328 <_scanf_float+0xd4>
 800e2b0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800e2b4:	b2c8      	uxtb	r0, r1
 800e2b6:	280e      	cmp	r0, #14
 800e2b8:	d939      	bls.n	800e32e <_scanf_float+0xda>
 800e2ba:	b11f      	cbz	r7, 800e2c4 <_scanf_float+0x70>
 800e2bc:	6823      	ldr	r3, [r4, #0]
 800e2be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e2c2:	6023      	str	r3, [r4, #0]
 800e2c4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e2c8:	f1ba 0f01 	cmp.w	sl, #1
 800e2cc:	f200 8114 	bhi.w	800e4f8 <_scanf_float+0x2a4>
 800e2d0:	9b01      	ldr	r3, [sp, #4]
 800e2d2:	429e      	cmp	r6, r3
 800e2d4:	f200 8105 	bhi.w	800e4e2 <_scanf_float+0x28e>
 800e2d8:	2001      	movs	r0, #1
 800e2da:	b007      	add	sp, #28
 800e2dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2e0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800e2e4:	2a0d      	cmp	r2, #13
 800e2e6:	d8e8      	bhi.n	800e2ba <_scanf_float+0x66>
 800e2e8:	a101      	add	r1, pc, #4	@ (adr r1, 800e2f0 <_scanf_float+0x9c>)
 800e2ea:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e2ee:	bf00      	nop
 800e2f0:	0800e439 	.word	0x0800e439
 800e2f4:	0800e2bb 	.word	0x0800e2bb
 800e2f8:	0800e2bb 	.word	0x0800e2bb
 800e2fc:	0800e2bb 	.word	0x0800e2bb
 800e300:	0800e495 	.word	0x0800e495
 800e304:	0800e46f 	.word	0x0800e46f
 800e308:	0800e2bb 	.word	0x0800e2bb
 800e30c:	0800e2bb 	.word	0x0800e2bb
 800e310:	0800e447 	.word	0x0800e447
 800e314:	0800e2bb 	.word	0x0800e2bb
 800e318:	0800e2bb 	.word	0x0800e2bb
 800e31c:	0800e2bb 	.word	0x0800e2bb
 800e320:	0800e2bb 	.word	0x0800e2bb
 800e324:	0800e403 	.word	0x0800e403
 800e328:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800e32c:	e7da      	b.n	800e2e4 <_scanf_float+0x90>
 800e32e:	290e      	cmp	r1, #14
 800e330:	d8c3      	bhi.n	800e2ba <_scanf_float+0x66>
 800e332:	a001      	add	r0, pc, #4	@ (adr r0, 800e338 <_scanf_float+0xe4>)
 800e334:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e338:	0800e3f3 	.word	0x0800e3f3
 800e33c:	0800e2bb 	.word	0x0800e2bb
 800e340:	0800e3f3 	.word	0x0800e3f3
 800e344:	0800e483 	.word	0x0800e483
 800e348:	0800e2bb 	.word	0x0800e2bb
 800e34c:	0800e395 	.word	0x0800e395
 800e350:	0800e3d9 	.word	0x0800e3d9
 800e354:	0800e3d9 	.word	0x0800e3d9
 800e358:	0800e3d9 	.word	0x0800e3d9
 800e35c:	0800e3d9 	.word	0x0800e3d9
 800e360:	0800e3d9 	.word	0x0800e3d9
 800e364:	0800e3d9 	.word	0x0800e3d9
 800e368:	0800e3d9 	.word	0x0800e3d9
 800e36c:	0800e3d9 	.word	0x0800e3d9
 800e370:	0800e3d9 	.word	0x0800e3d9
 800e374:	2b6e      	cmp	r3, #110	@ 0x6e
 800e376:	d809      	bhi.n	800e38c <_scanf_float+0x138>
 800e378:	2b60      	cmp	r3, #96	@ 0x60
 800e37a:	d8b1      	bhi.n	800e2e0 <_scanf_float+0x8c>
 800e37c:	2b54      	cmp	r3, #84	@ 0x54
 800e37e:	d07b      	beq.n	800e478 <_scanf_float+0x224>
 800e380:	2b59      	cmp	r3, #89	@ 0x59
 800e382:	d19a      	bne.n	800e2ba <_scanf_float+0x66>
 800e384:	2d07      	cmp	r5, #7
 800e386:	d198      	bne.n	800e2ba <_scanf_float+0x66>
 800e388:	2508      	movs	r5, #8
 800e38a:	e02f      	b.n	800e3ec <_scanf_float+0x198>
 800e38c:	2b74      	cmp	r3, #116	@ 0x74
 800e38e:	d073      	beq.n	800e478 <_scanf_float+0x224>
 800e390:	2b79      	cmp	r3, #121	@ 0x79
 800e392:	e7f6      	b.n	800e382 <_scanf_float+0x12e>
 800e394:	6821      	ldr	r1, [r4, #0]
 800e396:	05c8      	lsls	r0, r1, #23
 800e398:	d51e      	bpl.n	800e3d8 <_scanf_float+0x184>
 800e39a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800e39e:	6021      	str	r1, [r4, #0]
 800e3a0:	3701      	adds	r7, #1
 800e3a2:	f1bb 0f00 	cmp.w	fp, #0
 800e3a6:	d003      	beq.n	800e3b0 <_scanf_float+0x15c>
 800e3a8:	3201      	adds	r2, #1
 800e3aa:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e3ae:	60a2      	str	r2, [r4, #8]
 800e3b0:	68a3      	ldr	r3, [r4, #8]
 800e3b2:	3b01      	subs	r3, #1
 800e3b4:	60a3      	str	r3, [r4, #8]
 800e3b6:	6923      	ldr	r3, [r4, #16]
 800e3b8:	3301      	adds	r3, #1
 800e3ba:	6123      	str	r3, [r4, #16]
 800e3bc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e3c0:	3b01      	subs	r3, #1
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	f8c9 3004 	str.w	r3, [r9, #4]
 800e3c8:	f340 8082 	ble.w	800e4d0 <_scanf_float+0x27c>
 800e3cc:	f8d9 3000 	ldr.w	r3, [r9]
 800e3d0:	3301      	adds	r3, #1
 800e3d2:	f8c9 3000 	str.w	r3, [r9]
 800e3d6:	e762      	b.n	800e29e <_scanf_float+0x4a>
 800e3d8:	eb1a 0105 	adds.w	r1, sl, r5
 800e3dc:	f47f af6d 	bne.w	800e2ba <_scanf_float+0x66>
 800e3e0:	6822      	ldr	r2, [r4, #0]
 800e3e2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800e3e6:	6022      	str	r2, [r4, #0]
 800e3e8:	460d      	mov	r5, r1
 800e3ea:	468a      	mov	sl, r1
 800e3ec:	f806 3b01 	strb.w	r3, [r6], #1
 800e3f0:	e7de      	b.n	800e3b0 <_scanf_float+0x15c>
 800e3f2:	6822      	ldr	r2, [r4, #0]
 800e3f4:	0610      	lsls	r0, r2, #24
 800e3f6:	f57f af60 	bpl.w	800e2ba <_scanf_float+0x66>
 800e3fa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e3fe:	6022      	str	r2, [r4, #0]
 800e400:	e7f4      	b.n	800e3ec <_scanf_float+0x198>
 800e402:	f1ba 0f00 	cmp.w	sl, #0
 800e406:	d10c      	bne.n	800e422 <_scanf_float+0x1ce>
 800e408:	b977      	cbnz	r7, 800e428 <_scanf_float+0x1d4>
 800e40a:	6822      	ldr	r2, [r4, #0]
 800e40c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e410:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e414:	d108      	bne.n	800e428 <_scanf_float+0x1d4>
 800e416:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e41a:	6022      	str	r2, [r4, #0]
 800e41c:	f04f 0a01 	mov.w	sl, #1
 800e420:	e7e4      	b.n	800e3ec <_scanf_float+0x198>
 800e422:	f1ba 0f02 	cmp.w	sl, #2
 800e426:	d050      	beq.n	800e4ca <_scanf_float+0x276>
 800e428:	2d01      	cmp	r5, #1
 800e42a:	d002      	beq.n	800e432 <_scanf_float+0x1de>
 800e42c:	2d04      	cmp	r5, #4
 800e42e:	f47f af44 	bne.w	800e2ba <_scanf_float+0x66>
 800e432:	3501      	adds	r5, #1
 800e434:	b2ed      	uxtb	r5, r5
 800e436:	e7d9      	b.n	800e3ec <_scanf_float+0x198>
 800e438:	f1ba 0f01 	cmp.w	sl, #1
 800e43c:	f47f af3d 	bne.w	800e2ba <_scanf_float+0x66>
 800e440:	f04f 0a02 	mov.w	sl, #2
 800e444:	e7d2      	b.n	800e3ec <_scanf_float+0x198>
 800e446:	b975      	cbnz	r5, 800e466 <_scanf_float+0x212>
 800e448:	2f00      	cmp	r7, #0
 800e44a:	f47f af37 	bne.w	800e2bc <_scanf_float+0x68>
 800e44e:	6822      	ldr	r2, [r4, #0]
 800e450:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e454:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e458:	f040 80fc 	bne.w	800e654 <_scanf_float+0x400>
 800e45c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e460:	6022      	str	r2, [r4, #0]
 800e462:	2501      	movs	r5, #1
 800e464:	e7c2      	b.n	800e3ec <_scanf_float+0x198>
 800e466:	2d03      	cmp	r5, #3
 800e468:	d0e3      	beq.n	800e432 <_scanf_float+0x1de>
 800e46a:	2d05      	cmp	r5, #5
 800e46c:	e7df      	b.n	800e42e <_scanf_float+0x1da>
 800e46e:	2d02      	cmp	r5, #2
 800e470:	f47f af23 	bne.w	800e2ba <_scanf_float+0x66>
 800e474:	2503      	movs	r5, #3
 800e476:	e7b9      	b.n	800e3ec <_scanf_float+0x198>
 800e478:	2d06      	cmp	r5, #6
 800e47a:	f47f af1e 	bne.w	800e2ba <_scanf_float+0x66>
 800e47e:	2507      	movs	r5, #7
 800e480:	e7b4      	b.n	800e3ec <_scanf_float+0x198>
 800e482:	6822      	ldr	r2, [r4, #0]
 800e484:	0591      	lsls	r1, r2, #22
 800e486:	f57f af18 	bpl.w	800e2ba <_scanf_float+0x66>
 800e48a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800e48e:	6022      	str	r2, [r4, #0]
 800e490:	9702      	str	r7, [sp, #8]
 800e492:	e7ab      	b.n	800e3ec <_scanf_float+0x198>
 800e494:	6822      	ldr	r2, [r4, #0]
 800e496:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800e49a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800e49e:	d005      	beq.n	800e4ac <_scanf_float+0x258>
 800e4a0:	0550      	lsls	r0, r2, #21
 800e4a2:	f57f af0a 	bpl.w	800e2ba <_scanf_float+0x66>
 800e4a6:	2f00      	cmp	r7, #0
 800e4a8:	f000 80d4 	beq.w	800e654 <_scanf_float+0x400>
 800e4ac:	0591      	lsls	r1, r2, #22
 800e4ae:	bf58      	it	pl
 800e4b0:	9902      	ldrpl	r1, [sp, #8]
 800e4b2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e4b6:	bf58      	it	pl
 800e4b8:	1a79      	subpl	r1, r7, r1
 800e4ba:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800e4be:	bf58      	it	pl
 800e4c0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e4c4:	6022      	str	r2, [r4, #0]
 800e4c6:	2700      	movs	r7, #0
 800e4c8:	e790      	b.n	800e3ec <_scanf_float+0x198>
 800e4ca:	f04f 0a03 	mov.w	sl, #3
 800e4ce:	e78d      	b.n	800e3ec <_scanf_float+0x198>
 800e4d0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e4d4:	4649      	mov	r1, r9
 800e4d6:	4640      	mov	r0, r8
 800e4d8:	4798      	blx	r3
 800e4da:	2800      	cmp	r0, #0
 800e4dc:	f43f aedf 	beq.w	800e29e <_scanf_float+0x4a>
 800e4e0:	e6eb      	b.n	800e2ba <_scanf_float+0x66>
 800e4e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e4e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e4ea:	464a      	mov	r2, r9
 800e4ec:	4640      	mov	r0, r8
 800e4ee:	4798      	blx	r3
 800e4f0:	6923      	ldr	r3, [r4, #16]
 800e4f2:	3b01      	subs	r3, #1
 800e4f4:	6123      	str	r3, [r4, #16]
 800e4f6:	e6eb      	b.n	800e2d0 <_scanf_float+0x7c>
 800e4f8:	1e6b      	subs	r3, r5, #1
 800e4fa:	2b06      	cmp	r3, #6
 800e4fc:	d824      	bhi.n	800e548 <_scanf_float+0x2f4>
 800e4fe:	2d02      	cmp	r5, #2
 800e500:	d836      	bhi.n	800e570 <_scanf_float+0x31c>
 800e502:	9b01      	ldr	r3, [sp, #4]
 800e504:	429e      	cmp	r6, r3
 800e506:	f67f aee7 	bls.w	800e2d8 <_scanf_float+0x84>
 800e50a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e50e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e512:	464a      	mov	r2, r9
 800e514:	4640      	mov	r0, r8
 800e516:	4798      	blx	r3
 800e518:	6923      	ldr	r3, [r4, #16]
 800e51a:	3b01      	subs	r3, #1
 800e51c:	6123      	str	r3, [r4, #16]
 800e51e:	e7f0      	b.n	800e502 <_scanf_float+0x2ae>
 800e520:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e524:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800e528:	464a      	mov	r2, r9
 800e52a:	4640      	mov	r0, r8
 800e52c:	4798      	blx	r3
 800e52e:	6923      	ldr	r3, [r4, #16]
 800e530:	3b01      	subs	r3, #1
 800e532:	6123      	str	r3, [r4, #16]
 800e534:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e538:	fa5f fa8a 	uxtb.w	sl, sl
 800e53c:	f1ba 0f02 	cmp.w	sl, #2
 800e540:	d1ee      	bne.n	800e520 <_scanf_float+0x2cc>
 800e542:	3d03      	subs	r5, #3
 800e544:	b2ed      	uxtb	r5, r5
 800e546:	1b76      	subs	r6, r6, r5
 800e548:	6823      	ldr	r3, [r4, #0]
 800e54a:	05da      	lsls	r2, r3, #23
 800e54c:	d530      	bpl.n	800e5b0 <_scanf_float+0x35c>
 800e54e:	055b      	lsls	r3, r3, #21
 800e550:	d511      	bpl.n	800e576 <_scanf_float+0x322>
 800e552:	9b01      	ldr	r3, [sp, #4]
 800e554:	429e      	cmp	r6, r3
 800e556:	f67f aebf 	bls.w	800e2d8 <_scanf_float+0x84>
 800e55a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e55e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e562:	464a      	mov	r2, r9
 800e564:	4640      	mov	r0, r8
 800e566:	4798      	blx	r3
 800e568:	6923      	ldr	r3, [r4, #16]
 800e56a:	3b01      	subs	r3, #1
 800e56c:	6123      	str	r3, [r4, #16]
 800e56e:	e7f0      	b.n	800e552 <_scanf_float+0x2fe>
 800e570:	46aa      	mov	sl, r5
 800e572:	46b3      	mov	fp, r6
 800e574:	e7de      	b.n	800e534 <_scanf_float+0x2e0>
 800e576:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e57a:	6923      	ldr	r3, [r4, #16]
 800e57c:	2965      	cmp	r1, #101	@ 0x65
 800e57e:	f103 33ff 	add.w	r3, r3, #4294967295
 800e582:	f106 35ff 	add.w	r5, r6, #4294967295
 800e586:	6123      	str	r3, [r4, #16]
 800e588:	d00c      	beq.n	800e5a4 <_scanf_float+0x350>
 800e58a:	2945      	cmp	r1, #69	@ 0x45
 800e58c:	d00a      	beq.n	800e5a4 <_scanf_float+0x350>
 800e58e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e592:	464a      	mov	r2, r9
 800e594:	4640      	mov	r0, r8
 800e596:	4798      	blx	r3
 800e598:	6923      	ldr	r3, [r4, #16]
 800e59a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e59e:	3b01      	subs	r3, #1
 800e5a0:	1eb5      	subs	r5, r6, #2
 800e5a2:	6123      	str	r3, [r4, #16]
 800e5a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e5a8:	464a      	mov	r2, r9
 800e5aa:	4640      	mov	r0, r8
 800e5ac:	4798      	blx	r3
 800e5ae:	462e      	mov	r6, r5
 800e5b0:	6822      	ldr	r2, [r4, #0]
 800e5b2:	f012 0210 	ands.w	r2, r2, #16
 800e5b6:	d001      	beq.n	800e5bc <_scanf_float+0x368>
 800e5b8:	2000      	movs	r0, #0
 800e5ba:	e68e      	b.n	800e2da <_scanf_float+0x86>
 800e5bc:	7032      	strb	r2, [r6, #0]
 800e5be:	6823      	ldr	r3, [r4, #0]
 800e5c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800e5c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e5c8:	d123      	bne.n	800e612 <_scanf_float+0x3be>
 800e5ca:	9b02      	ldr	r3, [sp, #8]
 800e5cc:	429f      	cmp	r7, r3
 800e5ce:	d00a      	beq.n	800e5e6 <_scanf_float+0x392>
 800e5d0:	1bda      	subs	r2, r3, r7
 800e5d2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800e5d6:	429e      	cmp	r6, r3
 800e5d8:	bf28      	it	cs
 800e5da:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800e5de:	491e      	ldr	r1, [pc, #120]	@ (800e658 <_scanf_float+0x404>)
 800e5e0:	4630      	mov	r0, r6
 800e5e2:	f000 f8ff 	bl	800e7e4 <siprintf>
 800e5e6:	9901      	ldr	r1, [sp, #4]
 800e5e8:	2200      	movs	r2, #0
 800e5ea:	4640      	mov	r0, r8
 800e5ec:	f002 fb96 	bl	8010d1c <_strtod_r>
 800e5f0:	9b03      	ldr	r3, [sp, #12]
 800e5f2:	6821      	ldr	r1, [r4, #0]
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	f011 0f02 	tst.w	r1, #2
 800e5fa:	f103 0204 	add.w	r2, r3, #4
 800e5fe:	d015      	beq.n	800e62c <_scanf_float+0x3d8>
 800e600:	9903      	ldr	r1, [sp, #12]
 800e602:	600a      	str	r2, [r1, #0]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	ed83 0b00 	vstr	d0, [r3]
 800e60a:	68e3      	ldr	r3, [r4, #12]
 800e60c:	3301      	adds	r3, #1
 800e60e:	60e3      	str	r3, [r4, #12]
 800e610:	e7d2      	b.n	800e5b8 <_scanf_float+0x364>
 800e612:	9b04      	ldr	r3, [sp, #16]
 800e614:	2b00      	cmp	r3, #0
 800e616:	d0e6      	beq.n	800e5e6 <_scanf_float+0x392>
 800e618:	9905      	ldr	r1, [sp, #20]
 800e61a:	230a      	movs	r3, #10
 800e61c:	3101      	adds	r1, #1
 800e61e:	4640      	mov	r0, r8
 800e620:	f002 fbfc 	bl	8010e1c <_strtol_r>
 800e624:	9b04      	ldr	r3, [sp, #16]
 800e626:	9e05      	ldr	r6, [sp, #20]
 800e628:	1ac2      	subs	r2, r0, r3
 800e62a:	e7d2      	b.n	800e5d2 <_scanf_float+0x37e>
 800e62c:	f011 0f04 	tst.w	r1, #4
 800e630:	9903      	ldr	r1, [sp, #12]
 800e632:	600a      	str	r2, [r1, #0]
 800e634:	d1e6      	bne.n	800e604 <_scanf_float+0x3b0>
 800e636:	eeb4 0b40 	vcmp.f64	d0, d0
 800e63a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e63e:	681d      	ldr	r5, [r3, #0]
 800e640:	d705      	bvc.n	800e64e <_scanf_float+0x3fa>
 800e642:	4806      	ldr	r0, [pc, #24]	@ (800e65c <_scanf_float+0x408>)
 800e644:	f000 fa20 	bl	800ea88 <nanf>
 800e648:	ed85 0a00 	vstr	s0, [r5]
 800e64c:	e7dd      	b.n	800e60a <_scanf_float+0x3b6>
 800e64e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800e652:	e7f9      	b.n	800e648 <_scanf_float+0x3f4>
 800e654:	2700      	movs	r7, #0
 800e656:	e635      	b.n	800e2c4 <_scanf_float+0x70>
 800e658:	080121a4 	.word	0x080121a4
 800e65c:	080122e5 	.word	0x080122e5

0800e660 <std>:
 800e660:	2300      	movs	r3, #0
 800e662:	b510      	push	{r4, lr}
 800e664:	4604      	mov	r4, r0
 800e666:	e9c0 3300 	strd	r3, r3, [r0]
 800e66a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e66e:	6083      	str	r3, [r0, #8]
 800e670:	8181      	strh	r1, [r0, #12]
 800e672:	6643      	str	r3, [r0, #100]	@ 0x64
 800e674:	81c2      	strh	r2, [r0, #14]
 800e676:	6183      	str	r3, [r0, #24]
 800e678:	4619      	mov	r1, r3
 800e67a:	2208      	movs	r2, #8
 800e67c:	305c      	adds	r0, #92	@ 0x5c
 800e67e:	f000 f916 	bl	800e8ae <memset>
 800e682:	4b0d      	ldr	r3, [pc, #52]	@ (800e6b8 <std+0x58>)
 800e684:	6263      	str	r3, [r4, #36]	@ 0x24
 800e686:	4b0d      	ldr	r3, [pc, #52]	@ (800e6bc <std+0x5c>)
 800e688:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e68a:	4b0d      	ldr	r3, [pc, #52]	@ (800e6c0 <std+0x60>)
 800e68c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e68e:	4b0d      	ldr	r3, [pc, #52]	@ (800e6c4 <std+0x64>)
 800e690:	6323      	str	r3, [r4, #48]	@ 0x30
 800e692:	4b0d      	ldr	r3, [pc, #52]	@ (800e6c8 <std+0x68>)
 800e694:	6224      	str	r4, [r4, #32]
 800e696:	429c      	cmp	r4, r3
 800e698:	d006      	beq.n	800e6a8 <std+0x48>
 800e69a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e69e:	4294      	cmp	r4, r2
 800e6a0:	d002      	beq.n	800e6a8 <std+0x48>
 800e6a2:	33d0      	adds	r3, #208	@ 0xd0
 800e6a4:	429c      	cmp	r4, r3
 800e6a6:	d105      	bne.n	800e6b4 <std+0x54>
 800e6a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e6ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e6b0:	f000 b9d8 	b.w	800ea64 <__retarget_lock_init_recursive>
 800e6b4:	bd10      	pop	{r4, pc}
 800e6b6:	bf00      	nop
 800e6b8:	0800e829 	.word	0x0800e829
 800e6bc:	0800e84b 	.word	0x0800e84b
 800e6c0:	0800e883 	.word	0x0800e883
 800e6c4:	0800e8a7 	.word	0x0800e8a7
 800e6c8:	24005314 	.word	0x24005314

0800e6cc <stdio_exit_handler>:
 800e6cc:	4a02      	ldr	r2, [pc, #8]	@ (800e6d8 <stdio_exit_handler+0xc>)
 800e6ce:	4903      	ldr	r1, [pc, #12]	@ (800e6dc <stdio_exit_handler+0x10>)
 800e6d0:	4803      	ldr	r0, [pc, #12]	@ (800e6e0 <stdio_exit_handler+0x14>)
 800e6d2:	f000 b869 	b.w	800e7a8 <_fwalk_sglue>
 800e6d6:	bf00      	nop
 800e6d8:	24000348 	.word	0x24000348
 800e6dc:	080111d9 	.word	0x080111d9
 800e6e0:	24000358 	.word	0x24000358

0800e6e4 <cleanup_stdio>:
 800e6e4:	6841      	ldr	r1, [r0, #4]
 800e6e6:	4b0c      	ldr	r3, [pc, #48]	@ (800e718 <cleanup_stdio+0x34>)
 800e6e8:	4299      	cmp	r1, r3
 800e6ea:	b510      	push	{r4, lr}
 800e6ec:	4604      	mov	r4, r0
 800e6ee:	d001      	beq.n	800e6f4 <cleanup_stdio+0x10>
 800e6f0:	f002 fd72 	bl	80111d8 <_fflush_r>
 800e6f4:	68a1      	ldr	r1, [r4, #8]
 800e6f6:	4b09      	ldr	r3, [pc, #36]	@ (800e71c <cleanup_stdio+0x38>)
 800e6f8:	4299      	cmp	r1, r3
 800e6fa:	d002      	beq.n	800e702 <cleanup_stdio+0x1e>
 800e6fc:	4620      	mov	r0, r4
 800e6fe:	f002 fd6b 	bl	80111d8 <_fflush_r>
 800e702:	68e1      	ldr	r1, [r4, #12]
 800e704:	4b06      	ldr	r3, [pc, #24]	@ (800e720 <cleanup_stdio+0x3c>)
 800e706:	4299      	cmp	r1, r3
 800e708:	d004      	beq.n	800e714 <cleanup_stdio+0x30>
 800e70a:	4620      	mov	r0, r4
 800e70c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e710:	f002 bd62 	b.w	80111d8 <_fflush_r>
 800e714:	bd10      	pop	{r4, pc}
 800e716:	bf00      	nop
 800e718:	24005314 	.word	0x24005314
 800e71c:	2400537c 	.word	0x2400537c
 800e720:	240053e4 	.word	0x240053e4

0800e724 <global_stdio_init.part.0>:
 800e724:	b510      	push	{r4, lr}
 800e726:	4b0b      	ldr	r3, [pc, #44]	@ (800e754 <global_stdio_init.part.0+0x30>)
 800e728:	4c0b      	ldr	r4, [pc, #44]	@ (800e758 <global_stdio_init.part.0+0x34>)
 800e72a:	4a0c      	ldr	r2, [pc, #48]	@ (800e75c <global_stdio_init.part.0+0x38>)
 800e72c:	601a      	str	r2, [r3, #0]
 800e72e:	4620      	mov	r0, r4
 800e730:	2200      	movs	r2, #0
 800e732:	2104      	movs	r1, #4
 800e734:	f7ff ff94 	bl	800e660 <std>
 800e738:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e73c:	2201      	movs	r2, #1
 800e73e:	2109      	movs	r1, #9
 800e740:	f7ff ff8e 	bl	800e660 <std>
 800e744:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e748:	2202      	movs	r2, #2
 800e74a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e74e:	2112      	movs	r1, #18
 800e750:	f7ff bf86 	b.w	800e660 <std>
 800e754:	2400544c 	.word	0x2400544c
 800e758:	24005314 	.word	0x24005314
 800e75c:	0800e6cd 	.word	0x0800e6cd

0800e760 <__sfp_lock_acquire>:
 800e760:	4801      	ldr	r0, [pc, #4]	@ (800e768 <__sfp_lock_acquire+0x8>)
 800e762:	f000 b980 	b.w	800ea66 <__retarget_lock_acquire_recursive>
 800e766:	bf00      	nop
 800e768:	24005455 	.word	0x24005455

0800e76c <__sfp_lock_release>:
 800e76c:	4801      	ldr	r0, [pc, #4]	@ (800e774 <__sfp_lock_release+0x8>)
 800e76e:	f000 b97b 	b.w	800ea68 <__retarget_lock_release_recursive>
 800e772:	bf00      	nop
 800e774:	24005455 	.word	0x24005455

0800e778 <__sinit>:
 800e778:	b510      	push	{r4, lr}
 800e77a:	4604      	mov	r4, r0
 800e77c:	f7ff fff0 	bl	800e760 <__sfp_lock_acquire>
 800e780:	6a23      	ldr	r3, [r4, #32]
 800e782:	b11b      	cbz	r3, 800e78c <__sinit+0x14>
 800e784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e788:	f7ff bff0 	b.w	800e76c <__sfp_lock_release>
 800e78c:	4b04      	ldr	r3, [pc, #16]	@ (800e7a0 <__sinit+0x28>)
 800e78e:	6223      	str	r3, [r4, #32]
 800e790:	4b04      	ldr	r3, [pc, #16]	@ (800e7a4 <__sinit+0x2c>)
 800e792:	681b      	ldr	r3, [r3, #0]
 800e794:	2b00      	cmp	r3, #0
 800e796:	d1f5      	bne.n	800e784 <__sinit+0xc>
 800e798:	f7ff ffc4 	bl	800e724 <global_stdio_init.part.0>
 800e79c:	e7f2      	b.n	800e784 <__sinit+0xc>
 800e79e:	bf00      	nop
 800e7a0:	0800e6e5 	.word	0x0800e6e5
 800e7a4:	2400544c 	.word	0x2400544c

0800e7a8 <_fwalk_sglue>:
 800e7a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7ac:	4607      	mov	r7, r0
 800e7ae:	4688      	mov	r8, r1
 800e7b0:	4614      	mov	r4, r2
 800e7b2:	2600      	movs	r6, #0
 800e7b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e7b8:	f1b9 0901 	subs.w	r9, r9, #1
 800e7bc:	d505      	bpl.n	800e7ca <_fwalk_sglue+0x22>
 800e7be:	6824      	ldr	r4, [r4, #0]
 800e7c0:	2c00      	cmp	r4, #0
 800e7c2:	d1f7      	bne.n	800e7b4 <_fwalk_sglue+0xc>
 800e7c4:	4630      	mov	r0, r6
 800e7c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7ca:	89ab      	ldrh	r3, [r5, #12]
 800e7cc:	2b01      	cmp	r3, #1
 800e7ce:	d907      	bls.n	800e7e0 <_fwalk_sglue+0x38>
 800e7d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e7d4:	3301      	adds	r3, #1
 800e7d6:	d003      	beq.n	800e7e0 <_fwalk_sglue+0x38>
 800e7d8:	4629      	mov	r1, r5
 800e7da:	4638      	mov	r0, r7
 800e7dc:	47c0      	blx	r8
 800e7de:	4306      	orrs	r6, r0
 800e7e0:	3568      	adds	r5, #104	@ 0x68
 800e7e2:	e7e9      	b.n	800e7b8 <_fwalk_sglue+0x10>

0800e7e4 <siprintf>:
 800e7e4:	b40e      	push	{r1, r2, r3}
 800e7e6:	b510      	push	{r4, lr}
 800e7e8:	b09d      	sub	sp, #116	@ 0x74
 800e7ea:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e7ec:	9002      	str	r0, [sp, #8]
 800e7ee:	9006      	str	r0, [sp, #24]
 800e7f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e7f4:	480a      	ldr	r0, [pc, #40]	@ (800e820 <siprintf+0x3c>)
 800e7f6:	9107      	str	r1, [sp, #28]
 800e7f8:	9104      	str	r1, [sp, #16]
 800e7fa:	490a      	ldr	r1, [pc, #40]	@ (800e824 <siprintf+0x40>)
 800e7fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800e800:	9105      	str	r1, [sp, #20]
 800e802:	2400      	movs	r4, #0
 800e804:	a902      	add	r1, sp, #8
 800e806:	6800      	ldr	r0, [r0, #0]
 800e808:	9301      	str	r3, [sp, #4]
 800e80a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e80c:	f002 fb64 	bl	8010ed8 <_svfiprintf_r>
 800e810:	9b02      	ldr	r3, [sp, #8]
 800e812:	701c      	strb	r4, [r3, #0]
 800e814:	b01d      	add	sp, #116	@ 0x74
 800e816:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e81a:	b003      	add	sp, #12
 800e81c:	4770      	bx	lr
 800e81e:	bf00      	nop
 800e820:	24000354 	.word	0x24000354
 800e824:	ffff0208 	.word	0xffff0208

0800e828 <__sread>:
 800e828:	b510      	push	{r4, lr}
 800e82a:	460c      	mov	r4, r1
 800e82c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e830:	f000 f8ca 	bl	800e9c8 <_read_r>
 800e834:	2800      	cmp	r0, #0
 800e836:	bfab      	itete	ge
 800e838:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e83a:	89a3      	ldrhlt	r3, [r4, #12]
 800e83c:	181b      	addge	r3, r3, r0
 800e83e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e842:	bfac      	ite	ge
 800e844:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e846:	81a3      	strhlt	r3, [r4, #12]
 800e848:	bd10      	pop	{r4, pc}

0800e84a <__swrite>:
 800e84a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e84e:	461f      	mov	r7, r3
 800e850:	898b      	ldrh	r3, [r1, #12]
 800e852:	05db      	lsls	r3, r3, #23
 800e854:	4605      	mov	r5, r0
 800e856:	460c      	mov	r4, r1
 800e858:	4616      	mov	r6, r2
 800e85a:	d505      	bpl.n	800e868 <__swrite+0x1e>
 800e85c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e860:	2302      	movs	r3, #2
 800e862:	2200      	movs	r2, #0
 800e864:	f000 f89e 	bl	800e9a4 <_lseek_r>
 800e868:	89a3      	ldrh	r3, [r4, #12]
 800e86a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e86e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e872:	81a3      	strh	r3, [r4, #12]
 800e874:	4632      	mov	r2, r6
 800e876:	463b      	mov	r3, r7
 800e878:	4628      	mov	r0, r5
 800e87a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e87e:	f000 b8b5 	b.w	800e9ec <_write_r>

0800e882 <__sseek>:
 800e882:	b510      	push	{r4, lr}
 800e884:	460c      	mov	r4, r1
 800e886:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e88a:	f000 f88b 	bl	800e9a4 <_lseek_r>
 800e88e:	1c43      	adds	r3, r0, #1
 800e890:	89a3      	ldrh	r3, [r4, #12]
 800e892:	bf15      	itete	ne
 800e894:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e896:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e89a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e89e:	81a3      	strheq	r3, [r4, #12]
 800e8a0:	bf18      	it	ne
 800e8a2:	81a3      	strhne	r3, [r4, #12]
 800e8a4:	bd10      	pop	{r4, pc}

0800e8a6 <__sclose>:
 800e8a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e8aa:	f000 b80d 	b.w	800e8c8 <_close_r>

0800e8ae <memset>:
 800e8ae:	4402      	add	r2, r0
 800e8b0:	4603      	mov	r3, r0
 800e8b2:	4293      	cmp	r3, r2
 800e8b4:	d100      	bne.n	800e8b8 <memset+0xa>
 800e8b6:	4770      	bx	lr
 800e8b8:	f803 1b01 	strb.w	r1, [r3], #1
 800e8bc:	e7f9      	b.n	800e8b2 <memset+0x4>
	...

0800e8c0 <_localeconv_r>:
 800e8c0:	4800      	ldr	r0, [pc, #0]	@ (800e8c4 <_localeconv_r+0x4>)
 800e8c2:	4770      	bx	lr
 800e8c4:	24000494 	.word	0x24000494

0800e8c8 <_close_r>:
 800e8c8:	b538      	push	{r3, r4, r5, lr}
 800e8ca:	4d06      	ldr	r5, [pc, #24]	@ (800e8e4 <_close_r+0x1c>)
 800e8cc:	2300      	movs	r3, #0
 800e8ce:	4604      	mov	r4, r0
 800e8d0:	4608      	mov	r0, r1
 800e8d2:	602b      	str	r3, [r5, #0]
 800e8d4:	f7f4 f8fc 	bl	8002ad0 <_close>
 800e8d8:	1c43      	adds	r3, r0, #1
 800e8da:	d102      	bne.n	800e8e2 <_close_r+0x1a>
 800e8dc:	682b      	ldr	r3, [r5, #0]
 800e8de:	b103      	cbz	r3, 800e8e2 <_close_r+0x1a>
 800e8e0:	6023      	str	r3, [r4, #0]
 800e8e2:	bd38      	pop	{r3, r4, r5, pc}
 800e8e4:	24005450 	.word	0x24005450

0800e8e8 <_reclaim_reent>:
 800e8e8:	4b2d      	ldr	r3, [pc, #180]	@ (800e9a0 <_reclaim_reent+0xb8>)
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	4283      	cmp	r3, r0
 800e8ee:	b570      	push	{r4, r5, r6, lr}
 800e8f0:	4604      	mov	r4, r0
 800e8f2:	d053      	beq.n	800e99c <_reclaim_reent+0xb4>
 800e8f4:	69c3      	ldr	r3, [r0, #28]
 800e8f6:	b31b      	cbz	r3, 800e940 <_reclaim_reent+0x58>
 800e8f8:	68db      	ldr	r3, [r3, #12]
 800e8fa:	b163      	cbz	r3, 800e916 <_reclaim_reent+0x2e>
 800e8fc:	2500      	movs	r5, #0
 800e8fe:	69e3      	ldr	r3, [r4, #28]
 800e900:	68db      	ldr	r3, [r3, #12]
 800e902:	5959      	ldr	r1, [r3, r5]
 800e904:	b9b1      	cbnz	r1, 800e934 <_reclaim_reent+0x4c>
 800e906:	3504      	adds	r5, #4
 800e908:	2d80      	cmp	r5, #128	@ 0x80
 800e90a:	d1f8      	bne.n	800e8fe <_reclaim_reent+0x16>
 800e90c:	69e3      	ldr	r3, [r4, #28]
 800e90e:	4620      	mov	r0, r4
 800e910:	68d9      	ldr	r1, [r3, #12]
 800e912:	f000 fea7 	bl	800f664 <_free_r>
 800e916:	69e3      	ldr	r3, [r4, #28]
 800e918:	6819      	ldr	r1, [r3, #0]
 800e91a:	b111      	cbz	r1, 800e922 <_reclaim_reent+0x3a>
 800e91c:	4620      	mov	r0, r4
 800e91e:	f000 fea1 	bl	800f664 <_free_r>
 800e922:	69e3      	ldr	r3, [r4, #28]
 800e924:	689d      	ldr	r5, [r3, #8]
 800e926:	b15d      	cbz	r5, 800e940 <_reclaim_reent+0x58>
 800e928:	4629      	mov	r1, r5
 800e92a:	4620      	mov	r0, r4
 800e92c:	682d      	ldr	r5, [r5, #0]
 800e92e:	f000 fe99 	bl	800f664 <_free_r>
 800e932:	e7f8      	b.n	800e926 <_reclaim_reent+0x3e>
 800e934:	680e      	ldr	r6, [r1, #0]
 800e936:	4620      	mov	r0, r4
 800e938:	f000 fe94 	bl	800f664 <_free_r>
 800e93c:	4631      	mov	r1, r6
 800e93e:	e7e1      	b.n	800e904 <_reclaim_reent+0x1c>
 800e940:	6961      	ldr	r1, [r4, #20]
 800e942:	b111      	cbz	r1, 800e94a <_reclaim_reent+0x62>
 800e944:	4620      	mov	r0, r4
 800e946:	f000 fe8d 	bl	800f664 <_free_r>
 800e94a:	69e1      	ldr	r1, [r4, #28]
 800e94c:	b111      	cbz	r1, 800e954 <_reclaim_reent+0x6c>
 800e94e:	4620      	mov	r0, r4
 800e950:	f000 fe88 	bl	800f664 <_free_r>
 800e954:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e956:	b111      	cbz	r1, 800e95e <_reclaim_reent+0x76>
 800e958:	4620      	mov	r0, r4
 800e95a:	f000 fe83 	bl	800f664 <_free_r>
 800e95e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e960:	b111      	cbz	r1, 800e968 <_reclaim_reent+0x80>
 800e962:	4620      	mov	r0, r4
 800e964:	f000 fe7e 	bl	800f664 <_free_r>
 800e968:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800e96a:	b111      	cbz	r1, 800e972 <_reclaim_reent+0x8a>
 800e96c:	4620      	mov	r0, r4
 800e96e:	f000 fe79 	bl	800f664 <_free_r>
 800e972:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e974:	b111      	cbz	r1, 800e97c <_reclaim_reent+0x94>
 800e976:	4620      	mov	r0, r4
 800e978:	f000 fe74 	bl	800f664 <_free_r>
 800e97c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800e97e:	b111      	cbz	r1, 800e986 <_reclaim_reent+0x9e>
 800e980:	4620      	mov	r0, r4
 800e982:	f000 fe6f 	bl	800f664 <_free_r>
 800e986:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e988:	b111      	cbz	r1, 800e990 <_reclaim_reent+0xa8>
 800e98a:	4620      	mov	r0, r4
 800e98c:	f000 fe6a 	bl	800f664 <_free_r>
 800e990:	6a23      	ldr	r3, [r4, #32]
 800e992:	b11b      	cbz	r3, 800e99c <_reclaim_reent+0xb4>
 800e994:	4620      	mov	r0, r4
 800e996:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e99a:	4718      	bx	r3
 800e99c:	bd70      	pop	{r4, r5, r6, pc}
 800e99e:	bf00      	nop
 800e9a0:	24000354 	.word	0x24000354

0800e9a4 <_lseek_r>:
 800e9a4:	b538      	push	{r3, r4, r5, lr}
 800e9a6:	4d07      	ldr	r5, [pc, #28]	@ (800e9c4 <_lseek_r+0x20>)
 800e9a8:	4604      	mov	r4, r0
 800e9aa:	4608      	mov	r0, r1
 800e9ac:	4611      	mov	r1, r2
 800e9ae:	2200      	movs	r2, #0
 800e9b0:	602a      	str	r2, [r5, #0]
 800e9b2:	461a      	mov	r2, r3
 800e9b4:	f7f4 f8b3 	bl	8002b1e <_lseek>
 800e9b8:	1c43      	adds	r3, r0, #1
 800e9ba:	d102      	bne.n	800e9c2 <_lseek_r+0x1e>
 800e9bc:	682b      	ldr	r3, [r5, #0]
 800e9be:	b103      	cbz	r3, 800e9c2 <_lseek_r+0x1e>
 800e9c0:	6023      	str	r3, [r4, #0]
 800e9c2:	bd38      	pop	{r3, r4, r5, pc}
 800e9c4:	24005450 	.word	0x24005450

0800e9c8 <_read_r>:
 800e9c8:	b538      	push	{r3, r4, r5, lr}
 800e9ca:	4d07      	ldr	r5, [pc, #28]	@ (800e9e8 <_read_r+0x20>)
 800e9cc:	4604      	mov	r4, r0
 800e9ce:	4608      	mov	r0, r1
 800e9d0:	4611      	mov	r1, r2
 800e9d2:	2200      	movs	r2, #0
 800e9d4:	602a      	str	r2, [r5, #0]
 800e9d6:	461a      	mov	r2, r3
 800e9d8:	f7f4 f841 	bl	8002a5e <_read>
 800e9dc:	1c43      	adds	r3, r0, #1
 800e9de:	d102      	bne.n	800e9e6 <_read_r+0x1e>
 800e9e0:	682b      	ldr	r3, [r5, #0]
 800e9e2:	b103      	cbz	r3, 800e9e6 <_read_r+0x1e>
 800e9e4:	6023      	str	r3, [r4, #0]
 800e9e6:	bd38      	pop	{r3, r4, r5, pc}
 800e9e8:	24005450 	.word	0x24005450

0800e9ec <_write_r>:
 800e9ec:	b538      	push	{r3, r4, r5, lr}
 800e9ee:	4d07      	ldr	r5, [pc, #28]	@ (800ea0c <_write_r+0x20>)
 800e9f0:	4604      	mov	r4, r0
 800e9f2:	4608      	mov	r0, r1
 800e9f4:	4611      	mov	r1, r2
 800e9f6:	2200      	movs	r2, #0
 800e9f8:	602a      	str	r2, [r5, #0]
 800e9fa:	461a      	mov	r2, r3
 800e9fc:	f7f4 f84c 	bl	8002a98 <_write>
 800ea00:	1c43      	adds	r3, r0, #1
 800ea02:	d102      	bne.n	800ea0a <_write_r+0x1e>
 800ea04:	682b      	ldr	r3, [r5, #0]
 800ea06:	b103      	cbz	r3, 800ea0a <_write_r+0x1e>
 800ea08:	6023      	str	r3, [r4, #0]
 800ea0a:	bd38      	pop	{r3, r4, r5, pc}
 800ea0c:	24005450 	.word	0x24005450

0800ea10 <__errno>:
 800ea10:	4b01      	ldr	r3, [pc, #4]	@ (800ea18 <__errno+0x8>)
 800ea12:	6818      	ldr	r0, [r3, #0]
 800ea14:	4770      	bx	lr
 800ea16:	bf00      	nop
 800ea18:	24000354 	.word	0x24000354

0800ea1c <__libc_init_array>:
 800ea1c:	b570      	push	{r4, r5, r6, lr}
 800ea1e:	4d0d      	ldr	r5, [pc, #52]	@ (800ea54 <__libc_init_array+0x38>)
 800ea20:	4c0d      	ldr	r4, [pc, #52]	@ (800ea58 <__libc_init_array+0x3c>)
 800ea22:	1b64      	subs	r4, r4, r5
 800ea24:	10a4      	asrs	r4, r4, #2
 800ea26:	2600      	movs	r6, #0
 800ea28:	42a6      	cmp	r6, r4
 800ea2a:	d109      	bne.n	800ea40 <__libc_init_array+0x24>
 800ea2c:	4d0b      	ldr	r5, [pc, #44]	@ (800ea5c <__libc_init_array+0x40>)
 800ea2e:	4c0c      	ldr	r4, [pc, #48]	@ (800ea60 <__libc_init_array+0x44>)
 800ea30:	f003 fab4 	bl	8011f9c <_init>
 800ea34:	1b64      	subs	r4, r4, r5
 800ea36:	10a4      	asrs	r4, r4, #2
 800ea38:	2600      	movs	r6, #0
 800ea3a:	42a6      	cmp	r6, r4
 800ea3c:	d105      	bne.n	800ea4a <__libc_init_array+0x2e>
 800ea3e:	bd70      	pop	{r4, r5, r6, pc}
 800ea40:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea44:	4798      	blx	r3
 800ea46:	3601      	adds	r6, #1
 800ea48:	e7ee      	b.n	800ea28 <__libc_init_array+0xc>
 800ea4a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea4e:	4798      	blx	r3
 800ea50:	3601      	adds	r6, #1
 800ea52:	e7f2      	b.n	800ea3a <__libc_init_array+0x1e>
 800ea54:	080125a4 	.word	0x080125a4
 800ea58:	080125a4 	.word	0x080125a4
 800ea5c:	080125a4 	.word	0x080125a4
 800ea60:	080125a8 	.word	0x080125a8

0800ea64 <__retarget_lock_init_recursive>:
 800ea64:	4770      	bx	lr

0800ea66 <__retarget_lock_acquire_recursive>:
 800ea66:	4770      	bx	lr

0800ea68 <__retarget_lock_release_recursive>:
 800ea68:	4770      	bx	lr

0800ea6a <memcpy>:
 800ea6a:	440a      	add	r2, r1
 800ea6c:	4291      	cmp	r1, r2
 800ea6e:	f100 33ff 	add.w	r3, r0, #4294967295
 800ea72:	d100      	bne.n	800ea76 <memcpy+0xc>
 800ea74:	4770      	bx	lr
 800ea76:	b510      	push	{r4, lr}
 800ea78:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ea7c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ea80:	4291      	cmp	r1, r2
 800ea82:	d1f9      	bne.n	800ea78 <memcpy+0xe>
 800ea84:	bd10      	pop	{r4, pc}
	...

0800ea88 <nanf>:
 800ea88:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ea90 <nanf+0x8>
 800ea8c:	4770      	bx	lr
 800ea8e:	bf00      	nop
 800ea90:	7fc00000 	.word	0x7fc00000

0800ea94 <quorem>:
 800ea94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea98:	6903      	ldr	r3, [r0, #16]
 800ea9a:	690c      	ldr	r4, [r1, #16]
 800ea9c:	42a3      	cmp	r3, r4
 800ea9e:	4607      	mov	r7, r0
 800eaa0:	db7e      	blt.n	800eba0 <quorem+0x10c>
 800eaa2:	3c01      	subs	r4, #1
 800eaa4:	f101 0814 	add.w	r8, r1, #20
 800eaa8:	00a3      	lsls	r3, r4, #2
 800eaaa:	f100 0514 	add.w	r5, r0, #20
 800eaae:	9300      	str	r3, [sp, #0]
 800eab0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eab4:	9301      	str	r3, [sp, #4]
 800eab6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800eaba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eabe:	3301      	adds	r3, #1
 800eac0:	429a      	cmp	r2, r3
 800eac2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800eac6:	fbb2 f6f3 	udiv	r6, r2, r3
 800eaca:	d32e      	bcc.n	800eb2a <quorem+0x96>
 800eacc:	f04f 0a00 	mov.w	sl, #0
 800ead0:	46c4      	mov	ip, r8
 800ead2:	46ae      	mov	lr, r5
 800ead4:	46d3      	mov	fp, sl
 800ead6:	f85c 3b04 	ldr.w	r3, [ip], #4
 800eada:	b298      	uxth	r0, r3
 800eadc:	fb06 a000 	mla	r0, r6, r0, sl
 800eae0:	0c02      	lsrs	r2, r0, #16
 800eae2:	0c1b      	lsrs	r3, r3, #16
 800eae4:	fb06 2303 	mla	r3, r6, r3, r2
 800eae8:	f8de 2000 	ldr.w	r2, [lr]
 800eaec:	b280      	uxth	r0, r0
 800eaee:	b292      	uxth	r2, r2
 800eaf0:	1a12      	subs	r2, r2, r0
 800eaf2:	445a      	add	r2, fp
 800eaf4:	f8de 0000 	ldr.w	r0, [lr]
 800eaf8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eafc:	b29b      	uxth	r3, r3
 800eafe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800eb02:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800eb06:	b292      	uxth	r2, r2
 800eb08:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800eb0c:	45e1      	cmp	r9, ip
 800eb0e:	f84e 2b04 	str.w	r2, [lr], #4
 800eb12:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800eb16:	d2de      	bcs.n	800ead6 <quorem+0x42>
 800eb18:	9b00      	ldr	r3, [sp, #0]
 800eb1a:	58eb      	ldr	r3, [r5, r3]
 800eb1c:	b92b      	cbnz	r3, 800eb2a <quorem+0x96>
 800eb1e:	9b01      	ldr	r3, [sp, #4]
 800eb20:	3b04      	subs	r3, #4
 800eb22:	429d      	cmp	r5, r3
 800eb24:	461a      	mov	r2, r3
 800eb26:	d32f      	bcc.n	800eb88 <quorem+0xf4>
 800eb28:	613c      	str	r4, [r7, #16]
 800eb2a:	4638      	mov	r0, r7
 800eb2c:	f001 f956 	bl	800fddc <__mcmp>
 800eb30:	2800      	cmp	r0, #0
 800eb32:	db25      	blt.n	800eb80 <quorem+0xec>
 800eb34:	4629      	mov	r1, r5
 800eb36:	2000      	movs	r0, #0
 800eb38:	f858 2b04 	ldr.w	r2, [r8], #4
 800eb3c:	f8d1 c000 	ldr.w	ip, [r1]
 800eb40:	fa1f fe82 	uxth.w	lr, r2
 800eb44:	fa1f f38c 	uxth.w	r3, ip
 800eb48:	eba3 030e 	sub.w	r3, r3, lr
 800eb4c:	4403      	add	r3, r0
 800eb4e:	0c12      	lsrs	r2, r2, #16
 800eb50:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800eb54:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800eb58:	b29b      	uxth	r3, r3
 800eb5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb5e:	45c1      	cmp	r9, r8
 800eb60:	f841 3b04 	str.w	r3, [r1], #4
 800eb64:	ea4f 4022 	mov.w	r0, r2, asr #16
 800eb68:	d2e6      	bcs.n	800eb38 <quorem+0xa4>
 800eb6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eb6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eb72:	b922      	cbnz	r2, 800eb7e <quorem+0xea>
 800eb74:	3b04      	subs	r3, #4
 800eb76:	429d      	cmp	r5, r3
 800eb78:	461a      	mov	r2, r3
 800eb7a:	d30b      	bcc.n	800eb94 <quorem+0x100>
 800eb7c:	613c      	str	r4, [r7, #16]
 800eb7e:	3601      	adds	r6, #1
 800eb80:	4630      	mov	r0, r6
 800eb82:	b003      	add	sp, #12
 800eb84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb88:	6812      	ldr	r2, [r2, #0]
 800eb8a:	3b04      	subs	r3, #4
 800eb8c:	2a00      	cmp	r2, #0
 800eb8e:	d1cb      	bne.n	800eb28 <quorem+0x94>
 800eb90:	3c01      	subs	r4, #1
 800eb92:	e7c6      	b.n	800eb22 <quorem+0x8e>
 800eb94:	6812      	ldr	r2, [r2, #0]
 800eb96:	3b04      	subs	r3, #4
 800eb98:	2a00      	cmp	r2, #0
 800eb9a:	d1ef      	bne.n	800eb7c <quorem+0xe8>
 800eb9c:	3c01      	subs	r4, #1
 800eb9e:	e7ea      	b.n	800eb76 <quorem+0xe2>
 800eba0:	2000      	movs	r0, #0
 800eba2:	e7ee      	b.n	800eb82 <quorem+0xee>
 800eba4:	0000      	movs	r0, r0
	...

0800eba8 <_dtoa_r>:
 800eba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebac:	ed2d 8b02 	vpush	{d8}
 800ebb0:	69c7      	ldr	r7, [r0, #28]
 800ebb2:	b091      	sub	sp, #68	@ 0x44
 800ebb4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ebb8:	ec55 4b10 	vmov	r4, r5, d0
 800ebbc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800ebbe:	9107      	str	r1, [sp, #28]
 800ebc0:	4681      	mov	r9, r0
 800ebc2:	9209      	str	r2, [sp, #36]	@ 0x24
 800ebc4:	930d      	str	r3, [sp, #52]	@ 0x34
 800ebc6:	b97f      	cbnz	r7, 800ebe8 <_dtoa_r+0x40>
 800ebc8:	2010      	movs	r0, #16
 800ebca:	f000 fd95 	bl	800f6f8 <malloc>
 800ebce:	4602      	mov	r2, r0
 800ebd0:	f8c9 001c 	str.w	r0, [r9, #28]
 800ebd4:	b920      	cbnz	r0, 800ebe0 <_dtoa_r+0x38>
 800ebd6:	4ba0      	ldr	r3, [pc, #640]	@ (800ee58 <_dtoa_r+0x2b0>)
 800ebd8:	21ef      	movs	r1, #239	@ 0xef
 800ebda:	48a0      	ldr	r0, [pc, #640]	@ (800ee5c <_dtoa_r+0x2b4>)
 800ebdc:	f002 fb68 	bl	80112b0 <__assert_func>
 800ebe0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ebe4:	6007      	str	r7, [r0, #0]
 800ebe6:	60c7      	str	r7, [r0, #12]
 800ebe8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ebec:	6819      	ldr	r1, [r3, #0]
 800ebee:	b159      	cbz	r1, 800ec08 <_dtoa_r+0x60>
 800ebf0:	685a      	ldr	r2, [r3, #4]
 800ebf2:	604a      	str	r2, [r1, #4]
 800ebf4:	2301      	movs	r3, #1
 800ebf6:	4093      	lsls	r3, r2
 800ebf8:	608b      	str	r3, [r1, #8]
 800ebfa:	4648      	mov	r0, r9
 800ebfc:	f000 fe72 	bl	800f8e4 <_Bfree>
 800ec00:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ec04:	2200      	movs	r2, #0
 800ec06:	601a      	str	r2, [r3, #0]
 800ec08:	1e2b      	subs	r3, r5, #0
 800ec0a:	bfbb      	ittet	lt
 800ec0c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ec10:	9303      	strlt	r3, [sp, #12]
 800ec12:	2300      	movge	r3, #0
 800ec14:	2201      	movlt	r2, #1
 800ec16:	bfac      	ite	ge
 800ec18:	6033      	strge	r3, [r6, #0]
 800ec1a:	6032      	strlt	r2, [r6, #0]
 800ec1c:	4b90      	ldr	r3, [pc, #576]	@ (800ee60 <_dtoa_r+0x2b8>)
 800ec1e:	9e03      	ldr	r6, [sp, #12]
 800ec20:	43b3      	bics	r3, r6
 800ec22:	d110      	bne.n	800ec46 <_dtoa_r+0x9e>
 800ec24:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ec26:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ec2a:	6013      	str	r3, [r2, #0]
 800ec2c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800ec30:	4323      	orrs	r3, r4
 800ec32:	f000 84e6 	beq.w	800f602 <_dtoa_r+0xa5a>
 800ec36:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ec38:	4f8a      	ldr	r7, [pc, #552]	@ (800ee64 <_dtoa_r+0x2bc>)
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	f000 84e8 	beq.w	800f610 <_dtoa_r+0xa68>
 800ec40:	1cfb      	adds	r3, r7, #3
 800ec42:	f000 bce3 	b.w	800f60c <_dtoa_r+0xa64>
 800ec46:	ed9d 8b02 	vldr	d8, [sp, #8]
 800ec4a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ec4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec52:	d10a      	bne.n	800ec6a <_dtoa_r+0xc2>
 800ec54:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ec56:	2301      	movs	r3, #1
 800ec58:	6013      	str	r3, [r2, #0]
 800ec5a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ec5c:	b113      	cbz	r3, 800ec64 <_dtoa_r+0xbc>
 800ec5e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ec60:	4b81      	ldr	r3, [pc, #516]	@ (800ee68 <_dtoa_r+0x2c0>)
 800ec62:	6013      	str	r3, [r2, #0]
 800ec64:	4f81      	ldr	r7, [pc, #516]	@ (800ee6c <_dtoa_r+0x2c4>)
 800ec66:	f000 bcd3 	b.w	800f610 <_dtoa_r+0xa68>
 800ec6a:	aa0e      	add	r2, sp, #56	@ 0x38
 800ec6c:	a90f      	add	r1, sp, #60	@ 0x3c
 800ec6e:	4648      	mov	r0, r9
 800ec70:	eeb0 0b48 	vmov.f64	d0, d8
 800ec74:	f001 f9d2 	bl	801001c <__d2b>
 800ec78:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800ec7c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ec7e:	9001      	str	r0, [sp, #4]
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d045      	beq.n	800ed10 <_dtoa_r+0x168>
 800ec84:	eeb0 7b48 	vmov.f64	d7, d8
 800ec88:	ee18 1a90 	vmov	r1, s17
 800ec8c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800ec90:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800ec94:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800ec98:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800ec9c:	2500      	movs	r5, #0
 800ec9e:	ee07 1a90 	vmov	s15, r1
 800eca2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800eca6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800ee40 <_dtoa_r+0x298>
 800ecaa:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ecae:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800ee48 <_dtoa_r+0x2a0>
 800ecb2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ecb6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800ee50 <_dtoa_r+0x2a8>
 800ecba:	ee07 3a90 	vmov	s15, r3
 800ecbe:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800ecc2:	eeb0 7b46 	vmov.f64	d7, d6
 800ecc6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800ecca:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800ecce:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800ecd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecd6:	ee16 8a90 	vmov	r8, s13
 800ecda:	d508      	bpl.n	800ecee <_dtoa_r+0x146>
 800ecdc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800ece0:	eeb4 6b47 	vcmp.f64	d6, d7
 800ece4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ece8:	bf18      	it	ne
 800ecea:	f108 38ff 	addne.w	r8, r8, #4294967295
 800ecee:	f1b8 0f16 	cmp.w	r8, #22
 800ecf2:	d82b      	bhi.n	800ed4c <_dtoa_r+0x1a4>
 800ecf4:	495e      	ldr	r1, [pc, #376]	@ (800ee70 <_dtoa_r+0x2c8>)
 800ecf6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800ecfa:	ed91 7b00 	vldr	d7, [r1]
 800ecfe:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ed02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed06:	d501      	bpl.n	800ed0c <_dtoa_r+0x164>
 800ed08:	f108 38ff 	add.w	r8, r8, #4294967295
 800ed0c:	2100      	movs	r1, #0
 800ed0e:	e01e      	b.n	800ed4e <_dtoa_r+0x1a6>
 800ed10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed12:	4413      	add	r3, r2
 800ed14:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800ed18:	2920      	cmp	r1, #32
 800ed1a:	bfc1      	itttt	gt
 800ed1c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800ed20:	408e      	lslgt	r6, r1
 800ed22:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800ed26:	fa24 f101 	lsrgt.w	r1, r4, r1
 800ed2a:	bfd6      	itet	le
 800ed2c:	f1c1 0120 	rsble	r1, r1, #32
 800ed30:	4331      	orrgt	r1, r6
 800ed32:	fa04 f101 	lslle.w	r1, r4, r1
 800ed36:	ee07 1a90 	vmov	s15, r1
 800ed3a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800ed3e:	3b01      	subs	r3, #1
 800ed40:	ee17 1a90 	vmov	r1, s15
 800ed44:	2501      	movs	r5, #1
 800ed46:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800ed4a:	e7a8      	b.n	800ec9e <_dtoa_r+0xf6>
 800ed4c:	2101      	movs	r1, #1
 800ed4e:	1ad2      	subs	r2, r2, r3
 800ed50:	1e53      	subs	r3, r2, #1
 800ed52:	9306      	str	r3, [sp, #24]
 800ed54:	bf45      	ittet	mi
 800ed56:	f1c2 0301 	rsbmi	r3, r2, #1
 800ed5a:	9304      	strmi	r3, [sp, #16]
 800ed5c:	2300      	movpl	r3, #0
 800ed5e:	2300      	movmi	r3, #0
 800ed60:	bf4c      	ite	mi
 800ed62:	9306      	strmi	r3, [sp, #24]
 800ed64:	9304      	strpl	r3, [sp, #16]
 800ed66:	f1b8 0f00 	cmp.w	r8, #0
 800ed6a:	910c      	str	r1, [sp, #48]	@ 0x30
 800ed6c:	db18      	blt.n	800eda0 <_dtoa_r+0x1f8>
 800ed6e:	9b06      	ldr	r3, [sp, #24]
 800ed70:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800ed74:	4443      	add	r3, r8
 800ed76:	9306      	str	r3, [sp, #24]
 800ed78:	2300      	movs	r3, #0
 800ed7a:	9a07      	ldr	r2, [sp, #28]
 800ed7c:	2a09      	cmp	r2, #9
 800ed7e:	d845      	bhi.n	800ee0c <_dtoa_r+0x264>
 800ed80:	2a05      	cmp	r2, #5
 800ed82:	bfc4      	itt	gt
 800ed84:	3a04      	subgt	r2, #4
 800ed86:	9207      	strgt	r2, [sp, #28]
 800ed88:	9a07      	ldr	r2, [sp, #28]
 800ed8a:	f1a2 0202 	sub.w	r2, r2, #2
 800ed8e:	bfcc      	ite	gt
 800ed90:	2400      	movgt	r4, #0
 800ed92:	2401      	movle	r4, #1
 800ed94:	2a03      	cmp	r2, #3
 800ed96:	d844      	bhi.n	800ee22 <_dtoa_r+0x27a>
 800ed98:	e8df f002 	tbb	[pc, r2]
 800ed9c:	0b173634 	.word	0x0b173634
 800eda0:	9b04      	ldr	r3, [sp, #16]
 800eda2:	2200      	movs	r2, #0
 800eda4:	eba3 0308 	sub.w	r3, r3, r8
 800eda8:	9304      	str	r3, [sp, #16]
 800edaa:	920a      	str	r2, [sp, #40]	@ 0x28
 800edac:	f1c8 0300 	rsb	r3, r8, #0
 800edb0:	e7e3      	b.n	800ed7a <_dtoa_r+0x1d2>
 800edb2:	2201      	movs	r2, #1
 800edb4:	9208      	str	r2, [sp, #32]
 800edb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800edb8:	eb08 0b02 	add.w	fp, r8, r2
 800edbc:	f10b 0a01 	add.w	sl, fp, #1
 800edc0:	4652      	mov	r2, sl
 800edc2:	2a01      	cmp	r2, #1
 800edc4:	bfb8      	it	lt
 800edc6:	2201      	movlt	r2, #1
 800edc8:	e006      	b.n	800edd8 <_dtoa_r+0x230>
 800edca:	2201      	movs	r2, #1
 800edcc:	9208      	str	r2, [sp, #32]
 800edce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800edd0:	2a00      	cmp	r2, #0
 800edd2:	dd29      	ble.n	800ee28 <_dtoa_r+0x280>
 800edd4:	4693      	mov	fp, r2
 800edd6:	4692      	mov	sl, r2
 800edd8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800eddc:	2100      	movs	r1, #0
 800edde:	2004      	movs	r0, #4
 800ede0:	f100 0614 	add.w	r6, r0, #20
 800ede4:	4296      	cmp	r6, r2
 800ede6:	d926      	bls.n	800ee36 <_dtoa_r+0x28e>
 800ede8:	6079      	str	r1, [r7, #4]
 800edea:	4648      	mov	r0, r9
 800edec:	9305      	str	r3, [sp, #20]
 800edee:	f000 fd39 	bl	800f864 <_Balloc>
 800edf2:	9b05      	ldr	r3, [sp, #20]
 800edf4:	4607      	mov	r7, r0
 800edf6:	2800      	cmp	r0, #0
 800edf8:	d13e      	bne.n	800ee78 <_dtoa_r+0x2d0>
 800edfa:	4b1e      	ldr	r3, [pc, #120]	@ (800ee74 <_dtoa_r+0x2cc>)
 800edfc:	4602      	mov	r2, r0
 800edfe:	f240 11af 	movw	r1, #431	@ 0x1af
 800ee02:	e6ea      	b.n	800ebda <_dtoa_r+0x32>
 800ee04:	2200      	movs	r2, #0
 800ee06:	e7e1      	b.n	800edcc <_dtoa_r+0x224>
 800ee08:	2200      	movs	r2, #0
 800ee0a:	e7d3      	b.n	800edb4 <_dtoa_r+0x20c>
 800ee0c:	2401      	movs	r4, #1
 800ee0e:	2200      	movs	r2, #0
 800ee10:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800ee14:	f04f 3bff 	mov.w	fp, #4294967295
 800ee18:	2100      	movs	r1, #0
 800ee1a:	46da      	mov	sl, fp
 800ee1c:	2212      	movs	r2, #18
 800ee1e:	9109      	str	r1, [sp, #36]	@ 0x24
 800ee20:	e7da      	b.n	800edd8 <_dtoa_r+0x230>
 800ee22:	2201      	movs	r2, #1
 800ee24:	9208      	str	r2, [sp, #32]
 800ee26:	e7f5      	b.n	800ee14 <_dtoa_r+0x26c>
 800ee28:	f04f 0b01 	mov.w	fp, #1
 800ee2c:	46da      	mov	sl, fp
 800ee2e:	465a      	mov	r2, fp
 800ee30:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800ee34:	e7d0      	b.n	800edd8 <_dtoa_r+0x230>
 800ee36:	3101      	adds	r1, #1
 800ee38:	0040      	lsls	r0, r0, #1
 800ee3a:	e7d1      	b.n	800ede0 <_dtoa_r+0x238>
 800ee3c:	f3af 8000 	nop.w
 800ee40:	636f4361 	.word	0x636f4361
 800ee44:	3fd287a7 	.word	0x3fd287a7
 800ee48:	8b60c8b3 	.word	0x8b60c8b3
 800ee4c:	3fc68a28 	.word	0x3fc68a28
 800ee50:	509f79fb 	.word	0x509f79fb
 800ee54:	3fd34413 	.word	0x3fd34413
 800ee58:	080121b6 	.word	0x080121b6
 800ee5c:	080121cd 	.word	0x080121cd
 800ee60:	7ff00000 	.word	0x7ff00000
 800ee64:	080121b2 	.word	0x080121b2
 800ee68:	08012181 	.word	0x08012181
 800ee6c:	08012180 	.word	0x08012180
 800ee70:	08012380 	.word	0x08012380
 800ee74:	08012225 	.word	0x08012225
 800ee78:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800ee7c:	f1ba 0f0e 	cmp.w	sl, #14
 800ee80:	6010      	str	r0, [r2, #0]
 800ee82:	d86e      	bhi.n	800ef62 <_dtoa_r+0x3ba>
 800ee84:	2c00      	cmp	r4, #0
 800ee86:	d06c      	beq.n	800ef62 <_dtoa_r+0x3ba>
 800ee88:	f1b8 0f00 	cmp.w	r8, #0
 800ee8c:	f340 80b4 	ble.w	800eff8 <_dtoa_r+0x450>
 800ee90:	4ac8      	ldr	r2, [pc, #800]	@ (800f1b4 <_dtoa_r+0x60c>)
 800ee92:	f008 010f 	and.w	r1, r8, #15
 800ee96:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800ee9a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800ee9e:	ed92 7b00 	vldr	d7, [r2]
 800eea2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800eea6:	f000 809b 	beq.w	800efe0 <_dtoa_r+0x438>
 800eeaa:	4ac3      	ldr	r2, [pc, #780]	@ (800f1b8 <_dtoa_r+0x610>)
 800eeac:	ed92 6b08 	vldr	d6, [r2, #32]
 800eeb0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800eeb4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800eeb8:	f001 010f 	and.w	r1, r1, #15
 800eebc:	2203      	movs	r2, #3
 800eebe:	48be      	ldr	r0, [pc, #760]	@ (800f1b8 <_dtoa_r+0x610>)
 800eec0:	2900      	cmp	r1, #0
 800eec2:	f040 808f 	bne.w	800efe4 <_dtoa_r+0x43c>
 800eec6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800eeca:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800eece:	ed8d 7b02 	vstr	d7, [sp, #8]
 800eed2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800eed4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800eed8:	2900      	cmp	r1, #0
 800eeda:	f000 80b3 	beq.w	800f044 <_dtoa_r+0x49c>
 800eede:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800eee2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800eee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eeea:	f140 80ab 	bpl.w	800f044 <_dtoa_r+0x49c>
 800eeee:	f1ba 0f00 	cmp.w	sl, #0
 800eef2:	f000 80a7 	beq.w	800f044 <_dtoa_r+0x49c>
 800eef6:	f1bb 0f00 	cmp.w	fp, #0
 800eefa:	dd30      	ble.n	800ef5e <_dtoa_r+0x3b6>
 800eefc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800ef00:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ef04:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ef08:	f108 31ff 	add.w	r1, r8, #4294967295
 800ef0c:	9105      	str	r1, [sp, #20]
 800ef0e:	3201      	adds	r2, #1
 800ef10:	465c      	mov	r4, fp
 800ef12:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ef16:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800ef1a:	ee07 2a90 	vmov	s15, r2
 800ef1e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ef22:	eea7 5b06 	vfma.f64	d5, d7, d6
 800ef26:	ee15 2a90 	vmov	r2, s11
 800ef2a:	ec51 0b15 	vmov	r0, r1, d5
 800ef2e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800ef32:	2c00      	cmp	r4, #0
 800ef34:	f040 808a 	bne.w	800f04c <_dtoa_r+0x4a4>
 800ef38:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800ef3c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800ef40:	ec41 0b17 	vmov	d7, r0, r1
 800ef44:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ef48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef4c:	f300 826a 	bgt.w	800f424 <_dtoa_r+0x87c>
 800ef50:	eeb1 7b47 	vneg.f64	d7, d7
 800ef54:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ef58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef5c:	d423      	bmi.n	800efa6 <_dtoa_r+0x3fe>
 800ef5e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800ef62:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ef64:	2a00      	cmp	r2, #0
 800ef66:	f2c0 8129 	blt.w	800f1bc <_dtoa_r+0x614>
 800ef6a:	f1b8 0f0e 	cmp.w	r8, #14
 800ef6e:	f300 8125 	bgt.w	800f1bc <_dtoa_r+0x614>
 800ef72:	4b90      	ldr	r3, [pc, #576]	@ (800f1b4 <_dtoa_r+0x60c>)
 800ef74:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ef78:	ed93 6b00 	vldr	d6, [r3]
 800ef7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	f280 80c8 	bge.w	800f114 <_dtoa_r+0x56c>
 800ef84:	f1ba 0f00 	cmp.w	sl, #0
 800ef88:	f300 80c4 	bgt.w	800f114 <_dtoa_r+0x56c>
 800ef8c:	d10b      	bne.n	800efa6 <_dtoa_r+0x3fe>
 800ef8e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800ef92:	ee26 6b07 	vmul.f64	d6, d6, d7
 800ef96:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ef9a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ef9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efa2:	f2c0 823c 	blt.w	800f41e <_dtoa_r+0x876>
 800efa6:	2400      	movs	r4, #0
 800efa8:	4625      	mov	r5, r4
 800efaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efac:	43db      	mvns	r3, r3
 800efae:	9305      	str	r3, [sp, #20]
 800efb0:	463e      	mov	r6, r7
 800efb2:	f04f 0800 	mov.w	r8, #0
 800efb6:	4621      	mov	r1, r4
 800efb8:	4648      	mov	r0, r9
 800efba:	f000 fc93 	bl	800f8e4 <_Bfree>
 800efbe:	2d00      	cmp	r5, #0
 800efc0:	f000 80a2 	beq.w	800f108 <_dtoa_r+0x560>
 800efc4:	f1b8 0f00 	cmp.w	r8, #0
 800efc8:	d005      	beq.n	800efd6 <_dtoa_r+0x42e>
 800efca:	45a8      	cmp	r8, r5
 800efcc:	d003      	beq.n	800efd6 <_dtoa_r+0x42e>
 800efce:	4641      	mov	r1, r8
 800efd0:	4648      	mov	r0, r9
 800efd2:	f000 fc87 	bl	800f8e4 <_Bfree>
 800efd6:	4629      	mov	r1, r5
 800efd8:	4648      	mov	r0, r9
 800efda:	f000 fc83 	bl	800f8e4 <_Bfree>
 800efde:	e093      	b.n	800f108 <_dtoa_r+0x560>
 800efe0:	2202      	movs	r2, #2
 800efe2:	e76c      	b.n	800eebe <_dtoa_r+0x316>
 800efe4:	07cc      	lsls	r4, r1, #31
 800efe6:	d504      	bpl.n	800eff2 <_dtoa_r+0x44a>
 800efe8:	ed90 6b00 	vldr	d6, [r0]
 800efec:	3201      	adds	r2, #1
 800efee:	ee27 7b06 	vmul.f64	d7, d7, d6
 800eff2:	1049      	asrs	r1, r1, #1
 800eff4:	3008      	adds	r0, #8
 800eff6:	e763      	b.n	800eec0 <_dtoa_r+0x318>
 800eff8:	d022      	beq.n	800f040 <_dtoa_r+0x498>
 800effa:	f1c8 0100 	rsb	r1, r8, #0
 800effe:	4a6d      	ldr	r2, [pc, #436]	@ (800f1b4 <_dtoa_r+0x60c>)
 800f000:	f001 000f 	and.w	r0, r1, #15
 800f004:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800f008:	ed92 7b00 	vldr	d7, [r2]
 800f00c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800f010:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f014:	4868      	ldr	r0, [pc, #416]	@ (800f1b8 <_dtoa_r+0x610>)
 800f016:	1109      	asrs	r1, r1, #4
 800f018:	2400      	movs	r4, #0
 800f01a:	2202      	movs	r2, #2
 800f01c:	b929      	cbnz	r1, 800f02a <_dtoa_r+0x482>
 800f01e:	2c00      	cmp	r4, #0
 800f020:	f43f af57 	beq.w	800eed2 <_dtoa_r+0x32a>
 800f024:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f028:	e753      	b.n	800eed2 <_dtoa_r+0x32a>
 800f02a:	07ce      	lsls	r6, r1, #31
 800f02c:	d505      	bpl.n	800f03a <_dtoa_r+0x492>
 800f02e:	ed90 6b00 	vldr	d6, [r0]
 800f032:	3201      	adds	r2, #1
 800f034:	2401      	movs	r4, #1
 800f036:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f03a:	1049      	asrs	r1, r1, #1
 800f03c:	3008      	adds	r0, #8
 800f03e:	e7ed      	b.n	800f01c <_dtoa_r+0x474>
 800f040:	2202      	movs	r2, #2
 800f042:	e746      	b.n	800eed2 <_dtoa_r+0x32a>
 800f044:	f8cd 8014 	str.w	r8, [sp, #20]
 800f048:	4654      	mov	r4, sl
 800f04a:	e762      	b.n	800ef12 <_dtoa_r+0x36a>
 800f04c:	4a59      	ldr	r2, [pc, #356]	@ (800f1b4 <_dtoa_r+0x60c>)
 800f04e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800f052:	ed12 4b02 	vldr	d4, [r2, #-8]
 800f056:	9a08      	ldr	r2, [sp, #32]
 800f058:	ec41 0b17 	vmov	d7, r0, r1
 800f05c:	443c      	add	r4, r7
 800f05e:	b34a      	cbz	r2, 800f0b4 <_dtoa_r+0x50c>
 800f060:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800f064:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800f068:	463e      	mov	r6, r7
 800f06a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800f06e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800f072:	ee35 7b47 	vsub.f64	d7, d5, d7
 800f076:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f07a:	ee14 2a90 	vmov	r2, s9
 800f07e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f082:	3230      	adds	r2, #48	@ 0x30
 800f084:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f088:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f08c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f090:	f806 2b01 	strb.w	r2, [r6], #1
 800f094:	d438      	bmi.n	800f108 <_dtoa_r+0x560>
 800f096:	ee32 5b46 	vsub.f64	d5, d2, d6
 800f09a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800f09e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0a2:	d46e      	bmi.n	800f182 <_dtoa_r+0x5da>
 800f0a4:	42a6      	cmp	r6, r4
 800f0a6:	f43f af5a 	beq.w	800ef5e <_dtoa_r+0x3b6>
 800f0aa:	ee27 7b03 	vmul.f64	d7, d7, d3
 800f0ae:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f0b2:	e7e0      	b.n	800f076 <_dtoa_r+0x4ce>
 800f0b4:	4621      	mov	r1, r4
 800f0b6:	463e      	mov	r6, r7
 800f0b8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f0bc:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800f0c0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f0c4:	ee14 2a90 	vmov	r2, s9
 800f0c8:	3230      	adds	r2, #48	@ 0x30
 800f0ca:	f806 2b01 	strb.w	r2, [r6], #1
 800f0ce:	42a6      	cmp	r6, r4
 800f0d0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f0d4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f0d8:	d119      	bne.n	800f10e <_dtoa_r+0x566>
 800f0da:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800f0de:	ee37 4b05 	vadd.f64	d4, d7, d5
 800f0e2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800f0e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0ea:	dc4a      	bgt.n	800f182 <_dtoa_r+0x5da>
 800f0ec:	ee35 5b47 	vsub.f64	d5, d5, d7
 800f0f0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800f0f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0f8:	f57f af31 	bpl.w	800ef5e <_dtoa_r+0x3b6>
 800f0fc:	460e      	mov	r6, r1
 800f0fe:	3901      	subs	r1, #1
 800f100:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f104:	2b30      	cmp	r3, #48	@ 0x30
 800f106:	d0f9      	beq.n	800f0fc <_dtoa_r+0x554>
 800f108:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f10c:	e027      	b.n	800f15e <_dtoa_r+0x5b6>
 800f10e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f112:	e7d5      	b.n	800f0c0 <_dtoa_r+0x518>
 800f114:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f118:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800f11c:	463e      	mov	r6, r7
 800f11e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800f122:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800f126:	ee15 3a10 	vmov	r3, s10
 800f12a:	3330      	adds	r3, #48	@ 0x30
 800f12c:	f806 3b01 	strb.w	r3, [r6], #1
 800f130:	1bf3      	subs	r3, r6, r7
 800f132:	459a      	cmp	sl, r3
 800f134:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800f138:	eea3 7b46 	vfms.f64	d7, d3, d6
 800f13c:	d132      	bne.n	800f1a4 <_dtoa_r+0x5fc>
 800f13e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800f142:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f14a:	dc18      	bgt.n	800f17e <_dtoa_r+0x5d6>
 800f14c:	eeb4 7b46 	vcmp.f64	d7, d6
 800f150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f154:	d103      	bne.n	800f15e <_dtoa_r+0x5b6>
 800f156:	ee15 3a10 	vmov	r3, s10
 800f15a:	07db      	lsls	r3, r3, #31
 800f15c:	d40f      	bmi.n	800f17e <_dtoa_r+0x5d6>
 800f15e:	9901      	ldr	r1, [sp, #4]
 800f160:	4648      	mov	r0, r9
 800f162:	f000 fbbf 	bl	800f8e4 <_Bfree>
 800f166:	2300      	movs	r3, #0
 800f168:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f16a:	7033      	strb	r3, [r6, #0]
 800f16c:	f108 0301 	add.w	r3, r8, #1
 800f170:	6013      	str	r3, [r2, #0]
 800f172:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f174:	2b00      	cmp	r3, #0
 800f176:	f000 824b 	beq.w	800f610 <_dtoa_r+0xa68>
 800f17a:	601e      	str	r6, [r3, #0]
 800f17c:	e248      	b.n	800f610 <_dtoa_r+0xa68>
 800f17e:	f8cd 8014 	str.w	r8, [sp, #20]
 800f182:	4633      	mov	r3, r6
 800f184:	461e      	mov	r6, r3
 800f186:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f18a:	2a39      	cmp	r2, #57	@ 0x39
 800f18c:	d106      	bne.n	800f19c <_dtoa_r+0x5f4>
 800f18e:	429f      	cmp	r7, r3
 800f190:	d1f8      	bne.n	800f184 <_dtoa_r+0x5dc>
 800f192:	9a05      	ldr	r2, [sp, #20]
 800f194:	3201      	adds	r2, #1
 800f196:	9205      	str	r2, [sp, #20]
 800f198:	2230      	movs	r2, #48	@ 0x30
 800f19a:	703a      	strb	r2, [r7, #0]
 800f19c:	781a      	ldrb	r2, [r3, #0]
 800f19e:	3201      	adds	r2, #1
 800f1a0:	701a      	strb	r2, [r3, #0]
 800f1a2:	e7b1      	b.n	800f108 <_dtoa_r+0x560>
 800f1a4:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f1a8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f1ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1b0:	d1b5      	bne.n	800f11e <_dtoa_r+0x576>
 800f1b2:	e7d4      	b.n	800f15e <_dtoa_r+0x5b6>
 800f1b4:	08012380 	.word	0x08012380
 800f1b8:	08012358 	.word	0x08012358
 800f1bc:	9908      	ldr	r1, [sp, #32]
 800f1be:	2900      	cmp	r1, #0
 800f1c0:	f000 80e9 	beq.w	800f396 <_dtoa_r+0x7ee>
 800f1c4:	9907      	ldr	r1, [sp, #28]
 800f1c6:	2901      	cmp	r1, #1
 800f1c8:	f300 80cb 	bgt.w	800f362 <_dtoa_r+0x7ba>
 800f1cc:	2d00      	cmp	r5, #0
 800f1ce:	f000 80c4 	beq.w	800f35a <_dtoa_r+0x7b2>
 800f1d2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f1d6:	9e04      	ldr	r6, [sp, #16]
 800f1d8:	461c      	mov	r4, r3
 800f1da:	9305      	str	r3, [sp, #20]
 800f1dc:	9b04      	ldr	r3, [sp, #16]
 800f1de:	4413      	add	r3, r2
 800f1e0:	9304      	str	r3, [sp, #16]
 800f1e2:	9b06      	ldr	r3, [sp, #24]
 800f1e4:	2101      	movs	r1, #1
 800f1e6:	4413      	add	r3, r2
 800f1e8:	4648      	mov	r0, r9
 800f1ea:	9306      	str	r3, [sp, #24]
 800f1ec:	f000 fc78 	bl	800fae0 <__i2b>
 800f1f0:	9b05      	ldr	r3, [sp, #20]
 800f1f2:	4605      	mov	r5, r0
 800f1f4:	b166      	cbz	r6, 800f210 <_dtoa_r+0x668>
 800f1f6:	9a06      	ldr	r2, [sp, #24]
 800f1f8:	2a00      	cmp	r2, #0
 800f1fa:	dd09      	ble.n	800f210 <_dtoa_r+0x668>
 800f1fc:	42b2      	cmp	r2, r6
 800f1fe:	9904      	ldr	r1, [sp, #16]
 800f200:	bfa8      	it	ge
 800f202:	4632      	movge	r2, r6
 800f204:	1a89      	subs	r1, r1, r2
 800f206:	9104      	str	r1, [sp, #16]
 800f208:	9906      	ldr	r1, [sp, #24]
 800f20a:	1ab6      	subs	r6, r6, r2
 800f20c:	1a8a      	subs	r2, r1, r2
 800f20e:	9206      	str	r2, [sp, #24]
 800f210:	b30b      	cbz	r3, 800f256 <_dtoa_r+0x6ae>
 800f212:	9a08      	ldr	r2, [sp, #32]
 800f214:	2a00      	cmp	r2, #0
 800f216:	f000 80c5 	beq.w	800f3a4 <_dtoa_r+0x7fc>
 800f21a:	2c00      	cmp	r4, #0
 800f21c:	f000 80bf 	beq.w	800f39e <_dtoa_r+0x7f6>
 800f220:	4629      	mov	r1, r5
 800f222:	4622      	mov	r2, r4
 800f224:	4648      	mov	r0, r9
 800f226:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f228:	f000 fd12 	bl	800fc50 <__pow5mult>
 800f22c:	9a01      	ldr	r2, [sp, #4]
 800f22e:	4601      	mov	r1, r0
 800f230:	4605      	mov	r5, r0
 800f232:	4648      	mov	r0, r9
 800f234:	f000 fc6a 	bl	800fb0c <__multiply>
 800f238:	9901      	ldr	r1, [sp, #4]
 800f23a:	9005      	str	r0, [sp, #20]
 800f23c:	4648      	mov	r0, r9
 800f23e:	f000 fb51 	bl	800f8e4 <_Bfree>
 800f242:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f244:	1b1b      	subs	r3, r3, r4
 800f246:	f000 80b0 	beq.w	800f3aa <_dtoa_r+0x802>
 800f24a:	9905      	ldr	r1, [sp, #20]
 800f24c:	461a      	mov	r2, r3
 800f24e:	4648      	mov	r0, r9
 800f250:	f000 fcfe 	bl	800fc50 <__pow5mult>
 800f254:	9001      	str	r0, [sp, #4]
 800f256:	2101      	movs	r1, #1
 800f258:	4648      	mov	r0, r9
 800f25a:	f000 fc41 	bl	800fae0 <__i2b>
 800f25e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f260:	4604      	mov	r4, r0
 800f262:	2b00      	cmp	r3, #0
 800f264:	f000 81da 	beq.w	800f61c <_dtoa_r+0xa74>
 800f268:	461a      	mov	r2, r3
 800f26a:	4601      	mov	r1, r0
 800f26c:	4648      	mov	r0, r9
 800f26e:	f000 fcef 	bl	800fc50 <__pow5mult>
 800f272:	9b07      	ldr	r3, [sp, #28]
 800f274:	2b01      	cmp	r3, #1
 800f276:	4604      	mov	r4, r0
 800f278:	f300 80a0 	bgt.w	800f3bc <_dtoa_r+0x814>
 800f27c:	9b02      	ldr	r3, [sp, #8]
 800f27e:	2b00      	cmp	r3, #0
 800f280:	f040 8096 	bne.w	800f3b0 <_dtoa_r+0x808>
 800f284:	9b03      	ldr	r3, [sp, #12]
 800f286:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800f28a:	2a00      	cmp	r2, #0
 800f28c:	f040 8092 	bne.w	800f3b4 <_dtoa_r+0x80c>
 800f290:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800f294:	0d12      	lsrs	r2, r2, #20
 800f296:	0512      	lsls	r2, r2, #20
 800f298:	2a00      	cmp	r2, #0
 800f29a:	f000 808d 	beq.w	800f3b8 <_dtoa_r+0x810>
 800f29e:	9b04      	ldr	r3, [sp, #16]
 800f2a0:	3301      	adds	r3, #1
 800f2a2:	9304      	str	r3, [sp, #16]
 800f2a4:	9b06      	ldr	r3, [sp, #24]
 800f2a6:	3301      	adds	r3, #1
 800f2a8:	9306      	str	r3, [sp, #24]
 800f2aa:	2301      	movs	r3, #1
 800f2ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f2ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	f000 81b9 	beq.w	800f628 <_dtoa_r+0xa80>
 800f2b6:	6922      	ldr	r2, [r4, #16]
 800f2b8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800f2bc:	6910      	ldr	r0, [r2, #16]
 800f2be:	f000 fbc3 	bl	800fa48 <__hi0bits>
 800f2c2:	f1c0 0020 	rsb	r0, r0, #32
 800f2c6:	9b06      	ldr	r3, [sp, #24]
 800f2c8:	4418      	add	r0, r3
 800f2ca:	f010 001f 	ands.w	r0, r0, #31
 800f2ce:	f000 8081 	beq.w	800f3d4 <_dtoa_r+0x82c>
 800f2d2:	f1c0 0220 	rsb	r2, r0, #32
 800f2d6:	2a04      	cmp	r2, #4
 800f2d8:	dd73      	ble.n	800f3c2 <_dtoa_r+0x81a>
 800f2da:	9b04      	ldr	r3, [sp, #16]
 800f2dc:	f1c0 001c 	rsb	r0, r0, #28
 800f2e0:	4403      	add	r3, r0
 800f2e2:	9304      	str	r3, [sp, #16]
 800f2e4:	9b06      	ldr	r3, [sp, #24]
 800f2e6:	4406      	add	r6, r0
 800f2e8:	4403      	add	r3, r0
 800f2ea:	9306      	str	r3, [sp, #24]
 800f2ec:	9b04      	ldr	r3, [sp, #16]
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	dd05      	ble.n	800f2fe <_dtoa_r+0x756>
 800f2f2:	9901      	ldr	r1, [sp, #4]
 800f2f4:	461a      	mov	r2, r3
 800f2f6:	4648      	mov	r0, r9
 800f2f8:	f000 fd04 	bl	800fd04 <__lshift>
 800f2fc:	9001      	str	r0, [sp, #4]
 800f2fe:	9b06      	ldr	r3, [sp, #24]
 800f300:	2b00      	cmp	r3, #0
 800f302:	dd05      	ble.n	800f310 <_dtoa_r+0x768>
 800f304:	4621      	mov	r1, r4
 800f306:	461a      	mov	r2, r3
 800f308:	4648      	mov	r0, r9
 800f30a:	f000 fcfb 	bl	800fd04 <__lshift>
 800f30e:	4604      	mov	r4, r0
 800f310:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f312:	2b00      	cmp	r3, #0
 800f314:	d060      	beq.n	800f3d8 <_dtoa_r+0x830>
 800f316:	9801      	ldr	r0, [sp, #4]
 800f318:	4621      	mov	r1, r4
 800f31a:	f000 fd5f 	bl	800fddc <__mcmp>
 800f31e:	2800      	cmp	r0, #0
 800f320:	da5a      	bge.n	800f3d8 <_dtoa_r+0x830>
 800f322:	f108 33ff 	add.w	r3, r8, #4294967295
 800f326:	9305      	str	r3, [sp, #20]
 800f328:	9901      	ldr	r1, [sp, #4]
 800f32a:	2300      	movs	r3, #0
 800f32c:	220a      	movs	r2, #10
 800f32e:	4648      	mov	r0, r9
 800f330:	f000 fafa 	bl	800f928 <__multadd>
 800f334:	9b08      	ldr	r3, [sp, #32]
 800f336:	9001      	str	r0, [sp, #4]
 800f338:	2b00      	cmp	r3, #0
 800f33a:	f000 8177 	beq.w	800f62c <_dtoa_r+0xa84>
 800f33e:	4629      	mov	r1, r5
 800f340:	2300      	movs	r3, #0
 800f342:	220a      	movs	r2, #10
 800f344:	4648      	mov	r0, r9
 800f346:	f000 faef 	bl	800f928 <__multadd>
 800f34a:	f1bb 0f00 	cmp.w	fp, #0
 800f34e:	4605      	mov	r5, r0
 800f350:	dc6e      	bgt.n	800f430 <_dtoa_r+0x888>
 800f352:	9b07      	ldr	r3, [sp, #28]
 800f354:	2b02      	cmp	r3, #2
 800f356:	dc48      	bgt.n	800f3ea <_dtoa_r+0x842>
 800f358:	e06a      	b.n	800f430 <_dtoa_r+0x888>
 800f35a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f35c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f360:	e739      	b.n	800f1d6 <_dtoa_r+0x62e>
 800f362:	f10a 34ff 	add.w	r4, sl, #4294967295
 800f366:	42a3      	cmp	r3, r4
 800f368:	db07      	blt.n	800f37a <_dtoa_r+0x7d2>
 800f36a:	f1ba 0f00 	cmp.w	sl, #0
 800f36e:	eba3 0404 	sub.w	r4, r3, r4
 800f372:	db0b      	blt.n	800f38c <_dtoa_r+0x7e4>
 800f374:	9e04      	ldr	r6, [sp, #16]
 800f376:	4652      	mov	r2, sl
 800f378:	e72f      	b.n	800f1da <_dtoa_r+0x632>
 800f37a:	1ae2      	subs	r2, r4, r3
 800f37c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f37e:	9e04      	ldr	r6, [sp, #16]
 800f380:	4413      	add	r3, r2
 800f382:	930a      	str	r3, [sp, #40]	@ 0x28
 800f384:	4652      	mov	r2, sl
 800f386:	4623      	mov	r3, r4
 800f388:	2400      	movs	r4, #0
 800f38a:	e726      	b.n	800f1da <_dtoa_r+0x632>
 800f38c:	9a04      	ldr	r2, [sp, #16]
 800f38e:	eba2 060a 	sub.w	r6, r2, sl
 800f392:	2200      	movs	r2, #0
 800f394:	e721      	b.n	800f1da <_dtoa_r+0x632>
 800f396:	9e04      	ldr	r6, [sp, #16]
 800f398:	9d08      	ldr	r5, [sp, #32]
 800f39a:	461c      	mov	r4, r3
 800f39c:	e72a      	b.n	800f1f4 <_dtoa_r+0x64c>
 800f39e:	9a01      	ldr	r2, [sp, #4]
 800f3a0:	9205      	str	r2, [sp, #20]
 800f3a2:	e752      	b.n	800f24a <_dtoa_r+0x6a2>
 800f3a4:	9901      	ldr	r1, [sp, #4]
 800f3a6:	461a      	mov	r2, r3
 800f3a8:	e751      	b.n	800f24e <_dtoa_r+0x6a6>
 800f3aa:	9b05      	ldr	r3, [sp, #20]
 800f3ac:	9301      	str	r3, [sp, #4]
 800f3ae:	e752      	b.n	800f256 <_dtoa_r+0x6ae>
 800f3b0:	2300      	movs	r3, #0
 800f3b2:	e77b      	b.n	800f2ac <_dtoa_r+0x704>
 800f3b4:	9b02      	ldr	r3, [sp, #8]
 800f3b6:	e779      	b.n	800f2ac <_dtoa_r+0x704>
 800f3b8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f3ba:	e778      	b.n	800f2ae <_dtoa_r+0x706>
 800f3bc:	2300      	movs	r3, #0
 800f3be:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f3c0:	e779      	b.n	800f2b6 <_dtoa_r+0x70e>
 800f3c2:	d093      	beq.n	800f2ec <_dtoa_r+0x744>
 800f3c4:	9b04      	ldr	r3, [sp, #16]
 800f3c6:	321c      	adds	r2, #28
 800f3c8:	4413      	add	r3, r2
 800f3ca:	9304      	str	r3, [sp, #16]
 800f3cc:	9b06      	ldr	r3, [sp, #24]
 800f3ce:	4416      	add	r6, r2
 800f3d0:	4413      	add	r3, r2
 800f3d2:	e78a      	b.n	800f2ea <_dtoa_r+0x742>
 800f3d4:	4602      	mov	r2, r0
 800f3d6:	e7f5      	b.n	800f3c4 <_dtoa_r+0x81c>
 800f3d8:	f1ba 0f00 	cmp.w	sl, #0
 800f3dc:	f8cd 8014 	str.w	r8, [sp, #20]
 800f3e0:	46d3      	mov	fp, sl
 800f3e2:	dc21      	bgt.n	800f428 <_dtoa_r+0x880>
 800f3e4:	9b07      	ldr	r3, [sp, #28]
 800f3e6:	2b02      	cmp	r3, #2
 800f3e8:	dd1e      	ble.n	800f428 <_dtoa_r+0x880>
 800f3ea:	f1bb 0f00 	cmp.w	fp, #0
 800f3ee:	f47f addc 	bne.w	800efaa <_dtoa_r+0x402>
 800f3f2:	4621      	mov	r1, r4
 800f3f4:	465b      	mov	r3, fp
 800f3f6:	2205      	movs	r2, #5
 800f3f8:	4648      	mov	r0, r9
 800f3fa:	f000 fa95 	bl	800f928 <__multadd>
 800f3fe:	4601      	mov	r1, r0
 800f400:	4604      	mov	r4, r0
 800f402:	9801      	ldr	r0, [sp, #4]
 800f404:	f000 fcea 	bl	800fddc <__mcmp>
 800f408:	2800      	cmp	r0, #0
 800f40a:	f77f adce 	ble.w	800efaa <_dtoa_r+0x402>
 800f40e:	463e      	mov	r6, r7
 800f410:	2331      	movs	r3, #49	@ 0x31
 800f412:	f806 3b01 	strb.w	r3, [r6], #1
 800f416:	9b05      	ldr	r3, [sp, #20]
 800f418:	3301      	adds	r3, #1
 800f41a:	9305      	str	r3, [sp, #20]
 800f41c:	e5c9      	b.n	800efb2 <_dtoa_r+0x40a>
 800f41e:	f8cd 8014 	str.w	r8, [sp, #20]
 800f422:	4654      	mov	r4, sl
 800f424:	4625      	mov	r5, r4
 800f426:	e7f2      	b.n	800f40e <_dtoa_r+0x866>
 800f428:	9b08      	ldr	r3, [sp, #32]
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	f000 8102 	beq.w	800f634 <_dtoa_r+0xa8c>
 800f430:	2e00      	cmp	r6, #0
 800f432:	dd05      	ble.n	800f440 <_dtoa_r+0x898>
 800f434:	4629      	mov	r1, r5
 800f436:	4632      	mov	r2, r6
 800f438:	4648      	mov	r0, r9
 800f43a:	f000 fc63 	bl	800fd04 <__lshift>
 800f43e:	4605      	mov	r5, r0
 800f440:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f442:	2b00      	cmp	r3, #0
 800f444:	d058      	beq.n	800f4f8 <_dtoa_r+0x950>
 800f446:	6869      	ldr	r1, [r5, #4]
 800f448:	4648      	mov	r0, r9
 800f44a:	f000 fa0b 	bl	800f864 <_Balloc>
 800f44e:	4606      	mov	r6, r0
 800f450:	b928      	cbnz	r0, 800f45e <_dtoa_r+0x8b6>
 800f452:	4b82      	ldr	r3, [pc, #520]	@ (800f65c <_dtoa_r+0xab4>)
 800f454:	4602      	mov	r2, r0
 800f456:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f45a:	f7ff bbbe 	b.w	800ebda <_dtoa_r+0x32>
 800f45e:	692a      	ldr	r2, [r5, #16]
 800f460:	3202      	adds	r2, #2
 800f462:	0092      	lsls	r2, r2, #2
 800f464:	f105 010c 	add.w	r1, r5, #12
 800f468:	300c      	adds	r0, #12
 800f46a:	f7ff fafe 	bl	800ea6a <memcpy>
 800f46e:	2201      	movs	r2, #1
 800f470:	4631      	mov	r1, r6
 800f472:	4648      	mov	r0, r9
 800f474:	f000 fc46 	bl	800fd04 <__lshift>
 800f478:	1c7b      	adds	r3, r7, #1
 800f47a:	9304      	str	r3, [sp, #16]
 800f47c:	eb07 030b 	add.w	r3, r7, fp
 800f480:	9309      	str	r3, [sp, #36]	@ 0x24
 800f482:	9b02      	ldr	r3, [sp, #8]
 800f484:	f003 0301 	and.w	r3, r3, #1
 800f488:	46a8      	mov	r8, r5
 800f48a:	9308      	str	r3, [sp, #32]
 800f48c:	4605      	mov	r5, r0
 800f48e:	9b04      	ldr	r3, [sp, #16]
 800f490:	9801      	ldr	r0, [sp, #4]
 800f492:	4621      	mov	r1, r4
 800f494:	f103 3bff 	add.w	fp, r3, #4294967295
 800f498:	f7ff fafc 	bl	800ea94 <quorem>
 800f49c:	4641      	mov	r1, r8
 800f49e:	9002      	str	r0, [sp, #8]
 800f4a0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800f4a4:	9801      	ldr	r0, [sp, #4]
 800f4a6:	f000 fc99 	bl	800fddc <__mcmp>
 800f4aa:	462a      	mov	r2, r5
 800f4ac:	9006      	str	r0, [sp, #24]
 800f4ae:	4621      	mov	r1, r4
 800f4b0:	4648      	mov	r0, r9
 800f4b2:	f000 fcaf 	bl	800fe14 <__mdiff>
 800f4b6:	68c2      	ldr	r2, [r0, #12]
 800f4b8:	4606      	mov	r6, r0
 800f4ba:	b9fa      	cbnz	r2, 800f4fc <_dtoa_r+0x954>
 800f4bc:	4601      	mov	r1, r0
 800f4be:	9801      	ldr	r0, [sp, #4]
 800f4c0:	f000 fc8c 	bl	800fddc <__mcmp>
 800f4c4:	4602      	mov	r2, r0
 800f4c6:	4631      	mov	r1, r6
 800f4c8:	4648      	mov	r0, r9
 800f4ca:	920a      	str	r2, [sp, #40]	@ 0x28
 800f4cc:	f000 fa0a 	bl	800f8e4 <_Bfree>
 800f4d0:	9b07      	ldr	r3, [sp, #28]
 800f4d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f4d4:	9e04      	ldr	r6, [sp, #16]
 800f4d6:	ea42 0103 	orr.w	r1, r2, r3
 800f4da:	9b08      	ldr	r3, [sp, #32]
 800f4dc:	4319      	orrs	r1, r3
 800f4de:	d10f      	bne.n	800f500 <_dtoa_r+0x958>
 800f4e0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f4e4:	d028      	beq.n	800f538 <_dtoa_r+0x990>
 800f4e6:	9b06      	ldr	r3, [sp, #24]
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	dd02      	ble.n	800f4f2 <_dtoa_r+0x94a>
 800f4ec:	9b02      	ldr	r3, [sp, #8]
 800f4ee:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800f4f2:	f88b a000 	strb.w	sl, [fp]
 800f4f6:	e55e      	b.n	800efb6 <_dtoa_r+0x40e>
 800f4f8:	4628      	mov	r0, r5
 800f4fa:	e7bd      	b.n	800f478 <_dtoa_r+0x8d0>
 800f4fc:	2201      	movs	r2, #1
 800f4fe:	e7e2      	b.n	800f4c6 <_dtoa_r+0x91e>
 800f500:	9b06      	ldr	r3, [sp, #24]
 800f502:	2b00      	cmp	r3, #0
 800f504:	db04      	blt.n	800f510 <_dtoa_r+0x968>
 800f506:	9907      	ldr	r1, [sp, #28]
 800f508:	430b      	orrs	r3, r1
 800f50a:	9908      	ldr	r1, [sp, #32]
 800f50c:	430b      	orrs	r3, r1
 800f50e:	d120      	bne.n	800f552 <_dtoa_r+0x9aa>
 800f510:	2a00      	cmp	r2, #0
 800f512:	ddee      	ble.n	800f4f2 <_dtoa_r+0x94a>
 800f514:	9901      	ldr	r1, [sp, #4]
 800f516:	2201      	movs	r2, #1
 800f518:	4648      	mov	r0, r9
 800f51a:	f000 fbf3 	bl	800fd04 <__lshift>
 800f51e:	4621      	mov	r1, r4
 800f520:	9001      	str	r0, [sp, #4]
 800f522:	f000 fc5b 	bl	800fddc <__mcmp>
 800f526:	2800      	cmp	r0, #0
 800f528:	dc03      	bgt.n	800f532 <_dtoa_r+0x98a>
 800f52a:	d1e2      	bne.n	800f4f2 <_dtoa_r+0x94a>
 800f52c:	f01a 0f01 	tst.w	sl, #1
 800f530:	d0df      	beq.n	800f4f2 <_dtoa_r+0x94a>
 800f532:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f536:	d1d9      	bne.n	800f4ec <_dtoa_r+0x944>
 800f538:	2339      	movs	r3, #57	@ 0x39
 800f53a:	f88b 3000 	strb.w	r3, [fp]
 800f53e:	4633      	mov	r3, r6
 800f540:	461e      	mov	r6, r3
 800f542:	3b01      	subs	r3, #1
 800f544:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f548:	2a39      	cmp	r2, #57	@ 0x39
 800f54a:	d052      	beq.n	800f5f2 <_dtoa_r+0xa4a>
 800f54c:	3201      	adds	r2, #1
 800f54e:	701a      	strb	r2, [r3, #0]
 800f550:	e531      	b.n	800efb6 <_dtoa_r+0x40e>
 800f552:	2a00      	cmp	r2, #0
 800f554:	dd07      	ble.n	800f566 <_dtoa_r+0x9be>
 800f556:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f55a:	d0ed      	beq.n	800f538 <_dtoa_r+0x990>
 800f55c:	f10a 0301 	add.w	r3, sl, #1
 800f560:	f88b 3000 	strb.w	r3, [fp]
 800f564:	e527      	b.n	800efb6 <_dtoa_r+0x40e>
 800f566:	9b04      	ldr	r3, [sp, #16]
 800f568:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f56a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800f56e:	4293      	cmp	r3, r2
 800f570:	d029      	beq.n	800f5c6 <_dtoa_r+0xa1e>
 800f572:	9901      	ldr	r1, [sp, #4]
 800f574:	2300      	movs	r3, #0
 800f576:	220a      	movs	r2, #10
 800f578:	4648      	mov	r0, r9
 800f57a:	f000 f9d5 	bl	800f928 <__multadd>
 800f57e:	45a8      	cmp	r8, r5
 800f580:	9001      	str	r0, [sp, #4]
 800f582:	f04f 0300 	mov.w	r3, #0
 800f586:	f04f 020a 	mov.w	r2, #10
 800f58a:	4641      	mov	r1, r8
 800f58c:	4648      	mov	r0, r9
 800f58e:	d107      	bne.n	800f5a0 <_dtoa_r+0x9f8>
 800f590:	f000 f9ca 	bl	800f928 <__multadd>
 800f594:	4680      	mov	r8, r0
 800f596:	4605      	mov	r5, r0
 800f598:	9b04      	ldr	r3, [sp, #16]
 800f59a:	3301      	adds	r3, #1
 800f59c:	9304      	str	r3, [sp, #16]
 800f59e:	e776      	b.n	800f48e <_dtoa_r+0x8e6>
 800f5a0:	f000 f9c2 	bl	800f928 <__multadd>
 800f5a4:	4629      	mov	r1, r5
 800f5a6:	4680      	mov	r8, r0
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	220a      	movs	r2, #10
 800f5ac:	4648      	mov	r0, r9
 800f5ae:	f000 f9bb 	bl	800f928 <__multadd>
 800f5b2:	4605      	mov	r5, r0
 800f5b4:	e7f0      	b.n	800f598 <_dtoa_r+0x9f0>
 800f5b6:	f1bb 0f00 	cmp.w	fp, #0
 800f5ba:	bfcc      	ite	gt
 800f5bc:	465e      	movgt	r6, fp
 800f5be:	2601      	movle	r6, #1
 800f5c0:	443e      	add	r6, r7
 800f5c2:	f04f 0800 	mov.w	r8, #0
 800f5c6:	9901      	ldr	r1, [sp, #4]
 800f5c8:	2201      	movs	r2, #1
 800f5ca:	4648      	mov	r0, r9
 800f5cc:	f000 fb9a 	bl	800fd04 <__lshift>
 800f5d0:	4621      	mov	r1, r4
 800f5d2:	9001      	str	r0, [sp, #4]
 800f5d4:	f000 fc02 	bl	800fddc <__mcmp>
 800f5d8:	2800      	cmp	r0, #0
 800f5da:	dcb0      	bgt.n	800f53e <_dtoa_r+0x996>
 800f5dc:	d102      	bne.n	800f5e4 <_dtoa_r+0xa3c>
 800f5de:	f01a 0f01 	tst.w	sl, #1
 800f5e2:	d1ac      	bne.n	800f53e <_dtoa_r+0x996>
 800f5e4:	4633      	mov	r3, r6
 800f5e6:	461e      	mov	r6, r3
 800f5e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f5ec:	2a30      	cmp	r2, #48	@ 0x30
 800f5ee:	d0fa      	beq.n	800f5e6 <_dtoa_r+0xa3e>
 800f5f0:	e4e1      	b.n	800efb6 <_dtoa_r+0x40e>
 800f5f2:	429f      	cmp	r7, r3
 800f5f4:	d1a4      	bne.n	800f540 <_dtoa_r+0x998>
 800f5f6:	9b05      	ldr	r3, [sp, #20]
 800f5f8:	3301      	adds	r3, #1
 800f5fa:	9305      	str	r3, [sp, #20]
 800f5fc:	2331      	movs	r3, #49	@ 0x31
 800f5fe:	703b      	strb	r3, [r7, #0]
 800f600:	e4d9      	b.n	800efb6 <_dtoa_r+0x40e>
 800f602:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f604:	4f16      	ldr	r7, [pc, #88]	@ (800f660 <_dtoa_r+0xab8>)
 800f606:	b11b      	cbz	r3, 800f610 <_dtoa_r+0xa68>
 800f608:	f107 0308 	add.w	r3, r7, #8
 800f60c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800f60e:	6013      	str	r3, [r2, #0]
 800f610:	4638      	mov	r0, r7
 800f612:	b011      	add	sp, #68	@ 0x44
 800f614:	ecbd 8b02 	vpop	{d8}
 800f618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f61c:	9b07      	ldr	r3, [sp, #28]
 800f61e:	2b01      	cmp	r3, #1
 800f620:	f77f ae2c 	ble.w	800f27c <_dtoa_r+0x6d4>
 800f624:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f626:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f628:	2001      	movs	r0, #1
 800f62a:	e64c      	b.n	800f2c6 <_dtoa_r+0x71e>
 800f62c:	f1bb 0f00 	cmp.w	fp, #0
 800f630:	f77f aed8 	ble.w	800f3e4 <_dtoa_r+0x83c>
 800f634:	463e      	mov	r6, r7
 800f636:	9801      	ldr	r0, [sp, #4]
 800f638:	4621      	mov	r1, r4
 800f63a:	f7ff fa2b 	bl	800ea94 <quorem>
 800f63e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800f642:	f806 ab01 	strb.w	sl, [r6], #1
 800f646:	1bf2      	subs	r2, r6, r7
 800f648:	4593      	cmp	fp, r2
 800f64a:	ddb4      	ble.n	800f5b6 <_dtoa_r+0xa0e>
 800f64c:	9901      	ldr	r1, [sp, #4]
 800f64e:	2300      	movs	r3, #0
 800f650:	220a      	movs	r2, #10
 800f652:	4648      	mov	r0, r9
 800f654:	f000 f968 	bl	800f928 <__multadd>
 800f658:	9001      	str	r0, [sp, #4]
 800f65a:	e7ec      	b.n	800f636 <_dtoa_r+0xa8e>
 800f65c:	08012225 	.word	0x08012225
 800f660:	080121a9 	.word	0x080121a9

0800f664 <_free_r>:
 800f664:	b538      	push	{r3, r4, r5, lr}
 800f666:	4605      	mov	r5, r0
 800f668:	2900      	cmp	r1, #0
 800f66a:	d041      	beq.n	800f6f0 <_free_r+0x8c>
 800f66c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f670:	1f0c      	subs	r4, r1, #4
 800f672:	2b00      	cmp	r3, #0
 800f674:	bfb8      	it	lt
 800f676:	18e4      	addlt	r4, r4, r3
 800f678:	f000 f8e8 	bl	800f84c <__malloc_lock>
 800f67c:	4a1d      	ldr	r2, [pc, #116]	@ (800f6f4 <_free_r+0x90>)
 800f67e:	6813      	ldr	r3, [r2, #0]
 800f680:	b933      	cbnz	r3, 800f690 <_free_r+0x2c>
 800f682:	6063      	str	r3, [r4, #4]
 800f684:	6014      	str	r4, [r2, #0]
 800f686:	4628      	mov	r0, r5
 800f688:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f68c:	f000 b8e4 	b.w	800f858 <__malloc_unlock>
 800f690:	42a3      	cmp	r3, r4
 800f692:	d908      	bls.n	800f6a6 <_free_r+0x42>
 800f694:	6820      	ldr	r0, [r4, #0]
 800f696:	1821      	adds	r1, r4, r0
 800f698:	428b      	cmp	r3, r1
 800f69a:	bf01      	itttt	eq
 800f69c:	6819      	ldreq	r1, [r3, #0]
 800f69e:	685b      	ldreq	r3, [r3, #4]
 800f6a0:	1809      	addeq	r1, r1, r0
 800f6a2:	6021      	streq	r1, [r4, #0]
 800f6a4:	e7ed      	b.n	800f682 <_free_r+0x1e>
 800f6a6:	461a      	mov	r2, r3
 800f6a8:	685b      	ldr	r3, [r3, #4]
 800f6aa:	b10b      	cbz	r3, 800f6b0 <_free_r+0x4c>
 800f6ac:	42a3      	cmp	r3, r4
 800f6ae:	d9fa      	bls.n	800f6a6 <_free_r+0x42>
 800f6b0:	6811      	ldr	r1, [r2, #0]
 800f6b2:	1850      	adds	r0, r2, r1
 800f6b4:	42a0      	cmp	r0, r4
 800f6b6:	d10b      	bne.n	800f6d0 <_free_r+0x6c>
 800f6b8:	6820      	ldr	r0, [r4, #0]
 800f6ba:	4401      	add	r1, r0
 800f6bc:	1850      	adds	r0, r2, r1
 800f6be:	4283      	cmp	r3, r0
 800f6c0:	6011      	str	r1, [r2, #0]
 800f6c2:	d1e0      	bne.n	800f686 <_free_r+0x22>
 800f6c4:	6818      	ldr	r0, [r3, #0]
 800f6c6:	685b      	ldr	r3, [r3, #4]
 800f6c8:	6053      	str	r3, [r2, #4]
 800f6ca:	4408      	add	r0, r1
 800f6cc:	6010      	str	r0, [r2, #0]
 800f6ce:	e7da      	b.n	800f686 <_free_r+0x22>
 800f6d0:	d902      	bls.n	800f6d8 <_free_r+0x74>
 800f6d2:	230c      	movs	r3, #12
 800f6d4:	602b      	str	r3, [r5, #0]
 800f6d6:	e7d6      	b.n	800f686 <_free_r+0x22>
 800f6d8:	6820      	ldr	r0, [r4, #0]
 800f6da:	1821      	adds	r1, r4, r0
 800f6dc:	428b      	cmp	r3, r1
 800f6de:	bf04      	itt	eq
 800f6e0:	6819      	ldreq	r1, [r3, #0]
 800f6e2:	685b      	ldreq	r3, [r3, #4]
 800f6e4:	6063      	str	r3, [r4, #4]
 800f6e6:	bf04      	itt	eq
 800f6e8:	1809      	addeq	r1, r1, r0
 800f6ea:	6021      	streq	r1, [r4, #0]
 800f6ec:	6054      	str	r4, [r2, #4]
 800f6ee:	e7ca      	b.n	800f686 <_free_r+0x22>
 800f6f0:	bd38      	pop	{r3, r4, r5, pc}
 800f6f2:	bf00      	nop
 800f6f4:	2400545c 	.word	0x2400545c

0800f6f8 <malloc>:
 800f6f8:	4b02      	ldr	r3, [pc, #8]	@ (800f704 <malloc+0xc>)
 800f6fa:	4601      	mov	r1, r0
 800f6fc:	6818      	ldr	r0, [r3, #0]
 800f6fe:	f000 b825 	b.w	800f74c <_malloc_r>
 800f702:	bf00      	nop
 800f704:	24000354 	.word	0x24000354

0800f708 <sbrk_aligned>:
 800f708:	b570      	push	{r4, r5, r6, lr}
 800f70a:	4e0f      	ldr	r6, [pc, #60]	@ (800f748 <sbrk_aligned+0x40>)
 800f70c:	460c      	mov	r4, r1
 800f70e:	6831      	ldr	r1, [r6, #0]
 800f710:	4605      	mov	r5, r0
 800f712:	b911      	cbnz	r1, 800f71a <sbrk_aligned+0x12>
 800f714:	f001 fdb4 	bl	8011280 <_sbrk_r>
 800f718:	6030      	str	r0, [r6, #0]
 800f71a:	4621      	mov	r1, r4
 800f71c:	4628      	mov	r0, r5
 800f71e:	f001 fdaf 	bl	8011280 <_sbrk_r>
 800f722:	1c43      	adds	r3, r0, #1
 800f724:	d103      	bne.n	800f72e <sbrk_aligned+0x26>
 800f726:	f04f 34ff 	mov.w	r4, #4294967295
 800f72a:	4620      	mov	r0, r4
 800f72c:	bd70      	pop	{r4, r5, r6, pc}
 800f72e:	1cc4      	adds	r4, r0, #3
 800f730:	f024 0403 	bic.w	r4, r4, #3
 800f734:	42a0      	cmp	r0, r4
 800f736:	d0f8      	beq.n	800f72a <sbrk_aligned+0x22>
 800f738:	1a21      	subs	r1, r4, r0
 800f73a:	4628      	mov	r0, r5
 800f73c:	f001 fda0 	bl	8011280 <_sbrk_r>
 800f740:	3001      	adds	r0, #1
 800f742:	d1f2      	bne.n	800f72a <sbrk_aligned+0x22>
 800f744:	e7ef      	b.n	800f726 <sbrk_aligned+0x1e>
 800f746:	bf00      	nop
 800f748:	24005458 	.word	0x24005458

0800f74c <_malloc_r>:
 800f74c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f750:	1ccd      	adds	r5, r1, #3
 800f752:	f025 0503 	bic.w	r5, r5, #3
 800f756:	3508      	adds	r5, #8
 800f758:	2d0c      	cmp	r5, #12
 800f75a:	bf38      	it	cc
 800f75c:	250c      	movcc	r5, #12
 800f75e:	2d00      	cmp	r5, #0
 800f760:	4606      	mov	r6, r0
 800f762:	db01      	blt.n	800f768 <_malloc_r+0x1c>
 800f764:	42a9      	cmp	r1, r5
 800f766:	d904      	bls.n	800f772 <_malloc_r+0x26>
 800f768:	230c      	movs	r3, #12
 800f76a:	6033      	str	r3, [r6, #0]
 800f76c:	2000      	movs	r0, #0
 800f76e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f772:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f848 <_malloc_r+0xfc>
 800f776:	f000 f869 	bl	800f84c <__malloc_lock>
 800f77a:	f8d8 3000 	ldr.w	r3, [r8]
 800f77e:	461c      	mov	r4, r3
 800f780:	bb44      	cbnz	r4, 800f7d4 <_malloc_r+0x88>
 800f782:	4629      	mov	r1, r5
 800f784:	4630      	mov	r0, r6
 800f786:	f7ff ffbf 	bl	800f708 <sbrk_aligned>
 800f78a:	1c43      	adds	r3, r0, #1
 800f78c:	4604      	mov	r4, r0
 800f78e:	d158      	bne.n	800f842 <_malloc_r+0xf6>
 800f790:	f8d8 4000 	ldr.w	r4, [r8]
 800f794:	4627      	mov	r7, r4
 800f796:	2f00      	cmp	r7, #0
 800f798:	d143      	bne.n	800f822 <_malloc_r+0xd6>
 800f79a:	2c00      	cmp	r4, #0
 800f79c:	d04b      	beq.n	800f836 <_malloc_r+0xea>
 800f79e:	6823      	ldr	r3, [r4, #0]
 800f7a0:	4639      	mov	r1, r7
 800f7a2:	4630      	mov	r0, r6
 800f7a4:	eb04 0903 	add.w	r9, r4, r3
 800f7a8:	f001 fd6a 	bl	8011280 <_sbrk_r>
 800f7ac:	4581      	cmp	r9, r0
 800f7ae:	d142      	bne.n	800f836 <_malloc_r+0xea>
 800f7b0:	6821      	ldr	r1, [r4, #0]
 800f7b2:	1a6d      	subs	r5, r5, r1
 800f7b4:	4629      	mov	r1, r5
 800f7b6:	4630      	mov	r0, r6
 800f7b8:	f7ff ffa6 	bl	800f708 <sbrk_aligned>
 800f7bc:	3001      	adds	r0, #1
 800f7be:	d03a      	beq.n	800f836 <_malloc_r+0xea>
 800f7c0:	6823      	ldr	r3, [r4, #0]
 800f7c2:	442b      	add	r3, r5
 800f7c4:	6023      	str	r3, [r4, #0]
 800f7c6:	f8d8 3000 	ldr.w	r3, [r8]
 800f7ca:	685a      	ldr	r2, [r3, #4]
 800f7cc:	bb62      	cbnz	r2, 800f828 <_malloc_r+0xdc>
 800f7ce:	f8c8 7000 	str.w	r7, [r8]
 800f7d2:	e00f      	b.n	800f7f4 <_malloc_r+0xa8>
 800f7d4:	6822      	ldr	r2, [r4, #0]
 800f7d6:	1b52      	subs	r2, r2, r5
 800f7d8:	d420      	bmi.n	800f81c <_malloc_r+0xd0>
 800f7da:	2a0b      	cmp	r2, #11
 800f7dc:	d917      	bls.n	800f80e <_malloc_r+0xc2>
 800f7de:	1961      	adds	r1, r4, r5
 800f7e0:	42a3      	cmp	r3, r4
 800f7e2:	6025      	str	r5, [r4, #0]
 800f7e4:	bf18      	it	ne
 800f7e6:	6059      	strne	r1, [r3, #4]
 800f7e8:	6863      	ldr	r3, [r4, #4]
 800f7ea:	bf08      	it	eq
 800f7ec:	f8c8 1000 	streq.w	r1, [r8]
 800f7f0:	5162      	str	r2, [r4, r5]
 800f7f2:	604b      	str	r3, [r1, #4]
 800f7f4:	4630      	mov	r0, r6
 800f7f6:	f000 f82f 	bl	800f858 <__malloc_unlock>
 800f7fa:	f104 000b 	add.w	r0, r4, #11
 800f7fe:	1d23      	adds	r3, r4, #4
 800f800:	f020 0007 	bic.w	r0, r0, #7
 800f804:	1ac2      	subs	r2, r0, r3
 800f806:	bf1c      	itt	ne
 800f808:	1a1b      	subne	r3, r3, r0
 800f80a:	50a3      	strne	r3, [r4, r2]
 800f80c:	e7af      	b.n	800f76e <_malloc_r+0x22>
 800f80e:	6862      	ldr	r2, [r4, #4]
 800f810:	42a3      	cmp	r3, r4
 800f812:	bf0c      	ite	eq
 800f814:	f8c8 2000 	streq.w	r2, [r8]
 800f818:	605a      	strne	r2, [r3, #4]
 800f81a:	e7eb      	b.n	800f7f4 <_malloc_r+0xa8>
 800f81c:	4623      	mov	r3, r4
 800f81e:	6864      	ldr	r4, [r4, #4]
 800f820:	e7ae      	b.n	800f780 <_malloc_r+0x34>
 800f822:	463c      	mov	r4, r7
 800f824:	687f      	ldr	r7, [r7, #4]
 800f826:	e7b6      	b.n	800f796 <_malloc_r+0x4a>
 800f828:	461a      	mov	r2, r3
 800f82a:	685b      	ldr	r3, [r3, #4]
 800f82c:	42a3      	cmp	r3, r4
 800f82e:	d1fb      	bne.n	800f828 <_malloc_r+0xdc>
 800f830:	2300      	movs	r3, #0
 800f832:	6053      	str	r3, [r2, #4]
 800f834:	e7de      	b.n	800f7f4 <_malloc_r+0xa8>
 800f836:	230c      	movs	r3, #12
 800f838:	6033      	str	r3, [r6, #0]
 800f83a:	4630      	mov	r0, r6
 800f83c:	f000 f80c 	bl	800f858 <__malloc_unlock>
 800f840:	e794      	b.n	800f76c <_malloc_r+0x20>
 800f842:	6005      	str	r5, [r0, #0]
 800f844:	e7d6      	b.n	800f7f4 <_malloc_r+0xa8>
 800f846:	bf00      	nop
 800f848:	2400545c 	.word	0x2400545c

0800f84c <__malloc_lock>:
 800f84c:	4801      	ldr	r0, [pc, #4]	@ (800f854 <__malloc_lock+0x8>)
 800f84e:	f7ff b90a 	b.w	800ea66 <__retarget_lock_acquire_recursive>
 800f852:	bf00      	nop
 800f854:	24005454 	.word	0x24005454

0800f858 <__malloc_unlock>:
 800f858:	4801      	ldr	r0, [pc, #4]	@ (800f860 <__malloc_unlock+0x8>)
 800f85a:	f7ff b905 	b.w	800ea68 <__retarget_lock_release_recursive>
 800f85e:	bf00      	nop
 800f860:	24005454 	.word	0x24005454

0800f864 <_Balloc>:
 800f864:	b570      	push	{r4, r5, r6, lr}
 800f866:	69c6      	ldr	r6, [r0, #28]
 800f868:	4604      	mov	r4, r0
 800f86a:	460d      	mov	r5, r1
 800f86c:	b976      	cbnz	r6, 800f88c <_Balloc+0x28>
 800f86e:	2010      	movs	r0, #16
 800f870:	f7ff ff42 	bl	800f6f8 <malloc>
 800f874:	4602      	mov	r2, r0
 800f876:	61e0      	str	r0, [r4, #28]
 800f878:	b920      	cbnz	r0, 800f884 <_Balloc+0x20>
 800f87a:	4b18      	ldr	r3, [pc, #96]	@ (800f8dc <_Balloc+0x78>)
 800f87c:	4818      	ldr	r0, [pc, #96]	@ (800f8e0 <_Balloc+0x7c>)
 800f87e:	216b      	movs	r1, #107	@ 0x6b
 800f880:	f001 fd16 	bl	80112b0 <__assert_func>
 800f884:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f888:	6006      	str	r6, [r0, #0]
 800f88a:	60c6      	str	r6, [r0, #12]
 800f88c:	69e6      	ldr	r6, [r4, #28]
 800f88e:	68f3      	ldr	r3, [r6, #12]
 800f890:	b183      	cbz	r3, 800f8b4 <_Balloc+0x50>
 800f892:	69e3      	ldr	r3, [r4, #28]
 800f894:	68db      	ldr	r3, [r3, #12]
 800f896:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f89a:	b9b8      	cbnz	r0, 800f8cc <_Balloc+0x68>
 800f89c:	2101      	movs	r1, #1
 800f89e:	fa01 f605 	lsl.w	r6, r1, r5
 800f8a2:	1d72      	adds	r2, r6, #5
 800f8a4:	0092      	lsls	r2, r2, #2
 800f8a6:	4620      	mov	r0, r4
 800f8a8:	f001 fd20 	bl	80112ec <_calloc_r>
 800f8ac:	b160      	cbz	r0, 800f8c8 <_Balloc+0x64>
 800f8ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f8b2:	e00e      	b.n	800f8d2 <_Balloc+0x6e>
 800f8b4:	2221      	movs	r2, #33	@ 0x21
 800f8b6:	2104      	movs	r1, #4
 800f8b8:	4620      	mov	r0, r4
 800f8ba:	f001 fd17 	bl	80112ec <_calloc_r>
 800f8be:	69e3      	ldr	r3, [r4, #28]
 800f8c0:	60f0      	str	r0, [r6, #12]
 800f8c2:	68db      	ldr	r3, [r3, #12]
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d1e4      	bne.n	800f892 <_Balloc+0x2e>
 800f8c8:	2000      	movs	r0, #0
 800f8ca:	bd70      	pop	{r4, r5, r6, pc}
 800f8cc:	6802      	ldr	r2, [r0, #0]
 800f8ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f8d2:	2300      	movs	r3, #0
 800f8d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f8d8:	e7f7      	b.n	800f8ca <_Balloc+0x66>
 800f8da:	bf00      	nop
 800f8dc:	080121b6 	.word	0x080121b6
 800f8e0:	08012236 	.word	0x08012236

0800f8e4 <_Bfree>:
 800f8e4:	b570      	push	{r4, r5, r6, lr}
 800f8e6:	69c6      	ldr	r6, [r0, #28]
 800f8e8:	4605      	mov	r5, r0
 800f8ea:	460c      	mov	r4, r1
 800f8ec:	b976      	cbnz	r6, 800f90c <_Bfree+0x28>
 800f8ee:	2010      	movs	r0, #16
 800f8f0:	f7ff ff02 	bl	800f6f8 <malloc>
 800f8f4:	4602      	mov	r2, r0
 800f8f6:	61e8      	str	r0, [r5, #28]
 800f8f8:	b920      	cbnz	r0, 800f904 <_Bfree+0x20>
 800f8fa:	4b09      	ldr	r3, [pc, #36]	@ (800f920 <_Bfree+0x3c>)
 800f8fc:	4809      	ldr	r0, [pc, #36]	@ (800f924 <_Bfree+0x40>)
 800f8fe:	218f      	movs	r1, #143	@ 0x8f
 800f900:	f001 fcd6 	bl	80112b0 <__assert_func>
 800f904:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f908:	6006      	str	r6, [r0, #0]
 800f90a:	60c6      	str	r6, [r0, #12]
 800f90c:	b13c      	cbz	r4, 800f91e <_Bfree+0x3a>
 800f90e:	69eb      	ldr	r3, [r5, #28]
 800f910:	6862      	ldr	r2, [r4, #4]
 800f912:	68db      	ldr	r3, [r3, #12]
 800f914:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f918:	6021      	str	r1, [r4, #0]
 800f91a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f91e:	bd70      	pop	{r4, r5, r6, pc}
 800f920:	080121b6 	.word	0x080121b6
 800f924:	08012236 	.word	0x08012236

0800f928 <__multadd>:
 800f928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f92c:	690d      	ldr	r5, [r1, #16]
 800f92e:	4607      	mov	r7, r0
 800f930:	460c      	mov	r4, r1
 800f932:	461e      	mov	r6, r3
 800f934:	f101 0c14 	add.w	ip, r1, #20
 800f938:	2000      	movs	r0, #0
 800f93a:	f8dc 3000 	ldr.w	r3, [ip]
 800f93e:	b299      	uxth	r1, r3
 800f940:	fb02 6101 	mla	r1, r2, r1, r6
 800f944:	0c1e      	lsrs	r6, r3, #16
 800f946:	0c0b      	lsrs	r3, r1, #16
 800f948:	fb02 3306 	mla	r3, r2, r6, r3
 800f94c:	b289      	uxth	r1, r1
 800f94e:	3001      	adds	r0, #1
 800f950:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f954:	4285      	cmp	r5, r0
 800f956:	f84c 1b04 	str.w	r1, [ip], #4
 800f95a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f95e:	dcec      	bgt.n	800f93a <__multadd+0x12>
 800f960:	b30e      	cbz	r6, 800f9a6 <__multadd+0x7e>
 800f962:	68a3      	ldr	r3, [r4, #8]
 800f964:	42ab      	cmp	r3, r5
 800f966:	dc19      	bgt.n	800f99c <__multadd+0x74>
 800f968:	6861      	ldr	r1, [r4, #4]
 800f96a:	4638      	mov	r0, r7
 800f96c:	3101      	adds	r1, #1
 800f96e:	f7ff ff79 	bl	800f864 <_Balloc>
 800f972:	4680      	mov	r8, r0
 800f974:	b928      	cbnz	r0, 800f982 <__multadd+0x5a>
 800f976:	4602      	mov	r2, r0
 800f978:	4b0c      	ldr	r3, [pc, #48]	@ (800f9ac <__multadd+0x84>)
 800f97a:	480d      	ldr	r0, [pc, #52]	@ (800f9b0 <__multadd+0x88>)
 800f97c:	21ba      	movs	r1, #186	@ 0xba
 800f97e:	f001 fc97 	bl	80112b0 <__assert_func>
 800f982:	6922      	ldr	r2, [r4, #16]
 800f984:	3202      	adds	r2, #2
 800f986:	f104 010c 	add.w	r1, r4, #12
 800f98a:	0092      	lsls	r2, r2, #2
 800f98c:	300c      	adds	r0, #12
 800f98e:	f7ff f86c 	bl	800ea6a <memcpy>
 800f992:	4621      	mov	r1, r4
 800f994:	4638      	mov	r0, r7
 800f996:	f7ff ffa5 	bl	800f8e4 <_Bfree>
 800f99a:	4644      	mov	r4, r8
 800f99c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f9a0:	3501      	adds	r5, #1
 800f9a2:	615e      	str	r6, [r3, #20]
 800f9a4:	6125      	str	r5, [r4, #16]
 800f9a6:	4620      	mov	r0, r4
 800f9a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9ac:	08012225 	.word	0x08012225
 800f9b0:	08012236 	.word	0x08012236

0800f9b4 <__s2b>:
 800f9b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f9b8:	460c      	mov	r4, r1
 800f9ba:	4615      	mov	r5, r2
 800f9bc:	461f      	mov	r7, r3
 800f9be:	2209      	movs	r2, #9
 800f9c0:	3308      	adds	r3, #8
 800f9c2:	4606      	mov	r6, r0
 800f9c4:	fb93 f3f2 	sdiv	r3, r3, r2
 800f9c8:	2100      	movs	r1, #0
 800f9ca:	2201      	movs	r2, #1
 800f9cc:	429a      	cmp	r2, r3
 800f9ce:	db09      	blt.n	800f9e4 <__s2b+0x30>
 800f9d0:	4630      	mov	r0, r6
 800f9d2:	f7ff ff47 	bl	800f864 <_Balloc>
 800f9d6:	b940      	cbnz	r0, 800f9ea <__s2b+0x36>
 800f9d8:	4602      	mov	r2, r0
 800f9da:	4b19      	ldr	r3, [pc, #100]	@ (800fa40 <__s2b+0x8c>)
 800f9dc:	4819      	ldr	r0, [pc, #100]	@ (800fa44 <__s2b+0x90>)
 800f9de:	21d3      	movs	r1, #211	@ 0xd3
 800f9e0:	f001 fc66 	bl	80112b0 <__assert_func>
 800f9e4:	0052      	lsls	r2, r2, #1
 800f9e6:	3101      	adds	r1, #1
 800f9e8:	e7f0      	b.n	800f9cc <__s2b+0x18>
 800f9ea:	9b08      	ldr	r3, [sp, #32]
 800f9ec:	6143      	str	r3, [r0, #20]
 800f9ee:	2d09      	cmp	r5, #9
 800f9f0:	f04f 0301 	mov.w	r3, #1
 800f9f4:	6103      	str	r3, [r0, #16]
 800f9f6:	dd16      	ble.n	800fa26 <__s2b+0x72>
 800f9f8:	f104 0909 	add.w	r9, r4, #9
 800f9fc:	46c8      	mov	r8, r9
 800f9fe:	442c      	add	r4, r5
 800fa00:	f818 3b01 	ldrb.w	r3, [r8], #1
 800fa04:	4601      	mov	r1, r0
 800fa06:	3b30      	subs	r3, #48	@ 0x30
 800fa08:	220a      	movs	r2, #10
 800fa0a:	4630      	mov	r0, r6
 800fa0c:	f7ff ff8c 	bl	800f928 <__multadd>
 800fa10:	45a0      	cmp	r8, r4
 800fa12:	d1f5      	bne.n	800fa00 <__s2b+0x4c>
 800fa14:	f1a5 0408 	sub.w	r4, r5, #8
 800fa18:	444c      	add	r4, r9
 800fa1a:	1b2d      	subs	r5, r5, r4
 800fa1c:	1963      	adds	r3, r4, r5
 800fa1e:	42bb      	cmp	r3, r7
 800fa20:	db04      	blt.n	800fa2c <__s2b+0x78>
 800fa22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa26:	340a      	adds	r4, #10
 800fa28:	2509      	movs	r5, #9
 800fa2a:	e7f6      	b.n	800fa1a <__s2b+0x66>
 800fa2c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fa30:	4601      	mov	r1, r0
 800fa32:	3b30      	subs	r3, #48	@ 0x30
 800fa34:	220a      	movs	r2, #10
 800fa36:	4630      	mov	r0, r6
 800fa38:	f7ff ff76 	bl	800f928 <__multadd>
 800fa3c:	e7ee      	b.n	800fa1c <__s2b+0x68>
 800fa3e:	bf00      	nop
 800fa40:	08012225 	.word	0x08012225
 800fa44:	08012236 	.word	0x08012236

0800fa48 <__hi0bits>:
 800fa48:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fa4c:	4603      	mov	r3, r0
 800fa4e:	bf36      	itet	cc
 800fa50:	0403      	lslcc	r3, r0, #16
 800fa52:	2000      	movcs	r0, #0
 800fa54:	2010      	movcc	r0, #16
 800fa56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fa5a:	bf3c      	itt	cc
 800fa5c:	021b      	lslcc	r3, r3, #8
 800fa5e:	3008      	addcc	r0, #8
 800fa60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fa64:	bf3c      	itt	cc
 800fa66:	011b      	lslcc	r3, r3, #4
 800fa68:	3004      	addcc	r0, #4
 800fa6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa6e:	bf3c      	itt	cc
 800fa70:	009b      	lslcc	r3, r3, #2
 800fa72:	3002      	addcc	r0, #2
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	db05      	blt.n	800fa84 <__hi0bits+0x3c>
 800fa78:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fa7c:	f100 0001 	add.w	r0, r0, #1
 800fa80:	bf08      	it	eq
 800fa82:	2020      	moveq	r0, #32
 800fa84:	4770      	bx	lr

0800fa86 <__lo0bits>:
 800fa86:	6803      	ldr	r3, [r0, #0]
 800fa88:	4602      	mov	r2, r0
 800fa8a:	f013 0007 	ands.w	r0, r3, #7
 800fa8e:	d00b      	beq.n	800faa8 <__lo0bits+0x22>
 800fa90:	07d9      	lsls	r1, r3, #31
 800fa92:	d421      	bmi.n	800fad8 <__lo0bits+0x52>
 800fa94:	0798      	lsls	r0, r3, #30
 800fa96:	bf49      	itett	mi
 800fa98:	085b      	lsrmi	r3, r3, #1
 800fa9a:	089b      	lsrpl	r3, r3, #2
 800fa9c:	2001      	movmi	r0, #1
 800fa9e:	6013      	strmi	r3, [r2, #0]
 800faa0:	bf5c      	itt	pl
 800faa2:	6013      	strpl	r3, [r2, #0]
 800faa4:	2002      	movpl	r0, #2
 800faa6:	4770      	bx	lr
 800faa8:	b299      	uxth	r1, r3
 800faaa:	b909      	cbnz	r1, 800fab0 <__lo0bits+0x2a>
 800faac:	0c1b      	lsrs	r3, r3, #16
 800faae:	2010      	movs	r0, #16
 800fab0:	b2d9      	uxtb	r1, r3
 800fab2:	b909      	cbnz	r1, 800fab8 <__lo0bits+0x32>
 800fab4:	3008      	adds	r0, #8
 800fab6:	0a1b      	lsrs	r3, r3, #8
 800fab8:	0719      	lsls	r1, r3, #28
 800faba:	bf04      	itt	eq
 800fabc:	091b      	lsreq	r3, r3, #4
 800fabe:	3004      	addeq	r0, #4
 800fac0:	0799      	lsls	r1, r3, #30
 800fac2:	bf04      	itt	eq
 800fac4:	089b      	lsreq	r3, r3, #2
 800fac6:	3002      	addeq	r0, #2
 800fac8:	07d9      	lsls	r1, r3, #31
 800faca:	d403      	bmi.n	800fad4 <__lo0bits+0x4e>
 800facc:	085b      	lsrs	r3, r3, #1
 800face:	f100 0001 	add.w	r0, r0, #1
 800fad2:	d003      	beq.n	800fadc <__lo0bits+0x56>
 800fad4:	6013      	str	r3, [r2, #0]
 800fad6:	4770      	bx	lr
 800fad8:	2000      	movs	r0, #0
 800fada:	4770      	bx	lr
 800fadc:	2020      	movs	r0, #32
 800fade:	4770      	bx	lr

0800fae0 <__i2b>:
 800fae0:	b510      	push	{r4, lr}
 800fae2:	460c      	mov	r4, r1
 800fae4:	2101      	movs	r1, #1
 800fae6:	f7ff febd 	bl	800f864 <_Balloc>
 800faea:	4602      	mov	r2, r0
 800faec:	b928      	cbnz	r0, 800fafa <__i2b+0x1a>
 800faee:	4b05      	ldr	r3, [pc, #20]	@ (800fb04 <__i2b+0x24>)
 800faf0:	4805      	ldr	r0, [pc, #20]	@ (800fb08 <__i2b+0x28>)
 800faf2:	f240 1145 	movw	r1, #325	@ 0x145
 800faf6:	f001 fbdb 	bl	80112b0 <__assert_func>
 800fafa:	2301      	movs	r3, #1
 800fafc:	6144      	str	r4, [r0, #20]
 800fafe:	6103      	str	r3, [r0, #16]
 800fb00:	bd10      	pop	{r4, pc}
 800fb02:	bf00      	nop
 800fb04:	08012225 	.word	0x08012225
 800fb08:	08012236 	.word	0x08012236

0800fb0c <__multiply>:
 800fb0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb10:	4617      	mov	r7, r2
 800fb12:	690a      	ldr	r2, [r1, #16]
 800fb14:	693b      	ldr	r3, [r7, #16]
 800fb16:	429a      	cmp	r2, r3
 800fb18:	bfa8      	it	ge
 800fb1a:	463b      	movge	r3, r7
 800fb1c:	4689      	mov	r9, r1
 800fb1e:	bfa4      	itt	ge
 800fb20:	460f      	movge	r7, r1
 800fb22:	4699      	movge	r9, r3
 800fb24:	693d      	ldr	r5, [r7, #16]
 800fb26:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fb2a:	68bb      	ldr	r3, [r7, #8]
 800fb2c:	6879      	ldr	r1, [r7, #4]
 800fb2e:	eb05 060a 	add.w	r6, r5, sl
 800fb32:	42b3      	cmp	r3, r6
 800fb34:	b085      	sub	sp, #20
 800fb36:	bfb8      	it	lt
 800fb38:	3101      	addlt	r1, #1
 800fb3a:	f7ff fe93 	bl	800f864 <_Balloc>
 800fb3e:	b930      	cbnz	r0, 800fb4e <__multiply+0x42>
 800fb40:	4602      	mov	r2, r0
 800fb42:	4b41      	ldr	r3, [pc, #260]	@ (800fc48 <__multiply+0x13c>)
 800fb44:	4841      	ldr	r0, [pc, #260]	@ (800fc4c <__multiply+0x140>)
 800fb46:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800fb4a:	f001 fbb1 	bl	80112b0 <__assert_func>
 800fb4e:	f100 0414 	add.w	r4, r0, #20
 800fb52:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800fb56:	4623      	mov	r3, r4
 800fb58:	2200      	movs	r2, #0
 800fb5a:	4573      	cmp	r3, lr
 800fb5c:	d320      	bcc.n	800fba0 <__multiply+0x94>
 800fb5e:	f107 0814 	add.w	r8, r7, #20
 800fb62:	f109 0114 	add.w	r1, r9, #20
 800fb66:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800fb6a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800fb6e:	9302      	str	r3, [sp, #8]
 800fb70:	1beb      	subs	r3, r5, r7
 800fb72:	3b15      	subs	r3, #21
 800fb74:	f023 0303 	bic.w	r3, r3, #3
 800fb78:	3304      	adds	r3, #4
 800fb7a:	3715      	adds	r7, #21
 800fb7c:	42bd      	cmp	r5, r7
 800fb7e:	bf38      	it	cc
 800fb80:	2304      	movcc	r3, #4
 800fb82:	9301      	str	r3, [sp, #4]
 800fb84:	9b02      	ldr	r3, [sp, #8]
 800fb86:	9103      	str	r1, [sp, #12]
 800fb88:	428b      	cmp	r3, r1
 800fb8a:	d80c      	bhi.n	800fba6 <__multiply+0x9a>
 800fb8c:	2e00      	cmp	r6, #0
 800fb8e:	dd03      	ble.n	800fb98 <__multiply+0x8c>
 800fb90:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	d055      	beq.n	800fc44 <__multiply+0x138>
 800fb98:	6106      	str	r6, [r0, #16]
 800fb9a:	b005      	add	sp, #20
 800fb9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fba0:	f843 2b04 	str.w	r2, [r3], #4
 800fba4:	e7d9      	b.n	800fb5a <__multiply+0x4e>
 800fba6:	f8b1 a000 	ldrh.w	sl, [r1]
 800fbaa:	f1ba 0f00 	cmp.w	sl, #0
 800fbae:	d01f      	beq.n	800fbf0 <__multiply+0xe4>
 800fbb0:	46c4      	mov	ip, r8
 800fbb2:	46a1      	mov	r9, r4
 800fbb4:	2700      	movs	r7, #0
 800fbb6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800fbba:	f8d9 3000 	ldr.w	r3, [r9]
 800fbbe:	fa1f fb82 	uxth.w	fp, r2
 800fbc2:	b29b      	uxth	r3, r3
 800fbc4:	fb0a 330b 	mla	r3, sl, fp, r3
 800fbc8:	443b      	add	r3, r7
 800fbca:	f8d9 7000 	ldr.w	r7, [r9]
 800fbce:	0c12      	lsrs	r2, r2, #16
 800fbd0:	0c3f      	lsrs	r7, r7, #16
 800fbd2:	fb0a 7202 	mla	r2, sl, r2, r7
 800fbd6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800fbda:	b29b      	uxth	r3, r3
 800fbdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fbe0:	4565      	cmp	r5, ip
 800fbe2:	f849 3b04 	str.w	r3, [r9], #4
 800fbe6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800fbea:	d8e4      	bhi.n	800fbb6 <__multiply+0xaa>
 800fbec:	9b01      	ldr	r3, [sp, #4]
 800fbee:	50e7      	str	r7, [r4, r3]
 800fbf0:	9b03      	ldr	r3, [sp, #12]
 800fbf2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800fbf6:	3104      	adds	r1, #4
 800fbf8:	f1b9 0f00 	cmp.w	r9, #0
 800fbfc:	d020      	beq.n	800fc40 <__multiply+0x134>
 800fbfe:	6823      	ldr	r3, [r4, #0]
 800fc00:	4647      	mov	r7, r8
 800fc02:	46a4      	mov	ip, r4
 800fc04:	f04f 0a00 	mov.w	sl, #0
 800fc08:	f8b7 b000 	ldrh.w	fp, [r7]
 800fc0c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800fc10:	fb09 220b 	mla	r2, r9, fp, r2
 800fc14:	4452      	add	r2, sl
 800fc16:	b29b      	uxth	r3, r3
 800fc18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fc1c:	f84c 3b04 	str.w	r3, [ip], #4
 800fc20:	f857 3b04 	ldr.w	r3, [r7], #4
 800fc24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fc28:	f8bc 3000 	ldrh.w	r3, [ip]
 800fc2c:	fb09 330a 	mla	r3, r9, sl, r3
 800fc30:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800fc34:	42bd      	cmp	r5, r7
 800fc36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fc3a:	d8e5      	bhi.n	800fc08 <__multiply+0xfc>
 800fc3c:	9a01      	ldr	r2, [sp, #4]
 800fc3e:	50a3      	str	r3, [r4, r2]
 800fc40:	3404      	adds	r4, #4
 800fc42:	e79f      	b.n	800fb84 <__multiply+0x78>
 800fc44:	3e01      	subs	r6, #1
 800fc46:	e7a1      	b.n	800fb8c <__multiply+0x80>
 800fc48:	08012225 	.word	0x08012225
 800fc4c:	08012236 	.word	0x08012236

0800fc50 <__pow5mult>:
 800fc50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc54:	4615      	mov	r5, r2
 800fc56:	f012 0203 	ands.w	r2, r2, #3
 800fc5a:	4607      	mov	r7, r0
 800fc5c:	460e      	mov	r6, r1
 800fc5e:	d007      	beq.n	800fc70 <__pow5mult+0x20>
 800fc60:	4c25      	ldr	r4, [pc, #148]	@ (800fcf8 <__pow5mult+0xa8>)
 800fc62:	3a01      	subs	r2, #1
 800fc64:	2300      	movs	r3, #0
 800fc66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fc6a:	f7ff fe5d 	bl	800f928 <__multadd>
 800fc6e:	4606      	mov	r6, r0
 800fc70:	10ad      	asrs	r5, r5, #2
 800fc72:	d03d      	beq.n	800fcf0 <__pow5mult+0xa0>
 800fc74:	69fc      	ldr	r4, [r7, #28]
 800fc76:	b97c      	cbnz	r4, 800fc98 <__pow5mult+0x48>
 800fc78:	2010      	movs	r0, #16
 800fc7a:	f7ff fd3d 	bl	800f6f8 <malloc>
 800fc7e:	4602      	mov	r2, r0
 800fc80:	61f8      	str	r0, [r7, #28]
 800fc82:	b928      	cbnz	r0, 800fc90 <__pow5mult+0x40>
 800fc84:	4b1d      	ldr	r3, [pc, #116]	@ (800fcfc <__pow5mult+0xac>)
 800fc86:	481e      	ldr	r0, [pc, #120]	@ (800fd00 <__pow5mult+0xb0>)
 800fc88:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fc8c:	f001 fb10 	bl	80112b0 <__assert_func>
 800fc90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fc94:	6004      	str	r4, [r0, #0]
 800fc96:	60c4      	str	r4, [r0, #12]
 800fc98:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800fc9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fca0:	b94c      	cbnz	r4, 800fcb6 <__pow5mult+0x66>
 800fca2:	f240 2171 	movw	r1, #625	@ 0x271
 800fca6:	4638      	mov	r0, r7
 800fca8:	f7ff ff1a 	bl	800fae0 <__i2b>
 800fcac:	2300      	movs	r3, #0
 800fcae:	f8c8 0008 	str.w	r0, [r8, #8]
 800fcb2:	4604      	mov	r4, r0
 800fcb4:	6003      	str	r3, [r0, #0]
 800fcb6:	f04f 0900 	mov.w	r9, #0
 800fcba:	07eb      	lsls	r3, r5, #31
 800fcbc:	d50a      	bpl.n	800fcd4 <__pow5mult+0x84>
 800fcbe:	4631      	mov	r1, r6
 800fcc0:	4622      	mov	r2, r4
 800fcc2:	4638      	mov	r0, r7
 800fcc4:	f7ff ff22 	bl	800fb0c <__multiply>
 800fcc8:	4631      	mov	r1, r6
 800fcca:	4680      	mov	r8, r0
 800fccc:	4638      	mov	r0, r7
 800fcce:	f7ff fe09 	bl	800f8e4 <_Bfree>
 800fcd2:	4646      	mov	r6, r8
 800fcd4:	106d      	asrs	r5, r5, #1
 800fcd6:	d00b      	beq.n	800fcf0 <__pow5mult+0xa0>
 800fcd8:	6820      	ldr	r0, [r4, #0]
 800fcda:	b938      	cbnz	r0, 800fcec <__pow5mult+0x9c>
 800fcdc:	4622      	mov	r2, r4
 800fcde:	4621      	mov	r1, r4
 800fce0:	4638      	mov	r0, r7
 800fce2:	f7ff ff13 	bl	800fb0c <__multiply>
 800fce6:	6020      	str	r0, [r4, #0]
 800fce8:	f8c0 9000 	str.w	r9, [r0]
 800fcec:	4604      	mov	r4, r0
 800fcee:	e7e4      	b.n	800fcba <__pow5mult+0x6a>
 800fcf0:	4630      	mov	r0, r6
 800fcf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fcf6:	bf00      	nop
 800fcf8:	08012348 	.word	0x08012348
 800fcfc:	080121b6 	.word	0x080121b6
 800fd00:	08012236 	.word	0x08012236

0800fd04 <__lshift>:
 800fd04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd08:	460c      	mov	r4, r1
 800fd0a:	6849      	ldr	r1, [r1, #4]
 800fd0c:	6923      	ldr	r3, [r4, #16]
 800fd0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fd12:	68a3      	ldr	r3, [r4, #8]
 800fd14:	4607      	mov	r7, r0
 800fd16:	4691      	mov	r9, r2
 800fd18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fd1c:	f108 0601 	add.w	r6, r8, #1
 800fd20:	42b3      	cmp	r3, r6
 800fd22:	db0b      	blt.n	800fd3c <__lshift+0x38>
 800fd24:	4638      	mov	r0, r7
 800fd26:	f7ff fd9d 	bl	800f864 <_Balloc>
 800fd2a:	4605      	mov	r5, r0
 800fd2c:	b948      	cbnz	r0, 800fd42 <__lshift+0x3e>
 800fd2e:	4602      	mov	r2, r0
 800fd30:	4b28      	ldr	r3, [pc, #160]	@ (800fdd4 <__lshift+0xd0>)
 800fd32:	4829      	ldr	r0, [pc, #164]	@ (800fdd8 <__lshift+0xd4>)
 800fd34:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fd38:	f001 faba 	bl	80112b0 <__assert_func>
 800fd3c:	3101      	adds	r1, #1
 800fd3e:	005b      	lsls	r3, r3, #1
 800fd40:	e7ee      	b.n	800fd20 <__lshift+0x1c>
 800fd42:	2300      	movs	r3, #0
 800fd44:	f100 0114 	add.w	r1, r0, #20
 800fd48:	f100 0210 	add.w	r2, r0, #16
 800fd4c:	4618      	mov	r0, r3
 800fd4e:	4553      	cmp	r3, sl
 800fd50:	db33      	blt.n	800fdba <__lshift+0xb6>
 800fd52:	6920      	ldr	r0, [r4, #16]
 800fd54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fd58:	f104 0314 	add.w	r3, r4, #20
 800fd5c:	f019 091f 	ands.w	r9, r9, #31
 800fd60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fd64:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fd68:	d02b      	beq.n	800fdc2 <__lshift+0xbe>
 800fd6a:	f1c9 0e20 	rsb	lr, r9, #32
 800fd6e:	468a      	mov	sl, r1
 800fd70:	2200      	movs	r2, #0
 800fd72:	6818      	ldr	r0, [r3, #0]
 800fd74:	fa00 f009 	lsl.w	r0, r0, r9
 800fd78:	4310      	orrs	r0, r2
 800fd7a:	f84a 0b04 	str.w	r0, [sl], #4
 800fd7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800fd82:	459c      	cmp	ip, r3
 800fd84:	fa22 f20e 	lsr.w	r2, r2, lr
 800fd88:	d8f3      	bhi.n	800fd72 <__lshift+0x6e>
 800fd8a:	ebac 0304 	sub.w	r3, ip, r4
 800fd8e:	3b15      	subs	r3, #21
 800fd90:	f023 0303 	bic.w	r3, r3, #3
 800fd94:	3304      	adds	r3, #4
 800fd96:	f104 0015 	add.w	r0, r4, #21
 800fd9a:	4560      	cmp	r0, ip
 800fd9c:	bf88      	it	hi
 800fd9e:	2304      	movhi	r3, #4
 800fda0:	50ca      	str	r2, [r1, r3]
 800fda2:	b10a      	cbz	r2, 800fda8 <__lshift+0xa4>
 800fda4:	f108 0602 	add.w	r6, r8, #2
 800fda8:	3e01      	subs	r6, #1
 800fdaa:	4638      	mov	r0, r7
 800fdac:	612e      	str	r6, [r5, #16]
 800fdae:	4621      	mov	r1, r4
 800fdb0:	f7ff fd98 	bl	800f8e4 <_Bfree>
 800fdb4:	4628      	mov	r0, r5
 800fdb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fdba:	f842 0f04 	str.w	r0, [r2, #4]!
 800fdbe:	3301      	adds	r3, #1
 800fdc0:	e7c5      	b.n	800fd4e <__lshift+0x4a>
 800fdc2:	3904      	subs	r1, #4
 800fdc4:	f853 2b04 	ldr.w	r2, [r3], #4
 800fdc8:	f841 2f04 	str.w	r2, [r1, #4]!
 800fdcc:	459c      	cmp	ip, r3
 800fdce:	d8f9      	bhi.n	800fdc4 <__lshift+0xc0>
 800fdd0:	e7ea      	b.n	800fda8 <__lshift+0xa4>
 800fdd2:	bf00      	nop
 800fdd4:	08012225 	.word	0x08012225
 800fdd8:	08012236 	.word	0x08012236

0800fddc <__mcmp>:
 800fddc:	690a      	ldr	r2, [r1, #16]
 800fdde:	4603      	mov	r3, r0
 800fde0:	6900      	ldr	r0, [r0, #16]
 800fde2:	1a80      	subs	r0, r0, r2
 800fde4:	b530      	push	{r4, r5, lr}
 800fde6:	d10e      	bne.n	800fe06 <__mcmp+0x2a>
 800fde8:	3314      	adds	r3, #20
 800fdea:	3114      	adds	r1, #20
 800fdec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fdf0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fdf4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fdf8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fdfc:	4295      	cmp	r5, r2
 800fdfe:	d003      	beq.n	800fe08 <__mcmp+0x2c>
 800fe00:	d205      	bcs.n	800fe0e <__mcmp+0x32>
 800fe02:	f04f 30ff 	mov.w	r0, #4294967295
 800fe06:	bd30      	pop	{r4, r5, pc}
 800fe08:	42a3      	cmp	r3, r4
 800fe0a:	d3f3      	bcc.n	800fdf4 <__mcmp+0x18>
 800fe0c:	e7fb      	b.n	800fe06 <__mcmp+0x2a>
 800fe0e:	2001      	movs	r0, #1
 800fe10:	e7f9      	b.n	800fe06 <__mcmp+0x2a>
	...

0800fe14 <__mdiff>:
 800fe14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe18:	4689      	mov	r9, r1
 800fe1a:	4606      	mov	r6, r0
 800fe1c:	4611      	mov	r1, r2
 800fe1e:	4648      	mov	r0, r9
 800fe20:	4614      	mov	r4, r2
 800fe22:	f7ff ffdb 	bl	800fddc <__mcmp>
 800fe26:	1e05      	subs	r5, r0, #0
 800fe28:	d112      	bne.n	800fe50 <__mdiff+0x3c>
 800fe2a:	4629      	mov	r1, r5
 800fe2c:	4630      	mov	r0, r6
 800fe2e:	f7ff fd19 	bl	800f864 <_Balloc>
 800fe32:	4602      	mov	r2, r0
 800fe34:	b928      	cbnz	r0, 800fe42 <__mdiff+0x2e>
 800fe36:	4b3f      	ldr	r3, [pc, #252]	@ (800ff34 <__mdiff+0x120>)
 800fe38:	f240 2137 	movw	r1, #567	@ 0x237
 800fe3c:	483e      	ldr	r0, [pc, #248]	@ (800ff38 <__mdiff+0x124>)
 800fe3e:	f001 fa37 	bl	80112b0 <__assert_func>
 800fe42:	2301      	movs	r3, #1
 800fe44:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fe48:	4610      	mov	r0, r2
 800fe4a:	b003      	add	sp, #12
 800fe4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe50:	bfbc      	itt	lt
 800fe52:	464b      	movlt	r3, r9
 800fe54:	46a1      	movlt	r9, r4
 800fe56:	4630      	mov	r0, r6
 800fe58:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fe5c:	bfba      	itte	lt
 800fe5e:	461c      	movlt	r4, r3
 800fe60:	2501      	movlt	r5, #1
 800fe62:	2500      	movge	r5, #0
 800fe64:	f7ff fcfe 	bl	800f864 <_Balloc>
 800fe68:	4602      	mov	r2, r0
 800fe6a:	b918      	cbnz	r0, 800fe74 <__mdiff+0x60>
 800fe6c:	4b31      	ldr	r3, [pc, #196]	@ (800ff34 <__mdiff+0x120>)
 800fe6e:	f240 2145 	movw	r1, #581	@ 0x245
 800fe72:	e7e3      	b.n	800fe3c <__mdiff+0x28>
 800fe74:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fe78:	6926      	ldr	r6, [r4, #16]
 800fe7a:	60c5      	str	r5, [r0, #12]
 800fe7c:	f109 0310 	add.w	r3, r9, #16
 800fe80:	f109 0514 	add.w	r5, r9, #20
 800fe84:	f104 0e14 	add.w	lr, r4, #20
 800fe88:	f100 0b14 	add.w	fp, r0, #20
 800fe8c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fe90:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fe94:	9301      	str	r3, [sp, #4]
 800fe96:	46d9      	mov	r9, fp
 800fe98:	f04f 0c00 	mov.w	ip, #0
 800fe9c:	9b01      	ldr	r3, [sp, #4]
 800fe9e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800fea2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800fea6:	9301      	str	r3, [sp, #4]
 800fea8:	fa1f f38a 	uxth.w	r3, sl
 800feac:	4619      	mov	r1, r3
 800feae:	b283      	uxth	r3, r0
 800feb0:	1acb      	subs	r3, r1, r3
 800feb2:	0c00      	lsrs	r0, r0, #16
 800feb4:	4463      	add	r3, ip
 800feb6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800feba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800febe:	b29b      	uxth	r3, r3
 800fec0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800fec4:	4576      	cmp	r6, lr
 800fec6:	f849 3b04 	str.w	r3, [r9], #4
 800feca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fece:	d8e5      	bhi.n	800fe9c <__mdiff+0x88>
 800fed0:	1b33      	subs	r3, r6, r4
 800fed2:	3b15      	subs	r3, #21
 800fed4:	f023 0303 	bic.w	r3, r3, #3
 800fed8:	3415      	adds	r4, #21
 800feda:	3304      	adds	r3, #4
 800fedc:	42a6      	cmp	r6, r4
 800fede:	bf38      	it	cc
 800fee0:	2304      	movcc	r3, #4
 800fee2:	441d      	add	r5, r3
 800fee4:	445b      	add	r3, fp
 800fee6:	461e      	mov	r6, r3
 800fee8:	462c      	mov	r4, r5
 800feea:	4544      	cmp	r4, r8
 800feec:	d30e      	bcc.n	800ff0c <__mdiff+0xf8>
 800feee:	f108 0103 	add.w	r1, r8, #3
 800fef2:	1b49      	subs	r1, r1, r5
 800fef4:	f021 0103 	bic.w	r1, r1, #3
 800fef8:	3d03      	subs	r5, #3
 800fefa:	45a8      	cmp	r8, r5
 800fefc:	bf38      	it	cc
 800fefe:	2100      	movcc	r1, #0
 800ff00:	440b      	add	r3, r1
 800ff02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ff06:	b191      	cbz	r1, 800ff2e <__mdiff+0x11a>
 800ff08:	6117      	str	r7, [r2, #16]
 800ff0a:	e79d      	b.n	800fe48 <__mdiff+0x34>
 800ff0c:	f854 1b04 	ldr.w	r1, [r4], #4
 800ff10:	46e6      	mov	lr, ip
 800ff12:	0c08      	lsrs	r0, r1, #16
 800ff14:	fa1c fc81 	uxtah	ip, ip, r1
 800ff18:	4471      	add	r1, lr
 800ff1a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ff1e:	b289      	uxth	r1, r1
 800ff20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ff24:	f846 1b04 	str.w	r1, [r6], #4
 800ff28:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ff2c:	e7dd      	b.n	800feea <__mdiff+0xd6>
 800ff2e:	3f01      	subs	r7, #1
 800ff30:	e7e7      	b.n	800ff02 <__mdiff+0xee>
 800ff32:	bf00      	nop
 800ff34:	08012225 	.word	0x08012225
 800ff38:	08012236 	.word	0x08012236

0800ff3c <__ulp>:
 800ff3c:	b082      	sub	sp, #8
 800ff3e:	ed8d 0b00 	vstr	d0, [sp]
 800ff42:	9a01      	ldr	r2, [sp, #4]
 800ff44:	4b0f      	ldr	r3, [pc, #60]	@ (800ff84 <__ulp+0x48>)
 800ff46:	4013      	ands	r3, r2
 800ff48:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ff4c:	2b00      	cmp	r3, #0
 800ff4e:	dc08      	bgt.n	800ff62 <__ulp+0x26>
 800ff50:	425b      	negs	r3, r3
 800ff52:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ff56:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ff5a:	da04      	bge.n	800ff66 <__ulp+0x2a>
 800ff5c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ff60:	4113      	asrs	r3, r2
 800ff62:	2200      	movs	r2, #0
 800ff64:	e008      	b.n	800ff78 <__ulp+0x3c>
 800ff66:	f1a2 0314 	sub.w	r3, r2, #20
 800ff6a:	2b1e      	cmp	r3, #30
 800ff6c:	bfda      	itte	le
 800ff6e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ff72:	40da      	lsrle	r2, r3
 800ff74:	2201      	movgt	r2, #1
 800ff76:	2300      	movs	r3, #0
 800ff78:	4619      	mov	r1, r3
 800ff7a:	4610      	mov	r0, r2
 800ff7c:	ec41 0b10 	vmov	d0, r0, r1
 800ff80:	b002      	add	sp, #8
 800ff82:	4770      	bx	lr
 800ff84:	7ff00000 	.word	0x7ff00000

0800ff88 <__b2d>:
 800ff88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff8c:	6906      	ldr	r6, [r0, #16]
 800ff8e:	f100 0814 	add.w	r8, r0, #20
 800ff92:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ff96:	1f37      	subs	r7, r6, #4
 800ff98:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ff9c:	4610      	mov	r0, r2
 800ff9e:	f7ff fd53 	bl	800fa48 <__hi0bits>
 800ffa2:	f1c0 0320 	rsb	r3, r0, #32
 800ffa6:	280a      	cmp	r0, #10
 800ffa8:	600b      	str	r3, [r1, #0]
 800ffaa:	491b      	ldr	r1, [pc, #108]	@ (8010018 <__b2d+0x90>)
 800ffac:	dc15      	bgt.n	800ffda <__b2d+0x52>
 800ffae:	f1c0 0c0b 	rsb	ip, r0, #11
 800ffb2:	fa22 f30c 	lsr.w	r3, r2, ip
 800ffb6:	45b8      	cmp	r8, r7
 800ffb8:	ea43 0501 	orr.w	r5, r3, r1
 800ffbc:	bf34      	ite	cc
 800ffbe:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ffc2:	2300      	movcs	r3, #0
 800ffc4:	3015      	adds	r0, #21
 800ffc6:	fa02 f000 	lsl.w	r0, r2, r0
 800ffca:	fa23 f30c 	lsr.w	r3, r3, ip
 800ffce:	4303      	orrs	r3, r0
 800ffd0:	461c      	mov	r4, r3
 800ffd2:	ec45 4b10 	vmov	d0, r4, r5
 800ffd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ffda:	45b8      	cmp	r8, r7
 800ffdc:	bf3a      	itte	cc
 800ffde:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ffe2:	f1a6 0708 	subcc.w	r7, r6, #8
 800ffe6:	2300      	movcs	r3, #0
 800ffe8:	380b      	subs	r0, #11
 800ffea:	d012      	beq.n	8010012 <__b2d+0x8a>
 800ffec:	f1c0 0120 	rsb	r1, r0, #32
 800fff0:	fa23 f401 	lsr.w	r4, r3, r1
 800fff4:	4082      	lsls	r2, r0
 800fff6:	4322      	orrs	r2, r4
 800fff8:	4547      	cmp	r7, r8
 800fffa:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800fffe:	bf8c      	ite	hi
 8010000:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010004:	2200      	movls	r2, #0
 8010006:	4083      	lsls	r3, r0
 8010008:	40ca      	lsrs	r2, r1
 801000a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801000e:	4313      	orrs	r3, r2
 8010010:	e7de      	b.n	800ffd0 <__b2d+0x48>
 8010012:	ea42 0501 	orr.w	r5, r2, r1
 8010016:	e7db      	b.n	800ffd0 <__b2d+0x48>
 8010018:	3ff00000 	.word	0x3ff00000

0801001c <__d2b>:
 801001c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010020:	460f      	mov	r7, r1
 8010022:	2101      	movs	r1, #1
 8010024:	ec59 8b10 	vmov	r8, r9, d0
 8010028:	4616      	mov	r6, r2
 801002a:	f7ff fc1b 	bl	800f864 <_Balloc>
 801002e:	4604      	mov	r4, r0
 8010030:	b930      	cbnz	r0, 8010040 <__d2b+0x24>
 8010032:	4602      	mov	r2, r0
 8010034:	4b23      	ldr	r3, [pc, #140]	@ (80100c4 <__d2b+0xa8>)
 8010036:	4824      	ldr	r0, [pc, #144]	@ (80100c8 <__d2b+0xac>)
 8010038:	f240 310f 	movw	r1, #783	@ 0x30f
 801003c:	f001 f938 	bl	80112b0 <__assert_func>
 8010040:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010044:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010048:	b10d      	cbz	r5, 801004e <__d2b+0x32>
 801004a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801004e:	9301      	str	r3, [sp, #4]
 8010050:	f1b8 0300 	subs.w	r3, r8, #0
 8010054:	d023      	beq.n	801009e <__d2b+0x82>
 8010056:	4668      	mov	r0, sp
 8010058:	9300      	str	r3, [sp, #0]
 801005a:	f7ff fd14 	bl	800fa86 <__lo0bits>
 801005e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010062:	b1d0      	cbz	r0, 801009a <__d2b+0x7e>
 8010064:	f1c0 0320 	rsb	r3, r0, #32
 8010068:	fa02 f303 	lsl.w	r3, r2, r3
 801006c:	430b      	orrs	r3, r1
 801006e:	40c2      	lsrs	r2, r0
 8010070:	6163      	str	r3, [r4, #20]
 8010072:	9201      	str	r2, [sp, #4]
 8010074:	9b01      	ldr	r3, [sp, #4]
 8010076:	61a3      	str	r3, [r4, #24]
 8010078:	2b00      	cmp	r3, #0
 801007a:	bf0c      	ite	eq
 801007c:	2201      	moveq	r2, #1
 801007e:	2202      	movne	r2, #2
 8010080:	6122      	str	r2, [r4, #16]
 8010082:	b1a5      	cbz	r5, 80100ae <__d2b+0x92>
 8010084:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010088:	4405      	add	r5, r0
 801008a:	603d      	str	r5, [r7, #0]
 801008c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010090:	6030      	str	r0, [r6, #0]
 8010092:	4620      	mov	r0, r4
 8010094:	b003      	add	sp, #12
 8010096:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801009a:	6161      	str	r1, [r4, #20]
 801009c:	e7ea      	b.n	8010074 <__d2b+0x58>
 801009e:	a801      	add	r0, sp, #4
 80100a0:	f7ff fcf1 	bl	800fa86 <__lo0bits>
 80100a4:	9b01      	ldr	r3, [sp, #4]
 80100a6:	6163      	str	r3, [r4, #20]
 80100a8:	3020      	adds	r0, #32
 80100aa:	2201      	movs	r2, #1
 80100ac:	e7e8      	b.n	8010080 <__d2b+0x64>
 80100ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80100b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80100b6:	6038      	str	r0, [r7, #0]
 80100b8:	6918      	ldr	r0, [r3, #16]
 80100ba:	f7ff fcc5 	bl	800fa48 <__hi0bits>
 80100be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80100c2:	e7e5      	b.n	8010090 <__d2b+0x74>
 80100c4:	08012225 	.word	0x08012225
 80100c8:	08012236 	.word	0x08012236

080100cc <__ratio>:
 80100cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100d0:	4688      	mov	r8, r1
 80100d2:	4669      	mov	r1, sp
 80100d4:	4681      	mov	r9, r0
 80100d6:	f7ff ff57 	bl	800ff88 <__b2d>
 80100da:	a901      	add	r1, sp, #4
 80100dc:	4640      	mov	r0, r8
 80100de:	ec55 4b10 	vmov	r4, r5, d0
 80100e2:	f7ff ff51 	bl	800ff88 <__b2d>
 80100e6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80100ea:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80100ee:	1ad2      	subs	r2, r2, r3
 80100f0:	e9dd 3100 	ldrd	r3, r1, [sp]
 80100f4:	1a5b      	subs	r3, r3, r1
 80100f6:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80100fa:	ec57 6b10 	vmov	r6, r7, d0
 80100fe:	2b00      	cmp	r3, #0
 8010100:	bfd6      	itet	le
 8010102:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010106:	462a      	movgt	r2, r5
 8010108:	463a      	movle	r2, r7
 801010a:	46ab      	mov	fp, r5
 801010c:	46a2      	mov	sl, r4
 801010e:	bfce      	itee	gt
 8010110:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8010114:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8010118:	ee00 3a90 	vmovle	s1, r3
 801011c:	ec4b ab17 	vmov	d7, sl, fp
 8010120:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8010124:	b003      	add	sp, #12
 8010126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801012a <__copybits>:
 801012a:	3901      	subs	r1, #1
 801012c:	b570      	push	{r4, r5, r6, lr}
 801012e:	1149      	asrs	r1, r1, #5
 8010130:	6914      	ldr	r4, [r2, #16]
 8010132:	3101      	adds	r1, #1
 8010134:	f102 0314 	add.w	r3, r2, #20
 8010138:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801013c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010140:	1f05      	subs	r5, r0, #4
 8010142:	42a3      	cmp	r3, r4
 8010144:	d30c      	bcc.n	8010160 <__copybits+0x36>
 8010146:	1aa3      	subs	r3, r4, r2
 8010148:	3b11      	subs	r3, #17
 801014a:	f023 0303 	bic.w	r3, r3, #3
 801014e:	3211      	adds	r2, #17
 8010150:	42a2      	cmp	r2, r4
 8010152:	bf88      	it	hi
 8010154:	2300      	movhi	r3, #0
 8010156:	4418      	add	r0, r3
 8010158:	2300      	movs	r3, #0
 801015a:	4288      	cmp	r0, r1
 801015c:	d305      	bcc.n	801016a <__copybits+0x40>
 801015e:	bd70      	pop	{r4, r5, r6, pc}
 8010160:	f853 6b04 	ldr.w	r6, [r3], #4
 8010164:	f845 6f04 	str.w	r6, [r5, #4]!
 8010168:	e7eb      	b.n	8010142 <__copybits+0x18>
 801016a:	f840 3b04 	str.w	r3, [r0], #4
 801016e:	e7f4      	b.n	801015a <__copybits+0x30>

08010170 <__any_on>:
 8010170:	f100 0214 	add.w	r2, r0, #20
 8010174:	6900      	ldr	r0, [r0, #16]
 8010176:	114b      	asrs	r3, r1, #5
 8010178:	4298      	cmp	r0, r3
 801017a:	b510      	push	{r4, lr}
 801017c:	db11      	blt.n	80101a2 <__any_on+0x32>
 801017e:	dd0a      	ble.n	8010196 <__any_on+0x26>
 8010180:	f011 011f 	ands.w	r1, r1, #31
 8010184:	d007      	beq.n	8010196 <__any_on+0x26>
 8010186:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801018a:	fa24 f001 	lsr.w	r0, r4, r1
 801018e:	fa00 f101 	lsl.w	r1, r0, r1
 8010192:	428c      	cmp	r4, r1
 8010194:	d10b      	bne.n	80101ae <__any_on+0x3e>
 8010196:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801019a:	4293      	cmp	r3, r2
 801019c:	d803      	bhi.n	80101a6 <__any_on+0x36>
 801019e:	2000      	movs	r0, #0
 80101a0:	bd10      	pop	{r4, pc}
 80101a2:	4603      	mov	r3, r0
 80101a4:	e7f7      	b.n	8010196 <__any_on+0x26>
 80101a6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80101aa:	2900      	cmp	r1, #0
 80101ac:	d0f5      	beq.n	801019a <__any_on+0x2a>
 80101ae:	2001      	movs	r0, #1
 80101b0:	e7f6      	b.n	80101a0 <__any_on+0x30>

080101b2 <sulp>:
 80101b2:	b570      	push	{r4, r5, r6, lr}
 80101b4:	4604      	mov	r4, r0
 80101b6:	460d      	mov	r5, r1
 80101b8:	4616      	mov	r6, r2
 80101ba:	ec45 4b10 	vmov	d0, r4, r5
 80101be:	f7ff febd 	bl	800ff3c <__ulp>
 80101c2:	b17e      	cbz	r6, 80101e4 <sulp+0x32>
 80101c4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80101c8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	dd09      	ble.n	80101e4 <sulp+0x32>
 80101d0:	051b      	lsls	r3, r3, #20
 80101d2:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 80101d6:	2000      	movs	r0, #0
 80101d8:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 80101dc:	ec41 0b17 	vmov	d7, r0, r1
 80101e0:	ee20 0b07 	vmul.f64	d0, d0, d7
 80101e4:	bd70      	pop	{r4, r5, r6, pc}
	...

080101e8 <_strtod_l>:
 80101e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101ec:	ed2d 8b0a 	vpush	{d8-d12}
 80101f0:	b097      	sub	sp, #92	@ 0x5c
 80101f2:	4688      	mov	r8, r1
 80101f4:	920e      	str	r2, [sp, #56]	@ 0x38
 80101f6:	2200      	movs	r2, #0
 80101f8:	9212      	str	r2, [sp, #72]	@ 0x48
 80101fa:	9005      	str	r0, [sp, #20]
 80101fc:	f04f 0a00 	mov.w	sl, #0
 8010200:	f04f 0b00 	mov.w	fp, #0
 8010204:	460a      	mov	r2, r1
 8010206:	9211      	str	r2, [sp, #68]	@ 0x44
 8010208:	7811      	ldrb	r1, [r2, #0]
 801020a:	292b      	cmp	r1, #43	@ 0x2b
 801020c:	d04c      	beq.n	80102a8 <_strtod_l+0xc0>
 801020e:	d839      	bhi.n	8010284 <_strtod_l+0x9c>
 8010210:	290d      	cmp	r1, #13
 8010212:	d833      	bhi.n	801027c <_strtod_l+0x94>
 8010214:	2908      	cmp	r1, #8
 8010216:	d833      	bhi.n	8010280 <_strtod_l+0x98>
 8010218:	2900      	cmp	r1, #0
 801021a:	d03c      	beq.n	8010296 <_strtod_l+0xae>
 801021c:	2200      	movs	r2, #0
 801021e:	9208      	str	r2, [sp, #32]
 8010220:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8010222:	782a      	ldrb	r2, [r5, #0]
 8010224:	2a30      	cmp	r2, #48	@ 0x30
 8010226:	f040 80b7 	bne.w	8010398 <_strtod_l+0x1b0>
 801022a:	786a      	ldrb	r2, [r5, #1]
 801022c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010230:	2a58      	cmp	r2, #88	@ 0x58
 8010232:	d170      	bne.n	8010316 <_strtod_l+0x12e>
 8010234:	9302      	str	r3, [sp, #8]
 8010236:	9b08      	ldr	r3, [sp, #32]
 8010238:	9301      	str	r3, [sp, #4]
 801023a:	ab12      	add	r3, sp, #72	@ 0x48
 801023c:	9300      	str	r3, [sp, #0]
 801023e:	4a90      	ldr	r2, [pc, #576]	@ (8010480 <_strtod_l+0x298>)
 8010240:	9805      	ldr	r0, [sp, #20]
 8010242:	ab13      	add	r3, sp, #76	@ 0x4c
 8010244:	a911      	add	r1, sp, #68	@ 0x44
 8010246:	f001 f8cd 	bl	80113e4 <__gethex>
 801024a:	f010 060f 	ands.w	r6, r0, #15
 801024e:	4604      	mov	r4, r0
 8010250:	d005      	beq.n	801025e <_strtod_l+0x76>
 8010252:	2e06      	cmp	r6, #6
 8010254:	d12a      	bne.n	80102ac <_strtod_l+0xc4>
 8010256:	3501      	adds	r5, #1
 8010258:	2300      	movs	r3, #0
 801025a:	9511      	str	r5, [sp, #68]	@ 0x44
 801025c:	9308      	str	r3, [sp, #32]
 801025e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010260:	2b00      	cmp	r3, #0
 8010262:	f040 8537 	bne.w	8010cd4 <_strtod_l+0xaec>
 8010266:	9b08      	ldr	r3, [sp, #32]
 8010268:	ec4b ab10 	vmov	d0, sl, fp
 801026c:	b1cb      	cbz	r3, 80102a2 <_strtod_l+0xba>
 801026e:	eeb1 0b40 	vneg.f64	d0, d0
 8010272:	b017      	add	sp, #92	@ 0x5c
 8010274:	ecbd 8b0a 	vpop	{d8-d12}
 8010278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801027c:	2920      	cmp	r1, #32
 801027e:	d1cd      	bne.n	801021c <_strtod_l+0x34>
 8010280:	3201      	adds	r2, #1
 8010282:	e7c0      	b.n	8010206 <_strtod_l+0x1e>
 8010284:	292d      	cmp	r1, #45	@ 0x2d
 8010286:	d1c9      	bne.n	801021c <_strtod_l+0x34>
 8010288:	2101      	movs	r1, #1
 801028a:	9108      	str	r1, [sp, #32]
 801028c:	1c51      	adds	r1, r2, #1
 801028e:	9111      	str	r1, [sp, #68]	@ 0x44
 8010290:	7852      	ldrb	r2, [r2, #1]
 8010292:	2a00      	cmp	r2, #0
 8010294:	d1c4      	bne.n	8010220 <_strtod_l+0x38>
 8010296:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010298:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801029c:	2b00      	cmp	r3, #0
 801029e:	f040 8517 	bne.w	8010cd0 <_strtod_l+0xae8>
 80102a2:	ec4b ab10 	vmov	d0, sl, fp
 80102a6:	e7e4      	b.n	8010272 <_strtod_l+0x8a>
 80102a8:	2100      	movs	r1, #0
 80102aa:	e7ee      	b.n	801028a <_strtod_l+0xa2>
 80102ac:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80102ae:	b13a      	cbz	r2, 80102c0 <_strtod_l+0xd8>
 80102b0:	2135      	movs	r1, #53	@ 0x35
 80102b2:	a814      	add	r0, sp, #80	@ 0x50
 80102b4:	f7ff ff39 	bl	801012a <__copybits>
 80102b8:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80102ba:	9805      	ldr	r0, [sp, #20]
 80102bc:	f7ff fb12 	bl	800f8e4 <_Bfree>
 80102c0:	1e73      	subs	r3, r6, #1
 80102c2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80102c4:	2b04      	cmp	r3, #4
 80102c6:	d806      	bhi.n	80102d6 <_strtod_l+0xee>
 80102c8:	e8df f003 	tbb	[pc, r3]
 80102cc:	201d0314 	.word	0x201d0314
 80102d0:	14          	.byte	0x14
 80102d1:	00          	.byte	0x00
 80102d2:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 80102d6:	05e3      	lsls	r3, r4, #23
 80102d8:	bf48      	it	mi
 80102da:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80102de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80102e2:	0d1b      	lsrs	r3, r3, #20
 80102e4:	051b      	lsls	r3, r3, #20
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d1b9      	bne.n	801025e <_strtod_l+0x76>
 80102ea:	f7fe fb91 	bl	800ea10 <__errno>
 80102ee:	2322      	movs	r3, #34	@ 0x22
 80102f0:	6003      	str	r3, [r0, #0]
 80102f2:	e7b4      	b.n	801025e <_strtod_l+0x76>
 80102f4:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 80102f8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80102fc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8010300:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010304:	e7e7      	b.n	80102d6 <_strtod_l+0xee>
 8010306:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8010488 <_strtod_l+0x2a0>
 801030a:	e7e4      	b.n	80102d6 <_strtod_l+0xee>
 801030c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8010310:	f04f 3aff 	mov.w	sl, #4294967295
 8010314:	e7df      	b.n	80102d6 <_strtod_l+0xee>
 8010316:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010318:	1c5a      	adds	r2, r3, #1
 801031a:	9211      	str	r2, [sp, #68]	@ 0x44
 801031c:	785b      	ldrb	r3, [r3, #1]
 801031e:	2b30      	cmp	r3, #48	@ 0x30
 8010320:	d0f9      	beq.n	8010316 <_strtod_l+0x12e>
 8010322:	2b00      	cmp	r3, #0
 8010324:	d09b      	beq.n	801025e <_strtod_l+0x76>
 8010326:	2301      	movs	r3, #1
 8010328:	9307      	str	r3, [sp, #28]
 801032a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801032c:	930a      	str	r3, [sp, #40]	@ 0x28
 801032e:	2300      	movs	r3, #0
 8010330:	9306      	str	r3, [sp, #24]
 8010332:	4699      	mov	r9, r3
 8010334:	461d      	mov	r5, r3
 8010336:	220a      	movs	r2, #10
 8010338:	9811      	ldr	r0, [sp, #68]	@ 0x44
 801033a:	7804      	ldrb	r4, [r0, #0]
 801033c:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8010340:	b2d9      	uxtb	r1, r3
 8010342:	2909      	cmp	r1, #9
 8010344:	d92a      	bls.n	801039c <_strtod_l+0x1b4>
 8010346:	494f      	ldr	r1, [pc, #316]	@ (8010484 <_strtod_l+0x29c>)
 8010348:	2201      	movs	r2, #1
 801034a:	f000 ff87 	bl	801125c <strncmp>
 801034e:	b398      	cbz	r0, 80103b8 <_strtod_l+0x1d0>
 8010350:	2000      	movs	r0, #0
 8010352:	4622      	mov	r2, r4
 8010354:	462b      	mov	r3, r5
 8010356:	4607      	mov	r7, r0
 8010358:	4601      	mov	r1, r0
 801035a:	2a65      	cmp	r2, #101	@ 0x65
 801035c:	d001      	beq.n	8010362 <_strtod_l+0x17a>
 801035e:	2a45      	cmp	r2, #69	@ 0x45
 8010360:	d118      	bne.n	8010394 <_strtod_l+0x1ac>
 8010362:	b91b      	cbnz	r3, 801036c <_strtod_l+0x184>
 8010364:	9b07      	ldr	r3, [sp, #28]
 8010366:	4303      	orrs	r3, r0
 8010368:	d095      	beq.n	8010296 <_strtod_l+0xae>
 801036a:	2300      	movs	r3, #0
 801036c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8010370:	f108 0201 	add.w	r2, r8, #1
 8010374:	9211      	str	r2, [sp, #68]	@ 0x44
 8010376:	f898 2001 	ldrb.w	r2, [r8, #1]
 801037a:	2a2b      	cmp	r2, #43	@ 0x2b
 801037c:	d074      	beq.n	8010468 <_strtod_l+0x280>
 801037e:	2a2d      	cmp	r2, #45	@ 0x2d
 8010380:	d07a      	beq.n	8010478 <_strtod_l+0x290>
 8010382:	f04f 0e00 	mov.w	lr, #0
 8010386:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801038a:	2c09      	cmp	r4, #9
 801038c:	f240 8082 	bls.w	8010494 <_strtod_l+0x2ac>
 8010390:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8010394:	2400      	movs	r4, #0
 8010396:	e09d      	b.n	80104d4 <_strtod_l+0x2ec>
 8010398:	2300      	movs	r3, #0
 801039a:	e7c5      	b.n	8010328 <_strtod_l+0x140>
 801039c:	2d08      	cmp	r5, #8
 801039e:	bfc8      	it	gt
 80103a0:	9906      	ldrgt	r1, [sp, #24]
 80103a2:	f100 0001 	add.w	r0, r0, #1
 80103a6:	bfca      	itet	gt
 80103a8:	fb02 3301 	mlagt	r3, r2, r1, r3
 80103ac:	fb02 3909 	mlale	r9, r2, r9, r3
 80103b0:	9306      	strgt	r3, [sp, #24]
 80103b2:	3501      	adds	r5, #1
 80103b4:	9011      	str	r0, [sp, #68]	@ 0x44
 80103b6:	e7bf      	b.n	8010338 <_strtod_l+0x150>
 80103b8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80103ba:	1c5a      	adds	r2, r3, #1
 80103bc:	9211      	str	r2, [sp, #68]	@ 0x44
 80103be:	785a      	ldrb	r2, [r3, #1]
 80103c0:	b3bd      	cbz	r5, 8010432 <_strtod_l+0x24a>
 80103c2:	4607      	mov	r7, r0
 80103c4:	462b      	mov	r3, r5
 80103c6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80103ca:	2909      	cmp	r1, #9
 80103cc:	d912      	bls.n	80103f4 <_strtod_l+0x20c>
 80103ce:	2101      	movs	r1, #1
 80103d0:	e7c3      	b.n	801035a <_strtod_l+0x172>
 80103d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80103d4:	1c5a      	adds	r2, r3, #1
 80103d6:	9211      	str	r2, [sp, #68]	@ 0x44
 80103d8:	785a      	ldrb	r2, [r3, #1]
 80103da:	3001      	adds	r0, #1
 80103dc:	2a30      	cmp	r2, #48	@ 0x30
 80103de:	d0f8      	beq.n	80103d2 <_strtod_l+0x1ea>
 80103e0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80103e4:	2b08      	cmp	r3, #8
 80103e6:	f200 847a 	bhi.w	8010cde <_strtod_l+0xaf6>
 80103ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80103ec:	930a      	str	r3, [sp, #40]	@ 0x28
 80103ee:	4607      	mov	r7, r0
 80103f0:	2000      	movs	r0, #0
 80103f2:	4603      	mov	r3, r0
 80103f4:	3a30      	subs	r2, #48	@ 0x30
 80103f6:	f100 0101 	add.w	r1, r0, #1
 80103fa:	d014      	beq.n	8010426 <_strtod_l+0x23e>
 80103fc:	440f      	add	r7, r1
 80103fe:	469c      	mov	ip, r3
 8010400:	f04f 0e0a 	mov.w	lr, #10
 8010404:	f10c 0401 	add.w	r4, ip, #1
 8010408:	1ae6      	subs	r6, r4, r3
 801040a:	42b1      	cmp	r1, r6
 801040c:	dc13      	bgt.n	8010436 <_strtod_l+0x24e>
 801040e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8010412:	1819      	adds	r1, r3, r0
 8010414:	2908      	cmp	r1, #8
 8010416:	f103 0301 	add.w	r3, r3, #1
 801041a:	4403      	add	r3, r0
 801041c:	dc19      	bgt.n	8010452 <_strtod_l+0x26a>
 801041e:	210a      	movs	r1, #10
 8010420:	fb01 2909 	mla	r9, r1, r9, r2
 8010424:	2100      	movs	r1, #0
 8010426:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010428:	1c50      	adds	r0, r2, #1
 801042a:	9011      	str	r0, [sp, #68]	@ 0x44
 801042c:	7852      	ldrb	r2, [r2, #1]
 801042e:	4608      	mov	r0, r1
 8010430:	e7c9      	b.n	80103c6 <_strtod_l+0x1de>
 8010432:	4628      	mov	r0, r5
 8010434:	e7d2      	b.n	80103dc <_strtod_l+0x1f4>
 8010436:	f1bc 0f08 	cmp.w	ip, #8
 801043a:	dc03      	bgt.n	8010444 <_strtod_l+0x25c>
 801043c:	fb0e f909 	mul.w	r9, lr, r9
 8010440:	46a4      	mov	ip, r4
 8010442:	e7df      	b.n	8010404 <_strtod_l+0x21c>
 8010444:	2c10      	cmp	r4, #16
 8010446:	bfde      	ittt	le
 8010448:	9e06      	ldrle	r6, [sp, #24]
 801044a:	fb0e f606 	mulle.w	r6, lr, r6
 801044e:	9606      	strle	r6, [sp, #24]
 8010450:	e7f6      	b.n	8010440 <_strtod_l+0x258>
 8010452:	290f      	cmp	r1, #15
 8010454:	bfdf      	itttt	le
 8010456:	9806      	ldrle	r0, [sp, #24]
 8010458:	210a      	movle	r1, #10
 801045a:	fb01 2200 	mlale	r2, r1, r0, r2
 801045e:	9206      	strle	r2, [sp, #24]
 8010460:	e7e0      	b.n	8010424 <_strtod_l+0x23c>
 8010462:	2700      	movs	r7, #0
 8010464:	2101      	movs	r1, #1
 8010466:	e77d      	b.n	8010364 <_strtod_l+0x17c>
 8010468:	f04f 0e00 	mov.w	lr, #0
 801046c:	f108 0202 	add.w	r2, r8, #2
 8010470:	9211      	str	r2, [sp, #68]	@ 0x44
 8010472:	f898 2002 	ldrb.w	r2, [r8, #2]
 8010476:	e786      	b.n	8010386 <_strtod_l+0x19e>
 8010478:	f04f 0e01 	mov.w	lr, #1
 801047c:	e7f6      	b.n	801046c <_strtod_l+0x284>
 801047e:	bf00      	nop
 8010480:	0801245c 	.word	0x0801245c
 8010484:	0801228f 	.word	0x0801228f
 8010488:	7ff00000 	.word	0x7ff00000
 801048c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801048e:	1c54      	adds	r4, r2, #1
 8010490:	9411      	str	r4, [sp, #68]	@ 0x44
 8010492:	7852      	ldrb	r2, [r2, #1]
 8010494:	2a30      	cmp	r2, #48	@ 0x30
 8010496:	d0f9      	beq.n	801048c <_strtod_l+0x2a4>
 8010498:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801049c:	2c08      	cmp	r4, #8
 801049e:	f63f af79 	bhi.w	8010394 <_strtod_l+0x1ac>
 80104a2:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 80104a6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80104a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80104aa:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80104ac:	1c54      	adds	r4, r2, #1
 80104ae:	9411      	str	r4, [sp, #68]	@ 0x44
 80104b0:	7852      	ldrb	r2, [r2, #1]
 80104b2:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 80104b6:	2e09      	cmp	r6, #9
 80104b8:	d937      	bls.n	801052a <_strtod_l+0x342>
 80104ba:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80104bc:	1ba4      	subs	r4, r4, r6
 80104be:	2c08      	cmp	r4, #8
 80104c0:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 80104c4:	dc02      	bgt.n	80104cc <_strtod_l+0x2e4>
 80104c6:	4564      	cmp	r4, ip
 80104c8:	bfa8      	it	ge
 80104ca:	4664      	movge	r4, ip
 80104cc:	f1be 0f00 	cmp.w	lr, #0
 80104d0:	d000      	beq.n	80104d4 <_strtod_l+0x2ec>
 80104d2:	4264      	negs	r4, r4
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d14d      	bne.n	8010574 <_strtod_l+0x38c>
 80104d8:	9b07      	ldr	r3, [sp, #28]
 80104da:	4318      	orrs	r0, r3
 80104dc:	f47f aebf 	bne.w	801025e <_strtod_l+0x76>
 80104e0:	2900      	cmp	r1, #0
 80104e2:	f47f aed8 	bne.w	8010296 <_strtod_l+0xae>
 80104e6:	2a69      	cmp	r2, #105	@ 0x69
 80104e8:	d027      	beq.n	801053a <_strtod_l+0x352>
 80104ea:	dc24      	bgt.n	8010536 <_strtod_l+0x34e>
 80104ec:	2a49      	cmp	r2, #73	@ 0x49
 80104ee:	d024      	beq.n	801053a <_strtod_l+0x352>
 80104f0:	2a4e      	cmp	r2, #78	@ 0x4e
 80104f2:	f47f aed0 	bne.w	8010296 <_strtod_l+0xae>
 80104f6:	4997      	ldr	r1, [pc, #604]	@ (8010754 <_strtod_l+0x56c>)
 80104f8:	a811      	add	r0, sp, #68	@ 0x44
 80104fa:	f001 f995 	bl	8011828 <__match>
 80104fe:	2800      	cmp	r0, #0
 8010500:	f43f aec9 	beq.w	8010296 <_strtod_l+0xae>
 8010504:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010506:	781b      	ldrb	r3, [r3, #0]
 8010508:	2b28      	cmp	r3, #40	@ 0x28
 801050a:	d12d      	bne.n	8010568 <_strtod_l+0x380>
 801050c:	4992      	ldr	r1, [pc, #584]	@ (8010758 <_strtod_l+0x570>)
 801050e:	aa14      	add	r2, sp, #80	@ 0x50
 8010510:	a811      	add	r0, sp, #68	@ 0x44
 8010512:	f001 f99d 	bl	8011850 <__hexnan>
 8010516:	2805      	cmp	r0, #5
 8010518:	d126      	bne.n	8010568 <_strtod_l+0x380>
 801051a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801051c:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8010520:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8010524:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8010528:	e699      	b.n	801025e <_strtod_l+0x76>
 801052a:	240a      	movs	r4, #10
 801052c:	fb04 2c0c 	mla	ip, r4, ip, r2
 8010530:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8010534:	e7b9      	b.n	80104aa <_strtod_l+0x2c2>
 8010536:	2a6e      	cmp	r2, #110	@ 0x6e
 8010538:	e7db      	b.n	80104f2 <_strtod_l+0x30a>
 801053a:	4988      	ldr	r1, [pc, #544]	@ (801075c <_strtod_l+0x574>)
 801053c:	a811      	add	r0, sp, #68	@ 0x44
 801053e:	f001 f973 	bl	8011828 <__match>
 8010542:	2800      	cmp	r0, #0
 8010544:	f43f aea7 	beq.w	8010296 <_strtod_l+0xae>
 8010548:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801054a:	4985      	ldr	r1, [pc, #532]	@ (8010760 <_strtod_l+0x578>)
 801054c:	3b01      	subs	r3, #1
 801054e:	a811      	add	r0, sp, #68	@ 0x44
 8010550:	9311      	str	r3, [sp, #68]	@ 0x44
 8010552:	f001 f969 	bl	8011828 <__match>
 8010556:	b910      	cbnz	r0, 801055e <_strtod_l+0x376>
 8010558:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801055a:	3301      	adds	r3, #1
 801055c:	9311      	str	r3, [sp, #68]	@ 0x44
 801055e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8010774 <_strtod_l+0x58c>
 8010562:	f04f 0a00 	mov.w	sl, #0
 8010566:	e67a      	b.n	801025e <_strtod_l+0x76>
 8010568:	487e      	ldr	r0, [pc, #504]	@ (8010764 <_strtod_l+0x57c>)
 801056a:	f000 fe99 	bl	80112a0 <nan>
 801056e:	ec5b ab10 	vmov	sl, fp, d0
 8010572:	e674      	b.n	801025e <_strtod_l+0x76>
 8010574:	ee07 9a90 	vmov	s15, r9
 8010578:	1be2      	subs	r2, r4, r7
 801057a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801057e:	2d00      	cmp	r5, #0
 8010580:	bf08      	it	eq
 8010582:	461d      	moveq	r5, r3
 8010584:	2b10      	cmp	r3, #16
 8010586:	9209      	str	r2, [sp, #36]	@ 0x24
 8010588:	461a      	mov	r2, r3
 801058a:	bfa8      	it	ge
 801058c:	2210      	movge	r2, #16
 801058e:	2b09      	cmp	r3, #9
 8010590:	ec5b ab17 	vmov	sl, fp, d7
 8010594:	dc15      	bgt.n	80105c2 <_strtod_l+0x3da>
 8010596:	1be1      	subs	r1, r4, r7
 8010598:	2900      	cmp	r1, #0
 801059a:	f43f ae60 	beq.w	801025e <_strtod_l+0x76>
 801059e:	eba4 0107 	sub.w	r1, r4, r7
 80105a2:	dd72      	ble.n	801068a <_strtod_l+0x4a2>
 80105a4:	2916      	cmp	r1, #22
 80105a6:	dc59      	bgt.n	801065c <_strtod_l+0x474>
 80105a8:	4b6f      	ldr	r3, [pc, #444]	@ (8010768 <_strtod_l+0x580>)
 80105aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80105ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80105b0:	ed93 7b00 	vldr	d7, [r3]
 80105b4:	ec4b ab16 	vmov	d6, sl, fp
 80105b8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80105bc:	ec5b ab17 	vmov	sl, fp, d7
 80105c0:	e64d      	b.n	801025e <_strtod_l+0x76>
 80105c2:	4969      	ldr	r1, [pc, #420]	@ (8010768 <_strtod_l+0x580>)
 80105c4:	eddd 6a06 	vldr	s13, [sp, #24]
 80105c8:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80105cc:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 80105d0:	2b0f      	cmp	r3, #15
 80105d2:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 80105d6:	eea7 6b05 	vfma.f64	d6, d7, d5
 80105da:	ec5b ab16 	vmov	sl, fp, d6
 80105de:	ddda      	ble.n	8010596 <_strtod_l+0x3ae>
 80105e0:	1a9a      	subs	r2, r3, r2
 80105e2:	1be1      	subs	r1, r4, r7
 80105e4:	440a      	add	r2, r1
 80105e6:	2a00      	cmp	r2, #0
 80105e8:	f340 8094 	ble.w	8010714 <_strtod_l+0x52c>
 80105ec:	f012 000f 	ands.w	r0, r2, #15
 80105f0:	d00a      	beq.n	8010608 <_strtod_l+0x420>
 80105f2:	495d      	ldr	r1, [pc, #372]	@ (8010768 <_strtod_l+0x580>)
 80105f4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80105f8:	ed91 7b00 	vldr	d7, [r1]
 80105fc:	ec4b ab16 	vmov	d6, sl, fp
 8010600:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010604:	ec5b ab17 	vmov	sl, fp, d7
 8010608:	f032 020f 	bics.w	r2, r2, #15
 801060c:	d073      	beq.n	80106f6 <_strtod_l+0x50e>
 801060e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8010612:	dd47      	ble.n	80106a4 <_strtod_l+0x4bc>
 8010614:	2400      	movs	r4, #0
 8010616:	4625      	mov	r5, r4
 8010618:	9407      	str	r4, [sp, #28]
 801061a:	4626      	mov	r6, r4
 801061c:	9a05      	ldr	r2, [sp, #20]
 801061e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8010774 <_strtod_l+0x58c>
 8010622:	2322      	movs	r3, #34	@ 0x22
 8010624:	6013      	str	r3, [r2, #0]
 8010626:	f04f 0a00 	mov.w	sl, #0
 801062a:	9b07      	ldr	r3, [sp, #28]
 801062c:	2b00      	cmp	r3, #0
 801062e:	f43f ae16 	beq.w	801025e <_strtod_l+0x76>
 8010632:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010634:	9805      	ldr	r0, [sp, #20]
 8010636:	f7ff f955 	bl	800f8e4 <_Bfree>
 801063a:	9805      	ldr	r0, [sp, #20]
 801063c:	4631      	mov	r1, r6
 801063e:	f7ff f951 	bl	800f8e4 <_Bfree>
 8010642:	9805      	ldr	r0, [sp, #20]
 8010644:	4629      	mov	r1, r5
 8010646:	f7ff f94d 	bl	800f8e4 <_Bfree>
 801064a:	9907      	ldr	r1, [sp, #28]
 801064c:	9805      	ldr	r0, [sp, #20]
 801064e:	f7ff f949 	bl	800f8e4 <_Bfree>
 8010652:	9805      	ldr	r0, [sp, #20]
 8010654:	4621      	mov	r1, r4
 8010656:	f7ff f945 	bl	800f8e4 <_Bfree>
 801065a:	e600      	b.n	801025e <_strtod_l+0x76>
 801065c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8010660:	1be0      	subs	r0, r4, r7
 8010662:	4281      	cmp	r1, r0
 8010664:	dbbc      	blt.n	80105e0 <_strtod_l+0x3f8>
 8010666:	4a40      	ldr	r2, [pc, #256]	@ (8010768 <_strtod_l+0x580>)
 8010668:	f1c3 030f 	rsb	r3, r3, #15
 801066c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8010670:	ed91 7b00 	vldr	d7, [r1]
 8010674:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010676:	ec4b ab16 	vmov	d6, sl, fp
 801067a:	1acb      	subs	r3, r1, r3
 801067c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8010680:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010684:	ed92 6b00 	vldr	d6, [r2]
 8010688:	e796      	b.n	80105b8 <_strtod_l+0x3d0>
 801068a:	3116      	adds	r1, #22
 801068c:	dba8      	blt.n	80105e0 <_strtod_l+0x3f8>
 801068e:	4b36      	ldr	r3, [pc, #216]	@ (8010768 <_strtod_l+0x580>)
 8010690:	1b3c      	subs	r4, r7, r4
 8010692:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8010696:	ed94 7b00 	vldr	d7, [r4]
 801069a:	ec4b ab16 	vmov	d6, sl, fp
 801069e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80106a2:	e78b      	b.n	80105bc <_strtod_l+0x3d4>
 80106a4:	2000      	movs	r0, #0
 80106a6:	ec4b ab17 	vmov	d7, sl, fp
 80106aa:	4e30      	ldr	r6, [pc, #192]	@ (801076c <_strtod_l+0x584>)
 80106ac:	1112      	asrs	r2, r2, #4
 80106ae:	4601      	mov	r1, r0
 80106b0:	2a01      	cmp	r2, #1
 80106b2:	dc23      	bgt.n	80106fc <_strtod_l+0x514>
 80106b4:	b108      	cbz	r0, 80106ba <_strtod_l+0x4d2>
 80106b6:	ec5b ab17 	vmov	sl, fp, d7
 80106ba:	4a2c      	ldr	r2, [pc, #176]	@ (801076c <_strtod_l+0x584>)
 80106bc:	482c      	ldr	r0, [pc, #176]	@ (8010770 <_strtod_l+0x588>)
 80106be:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80106c2:	ed92 7b00 	vldr	d7, [r2]
 80106c6:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80106ca:	ec4b ab16 	vmov	d6, sl, fp
 80106ce:	4a29      	ldr	r2, [pc, #164]	@ (8010774 <_strtod_l+0x58c>)
 80106d0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80106d4:	ee17 1a90 	vmov	r1, s15
 80106d8:	400a      	ands	r2, r1
 80106da:	4282      	cmp	r2, r0
 80106dc:	ec5b ab17 	vmov	sl, fp, d7
 80106e0:	d898      	bhi.n	8010614 <_strtod_l+0x42c>
 80106e2:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 80106e6:	4282      	cmp	r2, r0
 80106e8:	bf86      	itte	hi
 80106ea:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8010778 <_strtod_l+0x590>
 80106ee:	f04f 3aff 	movhi.w	sl, #4294967295
 80106f2:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 80106f6:	2200      	movs	r2, #0
 80106f8:	9206      	str	r2, [sp, #24]
 80106fa:	e076      	b.n	80107ea <_strtod_l+0x602>
 80106fc:	f012 0f01 	tst.w	r2, #1
 8010700:	d004      	beq.n	801070c <_strtod_l+0x524>
 8010702:	ed96 6b00 	vldr	d6, [r6]
 8010706:	2001      	movs	r0, #1
 8010708:	ee27 7b06 	vmul.f64	d7, d7, d6
 801070c:	3101      	adds	r1, #1
 801070e:	1052      	asrs	r2, r2, #1
 8010710:	3608      	adds	r6, #8
 8010712:	e7cd      	b.n	80106b0 <_strtod_l+0x4c8>
 8010714:	d0ef      	beq.n	80106f6 <_strtod_l+0x50e>
 8010716:	4252      	negs	r2, r2
 8010718:	f012 000f 	ands.w	r0, r2, #15
 801071c:	d00a      	beq.n	8010734 <_strtod_l+0x54c>
 801071e:	4912      	ldr	r1, [pc, #72]	@ (8010768 <_strtod_l+0x580>)
 8010720:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8010724:	ed91 7b00 	vldr	d7, [r1]
 8010728:	ec4b ab16 	vmov	d6, sl, fp
 801072c:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8010730:	ec5b ab17 	vmov	sl, fp, d7
 8010734:	1112      	asrs	r2, r2, #4
 8010736:	d0de      	beq.n	80106f6 <_strtod_l+0x50e>
 8010738:	2a1f      	cmp	r2, #31
 801073a:	dd1f      	ble.n	801077c <_strtod_l+0x594>
 801073c:	2400      	movs	r4, #0
 801073e:	4625      	mov	r5, r4
 8010740:	9407      	str	r4, [sp, #28]
 8010742:	4626      	mov	r6, r4
 8010744:	9a05      	ldr	r2, [sp, #20]
 8010746:	2322      	movs	r3, #34	@ 0x22
 8010748:	f04f 0a00 	mov.w	sl, #0
 801074c:	f04f 0b00 	mov.w	fp, #0
 8010750:	6013      	str	r3, [r2, #0]
 8010752:	e76a      	b.n	801062a <_strtod_l+0x442>
 8010754:	0801217d 	.word	0x0801217d
 8010758:	08012448 	.word	0x08012448
 801075c:	08012175 	.word	0x08012175
 8010760:	080121ac 	.word	0x080121ac
 8010764:	080122e5 	.word	0x080122e5
 8010768:	08012380 	.word	0x08012380
 801076c:	08012358 	.word	0x08012358
 8010770:	7ca00000 	.word	0x7ca00000
 8010774:	7ff00000 	.word	0x7ff00000
 8010778:	7fefffff 	.word	0x7fefffff
 801077c:	f012 0110 	ands.w	r1, r2, #16
 8010780:	bf18      	it	ne
 8010782:	216a      	movne	r1, #106	@ 0x6a
 8010784:	9106      	str	r1, [sp, #24]
 8010786:	ec4b ab17 	vmov	d7, sl, fp
 801078a:	49af      	ldr	r1, [pc, #700]	@ (8010a48 <_strtod_l+0x860>)
 801078c:	2000      	movs	r0, #0
 801078e:	07d6      	lsls	r6, r2, #31
 8010790:	d504      	bpl.n	801079c <_strtod_l+0x5b4>
 8010792:	ed91 6b00 	vldr	d6, [r1]
 8010796:	2001      	movs	r0, #1
 8010798:	ee27 7b06 	vmul.f64	d7, d7, d6
 801079c:	1052      	asrs	r2, r2, #1
 801079e:	f101 0108 	add.w	r1, r1, #8
 80107a2:	d1f4      	bne.n	801078e <_strtod_l+0x5a6>
 80107a4:	b108      	cbz	r0, 80107aa <_strtod_l+0x5c2>
 80107a6:	ec5b ab17 	vmov	sl, fp, d7
 80107aa:	9a06      	ldr	r2, [sp, #24]
 80107ac:	b1b2      	cbz	r2, 80107dc <_strtod_l+0x5f4>
 80107ae:	f3cb 510a 	ubfx	r1, fp, #20, #11
 80107b2:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 80107b6:	2a00      	cmp	r2, #0
 80107b8:	4658      	mov	r0, fp
 80107ba:	dd0f      	ble.n	80107dc <_strtod_l+0x5f4>
 80107bc:	2a1f      	cmp	r2, #31
 80107be:	dd55      	ble.n	801086c <_strtod_l+0x684>
 80107c0:	2a34      	cmp	r2, #52	@ 0x34
 80107c2:	bfde      	ittt	le
 80107c4:	f04f 32ff 	movle.w	r2, #4294967295
 80107c8:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 80107cc:	408a      	lslle	r2, r1
 80107ce:	f04f 0a00 	mov.w	sl, #0
 80107d2:	bfcc      	ite	gt
 80107d4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80107d8:	ea02 0b00 	andle.w	fp, r2, r0
 80107dc:	ec4b ab17 	vmov	d7, sl, fp
 80107e0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80107e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107e8:	d0a8      	beq.n	801073c <_strtod_l+0x554>
 80107ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80107ec:	9805      	ldr	r0, [sp, #20]
 80107ee:	f8cd 9000 	str.w	r9, [sp]
 80107f2:	462a      	mov	r2, r5
 80107f4:	f7ff f8de 	bl	800f9b4 <__s2b>
 80107f8:	9007      	str	r0, [sp, #28]
 80107fa:	2800      	cmp	r0, #0
 80107fc:	f43f af0a 	beq.w	8010614 <_strtod_l+0x42c>
 8010800:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010802:	1b3f      	subs	r7, r7, r4
 8010804:	2b00      	cmp	r3, #0
 8010806:	bfb4      	ite	lt
 8010808:	463b      	movlt	r3, r7
 801080a:	2300      	movge	r3, #0
 801080c:	930a      	str	r3, [sp, #40]	@ 0x28
 801080e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010810:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8010a38 <_strtod_l+0x850>
 8010814:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8010818:	2400      	movs	r4, #0
 801081a:	930d      	str	r3, [sp, #52]	@ 0x34
 801081c:	4625      	mov	r5, r4
 801081e:	9b07      	ldr	r3, [sp, #28]
 8010820:	9805      	ldr	r0, [sp, #20]
 8010822:	6859      	ldr	r1, [r3, #4]
 8010824:	f7ff f81e 	bl	800f864 <_Balloc>
 8010828:	4606      	mov	r6, r0
 801082a:	2800      	cmp	r0, #0
 801082c:	f43f aef6 	beq.w	801061c <_strtod_l+0x434>
 8010830:	9b07      	ldr	r3, [sp, #28]
 8010832:	691a      	ldr	r2, [r3, #16]
 8010834:	ec4b ab19 	vmov	d9, sl, fp
 8010838:	3202      	adds	r2, #2
 801083a:	f103 010c 	add.w	r1, r3, #12
 801083e:	0092      	lsls	r2, r2, #2
 8010840:	300c      	adds	r0, #12
 8010842:	f7fe f912 	bl	800ea6a <memcpy>
 8010846:	eeb0 0b49 	vmov.f64	d0, d9
 801084a:	9805      	ldr	r0, [sp, #20]
 801084c:	aa14      	add	r2, sp, #80	@ 0x50
 801084e:	a913      	add	r1, sp, #76	@ 0x4c
 8010850:	f7ff fbe4 	bl	801001c <__d2b>
 8010854:	9012      	str	r0, [sp, #72]	@ 0x48
 8010856:	2800      	cmp	r0, #0
 8010858:	f43f aee0 	beq.w	801061c <_strtod_l+0x434>
 801085c:	9805      	ldr	r0, [sp, #20]
 801085e:	2101      	movs	r1, #1
 8010860:	f7ff f93e 	bl	800fae0 <__i2b>
 8010864:	4605      	mov	r5, r0
 8010866:	b940      	cbnz	r0, 801087a <_strtod_l+0x692>
 8010868:	2500      	movs	r5, #0
 801086a:	e6d7      	b.n	801061c <_strtod_l+0x434>
 801086c:	f04f 31ff 	mov.w	r1, #4294967295
 8010870:	fa01 f202 	lsl.w	r2, r1, r2
 8010874:	ea02 0a0a 	and.w	sl, r2, sl
 8010878:	e7b0      	b.n	80107dc <_strtod_l+0x5f4>
 801087a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 801087c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801087e:	2f00      	cmp	r7, #0
 8010880:	bfab      	itete	ge
 8010882:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8010884:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8010886:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801088a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 801088e:	bfac      	ite	ge
 8010890:	eb07 0903 	addge.w	r9, r7, r3
 8010894:	eba3 0807 	sublt.w	r8, r3, r7
 8010898:	9b06      	ldr	r3, [sp, #24]
 801089a:	1aff      	subs	r7, r7, r3
 801089c:	4417      	add	r7, r2
 801089e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 80108a2:	4a6a      	ldr	r2, [pc, #424]	@ (8010a4c <_strtod_l+0x864>)
 80108a4:	3f01      	subs	r7, #1
 80108a6:	4297      	cmp	r7, r2
 80108a8:	da51      	bge.n	801094e <_strtod_l+0x766>
 80108aa:	1bd1      	subs	r1, r2, r7
 80108ac:	291f      	cmp	r1, #31
 80108ae:	eba3 0301 	sub.w	r3, r3, r1
 80108b2:	f04f 0201 	mov.w	r2, #1
 80108b6:	dc3e      	bgt.n	8010936 <_strtod_l+0x74e>
 80108b8:	408a      	lsls	r2, r1
 80108ba:	920c      	str	r2, [sp, #48]	@ 0x30
 80108bc:	2200      	movs	r2, #0
 80108be:	920b      	str	r2, [sp, #44]	@ 0x2c
 80108c0:	eb09 0703 	add.w	r7, r9, r3
 80108c4:	4498      	add	r8, r3
 80108c6:	9b06      	ldr	r3, [sp, #24]
 80108c8:	45b9      	cmp	r9, r7
 80108ca:	4498      	add	r8, r3
 80108cc:	464b      	mov	r3, r9
 80108ce:	bfa8      	it	ge
 80108d0:	463b      	movge	r3, r7
 80108d2:	4543      	cmp	r3, r8
 80108d4:	bfa8      	it	ge
 80108d6:	4643      	movge	r3, r8
 80108d8:	2b00      	cmp	r3, #0
 80108da:	bfc2      	ittt	gt
 80108dc:	1aff      	subgt	r7, r7, r3
 80108de:	eba8 0803 	subgt.w	r8, r8, r3
 80108e2:	eba9 0903 	subgt.w	r9, r9, r3
 80108e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	dd16      	ble.n	801091a <_strtod_l+0x732>
 80108ec:	4629      	mov	r1, r5
 80108ee:	9805      	ldr	r0, [sp, #20]
 80108f0:	461a      	mov	r2, r3
 80108f2:	f7ff f9ad 	bl	800fc50 <__pow5mult>
 80108f6:	4605      	mov	r5, r0
 80108f8:	2800      	cmp	r0, #0
 80108fa:	d0b5      	beq.n	8010868 <_strtod_l+0x680>
 80108fc:	4601      	mov	r1, r0
 80108fe:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010900:	9805      	ldr	r0, [sp, #20]
 8010902:	f7ff f903 	bl	800fb0c <__multiply>
 8010906:	900f      	str	r0, [sp, #60]	@ 0x3c
 8010908:	2800      	cmp	r0, #0
 801090a:	f43f ae87 	beq.w	801061c <_strtod_l+0x434>
 801090e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010910:	9805      	ldr	r0, [sp, #20]
 8010912:	f7fe ffe7 	bl	800f8e4 <_Bfree>
 8010916:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010918:	9312      	str	r3, [sp, #72]	@ 0x48
 801091a:	2f00      	cmp	r7, #0
 801091c:	dc1b      	bgt.n	8010956 <_strtod_l+0x76e>
 801091e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010920:	2b00      	cmp	r3, #0
 8010922:	dd21      	ble.n	8010968 <_strtod_l+0x780>
 8010924:	4631      	mov	r1, r6
 8010926:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010928:	9805      	ldr	r0, [sp, #20]
 801092a:	f7ff f991 	bl	800fc50 <__pow5mult>
 801092e:	4606      	mov	r6, r0
 8010930:	b9d0      	cbnz	r0, 8010968 <_strtod_l+0x780>
 8010932:	2600      	movs	r6, #0
 8010934:	e672      	b.n	801061c <_strtod_l+0x434>
 8010936:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801093a:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 801093e:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8010942:	37e2      	adds	r7, #226	@ 0xe2
 8010944:	fa02 f107 	lsl.w	r1, r2, r7
 8010948:	910b      	str	r1, [sp, #44]	@ 0x2c
 801094a:	920c      	str	r2, [sp, #48]	@ 0x30
 801094c:	e7b8      	b.n	80108c0 <_strtod_l+0x6d8>
 801094e:	2200      	movs	r2, #0
 8010950:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010952:	2201      	movs	r2, #1
 8010954:	e7f9      	b.n	801094a <_strtod_l+0x762>
 8010956:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010958:	9805      	ldr	r0, [sp, #20]
 801095a:	463a      	mov	r2, r7
 801095c:	f7ff f9d2 	bl	800fd04 <__lshift>
 8010960:	9012      	str	r0, [sp, #72]	@ 0x48
 8010962:	2800      	cmp	r0, #0
 8010964:	d1db      	bne.n	801091e <_strtod_l+0x736>
 8010966:	e659      	b.n	801061c <_strtod_l+0x434>
 8010968:	f1b8 0f00 	cmp.w	r8, #0
 801096c:	dd07      	ble.n	801097e <_strtod_l+0x796>
 801096e:	4631      	mov	r1, r6
 8010970:	9805      	ldr	r0, [sp, #20]
 8010972:	4642      	mov	r2, r8
 8010974:	f7ff f9c6 	bl	800fd04 <__lshift>
 8010978:	4606      	mov	r6, r0
 801097a:	2800      	cmp	r0, #0
 801097c:	d0d9      	beq.n	8010932 <_strtod_l+0x74a>
 801097e:	f1b9 0f00 	cmp.w	r9, #0
 8010982:	dd08      	ble.n	8010996 <_strtod_l+0x7ae>
 8010984:	4629      	mov	r1, r5
 8010986:	9805      	ldr	r0, [sp, #20]
 8010988:	464a      	mov	r2, r9
 801098a:	f7ff f9bb 	bl	800fd04 <__lshift>
 801098e:	4605      	mov	r5, r0
 8010990:	2800      	cmp	r0, #0
 8010992:	f43f ae43 	beq.w	801061c <_strtod_l+0x434>
 8010996:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010998:	9805      	ldr	r0, [sp, #20]
 801099a:	4632      	mov	r2, r6
 801099c:	f7ff fa3a 	bl	800fe14 <__mdiff>
 80109a0:	4604      	mov	r4, r0
 80109a2:	2800      	cmp	r0, #0
 80109a4:	f43f ae3a 	beq.w	801061c <_strtod_l+0x434>
 80109a8:	2300      	movs	r3, #0
 80109aa:	f8d0 800c 	ldr.w	r8, [r0, #12]
 80109ae:	60c3      	str	r3, [r0, #12]
 80109b0:	4629      	mov	r1, r5
 80109b2:	f7ff fa13 	bl	800fddc <__mcmp>
 80109b6:	2800      	cmp	r0, #0
 80109b8:	da4c      	bge.n	8010a54 <_strtod_l+0x86c>
 80109ba:	ea58 080a 	orrs.w	r8, r8, sl
 80109be:	d172      	bne.n	8010aa6 <_strtod_l+0x8be>
 80109c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d16e      	bne.n	8010aa6 <_strtod_l+0x8be>
 80109c8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80109cc:	0d1b      	lsrs	r3, r3, #20
 80109ce:	051b      	lsls	r3, r3, #20
 80109d0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80109d4:	d967      	bls.n	8010aa6 <_strtod_l+0x8be>
 80109d6:	6963      	ldr	r3, [r4, #20]
 80109d8:	b913      	cbnz	r3, 80109e0 <_strtod_l+0x7f8>
 80109da:	6923      	ldr	r3, [r4, #16]
 80109dc:	2b01      	cmp	r3, #1
 80109de:	dd62      	ble.n	8010aa6 <_strtod_l+0x8be>
 80109e0:	4621      	mov	r1, r4
 80109e2:	2201      	movs	r2, #1
 80109e4:	9805      	ldr	r0, [sp, #20]
 80109e6:	f7ff f98d 	bl	800fd04 <__lshift>
 80109ea:	4629      	mov	r1, r5
 80109ec:	4604      	mov	r4, r0
 80109ee:	f7ff f9f5 	bl	800fddc <__mcmp>
 80109f2:	2800      	cmp	r0, #0
 80109f4:	dd57      	ble.n	8010aa6 <_strtod_l+0x8be>
 80109f6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80109fa:	9a06      	ldr	r2, [sp, #24]
 80109fc:	0d1b      	lsrs	r3, r3, #20
 80109fe:	051b      	lsls	r3, r3, #20
 8010a00:	2a00      	cmp	r2, #0
 8010a02:	d06e      	beq.n	8010ae2 <_strtod_l+0x8fa>
 8010a04:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010a08:	d86b      	bhi.n	8010ae2 <_strtod_l+0x8fa>
 8010a0a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8010a0e:	f67f ae99 	bls.w	8010744 <_strtod_l+0x55c>
 8010a12:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8010a40 <_strtod_l+0x858>
 8010a16:	ec4b ab16 	vmov	d6, sl, fp
 8010a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8010a50 <_strtod_l+0x868>)
 8010a1c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8010a20:	ee17 2a90 	vmov	r2, s15
 8010a24:	4013      	ands	r3, r2
 8010a26:	ec5b ab17 	vmov	sl, fp, d7
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	f47f ae01 	bne.w	8010632 <_strtod_l+0x44a>
 8010a30:	9a05      	ldr	r2, [sp, #20]
 8010a32:	2322      	movs	r3, #34	@ 0x22
 8010a34:	6013      	str	r3, [r2, #0]
 8010a36:	e5fc      	b.n	8010632 <_strtod_l+0x44a>
 8010a38:	ffc00000 	.word	0xffc00000
 8010a3c:	41dfffff 	.word	0x41dfffff
 8010a40:	00000000 	.word	0x00000000
 8010a44:	39500000 	.word	0x39500000
 8010a48:	08012470 	.word	0x08012470
 8010a4c:	fffffc02 	.word	0xfffffc02
 8010a50:	7ff00000 	.word	0x7ff00000
 8010a54:	46d9      	mov	r9, fp
 8010a56:	d15d      	bne.n	8010b14 <_strtod_l+0x92c>
 8010a58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010a5c:	f1b8 0f00 	cmp.w	r8, #0
 8010a60:	d02a      	beq.n	8010ab8 <_strtod_l+0x8d0>
 8010a62:	4aa9      	ldr	r2, [pc, #676]	@ (8010d08 <_strtod_l+0xb20>)
 8010a64:	4293      	cmp	r3, r2
 8010a66:	d12a      	bne.n	8010abe <_strtod_l+0x8d6>
 8010a68:	9b06      	ldr	r3, [sp, #24]
 8010a6a:	4652      	mov	r2, sl
 8010a6c:	b1fb      	cbz	r3, 8010aae <_strtod_l+0x8c6>
 8010a6e:	4ba7      	ldr	r3, [pc, #668]	@ (8010d0c <_strtod_l+0xb24>)
 8010a70:	ea0b 0303 	and.w	r3, fp, r3
 8010a74:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010a78:	f04f 31ff 	mov.w	r1, #4294967295
 8010a7c:	d81a      	bhi.n	8010ab4 <_strtod_l+0x8cc>
 8010a7e:	0d1b      	lsrs	r3, r3, #20
 8010a80:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010a84:	fa01 f303 	lsl.w	r3, r1, r3
 8010a88:	429a      	cmp	r2, r3
 8010a8a:	d118      	bne.n	8010abe <_strtod_l+0x8d6>
 8010a8c:	4ba0      	ldr	r3, [pc, #640]	@ (8010d10 <_strtod_l+0xb28>)
 8010a8e:	4599      	cmp	r9, r3
 8010a90:	d102      	bne.n	8010a98 <_strtod_l+0x8b0>
 8010a92:	3201      	adds	r2, #1
 8010a94:	f43f adc2 	beq.w	801061c <_strtod_l+0x434>
 8010a98:	4b9c      	ldr	r3, [pc, #624]	@ (8010d0c <_strtod_l+0xb24>)
 8010a9a:	ea09 0303 	and.w	r3, r9, r3
 8010a9e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8010aa2:	f04f 0a00 	mov.w	sl, #0
 8010aa6:	9b06      	ldr	r3, [sp, #24]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d1b2      	bne.n	8010a12 <_strtod_l+0x82a>
 8010aac:	e5c1      	b.n	8010632 <_strtod_l+0x44a>
 8010aae:	f04f 33ff 	mov.w	r3, #4294967295
 8010ab2:	e7e9      	b.n	8010a88 <_strtod_l+0x8a0>
 8010ab4:	460b      	mov	r3, r1
 8010ab6:	e7e7      	b.n	8010a88 <_strtod_l+0x8a0>
 8010ab8:	ea53 030a 	orrs.w	r3, r3, sl
 8010abc:	d09b      	beq.n	80109f6 <_strtod_l+0x80e>
 8010abe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010ac0:	b1c3      	cbz	r3, 8010af4 <_strtod_l+0x90c>
 8010ac2:	ea13 0f09 	tst.w	r3, r9
 8010ac6:	d0ee      	beq.n	8010aa6 <_strtod_l+0x8be>
 8010ac8:	9a06      	ldr	r2, [sp, #24]
 8010aca:	4650      	mov	r0, sl
 8010acc:	4659      	mov	r1, fp
 8010ace:	f1b8 0f00 	cmp.w	r8, #0
 8010ad2:	d013      	beq.n	8010afc <_strtod_l+0x914>
 8010ad4:	f7ff fb6d 	bl	80101b2 <sulp>
 8010ad8:	ee39 7b00 	vadd.f64	d7, d9, d0
 8010adc:	ec5b ab17 	vmov	sl, fp, d7
 8010ae0:	e7e1      	b.n	8010aa6 <_strtod_l+0x8be>
 8010ae2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010ae6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010aea:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010aee:	f04f 3aff 	mov.w	sl, #4294967295
 8010af2:	e7d8      	b.n	8010aa6 <_strtod_l+0x8be>
 8010af4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010af6:	ea13 0f0a 	tst.w	r3, sl
 8010afa:	e7e4      	b.n	8010ac6 <_strtod_l+0x8de>
 8010afc:	f7ff fb59 	bl	80101b2 <sulp>
 8010b00:	ee39 0b40 	vsub.f64	d0, d9, d0
 8010b04:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8010b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b0c:	ec5b ab10 	vmov	sl, fp, d0
 8010b10:	d1c9      	bne.n	8010aa6 <_strtod_l+0x8be>
 8010b12:	e617      	b.n	8010744 <_strtod_l+0x55c>
 8010b14:	4629      	mov	r1, r5
 8010b16:	4620      	mov	r0, r4
 8010b18:	f7ff fad8 	bl	80100cc <__ratio>
 8010b1c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8010b20:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8010b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b28:	d85d      	bhi.n	8010be6 <_strtod_l+0x9fe>
 8010b2a:	f1b8 0f00 	cmp.w	r8, #0
 8010b2e:	d164      	bne.n	8010bfa <_strtod_l+0xa12>
 8010b30:	f1ba 0f00 	cmp.w	sl, #0
 8010b34:	d14b      	bne.n	8010bce <_strtod_l+0x9e6>
 8010b36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010b3a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d160      	bne.n	8010c04 <_strtod_l+0xa1c>
 8010b42:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8010b46:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8010b4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010b4e:	d401      	bmi.n	8010b54 <_strtod_l+0x96c>
 8010b50:	ee20 8b08 	vmul.f64	d8, d0, d8
 8010b54:	eeb1 ab48 	vneg.f64	d10, d8
 8010b58:	486c      	ldr	r0, [pc, #432]	@ (8010d0c <_strtod_l+0xb24>)
 8010b5a:	496e      	ldr	r1, [pc, #440]	@ (8010d14 <_strtod_l+0xb2c>)
 8010b5c:	ea09 0700 	and.w	r7, r9, r0
 8010b60:	428f      	cmp	r7, r1
 8010b62:	ec53 2b1a 	vmov	r2, r3, d10
 8010b66:	d17d      	bne.n	8010c64 <_strtod_l+0xa7c>
 8010b68:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8010b6c:	ec4b ab1c 	vmov	d12, sl, fp
 8010b70:	eeb0 0b4c 	vmov.f64	d0, d12
 8010b74:	f7ff f9e2 	bl	800ff3c <__ulp>
 8010b78:	4864      	ldr	r0, [pc, #400]	@ (8010d0c <_strtod_l+0xb24>)
 8010b7a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8010b7e:	ee1c 3a90 	vmov	r3, s25
 8010b82:	4a65      	ldr	r2, [pc, #404]	@ (8010d18 <_strtod_l+0xb30>)
 8010b84:	ea03 0100 	and.w	r1, r3, r0
 8010b88:	4291      	cmp	r1, r2
 8010b8a:	ec5b ab1c 	vmov	sl, fp, d12
 8010b8e:	d93c      	bls.n	8010c0a <_strtod_l+0xa22>
 8010b90:	ee19 2a90 	vmov	r2, s19
 8010b94:	4b5e      	ldr	r3, [pc, #376]	@ (8010d10 <_strtod_l+0xb28>)
 8010b96:	429a      	cmp	r2, r3
 8010b98:	d104      	bne.n	8010ba4 <_strtod_l+0x9bc>
 8010b9a:	ee19 3a10 	vmov	r3, s18
 8010b9e:	3301      	adds	r3, #1
 8010ba0:	f43f ad3c 	beq.w	801061c <_strtod_l+0x434>
 8010ba4:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8010d10 <_strtod_l+0xb28>
 8010ba8:	f04f 3aff 	mov.w	sl, #4294967295
 8010bac:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010bae:	9805      	ldr	r0, [sp, #20]
 8010bb0:	f7fe fe98 	bl	800f8e4 <_Bfree>
 8010bb4:	9805      	ldr	r0, [sp, #20]
 8010bb6:	4631      	mov	r1, r6
 8010bb8:	f7fe fe94 	bl	800f8e4 <_Bfree>
 8010bbc:	9805      	ldr	r0, [sp, #20]
 8010bbe:	4629      	mov	r1, r5
 8010bc0:	f7fe fe90 	bl	800f8e4 <_Bfree>
 8010bc4:	9805      	ldr	r0, [sp, #20]
 8010bc6:	4621      	mov	r1, r4
 8010bc8:	f7fe fe8c 	bl	800f8e4 <_Bfree>
 8010bcc:	e627      	b.n	801081e <_strtod_l+0x636>
 8010bce:	f1ba 0f01 	cmp.w	sl, #1
 8010bd2:	d103      	bne.n	8010bdc <_strtod_l+0x9f4>
 8010bd4:	f1bb 0f00 	cmp.w	fp, #0
 8010bd8:	f43f adb4 	beq.w	8010744 <_strtod_l+0x55c>
 8010bdc:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8010be0:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8010be4:	e7b8      	b.n	8010b58 <_strtod_l+0x970>
 8010be6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8010bea:	ee20 8b08 	vmul.f64	d8, d0, d8
 8010bee:	f1b8 0f00 	cmp.w	r8, #0
 8010bf2:	d0af      	beq.n	8010b54 <_strtod_l+0x96c>
 8010bf4:	eeb0 ab48 	vmov.f64	d10, d8
 8010bf8:	e7ae      	b.n	8010b58 <_strtod_l+0x970>
 8010bfa:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8010bfe:	eeb0 8b4a 	vmov.f64	d8, d10
 8010c02:	e7a9      	b.n	8010b58 <_strtod_l+0x970>
 8010c04:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8010c08:	e7a6      	b.n	8010b58 <_strtod_l+0x970>
 8010c0a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8010c0e:	9b06      	ldr	r3, [sp, #24]
 8010c10:	46d9      	mov	r9, fp
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d1ca      	bne.n	8010bac <_strtod_l+0x9c4>
 8010c16:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010c1a:	0d1b      	lsrs	r3, r3, #20
 8010c1c:	051b      	lsls	r3, r3, #20
 8010c1e:	429f      	cmp	r7, r3
 8010c20:	d1c4      	bne.n	8010bac <_strtod_l+0x9c4>
 8010c22:	ec51 0b18 	vmov	r0, r1, d8
 8010c26:	f7ef fd87 	bl	8000738 <__aeabi_d2lz>
 8010c2a:	f7ef fd3f 	bl	80006ac <__aeabi_l2d>
 8010c2e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8010c32:	ec41 0b17 	vmov	d7, r0, r1
 8010c36:	ea49 090a 	orr.w	r9, r9, sl
 8010c3a:	ea59 0908 	orrs.w	r9, r9, r8
 8010c3e:	ee38 8b47 	vsub.f64	d8, d8, d7
 8010c42:	d03c      	beq.n	8010cbe <_strtod_l+0xad6>
 8010c44:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8010cf0 <_strtod_l+0xb08>
 8010c48:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c50:	f53f acef 	bmi.w	8010632 <_strtod_l+0x44a>
 8010c54:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8010cf8 <_strtod_l+0xb10>
 8010c58:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c60:	dda4      	ble.n	8010bac <_strtod_l+0x9c4>
 8010c62:	e4e6      	b.n	8010632 <_strtod_l+0x44a>
 8010c64:	9906      	ldr	r1, [sp, #24]
 8010c66:	b1e1      	cbz	r1, 8010ca2 <_strtod_l+0xaba>
 8010c68:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8010c6c:	d819      	bhi.n	8010ca2 <_strtod_l+0xaba>
 8010c6e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8010c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c76:	d811      	bhi.n	8010c9c <_strtod_l+0xab4>
 8010c78:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8010c7c:	ee18 3a10 	vmov	r3, s16
 8010c80:	2b01      	cmp	r3, #1
 8010c82:	bf38      	it	cc
 8010c84:	2301      	movcc	r3, #1
 8010c86:	ee08 3a10 	vmov	s16, r3
 8010c8a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8010c8e:	f1b8 0f00 	cmp.w	r8, #0
 8010c92:	d111      	bne.n	8010cb8 <_strtod_l+0xad0>
 8010c94:	eeb1 7b48 	vneg.f64	d7, d8
 8010c98:	ec53 2b17 	vmov	r2, r3, d7
 8010c9c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8010ca0:	1bcb      	subs	r3, r1, r7
 8010ca2:	eeb0 0b49 	vmov.f64	d0, d9
 8010ca6:	ec43 2b1a 	vmov	d10, r2, r3
 8010caa:	f7ff f947 	bl	800ff3c <__ulp>
 8010cae:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8010cb2:	ec5b ab19 	vmov	sl, fp, d9
 8010cb6:	e7aa      	b.n	8010c0e <_strtod_l+0xa26>
 8010cb8:	eeb0 7b48 	vmov.f64	d7, d8
 8010cbc:	e7ec      	b.n	8010c98 <_strtod_l+0xab0>
 8010cbe:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8010d00 <_strtod_l+0xb18>
 8010cc2:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cca:	f57f af6f 	bpl.w	8010bac <_strtod_l+0x9c4>
 8010cce:	e4b0      	b.n	8010632 <_strtod_l+0x44a>
 8010cd0:	2300      	movs	r3, #0
 8010cd2:	9308      	str	r3, [sp, #32]
 8010cd4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010cd6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010cd8:	6013      	str	r3, [r2, #0]
 8010cda:	f7ff bac4 	b.w	8010266 <_strtod_l+0x7e>
 8010cde:	2a65      	cmp	r2, #101	@ 0x65
 8010ce0:	f43f abbf 	beq.w	8010462 <_strtod_l+0x27a>
 8010ce4:	2a45      	cmp	r2, #69	@ 0x45
 8010ce6:	f43f abbc 	beq.w	8010462 <_strtod_l+0x27a>
 8010cea:	2101      	movs	r1, #1
 8010cec:	f7ff bbf4 	b.w	80104d8 <_strtod_l+0x2f0>
 8010cf0:	94a03595 	.word	0x94a03595
 8010cf4:	3fdfffff 	.word	0x3fdfffff
 8010cf8:	35afe535 	.word	0x35afe535
 8010cfc:	3fe00000 	.word	0x3fe00000
 8010d00:	94a03595 	.word	0x94a03595
 8010d04:	3fcfffff 	.word	0x3fcfffff
 8010d08:	000fffff 	.word	0x000fffff
 8010d0c:	7ff00000 	.word	0x7ff00000
 8010d10:	7fefffff 	.word	0x7fefffff
 8010d14:	7fe00000 	.word	0x7fe00000
 8010d18:	7c9fffff 	.word	0x7c9fffff

08010d1c <_strtod_r>:
 8010d1c:	4b01      	ldr	r3, [pc, #4]	@ (8010d24 <_strtod_r+0x8>)
 8010d1e:	f7ff ba63 	b.w	80101e8 <_strtod_l>
 8010d22:	bf00      	nop
 8010d24:	240003a4 	.word	0x240003a4

08010d28 <_strtol_l.isra.0>:
 8010d28:	2b24      	cmp	r3, #36	@ 0x24
 8010d2a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d2e:	4686      	mov	lr, r0
 8010d30:	4690      	mov	r8, r2
 8010d32:	d801      	bhi.n	8010d38 <_strtol_l.isra.0+0x10>
 8010d34:	2b01      	cmp	r3, #1
 8010d36:	d106      	bne.n	8010d46 <_strtol_l.isra.0+0x1e>
 8010d38:	f7fd fe6a 	bl	800ea10 <__errno>
 8010d3c:	2316      	movs	r3, #22
 8010d3e:	6003      	str	r3, [r0, #0]
 8010d40:	2000      	movs	r0, #0
 8010d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d46:	4834      	ldr	r0, [pc, #208]	@ (8010e18 <_strtol_l.isra.0+0xf0>)
 8010d48:	460d      	mov	r5, r1
 8010d4a:	462a      	mov	r2, r5
 8010d4c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010d50:	5d06      	ldrb	r6, [r0, r4]
 8010d52:	f016 0608 	ands.w	r6, r6, #8
 8010d56:	d1f8      	bne.n	8010d4a <_strtol_l.isra.0+0x22>
 8010d58:	2c2d      	cmp	r4, #45	@ 0x2d
 8010d5a:	d110      	bne.n	8010d7e <_strtol_l.isra.0+0x56>
 8010d5c:	782c      	ldrb	r4, [r5, #0]
 8010d5e:	2601      	movs	r6, #1
 8010d60:	1c95      	adds	r5, r2, #2
 8010d62:	f033 0210 	bics.w	r2, r3, #16
 8010d66:	d115      	bne.n	8010d94 <_strtol_l.isra.0+0x6c>
 8010d68:	2c30      	cmp	r4, #48	@ 0x30
 8010d6a:	d10d      	bne.n	8010d88 <_strtol_l.isra.0+0x60>
 8010d6c:	782a      	ldrb	r2, [r5, #0]
 8010d6e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010d72:	2a58      	cmp	r2, #88	@ 0x58
 8010d74:	d108      	bne.n	8010d88 <_strtol_l.isra.0+0x60>
 8010d76:	786c      	ldrb	r4, [r5, #1]
 8010d78:	3502      	adds	r5, #2
 8010d7a:	2310      	movs	r3, #16
 8010d7c:	e00a      	b.n	8010d94 <_strtol_l.isra.0+0x6c>
 8010d7e:	2c2b      	cmp	r4, #43	@ 0x2b
 8010d80:	bf04      	itt	eq
 8010d82:	782c      	ldrbeq	r4, [r5, #0]
 8010d84:	1c95      	addeq	r5, r2, #2
 8010d86:	e7ec      	b.n	8010d62 <_strtol_l.isra.0+0x3a>
 8010d88:	2b00      	cmp	r3, #0
 8010d8a:	d1f6      	bne.n	8010d7a <_strtol_l.isra.0+0x52>
 8010d8c:	2c30      	cmp	r4, #48	@ 0x30
 8010d8e:	bf14      	ite	ne
 8010d90:	230a      	movne	r3, #10
 8010d92:	2308      	moveq	r3, #8
 8010d94:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8010d98:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010d9c:	2200      	movs	r2, #0
 8010d9e:	fbbc f9f3 	udiv	r9, ip, r3
 8010da2:	4610      	mov	r0, r2
 8010da4:	fb03 ca19 	mls	sl, r3, r9, ip
 8010da8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010dac:	2f09      	cmp	r7, #9
 8010dae:	d80f      	bhi.n	8010dd0 <_strtol_l.isra.0+0xa8>
 8010db0:	463c      	mov	r4, r7
 8010db2:	42a3      	cmp	r3, r4
 8010db4:	dd1b      	ble.n	8010dee <_strtol_l.isra.0+0xc6>
 8010db6:	1c57      	adds	r7, r2, #1
 8010db8:	d007      	beq.n	8010dca <_strtol_l.isra.0+0xa2>
 8010dba:	4581      	cmp	r9, r0
 8010dbc:	d314      	bcc.n	8010de8 <_strtol_l.isra.0+0xc0>
 8010dbe:	d101      	bne.n	8010dc4 <_strtol_l.isra.0+0x9c>
 8010dc0:	45a2      	cmp	sl, r4
 8010dc2:	db11      	blt.n	8010de8 <_strtol_l.isra.0+0xc0>
 8010dc4:	fb00 4003 	mla	r0, r0, r3, r4
 8010dc8:	2201      	movs	r2, #1
 8010dca:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010dce:	e7eb      	b.n	8010da8 <_strtol_l.isra.0+0x80>
 8010dd0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010dd4:	2f19      	cmp	r7, #25
 8010dd6:	d801      	bhi.n	8010ddc <_strtol_l.isra.0+0xb4>
 8010dd8:	3c37      	subs	r4, #55	@ 0x37
 8010dda:	e7ea      	b.n	8010db2 <_strtol_l.isra.0+0x8a>
 8010ddc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010de0:	2f19      	cmp	r7, #25
 8010de2:	d804      	bhi.n	8010dee <_strtol_l.isra.0+0xc6>
 8010de4:	3c57      	subs	r4, #87	@ 0x57
 8010de6:	e7e4      	b.n	8010db2 <_strtol_l.isra.0+0x8a>
 8010de8:	f04f 32ff 	mov.w	r2, #4294967295
 8010dec:	e7ed      	b.n	8010dca <_strtol_l.isra.0+0xa2>
 8010dee:	1c53      	adds	r3, r2, #1
 8010df0:	d108      	bne.n	8010e04 <_strtol_l.isra.0+0xdc>
 8010df2:	2322      	movs	r3, #34	@ 0x22
 8010df4:	f8ce 3000 	str.w	r3, [lr]
 8010df8:	4660      	mov	r0, ip
 8010dfa:	f1b8 0f00 	cmp.w	r8, #0
 8010dfe:	d0a0      	beq.n	8010d42 <_strtol_l.isra.0+0x1a>
 8010e00:	1e69      	subs	r1, r5, #1
 8010e02:	e006      	b.n	8010e12 <_strtol_l.isra.0+0xea>
 8010e04:	b106      	cbz	r6, 8010e08 <_strtol_l.isra.0+0xe0>
 8010e06:	4240      	negs	r0, r0
 8010e08:	f1b8 0f00 	cmp.w	r8, #0
 8010e0c:	d099      	beq.n	8010d42 <_strtol_l.isra.0+0x1a>
 8010e0e:	2a00      	cmp	r2, #0
 8010e10:	d1f6      	bne.n	8010e00 <_strtol_l.isra.0+0xd8>
 8010e12:	f8c8 1000 	str.w	r1, [r8]
 8010e16:	e794      	b.n	8010d42 <_strtol_l.isra.0+0x1a>
 8010e18:	08012499 	.word	0x08012499

08010e1c <_strtol_r>:
 8010e1c:	f7ff bf84 	b.w	8010d28 <_strtol_l.isra.0>

08010e20 <__ssputs_r>:
 8010e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e24:	688e      	ldr	r6, [r1, #8]
 8010e26:	461f      	mov	r7, r3
 8010e28:	42be      	cmp	r6, r7
 8010e2a:	680b      	ldr	r3, [r1, #0]
 8010e2c:	4682      	mov	sl, r0
 8010e2e:	460c      	mov	r4, r1
 8010e30:	4690      	mov	r8, r2
 8010e32:	d82d      	bhi.n	8010e90 <__ssputs_r+0x70>
 8010e34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010e38:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010e3c:	d026      	beq.n	8010e8c <__ssputs_r+0x6c>
 8010e3e:	6965      	ldr	r5, [r4, #20]
 8010e40:	6909      	ldr	r1, [r1, #16]
 8010e42:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010e46:	eba3 0901 	sub.w	r9, r3, r1
 8010e4a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010e4e:	1c7b      	adds	r3, r7, #1
 8010e50:	444b      	add	r3, r9
 8010e52:	106d      	asrs	r5, r5, #1
 8010e54:	429d      	cmp	r5, r3
 8010e56:	bf38      	it	cc
 8010e58:	461d      	movcc	r5, r3
 8010e5a:	0553      	lsls	r3, r2, #21
 8010e5c:	d527      	bpl.n	8010eae <__ssputs_r+0x8e>
 8010e5e:	4629      	mov	r1, r5
 8010e60:	f7fe fc74 	bl	800f74c <_malloc_r>
 8010e64:	4606      	mov	r6, r0
 8010e66:	b360      	cbz	r0, 8010ec2 <__ssputs_r+0xa2>
 8010e68:	6921      	ldr	r1, [r4, #16]
 8010e6a:	464a      	mov	r2, r9
 8010e6c:	f7fd fdfd 	bl	800ea6a <memcpy>
 8010e70:	89a3      	ldrh	r3, [r4, #12]
 8010e72:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010e76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e7a:	81a3      	strh	r3, [r4, #12]
 8010e7c:	6126      	str	r6, [r4, #16]
 8010e7e:	6165      	str	r5, [r4, #20]
 8010e80:	444e      	add	r6, r9
 8010e82:	eba5 0509 	sub.w	r5, r5, r9
 8010e86:	6026      	str	r6, [r4, #0]
 8010e88:	60a5      	str	r5, [r4, #8]
 8010e8a:	463e      	mov	r6, r7
 8010e8c:	42be      	cmp	r6, r7
 8010e8e:	d900      	bls.n	8010e92 <__ssputs_r+0x72>
 8010e90:	463e      	mov	r6, r7
 8010e92:	6820      	ldr	r0, [r4, #0]
 8010e94:	4632      	mov	r2, r6
 8010e96:	4641      	mov	r1, r8
 8010e98:	f000 f9c6 	bl	8011228 <memmove>
 8010e9c:	68a3      	ldr	r3, [r4, #8]
 8010e9e:	1b9b      	subs	r3, r3, r6
 8010ea0:	60a3      	str	r3, [r4, #8]
 8010ea2:	6823      	ldr	r3, [r4, #0]
 8010ea4:	4433      	add	r3, r6
 8010ea6:	6023      	str	r3, [r4, #0]
 8010ea8:	2000      	movs	r0, #0
 8010eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010eae:	462a      	mov	r2, r5
 8010eb0:	f000 fd7b 	bl	80119aa <_realloc_r>
 8010eb4:	4606      	mov	r6, r0
 8010eb6:	2800      	cmp	r0, #0
 8010eb8:	d1e0      	bne.n	8010e7c <__ssputs_r+0x5c>
 8010eba:	6921      	ldr	r1, [r4, #16]
 8010ebc:	4650      	mov	r0, sl
 8010ebe:	f7fe fbd1 	bl	800f664 <_free_r>
 8010ec2:	230c      	movs	r3, #12
 8010ec4:	f8ca 3000 	str.w	r3, [sl]
 8010ec8:	89a3      	ldrh	r3, [r4, #12]
 8010eca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ece:	81a3      	strh	r3, [r4, #12]
 8010ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8010ed4:	e7e9      	b.n	8010eaa <__ssputs_r+0x8a>
	...

08010ed8 <_svfiprintf_r>:
 8010ed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010edc:	4698      	mov	r8, r3
 8010ede:	898b      	ldrh	r3, [r1, #12]
 8010ee0:	061b      	lsls	r3, r3, #24
 8010ee2:	b09d      	sub	sp, #116	@ 0x74
 8010ee4:	4607      	mov	r7, r0
 8010ee6:	460d      	mov	r5, r1
 8010ee8:	4614      	mov	r4, r2
 8010eea:	d510      	bpl.n	8010f0e <_svfiprintf_r+0x36>
 8010eec:	690b      	ldr	r3, [r1, #16]
 8010eee:	b973      	cbnz	r3, 8010f0e <_svfiprintf_r+0x36>
 8010ef0:	2140      	movs	r1, #64	@ 0x40
 8010ef2:	f7fe fc2b 	bl	800f74c <_malloc_r>
 8010ef6:	6028      	str	r0, [r5, #0]
 8010ef8:	6128      	str	r0, [r5, #16]
 8010efa:	b930      	cbnz	r0, 8010f0a <_svfiprintf_r+0x32>
 8010efc:	230c      	movs	r3, #12
 8010efe:	603b      	str	r3, [r7, #0]
 8010f00:	f04f 30ff 	mov.w	r0, #4294967295
 8010f04:	b01d      	add	sp, #116	@ 0x74
 8010f06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f0a:	2340      	movs	r3, #64	@ 0x40
 8010f0c:	616b      	str	r3, [r5, #20]
 8010f0e:	2300      	movs	r3, #0
 8010f10:	9309      	str	r3, [sp, #36]	@ 0x24
 8010f12:	2320      	movs	r3, #32
 8010f14:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010f18:	f8cd 800c 	str.w	r8, [sp, #12]
 8010f1c:	2330      	movs	r3, #48	@ 0x30
 8010f1e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80110bc <_svfiprintf_r+0x1e4>
 8010f22:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010f26:	f04f 0901 	mov.w	r9, #1
 8010f2a:	4623      	mov	r3, r4
 8010f2c:	469a      	mov	sl, r3
 8010f2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010f32:	b10a      	cbz	r2, 8010f38 <_svfiprintf_r+0x60>
 8010f34:	2a25      	cmp	r2, #37	@ 0x25
 8010f36:	d1f9      	bne.n	8010f2c <_svfiprintf_r+0x54>
 8010f38:	ebba 0b04 	subs.w	fp, sl, r4
 8010f3c:	d00b      	beq.n	8010f56 <_svfiprintf_r+0x7e>
 8010f3e:	465b      	mov	r3, fp
 8010f40:	4622      	mov	r2, r4
 8010f42:	4629      	mov	r1, r5
 8010f44:	4638      	mov	r0, r7
 8010f46:	f7ff ff6b 	bl	8010e20 <__ssputs_r>
 8010f4a:	3001      	adds	r0, #1
 8010f4c:	f000 80a7 	beq.w	801109e <_svfiprintf_r+0x1c6>
 8010f50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010f52:	445a      	add	r2, fp
 8010f54:	9209      	str	r2, [sp, #36]	@ 0x24
 8010f56:	f89a 3000 	ldrb.w	r3, [sl]
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	f000 809f 	beq.w	801109e <_svfiprintf_r+0x1c6>
 8010f60:	2300      	movs	r3, #0
 8010f62:	f04f 32ff 	mov.w	r2, #4294967295
 8010f66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010f6a:	f10a 0a01 	add.w	sl, sl, #1
 8010f6e:	9304      	str	r3, [sp, #16]
 8010f70:	9307      	str	r3, [sp, #28]
 8010f72:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010f76:	931a      	str	r3, [sp, #104]	@ 0x68
 8010f78:	4654      	mov	r4, sl
 8010f7a:	2205      	movs	r2, #5
 8010f7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f80:	484e      	ldr	r0, [pc, #312]	@ (80110bc <_svfiprintf_r+0x1e4>)
 8010f82:	f7ef f9ad 	bl	80002e0 <memchr>
 8010f86:	9a04      	ldr	r2, [sp, #16]
 8010f88:	b9d8      	cbnz	r0, 8010fc2 <_svfiprintf_r+0xea>
 8010f8a:	06d0      	lsls	r0, r2, #27
 8010f8c:	bf44      	itt	mi
 8010f8e:	2320      	movmi	r3, #32
 8010f90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010f94:	0711      	lsls	r1, r2, #28
 8010f96:	bf44      	itt	mi
 8010f98:	232b      	movmi	r3, #43	@ 0x2b
 8010f9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010f9e:	f89a 3000 	ldrb.w	r3, [sl]
 8010fa2:	2b2a      	cmp	r3, #42	@ 0x2a
 8010fa4:	d015      	beq.n	8010fd2 <_svfiprintf_r+0xfa>
 8010fa6:	9a07      	ldr	r2, [sp, #28]
 8010fa8:	4654      	mov	r4, sl
 8010faa:	2000      	movs	r0, #0
 8010fac:	f04f 0c0a 	mov.w	ip, #10
 8010fb0:	4621      	mov	r1, r4
 8010fb2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010fb6:	3b30      	subs	r3, #48	@ 0x30
 8010fb8:	2b09      	cmp	r3, #9
 8010fba:	d94b      	bls.n	8011054 <_svfiprintf_r+0x17c>
 8010fbc:	b1b0      	cbz	r0, 8010fec <_svfiprintf_r+0x114>
 8010fbe:	9207      	str	r2, [sp, #28]
 8010fc0:	e014      	b.n	8010fec <_svfiprintf_r+0x114>
 8010fc2:	eba0 0308 	sub.w	r3, r0, r8
 8010fc6:	fa09 f303 	lsl.w	r3, r9, r3
 8010fca:	4313      	orrs	r3, r2
 8010fcc:	9304      	str	r3, [sp, #16]
 8010fce:	46a2      	mov	sl, r4
 8010fd0:	e7d2      	b.n	8010f78 <_svfiprintf_r+0xa0>
 8010fd2:	9b03      	ldr	r3, [sp, #12]
 8010fd4:	1d19      	adds	r1, r3, #4
 8010fd6:	681b      	ldr	r3, [r3, #0]
 8010fd8:	9103      	str	r1, [sp, #12]
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	bfbb      	ittet	lt
 8010fde:	425b      	neglt	r3, r3
 8010fe0:	f042 0202 	orrlt.w	r2, r2, #2
 8010fe4:	9307      	strge	r3, [sp, #28]
 8010fe6:	9307      	strlt	r3, [sp, #28]
 8010fe8:	bfb8      	it	lt
 8010fea:	9204      	strlt	r2, [sp, #16]
 8010fec:	7823      	ldrb	r3, [r4, #0]
 8010fee:	2b2e      	cmp	r3, #46	@ 0x2e
 8010ff0:	d10a      	bne.n	8011008 <_svfiprintf_r+0x130>
 8010ff2:	7863      	ldrb	r3, [r4, #1]
 8010ff4:	2b2a      	cmp	r3, #42	@ 0x2a
 8010ff6:	d132      	bne.n	801105e <_svfiprintf_r+0x186>
 8010ff8:	9b03      	ldr	r3, [sp, #12]
 8010ffa:	1d1a      	adds	r2, r3, #4
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	9203      	str	r2, [sp, #12]
 8011000:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011004:	3402      	adds	r4, #2
 8011006:	9305      	str	r3, [sp, #20]
 8011008:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80110cc <_svfiprintf_r+0x1f4>
 801100c:	7821      	ldrb	r1, [r4, #0]
 801100e:	2203      	movs	r2, #3
 8011010:	4650      	mov	r0, sl
 8011012:	f7ef f965 	bl	80002e0 <memchr>
 8011016:	b138      	cbz	r0, 8011028 <_svfiprintf_r+0x150>
 8011018:	9b04      	ldr	r3, [sp, #16]
 801101a:	eba0 000a 	sub.w	r0, r0, sl
 801101e:	2240      	movs	r2, #64	@ 0x40
 8011020:	4082      	lsls	r2, r0
 8011022:	4313      	orrs	r3, r2
 8011024:	3401      	adds	r4, #1
 8011026:	9304      	str	r3, [sp, #16]
 8011028:	f814 1b01 	ldrb.w	r1, [r4], #1
 801102c:	4824      	ldr	r0, [pc, #144]	@ (80110c0 <_svfiprintf_r+0x1e8>)
 801102e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011032:	2206      	movs	r2, #6
 8011034:	f7ef f954 	bl	80002e0 <memchr>
 8011038:	2800      	cmp	r0, #0
 801103a:	d036      	beq.n	80110aa <_svfiprintf_r+0x1d2>
 801103c:	4b21      	ldr	r3, [pc, #132]	@ (80110c4 <_svfiprintf_r+0x1ec>)
 801103e:	bb1b      	cbnz	r3, 8011088 <_svfiprintf_r+0x1b0>
 8011040:	9b03      	ldr	r3, [sp, #12]
 8011042:	3307      	adds	r3, #7
 8011044:	f023 0307 	bic.w	r3, r3, #7
 8011048:	3308      	adds	r3, #8
 801104a:	9303      	str	r3, [sp, #12]
 801104c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801104e:	4433      	add	r3, r6
 8011050:	9309      	str	r3, [sp, #36]	@ 0x24
 8011052:	e76a      	b.n	8010f2a <_svfiprintf_r+0x52>
 8011054:	fb0c 3202 	mla	r2, ip, r2, r3
 8011058:	460c      	mov	r4, r1
 801105a:	2001      	movs	r0, #1
 801105c:	e7a8      	b.n	8010fb0 <_svfiprintf_r+0xd8>
 801105e:	2300      	movs	r3, #0
 8011060:	3401      	adds	r4, #1
 8011062:	9305      	str	r3, [sp, #20]
 8011064:	4619      	mov	r1, r3
 8011066:	f04f 0c0a 	mov.w	ip, #10
 801106a:	4620      	mov	r0, r4
 801106c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011070:	3a30      	subs	r2, #48	@ 0x30
 8011072:	2a09      	cmp	r2, #9
 8011074:	d903      	bls.n	801107e <_svfiprintf_r+0x1a6>
 8011076:	2b00      	cmp	r3, #0
 8011078:	d0c6      	beq.n	8011008 <_svfiprintf_r+0x130>
 801107a:	9105      	str	r1, [sp, #20]
 801107c:	e7c4      	b.n	8011008 <_svfiprintf_r+0x130>
 801107e:	fb0c 2101 	mla	r1, ip, r1, r2
 8011082:	4604      	mov	r4, r0
 8011084:	2301      	movs	r3, #1
 8011086:	e7f0      	b.n	801106a <_svfiprintf_r+0x192>
 8011088:	ab03      	add	r3, sp, #12
 801108a:	9300      	str	r3, [sp, #0]
 801108c:	462a      	mov	r2, r5
 801108e:	4b0e      	ldr	r3, [pc, #56]	@ (80110c8 <_svfiprintf_r+0x1f0>)
 8011090:	a904      	add	r1, sp, #16
 8011092:	4638      	mov	r0, r7
 8011094:	f7fc fd38 	bl	800db08 <_printf_float>
 8011098:	1c42      	adds	r2, r0, #1
 801109a:	4606      	mov	r6, r0
 801109c:	d1d6      	bne.n	801104c <_svfiprintf_r+0x174>
 801109e:	89ab      	ldrh	r3, [r5, #12]
 80110a0:	065b      	lsls	r3, r3, #25
 80110a2:	f53f af2d 	bmi.w	8010f00 <_svfiprintf_r+0x28>
 80110a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80110a8:	e72c      	b.n	8010f04 <_svfiprintf_r+0x2c>
 80110aa:	ab03      	add	r3, sp, #12
 80110ac:	9300      	str	r3, [sp, #0]
 80110ae:	462a      	mov	r2, r5
 80110b0:	4b05      	ldr	r3, [pc, #20]	@ (80110c8 <_svfiprintf_r+0x1f0>)
 80110b2:	a904      	add	r1, sp, #16
 80110b4:	4638      	mov	r0, r7
 80110b6:	f7fc ffaf 	bl	800e018 <_printf_i>
 80110ba:	e7ed      	b.n	8011098 <_svfiprintf_r+0x1c0>
 80110bc:	08012291 	.word	0x08012291
 80110c0:	0801229b 	.word	0x0801229b
 80110c4:	0800db09 	.word	0x0800db09
 80110c8:	08010e21 	.word	0x08010e21
 80110cc:	08012297 	.word	0x08012297

080110d0 <__sflush_r>:
 80110d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80110d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110d8:	0716      	lsls	r6, r2, #28
 80110da:	4605      	mov	r5, r0
 80110dc:	460c      	mov	r4, r1
 80110de:	d454      	bmi.n	801118a <__sflush_r+0xba>
 80110e0:	684b      	ldr	r3, [r1, #4]
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	dc02      	bgt.n	80110ec <__sflush_r+0x1c>
 80110e6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	dd48      	ble.n	801117e <__sflush_r+0xae>
 80110ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80110ee:	2e00      	cmp	r6, #0
 80110f0:	d045      	beq.n	801117e <__sflush_r+0xae>
 80110f2:	2300      	movs	r3, #0
 80110f4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80110f8:	682f      	ldr	r7, [r5, #0]
 80110fa:	6a21      	ldr	r1, [r4, #32]
 80110fc:	602b      	str	r3, [r5, #0]
 80110fe:	d030      	beq.n	8011162 <__sflush_r+0x92>
 8011100:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011102:	89a3      	ldrh	r3, [r4, #12]
 8011104:	0759      	lsls	r1, r3, #29
 8011106:	d505      	bpl.n	8011114 <__sflush_r+0x44>
 8011108:	6863      	ldr	r3, [r4, #4]
 801110a:	1ad2      	subs	r2, r2, r3
 801110c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801110e:	b10b      	cbz	r3, 8011114 <__sflush_r+0x44>
 8011110:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011112:	1ad2      	subs	r2, r2, r3
 8011114:	2300      	movs	r3, #0
 8011116:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011118:	6a21      	ldr	r1, [r4, #32]
 801111a:	4628      	mov	r0, r5
 801111c:	47b0      	blx	r6
 801111e:	1c43      	adds	r3, r0, #1
 8011120:	89a3      	ldrh	r3, [r4, #12]
 8011122:	d106      	bne.n	8011132 <__sflush_r+0x62>
 8011124:	6829      	ldr	r1, [r5, #0]
 8011126:	291d      	cmp	r1, #29
 8011128:	d82b      	bhi.n	8011182 <__sflush_r+0xb2>
 801112a:	4a2a      	ldr	r2, [pc, #168]	@ (80111d4 <__sflush_r+0x104>)
 801112c:	40ca      	lsrs	r2, r1
 801112e:	07d6      	lsls	r6, r2, #31
 8011130:	d527      	bpl.n	8011182 <__sflush_r+0xb2>
 8011132:	2200      	movs	r2, #0
 8011134:	6062      	str	r2, [r4, #4]
 8011136:	04d9      	lsls	r1, r3, #19
 8011138:	6922      	ldr	r2, [r4, #16]
 801113a:	6022      	str	r2, [r4, #0]
 801113c:	d504      	bpl.n	8011148 <__sflush_r+0x78>
 801113e:	1c42      	adds	r2, r0, #1
 8011140:	d101      	bne.n	8011146 <__sflush_r+0x76>
 8011142:	682b      	ldr	r3, [r5, #0]
 8011144:	b903      	cbnz	r3, 8011148 <__sflush_r+0x78>
 8011146:	6560      	str	r0, [r4, #84]	@ 0x54
 8011148:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801114a:	602f      	str	r7, [r5, #0]
 801114c:	b1b9      	cbz	r1, 801117e <__sflush_r+0xae>
 801114e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011152:	4299      	cmp	r1, r3
 8011154:	d002      	beq.n	801115c <__sflush_r+0x8c>
 8011156:	4628      	mov	r0, r5
 8011158:	f7fe fa84 	bl	800f664 <_free_r>
 801115c:	2300      	movs	r3, #0
 801115e:	6363      	str	r3, [r4, #52]	@ 0x34
 8011160:	e00d      	b.n	801117e <__sflush_r+0xae>
 8011162:	2301      	movs	r3, #1
 8011164:	4628      	mov	r0, r5
 8011166:	47b0      	blx	r6
 8011168:	4602      	mov	r2, r0
 801116a:	1c50      	adds	r0, r2, #1
 801116c:	d1c9      	bne.n	8011102 <__sflush_r+0x32>
 801116e:	682b      	ldr	r3, [r5, #0]
 8011170:	2b00      	cmp	r3, #0
 8011172:	d0c6      	beq.n	8011102 <__sflush_r+0x32>
 8011174:	2b1d      	cmp	r3, #29
 8011176:	d001      	beq.n	801117c <__sflush_r+0xac>
 8011178:	2b16      	cmp	r3, #22
 801117a:	d11e      	bne.n	80111ba <__sflush_r+0xea>
 801117c:	602f      	str	r7, [r5, #0]
 801117e:	2000      	movs	r0, #0
 8011180:	e022      	b.n	80111c8 <__sflush_r+0xf8>
 8011182:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011186:	b21b      	sxth	r3, r3
 8011188:	e01b      	b.n	80111c2 <__sflush_r+0xf2>
 801118a:	690f      	ldr	r7, [r1, #16]
 801118c:	2f00      	cmp	r7, #0
 801118e:	d0f6      	beq.n	801117e <__sflush_r+0xae>
 8011190:	0793      	lsls	r3, r2, #30
 8011192:	680e      	ldr	r6, [r1, #0]
 8011194:	bf08      	it	eq
 8011196:	694b      	ldreq	r3, [r1, #20]
 8011198:	600f      	str	r7, [r1, #0]
 801119a:	bf18      	it	ne
 801119c:	2300      	movne	r3, #0
 801119e:	eba6 0807 	sub.w	r8, r6, r7
 80111a2:	608b      	str	r3, [r1, #8]
 80111a4:	f1b8 0f00 	cmp.w	r8, #0
 80111a8:	dde9      	ble.n	801117e <__sflush_r+0xae>
 80111aa:	6a21      	ldr	r1, [r4, #32]
 80111ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80111ae:	4643      	mov	r3, r8
 80111b0:	463a      	mov	r2, r7
 80111b2:	4628      	mov	r0, r5
 80111b4:	47b0      	blx	r6
 80111b6:	2800      	cmp	r0, #0
 80111b8:	dc08      	bgt.n	80111cc <__sflush_r+0xfc>
 80111ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80111be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80111c2:	81a3      	strh	r3, [r4, #12]
 80111c4:	f04f 30ff 	mov.w	r0, #4294967295
 80111c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80111cc:	4407      	add	r7, r0
 80111ce:	eba8 0800 	sub.w	r8, r8, r0
 80111d2:	e7e7      	b.n	80111a4 <__sflush_r+0xd4>
 80111d4:	20400001 	.word	0x20400001

080111d8 <_fflush_r>:
 80111d8:	b538      	push	{r3, r4, r5, lr}
 80111da:	690b      	ldr	r3, [r1, #16]
 80111dc:	4605      	mov	r5, r0
 80111de:	460c      	mov	r4, r1
 80111e0:	b913      	cbnz	r3, 80111e8 <_fflush_r+0x10>
 80111e2:	2500      	movs	r5, #0
 80111e4:	4628      	mov	r0, r5
 80111e6:	bd38      	pop	{r3, r4, r5, pc}
 80111e8:	b118      	cbz	r0, 80111f2 <_fflush_r+0x1a>
 80111ea:	6a03      	ldr	r3, [r0, #32]
 80111ec:	b90b      	cbnz	r3, 80111f2 <_fflush_r+0x1a>
 80111ee:	f7fd fac3 	bl	800e778 <__sinit>
 80111f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d0f3      	beq.n	80111e2 <_fflush_r+0xa>
 80111fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80111fc:	07d0      	lsls	r0, r2, #31
 80111fe:	d404      	bmi.n	801120a <_fflush_r+0x32>
 8011200:	0599      	lsls	r1, r3, #22
 8011202:	d402      	bmi.n	801120a <_fflush_r+0x32>
 8011204:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011206:	f7fd fc2e 	bl	800ea66 <__retarget_lock_acquire_recursive>
 801120a:	4628      	mov	r0, r5
 801120c:	4621      	mov	r1, r4
 801120e:	f7ff ff5f 	bl	80110d0 <__sflush_r>
 8011212:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011214:	07da      	lsls	r2, r3, #31
 8011216:	4605      	mov	r5, r0
 8011218:	d4e4      	bmi.n	80111e4 <_fflush_r+0xc>
 801121a:	89a3      	ldrh	r3, [r4, #12]
 801121c:	059b      	lsls	r3, r3, #22
 801121e:	d4e1      	bmi.n	80111e4 <_fflush_r+0xc>
 8011220:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011222:	f7fd fc21 	bl	800ea68 <__retarget_lock_release_recursive>
 8011226:	e7dd      	b.n	80111e4 <_fflush_r+0xc>

08011228 <memmove>:
 8011228:	4288      	cmp	r0, r1
 801122a:	b510      	push	{r4, lr}
 801122c:	eb01 0402 	add.w	r4, r1, r2
 8011230:	d902      	bls.n	8011238 <memmove+0x10>
 8011232:	4284      	cmp	r4, r0
 8011234:	4623      	mov	r3, r4
 8011236:	d807      	bhi.n	8011248 <memmove+0x20>
 8011238:	1e43      	subs	r3, r0, #1
 801123a:	42a1      	cmp	r1, r4
 801123c:	d008      	beq.n	8011250 <memmove+0x28>
 801123e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011242:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011246:	e7f8      	b.n	801123a <memmove+0x12>
 8011248:	4402      	add	r2, r0
 801124a:	4601      	mov	r1, r0
 801124c:	428a      	cmp	r2, r1
 801124e:	d100      	bne.n	8011252 <memmove+0x2a>
 8011250:	bd10      	pop	{r4, pc}
 8011252:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011256:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801125a:	e7f7      	b.n	801124c <memmove+0x24>

0801125c <strncmp>:
 801125c:	b510      	push	{r4, lr}
 801125e:	b16a      	cbz	r2, 801127c <strncmp+0x20>
 8011260:	3901      	subs	r1, #1
 8011262:	1884      	adds	r4, r0, r2
 8011264:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011268:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801126c:	429a      	cmp	r2, r3
 801126e:	d103      	bne.n	8011278 <strncmp+0x1c>
 8011270:	42a0      	cmp	r0, r4
 8011272:	d001      	beq.n	8011278 <strncmp+0x1c>
 8011274:	2a00      	cmp	r2, #0
 8011276:	d1f5      	bne.n	8011264 <strncmp+0x8>
 8011278:	1ad0      	subs	r0, r2, r3
 801127a:	bd10      	pop	{r4, pc}
 801127c:	4610      	mov	r0, r2
 801127e:	e7fc      	b.n	801127a <strncmp+0x1e>

08011280 <_sbrk_r>:
 8011280:	b538      	push	{r3, r4, r5, lr}
 8011282:	4d06      	ldr	r5, [pc, #24]	@ (801129c <_sbrk_r+0x1c>)
 8011284:	2300      	movs	r3, #0
 8011286:	4604      	mov	r4, r0
 8011288:	4608      	mov	r0, r1
 801128a:	602b      	str	r3, [r5, #0]
 801128c:	f7f1 fc54 	bl	8002b38 <_sbrk>
 8011290:	1c43      	adds	r3, r0, #1
 8011292:	d102      	bne.n	801129a <_sbrk_r+0x1a>
 8011294:	682b      	ldr	r3, [r5, #0]
 8011296:	b103      	cbz	r3, 801129a <_sbrk_r+0x1a>
 8011298:	6023      	str	r3, [r4, #0]
 801129a:	bd38      	pop	{r3, r4, r5, pc}
 801129c:	24005450 	.word	0x24005450

080112a0 <nan>:
 80112a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80112a8 <nan+0x8>
 80112a4:	4770      	bx	lr
 80112a6:	bf00      	nop
 80112a8:	00000000 	.word	0x00000000
 80112ac:	7ff80000 	.word	0x7ff80000

080112b0 <__assert_func>:
 80112b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80112b2:	4614      	mov	r4, r2
 80112b4:	461a      	mov	r2, r3
 80112b6:	4b09      	ldr	r3, [pc, #36]	@ (80112dc <__assert_func+0x2c>)
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	4605      	mov	r5, r0
 80112bc:	68d8      	ldr	r0, [r3, #12]
 80112be:	b14c      	cbz	r4, 80112d4 <__assert_func+0x24>
 80112c0:	4b07      	ldr	r3, [pc, #28]	@ (80112e0 <__assert_func+0x30>)
 80112c2:	9100      	str	r1, [sp, #0]
 80112c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80112c8:	4906      	ldr	r1, [pc, #24]	@ (80112e4 <__assert_func+0x34>)
 80112ca:	462b      	mov	r3, r5
 80112cc:	f000 fba8 	bl	8011a20 <fiprintf>
 80112d0:	f000 fbb8 	bl	8011a44 <abort>
 80112d4:	4b04      	ldr	r3, [pc, #16]	@ (80112e8 <__assert_func+0x38>)
 80112d6:	461c      	mov	r4, r3
 80112d8:	e7f3      	b.n	80112c2 <__assert_func+0x12>
 80112da:	bf00      	nop
 80112dc:	24000354 	.word	0x24000354
 80112e0:	080122aa 	.word	0x080122aa
 80112e4:	080122b7 	.word	0x080122b7
 80112e8:	080122e5 	.word	0x080122e5

080112ec <_calloc_r>:
 80112ec:	b570      	push	{r4, r5, r6, lr}
 80112ee:	fba1 5402 	umull	r5, r4, r1, r2
 80112f2:	b934      	cbnz	r4, 8011302 <_calloc_r+0x16>
 80112f4:	4629      	mov	r1, r5
 80112f6:	f7fe fa29 	bl	800f74c <_malloc_r>
 80112fa:	4606      	mov	r6, r0
 80112fc:	b928      	cbnz	r0, 801130a <_calloc_r+0x1e>
 80112fe:	4630      	mov	r0, r6
 8011300:	bd70      	pop	{r4, r5, r6, pc}
 8011302:	220c      	movs	r2, #12
 8011304:	6002      	str	r2, [r0, #0]
 8011306:	2600      	movs	r6, #0
 8011308:	e7f9      	b.n	80112fe <_calloc_r+0x12>
 801130a:	462a      	mov	r2, r5
 801130c:	4621      	mov	r1, r4
 801130e:	f7fd face 	bl	800e8ae <memset>
 8011312:	e7f4      	b.n	80112fe <_calloc_r+0x12>

08011314 <rshift>:
 8011314:	6903      	ldr	r3, [r0, #16]
 8011316:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801131a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801131e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011322:	f100 0414 	add.w	r4, r0, #20
 8011326:	dd45      	ble.n	80113b4 <rshift+0xa0>
 8011328:	f011 011f 	ands.w	r1, r1, #31
 801132c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8011330:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011334:	d10c      	bne.n	8011350 <rshift+0x3c>
 8011336:	f100 0710 	add.w	r7, r0, #16
 801133a:	4629      	mov	r1, r5
 801133c:	42b1      	cmp	r1, r6
 801133e:	d334      	bcc.n	80113aa <rshift+0x96>
 8011340:	1a9b      	subs	r3, r3, r2
 8011342:	009b      	lsls	r3, r3, #2
 8011344:	1eea      	subs	r2, r5, #3
 8011346:	4296      	cmp	r6, r2
 8011348:	bf38      	it	cc
 801134a:	2300      	movcc	r3, #0
 801134c:	4423      	add	r3, r4
 801134e:	e015      	b.n	801137c <rshift+0x68>
 8011350:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011354:	f1c1 0820 	rsb	r8, r1, #32
 8011358:	40cf      	lsrs	r7, r1
 801135a:	f105 0e04 	add.w	lr, r5, #4
 801135e:	46a1      	mov	r9, r4
 8011360:	4576      	cmp	r6, lr
 8011362:	46f4      	mov	ip, lr
 8011364:	d815      	bhi.n	8011392 <rshift+0x7e>
 8011366:	1a9a      	subs	r2, r3, r2
 8011368:	0092      	lsls	r2, r2, #2
 801136a:	3a04      	subs	r2, #4
 801136c:	3501      	adds	r5, #1
 801136e:	42ae      	cmp	r6, r5
 8011370:	bf38      	it	cc
 8011372:	2200      	movcc	r2, #0
 8011374:	18a3      	adds	r3, r4, r2
 8011376:	50a7      	str	r7, [r4, r2]
 8011378:	b107      	cbz	r7, 801137c <rshift+0x68>
 801137a:	3304      	adds	r3, #4
 801137c:	1b1a      	subs	r2, r3, r4
 801137e:	42a3      	cmp	r3, r4
 8011380:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011384:	bf08      	it	eq
 8011386:	2300      	moveq	r3, #0
 8011388:	6102      	str	r2, [r0, #16]
 801138a:	bf08      	it	eq
 801138c:	6143      	streq	r3, [r0, #20]
 801138e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011392:	f8dc c000 	ldr.w	ip, [ip]
 8011396:	fa0c fc08 	lsl.w	ip, ip, r8
 801139a:	ea4c 0707 	orr.w	r7, ip, r7
 801139e:	f849 7b04 	str.w	r7, [r9], #4
 80113a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80113a6:	40cf      	lsrs	r7, r1
 80113a8:	e7da      	b.n	8011360 <rshift+0x4c>
 80113aa:	f851 cb04 	ldr.w	ip, [r1], #4
 80113ae:	f847 cf04 	str.w	ip, [r7, #4]!
 80113b2:	e7c3      	b.n	801133c <rshift+0x28>
 80113b4:	4623      	mov	r3, r4
 80113b6:	e7e1      	b.n	801137c <rshift+0x68>

080113b8 <__hexdig_fun>:
 80113b8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80113bc:	2b09      	cmp	r3, #9
 80113be:	d802      	bhi.n	80113c6 <__hexdig_fun+0xe>
 80113c0:	3820      	subs	r0, #32
 80113c2:	b2c0      	uxtb	r0, r0
 80113c4:	4770      	bx	lr
 80113c6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80113ca:	2b05      	cmp	r3, #5
 80113cc:	d801      	bhi.n	80113d2 <__hexdig_fun+0x1a>
 80113ce:	3847      	subs	r0, #71	@ 0x47
 80113d0:	e7f7      	b.n	80113c2 <__hexdig_fun+0xa>
 80113d2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80113d6:	2b05      	cmp	r3, #5
 80113d8:	d801      	bhi.n	80113de <__hexdig_fun+0x26>
 80113da:	3827      	subs	r0, #39	@ 0x27
 80113dc:	e7f1      	b.n	80113c2 <__hexdig_fun+0xa>
 80113de:	2000      	movs	r0, #0
 80113e0:	4770      	bx	lr
	...

080113e4 <__gethex>:
 80113e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113e8:	b085      	sub	sp, #20
 80113ea:	468a      	mov	sl, r1
 80113ec:	9302      	str	r3, [sp, #8]
 80113ee:	680b      	ldr	r3, [r1, #0]
 80113f0:	9001      	str	r0, [sp, #4]
 80113f2:	4690      	mov	r8, r2
 80113f4:	1c9c      	adds	r4, r3, #2
 80113f6:	46a1      	mov	r9, r4
 80113f8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80113fc:	2830      	cmp	r0, #48	@ 0x30
 80113fe:	d0fa      	beq.n	80113f6 <__gethex+0x12>
 8011400:	eba9 0303 	sub.w	r3, r9, r3
 8011404:	f1a3 0b02 	sub.w	fp, r3, #2
 8011408:	f7ff ffd6 	bl	80113b8 <__hexdig_fun>
 801140c:	4605      	mov	r5, r0
 801140e:	2800      	cmp	r0, #0
 8011410:	d168      	bne.n	80114e4 <__gethex+0x100>
 8011412:	49a0      	ldr	r1, [pc, #640]	@ (8011694 <__gethex+0x2b0>)
 8011414:	2201      	movs	r2, #1
 8011416:	4648      	mov	r0, r9
 8011418:	f7ff ff20 	bl	801125c <strncmp>
 801141c:	4607      	mov	r7, r0
 801141e:	2800      	cmp	r0, #0
 8011420:	d167      	bne.n	80114f2 <__gethex+0x10e>
 8011422:	f899 0001 	ldrb.w	r0, [r9, #1]
 8011426:	4626      	mov	r6, r4
 8011428:	f7ff ffc6 	bl	80113b8 <__hexdig_fun>
 801142c:	2800      	cmp	r0, #0
 801142e:	d062      	beq.n	80114f6 <__gethex+0x112>
 8011430:	4623      	mov	r3, r4
 8011432:	7818      	ldrb	r0, [r3, #0]
 8011434:	2830      	cmp	r0, #48	@ 0x30
 8011436:	4699      	mov	r9, r3
 8011438:	f103 0301 	add.w	r3, r3, #1
 801143c:	d0f9      	beq.n	8011432 <__gethex+0x4e>
 801143e:	f7ff ffbb 	bl	80113b8 <__hexdig_fun>
 8011442:	fab0 f580 	clz	r5, r0
 8011446:	096d      	lsrs	r5, r5, #5
 8011448:	f04f 0b01 	mov.w	fp, #1
 801144c:	464a      	mov	r2, r9
 801144e:	4616      	mov	r6, r2
 8011450:	3201      	adds	r2, #1
 8011452:	7830      	ldrb	r0, [r6, #0]
 8011454:	f7ff ffb0 	bl	80113b8 <__hexdig_fun>
 8011458:	2800      	cmp	r0, #0
 801145a:	d1f8      	bne.n	801144e <__gethex+0x6a>
 801145c:	498d      	ldr	r1, [pc, #564]	@ (8011694 <__gethex+0x2b0>)
 801145e:	2201      	movs	r2, #1
 8011460:	4630      	mov	r0, r6
 8011462:	f7ff fefb 	bl	801125c <strncmp>
 8011466:	2800      	cmp	r0, #0
 8011468:	d13f      	bne.n	80114ea <__gethex+0x106>
 801146a:	b944      	cbnz	r4, 801147e <__gethex+0x9a>
 801146c:	1c74      	adds	r4, r6, #1
 801146e:	4622      	mov	r2, r4
 8011470:	4616      	mov	r6, r2
 8011472:	3201      	adds	r2, #1
 8011474:	7830      	ldrb	r0, [r6, #0]
 8011476:	f7ff ff9f 	bl	80113b8 <__hexdig_fun>
 801147a:	2800      	cmp	r0, #0
 801147c:	d1f8      	bne.n	8011470 <__gethex+0x8c>
 801147e:	1ba4      	subs	r4, r4, r6
 8011480:	00a7      	lsls	r7, r4, #2
 8011482:	7833      	ldrb	r3, [r6, #0]
 8011484:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011488:	2b50      	cmp	r3, #80	@ 0x50
 801148a:	d13e      	bne.n	801150a <__gethex+0x126>
 801148c:	7873      	ldrb	r3, [r6, #1]
 801148e:	2b2b      	cmp	r3, #43	@ 0x2b
 8011490:	d033      	beq.n	80114fa <__gethex+0x116>
 8011492:	2b2d      	cmp	r3, #45	@ 0x2d
 8011494:	d034      	beq.n	8011500 <__gethex+0x11c>
 8011496:	1c71      	adds	r1, r6, #1
 8011498:	2400      	movs	r4, #0
 801149a:	7808      	ldrb	r0, [r1, #0]
 801149c:	f7ff ff8c 	bl	80113b8 <__hexdig_fun>
 80114a0:	1e43      	subs	r3, r0, #1
 80114a2:	b2db      	uxtb	r3, r3
 80114a4:	2b18      	cmp	r3, #24
 80114a6:	d830      	bhi.n	801150a <__gethex+0x126>
 80114a8:	f1a0 0210 	sub.w	r2, r0, #16
 80114ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80114b0:	f7ff ff82 	bl	80113b8 <__hexdig_fun>
 80114b4:	f100 3cff 	add.w	ip, r0, #4294967295
 80114b8:	fa5f fc8c 	uxtb.w	ip, ip
 80114bc:	f1bc 0f18 	cmp.w	ip, #24
 80114c0:	f04f 030a 	mov.w	r3, #10
 80114c4:	d91e      	bls.n	8011504 <__gethex+0x120>
 80114c6:	b104      	cbz	r4, 80114ca <__gethex+0xe6>
 80114c8:	4252      	negs	r2, r2
 80114ca:	4417      	add	r7, r2
 80114cc:	f8ca 1000 	str.w	r1, [sl]
 80114d0:	b1ed      	cbz	r5, 801150e <__gethex+0x12a>
 80114d2:	f1bb 0f00 	cmp.w	fp, #0
 80114d6:	bf0c      	ite	eq
 80114d8:	2506      	moveq	r5, #6
 80114da:	2500      	movne	r5, #0
 80114dc:	4628      	mov	r0, r5
 80114de:	b005      	add	sp, #20
 80114e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114e4:	2500      	movs	r5, #0
 80114e6:	462c      	mov	r4, r5
 80114e8:	e7b0      	b.n	801144c <__gethex+0x68>
 80114ea:	2c00      	cmp	r4, #0
 80114ec:	d1c7      	bne.n	801147e <__gethex+0x9a>
 80114ee:	4627      	mov	r7, r4
 80114f0:	e7c7      	b.n	8011482 <__gethex+0x9e>
 80114f2:	464e      	mov	r6, r9
 80114f4:	462f      	mov	r7, r5
 80114f6:	2501      	movs	r5, #1
 80114f8:	e7c3      	b.n	8011482 <__gethex+0x9e>
 80114fa:	2400      	movs	r4, #0
 80114fc:	1cb1      	adds	r1, r6, #2
 80114fe:	e7cc      	b.n	801149a <__gethex+0xb6>
 8011500:	2401      	movs	r4, #1
 8011502:	e7fb      	b.n	80114fc <__gethex+0x118>
 8011504:	fb03 0002 	mla	r0, r3, r2, r0
 8011508:	e7ce      	b.n	80114a8 <__gethex+0xc4>
 801150a:	4631      	mov	r1, r6
 801150c:	e7de      	b.n	80114cc <__gethex+0xe8>
 801150e:	eba6 0309 	sub.w	r3, r6, r9
 8011512:	3b01      	subs	r3, #1
 8011514:	4629      	mov	r1, r5
 8011516:	2b07      	cmp	r3, #7
 8011518:	dc0a      	bgt.n	8011530 <__gethex+0x14c>
 801151a:	9801      	ldr	r0, [sp, #4]
 801151c:	f7fe f9a2 	bl	800f864 <_Balloc>
 8011520:	4604      	mov	r4, r0
 8011522:	b940      	cbnz	r0, 8011536 <__gethex+0x152>
 8011524:	4b5c      	ldr	r3, [pc, #368]	@ (8011698 <__gethex+0x2b4>)
 8011526:	4602      	mov	r2, r0
 8011528:	21e4      	movs	r1, #228	@ 0xe4
 801152a:	485c      	ldr	r0, [pc, #368]	@ (801169c <__gethex+0x2b8>)
 801152c:	f7ff fec0 	bl	80112b0 <__assert_func>
 8011530:	3101      	adds	r1, #1
 8011532:	105b      	asrs	r3, r3, #1
 8011534:	e7ef      	b.n	8011516 <__gethex+0x132>
 8011536:	f100 0a14 	add.w	sl, r0, #20
 801153a:	2300      	movs	r3, #0
 801153c:	4655      	mov	r5, sl
 801153e:	469b      	mov	fp, r3
 8011540:	45b1      	cmp	r9, r6
 8011542:	d337      	bcc.n	80115b4 <__gethex+0x1d0>
 8011544:	f845 bb04 	str.w	fp, [r5], #4
 8011548:	eba5 050a 	sub.w	r5, r5, sl
 801154c:	10ad      	asrs	r5, r5, #2
 801154e:	6125      	str	r5, [r4, #16]
 8011550:	4658      	mov	r0, fp
 8011552:	f7fe fa79 	bl	800fa48 <__hi0bits>
 8011556:	016d      	lsls	r5, r5, #5
 8011558:	f8d8 6000 	ldr.w	r6, [r8]
 801155c:	1a2d      	subs	r5, r5, r0
 801155e:	42b5      	cmp	r5, r6
 8011560:	dd54      	ble.n	801160c <__gethex+0x228>
 8011562:	1bad      	subs	r5, r5, r6
 8011564:	4629      	mov	r1, r5
 8011566:	4620      	mov	r0, r4
 8011568:	f7fe fe02 	bl	8010170 <__any_on>
 801156c:	4681      	mov	r9, r0
 801156e:	b178      	cbz	r0, 8011590 <__gethex+0x1ac>
 8011570:	1e6b      	subs	r3, r5, #1
 8011572:	1159      	asrs	r1, r3, #5
 8011574:	f003 021f 	and.w	r2, r3, #31
 8011578:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801157c:	f04f 0901 	mov.w	r9, #1
 8011580:	fa09 f202 	lsl.w	r2, r9, r2
 8011584:	420a      	tst	r2, r1
 8011586:	d003      	beq.n	8011590 <__gethex+0x1ac>
 8011588:	454b      	cmp	r3, r9
 801158a:	dc36      	bgt.n	80115fa <__gethex+0x216>
 801158c:	f04f 0902 	mov.w	r9, #2
 8011590:	4629      	mov	r1, r5
 8011592:	4620      	mov	r0, r4
 8011594:	f7ff febe 	bl	8011314 <rshift>
 8011598:	442f      	add	r7, r5
 801159a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801159e:	42bb      	cmp	r3, r7
 80115a0:	da42      	bge.n	8011628 <__gethex+0x244>
 80115a2:	9801      	ldr	r0, [sp, #4]
 80115a4:	4621      	mov	r1, r4
 80115a6:	f7fe f99d 	bl	800f8e4 <_Bfree>
 80115aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80115ac:	2300      	movs	r3, #0
 80115ae:	6013      	str	r3, [r2, #0]
 80115b0:	25a3      	movs	r5, #163	@ 0xa3
 80115b2:	e793      	b.n	80114dc <__gethex+0xf8>
 80115b4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80115b8:	2a2e      	cmp	r2, #46	@ 0x2e
 80115ba:	d012      	beq.n	80115e2 <__gethex+0x1fe>
 80115bc:	2b20      	cmp	r3, #32
 80115be:	d104      	bne.n	80115ca <__gethex+0x1e6>
 80115c0:	f845 bb04 	str.w	fp, [r5], #4
 80115c4:	f04f 0b00 	mov.w	fp, #0
 80115c8:	465b      	mov	r3, fp
 80115ca:	7830      	ldrb	r0, [r6, #0]
 80115cc:	9303      	str	r3, [sp, #12]
 80115ce:	f7ff fef3 	bl	80113b8 <__hexdig_fun>
 80115d2:	9b03      	ldr	r3, [sp, #12]
 80115d4:	f000 000f 	and.w	r0, r0, #15
 80115d8:	4098      	lsls	r0, r3
 80115da:	ea4b 0b00 	orr.w	fp, fp, r0
 80115de:	3304      	adds	r3, #4
 80115e0:	e7ae      	b.n	8011540 <__gethex+0x15c>
 80115e2:	45b1      	cmp	r9, r6
 80115e4:	d8ea      	bhi.n	80115bc <__gethex+0x1d8>
 80115e6:	492b      	ldr	r1, [pc, #172]	@ (8011694 <__gethex+0x2b0>)
 80115e8:	9303      	str	r3, [sp, #12]
 80115ea:	2201      	movs	r2, #1
 80115ec:	4630      	mov	r0, r6
 80115ee:	f7ff fe35 	bl	801125c <strncmp>
 80115f2:	9b03      	ldr	r3, [sp, #12]
 80115f4:	2800      	cmp	r0, #0
 80115f6:	d1e1      	bne.n	80115bc <__gethex+0x1d8>
 80115f8:	e7a2      	b.n	8011540 <__gethex+0x15c>
 80115fa:	1ea9      	subs	r1, r5, #2
 80115fc:	4620      	mov	r0, r4
 80115fe:	f7fe fdb7 	bl	8010170 <__any_on>
 8011602:	2800      	cmp	r0, #0
 8011604:	d0c2      	beq.n	801158c <__gethex+0x1a8>
 8011606:	f04f 0903 	mov.w	r9, #3
 801160a:	e7c1      	b.n	8011590 <__gethex+0x1ac>
 801160c:	da09      	bge.n	8011622 <__gethex+0x23e>
 801160e:	1b75      	subs	r5, r6, r5
 8011610:	4621      	mov	r1, r4
 8011612:	9801      	ldr	r0, [sp, #4]
 8011614:	462a      	mov	r2, r5
 8011616:	f7fe fb75 	bl	800fd04 <__lshift>
 801161a:	1b7f      	subs	r7, r7, r5
 801161c:	4604      	mov	r4, r0
 801161e:	f100 0a14 	add.w	sl, r0, #20
 8011622:	f04f 0900 	mov.w	r9, #0
 8011626:	e7b8      	b.n	801159a <__gethex+0x1b6>
 8011628:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801162c:	42bd      	cmp	r5, r7
 801162e:	dd6f      	ble.n	8011710 <__gethex+0x32c>
 8011630:	1bed      	subs	r5, r5, r7
 8011632:	42ae      	cmp	r6, r5
 8011634:	dc34      	bgt.n	80116a0 <__gethex+0x2bc>
 8011636:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801163a:	2b02      	cmp	r3, #2
 801163c:	d022      	beq.n	8011684 <__gethex+0x2a0>
 801163e:	2b03      	cmp	r3, #3
 8011640:	d024      	beq.n	801168c <__gethex+0x2a8>
 8011642:	2b01      	cmp	r3, #1
 8011644:	d115      	bne.n	8011672 <__gethex+0x28e>
 8011646:	42ae      	cmp	r6, r5
 8011648:	d113      	bne.n	8011672 <__gethex+0x28e>
 801164a:	2e01      	cmp	r6, #1
 801164c:	d10b      	bne.n	8011666 <__gethex+0x282>
 801164e:	9a02      	ldr	r2, [sp, #8]
 8011650:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8011654:	6013      	str	r3, [r2, #0]
 8011656:	2301      	movs	r3, #1
 8011658:	6123      	str	r3, [r4, #16]
 801165a:	f8ca 3000 	str.w	r3, [sl]
 801165e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011660:	2562      	movs	r5, #98	@ 0x62
 8011662:	601c      	str	r4, [r3, #0]
 8011664:	e73a      	b.n	80114dc <__gethex+0xf8>
 8011666:	1e71      	subs	r1, r6, #1
 8011668:	4620      	mov	r0, r4
 801166a:	f7fe fd81 	bl	8010170 <__any_on>
 801166e:	2800      	cmp	r0, #0
 8011670:	d1ed      	bne.n	801164e <__gethex+0x26a>
 8011672:	9801      	ldr	r0, [sp, #4]
 8011674:	4621      	mov	r1, r4
 8011676:	f7fe f935 	bl	800f8e4 <_Bfree>
 801167a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801167c:	2300      	movs	r3, #0
 801167e:	6013      	str	r3, [r2, #0]
 8011680:	2550      	movs	r5, #80	@ 0x50
 8011682:	e72b      	b.n	80114dc <__gethex+0xf8>
 8011684:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011686:	2b00      	cmp	r3, #0
 8011688:	d1f3      	bne.n	8011672 <__gethex+0x28e>
 801168a:	e7e0      	b.n	801164e <__gethex+0x26a>
 801168c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801168e:	2b00      	cmp	r3, #0
 8011690:	d1dd      	bne.n	801164e <__gethex+0x26a>
 8011692:	e7ee      	b.n	8011672 <__gethex+0x28e>
 8011694:	0801228f 	.word	0x0801228f
 8011698:	08012225 	.word	0x08012225
 801169c:	080122e6 	.word	0x080122e6
 80116a0:	1e6f      	subs	r7, r5, #1
 80116a2:	f1b9 0f00 	cmp.w	r9, #0
 80116a6:	d130      	bne.n	801170a <__gethex+0x326>
 80116a8:	b127      	cbz	r7, 80116b4 <__gethex+0x2d0>
 80116aa:	4639      	mov	r1, r7
 80116ac:	4620      	mov	r0, r4
 80116ae:	f7fe fd5f 	bl	8010170 <__any_on>
 80116b2:	4681      	mov	r9, r0
 80116b4:	117a      	asrs	r2, r7, #5
 80116b6:	2301      	movs	r3, #1
 80116b8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80116bc:	f007 071f 	and.w	r7, r7, #31
 80116c0:	40bb      	lsls	r3, r7
 80116c2:	4213      	tst	r3, r2
 80116c4:	4629      	mov	r1, r5
 80116c6:	4620      	mov	r0, r4
 80116c8:	bf18      	it	ne
 80116ca:	f049 0902 	orrne.w	r9, r9, #2
 80116ce:	f7ff fe21 	bl	8011314 <rshift>
 80116d2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80116d6:	1b76      	subs	r6, r6, r5
 80116d8:	2502      	movs	r5, #2
 80116da:	f1b9 0f00 	cmp.w	r9, #0
 80116de:	d047      	beq.n	8011770 <__gethex+0x38c>
 80116e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80116e4:	2b02      	cmp	r3, #2
 80116e6:	d015      	beq.n	8011714 <__gethex+0x330>
 80116e8:	2b03      	cmp	r3, #3
 80116ea:	d017      	beq.n	801171c <__gethex+0x338>
 80116ec:	2b01      	cmp	r3, #1
 80116ee:	d109      	bne.n	8011704 <__gethex+0x320>
 80116f0:	f019 0f02 	tst.w	r9, #2
 80116f4:	d006      	beq.n	8011704 <__gethex+0x320>
 80116f6:	f8da 3000 	ldr.w	r3, [sl]
 80116fa:	ea49 0903 	orr.w	r9, r9, r3
 80116fe:	f019 0f01 	tst.w	r9, #1
 8011702:	d10e      	bne.n	8011722 <__gethex+0x33e>
 8011704:	f045 0510 	orr.w	r5, r5, #16
 8011708:	e032      	b.n	8011770 <__gethex+0x38c>
 801170a:	f04f 0901 	mov.w	r9, #1
 801170e:	e7d1      	b.n	80116b4 <__gethex+0x2d0>
 8011710:	2501      	movs	r5, #1
 8011712:	e7e2      	b.n	80116da <__gethex+0x2f6>
 8011714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011716:	f1c3 0301 	rsb	r3, r3, #1
 801171a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801171c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801171e:	2b00      	cmp	r3, #0
 8011720:	d0f0      	beq.n	8011704 <__gethex+0x320>
 8011722:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011726:	f104 0314 	add.w	r3, r4, #20
 801172a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801172e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011732:	f04f 0c00 	mov.w	ip, #0
 8011736:	4618      	mov	r0, r3
 8011738:	f853 2b04 	ldr.w	r2, [r3], #4
 801173c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011740:	d01b      	beq.n	801177a <__gethex+0x396>
 8011742:	3201      	adds	r2, #1
 8011744:	6002      	str	r2, [r0, #0]
 8011746:	2d02      	cmp	r5, #2
 8011748:	f104 0314 	add.w	r3, r4, #20
 801174c:	d13c      	bne.n	80117c8 <__gethex+0x3e4>
 801174e:	f8d8 2000 	ldr.w	r2, [r8]
 8011752:	3a01      	subs	r2, #1
 8011754:	42b2      	cmp	r2, r6
 8011756:	d109      	bne.n	801176c <__gethex+0x388>
 8011758:	1171      	asrs	r1, r6, #5
 801175a:	2201      	movs	r2, #1
 801175c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011760:	f006 061f 	and.w	r6, r6, #31
 8011764:	fa02 f606 	lsl.w	r6, r2, r6
 8011768:	421e      	tst	r6, r3
 801176a:	d13a      	bne.n	80117e2 <__gethex+0x3fe>
 801176c:	f045 0520 	orr.w	r5, r5, #32
 8011770:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011772:	601c      	str	r4, [r3, #0]
 8011774:	9b02      	ldr	r3, [sp, #8]
 8011776:	601f      	str	r7, [r3, #0]
 8011778:	e6b0      	b.n	80114dc <__gethex+0xf8>
 801177a:	4299      	cmp	r1, r3
 801177c:	f843 cc04 	str.w	ip, [r3, #-4]
 8011780:	d8d9      	bhi.n	8011736 <__gethex+0x352>
 8011782:	68a3      	ldr	r3, [r4, #8]
 8011784:	459b      	cmp	fp, r3
 8011786:	db17      	blt.n	80117b8 <__gethex+0x3d4>
 8011788:	6861      	ldr	r1, [r4, #4]
 801178a:	9801      	ldr	r0, [sp, #4]
 801178c:	3101      	adds	r1, #1
 801178e:	f7fe f869 	bl	800f864 <_Balloc>
 8011792:	4681      	mov	r9, r0
 8011794:	b918      	cbnz	r0, 801179e <__gethex+0x3ba>
 8011796:	4b1a      	ldr	r3, [pc, #104]	@ (8011800 <__gethex+0x41c>)
 8011798:	4602      	mov	r2, r0
 801179a:	2184      	movs	r1, #132	@ 0x84
 801179c:	e6c5      	b.n	801152a <__gethex+0x146>
 801179e:	6922      	ldr	r2, [r4, #16]
 80117a0:	3202      	adds	r2, #2
 80117a2:	f104 010c 	add.w	r1, r4, #12
 80117a6:	0092      	lsls	r2, r2, #2
 80117a8:	300c      	adds	r0, #12
 80117aa:	f7fd f95e 	bl	800ea6a <memcpy>
 80117ae:	4621      	mov	r1, r4
 80117b0:	9801      	ldr	r0, [sp, #4]
 80117b2:	f7fe f897 	bl	800f8e4 <_Bfree>
 80117b6:	464c      	mov	r4, r9
 80117b8:	6923      	ldr	r3, [r4, #16]
 80117ba:	1c5a      	adds	r2, r3, #1
 80117bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80117c0:	6122      	str	r2, [r4, #16]
 80117c2:	2201      	movs	r2, #1
 80117c4:	615a      	str	r2, [r3, #20]
 80117c6:	e7be      	b.n	8011746 <__gethex+0x362>
 80117c8:	6922      	ldr	r2, [r4, #16]
 80117ca:	455a      	cmp	r2, fp
 80117cc:	dd0b      	ble.n	80117e6 <__gethex+0x402>
 80117ce:	2101      	movs	r1, #1
 80117d0:	4620      	mov	r0, r4
 80117d2:	f7ff fd9f 	bl	8011314 <rshift>
 80117d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80117da:	3701      	adds	r7, #1
 80117dc:	42bb      	cmp	r3, r7
 80117de:	f6ff aee0 	blt.w	80115a2 <__gethex+0x1be>
 80117e2:	2501      	movs	r5, #1
 80117e4:	e7c2      	b.n	801176c <__gethex+0x388>
 80117e6:	f016 061f 	ands.w	r6, r6, #31
 80117ea:	d0fa      	beq.n	80117e2 <__gethex+0x3fe>
 80117ec:	4453      	add	r3, sl
 80117ee:	f1c6 0620 	rsb	r6, r6, #32
 80117f2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80117f6:	f7fe f927 	bl	800fa48 <__hi0bits>
 80117fa:	42b0      	cmp	r0, r6
 80117fc:	dbe7      	blt.n	80117ce <__gethex+0x3ea>
 80117fe:	e7f0      	b.n	80117e2 <__gethex+0x3fe>
 8011800:	08012225 	.word	0x08012225

08011804 <L_shift>:
 8011804:	f1c2 0208 	rsb	r2, r2, #8
 8011808:	0092      	lsls	r2, r2, #2
 801180a:	b570      	push	{r4, r5, r6, lr}
 801180c:	f1c2 0620 	rsb	r6, r2, #32
 8011810:	6843      	ldr	r3, [r0, #4]
 8011812:	6804      	ldr	r4, [r0, #0]
 8011814:	fa03 f506 	lsl.w	r5, r3, r6
 8011818:	432c      	orrs	r4, r5
 801181a:	40d3      	lsrs	r3, r2
 801181c:	6004      	str	r4, [r0, #0]
 801181e:	f840 3f04 	str.w	r3, [r0, #4]!
 8011822:	4288      	cmp	r0, r1
 8011824:	d3f4      	bcc.n	8011810 <L_shift+0xc>
 8011826:	bd70      	pop	{r4, r5, r6, pc}

08011828 <__match>:
 8011828:	b530      	push	{r4, r5, lr}
 801182a:	6803      	ldr	r3, [r0, #0]
 801182c:	3301      	adds	r3, #1
 801182e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011832:	b914      	cbnz	r4, 801183a <__match+0x12>
 8011834:	6003      	str	r3, [r0, #0]
 8011836:	2001      	movs	r0, #1
 8011838:	bd30      	pop	{r4, r5, pc}
 801183a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801183e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8011842:	2d19      	cmp	r5, #25
 8011844:	bf98      	it	ls
 8011846:	3220      	addls	r2, #32
 8011848:	42a2      	cmp	r2, r4
 801184a:	d0f0      	beq.n	801182e <__match+0x6>
 801184c:	2000      	movs	r0, #0
 801184e:	e7f3      	b.n	8011838 <__match+0x10>

08011850 <__hexnan>:
 8011850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011854:	680b      	ldr	r3, [r1, #0]
 8011856:	6801      	ldr	r1, [r0, #0]
 8011858:	115e      	asrs	r6, r3, #5
 801185a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801185e:	f013 031f 	ands.w	r3, r3, #31
 8011862:	b087      	sub	sp, #28
 8011864:	bf18      	it	ne
 8011866:	3604      	addne	r6, #4
 8011868:	2500      	movs	r5, #0
 801186a:	1f37      	subs	r7, r6, #4
 801186c:	4682      	mov	sl, r0
 801186e:	4690      	mov	r8, r2
 8011870:	9301      	str	r3, [sp, #4]
 8011872:	f846 5c04 	str.w	r5, [r6, #-4]
 8011876:	46b9      	mov	r9, r7
 8011878:	463c      	mov	r4, r7
 801187a:	9502      	str	r5, [sp, #8]
 801187c:	46ab      	mov	fp, r5
 801187e:	784a      	ldrb	r2, [r1, #1]
 8011880:	1c4b      	adds	r3, r1, #1
 8011882:	9303      	str	r3, [sp, #12]
 8011884:	b342      	cbz	r2, 80118d8 <__hexnan+0x88>
 8011886:	4610      	mov	r0, r2
 8011888:	9105      	str	r1, [sp, #20]
 801188a:	9204      	str	r2, [sp, #16]
 801188c:	f7ff fd94 	bl	80113b8 <__hexdig_fun>
 8011890:	2800      	cmp	r0, #0
 8011892:	d151      	bne.n	8011938 <__hexnan+0xe8>
 8011894:	9a04      	ldr	r2, [sp, #16]
 8011896:	9905      	ldr	r1, [sp, #20]
 8011898:	2a20      	cmp	r2, #32
 801189a:	d818      	bhi.n	80118ce <__hexnan+0x7e>
 801189c:	9b02      	ldr	r3, [sp, #8]
 801189e:	459b      	cmp	fp, r3
 80118a0:	dd13      	ble.n	80118ca <__hexnan+0x7a>
 80118a2:	454c      	cmp	r4, r9
 80118a4:	d206      	bcs.n	80118b4 <__hexnan+0x64>
 80118a6:	2d07      	cmp	r5, #7
 80118a8:	dc04      	bgt.n	80118b4 <__hexnan+0x64>
 80118aa:	462a      	mov	r2, r5
 80118ac:	4649      	mov	r1, r9
 80118ae:	4620      	mov	r0, r4
 80118b0:	f7ff ffa8 	bl	8011804 <L_shift>
 80118b4:	4544      	cmp	r4, r8
 80118b6:	d952      	bls.n	801195e <__hexnan+0x10e>
 80118b8:	2300      	movs	r3, #0
 80118ba:	f1a4 0904 	sub.w	r9, r4, #4
 80118be:	f844 3c04 	str.w	r3, [r4, #-4]
 80118c2:	f8cd b008 	str.w	fp, [sp, #8]
 80118c6:	464c      	mov	r4, r9
 80118c8:	461d      	mov	r5, r3
 80118ca:	9903      	ldr	r1, [sp, #12]
 80118cc:	e7d7      	b.n	801187e <__hexnan+0x2e>
 80118ce:	2a29      	cmp	r2, #41	@ 0x29
 80118d0:	d157      	bne.n	8011982 <__hexnan+0x132>
 80118d2:	3102      	adds	r1, #2
 80118d4:	f8ca 1000 	str.w	r1, [sl]
 80118d8:	f1bb 0f00 	cmp.w	fp, #0
 80118dc:	d051      	beq.n	8011982 <__hexnan+0x132>
 80118de:	454c      	cmp	r4, r9
 80118e0:	d206      	bcs.n	80118f0 <__hexnan+0xa0>
 80118e2:	2d07      	cmp	r5, #7
 80118e4:	dc04      	bgt.n	80118f0 <__hexnan+0xa0>
 80118e6:	462a      	mov	r2, r5
 80118e8:	4649      	mov	r1, r9
 80118ea:	4620      	mov	r0, r4
 80118ec:	f7ff ff8a 	bl	8011804 <L_shift>
 80118f0:	4544      	cmp	r4, r8
 80118f2:	d936      	bls.n	8011962 <__hexnan+0x112>
 80118f4:	f1a8 0204 	sub.w	r2, r8, #4
 80118f8:	4623      	mov	r3, r4
 80118fa:	f853 1b04 	ldr.w	r1, [r3], #4
 80118fe:	f842 1f04 	str.w	r1, [r2, #4]!
 8011902:	429f      	cmp	r7, r3
 8011904:	d2f9      	bcs.n	80118fa <__hexnan+0xaa>
 8011906:	1b3b      	subs	r3, r7, r4
 8011908:	f023 0303 	bic.w	r3, r3, #3
 801190c:	3304      	adds	r3, #4
 801190e:	3401      	adds	r4, #1
 8011910:	3e03      	subs	r6, #3
 8011912:	42b4      	cmp	r4, r6
 8011914:	bf88      	it	hi
 8011916:	2304      	movhi	r3, #4
 8011918:	4443      	add	r3, r8
 801191a:	2200      	movs	r2, #0
 801191c:	f843 2b04 	str.w	r2, [r3], #4
 8011920:	429f      	cmp	r7, r3
 8011922:	d2fb      	bcs.n	801191c <__hexnan+0xcc>
 8011924:	683b      	ldr	r3, [r7, #0]
 8011926:	b91b      	cbnz	r3, 8011930 <__hexnan+0xe0>
 8011928:	4547      	cmp	r7, r8
 801192a:	d128      	bne.n	801197e <__hexnan+0x12e>
 801192c:	2301      	movs	r3, #1
 801192e:	603b      	str	r3, [r7, #0]
 8011930:	2005      	movs	r0, #5
 8011932:	b007      	add	sp, #28
 8011934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011938:	3501      	adds	r5, #1
 801193a:	2d08      	cmp	r5, #8
 801193c:	f10b 0b01 	add.w	fp, fp, #1
 8011940:	dd06      	ble.n	8011950 <__hexnan+0x100>
 8011942:	4544      	cmp	r4, r8
 8011944:	d9c1      	bls.n	80118ca <__hexnan+0x7a>
 8011946:	2300      	movs	r3, #0
 8011948:	f844 3c04 	str.w	r3, [r4, #-4]
 801194c:	2501      	movs	r5, #1
 801194e:	3c04      	subs	r4, #4
 8011950:	6822      	ldr	r2, [r4, #0]
 8011952:	f000 000f 	and.w	r0, r0, #15
 8011956:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801195a:	6020      	str	r0, [r4, #0]
 801195c:	e7b5      	b.n	80118ca <__hexnan+0x7a>
 801195e:	2508      	movs	r5, #8
 8011960:	e7b3      	b.n	80118ca <__hexnan+0x7a>
 8011962:	9b01      	ldr	r3, [sp, #4]
 8011964:	2b00      	cmp	r3, #0
 8011966:	d0dd      	beq.n	8011924 <__hexnan+0xd4>
 8011968:	f1c3 0320 	rsb	r3, r3, #32
 801196c:	f04f 32ff 	mov.w	r2, #4294967295
 8011970:	40da      	lsrs	r2, r3
 8011972:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011976:	4013      	ands	r3, r2
 8011978:	f846 3c04 	str.w	r3, [r6, #-4]
 801197c:	e7d2      	b.n	8011924 <__hexnan+0xd4>
 801197e:	3f04      	subs	r7, #4
 8011980:	e7d0      	b.n	8011924 <__hexnan+0xd4>
 8011982:	2004      	movs	r0, #4
 8011984:	e7d5      	b.n	8011932 <__hexnan+0xe2>

08011986 <__ascii_mbtowc>:
 8011986:	b082      	sub	sp, #8
 8011988:	b901      	cbnz	r1, 801198c <__ascii_mbtowc+0x6>
 801198a:	a901      	add	r1, sp, #4
 801198c:	b142      	cbz	r2, 80119a0 <__ascii_mbtowc+0x1a>
 801198e:	b14b      	cbz	r3, 80119a4 <__ascii_mbtowc+0x1e>
 8011990:	7813      	ldrb	r3, [r2, #0]
 8011992:	600b      	str	r3, [r1, #0]
 8011994:	7812      	ldrb	r2, [r2, #0]
 8011996:	1e10      	subs	r0, r2, #0
 8011998:	bf18      	it	ne
 801199a:	2001      	movne	r0, #1
 801199c:	b002      	add	sp, #8
 801199e:	4770      	bx	lr
 80119a0:	4610      	mov	r0, r2
 80119a2:	e7fb      	b.n	801199c <__ascii_mbtowc+0x16>
 80119a4:	f06f 0001 	mvn.w	r0, #1
 80119a8:	e7f8      	b.n	801199c <__ascii_mbtowc+0x16>

080119aa <_realloc_r>:
 80119aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119ae:	4607      	mov	r7, r0
 80119b0:	4614      	mov	r4, r2
 80119b2:	460d      	mov	r5, r1
 80119b4:	b921      	cbnz	r1, 80119c0 <_realloc_r+0x16>
 80119b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80119ba:	4611      	mov	r1, r2
 80119bc:	f7fd bec6 	b.w	800f74c <_malloc_r>
 80119c0:	b92a      	cbnz	r2, 80119ce <_realloc_r+0x24>
 80119c2:	f7fd fe4f 	bl	800f664 <_free_r>
 80119c6:	4625      	mov	r5, r4
 80119c8:	4628      	mov	r0, r5
 80119ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119ce:	f000 f840 	bl	8011a52 <_malloc_usable_size_r>
 80119d2:	4284      	cmp	r4, r0
 80119d4:	4606      	mov	r6, r0
 80119d6:	d802      	bhi.n	80119de <_realloc_r+0x34>
 80119d8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80119dc:	d8f4      	bhi.n	80119c8 <_realloc_r+0x1e>
 80119de:	4621      	mov	r1, r4
 80119e0:	4638      	mov	r0, r7
 80119e2:	f7fd feb3 	bl	800f74c <_malloc_r>
 80119e6:	4680      	mov	r8, r0
 80119e8:	b908      	cbnz	r0, 80119ee <_realloc_r+0x44>
 80119ea:	4645      	mov	r5, r8
 80119ec:	e7ec      	b.n	80119c8 <_realloc_r+0x1e>
 80119ee:	42b4      	cmp	r4, r6
 80119f0:	4622      	mov	r2, r4
 80119f2:	4629      	mov	r1, r5
 80119f4:	bf28      	it	cs
 80119f6:	4632      	movcs	r2, r6
 80119f8:	f7fd f837 	bl	800ea6a <memcpy>
 80119fc:	4629      	mov	r1, r5
 80119fe:	4638      	mov	r0, r7
 8011a00:	f7fd fe30 	bl	800f664 <_free_r>
 8011a04:	e7f1      	b.n	80119ea <_realloc_r+0x40>

08011a06 <__ascii_wctomb>:
 8011a06:	4603      	mov	r3, r0
 8011a08:	4608      	mov	r0, r1
 8011a0a:	b141      	cbz	r1, 8011a1e <__ascii_wctomb+0x18>
 8011a0c:	2aff      	cmp	r2, #255	@ 0xff
 8011a0e:	d904      	bls.n	8011a1a <__ascii_wctomb+0x14>
 8011a10:	228a      	movs	r2, #138	@ 0x8a
 8011a12:	601a      	str	r2, [r3, #0]
 8011a14:	f04f 30ff 	mov.w	r0, #4294967295
 8011a18:	4770      	bx	lr
 8011a1a:	700a      	strb	r2, [r1, #0]
 8011a1c:	2001      	movs	r0, #1
 8011a1e:	4770      	bx	lr

08011a20 <fiprintf>:
 8011a20:	b40e      	push	{r1, r2, r3}
 8011a22:	b503      	push	{r0, r1, lr}
 8011a24:	4601      	mov	r1, r0
 8011a26:	ab03      	add	r3, sp, #12
 8011a28:	4805      	ldr	r0, [pc, #20]	@ (8011a40 <fiprintf+0x20>)
 8011a2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a2e:	6800      	ldr	r0, [r0, #0]
 8011a30:	9301      	str	r3, [sp, #4]
 8011a32:	f000 f83f 	bl	8011ab4 <_vfiprintf_r>
 8011a36:	b002      	add	sp, #8
 8011a38:	f85d eb04 	ldr.w	lr, [sp], #4
 8011a3c:	b003      	add	sp, #12
 8011a3e:	4770      	bx	lr
 8011a40:	24000354 	.word	0x24000354

08011a44 <abort>:
 8011a44:	b508      	push	{r3, lr}
 8011a46:	2006      	movs	r0, #6
 8011a48:	f000 fa08 	bl	8011e5c <raise>
 8011a4c:	2001      	movs	r0, #1
 8011a4e:	f7f0 fffb 	bl	8002a48 <_exit>

08011a52 <_malloc_usable_size_r>:
 8011a52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011a56:	1f18      	subs	r0, r3, #4
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	bfbc      	itt	lt
 8011a5c:	580b      	ldrlt	r3, [r1, r0]
 8011a5e:	18c0      	addlt	r0, r0, r3
 8011a60:	4770      	bx	lr

08011a62 <__sfputc_r>:
 8011a62:	6893      	ldr	r3, [r2, #8]
 8011a64:	3b01      	subs	r3, #1
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	b410      	push	{r4}
 8011a6a:	6093      	str	r3, [r2, #8]
 8011a6c:	da08      	bge.n	8011a80 <__sfputc_r+0x1e>
 8011a6e:	6994      	ldr	r4, [r2, #24]
 8011a70:	42a3      	cmp	r3, r4
 8011a72:	db01      	blt.n	8011a78 <__sfputc_r+0x16>
 8011a74:	290a      	cmp	r1, #10
 8011a76:	d103      	bne.n	8011a80 <__sfputc_r+0x1e>
 8011a78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a7c:	f000 b932 	b.w	8011ce4 <__swbuf_r>
 8011a80:	6813      	ldr	r3, [r2, #0]
 8011a82:	1c58      	adds	r0, r3, #1
 8011a84:	6010      	str	r0, [r2, #0]
 8011a86:	7019      	strb	r1, [r3, #0]
 8011a88:	4608      	mov	r0, r1
 8011a8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a8e:	4770      	bx	lr

08011a90 <__sfputs_r>:
 8011a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a92:	4606      	mov	r6, r0
 8011a94:	460f      	mov	r7, r1
 8011a96:	4614      	mov	r4, r2
 8011a98:	18d5      	adds	r5, r2, r3
 8011a9a:	42ac      	cmp	r4, r5
 8011a9c:	d101      	bne.n	8011aa2 <__sfputs_r+0x12>
 8011a9e:	2000      	movs	r0, #0
 8011aa0:	e007      	b.n	8011ab2 <__sfputs_r+0x22>
 8011aa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011aa6:	463a      	mov	r2, r7
 8011aa8:	4630      	mov	r0, r6
 8011aaa:	f7ff ffda 	bl	8011a62 <__sfputc_r>
 8011aae:	1c43      	adds	r3, r0, #1
 8011ab0:	d1f3      	bne.n	8011a9a <__sfputs_r+0xa>
 8011ab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011ab4 <_vfiprintf_r>:
 8011ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ab8:	460d      	mov	r5, r1
 8011aba:	b09d      	sub	sp, #116	@ 0x74
 8011abc:	4614      	mov	r4, r2
 8011abe:	4698      	mov	r8, r3
 8011ac0:	4606      	mov	r6, r0
 8011ac2:	b118      	cbz	r0, 8011acc <_vfiprintf_r+0x18>
 8011ac4:	6a03      	ldr	r3, [r0, #32]
 8011ac6:	b90b      	cbnz	r3, 8011acc <_vfiprintf_r+0x18>
 8011ac8:	f7fc fe56 	bl	800e778 <__sinit>
 8011acc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011ace:	07d9      	lsls	r1, r3, #31
 8011ad0:	d405      	bmi.n	8011ade <_vfiprintf_r+0x2a>
 8011ad2:	89ab      	ldrh	r3, [r5, #12]
 8011ad4:	059a      	lsls	r2, r3, #22
 8011ad6:	d402      	bmi.n	8011ade <_vfiprintf_r+0x2a>
 8011ad8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011ada:	f7fc ffc4 	bl	800ea66 <__retarget_lock_acquire_recursive>
 8011ade:	89ab      	ldrh	r3, [r5, #12]
 8011ae0:	071b      	lsls	r3, r3, #28
 8011ae2:	d501      	bpl.n	8011ae8 <_vfiprintf_r+0x34>
 8011ae4:	692b      	ldr	r3, [r5, #16]
 8011ae6:	b99b      	cbnz	r3, 8011b10 <_vfiprintf_r+0x5c>
 8011ae8:	4629      	mov	r1, r5
 8011aea:	4630      	mov	r0, r6
 8011aec:	f000 f938 	bl	8011d60 <__swsetup_r>
 8011af0:	b170      	cbz	r0, 8011b10 <_vfiprintf_r+0x5c>
 8011af2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011af4:	07dc      	lsls	r4, r3, #31
 8011af6:	d504      	bpl.n	8011b02 <_vfiprintf_r+0x4e>
 8011af8:	f04f 30ff 	mov.w	r0, #4294967295
 8011afc:	b01d      	add	sp, #116	@ 0x74
 8011afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b02:	89ab      	ldrh	r3, [r5, #12]
 8011b04:	0598      	lsls	r0, r3, #22
 8011b06:	d4f7      	bmi.n	8011af8 <_vfiprintf_r+0x44>
 8011b08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011b0a:	f7fc ffad 	bl	800ea68 <__retarget_lock_release_recursive>
 8011b0e:	e7f3      	b.n	8011af8 <_vfiprintf_r+0x44>
 8011b10:	2300      	movs	r3, #0
 8011b12:	9309      	str	r3, [sp, #36]	@ 0x24
 8011b14:	2320      	movs	r3, #32
 8011b16:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011b1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8011b1e:	2330      	movs	r3, #48	@ 0x30
 8011b20:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011cd0 <_vfiprintf_r+0x21c>
 8011b24:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011b28:	f04f 0901 	mov.w	r9, #1
 8011b2c:	4623      	mov	r3, r4
 8011b2e:	469a      	mov	sl, r3
 8011b30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b34:	b10a      	cbz	r2, 8011b3a <_vfiprintf_r+0x86>
 8011b36:	2a25      	cmp	r2, #37	@ 0x25
 8011b38:	d1f9      	bne.n	8011b2e <_vfiprintf_r+0x7a>
 8011b3a:	ebba 0b04 	subs.w	fp, sl, r4
 8011b3e:	d00b      	beq.n	8011b58 <_vfiprintf_r+0xa4>
 8011b40:	465b      	mov	r3, fp
 8011b42:	4622      	mov	r2, r4
 8011b44:	4629      	mov	r1, r5
 8011b46:	4630      	mov	r0, r6
 8011b48:	f7ff ffa2 	bl	8011a90 <__sfputs_r>
 8011b4c:	3001      	adds	r0, #1
 8011b4e:	f000 80a7 	beq.w	8011ca0 <_vfiprintf_r+0x1ec>
 8011b52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011b54:	445a      	add	r2, fp
 8011b56:	9209      	str	r2, [sp, #36]	@ 0x24
 8011b58:	f89a 3000 	ldrb.w	r3, [sl]
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	f000 809f 	beq.w	8011ca0 <_vfiprintf_r+0x1ec>
 8011b62:	2300      	movs	r3, #0
 8011b64:	f04f 32ff 	mov.w	r2, #4294967295
 8011b68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011b6c:	f10a 0a01 	add.w	sl, sl, #1
 8011b70:	9304      	str	r3, [sp, #16]
 8011b72:	9307      	str	r3, [sp, #28]
 8011b74:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011b78:	931a      	str	r3, [sp, #104]	@ 0x68
 8011b7a:	4654      	mov	r4, sl
 8011b7c:	2205      	movs	r2, #5
 8011b7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b82:	4853      	ldr	r0, [pc, #332]	@ (8011cd0 <_vfiprintf_r+0x21c>)
 8011b84:	f7ee fbac 	bl	80002e0 <memchr>
 8011b88:	9a04      	ldr	r2, [sp, #16]
 8011b8a:	b9d8      	cbnz	r0, 8011bc4 <_vfiprintf_r+0x110>
 8011b8c:	06d1      	lsls	r1, r2, #27
 8011b8e:	bf44      	itt	mi
 8011b90:	2320      	movmi	r3, #32
 8011b92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011b96:	0713      	lsls	r3, r2, #28
 8011b98:	bf44      	itt	mi
 8011b9a:	232b      	movmi	r3, #43	@ 0x2b
 8011b9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011ba0:	f89a 3000 	ldrb.w	r3, [sl]
 8011ba4:	2b2a      	cmp	r3, #42	@ 0x2a
 8011ba6:	d015      	beq.n	8011bd4 <_vfiprintf_r+0x120>
 8011ba8:	9a07      	ldr	r2, [sp, #28]
 8011baa:	4654      	mov	r4, sl
 8011bac:	2000      	movs	r0, #0
 8011bae:	f04f 0c0a 	mov.w	ip, #10
 8011bb2:	4621      	mov	r1, r4
 8011bb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011bb8:	3b30      	subs	r3, #48	@ 0x30
 8011bba:	2b09      	cmp	r3, #9
 8011bbc:	d94b      	bls.n	8011c56 <_vfiprintf_r+0x1a2>
 8011bbe:	b1b0      	cbz	r0, 8011bee <_vfiprintf_r+0x13a>
 8011bc0:	9207      	str	r2, [sp, #28]
 8011bc2:	e014      	b.n	8011bee <_vfiprintf_r+0x13a>
 8011bc4:	eba0 0308 	sub.w	r3, r0, r8
 8011bc8:	fa09 f303 	lsl.w	r3, r9, r3
 8011bcc:	4313      	orrs	r3, r2
 8011bce:	9304      	str	r3, [sp, #16]
 8011bd0:	46a2      	mov	sl, r4
 8011bd2:	e7d2      	b.n	8011b7a <_vfiprintf_r+0xc6>
 8011bd4:	9b03      	ldr	r3, [sp, #12]
 8011bd6:	1d19      	adds	r1, r3, #4
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	9103      	str	r1, [sp, #12]
 8011bdc:	2b00      	cmp	r3, #0
 8011bde:	bfbb      	ittet	lt
 8011be0:	425b      	neglt	r3, r3
 8011be2:	f042 0202 	orrlt.w	r2, r2, #2
 8011be6:	9307      	strge	r3, [sp, #28]
 8011be8:	9307      	strlt	r3, [sp, #28]
 8011bea:	bfb8      	it	lt
 8011bec:	9204      	strlt	r2, [sp, #16]
 8011bee:	7823      	ldrb	r3, [r4, #0]
 8011bf0:	2b2e      	cmp	r3, #46	@ 0x2e
 8011bf2:	d10a      	bne.n	8011c0a <_vfiprintf_r+0x156>
 8011bf4:	7863      	ldrb	r3, [r4, #1]
 8011bf6:	2b2a      	cmp	r3, #42	@ 0x2a
 8011bf8:	d132      	bne.n	8011c60 <_vfiprintf_r+0x1ac>
 8011bfa:	9b03      	ldr	r3, [sp, #12]
 8011bfc:	1d1a      	adds	r2, r3, #4
 8011bfe:	681b      	ldr	r3, [r3, #0]
 8011c00:	9203      	str	r2, [sp, #12]
 8011c02:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011c06:	3402      	adds	r4, #2
 8011c08:	9305      	str	r3, [sp, #20]
 8011c0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011ce0 <_vfiprintf_r+0x22c>
 8011c0e:	7821      	ldrb	r1, [r4, #0]
 8011c10:	2203      	movs	r2, #3
 8011c12:	4650      	mov	r0, sl
 8011c14:	f7ee fb64 	bl	80002e0 <memchr>
 8011c18:	b138      	cbz	r0, 8011c2a <_vfiprintf_r+0x176>
 8011c1a:	9b04      	ldr	r3, [sp, #16]
 8011c1c:	eba0 000a 	sub.w	r0, r0, sl
 8011c20:	2240      	movs	r2, #64	@ 0x40
 8011c22:	4082      	lsls	r2, r0
 8011c24:	4313      	orrs	r3, r2
 8011c26:	3401      	adds	r4, #1
 8011c28:	9304      	str	r3, [sp, #16]
 8011c2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c2e:	4829      	ldr	r0, [pc, #164]	@ (8011cd4 <_vfiprintf_r+0x220>)
 8011c30:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011c34:	2206      	movs	r2, #6
 8011c36:	f7ee fb53 	bl	80002e0 <memchr>
 8011c3a:	2800      	cmp	r0, #0
 8011c3c:	d03f      	beq.n	8011cbe <_vfiprintf_r+0x20a>
 8011c3e:	4b26      	ldr	r3, [pc, #152]	@ (8011cd8 <_vfiprintf_r+0x224>)
 8011c40:	bb1b      	cbnz	r3, 8011c8a <_vfiprintf_r+0x1d6>
 8011c42:	9b03      	ldr	r3, [sp, #12]
 8011c44:	3307      	adds	r3, #7
 8011c46:	f023 0307 	bic.w	r3, r3, #7
 8011c4a:	3308      	adds	r3, #8
 8011c4c:	9303      	str	r3, [sp, #12]
 8011c4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c50:	443b      	add	r3, r7
 8011c52:	9309      	str	r3, [sp, #36]	@ 0x24
 8011c54:	e76a      	b.n	8011b2c <_vfiprintf_r+0x78>
 8011c56:	fb0c 3202 	mla	r2, ip, r2, r3
 8011c5a:	460c      	mov	r4, r1
 8011c5c:	2001      	movs	r0, #1
 8011c5e:	e7a8      	b.n	8011bb2 <_vfiprintf_r+0xfe>
 8011c60:	2300      	movs	r3, #0
 8011c62:	3401      	adds	r4, #1
 8011c64:	9305      	str	r3, [sp, #20]
 8011c66:	4619      	mov	r1, r3
 8011c68:	f04f 0c0a 	mov.w	ip, #10
 8011c6c:	4620      	mov	r0, r4
 8011c6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c72:	3a30      	subs	r2, #48	@ 0x30
 8011c74:	2a09      	cmp	r2, #9
 8011c76:	d903      	bls.n	8011c80 <_vfiprintf_r+0x1cc>
 8011c78:	2b00      	cmp	r3, #0
 8011c7a:	d0c6      	beq.n	8011c0a <_vfiprintf_r+0x156>
 8011c7c:	9105      	str	r1, [sp, #20]
 8011c7e:	e7c4      	b.n	8011c0a <_vfiprintf_r+0x156>
 8011c80:	fb0c 2101 	mla	r1, ip, r1, r2
 8011c84:	4604      	mov	r4, r0
 8011c86:	2301      	movs	r3, #1
 8011c88:	e7f0      	b.n	8011c6c <_vfiprintf_r+0x1b8>
 8011c8a:	ab03      	add	r3, sp, #12
 8011c8c:	9300      	str	r3, [sp, #0]
 8011c8e:	462a      	mov	r2, r5
 8011c90:	4b12      	ldr	r3, [pc, #72]	@ (8011cdc <_vfiprintf_r+0x228>)
 8011c92:	a904      	add	r1, sp, #16
 8011c94:	4630      	mov	r0, r6
 8011c96:	f7fb ff37 	bl	800db08 <_printf_float>
 8011c9a:	4607      	mov	r7, r0
 8011c9c:	1c78      	adds	r0, r7, #1
 8011c9e:	d1d6      	bne.n	8011c4e <_vfiprintf_r+0x19a>
 8011ca0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011ca2:	07d9      	lsls	r1, r3, #31
 8011ca4:	d405      	bmi.n	8011cb2 <_vfiprintf_r+0x1fe>
 8011ca6:	89ab      	ldrh	r3, [r5, #12]
 8011ca8:	059a      	lsls	r2, r3, #22
 8011caa:	d402      	bmi.n	8011cb2 <_vfiprintf_r+0x1fe>
 8011cac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011cae:	f7fc fedb 	bl	800ea68 <__retarget_lock_release_recursive>
 8011cb2:	89ab      	ldrh	r3, [r5, #12]
 8011cb4:	065b      	lsls	r3, r3, #25
 8011cb6:	f53f af1f 	bmi.w	8011af8 <_vfiprintf_r+0x44>
 8011cba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011cbc:	e71e      	b.n	8011afc <_vfiprintf_r+0x48>
 8011cbe:	ab03      	add	r3, sp, #12
 8011cc0:	9300      	str	r3, [sp, #0]
 8011cc2:	462a      	mov	r2, r5
 8011cc4:	4b05      	ldr	r3, [pc, #20]	@ (8011cdc <_vfiprintf_r+0x228>)
 8011cc6:	a904      	add	r1, sp, #16
 8011cc8:	4630      	mov	r0, r6
 8011cca:	f7fc f9a5 	bl	800e018 <_printf_i>
 8011cce:	e7e4      	b.n	8011c9a <_vfiprintf_r+0x1e6>
 8011cd0:	08012291 	.word	0x08012291
 8011cd4:	0801229b 	.word	0x0801229b
 8011cd8:	0800db09 	.word	0x0800db09
 8011cdc:	08011a91 	.word	0x08011a91
 8011ce0:	08012297 	.word	0x08012297

08011ce4 <__swbuf_r>:
 8011ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ce6:	460e      	mov	r6, r1
 8011ce8:	4614      	mov	r4, r2
 8011cea:	4605      	mov	r5, r0
 8011cec:	b118      	cbz	r0, 8011cf6 <__swbuf_r+0x12>
 8011cee:	6a03      	ldr	r3, [r0, #32]
 8011cf0:	b90b      	cbnz	r3, 8011cf6 <__swbuf_r+0x12>
 8011cf2:	f7fc fd41 	bl	800e778 <__sinit>
 8011cf6:	69a3      	ldr	r3, [r4, #24]
 8011cf8:	60a3      	str	r3, [r4, #8]
 8011cfa:	89a3      	ldrh	r3, [r4, #12]
 8011cfc:	071a      	lsls	r2, r3, #28
 8011cfe:	d501      	bpl.n	8011d04 <__swbuf_r+0x20>
 8011d00:	6923      	ldr	r3, [r4, #16]
 8011d02:	b943      	cbnz	r3, 8011d16 <__swbuf_r+0x32>
 8011d04:	4621      	mov	r1, r4
 8011d06:	4628      	mov	r0, r5
 8011d08:	f000 f82a 	bl	8011d60 <__swsetup_r>
 8011d0c:	b118      	cbz	r0, 8011d16 <__swbuf_r+0x32>
 8011d0e:	f04f 37ff 	mov.w	r7, #4294967295
 8011d12:	4638      	mov	r0, r7
 8011d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d16:	6823      	ldr	r3, [r4, #0]
 8011d18:	6922      	ldr	r2, [r4, #16]
 8011d1a:	1a98      	subs	r0, r3, r2
 8011d1c:	6963      	ldr	r3, [r4, #20]
 8011d1e:	b2f6      	uxtb	r6, r6
 8011d20:	4283      	cmp	r3, r0
 8011d22:	4637      	mov	r7, r6
 8011d24:	dc05      	bgt.n	8011d32 <__swbuf_r+0x4e>
 8011d26:	4621      	mov	r1, r4
 8011d28:	4628      	mov	r0, r5
 8011d2a:	f7ff fa55 	bl	80111d8 <_fflush_r>
 8011d2e:	2800      	cmp	r0, #0
 8011d30:	d1ed      	bne.n	8011d0e <__swbuf_r+0x2a>
 8011d32:	68a3      	ldr	r3, [r4, #8]
 8011d34:	3b01      	subs	r3, #1
 8011d36:	60a3      	str	r3, [r4, #8]
 8011d38:	6823      	ldr	r3, [r4, #0]
 8011d3a:	1c5a      	adds	r2, r3, #1
 8011d3c:	6022      	str	r2, [r4, #0]
 8011d3e:	701e      	strb	r6, [r3, #0]
 8011d40:	6962      	ldr	r2, [r4, #20]
 8011d42:	1c43      	adds	r3, r0, #1
 8011d44:	429a      	cmp	r2, r3
 8011d46:	d004      	beq.n	8011d52 <__swbuf_r+0x6e>
 8011d48:	89a3      	ldrh	r3, [r4, #12]
 8011d4a:	07db      	lsls	r3, r3, #31
 8011d4c:	d5e1      	bpl.n	8011d12 <__swbuf_r+0x2e>
 8011d4e:	2e0a      	cmp	r6, #10
 8011d50:	d1df      	bne.n	8011d12 <__swbuf_r+0x2e>
 8011d52:	4621      	mov	r1, r4
 8011d54:	4628      	mov	r0, r5
 8011d56:	f7ff fa3f 	bl	80111d8 <_fflush_r>
 8011d5a:	2800      	cmp	r0, #0
 8011d5c:	d0d9      	beq.n	8011d12 <__swbuf_r+0x2e>
 8011d5e:	e7d6      	b.n	8011d0e <__swbuf_r+0x2a>

08011d60 <__swsetup_r>:
 8011d60:	b538      	push	{r3, r4, r5, lr}
 8011d62:	4b29      	ldr	r3, [pc, #164]	@ (8011e08 <__swsetup_r+0xa8>)
 8011d64:	4605      	mov	r5, r0
 8011d66:	6818      	ldr	r0, [r3, #0]
 8011d68:	460c      	mov	r4, r1
 8011d6a:	b118      	cbz	r0, 8011d74 <__swsetup_r+0x14>
 8011d6c:	6a03      	ldr	r3, [r0, #32]
 8011d6e:	b90b      	cbnz	r3, 8011d74 <__swsetup_r+0x14>
 8011d70:	f7fc fd02 	bl	800e778 <__sinit>
 8011d74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d78:	0719      	lsls	r1, r3, #28
 8011d7a:	d422      	bmi.n	8011dc2 <__swsetup_r+0x62>
 8011d7c:	06da      	lsls	r2, r3, #27
 8011d7e:	d407      	bmi.n	8011d90 <__swsetup_r+0x30>
 8011d80:	2209      	movs	r2, #9
 8011d82:	602a      	str	r2, [r5, #0]
 8011d84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d88:	81a3      	strh	r3, [r4, #12]
 8011d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8011d8e:	e033      	b.n	8011df8 <__swsetup_r+0x98>
 8011d90:	0758      	lsls	r0, r3, #29
 8011d92:	d512      	bpl.n	8011dba <__swsetup_r+0x5a>
 8011d94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011d96:	b141      	cbz	r1, 8011daa <__swsetup_r+0x4a>
 8011d98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011d9c:	4299      	cmp	r1, r3
 8011d9e:	d002      	beq.n	8011da6 <__swsetup_r+0x46>
 8011da0:	4628      	mov	r0, r5
 8011da2:	f7fd fc5f 	bl	800f664 <_free_r>
 8011da6:	2300      	movs	r3, #0
 8011da8:	6363      	str	r3, [r4, #52]	@ 0x34
 8011daa:	89a3      	ldrh	r3, [r4, #12]
 8011dac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011db0:	81a3      	strh	r3, [r4, #12]
 8011db2:	2300      	movs	r3, #0
 8011db4:	6063      	str	r3, [r4, #4]
 8011db6:	6923      	ldr	r3, [r4, #16]
 8011db8:	6023      	str	r3, [r4, #0]
 8011dba:	89a3      	ldrh	r3, [r4, #12]
 8011dbc:	f043 0308 	orr.w	r3, r3, #8
 8011dc0:	81a3      	strh	r3, [r4, #12]
 8011dc2:	6923      	ldr	r3, [r4, #16]
 8011dc4:	b94b      	cbnz	r3, 8011dda <__swsetup_r+0x7a>
 8011dc6:	89a3      	ldrh	r3, [r4, #12]
 8011dc8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011dcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011dd0:	d003      	beq.n	8011dda <__swsetup_r+0x7a>
 8011dd2:	4621      	mov	r1, r4
 8011dd4:	4628      	mov	r0, r5
 8011dd6:	f000 f883 	bl	8011ee0 <__smakebuf_r>
 8011dda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011dde:	f013 0201 	ands.w	r2, r3, #1
 8011de2:	d00a      	beq.n	8011dfa <__swsetup_r+0x9a>
 8011de4:	2200      	movs	r2, #0
 8011de6:	60a2      	str	r2, [r4, #8]
 8011de8:	6962      	ldr	r2, [r4, #20]
 8011dea:	4252      	negs	r2, r2
 8011dec:	61a2      	str	r2, [r4, #24]
 8011dee:	6922      	ldr	r2, [r4, #16]
 8011df0:	b942      	cbnz	r2, 8011e04 <__swsetup_r+0xa4>
 8011df2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011df6:	d1c5      	bne.n	8011d84 <__swsetup_r+0x24>
 8011df8:	bd38      	pop	{r3, r4, r5, pc}
 8011dfa:	0799      	lsls	r1, r3, #30
 8011dfc:	bf58      	it	pl
 8011dfe:	6962      	ldrpl	r2, [r4, #20]
 8011e00:	60a2      	str	r2, [r4, #8]
 8011e02:	e7f4      	b.n	8011dee <__swsetup_r+0x8e>
 8011e04:	2000      	movs	r0, #0
 8011e06:	e7f7      	b.n	8011df8 <__swsetup_r+0x98>
 8011e08:	24000354 	.word	0x24000354

08011e0c <_raise_r>:
 8011e0c:	291f      	cmp	r1, #31
 8011e0e:	b538      	push	{r3, r4, r5, lr}
 8011e10:	4605      	mov	r5, r0
 8011e12:	460c      	mov	r4, r1
 8011e14:	d904      	bls.n	8011e20 <_raise_r+0x14>
 8011e16:	2316      	movs	r3, #22
 8011e18:	6003      	str	r3, [r0, #0]
 8011e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8011e1e:	bd38      	pop	{r3, r4, r5, pc}
 8011e20:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011e22:	b112      	cbz	r2, 8011e2a <_raise_r+0x1e>
 8011e24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011e28:	b94b      	cbnz	r3, 8011e3e <_raise_r+0x32>
 8011e2a:	4628      	mov	r0, r5
 8011e2c:	f000 f830 	bl	8011e90 <_getpid_r>
 8011e30:	4622      	mov	r2, r4
 8011e32:	4601      	mov	r1, r0
 8011e34:	4628      	mov	r0, r5
 8011e36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011e3a:	f000 b817 	b.w	8011e6c <_kill_r>
 8011e3e:	2b01      	cmp	r3, #1
 8011e40:	d00a      	beq.n	8011e58 <_raise_r+0x4c>
 8011e42:	1c59      	adds	r1, r3, #1
 8011e44:	d103      	bne.n	8011e4e <_raise_r+0x42>
 8011e46:	2316      	movs	r3, #22
 8011e48:	6003      	str	r3, [r0, #0]
 8011e4a:	2001      	movs	r0, #1
 8011e4c:	e7e7      	b.n	8011e1e <_raise_r+0x12>
 8011e4e:	2100      	movs	r1, #0
 8011e50:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011e54:	4620      	mov	r0, r4
 8011e56:	4798      	blx	r3
 8011e58:	2000      	movs	r0, #0
 8011e5a:	e7e0      	b.n	8011e1e <_raise_r+0x12>

08011e5c <raise>:
 8011e5c:	4b02      	ldr	r3, [pc, #8]	@ (8011e68 <raise+0xc>)
 8011e5e:	4601      	mov	r1, r0
 8011e60:	6818      	ldr	r0, [r3, #0]
 8011e62:	f7ff bfd3 	b.w	8011e0c <_raise_r>
 8011e66:	bf00      	nop
 8011e68:	24000354 	.word	0x24000354

08011e6c <_kill_r>:
 8011e6c:	b538      	push	{r3, r4, r5, lr}
 8011e6e:	4d07      	ldr	r5, [pc, #28]	@ (8011e8c <_kill_r+0x20>)
 8011e70:	2300      	movs	r3, #0
 8011e72:	4604      	mov	r4, r0
 8011e74:	4608      	mov	r0, r1
 8011e76:	4611      	mov	r1, r2
 8011e78:	602b      	str	r3, [r5, #0]
 8011e7a:	f7f0 fdd5 	bl	8002a28 <_kill>
 8011e7e:	1c43      	adds	r3, r0, #1
 8011e80:	d102      	bne.n	8011e88 <_kill_r+0x1c>
 8011e82:	682b      	ldr	r3, [r5, #0]
 8011e84:	b103      	cbz	r3, 8011e88 <_kill_r+0x1c>
 8011e86:	6023      	str	r3, [r4, #0]
 8011e88:	bd38      	pop	{r3, r4, r5, pc}
 8011e8a:	bf00      	nop
 8011e8c:	24005450 	.word	0x24005450

08011e90 <_getpid_r>:
 8011e90:	f7f0 bdc2 	b.w	8002a18 <_getpid>

08011e94 <__swhatbuf_r>:
 8011e94:	b570      	push	{r4, r5, r6, lr}
 8011e96:	460c      	mov	r4, r1
 8011e98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e9c:	2900      	cmp	r1, #0
 8011e9e:	b096      	sub	sp, #88	@ 0x58
 8011ea0:	4615      	mov	r5, r2
 8011ea2:	461e      	mov	r6, r3
 8011ea4:	da0d      	bge.n	8011ec2 <__swhatbuf_r+0x2e>
 8011ea6:	89a3      	ldrh	r3, [r4, #12]
 8011ea8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011eac:	f04f 0100 	mov.w	r1, #0
 8011eb0:	bf14      	ite	ne
 8011eb2:	2340      	movne	r3, #64	@ 0x40
 8011eb4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011eb8:	2000      	movs	r0, #0
 8011eba:	6031      	str	r1, [r6, #0]
 8011ebc:	602b      	str	r3, [r5, #0]
 8011ebe:	b016      	add	sp, #88	@ 0x58
 8011ec0:	bd70      	pop	{r4, r5, r6, pc}
 8011ec2:	466a      	mov	r2, sp
 8011ec4:	f000 f848 	bl	8011f58 <_fstat_r>
 8011ec8:	2800      	cmp	r0, #0
 8011eca:	dbec      	blt.n	8011ea6 <__swhatbuf_r+0x12>
 8011ecc:	9901      	ldr	r1, [sp, #4]
 8011ece:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011ed2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011ed6:	4259      	negs	r1, r3
 8011ed8:	4159      	adcs	r1, r3
 8011eda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011ede:	e7eb      	b.n	8011eb8 <__swhatbuf_r+0x24>

08011ee0 <__smakebuf_r>:
 8011ee0:	898b      	ldrh	r3, [r1, #12]
 8011ee2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011ee4:	079d      	lsls	r5, r3, #30
 8011ee6:	4606      	mov	r6, r0
 8011ee8:	460c      	mov	r4, r1
 8011eea:	d507      	bpl.n	8011efc <__smakebuf_r+0x1c>
 8011eec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011ef0:	6023      	str	r3, [r4, #0]
 8011ef2:	6123      	str	r3, [r4, #16]
 8011ef4:	2301      	movs	r3, #1
 8011ef6:	6163      	str	r3, [r4, #20]
 8011ef8:	b003      	add	sp, #12
 8011efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011efc:	ab01      	add	r3, sp, #4
 8011efe:	466a      	mov	r2, sp
 8011f00:	f7ff ffc8 	bl	8011e94 <__swhatbuf_r>
 8011f04:	9f00      	ldr	r7, [sp, #0]
 8011f06:	4605      	mov	r5, r0
 8011f08:	4639      	mov	r1, r7
 8011f0a:	4630      	mov	r0, r6
 8011f0c:	f7fd fc1e 	bl	800f74c <_malloc_r>
 8011f10:	b948      	cbnz	r0, 8011f26 <__smakebuf_r+0x46>
 8011f12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f16:	059a      	lsls	r2, r3, #22
 8011f18:	d4ee      	bmi.n	8011ef8 <__smakebuf_r+0x18>
 8011f1a:	f023 0303 	bic.w	r3, r3, #3
 8011f1e:	f043 0302 	orr.w	r3, r3, #2
 8011f22:	81a3      	strh	r3, [r4, #12]
 8011f24:	e7e2      	b.n	8011eec <__smakebuf_r+0xc>
 8011f26:	89a3      	ldrh	r3, [r4, #12]
 8011f28:	6020      	str	r0, [r4, #0]
 8011f2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f2e:	81a3      	strh	r3, [r4, #12]
 8011f30:	9b01      	ldr	r3, [sp, #4]
 8011f32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011f36:	b15b      	cbz	r3, 8011f50 <__smakebuf_r+0x70>
 8011f38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011f3c:	4630      	mov	r0, r6
 8011f3e:	f000 f81d 	bl	8011f7c <_isatty_r>
 8011f42:	b128      	cbz	r0, 8011f50 <__smakebuf_r+0x70>
 8011f44:	89a3      	ldrh	r3, [r4, #12]
 8011f46:	f023 0303 	bic.w	r3, r3, #3
 8011f4a:	f043 0301 	orr.w	r3, r3, #1
 8011f4e:	81a3      	strh	r3, [r4, #12]
 8011f50:	89a3      	ldrh	r3, [r4, #12]
 8011f52:	431d      	orrs	r5, r3
 8011f54:	81a5      	strh	r5, [r4, #12]
 8011f56:	e7cf      	b.n	8011ef8 <__smakebuf_r+0x18>

08011f58 <_fstat_r>:
 8011f58:	b538      	push	{r3, r4, r5, lr}
 8011f5a:	4d07      	ldr	r5, [pc, #28]	@ (8011f78 <_fstat_r+0x20>)
 8011f5c:	2300      	movs	r3, #0
 8011f5e:	4604      	mov	r4, r0
 8011f60:	4608      	mov	r0, r1
 8011f62:	4611      	mov	r1, r2
 8011f64:	602b      	str	r3, [r5, #0]
 8011f66:	f7f0 fdbf 	bl	8002ae8 <_fstat>
 8011f6a:	1c43      	adds	r3, r0, #1
 8011f6c:	d102      	bne.n	8011f74 <_fstat_r+0x1c>
 8011f6e:	682b      	ldr	r3, [r5, #0]
 8011f70:	b103      	cbz	r3, 8011f74 <_fstat_r+0x1c>
 8011f72:	6023      	str	r3, [r4, #0]
 8011f74:	bd38      	pop	{r3, r4, r5, pc}
 8011f76:	bf00      	nop
 8011f78:	24005450 	.word	0x24005450

08011f7c <_isatty_r>:
 8011f7c:	b538      	push	{r3, r4, r5, lr}
 8011f7e:	4d06      	ldr	r5, [pc, #24]	@ (8011f98 <_isatty_r+0x1c>)
 8011f80:	2300      	movs	r3, #0
 8011f82:	4604      	mov	r4, r0
 8011f84:	4608      	mov	r0, r1
 8011f86:	602b      	str	r3, [r5, #0]
 8011f88:	f7f0 fdbe 	bl	8002b08 <_isatty>
 8011f8c:	1c43      	adds	r3, r0, #1
 8011f8e:	d102      	bne.n	8011f96 <_isatty_r+0x1a>
 8011f90:	682b      	ldr	r3, [r5, #0]
 8011f92:	b103      	cbz	r3, 8011f96 <_isatty_r+0x1a>
 8011f94:	6023      	str	r3, [r4, #0]
 8011f96:	bd38      	pop	{r3, r4, r5, pc}
 8011f98:	24005450 	.word	0x24005450

08011f9c <_init>:
 8011f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f9e:	bf00      	nop
 8011fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011fa2:	bc08      	pop	{r3}
 8011fa4:	469e      	mov	lr, r3
 8011fa6:	4770      	bx	lr

08011fa8 <_fini>:
 8011fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011faa:	bf00      	nop
 8011fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011fae:	bc08      	pop	{r3}
 8011fb0:	469e      	mov	lr, r3
 8011fb2:	4770      	bx	lr
