[{"DBLP title": "Locality-aware data replication in the Last-Level Cache.", "DBLP authors": ["George Kurian", "Srinivas Devadas", "Omer Khan"], "year": 2014, "MAG papers": [{"PaperId": 2161511909, "PaperTitle": "locality aware data replication in the last level cache", "Year": 2014, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"massachusetts institute of technology": 2.0, "university of connecticut": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive placement and migration policy for an STT-RAM-based hybrid cache.", "DBLP authors": ["Zhe Wang", "Daniel A. Jim\u00e9nez", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "year": 2014, "MAG papers": [{"PaperId": 2127419525, "PaperTitle": "adaptive placement and migration policy for an stt ram based hybrid cache", "Year": 2014, "CitationCount": 92, "EstimatedCitation": 132, "Affiliations": {"texas a m university": 2.0, "pennsylvania state university": 2.0, "peking university": 1.0}}], "source": "ES"}, {"DBLP title": "DASCA: Dead Write Prediction Assisted STT-RAM Cache Architecture.", "DBLP authors": ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "year": 2014, "MAG papers": [{"PaperId": 1979955706, "PaperTitle": "dasca dead write prediction assisted stt ram cache architecture", "Year": 2014, "CitationCount": 77, "EstimatedCitation": 101, "Affiliations": {"pohang university of science and technology": 1.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "A detailed GPU cache model based on reuse distance theory.", "DBLP authors": ["Cedric Nugteren", "Gert-Jan van den Braak", "Henk Corporaal", "Henri E. Bal"], "year": 2014, "MAG papers": [{"PaperId": 2033486618, "PaperTitle": "a detailed gpu cache model based on reuse distance theory", "Year": 2014, "CitationCount": 94, "EstimatedCitation": 134, "Affiliations": {"eindhoven university of technology": 3.0, "vu university amsterdam": 1.0}}], "source": "ES"}, {"DBLP title": "Precision-aware soft error protection for GPUs.", "DBLP authors": ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "year": 2014, "MAG papers": [{"PaperId": 1971695022, "PaperTitle": "precision aware soft error protection for gpus", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Understanding the impact of gate-level physical reliability effects on whole program execution.", "DBLP authors": ["Raghuraman Balasubramanian", "Karthikeyan Sankaralingam"], "year": 2014, "MAG papers": [{"PaperId": 1981812191, "PaperTitle": "understanding the impact of gate level physical reliability effects on whole program execution", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Accordion: Toward soft Near-Threshold Voltage Computing.", "DBLP authors": ["Ulya R. Karpuzcu", "Ismail Akturk", "Nam Sung Kim"], "year": 2014, "MAG papers": [{"PaperId": 2137574599, "PaperTitle": "accordion toward soft near threshold voltage computing", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of minnesota": 2.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules.", "DBLP authors": ["Aditya Agrawal", "Amin Ansari", "Josep Torrellas"], "year": 2014, "MAG papers": [{"PaperId": 2050900502, "PaperTitle": "mosaic exploiting the spatial locality of process variation to reduce refresh energy in on chip edram modules", "Year": 2014, "CitationCount": 52, "EstimatedCitation": 73, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Low-overhead and high coverage run-time race detection through selective meta-data management.", "DBLP authors": ["Ruirui C. Huang", "Erik Halberg", "Andrew Ferraiuolo", "G. Edward Suh"], "year": 2014, "MAG papers": [{"PaperId": 2033625256, "PaperTitle": "low overhead and high coverage run time race detection through selective meta data management", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"cornell university": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "FADE: A programmable filtering accelerator for instruction-grain monitoring.", "DBLP authors": ["Sotiria Fytraki", "Evangelos Vlachos", "Yusuf Onur Ko\u00e7berber", "Babak Falsafi", "Boris Grot"], "year": 2014, "MAG papers": [{"PaperId": 2150120520, "PaperTitle": "fade a programmable filtering accelerator for instruction grain monitoring", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "oracle corporation": 1.0, "university of edinburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamically detecting and tolerating IF-Condition Data Races.", "DBLP authors": ["Shanxiang Qi", "Abdullah Muzahid", "Wonsun Ahn", "Josep Torrellas"], "year": 2014, "MAG papers": [{"PaperId": 2059433464, "PaperTitle": "dynamically detecting and tolerating if condition data races", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Exploiting thermal energy storage to reduce data center capital and operating expenses.", "DBLP authors": ["Wenli Zheng", "Kai Ma", "Xiaorui Wang"], "year": 2014, "MAG papers": [{"PaperId": 1982273457, "PaperTitle": "exploiting thermal energy storage to reduce data center capital and operating expenses", "Year": 2014, "CitationCount": 50, "EstimatedCitation": 63, "Affiliations": {"ohio state university": 3.0}}], "source": "ES"}, {"DBLP title": "Implications of high energy proportional servers on cluster-wide energy proportionality.", "DBLP authors": ["Daniel Wong", "Murali Annavaram"], "year": 2014, "MAG papers": [{"PaperId": 2105477603, "PaperTitle": "implications of high energy proportional servers on cluster wide energy proportionality", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Strategies for anticipating risk in heterogeneous system design.", "DBLP authors": ["Marisabel Guevara", "Benjamin Lubin", "Benjamin C. Lee"], "year": 2014, "MAG papers": [{"PaperId": 2031430316, "PaperTitle": "strategies for anticipating risk in heterogeneous system design", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"boston university": 1.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "TSO-CC: Consistency directed cache coherence for TSO.", "DBLP authors": ["Marco Elver", "Vijay Nagarajan"], "year": 2014, "MAG papers": [{"PaperId": 2081698031, "PaperTitle": "tso cc consistency directed cache coherence for tso", "Year": 2014, "CitationCount": 42, "EstimatedCitation": 64, "Affiliations": {"university of edinburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Stash directory: A scalable directory for many-core coherence.", "DBLP authors": ["Socrates Demetriades", "Sangyeun Cho"], "year": 2014, "MAG papers": [{"PaperId": 1998837766, "PaperTitle": "stash directory a scalable directory for many core coherence", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"samsung": 1.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "QuickRelease: A throughput-oriented approach to release consistency on GPUs.", "DBLP authors": ["Blake A. Hechtman", "Shuai Che", "Derek R. Hower", "Yingying Tian", "Bradford M. Beckmann", "Mark D. Hill", "Steven K. Reinhardt", "David A. Wood"], "year": 2014, "MAG papers": [{"PaperId": 2053776346, "PaperTitle": "quickrelease a throughput oriented approach to release consistency on gpus", "Year": 2014, "CitationCount": 46, "EstimatedCitation": 79, "Affiliations": {"advanced micro devices": 6.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "A Non-Inclusive Memory Permissions architecture for protection against cross-layer attacks.", "DBLP authors": ["Jesse Elwell", "Ryan Riley", "Nael B. Abu-Ghazaleh", "Dmitry Ponomarev"], "year": 2014, "MAG papers": [{"PaperId": 1971740328, "PaperTitle": "a non inclusive memory permissions architecture for protection against cross layer attacks", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"qatar university": 1.0, "binghamton university": 3.0}}], "source": "ES"}, {"DBLP title": "Suppressing the Oblivious RAM timing channel while making information leakage and program efficiency trade-offs.", "DBLP authors": ["Christopher W. Fletcher", "Ling Ren", "Xiangyao Yu", "Marten van Dijk", "Omer Khan", "Srinivas Devadas"], "year": 2014, "MAG papers": [{"PaperId": 2005476481, "PaperTitle": "suppressing the oblivious ram timing channel while making information leakage and program efficiency trade offs", "Year": 2014, "CitationCount": 65, "EstimatedCitation": 106, "Affiliations": {"university of connecticut": 2.0, "massachusetts institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Timing channel protection for a shared memory controller.", "DBLP authors": ["Yao Wang", "Andrew Ferraiuolo", "G. Edward Suh"], "year": 2014, "MAG papers": [{"PaperId": 2092160538, "PaperTitle": "timing channel protection for a shared memory controller", "Year": 2014, "CitationCount": 72, "EstimatedCitation": 110, "Affiliations": {"cornell university": 3.0}}], "source": "ES"}, {"DBLP title": "STM: Cloning the spatial and temporal memory access behavior.", "DBLP authors": ["Amro Awad", "Yan Solihin"], "year": 2014, "MAG papers": [{"PaperId": 2067156456, "PaperTitle": "stm cloning the spatial and temporal memory access behavior", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "A scalable multi-path microarchitecture for efficient GPU control flow.", "DBLP authors": ["Ahmed ElTantawy", "Jessica Wenjie Ma", "Mike O'Connor", "Tor M. Aamodt"], "year": 2014, "MAG papers": [{"PaperId": 3144975749, "PaperTitle": "a scalable multi path microarchitecture for efficient gpu control flow", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 1970815868, "PaperTitle": "a scalable multi path microarchitecture for efficient gpu control flow", "Year": 2014, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of british columbia": 3.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Improving GPGPU resource utilization through alternative thread block scheduling.", "DBLP authors": ["Minseok Lee", "Seokwoo Song", "Joosik Moon", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "year": 2014, "MAG papers": [{"PaperId": 2079038734, "PaperTitle": "improving gpgpu resource utilization through alternative thread block scheduling", "Year": 2014, "CitationCount": 124, "EstimatedCitation": 179, "Affiliations": {"samsung": 3.0, "kaist": 4.0}}], "source": "ES"}, {"DBLP title": "MRPB: Memory request prioritization for massively parallel processors.", "DBLP authors": ["Wenhao Jia", "Kelly A. Shaw", "Margaret Martonosi"], "year": 2014, "MAG papers": [{"PaperId": 2067441262, "PaperTitle": "mrpb memory request prioritization for massively parallel processors", "Year": 2014, "CitationCount": 128, "EstimatedCitation": 187, "Affiliations": {"princeton university": 2.0, "university of richmond": 1.0}}], "source": "ES"}, {"DBLP title": "Warp-level divergence in GPUs: Characterization, impact, and mitigation.", "DBLP authors": ["Ping Xiang", "Yi Yang", "Huiyang Zhou"], "year": 2014, "MAG papers": [{"PaperId": 1972971542, "PaperTitle": "warp level divergence in gpus characterization impact and mitigation", "Year": 2014, "CitationCount": 53, "EstimatedCitation": 73, "Affiliations": {"north carolina state university": 2.0, "princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "MP3: Minimizing performance penalty for power-gating of Clos network-on-chip.", "DBLP authors": ["Lizhong Chen", "Lihang Zhao", "Ruisheng Wang", "Timothy Mark Pinkston"], "year": 2014, "MAG papers": [{"PaperId": 2029333316, "PaperTitle": "mp3 minimizing performance penalty for power gating of clos network on chip", "Year": 2014, "CitationCount": 48, "EstimatedCitation": 60, "Affiliations": {"university of southern california": 4.0}}], "source": "ES"}, {"DBLP title": "Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management.", "DBLP authors": ["Jae-Yeon Won", "Xi Chen", "Paul Gratz", "Jiang Hu", "Vassos Soteriou"], "year": 2014, "MAG papers": [{"PaperId": 2052391022, "PaperTitle": "up by their bootstraps online learning in artificial neural networks for cmp uncore power management", "Year": 2014, "CitationCount": 36, "EstimatedCitation": 59, "Affiliations": {"texas a m university": 4.0, "cyprus university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "QORE: A fault tolerant network-on-chip architecture with power-efficient quad-function channel (QFC) buffers.", "DBLP authors": ["Dominic DiTomaso", "Avinash Karanth Kodi", "Ahmed Louri"], "year": 2014, "MAG papers": [{"PaperId": 2004016834, "PaperTitle": "qore a fault tolerant network on chip architecture with power efficient quad function channel qfc buffers", "Year": 2014, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"ohio university": 2.0, "university of arizona": 1.0}}], "source": "ES"}, {"DBLP title": "Transportation-network-inspired network-on-chip.", "DBLP authors": ["Hanjoon Kim", "Gwangsun Kim", "Seungryoul Maeng", "Hwasoo Yeo", "John Kim"], "year": 2014, "MAG papers": [{"PaperId": 2149420659, "PaperTitle": "transportation network inspired network on chip", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"kaist": 5.0}}], "source": "ES"}, {"DBLP title": "Improving system throughput and fairness simultaneously in shared memory CMP systems via Dynamic Bank Partitioning.", "DBLP authors": ["Mingli Xie", "Dong Tong", "Kan Huang", "Xu Cheng"], "year": 2014, "MAG papers": [{"PaperId": 2073899127, "PaperTitle": "improving system throughput and fairness simultaneously in shared memory cmp systems via dynamic bank partitioning", "Year": 2014, "CitationCount": 53, "EstimatedCitation": 74, "Affiliations": {"peking university": 4.0}}], "source": "ES"}, {"DBLP title": "Improving DRAM performance by parallelizing refreshes with accesses.", "DBLP authors": ["Kevin Kai-Wei Chang", "Donghyuk Lee", "Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Yoongu Kim", "Onur Mutlu"], "year": 2014, "MAG papers": [{"PaperId": 2158319074, "PaperTitle": "improving dram performance by parallelizing refreshes with accesses", "Year": 2014, "CitationCount": 186, "EstimatedCitation": 218, "Affiliations": {"carnegie mellon university": 4.0, "intel": 3.0}}], "source": "ES"}, {"DBLP title": "CREAM: A Concurrent-Refresh-Aware DRAM Memory architecture.", "DBLP authors": ["Tao Zhang", "Matthew Poremba", "Cong Xu", "Guangyu Sun", "Yuan Xie"], "year": 2014, "MAG papers": [{"PaperId": 2099874423, "PaperTitle": "cream a concurrent refresh aware dram memory architecture", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"pennsylvania state university": 4.0, "peking university": 1.0}}], "source": "ES"}, {"DBLP title": "DraMon: Predicting memory bandwidth usage of multi-threaded programs with high accuracy and low overhead.", "DBLP authors": ["Wei Wang", "Tanima Dey", "Jack W. Davidson", "Mary Lou Soffa"], "year": 2014, "MAG papers": [{"PaperId": 1965771437, "PaperTitle": "dramon predicting memory bandwidth usage of multi threaded programs with high accuracy and low overhead", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of virginia": 4.0}}], "source": "ES"}, {"DBLP title": "PVCoherence: Designing flat coherence protocols for scalable verification.", "DBLP authors": ["Meng Zhang", "Jesse D. Bingham", "John Erickson", "Daniel J. Sorin"], "year": 2014, "MAG papers": [{"PaperId": 2075201692, "PaperTitle": "pvcoherence designing flat coherence protocols for scalable verification", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"duke university": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Atomic SC for simple in-order processors.", "DBLP authors": ["Dibakar Gope", "Mikko H. Lipasti"], "year": 2014, "MAG papers": [{"PaperId": 2080000584, "PaperTitle": "atomic sc for simple in order processors", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Concurrent and consistent virtual machine introspection with hardware transactional memory.", "DBLP authors": ["Yutao Liu", "Yubin Xia", "Haibing Guan", "Binyu Zang", "Haibo Chen"], "year": 2014, "MAG papers": [{"PaperId": 2161958410, "PaperTitle": "concurrent and consistent virtual machine introspection with hardware transactional memory", "Year": 2014, "CitationCount": 41, "EstimatedCitation": 56, "Affiliations": {"shanghai jiao tong university": 5.0}}], "source": "ES"}, {"DBLP title": "Practical data value speculation for future high-end processors.", "DBLP authors": ["Arthur Perais", "Andr\u00e9 Seznec"], "year": 2014, "MAG papers": [{"PaperId": 2053496002, "PaperTitle": "practical data value speculation for future high end processors", "Year": 2014, "CitationCount": 44, "EstimatedCitation": 73, "Affiliations": {"french institute for research in computer science and automation": 2.0}}], "source": "ES"}, {"DBLP title": "Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks.", "DBLP authors": ["Amin Ansari", "Asit K. Mishra", "Jianping Xu", "Josep Torrellas"], "year": 2014, "MAG papers": [{"PaperId": 2043377168, "PaperTitle": "tangle route oriented dynamic voltage minimization for variation afflicted energy efficient on chip networks", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"intel": 2.0, "university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "Improving cache performance using read-write partitioning.", "DBLP authors": ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Onur Mutlu", "Daniel A. Jim\u00e9nez"], "year": 2014, "MAG papers": [{"PaperId": 2103999643, "PaperTitle": "improving cache performance using read write partitioning", "Year": 2014, "CitationCount": 65, "EstimatedCitation": 98, "Affiliations": {"intel": 2.0, "carnegie mellon university": 2.0, "texas a m university": 1.0}}], "source": "ES"}, {"DBLP title": "NUAT: A non-uniform access time memory controller.", "DBLP authors": ["Wongyu Shin", "Jeongmin Yang", "Jungwhan Choi", "Lee-Sup Kim"], "year": 2014, "MAG papers": [{"PaperId": 2102480477, "PaperTitle": "nuat a non uniform access time memory controller", "Year": 2014, "CitationCount": 58, "EstimatedCitation": 77, "Affiliations": {"kaist": 4.0}}], "source": "ES"}, {"DBLP title": "Improving in-memory database index performance with Intel\u00ae Transactional Synchronization Extensions.", "DBLP authors": ["Tomas Karnagel", "Roman Dementiev", "Ravi Rajwar", "Konrad Lai", "Thomas Legler", "Benjamin Schlegel", "Wolfgang Lehner"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "BigDataBench: A big data benchmark suite from internet services.", "DBLP authors": ["Lei Wang", "Jianfeng Zhan", "Chunjie Luo", "Yuqing Zhu", "Qiang Yang", "Yongqiang He", "Wanling Gao", "Zhen Jia", "Yingjie Shi", "Shujie Zhang", "Chen Zheng", "Gang Lu", "Kent Zhan", "Xiaona Li", "Bizhu Qiu"], "year": 2014, "MAG papers": [{"PaperId": 2150478767, "PaperTitle": "bigdatabench a big data benchmark suite from internet services", "Year": 2014, "CitationCount": 372, "EstimatedCitation": 544, "Affiliations": {"tencent": 1.0, "yahoo": 1.0, "chinese academy of sciences": 10.0, "baidu": 1.0, "huawei": 1.0}}, {"PaperId": 3104065274, "PaperTitle": "bigdatabench a big data benchmark suite from internet services", "Year": 2014, "CitationCount": 56, "EstimatedCitation": 81, "Affiliations": {"chinese academy of sciences": 10.0, "tencent": 1.0, "yahoo": 1.0, "baidu": 1.0, "huawei": 1.0}}], "source": "ES"}, {"DBLP title": "3D stacking of high-performance processors.", "DBLP authors": ["Philip G. Emma", "Alper Buyuktosunoglu", "Michael B. Healy", "Krishnan Kailas", "Valentin Puente", "Roy Yu", "Allan Hartstein", "Pradip Bose", "Jaime H. Moreno", "Eren Kursun"], "year": 2014, "MAG papers": [{"PaperId": 2052753706, "PaperTitle": "3d stacking of high performance processors", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ibm": 9.0}}], "source": "ES"}, {"DBLP title": "Reducing the cost of persistence for nonvolatile heaps in end user devices.", "DBLP authors": ["Sudarsun Kannan", "Ada Gavrilovska", "Karsten Schwan"], "year": 2014, "MAG papers": [{"PaperId": 2088037302, "PaperTitle": "reducing the cost of persistence for nonvolatile heaps in end user devices", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"georgia institute of technology college of computing": 3.0}}], "source": "ES"}, {"DBLP title": "Sprinkler: Maximizing resource utilization in many-chip solid state disks.", "DBLP authors": ["Myoungsoo Jung", "Mahmut T. Kandemir"], "year": 2014, "MAG papers": [{"PaperId": 1984936762, "PaperTitle": "sprinkler maximizing resource utilization in many chip solid state disks", "Year": 2014, "CitationCount": 55, "EstimatedCitation": 68, "Affiliations": {"university of texas at dallas": 1.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "Over-clocked SSD: Safely running beyond flash memory chip I/O clock specs.", "DBLP authors": ["Kai Zhao", "Kalyana S. Venkataraman", "Xuebin Zhang", "Jiangpeng Li", "Ning Zheng", "Tong Zhang"], "year": 2014, "MAG papers": [{"PaperId": 2005702723, "PaperTitle": "over clocked ssd safely running beyond flash memory chip i o clock specs", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"shanghai jiao tong university": 1.0, "rensselaer polytechnic institute": 4.0}}], "source": "ES"}, {"DBLP title": "GPUdmm: A high-performance and memory-oblivious GPU architecture using dynamic memory management.", "DBLP authors": ["Youngsok Kim", "Jaewon Lee", "Jae-Eon Jo", "Jangwoo Kim"], "year": 2014, "MAG papers": [{"PaperId": 3082936913, "PaperTitle": "gpudmm a high performance and memory oblivious gpu architecture using dynamic memory management", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2080756995, "PaperTitle": "gpudmm a high performance and memory oblivious gpu architecture using dynamic memory management", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"pohang university of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "Increasing TLB reach by exploiting clustering in page translations.", "DBLP authors": ["Binh Pham", "Abhishek Bhattacharjee", "Yasuko Eckert", "Gabriel H. Loh"], "year": 2014, "MAG papers": [{"PaperId": 2047390994, "PaperTitle": "increasing tlb reach by exploiting clustering in page translations", "Year": 2014, "CitationCount": 100, "EstimatedCitation": 140, "Affiliations": {"advanced micro devices": 2.0, "rutgers university": 2.0}}], "source": "ES"}, {"DBLP title": "Supporting x86-64 address translation for 100s of GPU lanes.", "DBLP authors": ["Jason Power", "Mark D. Hill", "David A. Wood"], "year": 2014, "MAG papers": [{"PaperId": 2062430565, "PaperTitle": "supporting x86 64 address translation for 100s of gpu lanes", "Year": 2014, "CitationCount": 108, "EstimatedCitation": 160, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Scalably verifiable dynamic power management.", "DBLP authors": ["Opeoluwa Matthews", "Meng Zhang", "Daniel J. Sorin"], "year": 2014, "MAG papers": [{"PaperId": 1973584139, "PaperTitle": "scalably verifiable dynamic power management", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Revolver: Processor architecture for power efficient loop execution.", "DBLP authors": ["Mitchell Hayenga", "Vignyan Reddy Kothinti Naresh", "Mikko H. Lipasti"], "year": 2014, "MAG papers": [{"PaperId": 1970227175, "PaperTitle": "revolver processor architecture for power efficient loop execution", "Year": 2014, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Dynamic management of TurboMode in modern multi-core chips.", "DBLP authors": ["David Lo", "Christos Kozyrakis"], "year": 2014, "MAG papers": [{"PaperId": 2067701356, "PaperTitle": "dynamic management of turbomode in modern multi core chips", "Year": 2014, "CitationCount": 35, "EstimatedCitation": 64, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Spare register aware prefetching for graph algorithms on GPUs.", "DBLP authors": ["Nagesh B. Lakshminarayana", "Hyesoon Kim"], "year": 2014, "MAG papers": [{"PaperId": 2009946006, "PaperTitle": "spare register aware prefetching for graph algorithms on gpus", "Year": 2014, "CitationCount": 38, "EstimatedCitation": 60, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers.", "DBLP authors": ["Seth H. Pugsley", "Zeshan Chishti", "Chris Wilkerson", "Peng-fei Chuang", "Robert L. Scott", "Aamer Jaleel", "Shih-Lien Lu", "Kingsum Chow", "Rajeev Balasubramonian"], "year": 2014, "MAG papers": [{"PaperId": 1985210871, "PaperTitle": "sandbox prefetching safe run time evaluation of aggressive prefetchers", "Year": 2014, "CitationCount": 66, "EstimatedCitation": 100, "Affiliations": {"intel": 7.0, "university of utah": 2.0}}], "source": "ES"}, {"DBLP title": "MemZip: Exploring unconventional benefits from memory compression.", "DBLP authors": ["Ali Shafiee", "Meysam Taassori", "Rajeev Balasubramonian", "Al Davis"], "year": 2014, "MAG papers": [{"PaperId": 2056222607, "PaperTitle": "memzip exploring unconventional benefits from memory compression", "Year": 2014, "CitationCount": 76, "EstimatedCitation": 105, "Affiliations": {"university of utah": 4.0}}], "source": "ES"}, {"DBLP title": "CDTT: Compiler-generated data-triggered threads.", "DBLP authors": ["Hung-Wei Tseng", "Dean M. Tullsen"], "year": 2014, "MAG papers": [{"PaperId": 2054874986, "PaperTitle": "cdtt compiler generated data triggered threads", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Accelerating decoupled look-ahead via weak dependence removal: A metaheuristic approach.", "DBLP authors": ["Raj Parihar", "Michael C. Huang"], "year": 2014, "MAG papers": [{"PaperId": 2059800349, "PaperTitle": "accelerating decoupled look ahead via weak dependence removal a metaheuristic approach", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Undersubscribed threading on clustered cache architectures.", "DBLP authors": ["Wim Heirman", "Trevor E. Carlson", "Kenzo Van Craeynest", "Ibrahim Hur", "Aamer Jaleel", "Lieven Eeckhout"], "year": 2014, "MAG papers": [{"PaperId": 2016414291, "PaperTitle": "undersubscribed threading on clustered cache architectures", "Year": 2014, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"ghent university": 4.0, "intel": 2.0}}], "source": "ES"}]