Power-delay optimizations in gate sizing