# ğŸ“ Verilog Register File (8x16)

## ğŸ“Œ Project Overview
This project implements an **8x16 Register File** in **Verilog HDL**.  
The register file is a small memory module consisting of **8 registers**, each **16 bits wide**, that supports **synchronous read/write operations** with asynchronous reset.

---

## âš™ï¸ Specifications
- **Register Count:** 8  
- **Register Width:** 16 bits  
- **Read Data Bus (RdData):** 16 bits  
- **Write Data Bus (WrData):** 16 bits  
- **Address Bus (Address):** 3 bits (used for both read and write)  
- **Control Signals:**
  - `WrEn` â†’ Enables Write  
  - `RdEn` â†’ Enables Read  
  - `CLK` â†’ Operations occur on **positive clock edge**  
  - `RST` â†’ Asynchronous **active-low reset**

---

## ğŸ› ï¸ Features
- Supports **one operation at a time** (either read or write).  
- **Asynchronous Reset** clears all registers to zero.  
- Parameterized design for flexibility (configurable width & depth).  
- Comprehensive **testbench** with multiple read/write scenarios.  

---

## ğŸ“‚ Project Structure

