
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1027961
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

Modified Files: 8
FID:  path (prevtimestamp, timestamp)
1        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv (N/A, 2022-02-05 10:56:52)
2        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo_ctrl.sv (N/A, 2024-02-17 19:52:01)
3        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/read_data.sv (N/A, 2024-02-19 09:36:58)
4        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/udp_top.sv (N/A, 2024-02-17 19:52:47)
15       /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/uvm/sv/fifo.sv (2024-02-18 20:41:55, N/A)
16       /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/uvm/sv/fifo_ctrl.sv (2024-02-18 20:41:55, N/A)
17       /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/uvm/sv/read_data.sv (2024-02-18 20:41:55, N/A)
18       /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/uvm/sv/udp_top.sv (2024-02-18 22:23:50, N/A)

*******************************************************************
Modules that may have changed as a result of file changes: 4
MID:  lib.cell.view
0        work.fifo.verilog may have changed because the following files changed:
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo.sv (N/A, 2022-02-05 10:56:52) <-- (module definition)
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo_ctrl.sv (N/A, 2024-02-17 19:52:01) <-- (may instantiate this module)
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/udp_top.sv (N/A, 2024-02-17 19:52:47) <-- (may instantiate this module)
1        work.fifo_ctrl.verilog may have changed because the following files changed:
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/fifo_ctrl.sv (N/A, 2024-02-17 19:52:01) <-- (module definition)
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/udp_top.sv (N/A, 2024-02-17 19:52:47) <-- (may instantiate this module)
2        work.read_data.verilog may have changed because the following files changed:
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/read_data.sv (N/A, 2024-02-19 09:36:58) <-- (module definition)
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/udp_top.sv (N/A, 2024-02-17 19:52:47) <-- (may instantiate this module)
3        work.udp_top.verilog may have changed because the following files changed:
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/sv/udp_top.sv (N/A, 2024-02-17 19:52:47) <-- (module definition)

*******************************************************************
Unmodified files: 11
FID:  path (timestamp)
0        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/synwork//distcomp/distcomp0/distcomp0.xmr (2024-02-19 00:25:17)
5        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v (2018-11-27 23:10:11)
6        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v (2018-11-27 23:10:39)
7        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v (2018-11-27 23:10:39)
8        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v (2018-11-27 23:10:39)
9        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v (2018-11-27 23:10:40)
10       /vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v (2018-11-27 23:12:11)
11       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v (2018-11-27 23:17:48)
12       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v (2018-11-27 23:17:48)
13       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh (2018-11-27 23:17:48)
14       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v (2018-08-08 02:43:25)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
