#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Nov 15 10:44:19 2018
# Process ID: 8328
# Current directory: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9696 H:\PhD\Vivado\TestingEditingDataAcquistion\RedPitaya\FPGA\release1\fpga\vivado2015_4\red_pitaya.xpr
# Log file: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/vivado.log
# Journal file: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4'
INFO: [Project 1-313] Project file moved from '$PPRDIR' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.ip_user_files', nor could it be found using path 'H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/$PPRDIR/red_pitaya.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_processing_system7_0_0
system_xlconcat_0_0

open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 821.051 ; gain = 90.516
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {system_processing_system7_0_0 system_xlconcat_0_0}] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <system> from BD file <H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd>
Upgrading 'H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded system_xlconcat_0_0 (Concat 2.1) from revision 2 to revision 1
Wrote  : <H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd> 
Wrote  : <H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 901.211 ; gain = 61.676
export_ip_user_files -of_objects [get_ips {system_processing_system7_0_0 system_xlconcat_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1014.547 ; gain = 113.336
export_ip_user_files -of_objects [get_files H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd] -directory H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.ip_user_files/sim_scripts -ip_user_files_dir H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.ip_user_files -ipstatic_source_dir H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.cache/compile_simlib/modelsim} {questa=H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.cache/compile_simlib/questa} {riviera=H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.cache/compile_simlib/riviera} {activehdl=H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 10:46:40 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 10:46:40 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 3
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Nov 15 10:52:12 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 10:52:36 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 10:52:36 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 567 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1846.879 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1846.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1920.391 ; gain = 855.219
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 10:59:27 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 10:59:27 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 11:04:25 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 11:04:25 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 622 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1982.707 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1982.707 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1985.301 ; gain = 10.215
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 11:12:21 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 11:12:21 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
close_design
report_ip_status -name ip_status 
open_bd_design {H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd}
open_bd_design {H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 11:18:02 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 11:18:02 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 11:22:40 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 11:22:40 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 11:34:32 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 11:34:32 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
close [ open {H:/PhD/Vivado/Custom Verilog/SignalGeneration.v} w ]
add_files {{H:/PhD/Vivado/Custom Verilog/SignalGeneration.v}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 14:08:10 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 14:08:10 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 14:25:15 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 14:25:15 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2042.066 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 14:27:39 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 14:27:39 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 14:32:29 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 14:32:29 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 14:35:36 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 14:35:36 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 14:50:34 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 14:50:34 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 14:58:14 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 14:58:14 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 15:09:30 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 15:09:30 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 15:15:19 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 15:15:19 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 15:15:34 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 15:15:34 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 15:23:31 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 15:23:31 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 15:27:30 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 15:27:30 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 15:36:43 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 15:36:43 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 15:39:46 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 15:39:46 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2042.066 ; gain = 0.000
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 15:41:35 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 15:41:35 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 15:50:38 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 15:50:38 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 356 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 2042.066 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.774 . Memory (MB): peak = 2042.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2042.152 ; gain = 0.086
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 15:59:31 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 15:59:31 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 356 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.771 . Memory (MB): peak = 2075.480 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 2075.480 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2075.480 ; gain = 5.219
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 16:05:31 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 16:05:31 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 356 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.822 . Memory (MB): peak = 2270.109 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.824 . Memory (MB): peak = 2270.109 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2270.109 ; gain = 14.363
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 16:41:59 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 16:41:59 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2275.863 ; gain = 2.090
refresh_design
INFO: [Netlist 29-17] Analyzing 357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.796 . Memory (MB): peak = 2284.238 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.798 . Memory (MB): peak = 2284.238 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.238 ; gain = 8.324
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov 15 16:58:57 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Thu Nov 15 16:58:57 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2298.156 ; gain = 3.211
refresh_design
INFO: [Netlist 29-17] Analyzing 357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.784 . Memory (MB): peak = 2331.984 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.788 . Memory (MB): peak = 2331.984 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2331.984 ; gain = 18.699
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Nov 16 10:08:34 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Fri Nov 16 10:08:34 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2331.984 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Nov 16 10:35:53 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Fri Nov 16 10:35:53 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
open_bd_design {H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Nov 16 14:23:49 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Fri Nov 16 14:23:49 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2332.969 ; gain = 0.984
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Nov 16 14:35:36 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Fri Nov 16 14:35:36 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2333.027 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Nov 16 15:58:13 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Fri Nov 16 15:58:13 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Fri Nov 16 16:16:33 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Fri Nov 16 16:16:33 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Mon Nov 19 10:46:18 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Mon Nov 19 10:46:18 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2343.723 ; gain = 6.027
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Mon Nov 19 14:53:58 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Mon Nov 19 14:53:58 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Mon Nov 19 15:00:53 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Mon Nov 19 15:00:53 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Mon Nov 19 15:09:12 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Mon Nov 19 15:09:12 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'launch_runs' was cancelled
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Mon Nov 19 15:22:47 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Mon Nov 19 15:22:47 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Mon Nov 19 15:29:01 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Mon Nov 19 15:29:01 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Mon Nov 19 16:36:48 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Mon Nov 19 16:36:48 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets xlconcat_0_dout]
save_bd_design
Wrote  : <H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd> 
Wrote  : <H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/synth/system.hwdef
[Tue Nov 20 13:17:06 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Tue Nov 20 13:17:06 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2416.910 ; gain = 42.777
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
save_bd_design
Wrote  : <H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd> 
Wrote  : <H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Wrote  : <H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.srcs/sources_1/bd/system/synth/system.hwdef
[Tue Nov 20 16:31:46 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Tue Nov 20 16:31:46 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2462.570 ; gain = 43.949
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Tue Nov 20 16:33:21 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Tue Nov 20 16:33:21 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Tue Nov 20 16:52:47 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Tue Nov 20 16:52:47 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Tue Nov 20 17:16:22 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Tue Nov 20 17:16:22 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ams.v]
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/bus_clk_bridge.v]
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v]
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg.v]
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg_ch.v]
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_rx.v]
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_tx.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_hk.v]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Nov 21 10:14:20 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Wed Nov 21 10:14:20 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
set_property is_enabled true [get_files  {H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/bus_clk_bridge.v H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_ams.v H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg.v H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_asg_ch.v H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy.v H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_rx.v H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_daisy_tx.v H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/code/rtl/red_pitaya_hk.v}]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Nov 21 11:58:22 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Wed Nov 21 11:58:22 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Wed Nov 21 11:59:20 2018] Launched synth_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/synth_1/runme.log
[Wed Nov 21 11:59:20 2018] Launched impl_1...
Run output will be captured here: H:/PhD/Vivado/TestingEditingDataAcquistion/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
