#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jun 12 12:52:34 2025
# Process ID: 3652
# Current directory: D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20860 D:\Vivado_project\ICAPE2\write_reg_5\vivado_pj\write_reg\write_reg.xpr
# Log file: D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/vivado.log
# Journal file: D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg\vivado.jou
# Running On: LAPTOP-LPVALG78, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 16, Host memory: 34124 MB
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vitis/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vitis/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1793.449 ; gain = 333.727
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2129.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.srcs/constrs_1/new/pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2209.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2374.195 ; gain = 550.938
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2918.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2980.730 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2980.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2980.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {5} \
  CONFIG.C_PROBE1_WIDTH {32} \
  CONFIG.C_PROBE3_WIDTH {7} \
  CONFIG.C_PROBE4_WIDTH {32} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files d:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target all [get_files  d:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.gen/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
catch { config_ip_cache -export [get_ips -all ila_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
export_ip_user_files -of_objects [get_files d:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs ila_0_synth_1 -jobs 24
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ila_0
[Thu Jun 12 17:56:44 2025] Launched ila_0_synth_1...
Run output will be captured here: D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/ila_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.srcs/sources_1/ip/ila_0/ila_0.xci] -directory D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.ip_user_files -ipstatic_source_dir D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.cache/compile_simlib/modelsim} {questa=D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.cache/compile_simlib/questa} {riviera=D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.cache/compile_simlib/riviera} {activehdl=D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.srcs/utils_1/imports/synth_1/top.dcp with file D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 24
[Thu Jun 12 17:59:04 2025] Launched synth_1...
Run output will be captured here: D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'write_reg_top_inst/write_reg/ila_0_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 3147.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: write_reg_top_inst/write_reg/ila_0_inst UUID: 290ec313-6eab-5fea-b21e-655fa9fa5b67 
Parsing XDC File [d:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'write_reg_top_inst/write_reg/ila_0_inst/inst'
Finished Parsing XDC File [d:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'write_reg_top_inst/write_reg/ila_0_inst/inst'
Parsing XDC File [d:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'write_reg_top_inst/write_reg/ila_0_inst/inst'
Finished Parsing XDC File [d:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'write_reg_top_inst/write_reg/ila_0_inst/inst'
Parsing XDC File [D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.srcs/constrs_1/new/pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3147.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 72 instances

launch_runs impl_1 -to_step write_bitstream -jobs 24
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3185.422 ; gain = 30.809
[Thu Jun 12 18:00:08 2025] Launched impl_1...
Run output will be captured here: D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-07:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/A30526CB6689
set_property PROGRAM.FILE {D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'write_reg_top_inst/write_reg/ila_0_inst' at location 'uuid_290EC3136EAB5FEAB21E655FA9FA5B67' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a35t_0 and the probes file(s) D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/impl_1/top.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-12 18:05:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-12 18:05:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes write_reg_top_inst/write_reg/start -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-12 18:05:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"write_reg_top_inst/write_reg/ila_0_inst"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-12 18:05:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/Vivado_project/ICAPE2/write_reg_5/vivado_pj/write_reg/write_reg.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 5486.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 150 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 5641.020 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 5641.020 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5641.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 78 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 72 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 18:03:31 2025...
