// Seed: 3914516662
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output supply1 id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output logic [7:0] id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wand id_10 = 1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_10,
      id_5,
      id_6,
      id_7,
      id_10
  );
  wire id_11;
  assign id_8[-1!=-1] = 1;
endmodule
