// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\SGBMDisparity\SGBMHDLAl_ip_src_QuoRem.v
// Created: 2021-04-19 19:46:15
// 
// Generated by MATLAB 9.10 and HDL Coder 3.18
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: SGBMHDLAl_ip_src_QuoRem
// Source Path: SGBMDisparity/SGBMHDLAlgorithm/SGBMHDLAlgorithmWorker/PostProcessing/Interpolation/Division/QuoRem
// Hierarchy Level: 5
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module SGBMHDLAl_ip_src_QuoRem
          (clk,
           reset,
           enb,
           Dividend,
           Divisor,
           Quo,
           Div,
           Rem);


  input   clk;
  input   reset;
  input   enb;
  input   [12:0] Dividend;  // ufix13
  input   [12:0] Divisor;  // ufix13
  output  [12:0] Quo;  // ufix13
  output  [12:0] Div;  // ufix13
  output  [12:0] Rem;  // ufix13


  wire [12:0] Constant7_out1;  // ufix13
  wire [25:0] Bit_Concat1_out1;  // ufix26
  wire [25:0] First_out1;  // ufix26
  wire [12:0] First_out2;  // ufix13
  wire First_out3;  // ufix1
  reg [25:0] Delay_out1;  // ufix26
  reg [12:0] Delay2_out1;  // ufix13
  reg  Delay1_out1;  // ufix1
  wire [25:0] Subsystem2_out1;  // ufix26
  wire [12:0] Subsystem2_out2;  // ufix13
  wire Subsystem2_out3;
  reg [25:0] Delay3_out1;  // ufix26
  reg [12:0] Delay5_out1;  // ufix13
  reg  Delay4_out1;
  wire [25:0] Subsystem3_out1;  // ufix26
  wire [12:0] Subsystem3_out2;  // ufix13
  wire Subsystem3_out3;
  reg [25:0] Delay6_out1;  // ufix26
  reg [12:0] Delay8_out1;  // ufix13
  reg  Delay7_out1;
  wire [25:0] Subsystem4_out1;  // ufix26
  wire [12:0] Subsystem4_out2;  // ufix13
  wire Subsystem4_out3;
  reg [25:0] Delay9_out1;  // ufix26
  reg [12:0] Delay11_out1;  // ufix13
  reg  Delay10_out1;
  wire [25:0] Subsystem5_out1;  // ufix26
  wire [12:0] Subsystem5_out2;  // ufix13
  wire Subsystem5_out3;
  reg [25:0] Delay14_out1;  // ufix26
  reg [12:0] Delay13_out1;  // ufix13
  reg  Delay12_out1;
  wire [25:0] Subsystem6_out1;  // ufix26
  wire [12:0] Subsystem6_out2;  // ufix13
  wire Subsystem6_out3;
  reg [25:0] Delay17_out1;  // ufix26
  reg [12:0] Delay16_out1;  // ufix13
  reg  Delay15_out1;
  wire [25:0] Subsystem7_out1;  // ufix26
  wire [12:0] Subsystem7_out2;  // ufix13
  wire Subsystem7_out3;
  reg [25:0] Delay20_out1;  // ufix26
  reg [12:0] Delay19_out1;  // ufix13
  reg  Delay18_out1;
  wire [25:0] Subsystem8_out1;  // ufix26
  wire [12:0] Subsystem8_out2;  // ufix13
  wire Subsystem8_out3;
  reg [25:0] Delay23_out1;  // ufix26
  reg [12:0] Delay22_out1;  // ufix13
  reg  Delay21_out1;
  wire [25:0] Subsystem9_out1;  // ufix26
  wire [12:0] Subsystem9_out2;  // ufix13
  wire Subsystem9_out3;
  reg [25:0] Delay26_out1;  // ufix26
  reg [12:0] Delay25_out1;  // ufix13
  reg  Delay24_out1;
  wire [25:0] Subsystem10_out1;  // ufix26
  wire [12:0] Subsystem10_out2;  // ufix13
  wire Subsystem10_out3;
  reg [25:0] Delay29_out1;  // ufix26
  reg [12:0] Delay28_out1;  // ufix13
  reg  Delay27_out1;
  wire [25:0] Subsystem11_out1;  // ufix26
  wire [12:0] Subsystem11_out2;  // ufix13
  wire Subsystem11_out3;
  reg [25:0] Delay38_out1;  // ufix26
  reg [12:0] Delay37_out1;  // ufix13
  reg  Delay36_out1;
  wire [25:0] Subsystem12_out1;  // ufix26
  wire [12:0] Subsystem12_out2;  // ufix13
  wire Subsystem12_out3;
  reg [25:0] Delay32_out1;  // ufix26
  reg [12:0] Delay31_out1;  // ufix13
  reg  Delay30_out1;
  wire [12:0] Last_out1;  // ufix13
  wire [12:0] Last_out2;  // ufix13
  wire [12:0] Last_out3;  // ufix13
  reg [12:0] Delay35_out1;  // ufix13
  reg [12:0] Delay34_out1;  // ufix13
  reg [12:0] Delay33_out1;  // ufix13


  assign Constant7_out1 = 13'b0000000000000;



  assign Bit_Concat1_out1 = {Constant7_out1, Dividend};



  SGBMHDLAl_ip_src_First u_First (.In1(Bit_Concat1_out1),  // ufix26
                                  .In2(Divisor),  // ufix13
                                  .Out1(First_out1),  // ufix26
                                  .Out2(First_out2),  // ufix13
                                  .Start(First_out3)  // ufix1
                                  );

  always @(posedge clk or posedge reset)
    begin : Delay_process
      if (reset == 1'b1) begin
        Delay_out1 <= 26'b00000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay_out1 <= First_out1;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay2_process
      if (reset == 1'b1) begin
        Delay2_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay2_out1 <= First_out2;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay1_process
      if (reset == 1'b1) begin
        Delay1_out1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Delay1_out1 <= First_out3;
        end
      end
    end



  SGBMHDLAl_ip_src_Subsystem2 u_Subsystem2 (.In1(Delay_out1),  // ufix26
                                            .In2(Delay2_out1),  // ufix13
                                            .In3(Delay1_out1),  // ufix1
                                            .Out1(Subsystem2_out1),  // ufix26
                                            .Out2(Subsystem2_out2),  // ufix13
                                            .Start(Subsystem2_out3)
                                            );

  always @(posedge clk or posedge reset)
    begin : Delay3_process
      if (reset == 1'b1) begin
        Delay3_out1 <= 26'b00000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay3_out1 <= Subsystem2_out1;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay5_process
      if (reset == 1'b1) begin
        Delay5_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay5_out1 <= Subsystem2_out2;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay4_process
      if (reset == 1'b1) begin
        Delay4_out1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Delay4_out1 <= Subsystem2_out3;
        end
      end
    end



  SGBMHDLAl_ip_src_Subsystem3 u_Subsystem3 (.In1(Delay3_out1),  // ufix26
                                            .In2(Delay5_out1),  // ufix13
                                            .In3(Delay4_out1),
                                            .Out1(Subsystem3_out1),  // ufix26
                                            .Out2(Subsystem3_out2),  // ufix13
                                            .Start(Subsystem3_out3)
                                            );

  always @(posedge clk or posedge reset)
    begin : Delay6_process
      if (reset == 1'b1) begin
        Delay6_out1 <= 26'b00000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay6_out1 <= Subsystem3_out1;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay8_process
      if (reset == 1'b1) begin
        Delay8_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay8_out1 <= Subsystem3_out2;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay7_process
      if (reset == 1'b1) begin
        Delay7_out1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Delay7_out1 <= Subsystem3_out3;
        end
      end
    end



  SGBMHDLAl_ip_src_Subsystem4 u_Subsystem4 (.In1(Delay6_out1),  // ufix26
                                            .In2(Delay8_out1),  // ufix13
                                            .In3(Delay7_out1),
                                            .Out1(Subsystem4_out1),  // ufix26
                                            .Out2(Subsystem4_out2),  // ufix13
                                            .Start(Subsystem4_out3)
                                            );

  always @(posedge clk or posedge reset)
    begin : Delay9_process
      if (reset == 1'b1) begin
        Delay9_out1 <= 26'b00000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay9_out1 <= Subsystem4_out1;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay11_process
      if (reset == 1'b1) begin
        Delay11_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay11_out1 <= Subsystem4_out2;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay10_process
      if (reset == 1'b1) begin
        Delay10_out1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Delay10_out1 <= Subsystem4_out3;
        end
      end
    end



  SGBMHDLAl_ip_src_Subsystem5 u_Subsystem5 (.In1(Delay9_out1),  // ufix26
                                            .In2(Delay11_out1),  // ufix13
                                            .In3(Delay10_out1),
                                            .Out1(Subsystem5_out1),  // ufix26
                                            .Out2(Subsystem5_out2),  // ufix13
                                            .Start(Subsystem5_out3)
                                            );

  always @(posedge clk or posedge reset)
    begin : Delay14_process
      if (reset == 1'b1) begin
        Delay14_out1 <= 26'b00000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay14_out1 <= Subsystem5_out1;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay13_process
      if (reset == 1'b1) begin
        Delay13_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay13_out1 <= Subsystem5_out2;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay12_process
      if (reset == 1'b1) begin
        Delay12_out1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Delay12_out1 <= Subsystem5_out3;
        end
      end
    end



  SGBMHDLAl_ip_src_Subsystem6 u_Subsystem6 (.In1(Delay14_out1),  // ufix26
                                            .In2(Delay13_out1),  // ufix13
                                            .In3(Delay12_out1),
                                            .Out1(Subsystem6_out1),  // ufix26
                                            .Out2(Subsystem6_out2),  // ufix13
                                            .Start(Subsystem6_out3)
                                            );

  always @(posedge clk or posedge reset)
    begin : Delay17_process
      if (reset == 1'b1) begin
        Delay17_out1 <= 26'b00000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay17_out1 <= Subsystem6_out1;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay16_process
      if (reset == 1'b1) begin
        Delay16_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay16_out1 <= Subsystem6_out2;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay15_process
      if (reset == 1'b1) begin
        Delay15_out1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Delay15_out1 <= Subsystem6_out3;
        end
      end
    end



  SGBMHDLAl_ip_src_Subsystem7 u_Subsystem7 (.In1(Delay17_out1),  // ufix26
                                            .In2(Delay16_out1),  // ufix13
                                            .In3(Delay15_out1),
                                            .Out1(Subsystem7_out1),  // ufix26
                                            .Out2(Subsystem7_out2),  // ufix13
                                            .Start(Subsystem7_out3)
                                            );

  always @(posedge clk or posedge reset)
    begin : Delay20_process
      if (reset == 1'b1) begin
        Delay20_out1 <= 26'b00000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay20_out1 <= Subsystem7_out1;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay19_process
      if (reset == 1'b1) begin
        Delay19_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay19_out1 <= Subsystem7_out2;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay18_process
      if (reset == 1'b1) begin
        Delay18_out1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Delay18_out1 <= Subsystem7_out3;
        end
      end
    end



  SGBMHDLAl_ip_src_Subsystem8 u_Subsystem8 (.In1(Delay20_out1),  // ufix26
                                            .In2(Delay19_out1),  // ufix13
                                            .In3(Delay18_out1),
                                            .Out1(Subsystem8_out1),  // ufix26
                                            .Out2(Subsystem8_out2),  // ufix13
                                            .Start(Subsystem8_out3)
                                            );

  always @(posedge clk or posedge reset)
    begin : Delay23_process
      if (reset == 1'b1) begin
        Delay23_out1 <= 26'b00000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay23_out1 <= Subsystem8_out1;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay22_process
      if (reset == 1'b1) begin
        Delay22_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay22_out1 <= Subsystem8_out2;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay21_process
      if (reset == 1'b1) begin
        Delay21_out1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Delay21_out1 <= Subsystem8_out3;
        end
      end
    end



  SGBMHDLAl_ip_src_Subsystem9 u_Subsystem9 (.In1(Delay23_out1),  // ufix26
                                            .In2(Delay22_out1),  // ufix13
                                            .In3(Delay21_out1),
                                            .Out1(Subsystem9_out1),  // ufix26
                                            .Out2(Subsystem9_out2),  // ufix13
                                            .Start(Subsystem9_out3)
                                            );

  always @(posedge clk or posedge reset)
    begin : Delay26_process
      if (reset == 1'b1) begin
        Delay26_out1 <= 26'b00000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay26_out1 <= Subsystem9_out1;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay25_process
      if (reset == 1'b1) begin
        Delay25_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay25_out1 <= Subsystem9_out2;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay24_process
      if (reset == 1'b1) begin
        Delay24_out1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Delay24_out1 <= Subsystem9_out3;
        end
      end
    end



  SGBMHDLAl_ip_src_Subsystem10 u_Subsystem10 (.In1(Delay26_out1),  // ufix26
                                              .In2(Delay25_out1),  // ufix13
                                              .In3(Delay24_out1),
                                              .Out1(Subsystem10_out1),  // ufix26
                                              .Out2(Subsystem10_out2),  // ufix13
                                              .Start(Subsystem10_out3)
                                              );

  always @(posedge clk or posedge reset)
    begin : Delay29_process
      if (reset == 1'b1) begin
        Delay29_out1 <= 26'b00000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay29_out1 <= Subsystem10_out1;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay28_process
      if (reset == 1'b1) begin
        Delay28_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay28_out1 <= Subsystem10_out2;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay27_process
      if (reset == 1'b1) begin
        Delay27_out1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Delay27_out1 <= Subsystem10_out3;
        end
      end
    end



  SGBMHDLAl_ip_src_Subsystem11 u_Subsystem11 (.In1(Delay29_out1),  // ufix26
                                              .In2(Delay28_out1),  // ufix13
                                              .In3(Delay27_out1),
                                              .Out1(Subsystem11_out1),  // ufix26
                                              .Out2(Subsystem11_out2),  // ufix13
                                              .Start(Subsystem11_out3)
                                              );

  always @(posedge clk or posedge reset)
    begin : Delay38_process
      if (reset == 1'b1) begin
        Delay38_out1 <= 26'b00000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay38_out1 <= Subsystem11_out1;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay37_process
      if (reset == 1'b1) begin
        Delay37_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay37_out1 <= Subsystem11_out2;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay36_process
      if (reset == 1'b1) begin
        Delay36_out1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Delay36_out1 <= Subsystem11_out3;
        end
      end
    end



  SGBMHDLAl_ip_src_Subsystem12 u_Subsystem12 (.In1(Delay38_out1),  // ufix26
                                              .In2(Delay37_out1),  // ufix13
                                              .In3(Delay36_out1),
                                              .Out1(Subsystem12_out1),  // ufix26
                                              .Out2(Subsystem12_out2),  // ufix13
                                              .Start(Subsystem12_out3)
                                              );

  always @(posedge clk or posedge reset)
    begin : Delay32_process
      if (reset == 1'b1) begin
        Delay32_out1 <= 26'b00000000000000000000000000;
      end
      else begin
        if (enb) begin
          Delay32_out1 <= Subsystem12_out1;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay31_process
      if (reset == 1'b1) begin
        Delay31_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay31_out1 <= Subsystem12_out2;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay30_process
      if (reset == 1'b1) begin
        Delay30_out1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Delay30_out1 <= Subsystem12_out3;
        end
      end
    end



  SGBMHDLAl_ip_src_Last u_Last (.In1(Delay32_out1),  // ufix26
                                .In2(Delay31_out1),  // ufix13
                                .In3(Delay30_out1),
                                .Quo(Last_out1),  // ufix13
                                .Div(Last_out2),  // ufix13
                                .Rem(Last_out3)  // ufix13
                                );

  always @(posedge clk or posedge reset)
    begin : Delay35_process
      if (reset == 1'b1) begin
        Delay35_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay35_out1 <= Last_out1;
        end
      end
    end



  assign Quo = Delay35_out1;

  always @(posedge clk or posedge reset)
    begin : Delay34_process
      if (reset == 1'b1) begin
        Delay34_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay34_out1 <= Last_out2;
        end
      end
    end



  assign Div = Delay34_out1;

  always @(posedge clk or posedge reset)
    begin : Delay33_process
      if (reset == 1'b1) begin
        Delay33_out1 <= 13'b0000000000000;
      end
      else begin
        if (enb) begin
          Delay33_out1 <= Last_out3;
        end
      end
    end



  assign Rem = Delay33_out1;

endmodule  // SGBMHDLAl_ip_src_QuoRem

