--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10904 paths analyzed, 883 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.702ns.
--------------------------------------------------------------------------------
Slack:                  10.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_ctr_a_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.573ns (Levels of Logic = 4)
  Clock Path Skew:      -0.094ns (0.715 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_ctr_a_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd18
    SLICE_X9Y48.D2       net (fanout=31)       1.219   M_state_q_FSM_FFd18
    SLICE_X9Y48.D        Tilo                  0.259   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd22-In131
    SLICE_X11Y17.A3      net (fanout=12)       4.932   M_state_q_FSM_FFd22-In13
    SLICE_X11Y17.A       Tilo                  0.259   N19
                                                       M_state_q_M_ctr_a_d<15>_SW0
    SLICE_X11Y18.D5      net (fanout=1)        0.418   N19
    SLICE_X11Y18.D       Tilo                  0.259   M_ctr_a_q[15]
                                                       M_state_q_M_ctr_a_d<15>
    SLICE_X11Y18.C1      net (fanout=2)        1.424   M_ctr_a_d[15]
    SLICE_X11Y18.CLK     Tas                   0.373   M_ctr_a_q[15]
                                                       M_ctr_a_q_15_rstpot
                                                       M_ctr_a_q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.573ns (1.580ns logic, 7.993ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  10.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_29 (FF)
  Destination:          M_ctr_a_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.525ns (Levels of Logic = 4)
  Clock Path Skew:      -0.101ns (0.715 - 0.816)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_29 to M_ctr_a_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.CQ       Tcko                  0.476   M_counter_q[30]
                                                       M_counter_q_29
    SLICE_X10Y18.D2      net (fanout=91)       4.115   M_counter_q[29]
    SLICE_X10Y18.D       Tilo                  0.235   M_state_q_M_ctr_a_d[13]
                                                       M_state_q_M_ctr_a_d<13>1
    SLICE_X11Y29.D6      net (fanout=2)        1.022   M_state_q_M_ctr_a_d[13]
    SLICE_X11Y29.D       Tilo                  0.259   N168
                                                       M_state_q_M_ctr_a_d<13>3_SW0
    SLICE_X11Y29.C5      net (fanout=1)        0.406   N168
    SLICE_X11Y29.C       Tilo                  0.259   N168
                                                       M_state_q_M_ctr_a_d<13>3
    SLICE_X11Y18.A2      net (fanout=2)        2.380   M_ctr_a_d[13]
    SLICE_X11Y18.CLK     Tas                   0.373   M_ctr_a_q[15]
                                                       M_ctr_a_q_13_rstpot
                                                       M_ctr_a_q_13
    -------------------------------------------------  ---------------------------
    Total                                      9.525ns (1.602ns logic, 7.923ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  10.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd15 (FF)
  Destination:          M_ctr_a_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.369ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.715 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd15 to M_ctr_a_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CQ      Tcko                  0.476   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd15
    SLICE_X9Y46.C1       net (fanout=16)       1.519   M_state_q_FSM_FFd15
    SLICE_X9Y46.C        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       M_state_q_M_ctr_a_d<1>11_SW0
    SLICE_X15Y40.A2      net (fanout=1)        1.687   N124
    SLICE_X15Y40.A       Tilo                  0.259   N9
                                                       M_state_q_M_ctr_a_d<1>11
    SLICE_X11Y18.D2      net (fanout=4)        3.113   M_state_q_M_ctr_a_d<1>1
    SLICE_X11Y18.D       Tilo                  0.259   M_ctr_a_q[15]
                                                       M_state_q_M_ctr_a_d<15>
    SLICE_X11Y18.C1      net (fanout=2)        1.424   M_ctr_a_d[15]
    SLICE_X11Y18.CLK     Tas                   0.373   M_ctr_a_q[15]
                                                       M_ctr_a_q_15_rstpot
                                                       M_ctr_a_q_15
    -------------------------------------------------  ---------------------------
    Total                                      9.369ns (1.626ns logic, 7.743ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  10.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          alu1/add/Mmult_n0024 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      9.214ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (0.714 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to alu1/add/Mmult_n0024
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd18
    SLICE_X9Y48.D2       net (fanout=31)       1.219   M_state_q_FSM_FFd18
    SLICE_X9Y48.D        Tilo                  0.259   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd22-In131
    SLICE_X14Y23.B1      net (fanout=12)       4.519   M_state_q_FSM_FFd22-In13
    SLICE_X14Y23.B       Tilo                  0.235   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_b_d<2>1
    SLICE_X14Y23.D2      net (fanout=3)        0.752   M_state_q_M_ctr_b_d[2]
    SLICE_X14Y23.CMUX    Topdc                 0.402   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_b_d<2>4_F
                                                       M_state_q_M_ctr_b_d<2>4
    DSP48_X0Y5.A2        net (fanout=2)        1.237   M_ctr_b_d[2]
    DSP48_X0Y5.CLK       Tdspdck_A_A1REG       0.161   alu1/add/Mmult_n0024
                                                       alu1/add/Mmult_n0024
    -------------------------------------------------  ---------------------------
    Total                                      9.214ns (1.487ns logic, 7.727ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  10.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_28 (FF)
  Destination:          M_ctr_a_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.071ns (Levels of Logic = 4)
  Clock Path Skew:      -0.101ns (0.715 - 0.816)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_28 to M_ctr_a_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.476   M_counter_q[30]
                                                       M_counter_q_28
    SLICE_X10Y18.D6      net (fanout=94)       3.661   M_counter_q[28]
    SLICE_X10Y18.D       Tilo                  0.235   M_state_q_M_ctr_a_d[13]
                                                       M_state_q_M_ctr_a_d<13>1
    SLICE_X11Y29.D6      net (fanout=2)        1.022   M_state_q_M_ctr_a_d[13]
    SLICE_X11Y29.D       Tilo                  0.259   N168
                                                       M_state_q_M_ctr_a_d<13>3_SW0
    SLICE_X11Y29.C5      net (fanout=1)        0.406   N168
    SLICE_X11Y29.C       Tilo                  0.259   N168
                                                       M_state_q_M_ctr_a_d<13>3
    SLICE_X11Y18.A2      net (fanout=2)        2.380   M_ctr_a_d[13]
    SLICE_X11Y18.CLK     Tas                   0.373   M_ctr_a_q[15]
                                                       M_ctr_a_q_13_rstpot
                                                       M_ctr_a_q_13
    -------------------------------------------------  ---------------------------
    Total                                      9.071ns (1.602ns logic, 7.469ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  10.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_ctr_a_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.058ns (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (0.705 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_ctr_a_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd18
    SLICE_X9Y48.D2       net (fanout=31)       1.219   M_state_q_FSM_FFd18
    SLICE_X9Y48.D        Tilo                  0.259   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd22-In131
    SLICE_X14Y23.B1      net (fanout=12)       4.519   M_state_q_FSM_FFd22-In13
    SLICE_X14Y23.B       Tilo                  0.235   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_b_d<2>1
    SLICE_X14Y23.A3      net (fanout=3)        0.481   M_state_q_M_ctr_b_d[2]
    SLICE_X14Y23.A       Tilo                  0.235   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_a_d<2>
    SLICE_X9Y23.C1       net (fanout=2)        1.307   M_ctr_a_d[2]
    SLICE_X9Y23.CLK      Tas                   0.373   M_ctr_a_q[3]
                                                       M_ctr_a_q_2_rstpot
                                                       M_ctr_a_q_2
    -------------------------------------------------  ---------------------------
    Total                                      9.058ns (1.532ns logic, 7.526ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  10.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_30 (FF)
  Destination:          M_ctr_a_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.005ns (Levels of Logic = 4)
  Clock Path Skew:      -0.101ns (0.715 - 0.816)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_30 to M_ctr_a_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.DQ       Tcko                  0.476   M_counter_q[30]
                                                       M_counter_q_30
    SLICE_X10Y18.D4      net (fanout=88)       3.595   M_counter_q[30]
    SLICE_X10Y18.D       Tilo                  0.235   M_state_q_M_ctr_a_d[13]
                                                       M_state_q_M_ctr_a_d<13>1
    SLICE_X11Y29.D6      net (fanout=2)        1.022   M_state_q_M_ctr_a_d[13]
    SLICE_X11Y29.D       Tilo                  0.259   N168
                                                       M_state_q_M_ctr_a_d<13>3_SW0
    SLICE_X11Y29.C5      net (fanout=1)        0.406   N168
    SLICE_X11Y29.C       Tilo                  0.259   N168
                                                       M_state_q_M_ctr_a_d<13>3
    SLICE_X11Y18.A2      net (fanout=2)        2.380   M_ctr_a_d[13]
    SLICE_X11Y18.CLK     Tas                   0.373   M_ctr_a_q[15]
                                                       M_ctr_a_q_13_rstpot
                                                       M_ctr_a_q_13
    -------------------------------------------------  ---------------------------
    Total                                      9.005ns (1.602ns logic, 7.403ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  11.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_ctr_b_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.754ns (Levels of Logic = 4)
  Clock Path Skew:      -0.131ns (0.678 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_ctr_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd18
    SLICE_X9Y48.D2       net (fanout=31)       1.219   M_state_q_FSM_FFd18
    SLICE_X9Y48.D        Tilo                  0.259   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd22-In131
    SLICE_X14Y23.B1      net (fanout=12)       4.519   M_state_q_FSM_FFd22-In13
    SLICE_X14Y23.B       Tilo                  0.235   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_b_d<2>1
    SLICE_X14Y23.D2      net (fanout=3)        0.752   M_state_q_M_ctr_b_d[2]
    SLICE_X14Y23.CMUX    Topdc                 0.402   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_b_d<2>4_F
                                                       M_state_q_M_ctr_b_d<2>4
    SLICE_X14Y22.C4      net (fanout=2)        0.589   M_ctr_b_d[2]
    SLICE_X14Y22.CLK     Tas                   0.349   M_ctr_b_q[3]
                                                       M_ctr_b_q_2_rstpot
                                                       M_ctr_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.754ns (1.675ns logic, 7.079ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  11.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          alu1/add/Mmult_n0024 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.786ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (0.714 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to alu1/add/Mmult_n0024
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd18
    SLICE_X9Y48.D2       net (fanout=31)       1.219   M_state_q_FSM_FFd18
    SLICE_X9Y48.D        Tilo                  0.259   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd22-In131
    SLICE_X11Y17.A3      net (fanout=12)       4.932   M_state_q_FSM_FFd22-In13
    SLICE_X11Y17.A       Tilo                  0.259   N19
                                                       M_state_q_M_ctr_a_d<15>_SW0
    SLICE_X11Y18.D5      net (fanout=1)        0.418   N19
    SLICE_X11Y18.D       Tilo                  0.259   M_ctr_a_q[15]
                                                       M_state_q_M_ctr_a_d<15>
    DSP48_X0Y5.B15       net (fanout=2)        0.838   M_ctr_a_d[15]
    DSP48_X0Y5.CLK       Tdspdck_B_B0REG       0.172   alu1/add/Mmult_n0024
                                                       alu1/add/Mmult_n0024
    -------------------------------------------------  ---------------------------
    Total                                      8.786ns (1.379ns logic, 7.407ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  11.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          alu1/add/Mmult_n0024 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.737ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (0.714 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to alu1/add/Mmult_n0024
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd18
    SLICE_X9Y48.D2       net (fanout=31)       1.219   M_state_q_FSM_FFd18
    SLICE_X9Y48.D        Tilo                  0.259   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd22-In131
    SLICE_X14Y23.B1      net (fanout=12)       4.519   M_state_q_FSM_FFd22-In13
    SLICE_X14Y23.B       Tilo                  0.235   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_b_d<2>1
    SLICE_X14Y23.C6      net (fanout=3)        0.274   M_state_q_M_ctr_b_d[2]
    SLICE_X14Y23.CMUX    Tilo                  0.403   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_b_d<2>4_G
                                                       M_state_q_M_ctr_b_d<2>4
    DSP48_X0Y5.A2        net (fanout=2)        1.237   M_ctr_b_d[2]
    DSP48_X0Y5.CLK       Tdspdck_A_A1REG       0.161   alu1/add/Mmult_n0024
                                                       alu1/add/Mmult_n0024
    -------------------------------------------------  ---------------------------
    Total                                      8.737ns (1.488ns logic, 7.249ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  11.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd15 (FF)
  Destination:          M_ctr_a_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.726ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.705 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd15 to M_ctr_a_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CQ      Tcko                  0.476   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd15
    SLICE_X9Y46.C1       net (fanout=16)       1.519   M_state_q_FSM_FFd15
    SLICE_X9Y46.C        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       M_state_q_M_ctr_a_d<1>11_SW0
    SLICE_X15Y40.A2      net (fanout=1)        1.687   N124
    SLICE_X15Y40.A       Tilo                  0.259   N9
                                                       M_state_q_M_ctr_a_d<1>11
    SLICE_X14Y23.A1      net (fanout=4)        2.611   M_state_q_M_ctr_a_d<1>1
    SLICE_X14Y23.A       Tilo                  0.235   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_a_d<2>
    SLICE_X9Y23.C1       net (fanout=2)        1.307   M_ctr_a_d[2]
    SLICE_X9Y23.CLK      Tas                   0.373   M_ctr_a_q[3]
                                                       M_ctr_a_q_2_rstpot
                                                       M_ctr_a_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.726ns (1.602ns logic, 7.124ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  11.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          alu1/add/Mmult_n0024 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.702ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (0.714 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to alu1/add/Mmult_n0024
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd18
    SLICE_X9Y48.D2       net (fanout=31)       1.219   M_state_q_FSM_FFd18
    SLICE_X9Y48.D        Tilo                  0.259   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd22-In131
    SLICE_X14Y23.B1      net (fanout=12)       4.519   M_state_q_FSM_FFd22-In13
    SLICE_X14Y23.B       Tilo                  0.235   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_b_d<2>1
    SLICE_X14Y23.A3      net (fanout=3)        0.481   M_state_q_M_ctr_b_d[2]
    SLICE_X14Y23.A       Tilo                  0.235   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_a_d<2>
    DSP48_X0Y5.B2        net (fanout=2)        1.152   M_ctr_a_d[2]
    DSP48_X0Y5.CLK       Tdspdck_B_B0REG       0.172   alu1/add/Mmult_n0024
                                                       alu1/add/Mmult_n0024
    -------------------------------------------------  ---------------------------
    Total                                      8.702ns (1.331ns logic, 7.371ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  11.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd17 (FF)
  Destination:          M_ctr_a_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.680ns (Levels of Logic = 4)
  Clock Path Skew:      -0.094ns (0.715 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd17 to M_ctr_a_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.BQ       Tcko                  0.430   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd17
    SLICE_X9Y48.D4       net (fanout=23)       0.326   M_state_q_FSM_FFd17
    SLICE_X9Y48.D        Tilo                  0.259   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd22-In131
    SLICE_X11Y17.A3      net (fanout=12)       4.932   M_state_q_FSM_FFd22-In13
    SLICE_X11Y17.A       Tilo                  0.259   N19
                                                       M_state_q_M_ctr_a_d<15>_SW0
    SLICE_X11Y18.D5      net (fanout=1)        0.418   N19
    SLICE_X11Y18.D       Tilo                  0.259   M_ctr_a_q[15]
                                                       M_state_q_M_ctr_a_d<15>
    SLICE_X11Y18.C1      net (fanout=2)        1.424   M_ctr_a_d[15]
    SLICE_X11Y18.CLK     Tas                   0.373   M_ctr_a_q[15]
                                                       M_ctr_a_q_15_rstpot
                                                       M_ctr_a_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.680ns (1.580ns logic, 7.100ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  11.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd22 (FF)
  Destination:          M_ctr_a_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.725ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.715 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd22 to M_ctr_a_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.525   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    SLICE_X15Y37.A2      net (fanout=13)       1.888   M_state_q_FSM_FFd22
    SLICE_X15Y37.A       Tilo                  0.259   M_ctr_b_d[4]
                                                       M_state_q__n0649_inv111
    SLICE_X15Y40.A6      net (fanout=9)        0.625   M_state_q__n0649_inv11
    SLICE_X15Y40.A       Tilo                  0.259   N9
                                                       M_state_q_M_ctr_a_d<1>11
    SLICE_X11Y18.D2      net (fanout=4)        3.113   M_state_q_M_ctr_a_d<1>1
    SLICE_X11Y18.D       Tilo                  0.259   M_ctr_a_q[15]
                                                       M_state_q_M_ctr_a_d<15>
    SLICE_X11Y18.C1      net (fanout=2)        1.424   M_ctr_a_d[15]
    SLICE_X11Y18.CLK     Tas                   0.373   M_ctr_a_q[15]
                                                       M_ctr_a_q_15_rstpot
                                                       M_ctr_a_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.725ns (1.675ns logic, 7.050ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  11.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_ctr_a_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.741ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.715 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_ctr_a_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.CQ      Tcko                  0.430   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd3
    SLICE_X12Y37.A1      net (fanout=20)       2.309   M_state_q_FSM_FFd3
    SLICE_X12Y37.A       Tilo                  0.254   M_state_q_M_ctr_a_d<7>1
                                                       M_state_q_M_ctr_a_d<0>21
    SLICE_X11Y29.D2      net (fanout=52)       2.071   M_state_q_M_ctr_a_d<0>2
    SLICE_X11Y29.D       Tilo                  0.259   N168
                                                       M_state_q_M_ctr_a_d<13>3_SW0
    SLICE_X11Y29.C5      net (fanout=1)        0.406   N168
    SLICE_X11Y29.C       Tilo                  0.259   N168
                                                       M_state_q_M_ctr_a_d<13>3
    SLICE_X11Y18.A2      net (fanout=2)        2.380   M_ctr_a_d[13]
    SLICE_X11Y18.CLK     Tas                   0.373   M_ctr_a_q[15]
                                                       M_ctr_a_q_13_rstpot
                                                       M_ctr_a_q_13
    -------------------------------------------------  ---------------------------
    Total                                      8.741ns (1.575ns logic, 7.166ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  11.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd15 (FF)
  Destination:          alu1/add/Mmult_n0024 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.714 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd15 to alu1/add/Mmult_n0024
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CQ      Tcko                  0.476   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd15
    SLICE_X9Y46.C1       net (fanout=16)       1.519   M_state_q_FSM_FFd15
    SLICE_X9Y46.C        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       M_state_q_M_ctr_a_d<1>11_SW0
    SLICE_X15Y40.A2      net (fanout=1)        1.687   N124
    SLICE_X15Y40.A       Tilo                  0.259   N9
                                                       M_state_q_M_ctr_a_d<1>11
    SLICE_X11Y18.D2      net (fanout=4)        3.113   M_state_q_M_ctr_a_d<1>1
    SLICE_X11Y18.D       Tilo                  0.259   M_ctr_a_q[15]
                                                       M_state_q_M_ctr_a_d<15>
    DSP48_X0Y5.B15       net (fanout=2)        0.838   M_ctr_a_d[15]
    DSP48_X0Y5.CLK       Tdspdck_B_B0REG       0.172   alu1/add/Mmult_n0024
                                                       alu1/add/Mmult_n0024
    -------------------------------------------------  ---------------------------
    Total                                      8.582ns (1.425ns logic, 7.157ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  11.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd16 (FF)
  Destination:          M_ctr_a_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.556ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.715 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd16 to M_ctr_a_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.DQ      Tcko                  0.476   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd16
    SLICE_X15Y37.A3      net (fanout=16)       1.768   M_state_q_FSM_FFd16
    SLICE_X15Y37.A       Tilo                  0.259   M_ctr_b_d[4]
                                                       M_state_q__n0649_inv111
    SLICE_X15Y40.A6      net (fanout=9)        0.625   M_state_q__n0649_inv11
    SLICE_X15Y40.A       Tilo                  0.259   N9
                                                       M_state_q_M_ctr_a_d<1>11
    SLICE_X11Y18.D2      net (fanout=4)        3.113   M_state_q_M_ctr_a_d<1>1
    SLICE_X11Y18.D       Tilo                  0.259   M_ctr_a_q[15]
                                                       M_state_q_M_ctr_a_d<15>
    SLICE_X11Y18.C1      net (fanout=2)        1.424   M_ctr_a_d[15]
    SLICE_X11Y18.CLK     Tas                   0.373   M_ctr_a_q[15]
                                                       M_ctr_a_q_15_rstpot
                                                       M_ctr_a_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.556ns (1.626ns logic, 6.930ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  11.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd20 (FF)
  Destination:          M_ctr_a_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.515ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.715 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd20 to M_ctr_a_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.CQ       Tcko                  0.525   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd20
    SLICE_X15Y40.A1      net (fanout=14)       2.562   M_state_q_FSM_FFd20
    SLICE_X15Y40.A       Tilo                  0.259   N9
                                                       M_state_q_M_ctr_a_d<1>11
    SLICE_X11Y18.D2      net (fanout=4)        3.113   M_state_q_M_ctr_a_d<1>1
    SLICE_X11Y18.D       Tilo                  0.259   M_ctr_a_q[15]
                                                       M_state_q_M_ctr_a_d<15>
    SLICE_X11Y18.C1      net (fanout=2)        1.424   M_ctr_a_d[15]
    SLICE_X11Y18.CLK     Tas                   0.373   M_ctr_a_q[15]
                                                       M_ctr_a_q_15_rstpot
                                                       M_ctr_a_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.515ns (1.416ns logic, 7.099ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  11.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd6 (FF)
  Destination:          M_ctr_a_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.584ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.715 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd6 to M_ctr_a_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.BQ      Tcko                  0.525   M_state_q_FSM_FFd8
                                                       M_state_q_FSM_FFd6
    SLICE_X12Y36.A1      net (fanout=20)       1.526   M_state_q_FSM_FFd6
    SLICE_X12Y36.A       Tilo                  0.254   N187
                                                       M_state_q_M_ctr_b_d<1>21
    SLICE_X15Y40.A3      net (fanout=14)       0.851   M_state_q_M_ctr_b_d<1>2
    SLICE_X15Y40.A       Tilo                  0.259   N9
                                                       M_state_q_M_ctr_a_d<1>11
    SLICE_X11Y18.D2      net (fanout=4)        3.113   M_state_q_M_ctr_a_d<1>1
    SLICE_X11Y18.D       Tilo                  0.259   M_ctr_a_q[15]
                                                       M_state_q_M_ctr_a_d<15>
    SLICE_X11Y18.C1      net (fanout=2)        1.424   M_ctr_a_d[15]
    SLICE_X11Y18.CLK     Tas                   0.373   M_ctr_a_q[15]
                                                       M_ctr_a_q_15_rstpot
                                                       M_ctr_a_q_15
    -------------------------------------------------  ---------------------------
    Total                                      8.584ns (1.670ns logic, 6.914ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  11.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd23 (FF)
  Destination:          M_ctr_a_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.477ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.715 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd23 to M_ctr_a_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.525   M_state_q_FSM_FFd23
                                                       M_state_q_FSM_FFd23
    SLICE_X11Y29.A1      net (fanout=24)       3.596   M_state_q_FSM_FFd23
    SLICE_X11Y29.A       Tilo                  0.259   N168
                                                       M_state_q_M_ctr_a_d<0>11
    SLICE_X11Y29.D3      net (fanout=19)       0.420   M_state_q_M_ctr_a_d<0>1
    SLICE_X11Y29.D       Tilo                  0.259   N168
                                                       M_state_q_M_ctr_a_d<13>3_SW0
    SLICE_X11Y29.C5      net (fanout=1)        0.406   N168
    SLICE_X11Y29.C       Tilo                  0.259   N168
                                                       M_state_q_M_ctr_a_d<13>3
    SLICE_X11Y18.A2      net (fanout=2)        2.380   M_ctr_a_d[13]
    SLICE_X11Y18.CLK     Tas                   0.373   M_ctr_a_q[15]
                                                       M_ctr_a_q_13_rstpot
                                                       M_ctr_a_q_13
    -------------------------------------------------  ---------------------------
    Total                                      8.477ns (1.675ns logic, 6.802ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  11.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd15 (FF)
  Destination:          alu1/add/Mmult_n0024 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.370ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.714 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd15 to alu1/add/Mmult_n0024
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CQ      Tcko                  0.476   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd15
    SLICE_X9Y46.C1       net (fanout=16)       1.519   M_state_q_FSM_FFd15
    SLICE_X9Y46.C        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       M_state_q_M_ctr_a_d<1>11_SW0
    SLICE_X15Y40.A2      net (fanout=1)        1.687   N124
    SLICE_X15Y40.A       Tilo                  0.259   N9
                                                       M_state_q_M_ctr_a_d<1>11
    SLICE_X14Y23.A1      net (fanout=4)        2.611   M_state_q_M_ctr_a_d<1>1
    SLICE_X14Y23.A       Tilo                  0.235   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_a_d<2>
    DSP48_X0Y5.B2        net (fanout=2)        1.152   M_ctr_a_d[2]
    DSP48_X0Y5.CLK       Tdspdck_B_B0REG       0.172   alu1/add/Mmult_n0024
                                                       alu1/add/Mmult_n0024
    -------------------------------------------------  ---------------------------
    Total                                      8.370ns (1.401ns logic, 6.969ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  11.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd17 (FF)
  Destination:          alu1/add/Mmult_n0024 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.321ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (0.714 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd17 to alu1/add/Mmult_n0024
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.BQ       Tcko                  0.430   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd17
    SLICE_X9Y48.D4       net (fanout=23)       0.326   M_state_q_FSM_FFd17
    SLICE_X9Y48.D        Tilo                  0.259   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd22-In131
    SLICE_X14Y23.B1      net (fanout=12)       4.519   M_state_q_FSM_FFd22-In13
    SLICE_X14Y23.B       Tilo                  0.235   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_b_d<2>1
    SLICE_X14Y23.D2      net (fanout=3)        0.752   M_state_q_M_ctr_b_d[2]
    SLICE_X14Y23.CMUX    Topdc                 0.402   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_b_d<2>4_F
                                                       M_state_q_M_ctr_b_d<2>4
    DSP48_X0Y5.A2        net (fanout=2)        1.237   M_ctr_b_d[2]
    DSP48_X0Y5.CLK       Tdspdck_A_A1REG       0.161   alu1/add/Mmult_n0024
                                                       alu1/add/Mmult_n0024
    -------------------------------------------------  ---------------------------
    Total                                      8.321ns (1.487ns logic, 6.834ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  11.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd18 (FF)
  Destination:          M_ctr_b_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.277ns (Levels of Logic = 4)
  Clock Path Skew:      -0.131ns (0.678 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd18 to M_ctr_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.430   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd18
    SLICE_X9Y48.D2       net (fanout=31)       1.219   M_state_q_FSM_FFd18
    SLICE_X9Y48.D        Tilo                  0.259   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd22-In131
    SLICE_X14Y23.B1      net (fanout=12)       4.519   M_state_q_FSM_FFd22-In13
    SLICE_X14Y23.B       Tilo                  0.235   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_b_d<2>1
    SLICE_X14Y23.C6      net (fanout=3)        0.274   M_state_q_M_ctr_b_d[2]
    SLICE_X14Y23.CMUX    Tilo                  0.403   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_b_d<2>4_G
                                                       M_state_q_M_ctr_b_d<2>4
    SLICE_X14Y22.C4      net (fanout=2)        0.589   M_ctr_b_d[2]
    SLICE_X14Y22.CLK     Tas                   0.349   M_ctr_b_q[3]
                                                       M_ctr_b_q_2_rstpot
                                                       M_ctr_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.277ns (1.676ns logic, 6.601ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  11.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd15 (FF)
  Destination:          M_ctr_a_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.325ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (0.705 - 0.779)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd15 to M_ctr_a_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CQ      Tcko                  0.476   M_state_q_FSM_FFd16
                                                       M_state_q_FSM_FFd15
    SLICE_X9Y46.C1       net (fanout=16)       1.519   M_state_q_FSM_FFd15
    SLICE_X9Y46.C        Tilo                  0.259   M_state_q_FSM_FFd21
                                                       M_state_q_M_ctr_a_d<1>11_SW0
    SLICE_X15Y40.A2      net (fanout=1)        1.687   N124
    SLICE_X15Y40.A       Tilo                  0.259   N9
                                                       M_state_q_M_ctr_a_d<1>11
    SLICE_X15Y40.B1      net (fanout=4)        0.833   M_state_q_M_ctr_a_d<1>1
    SLICE_X15Y40.B       Tilo                  0.259   N9
                                                       M_state_q_M_ctr_a_d<1>3
    SLICE_X9Y23.B1       net (fanout=2)        2.660   M_ctr_a_d[1]
    SLICE_X9Y23.CLK      Tas                   0.373   M_ctr_a_q[3]
                                                       M_ctr_a_q_1_rstpot
                                                       M_ctr_a_q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.325ns (1.626ns logic, 6.699ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  11.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd22 (FF)
  Destination:          alu1/add/Mmult_n0024 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.318ns (Levels of Logic = 3)
  Clock Path Skew:      -0.032ns (0.714 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd22 to alu1/add/Mmult_n0024
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.525   M_state_q_FSM_FFd22
                                                       M_state_q_FSM_FFd22
    SLICE_X8Y48.B3       net (fanout=13)       1.589   M_state_q_FSM_FFd22
    SLICE_X8Y48.B        Tilo                  0.254   M_state_q_FSM_FFd20
                                                       M_state_q_M_ctr_a_d<5>11
    SLICE_X12Y37.D2      net (fanout=13)       2.438   M_state_q_M_ctr_a_d<5>1
    SLICE_X12Y37.D       Tilo                  0.254   M_state_q_M_ctr_a_d<7>1
                                                       M_state_q_M_ctr_a_d<7>11
    SLICE_X10Y19.C3      net (fanout=7)        2.070   M_state_q_M_ctr_a_d<7>1
    SLICE_X10Y19.C       Tilo                  0.235   M_ctr_a_q[10]
                                                       M_state_q_M_ctr_a_d<10>3
    DSP48_X0Y5.B10       net (fanout=2)        0.781   M_ctr_a_d[10]
    DSP48_X0Y5.CLK       Tdspdck_B_B0REG       0.172   alu1/add/Mmult_n0024
                                                       alu1/add/Mmult_n0024
    -------------------------------------------------  ---------------------------
    Total                                      8.318ns (1.440ns logic, 6.878ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  11.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd23 (FF)
  Destination:          alu1/add/Mmult_n0024 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.303ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.714 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd23 to alu1/add/Mmult_n0024
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.525   M_state_q_FSM_FFd23
                                                       M_state_q_FSM_FFd23
    SLICE_X11Y29.A1      net (fanout=24)       3.596   M_state_q_FSM_FFd23
    SLICE_X11Y29.A       Tilo                  0.259   N168
                                                       M_state_q_M_ctr_a_d<0>11
    SLICE_X15Y36.D6      net (fanout=19)       1.370   M_state_q_M_ctr_a_d<0>1
    SLICE_X15Y36.D       Tilo                  0.259   M_ctr_b_d[1]
                                                       M_state_q_M_ctr_b_d<1>
    DSP48_X0Y5.A1        net (fanout=2)        2.133   M_ctr_b_d[1]
    DSP48_X0Y5.CLK       Tdspdck_A_A1REG       0.161   alu1/add/Mmult_n0024
                                                       alu1/add/Mmult_n0024
    -------------------------------------------------  ---------------------------
    Total                                      8.303ns (1.204ns logic, 7.099ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  11.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_29 (FF)
  Destination:          alu1/add/Mmult_n0024 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.224ns (Levels of Logic = 3)
  Clock Path Skew:      -0.102ns (0.714 - 0.816)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_29 to alu1/add/Mmult_n0024
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.CQ       Tcko                  0.476   M_counter_q[30]
                                                       M_counter_q_29
    SLICE_X10Y18.D2      net (fanout=91)       4.115   M_counter_q[29]
    SLICE_X10Y18.D       Tilo                  0.235   M_state_q_M_ctr_a_d[13]
                                                       M_state_q_M_ctr_a_d<13>1
    SLICE_X11Y29.D6      net (fanout=2)        1.022   M_state_q_M_ctr_a_d[13]
    SLICE_X11Y29.D       Tilo                  0.259   N168
                                                       M_state_q_M_ctr_a_d<13>3_SW0
    SLICE_X11Y29.C5      net (fanout=1)        0.406   N168
    SLICE_X11Y29.C       Tilo                  0.259   N168
                                                       M_state_q_M_ctr_a_d<13>3
    DSP48_X0Y5.B13       net (fanout=2)        1.280   M_ctr_a_d[13]
    DSP48_X0Y5.CLK       Tdspdck_B_B0REG       0.172   alu1/add/Mmult_n0024
                                                       alu1/add/Mmult_n0024
    -------------------------------------------------  ---------------------------
    Total                                      8.224ns (1.401ns logic, 6.823ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  11.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd23 (FF)
  Destination:          alu1/add/Mmult_n0024 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      8.253ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.714 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd23 to alu1/add/Mmult_n0024
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.AQ       Tcko                  0.525   M_state_q_FSM_FFd23
                                                       M_state_q_FSM_FFd23
    SLICE_X11Y29.A1      net (fanout=24)       3.596   M_state_q_FSM_FFd23
    SLICE_X11Y29.A       Tilo                  0.259   N168
                                                       M_state_q_M_ctr_a_d<0>11
    SLICE_X15Y37.D3      net (fanout=19)       1.648   M_state_q_M_ctr_a_d<0>1
    SLICE_X15Y37.D       Tilo                  0.259   M_ctr_b_d[4]
                                                       M_state_q_M_ctr_b_d<4>3
    DSP48_X0Y5.A4        net (fanout=2)        1.805   M_ctr_b_d[4]
    DSP48_X0Y5.CLK       Tdspdck_A_A1REG       0.161   alu1/add/Mmult_n0024
                                                       alu1/add/Mmult_n0024
    -------------------------------------------------  ---------------------------
    Total                                      8.253ns (1.204ns logic, 7.049ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  11.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_30 (FF)
  Destination:          M_ctr_b_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.174ns (Levels of Logic = 4)
  Clock Path Skew:      -0.110ns (0.706 - 0.816)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_30 to M_ctr_b_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.DQ       Tcko                  0.476   M_counter_q[30]
                                                       M_counter_q_30
    SLICE_X16Y36.B1      net (fanout=88)       2.746   M_counter_q[30]
    SLICE_X16Y36.B       Tilo                  0.254   N60
                                                       M_state_q__n0649_inv1_SW1
    SLICE_X14Y42.D4      net (fanout=4)        0.979   N60
    SLICE_X14Y42.D       Tilo                  0.235   M_state_q__n0649_inv12
                                                       M_state_q__n0649_inv1_1
    SLICE_X11Y22.A3      net (fanout=4)        2.709   M_state_q__n0649_inv12
    SLICE_X11Y22.A       Tilo                  0.259   M_ctr_b_q[14]
                                                       M_ctr_b_q_12_rstpot_SW0
    SLICE_X11Y22.B6      net (fanout=1)        0.143   N102
    SLICE_X11Y22.CLK     Tas                   0.373   M_ctr_b_q[14]
                                                       M_ctr_b_q_12_rstpot
                                                       M_ctr_b_q_12
    -------------------------------------------------  ---------------------------
    Total                                      8.174ns (1.597ns logic, 6.577ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  11.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd17 (FF)
  Destination:          M_ctr_a_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.165ns (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (0.705 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd17 to M_ctr_a_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.BQ       Tcko                  0.430   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd17
    SLICE_X9Y48.D4       net (fanout=23)       0.326   M_state_q_FSM_FFd17
    SLICE_X9Y48.D        Tilo                  0.259   M_state_q_FSM_FFd19
                                                       M_state_q_FSM_FFd22-In131
    SLICE_X14Y23.B1      net (fanout=12)       4.519   M_state_q_FSM_FFd22-In13
    SLICE_X14Y23.B       Tilo                  0.235   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_b_d<2>1
    SLICE_X14Y23.A3      net (fanout=3)        0.481   M_state_q_M_ctr_b_d[2]
    SLICE_X14Y23.A       Tilo                  0.235   M_state_q_M_ctr_b_d[2]
                                                       M_state_q_M_ctr_a_d<2>
    SLICE_X9Y23.C1       net (fanout=2)        1.307   M_ctr_a_d[2]
    SLICE_X9Y23.CLK      Tas                   0.373   M_ctr_a_q[3]
                                                       M_ctr_a_q_2_rstpot
                                                       M_ctr_a_q_2
    -------------------------------------------------  ---------------------------
    Total                                      8.165ns (1.532ns logic, 6.633ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[14]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[14]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[14]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[14]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X0Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[22]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[22]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q[22]/CLK
  Logical resource: M_counter_q_21/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.702|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10904 paths, 0 nets, and 1798 connections

Design statistics:
   Minimum period:   9.702ns{1}   (Maximum frequency: 103.072MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 31 08:16:09 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 401 MB



