$date
	Wed May 12 17:14:05 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 1 ! \$1 $end
$var wire 1 " \$11 $end
$var wire 1 # \$13 $end
$var wire 1 $ \$19 $end
$var wire 1 % \$21 $end
$var wire 1 & \$23 $end
$var wire 1 ' \$25 $end
$var wire 1 ( \$27 $end
$var wire 1 ) \$29 $end
$var wire 1 * \$3 $end
$var wire 1 + \$5 $end
$var wire 1 , \$7 $end
$var wire 1 - \$9 $end
$var wire 5 . a__data [4:0] $end
$var wire 1 / a__ready $end
$var wire 1 0 a__valid $end
$var wire 5 1 b__data [4:0] $end
$var wire 1 2 b__ready $end
$var wire 1 3 b__valid $end
$var wire 1 4 clk $end
$var wire 1 5 r__ready $end
$var wire 1 6 rst $end
$var wire 6 7 \$16 [5:0] $end
$var wire 10 8 \$15 [9:0] $end
$var reg 1 9 initial $end
$var reg 10 : r__data [9:0] $end
$var reg 10 ; \r__data$next [9:0] $end
$var reg 1 < r__valid $end
$var reg 1 = \r__valid$next $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1=
0<
b1101 ;
b0 :
09
b1101 8
b1101 7
06
15
14
13
12
b1001 1
10
1/
b100 .
1-
1,
1+
1*
1)
0(
1'
1&
0%
1$
1#
1"
0!
$end
#1000
04
#2000
b1111111101 ;
b10110 .
b1111111101 8
b111101 7
b111 1
1=
1(
0'
1%
0$
1!
1<
b1101 :
14
#3000
04
#4000
b100 ;
b0 .
b100 8
b100 7
b100 1
b1111111101 :
14
#5000
04
#6000
b1111110011 ;
b10010 .
b1111110011 8
b110011 7
b1 1
b100 :
14
#7000
04
#8000
b1000 ;
b1101 .
b1000 8
b1000 7
b11011 1
b1111110011 :
14
#9000
04
#10000
0=
0#
0,
0-
0*
0"
0+
00
03
b1000 :
14
#11000
04
#12000
0(
1'
0%
1$
0!
0<
14
#12001
