$date
	Mon Oct  9 23:53:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module task_2_controller_tb $end
$var wire 1 ! mem_wr_tb $end
$var wire 1 " mem_rd_tb $end
$var wire 1 # load_pc_tb $end
$var wire 1 $ load_ir_tb $end
$var wire 1 % load_ac_tb $end
$var wire 1 & inc_pc_tb $end
$var wire 1 ' halt_tb $end
$var reg 1 ( Zero_tb $end
$var reg 1 ) clk_tb $end
$var reg 3 * opcode_tb [2:0] $end
$var reg 1 + rst_tb $end
$scope module uut $end
$var wire 1 ( Zero $end
$var wire 1 ) clk $end
$var wire 3 , opcode [2:0] $end
$var wire 1 + rst $end
$var reg 3 - c_s [2:0] $end
$var reg 1 ' halt $end
$var reg 1 & inc_pc $end
$var reg 1 % load_ac $end
$var reg 1 $ load_ir $end
$var reg 1 # load_pc $end
$var reg 1 " mem_rd $end
$var reg 1 ! mem_wr $end
$var reg 3 . n_s [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 .
b0 -
b0 ,
0+
b0 *
1)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
b1 .
b1 *
b1 ,
#10
b1 .
b110 *
b110 ,
1+
1(
#15
b1 .
b11 *
b11 ,
#20
b1 .
b100 *
b100 ,
0+
0(
0)
#25
b1 .
b101 *
b101 ,
#30
b1 .
b110 *
b110 ,
1+
1(
#35
b1 .
b111 *
b111 ,
#40
1"
b10 .
b1 -
b0 *
b0 ,
1)
#45
b10 .
1"
b1 *
b1 ,
#50
b10 .
1"
b110 *
b110 ,
#55
b10 .
1"
b11 *
b11 ,
#60
b10 .
1"
b100 *
b100 ,
0)
#65
b10 .
1"
b101 *
b101 ,
#70
b10 .
1"
b110 *
b110 ,
#75
b10 .
1"
b111 *
b111 ,
#80
1$
b11 .
b10 -
1"
b0 *
b0 ,
1)
#85
b11 .
1$
1"
b1 *
b1 ,
#90
b11 .
1$
1"
b110 *
b110 ,
#95
b11 .
1$
1"
b11 *
b11 ,
#100
b11 .
1$
1"
b100 *
b100 ,
0)
#105
b11 .
1$
1"
b101 *
b101 ,
#110
b11 .
1$
1"
b110 *
b110 ,
#115
b11 .
1$
1"
b111 *
b111 ,
#120
b100 .
b11 -
1$
1"
b0 *
b0 ,
1)
#125
b100 .
1$
1"
b1 *
b1 ,
#130
b100 .
1$
1"
b110 *
b110 ,
#135
b100 .
1$
1"
b11 *
b11 ,
#140
b100 .
1$
1"
b100 *
b100 ,
0)
#145
b100 .
1$
1"
b101 *
b101 ,
#150
b100 .
1$
1"
b110 *
b110 ,
#155
b100 .
1$
1"
b111 *
b111 ,
#160
1&
1'
b101 .
b100 -
0$
0"
b0 *
b0 ,
1)
#165
b101 .
0&
0'
b1 *
b1 ,
#170
b101 .
b110 *
b110 ,
#175
b101 .
b11 *
b11 ,
#180
b101 .
b100 *
b100 ,
0)
#185
b101 .
b101 *
b101 ,
#190
b101 .
b110 *
b110 ,
#195
b101 .
b111 *
b111 ,
#200
b110 .
b101 -
0&
0'
b0 *
b0 ,
1)
#205
b110 .
b1 *
b1 ,
#210
b110 .
b110 *
b110 ,
#215
b110 .
1"
b11 *
b11 ,
#220
b110 .
1"
b100 *
b100 ,
0)
#225
b110 .
1"
b101 *
b101 ,
#230
b110 .
0"
b110 *
b110 ,
#235
b110 .
b111 *
b111 ,
#240
b111 .
b110 -
b0 *
b0 ,
1)
#245
b111 .
1&
b1 *
b1 ,
#250
b111 .
0&
b110 *
b110 ,
#255
b111 .
1%
1"
b11 *
b11 ,
#260
b111 .
1%
1"
b100 *
b100 ,
0)
#265
b111 .
1%
1"
b101 *
b101 ,
#270
b111 .
0%
0"
b110 *
b110 ,
#275
b111 .
1#
b111 *
b111 ,
#280
b0 .
b111 -
0#
b0 *
b0 ,
1)
#285
b1 *
b1 ,
#290
1!
b110 *
b110 ,
#295
1%
1"
0!
b11 *
b11 ,
#300
1%
1"
b100 *
b100 ,
0)
#305
1%
1"
b101 *
b101 ,
#310
1!
0%
0"
b110 *
b110 ,
#315
1&
1#
0!
b111 *
b111 ,
#320
b1 .
b0 -
0#
0&
b0 *
b0 ,
1)
#325
b1 .
b1 *
b1 ,
#330
b1 .
b110 *
b110 ,
#335
b1 .
b11 *
b11 ,
#340
b1 .
b100 *
b100 ,
0)
#345
b1 .
b101 *
b101 ,
#350
b1 .
b110 *
b110 ,
#355
b1 .
b111 *
b111 ,
#360
b10 .
1"
b1 -
1)
#380
0)
#400
b11 .
1$
1"
b10 -
1)
#420
0)
#440
b100 .
1$
1"
b11 -
1)
#460
0)
#480
b101 .
0$
0"
b100 -
1)
#500
0)
#520
b110 .
b101 -
1)
#540
0)
#560
b111 .
1#
b110 -
1)
#580
0)
#600
b0 .
1&
1#
b111 -
1)
#620
0)
#640
b1 .
0#
0&
b0 -
1)
#660
0)
#680
b10 .
1"
b1 -
1)
#700
0)
#720
b11 .
1$
1"
b10 -
1)
#740
0)
#760
b100 .
1$
1"
b11 -
1)
#780
0)
#800
b101 .
0$
0"
b100 -
1)
#820
0)
#840
b110 .
b101 -
1)
#860
0)
#880
b111 .
1#
b110 -
1)
#900
0)
#920
b0 .
1&
1#
b111 -
1)
#940
0)
#960
b1 .
0#
0&
b0 -
1)
#980
0)
#1000
b10 .
1"
b1 -
1)
#1020
0)
#1040
b11 .
1$
1"
b10 -
1)
#1060
0)
#1080
b100 .
1$
1"
b11 -
1)
#1100
0)
#1120
b101 .
0$
0"
b100 -
1)
#1140
0)
#1160
b110 .
b101 -
1)
#1180
0)
#1200
b111 .
1#
b110 -
1)
#1220
0)
#1240
b0 .
1&
1#
b111 -
1)
#1260
0)
#1280
b1 .
0#
0&
b0 -
1)
#1300
0)
#1320
b10 .
1"
b1 -
1)
#1340
0)
#1355
