

================================================================
== Vitis HLS Report for 'Block_ZN8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei_exit_i125_proc'
================================================================
* Date:           Fri Oct 15 15:54:52 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        zynq_lab_2_2020_be
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.254 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      127|      127|  1.270 us|  1.270 us|  127|  127|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 128
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 0" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:1]   --->   Operation 129 'getelementptr' 'twid_rom_M_real_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln1 = store i15 32767, i8 %twid_rom_M_real_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:1]   --->   Operation 130 'store' 'store_ln1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 0" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:1]   --->   Operation 131 'getelementptr' 'twid_rom_M_imag_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln1 = store i16 0, i8 %twid_rom_M_imag_V_addr" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:1]   --->   Operation 132 'store' 'store_ln1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_1 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:2]   --->   Operation 133 'getelementptr' 'twid_rom_M_real_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln2 = store i15 32767, i8 %twid_rom_M_real_V_addr_1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:2]   --->   Operation 134 'store' 'store_ln2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_1 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:2]   --->   Operation 135 'getelementptr' 'twid_rom_M_imag_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln2 = store i16 65334, i8 %twid_rom_M_imag_V_addr_1" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:2]   --->   Operation 136 'store' 'store_ln2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_2 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 2" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:3]   --->   Operation 137 'getelementptr' 'twid_rom_M_real_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln3 = store i15 32765, i8 %twid_rom_M_real_V_addr_2" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:3]   --->   Operation 138 'store' 'store_ln3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_2 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 2" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:3]   --->   Operation 139 'getelementptr' 'twid_rom_M_imag_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (3.25ns)   --->   "%store_ln3 = store i16 65133, i8 %twid_rom_M_imag_V_addr_2" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:3]   --->   Operation 140 'store' 'store_ln3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_3 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 3" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:4]   --->   Operation 141 'getelementptr' 'twid_rom_M_real_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (3.25ns)   --->   "%store_ln4 = store i15 32762, i8 %twid_rom_M_real_V_addr_3" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:4]   --->   Operation 142 'store' 'store_ln4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_3 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 3" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:4]   --->   Operation 143 'getelementptr' 'twid_rom_M_imag_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln4 = store i16 64932, i8 %twid_rom_M_imag_V_addr_3" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:4]   --->   Operation 144 'store' 'store_ln4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_4 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 4" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:5]   --->   Operation 145 'getelementptr' 'twid_rom_M_real_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln5 = store i15 32758, i8 %twid_rom_M_real_V_addr_4" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:5]   --->   Operation 146 'store' 'store_ln5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_4 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 4" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:5]   --->   Operation 147 'getelementptr' 'twid_rom_M_imag_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln5 = store i16 64731, i8 %twid_rom_M_imag_V_addr_4" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:5]   --->   Operation 148 'store' 'store_ln5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_5 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 5" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:6]   --->   Operation 149 'getelementptr' 'twid_rom_M_real_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln6 = store i15 32752, i8 %twid_rom_M_real_V_addr_5" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:6]   --->   Operation 150 'store' 'store_ln6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_5 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 5" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:6]   --->   Operation 151 'getelementptr' 'twid_rom_M_imag_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln6 = store i16 64530, i8 %twid_rom_M_imag_V_addr_5" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:6]   --->   Operation 152 'store' 'store_ln6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_6 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 6" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:7]   --->   Operation 153 'getelementptr' 'twid_rom_M_real_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln7 = store i15 32745, i8 %twid_rom_M_real_V_addr_6" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:7]   --->   Operation 154 'store' 'store_ln7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_6 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 6" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:7]   --->   Operation 155 'getelementptr' 'twid_rom_M_imag_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (3.25ns)   --->   "%store_ln7 = store i16 64329, i8 %twid_rom_M_imag_V_addr_6" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:7]   --->   Operation 156 'store' 'store_ln7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_7 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 7" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:8]   --->   Operation 157 'getelementptr' 'twid_rom_M_real_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln8 = store i15 32737, i8 %twid_rom_M_real_V_addr_7" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:8]   --->   Operation 158 'store' 'store_ln8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_7 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 7" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:8]   --->   Operation 159 'getelementptr' 'twid_rom_M_imag_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln8 = store i16 64128, i8 %twid_rom_M_imag_V_addr_7" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:8]   --->   Operation 160 'store' 'store_ln8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_8 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 8" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:9]   --->   Operation 161 'getelementptr' 'twid_rom_M_real_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln9 = store i15 32728, i8 %twid_rom_M_real_V_addr_8" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:9]   --->   Operation 162 'store' 'store_ln9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_8 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 8" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:9]   --->   Operation 163 'getelementptr' 'twid_rom_M_imag_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln9 = store i16 63928, i8 %twid_rom_M_imag_V_addr_8" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:9]   --->   Operation 164 'store' 'store_ln9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_9 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 9" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:10]   --->   Operation 165 'getelementptr' 'twid_rom_M_real_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln10 = store i15 32718, i8 %twid_rom_M_real_V_addr_9" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:10]   --->   Operation 166 'store' 'store_ln10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_9 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 9" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:10]   --->   Operation 167 'getelementptr' 'twid_rom_M_imag_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln10 = store i16 63727, i8 %twid_rom_M_imag_V_addr_9" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:10]   --->   Operation 168 'store' 'store_ln10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_10 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 10" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:11]   --->   Operation 169 'getelementptr' 'twid_rom_M_real_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln11 = store i15 32706, i8 %twid_rom_M_real_V_addr_10" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:11]   --->   Operation 170 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_10 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 10" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:11]   --->   Operation 171 'getelementptr' 'twid_rom_M_imag_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln11 = store i16 63526, i8 %twid_rom_M_imag_V_addr_10" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:11]   --->   Operation 172 'store' 'store_ln11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_11 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 11" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:12]   --->   Operation 173 'getelementptr' 'twid_rom_M_real_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (3.25ns)   --->   "%store_ln12 = store i15 32693, i8 %twid_rom_M_real_V_addr_11" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:12]   --->   Operation 174 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_11 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 11" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:12]   --->   Operation 175 'getelementptr' 'twid_rom_M_imag_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln12 = store i16 63325, i8 %twid_rom_M_imag_V_addr_11" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:12]   --->   Operation 176 'store' 'store_ln12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_12 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 12" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:13]   --->   Operation 177 'getelementptr' 'twid_rom_M_real_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (3.25ns)   --->   "%store_ln13 = store i15 32679, i8 %twid_rom_M_real_V_addr_12" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:13]   --->   Operation 178 'store' 'store_ln13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_12 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 12" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:13]   --->   Operation 179 'getelementptr' 'twid_rom_M_imag_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (3.25ns)   --->   "%store_ln13 = store i16 63125, i8 %twid_rom_M_imag_V_addr_12" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:13]   --->   Operation 180 'store' 'store_ln13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_13 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 13" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:14]   --->   Operation 181 'getelementptr' 'twid_rom_M_real_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (3.25ns)   --->   "%store_ln14 = store i15 32663, i8 %twid_rom_M_real_V_addr_13" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:14]   --->   Operation 182 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_13 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 13" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:14]   --->   Operation 183 'getelementptr' 'twid_rom_M_imag_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (3.25ns)   --->   "%store_ln14 = store i16 62924, i8 %twid_rom_M_imag_V_addr_13" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:14]   --->   Operation 184 'store' 'store_ln14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_14 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 14" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:15]   --->   Operation 185 'getelementptr' 'twid_rom_M_real_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (3.25ns)   --->   "%store_ln15 = store i15 32647, i8 %twid_rom_M_real_V_addr_14" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:15]   --->   Operation 186 'store' 'store_ln15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_14 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 14" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:15]   --->   Operation 187 'getelementptr' 'twid_rom_M_imag_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (3.25ns)   --->   "%store_ln15 = store i16 62724, i8 %twid_rom_M_imag_V_addr_14" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:15]   --->   Operation 188 'store' 'store_ln15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_15 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 15" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:16]   --->   Operation 189 'getelementptr' 'twid_rom_M_real_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (3.25ns)   --->   "%store_ln16 = store i15 32629, i8 %twid_rom_M_real_V_addr_15" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:16]   --->   Operation 190 'store' 'store_ln16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_15 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 15" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:16]   --->   Operation 191 'getelementptr' 'twid_rom_M_imag_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (3.25ns)   --->   "%store_ln16 = store i16 62524, i8 %twid_rom_M_imag_V_addr_15" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:16]   --->   Operation 192 'store' 'store_ln16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_16 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 16" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:17]   --->   Operation 193 'getelementptr' 'twid_rom_M_real_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (3.25ns)   --->   "%store_ln17 = store i15 32610, i8 %twid_rom_M_real_V_addr_16" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:17]   --->   Operation 194 'store' 'store_ln17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_16 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 16" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:17]   --->   Operation 195 'getelementptr' 'twid_rom_M_imag_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (3.25ns)   --->   "%store_ln17 = store i16 62324, i8 %twid_rom_M_imag_V_addr_16" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:17]   --->   Operation 196 'store' 'store_ln17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_17 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 17" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:18]   --->   Operation 197 'getelementptr' 'twid_rom_M_real_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (3.25ns)   --->   "%store_ln18 = store i15 32589, i8 %twid_rom_M_real_V_addr_17" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:18]   --->   Operation 198 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_17 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 17" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:18]   --->   Operation 199 'getelementptr' 'twid_rom_M_imag_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (3.25ns)   --->   "%store_ln18 = store i16 62124, i8 %twid_rom_M_imag_V_addr_17" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:18]   --->   Operation 200 'store' 'store_ln18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_18 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 18" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:19]   --->   Operation 201 'getelementptr' 'twid_rom_M_real_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (3.25ns)   --->   "%store_ln19 = store i15 32568, i8 %twid_rom_M_real_V_addr_18" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:19]   --->   Operation 202 'store' 'store_ln19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_18 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 18" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:19]   --->   Operation 203 'getelementptr' 'twid_rom_M_imag_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (3.25ns)   --->   "%store_ln19 = store i16 61924, i8 %twid_rom_M_imag_V_addr_18" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:19]   --->   Operation 204 'store' 'store_ln19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_19 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 19" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:20]   --->   Operation 205 'getelementptr' 'twid_rom_M_real_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (3.25ns)   --->   "%store_ln20 = store i15 32545, i8 %twid_rom_M_real_V_addr_19" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:20]   --->   Operation 206 'store' 'store_ln20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_19 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 19" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:20]   --->   Operation 207 'getelementptr' 'twid_rom_M_imag_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln20 = store i16 61724, i8 %twid_rom_M_imag_V_addr_19" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:20]   --->   Operation 208 'store' 'store_ln20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_20 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 20" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:21]   --->   Operation 209 'getelementptr' 'twid_rom_M_real_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (3.25ns)   --->   "%store_ln21 = store i15 32521, i8 %twid_rom_M_real_V_addr_20" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:21]   --->   Operation 210 'store' 'store_ln21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_20 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 20" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:21]   --->   Operation 211 'getelementptr' 'twid_rom_M_imag_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln21 = store i16 61524, i8 %twid_rom_M_imag_V_addr_20" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:21]   --->   Operation 212 'store' 'store_ln21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_21 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 21" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:22]   --->   Operation 213 'getelementptr' 'twid_rom_M_real_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (3.25ns)   --->   "%store_ln22 = store i15 32496, i8 %twid_rom_M_real_V_addr_21" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:22]   --->   Operation 214 'store' 'store_ln22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_21 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 21" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:22]   --->   Operation 215 'getelementptr' 'twid_rom_M_imag_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln22 = store i16 61325, i8 %twid_rom_M_imag_V_addr_21" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:22]   --->   Operation 216 'store' 'store_ln22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_22 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 22" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:23]   --->   Operation 217 'getelementptr' 'twid_rom_M_real_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln23 = store i15 32469, i8 %twid_rom_M_real_V_addr_22" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:23]   --->   Operation 218 'store' 'store_ln23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_22 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 22" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:23]   --->   Operation 219 'getelementptr' 'twid_rom_M_imag_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln23 = store i16 61126, i8 %twid_rom_M_imag_V_addr_22" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:23]   --->   Operation 220 'store' 'store_ln23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_23 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 23" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:24]   --->   Operation 221 'getelementptr' 'twid_rom_M_real_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (3.25ns)   --->   "%store_ln24 = store i15 32442, i8 %twid_rom_M_real_V_addr_23" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:24]   --->   Operation 222 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_23 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 23" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:24]   --->   Operation 223 'getelementptr' 'twid_rom_M_imag_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (3.25ns)   --->   "%store_ln24 = store i16 60926, i8 %twid_rom_M_imag_V_addr_23" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:24]   --->   Operation 224 'store' 'store_ln24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_24 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 24" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:25]   --->   Operation 225 'getelementptr' 'twid_rom_M_real_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (3.25ns)   --->   "%store_ln25 = store i15 32413, i8 %twid_rom_M_real_V_addr_24" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:25]   --->   Operation 226 'store' 'store_ln25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_24 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 24" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:25]   --->   Operation 227 'getelementptr' 'twid_rom_M_imag_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (3.25ns)   --->   "%store_ln25 = store i16 60727, i8 %twid_rom_M_imag_V_addr_24" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:25]   --->   Operation 228 'store' 'store_ln25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_25 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 25" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:26]   --->   Operation 229 'getelementptr' 'twid_rom_M_real_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln26 = store i15 32383, i8 %twid_rom_M_real_V_addr_25" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:26]   --->   Operation 230 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_25 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 25" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:26]   --->   Operation 231 'getelementptr' 'twid_rom_M_imag_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (3.25ns)   --->   "%store_ln26 = store i16 60529, i8 %twid_rom_M_imag_V_addr_25" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:26]   --->   Operation 232 'store' 'store_ln26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_26 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 26" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:27]   --->   Operation 233 'getelementptr' 'twid_rom_M_real_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (3.25ns)   --->   "%store_ln27 = store i15 32351, i8 %twid_rom_M_real_V_addr_26" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:27]   --->   Operation 234 'store' 'store_ln27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_26 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 26" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:27]   --->   Operation 235 'getelementptr' 'twid_rom_M_imag_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (3.25ns)   --->   "%store_ln27 = store i16 60330, i8 %twid_rom_M_imag_V_addr_26" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:27]   --->   Operation 236 'store' 'store_ln27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_14 : Operation 237 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_27 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 27" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:28]   --->   Operation 237 'getelementptr' 'twid_rom_M_real_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (3.25ns)   --->   "%store_ln28 = store i15 32319, i8 %twid_rom_M_real_V_addr_27" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:28]   --->   Operation 238 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_27 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 27" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:28]   --->   Operation 239 'getelementptr' 'twid_rom_M_imag_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (3.25ns)   --->   "%store_ln28 = store i16 60132, i8 %twid_rom_M_imag_V_addr_27" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:28]   --->   Operation 240 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_28 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 28" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:29]   --->   Operation 241 'getelementptr' 'twid_rom_M_real_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (3.25ns)   --->   "%store_ln29 = store i15 32285, i8 %twid_rom_M_real_V_addr_28" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:29]   --->   Operation 242 'store' 'store_ln29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_28 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 28" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:29]   --->   Operation 243 'getelementptr' 'twid_rom_M_imag_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (3.25ns)   --->   "%store_ln29 = store i16 59933, i8 %twid_rom_M_imag_V_addr_28" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:29]   --->   Operation 244 'store' 'store_ln29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_29 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 29" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:30]   --->   Operation 245 'getelementptr' 'twid_rom_M_real_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (3.25ns)   --->   "%store_ln30 = store i15 32250, i8 %twid_rom_M_real_V_addr_29" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:30]   --->   Operation 246 'store' 'store_ln30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_29 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 29" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:30]   --->   Operation 247 'getelementptr' 'twid_rom_M_imag_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (3.25ns)   --->   "%store_ln30 = store i16 59735, i8 %twid_rom_M_imag_V_addr_29" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:30]   --->   Operation 248 'store' 'store_ln30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_30 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 30" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:31]   --->   Operation 249 'getelementptr' 'twid_rom_M_real_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (3.25ns)   --->   "%store_ln31 = store i15 32214, i8 %twid_rom_M_real_V_addr_30" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:31]   --->   Operation 250 'store' 'store_ln31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_30 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 30" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:31]   --->   Operation 251 'getelementptr' 'twid_rom_M_imag_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 252 [1/1] (3.25ns)   --->   "%store_ln31 = store i16 59538, i8 %twid_rom_M_imag_V_addr_30" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:31]   --->   Operation 252 'store' 'store_ln31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_31 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 31" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:32]   --->   Operation 253 'getelementptr' 'twid_rom_M_real_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 254 [1/1] (3.25ns)   --->   "%store_ln32 = store i15 32176, i8 %twid_rom_M_real_V_addr_31" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:32]   --->   Operation 254 'store' 'store_ln32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_16 : Operation 255 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_31 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 31" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:32]   --->   Operation 255 'getelementptr' 'twid_rom_M_imag_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 256 [1/1] (3.25ns)   --->   "%store_ln32 = store i16 59340, i8 %twid_rom_M_imag_V_addr_31" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:32]   --->   Operation 256 'store' 'store_ln32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_32 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 32" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:33]   --->   Operation 257 'getelementptr' 'twid_rom_M_real_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (3.25ns)   --->   "%store_ln33 = store i15 32138, i8 %twid_rom_M_real_V_addr_32" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:33]   --->   Operation 258 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_32 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 32" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:33]   --->   Operation 259 'getelementptr' 'twid_rom_M_imag_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (3.25ns)   --->   "%store_ln33 = store i16 59143, i8 %twid_rom_M_imag_V_addr_32" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:33]   --->   Operation 260 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_33 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 33" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:34]   --->   Operation 261 'getelementptr' 'twid_rom_M_real_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 262 [1/1] (3.25ns)   --->   "%store_ln34 = store i15 32098, i8 %twid_rom_M_real_V_addr_33" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:34]   --->   Operation 262 'store' 'store_ln34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_33 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 33" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:34]   --->   Operation 263 'getelementptr' 'twid_rom_M_imag_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (3.25ns)   --->   "%store_ln34 = store i16 58946, i8 %twid_rom_M_imag_V_addr_33" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:34]   --->   Operation 264 'store' 'store_ln34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_34 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 34" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:35]   --->   Operation 265 'getelementptr' 'twid_rom_M_real_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (3.25ns)   --->   "%store_ln35 = store i15 32057, i8 %twid_rom_M_real_V_addr_34" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:35]   --->   Operation 266 'store' 'store_ln35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_34 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 34" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:35]   --->   Operation 267 'getelementptr' 'twid_rom_M_imag_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 268 [1/1] (3.25ns)   --->   "%store_ln35 = store i16 58749, i8 %twid_rom_M_imag_V_addr_34" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:35]   --->   Operation 268 'store' 'store_ln35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_35 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 35" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:36]   --->   Operation 269 'getelementptr' 'twid_rom_M_real_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (3.25ns)   --->   "%store_ln36 = store i15 32015, i8 %twid_rom_M_real_V_addr_35" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:36]   --->   Operation 270 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_35 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 35" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:36]   --->   Operation 271 'getelementptr' 'twid_rom_M_imag_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 272 [1/1] (3.25ns)   --->   "%store_ln36 = store i16 58552, i8 %twid_rom_M_imag_V_addr_35" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:36]   --->   Operation 272 'store' 'store_ln36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 273 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_36 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 36" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:37]   --->   Operation 273 'getelementptr' 'twid_rom_M_real_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 274 [1/1] (3.25ns)   --->   "%store_ln37 = store i15 31971, i8 %twid_rom_M_real_V_addr_36" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:37]   --->   Operation 274 'store' 'store_ln37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_36 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 36" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:37]   --->   Operation 275 'getelementptr' 'twid_rom_M_imag_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 276 [1/1] (3.25ns)   --->   "%store_ln37 = store i16 58356, i8 %twid_rom_M_imag_V_addr_36" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:37]   --->   Operation 276 'store' 'store_ln37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_19 : Operation 277 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_37 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 37" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:38]   --->   Operation 277 'getelementptr' 'twid_rom_M_real_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 278 [1/1] (3.25ns)   --->   "%store_ln38 = store i15 31927, i8 %twid_rom_M_real_V_addr_37" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:38]   --->   Operation 278 'store' 'store_ln38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_37 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 37" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:38]   --->   Operation 279 'getelementptr' 'twid_rom_M_imag_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (3.25ns)   --->   "%store_ln38 = store i16 58160, i8 %twid_rom_M_imag_V_addr_37" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:38]   --->   Operation 280 'store' 'store_ln38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_38 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 38" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:39]   --->   Operation 281 'getelementptr' 'twid_rom_M_real_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 282 [1/1] (3.25ns)   --->   "%store_ln39 = store i15 31881, i8 %twid_rom_M_real_V_addr_38" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:39]   --->   Operation 282 'store' 'store_ln39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_20 : Operation 283 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_38 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 38" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:39]   --->   Operation 283 'getelementptr' 'twid_rom_M_imag_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 284 [1/1] (3.25ns)   --->   "%store_ln39 = store i16 57964, i8 %twid_rom_M_imag_V_addr_38" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:39]   --->   Operation 284 'store' 'store_ln39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_39 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 39" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:40]   --->   Operation 285 'getelementptr' 'twid_rom_M_real_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [1/1] (3.25ns)   --->   "%store_ln40 = store i15 31834, i8 %twid_rom_M_real_V_addr_39" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:40]   --->   Operation 286 'store' 'store_ln40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_39 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 39" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:40]   --->   Operation 287 'getelementptr' 'twid_rom_M_imag_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (3.25ns)   --->   "%store_ln40 = store i16 57769, i8 %twid_rom_M_imag_V_addr_39" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:40]   --->   Operation 288 'store' 'store_ln40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 289 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_40 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 40" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:41]   --->   Operation 289 'getelementptr' 'twid_rom_M_real_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 290 [1/1] (3.25ns)   --->   "%store_ln41 = store i15 31785, i8 %twid_rom_M_real_V_addr_40" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:41]   --->   Operation 290 'store' 'store_ln41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_21 : Operation 291 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_40 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 40" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:41]   --->   Operation 291 'getelementptr' 'twid_rom_M_imag_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 292 [1/1] (3.25ns)   --->   "%store_ln41 = store i16 57574, i8 %twid_rom_M_imag_V_addr_40" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:41]   --->   Operation 292 'store' 'store_ln41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_41 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 41" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:42]   --->   Operation 293 'getelementptr' 'twid_rom_M_real_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (3.25ns)   --->   "%store_ln42 = store i15 31736, i8 %twid_rom_M_real_V_addr_41" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:42]   --->   Operation 294 'store' 'store_ln42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_41 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 41" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:42]   --->   Operation 295 'getelementptr' 'twid_rom_M_imag_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 296 [1/1] (3.25ns)   --->   "%store_ln42 = store i16 57379, i8 %twid_rom_M_imag_V_addr_41" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:42]   --->   Operation 296 'store' 'store_ln42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 297 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_42 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 42" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:43]   --->   Operation 297 'getelementptr' 'twid_rom_M_real_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 298 [1/1] (3.25ns)   --->   "%store_ln43 = store i15 31685, i8 %twid_rom_M_real_V_addr_42" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:43]   --->   Operation 298 'store' 'store_ln43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_22 : Operation 299 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_42 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 42" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:43]   --->   Operation 299 'getelementptr' 'twid_rom_M_imag_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 300 [1/1] (3.25ns)   --->   "%store_ln43 = store i16 57184, i8 %twid_rom_M_imag_V_addr_42" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:43]   --->   Operation 300 'store' 'store_ln43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_22 : Operation 301 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_43 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 43" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:44]   --->   Operation 301 'getelementptr' 'twid_rom_M_real_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 302 [1/1] (3.25ns)   --->   "%store_ln44 = store i15 31634, i8 %twid_rom_M_real_V_addr_43" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:44]   --->   Operation 302 'store' 'store_ln44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_43 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 43" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:44]   --->   Operation 303 'getelementptr' 'twid_rom_M_imag_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 304 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 56990, i8 %twid_rom_M_imag_V_addr_43" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:44]   --->   Operation 304 'store' 'store_ln44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 305 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_44 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 44" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:45]   --->   Operation 305 'getelementptr' 'twid_rom_M_real_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 306 [1/1] (3.25ns)   --->   "%store_ln45 = store i15 31581, i8 %twid_rom_M_real_V_addr_44" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:45]   --->   Operation 306 'store' 'store_ln45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_23 : Operation 307 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_44 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 44" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:45]   --->   Operation 307 'getelementptr' 'twid_rom_M_imag_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 308 [1/1] (3.25ns)   --->   "%store_ln45 = store i16 56796, i8 %twid_rom_M_imag_V_addr_44" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:45]   --->   Operation 308 'store' 'store_ln45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_23 : Operation 309 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_45 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 45" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:46]   --->   Operation 309 'getelementptr' 'twid_rom_M_real_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 310 [1/1] (3.25ns)   --->   "%store_ln46 = store i15 31526, i8 %twid_rom_M_real_V_addr_45" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:46]   --->   Operation 310 'store' 'store_ln46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_23 : Operation 311 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_45 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 45" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:46]   --->   Operation 311 'getelementptr' 'twid_rom_M_imag_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 312 [1/1] (3.25ns)   --->   "%store_ln46 = store i16 56602, i8 %twid_rom_M_imag_V_addr_45" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:46]   --->   Operation 312 'store' 'store_ln46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_46 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 46" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:47]   --->   Operation 313 'getelementptr' 'twid_rom_M_real_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 314 [1/1] (3.25ns)   --->   "%store_ln47 = store i15 31471, i8 %twid_rom_M_real_V_addr_46" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:47]   --->   Operation 314 'store' 'store_ln47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_24 : Operation 315 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_46 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 46" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:47]   --->   Operation 315 'getelementptr' 'twid_rom_M_imag_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 316 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 56409, i8 %twid_rom_M_imag_V_addr_46" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:47]   --->   Operation 316 'store' 'store_ln47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_47 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 47" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:48]   --->   Operation 317 'getelementptr' 'twid_rom_M_real_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (3.25ns)   --->   "%store_ln48 = store i15 31414, i8 %twid_rom_M_real_V_addr_47" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:48]   --->   Operation 318 'store' 'store_ln48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_24 : Operation 319 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_47 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 47" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:48]   --->   Operation 319 'getelementptr' 'twid_rom_M_imag_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 320 [1/1] (3.25ns)   --->   "%store_ln48 = store i16 56216, i8 %twid_rom_M_imag_V_addr_47" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:48]   --->   Operation 320 'store' 'store_ln48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 321 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_48 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 48" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:49]   --->   Operation 321 'getelementptr' 'twid_rom_M_real_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 322 [1/1] (3.25ns)   --->   "%store_ln49 = store i15 31357, i8 %twid_rom_M_real_V_addr_48" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:49]   --->   Operation 322 'store' 'store_ln49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_25 : Operation 323 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_48 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 48" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:49]   --->   Operation 323 'getelementptr' 'twid_rom_M_imag_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 324 [1/1] (3.25ns)   --->   "%store_ln49 = store i16 56023, i8 %twid_rom_M_imag_V_addr_48" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:49]   --->   Operation 324 'store' 'store_ln49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_25 : Operation 325 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_49 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 49" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:50]   --->   Operation 325 'getelementptr' 'twid_rom_M_real_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 326 [1/1] (3.25ns)   --->   "%store_ln50 = store i15 31298, i8 %twid_rom_M_real_V_addr_49" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:50]   --->   Operation 326 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_25 : Operation 327 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_49 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 49" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:50]   --->   Operation 327 'getelementptr' 'twid_rom_M_imag_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 328 [1/1] (3.25ns)   --->   "%store_ln50 = store i16 55831, i8 %twid_rom_M_imag_V_addr_49" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:50]   --->   Operation 328 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 329 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_50 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 50" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:51]   --->   Operation 329 'getelementptr' 'twid_rom_M_real_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 330 [1/1] (3.25ns)   --->   "%store_ln51 = store i15 31237, i8 %twid_rom_M_real_V_addr_50" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:51]   --->   Operation 330 'store' 'store_ln51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_26 : Operation 331 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_50 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 50" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:51]   --->   Operation 331 'getelementptr' 'twid_rom_M_imag_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 332 [1/1] (3.25ns)   --->   "%store_ln51 = store i16 55639, i8 %twid_rom_M_imag_V_addr_50" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:51]   --->   Operation 332 'store' 'store_ln51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_26 : Operation 333 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_51 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 51" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:52]   --->   Operation 333 'getelementptr' 'twid_rom_M_real_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 334 [1/1] (3.25ns)   --->   "%store_ln52 = store i15 31176, i8 %twid_rom_M_real_V_addr_51" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:52]   --->   Operation 334 'store' 'store_ln52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_26 : Operation 335 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_51 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 51" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:52]   --->   Operation 335 'getelementptr' 'twid_rom_M_imag_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 336 [1/1] (3.25ns)   --->   "%store_ln52 = store i16 55448, i8 %twid_rom_M_imag_V_addr_51" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:52]   --->   Operation 336 'store' 'store_ln52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 337 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_52 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 52" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:53]   --->   Operation 337 'getelementptr' 'twid_rom_M_real_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 338 [1/1] (3.25ns)   --->   "%store_ln53 = store i15 31114, i8 %twid_rom_M_real_V_addr_52" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:53]   --->   Operation 338 'store' 'store_ln53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_27 : Operation 339 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_52 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 52" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:53]   --->   Operation 339 'getelementptr' 'twid_rom_M_imag_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 340 [1/1] (3.25ns)   --->   "%store_ln53 = store i16 55257, i8 %twid_rom_M_imag_V_addr_52" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:53]   --->   Operation 340 'store' 'store_ln53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_27 : Operation 341 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_53 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 53" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:54]   --->   Operation 341 'getelementptr' 'twid_rom_M_real_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 342 [1/1] (3.25ns)   --->   "%store_ln54 = store i15 31050, i8 %twid_rom_M_real_V_addr_53" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:54]   --->   Operation 342 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_53 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 53" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:54]   --->   Operation 343 'getelementptr' 'twid_rom_M_imag_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 344 [1/1] (3.25ns)   --->   "%store_ln54 = store i16 55066, i8 %twid_rom_M_imag_V_addr_53" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:54]   --->   Operation 344 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 345 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_54 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 54" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:55]   --->   Operation 345 'getelementptr' 'twid_rom_M_real_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 346 [1/1] (3.25ns)   --->   "%store_ln55 = store i15 30985, i8 %twid_rom_M_real_V_addr_54" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:55]   --->   Operation 346 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_28 : Operation 347 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_54 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 54" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:55]   --->   Operation 347 'getelementptr' 'twid_rom_M_imag_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 348 [1/1] (3.25ns)   --->   "%store_ln55 = store i16 54876, i8 %twid_rom_M_imag_V_addr_54" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:55]   --->   Operation 348 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_28 : Operation 349 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_55 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 55" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:56]   --->   Operation 349 'getelementptr' 'twid_rom_M_real_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 350 [1/1] (3.25ns)   --->   "%store_ln56 = store i15 30919, i8 %twid_rom_M_real_V_addr_55" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:56]   --->   Operation 350 'store' 'store_ln56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_28 : Operation 351 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_55 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 55" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:56]   --->   Operation 351 'getelementptr' 'twid_rom_M_imag_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 352 [1/1] (3.25ns)   --->   "%store_ln56 = store i16 54686, i8 %twid_rom_M_imag_V_addr_55" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:56]   --->   Operation 352 'store' 'store_ln56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 353 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_56 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 56" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:57]   --->   Operation 353 'getelementptr' 'twid_rom_M_real_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 354 [1/1] (3.25ns)   --->   "%store_ln57 = store i15 30852, i8 %twid_rom_M_real_V_addr_56" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:57]   --->   Operation 354 'store' 'store_ln57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_29 : Operation 355 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_56 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 56" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:57]   --->   Operation 355 'getelementptr' 'twid_rom_M_imag_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 356 [1/1] (3.25ns)   --->   "%store_ln57 = store i16 54496, i8 %twid_rom_M_imag_V_addr_56" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:57]   --->   Operation 356 'store' 'store_ln57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_29 : Operation 357 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_57 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 57" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:58]   --->   Operation 357 'getelementptr' 'twid_rom_M_real_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 358 [1/1] (3.25ns)   --->   "%store_ln58 = store i15 30784, i8 %twid_rom_M_real_V_addr_57" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:58]   --->   Operation 358 'store' 'store_ln58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_29 : Operation 359 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_57 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 57" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:58]   --->   Operation 359 'getelementptr' 'twid_rom_M_imag_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 360 [1/1] (3.25ns)   --->   "%store_ln58 = store i16 54307, i8 %twid_rom_M_imag_V_addr_57" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:58]   --->   Operation 360 'store' 'store_ln58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 361 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_58 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 58" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:59]   --->   Operation 361 'getelementptr' 'twid_rom_M_real_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 362 [1/1] (3.25ns)   --->   "%store_ln59 = store i15 30714, i8 %twid_rom_M_real_V_addr_58" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:59]   --->   Operation 362 'store' 'store_ln59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_30 : Operation 363 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_58 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 58" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:59]   --->   Operation 363 'getelementptr' 'twid_rom_M_imag_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 364 [1/1] (3.25ns)   --->   "%store_ln59 = store i16 54119, i8 %twid_rom_M_imag_V_addr_58" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:59]   --->   Operation 364 'store' 'store_ln59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_30 : Operation 365 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_59 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 59" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:60]   --->   Operation 365 'getelementptr' 'twid_rom_M_real_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 366 [1/1] (3.25ns)   --->   "%store_ln60 = store i15 30644, i8 %twid_rom_M_real_V_addr_59" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:60]   --->   Operation 366 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_30 : Operation 367 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_59 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 59" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:60]   --->   Operation 367 'getelementptr' 'twid_rom_M_imag_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 368 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 53930, i8 %twid_rom_M_imag_V_addr_59" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:60]   --->   Operation 368 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 369 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_60 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 60" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:61]   --->   Operation 369 'getelementptr' 'twid_rom_M_real_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 370 [1/1] (3.25ns)   --->   "%store_ln61 = store i15 30572, i8 %twid_rom_M_real_V_addr_60" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:61]   --->   Operation 370 'store' 'store_ln61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_31 : Operation 371 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_60 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 60" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:61]   --->   Operation 371 'getelementptr' 'twid_rom_M_imag_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 372 [1/1] (3.25ns)   --->   "%store_ln61 = store i16 53742, i8 %twid_rom_M_imag_V_addr_60" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:61]   --->   Operation 372 'store' 'store_ln61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_31 : Operation 373 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_61 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 61" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:62]   --->   Operation 373 'getelementptr' 'twid_rom_M_real_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 374 [1/1] (3.25ns)   --->   "%store_ln62 = store i15 30499, i8 %twid_rom_M_real_V_addr_61" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:62]   --->   Operation 374 'store' 'store_ln62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_31 : Operation 375 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_61 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 61" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:62]   --->   Operation 375 'getelementptr' 'twid_rom_M_imag_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 376 [1/1] (3.25ns)   --->   "%store_ln62 = store i16 53555, i8 %twid_rom_M_imag_V_addr_61" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:62]   --->   Operation 376 'store' 'store_ln62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 377 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_62 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 62" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:63]   --->   Operation 377 'getelementptr' 'twid_rom_M_real_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 378 [1/1] (3.25ns)   --->   "%store_ln63 = store i15 30425, i8 %twid_rom_M_real_V_addr_62" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:63]   --->   Operation 378 'store' 'store_ln63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_32 : Operation 379 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_62 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 62" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:63]   --->   Operation 379 'getelementptr' 'twid_rom_M_imag_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 380 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 53368, i8 %twid_rom_M_imag_V_addr_62" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:63]   --->   Operation 380 'store' 'store_ln63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_32 : Operation 381 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_63 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 63" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:64]   --->   Operation 381 'getelementptr' 'twid_rom_M_real_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 382 [1/1] (3.25ns)   --->   "%store_ln64 = store i15 30350, i8 %twid_rom_M_real_V_addr_63" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:64]   --->   Operation 382 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_32 : Operation 383 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_63 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 63" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:64]   --->   Operation 383 'getelementptr' 'twid_rom_M_imag_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 384 [1/1] (3.25ns)   --->   "%store_ln64 = store i16 53182, i8 %twid_rom_M_imag_V_addr_63" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:64]   --->   Operation 384 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 385 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_64 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 64" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:65]   --->   Operation 385 'getelementptr' 'twid_rom_M_real_V_addr_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 386 [1/1] (3.25ns)   --->   "%store_ln65 = store i15 30273, i8 %twid_rom_M_real_V_addr_64" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:65]   --->   Operation 386 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_33 : Operation 387 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_64 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 64" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:65]   --->   Operation 387 'getelementptr' 'twid_rom_M_imag_V_addr_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 388 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 52996, i8 %twid_rom_M_imag_V_addr_64" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:65]   --->   Operation 388 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_33 : Operation 389 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_65 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 65" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:66]   --->   Operation 389 'getelementptr' 'twid_rom_M_real_V_addr_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 390 [1/1] (3.25ns)   --->   "%store_ln66 = store i15 30196, i8 %twid_rom_M_real_V_addr_65" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:66]   --->   Operation 390 'store' 'store_ln66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_33 : Operation 391 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_65 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 65" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:66]   --->   Operation 391 'getelementptr' 'twid_rom_M_imag_V_addr_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 392 [1/1] (3.25ns)   --->   "%store_ln66 = store i16 52810, i8 %twid_rom_M_imag_V_addr_65" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:66]   --->   Operation 392 'store' 'store_ln66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 34 <SV = 33> <Delay = 3.25>
ST_34 : Operation 393 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_66 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 66" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:67]   --->   Operation 393 'getelementptr' 'twid_rom_M_real_V_addr_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 394 [1/1] (3.25ns)   --->   "%store_ln67 = store i15 30117, i8 %twid_rom_M_real_V_addr_66" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:67]   --->   Operation 394 'store' 'store_ln67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_34 : Operation 395 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_66 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 66" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:67]   --->   Operation 395 'getelementptr' 'twid_rom_M_imag_V_addr_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 396 [1/1] (3.25ns)   --->   "%store_ln67 = store i16 52625, i8 %twid_rom_M_imag_V_addr_66" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:67]   --->   Operation 396 'store' 'store_ln67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_34 : Operation 397 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_67 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 67" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:68]   --->   Operation 397 'getelementptr' 'twid_rom_M_real_V_addr_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 398 [1/1] (3.25ns)   --->   "%store_ln68 = store i15 30037, i8 %twid_rom_M_real_V_addr_67" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:68]   --->   Operation 398 'store' 'store_ln68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_34 : Operation 399 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_67 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 67" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:68]   --->   Operation 399 'getelementptr' 'twid_rom_M_imag_V_addr_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 400 [1/1] (3.25ns)   --->   "%store_ln68 = store i16 52441, i8 %twid_rom_M_imag_V_addr_67" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:68]   --->   Operation 400 'store' 'store_ln68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 35 <SV = 34> <Delay = 3.25>
ST_35 : Operation 401 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_68 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 68" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:69]   --->   Operation 401 'getelementptr' 'twid_rom_M_real_V_addr_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 402 [1/1] (3.25ns)   --->   "%store_ln69 = store i15 29956, i8 %twid_rom_M_real_V_addr_68" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:69]   --->   Operation 402 'store' 'store_ln69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_35 : Operation 403 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_68 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 68" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:69]   --->   Operation 403 'getelementptr' 'twid_rom_M_imag_V_addr_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 404 [1/1] (3.25ns)   --->   "%store_ln69 = store i16 52257, i8 %twid_rom_M_imag_V_addr_68" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:69]   --->   Operation 404 'store' 'store_ln69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_35 : Operation 405 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_69 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 69" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:70]   --->   Operation 405 'getelementptr' 'twid_rom_M_real_V_addr_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 406 [1/1] (3.25ns)   --->   "%store_ln70 = store i15 29874, i8 %twid_rom_M_real_V_addr_69" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:70]   --->   Operation 406 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_35 : Operation 407 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_69 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 69" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:70]   --->   Operation 407 'getelementptr' 'twid_rom_M_imag_V_addr_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 408 [1/1] (3.25ns)   --->   "%store_ln70 = store i16 52073, i8 %twid_rom_M_imag_V_addr_69" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:70]   --->   Operation 408 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 36 <SV = 35> <Delay = 3.25>
ST_36 : Operation 409 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_70 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 70" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:71]   --->   Operation 409 'getelementptr' 'twid_rom_M_real_V_addr_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 410 [1/1] (3.25ns)   --->   "%store_ln71 = store i15 29791, i8 %twid_rom_M_real_V_addr_70" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:71]   --->   Operation 410 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_36 : Operation 411 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_70 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 70" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:71]   --->   Operation 411 'getelementptr' 'twid_rom_M_imag_V_addr_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 412 [1/1] (3.25ns)   --->   "%store_ln71 = store i16 51890, i8 %twid_rom_M_imag_V_addr_70" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:71]   --->   Operation 412 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_36 : Operation 413 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_71 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 71" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:72]   --->   Operation 413 'getelementptr' 'twid_rom_M_real_V_addr_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 414 [1/1] (3.25ns)   --->   "%store_ln72 = store i15 29707, i8 %twid_rom_M_real_V_addr_71" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:72]   --->   Operation 414 'store' 'store_ln72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_36 : Operation 415 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_71 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 71" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:72]   --->   Operation 415 'getelementptr' 'twid_rom_M_imag_V_addr_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 416 [1/1] (3.25ns)   --->   "%store_ln72 = store i16 51707, i8 %twid_rom_M_imag_V_addr_71" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:72]   --->   Operation 416 'store' 'store_ln72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 37 <SV = 36> <Delay = 3.25>
ST_37 : Operation 417 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_72 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 72" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:73]   --->   Operation 417 'getelementptr' 'twid_rom_M_real_V_addr_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 418 [1/1] (3.25ns)   --->   "%store_ln73 = store i15 29621, i8 %twid_rom_M_real_V_addr_72" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:73]   --->   Operation 418 'store' 'store_ln73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_37 : Operation 419 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_72 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 72" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:73]   --->   Operation 419 'getelementptr' 'twid_rom_M_imag_V_addr_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 420 [1/1] (3.25ns)   --->   "%store_ln73 = store i16 51525, i8 %twid_rom_M_imag_V_addr_72" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:73]   --->   Operation 420 'store' 'store_ln73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_37 : Operation 421 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_73 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 73" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:74]   --->   Operation 421 'getelementptr' 'twid_rom_M_real_V_addr_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 422 [1/1] (3.25ns)   --->   "%store_ln74 = store i15 29535, i8 %twid_rom_M_real_V_addr_73" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:74]   --->   Operation 422 'store' 'store_ln74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_37 : Operation 423 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_73 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 73" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:74]   --->   Operation 423 'getelementptr' 'twid_rom_M_imag_V_addr_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 424 [1/1] (3.25ns)   --->   "%store_ln74 = store i16 51344, i8 %twid_rom_M_imag_V_addr_73" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:74]   --->   Operation 424 'store' 'store_ln74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 38 <SV = 37> <Delay = 3.25>
ST_38 : Operation 425 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_74 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 74" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:75]   --->   Operation 425 'getelementptr' 'twid_rom_M_real_V_addr_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 426 [1/1] (3.25ns)   --->   "%store_ln75 = store i15 29447, i8 %twid_rom_M_real_V_addr_74" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:75]   --->   Operation 426 'store' 'store_ln75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_38 : Operation 427 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_74 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 74" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:75]   --->   Operation 427 'getelementptr' 'twid_rom_M_imag_V_addr_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 428 [1/1] (3.25ns)   --->   "%store_ln75 = store i16 51163, i8 %twid_rom_M_imag_V_addr_74" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:75]   --->   Operation 428 'store' 'store_ln75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_38 : Operation 429 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_75 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 75" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:76]   --->   Operation 429 'getelementptr' 'twid_rom_M_real_V_addr_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 430 [1/1] (3.25ns)   --->   "%store_ln76 = store i15 29359, i8 %twid_rom_M_real_V_addr_75" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:76]   --->   Operation 430 'store' 'store_ln76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_38 : Operation 431 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_75 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 75" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:76]   --->   Operation 431 'getelementptr' 'twid_rom_M_imag_V_addr_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 432 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 50983, i8 %twid_rom_M_imag_V_addr_75" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:76]   --->   Operation 432 'store' 'store_ln76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 433 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_76 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 76" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:77]   --->   Operation 433 'getelementptr' 'twid_rom_M_real_V_addr_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 434 [1/1] (3.25ns)   --->   "%store_ln77 = store i15 29269, i8 %twid_rom_M_real_V_addr_76" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:77]   --->   Operation 434 'store' 'store_ln77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_39 : Operation 435 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_76 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 76" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:77]   --->   Operation 435 'getelementptr' 'twid_rom_M_imag_V_addr_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 436 [1/1] (3.25ns)   --->   "%store_ln77 = store i16 50803, i8 %twid_rom_M_imag_V_addr_76" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:77]   --->   Operation 436 'store' 'store_ln77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_39 : Operation 437 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_77 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 77" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:78]   --->   Operation 437 'getelementptr' 'twid_rom_M_real_V_addr_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 438 [1/1] (3.25ns)   --->   "%store_ln78 = store i15 29178, i8 %twid_rom_M_real_V_addr_77" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:78]   --->   Operation 438 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_39 : Operation 439 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_77 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 77" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:78]   --->   Operation 439 'getelementptr' 'twid_rom_M_imag_V_addr_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 440 [1/1] (3.25ns)   --->   "%store_ln78 = store i16 50623, i8 %twid_rom_M_imag_V_addr_77" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:78]   --->   Operation 440 'store' 'store_ln78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 441 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_78 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 78" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:79]   --->   Operation 441 'getelementptr' 'twid_rom_M_real_V_addr_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 442 [1/1] (3.25ns)   --->   "%store_ln79 = store i15 29086, i8 %twid_rom_M_real_V_addr_78" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:79]   --->   Operation 442 'store' 'store_ln79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_40 : Operation 443 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_78 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 78" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:79]   --->   Operation 443 'getelementptr' 'twid_rom_M_imag_V_addr_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 444 [1/1] (3.25ns)   --->   "%store_ln79 = store i16 50445, i8 %twid_rom_M_imag_V_addr_78" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:79]   --->   Operation 444 'store' 'store_ln79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_40 : Operation 445 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_79 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 79" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:80]   --->   Operation 445 'getelementptr' 'twid_rom_M_real_V_addr_79' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 446 [1/1] (3.25ns)   --->   "%store_ln80 = store i15 28993, i8 %twid_rom_M_real_V_addr_79" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:80]   --->   Operation 446 'store' 'store_ln80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_40 : Operation 447 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_79 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 79" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:80]   --->   Operation 447 'getelementptr' 'twid_rom_M_imag_V_addr_79' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 448 [1/1] (3.25ns)   --->   "%store_ln80 = store i16 50266, i8 %twid_rom_M_imag_V_addr_79" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:80]   --->   Operation 448 'store' 'store_ln80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 41 <SV = 40> <Delay = 3.25>
ST_41 : Operation 449 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_80 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 80" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:81]   --->   Operation 449 'getelementptr' 'twid_rom_M_real_V_addr_80' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 450 [1/1] (3.25ns)   --->   "%store_ln81 = store i15 28898, i8 %twid_rom_M_real_V_addr_80" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:81]   --->   Operation 450 'store' 'store_ln81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_41 : Operation 451 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_80 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 80" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:81]   --->   Operation 451 'getelementptr' 'twid_rom_M_imag_V_addr_80' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 452 [1/1] (3.25ns)   --->   "%store_ln81 = store i16 50089, i8 %twid_rom_M_imag_V_addr_80" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:81]   --->   Operation 452 'store' 'store_ln81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_41 : Operation 453 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_81 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 81" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:82]   --->   Operation 453 'getelementptr' 'twid_rom_M_real_V_addr_81' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 454 [1/1] (3.25ns)   --->   "%store_ln82 = store i15 28803, i8 %twid_rom_M_real_V_addr_81" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:82]   --->   Operation 454 'store' 'store_ln82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_41 : Operation 455 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_81 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 81" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:82]   --->   Operation 455 'getelementptr' 'twid_rom_M_imag_V_addr_81' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 456 [1/1] (3.25ns)   --->   "%store_ln82 = store i16 49912, i8 %twid_rom_M_imag_V_addr_81" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:82]   --->   Operation 456 'store' 'store_ln82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 42 <SV = 41> <Delay = 3.25>
ST_42 : Operation 457 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_82 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 82" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:83]   --->   Operation 457 'getelementptr' 'twid_rom_M_real_V_addr_82' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 458 [1/1] (3.25ns)   --->   "%store_ln83 = store i15 28707, i8 %twid_rom_M_real_V_addr_82" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:83]   --->   Operation 458 'store' 'store_ln83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_42 : Operation 459 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_82 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 82" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:83]   --->   Operation 459 'getelementptr' 'twid_rom_M_imag_V_addr_82' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 460 [1/1] (3.25ns)   --->   "%store_ln83 = store i16 49735, i8 %twid_rom_M_imag_V_addr_82" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:83]   --->   Operation 460 'store' 'store_ln83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_42 : Operation 461 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_83 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 83" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:84]   --->   Operation 461 'getelementptr' 'twid_rom_M_real_V_addr_83' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 462 [1/1] (3.25ns)   --->   "%store_ln84 = store i15 28609, i8 %twid_rom_M_real_V_addr_83" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:84]   --->   Operation 462 'store' 'store_ln84' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_42 : Operation 463 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_83 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 83" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:84]   --->   Operation 463 'getelementptr' 'twid_rom_M_imag_V_addr_83' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 464 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 49559, i8 %twid_rom_M_imag_V_addr_83" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:84]   --->   Operation 464 'store' 'store_ln84' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 43 <SV = 42> <Delay = 3.25>
ST_43 : Operation 465 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_84 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 84" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:85]   --->   Operation 465 'getelementptr' 'twid_rom_M_real_V_addr_84' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 466 [1/1] (3.25ns)   --->   "%store_ln85 = store i15 28511, i8 %twid_rom_M_real_V_addr_84" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:85]   --->   Operation 466 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_43 : Operation 467 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_84 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 84" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:85]   --->   Operation 467 'getelementptr' 'twid_rom_M_imag_V_addr_84' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 468 [1/1] (3.25ns)   --->   "%store_ln85 = store i16 49384, i8 %twid_rom_M_imag_V_addr_84" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:85]   --->   Operation 468 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_43 : Operation 469 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_85 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 85" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:86]   --->   Operation 469 'getelementptr' 'twid_rom_M_real_V_addr_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 470 [1/1] (3.25ns)   --->   "%store_ln86 = store i15 28411, i8 %twid_rom_M_real_V_addr_85" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:86]   --->   Operation 470 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_43 : Operation 471 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_85 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 85" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:86]   --->   Operation 471 'getelementptr' 'twid_rom_M_imag_V_addr_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 472 [1/1] (3.25ns)   --->   "%store_ln86 = store i16 49210, i8 %twid_rom_M_imag_V_addr_85" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:86]   --->   Operation 472 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 44 <SV = 43> <Delay = 3.25>
ST_44 : Operation 473 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_86 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 86" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:87]   --->   Operation 473 'getelementptr' 'twid_rom_M_real_V_addr_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 474 [1/1] (3.25ns)   --->   "%store_ln87 = store i15 28310, i8 %twid_rom_M_real_V_addr_86" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:87]   --->   Operation 474 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_44 : Operation 475 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_86 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 86" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:87]   --->   Operation 475 'getelementptr' 'twid_rom_M_imag_V_addr_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 476 [1/1] (3.25ns)   --->   "%store_ln87 = store i16 49036, i8 %twid_rom_M_imag_V_addr_86" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:87]   --->   Operation 476 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_44 : Operation 477 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_87 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 87" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:88]   --->   Operation 477 'getelementptr' 'twid_rom_M_real_V_addr_87' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 478 [1/1] (3.25ns)   --->   "%store_ln88 = store i15 28208, i8 %twid_rom_M_real_V_addr_87" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:88]   --->   Operation 478 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_44 : Operation 479 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_87 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 87" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:88]   --->   Operation 479 'getelementptr' 'twid_rom_M_imag_V_addr_87' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 480 [1/1] (3.25ns)   --->   "%store_ln88 = store i16 48862, i8 %twid_rom_M_imag_V_addr_87" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:88]   --->   Operation 480 'store' 'store_ln88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 45 <SV = 44> <Delay = 3.25>
ST_45 : Operation 481 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_88 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 88" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:89]   --->   Operation 481 'getelementptr' 'twid_rom_M_real_V_addr_88' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 482 [1/1] (3.25ns)   --->   "%store_ln89 = store i15 28106, i8 %twid_rom_M_real_V_addr_88" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:89]   --->   Operation 482 'store' 'store_ln89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_45 : Operation 483 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_88 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 88" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:89]   --->   Operation 483 'getelementptr' 'twid_rom_M_imag_V_addr_88' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 484 [1/1] (3.25ns)   --->   "%store_ln89 = store i16 48689, i8 %twid_rom_M_imag_V_addr_88" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:89]   --->   Operation 484 'store' 'store_ln89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_45 : Operation 485 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_89 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 89" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:90]   --->   Operation 485 'getelementptr' 'twid_rom_M_real_V_addr_89' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 486 [1/1] (3.25ns)   --->   "%store_ln90 = store i15 28002, i8 %twid_rom_M_real_V_addr_89" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:90]   --->   Operation 486 'store' 'store_ln90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_45 : Operation 487 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_89 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 89" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:90]   --->   Operation 487 'getelementptr' 'twid_rom_M_imag_V_addr_89' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 488 [1/1] (3.25ns)   --->   "%store_ln90 = store i16 48517, i8 %twid_rom_M_imag_V_addr_89" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:90]   --->   Operation 488 'store' 'store_ln90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 46 <SV = 45> <Delay = 3.25>
ST_46 : Operation 489 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_90 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 90" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:91]   --->   Operation 489 'getelementptr' 'twid_rom_M_real_V_addr_90' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 490 [1/1] (3.25ns)   --->   "%store_ln91 = store i15 27897, i8 %twid_rom_M_real_V_addr_90" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:91]   --->   Operation 490 'store' 'store_ln91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_46 : Operation 491 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_90 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 90" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:91]   --->   Operation 491 'getelementptr' 'twid_rom_M_imag_V_addr_90' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 492 [1/1] (3.25ns)   --->   "%store_ln91 = store i16 48346, i8 %twid_rom_M_imag_V_addr_90" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:91]   --->   Operation 492 'store' 'store_ln91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_46 : Operation 493 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_91 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 91" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:92]   --->   Operation 493 'getelementptr' 'twid_rom_M_real_V_addr_91' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 494 [1/1] (3.25ns)   --->   "%store_ln92 = store i15 27791, i8 %twid_rom_M_real_V_addr_91" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:92]   --->   Operation 494 'store' 'store_ln92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_46 : Operation 495 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_91 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 91" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:92]   --->   Operation 495 'getelementptr' 'twid_rom_M_imag_V_addr_91' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 496 [1/1] (3.25ns)   --->   "%store_ln92 = store i16 48175, i8 %twid_rom_M_imag_V_addr_91" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:92]   --->   Operation 496 'store' 'store_ln92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 47 <SV = 46> <Delay = 3.25>
ST_47 : Operation 497 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_92 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 92" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:93]   --->   Operation 497 'getelementptr' 'twid_rom_M_real_V_addr_92' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 498 [1/1] (3.25ns)   --->   "%store_ln93 = store i15 27684, i8 %twid_rom_M_real_V_addr_92" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:93]   --->   Operation 498 'store' 'store_ln93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_47 : Operation 499 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_92 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 92" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:93]   --->   Operation 499 'getelementptr' 'twid_rom_M_imag_V_addr_92' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 500 [1/1] (3.25ns)   --->   "%store_ln93 = store i16 48005, i8 %twid_rom_M_imag_V_addr_92" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:93]   --->   Operation 500 'store' 'store_ln93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_47 : Operation 501 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_93 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 93" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:94]   --->   Operation 501 'getelementptr' 'twid_rom_M_real_V_addr_93' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 502 [1/1] (3.25ns)   --->   "%store_ln94 = store i15 27576, i8 %twid_rom_M_real_V_addr_93" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:94]   --->   Operation 502 'store' 'store_ln94' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_47 : Operation 503 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_93 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 93" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:94]   --->   Operation 503 'getelementptr' 'twid_rom_M_imag_V_addr_93' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 504 [1/1] (3.25ns)   --->   "%store_ln94 = store i16 47835, i8 %twid_rom_M_imag_V_addr_93" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:94]   --->   Operation 504 'store' 'store_ln94' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 48 <SV = 47> <Delay = 3.25>
ST_48 : Operation 505 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_94 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 94" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:95]   --->   Operation 505 'getelementptr' 'twid_rom_M_real_V_addr_94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 506 [1/1] (3.25ns)   --->   "%store_ln95 = store i15 27466, i8 %twid_rom_M_real_V_addr_94" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:95]   --->   Operation 506 'store' 'store_ln95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_48 : Operation 507 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_94 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 94" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:95]   --->   Operation 507 'getelementptr' 'twid_rom_M_imag_V_addr_94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 508 [1/1] (3.25ns)   --->   "%store_ln95 = store i16 47666, i8 %twid_rom_M_imag_V_addr_94" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:95]   --->   Operation 508 'store' 'store_ln95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_48 : Operation 509 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_95 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 95" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:96]   --->   Operation 509 'getelementptr' 'twid_rom_M_real_V_addr_95' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 510 [1/1] (3.25ns)   --->   "%store_ln96 = store i15 27356, i8 %twid_rom_M_real_V_addr_95" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:96]   --->   Operation 510 'store' 'store_ln96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_48 : Operation 511 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_95 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 95" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:96]   --->   Operation 511 'getelementptr' 'twid_rom_M_imag_V_addr_95' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 512 [1/1] (3.25ns)   --->   "%store_ln96 = store i16 47498, i8 %twid_rom_M_imag_V_addr_95" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:96]   --->   Operation 512 'store' 'store_ln96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 49 <SV = 48> <Delay = 3.25>
ST_49 : Operation 513 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_96 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 96" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:97]   --->   Operation 513 'getelementptr' 'twid_rom_M_real_V_addr_96' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 514 [1/1] (3.25ns)   --->   "%store_ln97 = store i15 27245, i8 %twid_rom_M_real_V_addr_96" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:97]   --->   Operation 514 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_49 : Operation 515 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_96 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 96" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:97]   --->   Operation 515 'getelementptr' 'twid_rom_M_imag_V_addr_96' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 516 [1/1] (3.25ns)   --->   "%store_ln97 = store i16 47331, i8 %twid_rom_M_imag_V_addr_96" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:97]   --->   Operation 516 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_49 : Operation 517 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_97 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 97" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:98]   --->   Operation 517 'getelementptr' 'twid_rom_M_real_V_addr_97' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 518 [1/1] (3.25ns)   --->   "%store_ln98 = store i15 27133, i8 %twid_rom_M_real_V_addr_97" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:98]   --->   Operation 518 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_49 : Operation 519 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_97 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 97" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:98]   --->   Operation 519 'getelementptr' 'twid_rom_M_imag_V_addr_97' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 520 [1/1] (3.25ns)   --->   "%store_ln98 = store i16 47164, i8 %twid_rom_M_imag_V_addr_97" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:98]   --->   Operation 520 'store' 'store_ln98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 50 <SV = 49> <Delay = 3.25>
ST_50 : Operation 521 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_98 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 98" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:99]   --->   Operation 521 'getelementptr' 'twid_rom_M_real_V_addr_98' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 522 [1/1] (3.25ns)   --->   "%store_ln99 = store i15 27020, i8 %twid_rom_M_real_V_addr_98" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:99]   --->   Operation 522 'store' 'store_ln99' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_50 : Operation 523 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_98 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 98" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:99]   --->   Operation 523 'getelementptr' 'twid_rom_M_imag_V_addr_98' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 524 [1/1] (3.25ns)   --->   "%store_ln99 = store i16 46998, i8 %twid_rom_M_imag_V_addr_98" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:99]   --->   Operation 524 'store' 'store_ln99' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_50 : Operation 525 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_99 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 99" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:100]   --->   Operation 525 'getelementptr' 'twid_rom_M_real_V_addr_99' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 526 [1/1] (3.25ns)   --->   "%store_ln100 = store i15 26905, i8 %twid_rom_M_real_V_addr_99" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:100]   --->   Operation 526 'store' 'store_ln100' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_50 : Operation 527 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_99 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 99" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:100]   --->   Operation 527 'getelementptr' 'twid_rom_M_imag_V_addr_99' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 528 [1/1] (3.25ns)   --->   "%store_ln100 = store i16 46832, i8 %twid_rom_M_imag_V_addr_99" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:100]   --->   Operation 528 'store' 'store_ln100' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 51 <SV = 50> <Delay = 3.25>
ST_51 : Operation 529 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_100 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 100" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:101]   --->   Operation 529 'getelementptr' 'twid_rom_M_real_V_addr_100' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 530 [1/1] (3.25ns)   --->   "%store_ln101 = store i15 26790, i8 %twid_rom_M_real_V_addr_100" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:101]   --->   Operation 530 'store' 'store_ln101' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_51 : Operation 531 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_100 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 100" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:101]   --->   Operation 531 'getelementptr' 'twid_rom_M_imag_V_addr_100' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 532 [1/1] (3.25ns)   --->   "%store_ln101 = store i16 46667, i8 %twid_rom_M_imag_V_addr_100" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:101]   --->   Operation 532 'store' 'store_ln101' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_51 : Operation 533 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_101 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 101" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:102]   --->   Operation 533 'getelementptr' 'twid_rom_M_real_V_addr_101' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 534 [1/1] (3.25ns)   --->   "%store_ln102 = store i15 26674, i8 %twid_rom_M_real_V_addr_101" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:102]   --->   Operation 534 'store' 'store_ln102' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_51 : Operation 535 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_101 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 101" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:102]   --->   Operation 535 'getelementptr' 'twid_rom_M_imag_V_addr_101' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 536 [1/1] (3.25ns)   --->   "%store_ln102 = store i16 46503, i8 %twid_rom_M_imag_V_addr_101" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:102]   --->   Operation 536 'store' 'store_ln102' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 52 <SV = 51> <Delay = 3.25>
ST_52 : Operation 537 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_102 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 102" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:103]   --->   Operation 537 'getelementptr' 'twid_rom_M_real_V_addr_102' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 538 [1/1] (3.25ns)   --->   "%store_ln103 = store i15 26557, i8 %twid_rom_M_real_V_addr_102" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:103]   --->   Operation 538 'store' 'store_ln103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_52 : Operation 539 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_102 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 102" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:103]   --->   Operation 539 'getelementptr' 'twid_rom_M_imag_V_addr_102' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 540 [1/1] (3.25ns)   --->   "%store_ln103 = store i16 46340, i8 %twid_rom_M_imag_V_addr_102" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:103]   --->   Operation 540 'store' 'store_ln103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_52 : Operation 541 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_103 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 103" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:104]   --->   Operation 541 'getelementptr' 'twid_rom_M_real_V_addr_103' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 542 [1/1] (3.25ns)   --->   "%store_ln104 = store i15 26438, i8 %twid_rom_M_real_V_addr_103" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:104]   --->   Operation 542 'store' 'store_ln104' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_52 : Operation 543 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_103 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 103" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:104]   --->   Operation 543 'getelementptr' 'twid_rom_M_imag_V_addr_103' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 544 [1/1] (3.25ns)   --->   "%store_ln104 = store i16 46177, i8 %twid_rom_M_imag_V_addr_103" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:104]   --->   Operation 544 'store' 'store_ln104' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 53 <SV = 52> <Delay = 3.25>
ST_53 : Operation 545 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_104 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 104" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:105]   --->   Operation 545 'getelementptr' 'twid_rom_M_real_V_addr_104' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 546 [1/1] (3.25ns)   --->   "%store_ln105 = store i15 26319, i8 %twid_rom_M_real_V_addr_104" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:105]   --->   Operation 546 'store' 'store_ln105' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_53 : Operation 547 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_104 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 104" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:105]   --->   Operation 547 'getelementptr' 'twid_rom_M_imag_V_addr_104' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 548 [1/1] (3.25ns)   --->   "%store_ln105 = store i16 46016, i8 %twid_rom_M_imag_V_addr_104" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:105]   --->   Operation 548 'store' 'store_ln105' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_53 : Operation 549 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_105 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 105" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:106]   --->   Operation 549 'getelementptr' 'twid_rom_M_real_V_addr_105' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 550 [1/1] (3.25ns)   --->   "%store_ln106 = store i15 26199, i8 %twid_rom_M_real_V_addr_105" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:106]   --->   Operation 550 'store' 'store_ln106' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_53 : Operation 551 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_105 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 105" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:106]   --->   Operation 551 'getelementptr' 'twid_rom_M_imag_V_addr_105' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 552 [1/1] (3.25ns)   --->   "%store_ln106 = store i16 45854, i8 %twid_rom_M_imag_V_addr_105" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:106]   --->   Operation 552 'store' 'store_ln106' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 54 <SV = 53> <Delay = 3.25>
ST_54 : Operation 553 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_106 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 106" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:107]   --->   Operation 553 'getelementptr' 'twid_rom_M_real_V_addr_106' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 554 [1/1] (3.25ns)   --->   "%store_ln107 = store i15 26077, i8 %twid_rom_M_real_V_addr_106" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:107]   --->   Operation 554 'store' 'store_ln107' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_54 : Operation 555 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_106 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 106" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:107]   --->   Operation 555 'getelementptr' 'twid_rom_M_imag_V_addr_106' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 556 [1/1] (3.25ns)   --->   "%store_ln107 = store i16 45694, i8 %twid_rom_M_imag_V_addr_106" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:107]   --->   Operation 556 'store' 'store_ln107' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_54 : Operation 557 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_107 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 107" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:108]   --->   Operation 557 'getelementptr' 'twid_rom_M_real_V_addr_107' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 558 [1/1] (3.25ns)   --->   "%store_ln108 = store i15 25955, i8 %twid_rom_M_real_V_addr_107" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:108]   --->   Operation 558 'store' 'store_ln108' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_54 : Operation 559 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_107 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 107" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:108]   --->   Operation 559 'getelementptr' 'twid_rom_M_imag_V_addr_107' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 560 [1/1] (3.25ns)   --->   "%store_ln108 = store i16 45534, i8 %twid_rom_M_imag_V_addr_107" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:108]   --->   Operation 560 'store' 'store_ln108' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 55 <SV = 54> <Delay = 3.25>
ST_55 : Operation 561 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_108 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 108" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:109]   --->   Operation 561 'getelementptr' 'twid_rom_M_real_V_addr_108' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 562 [1/1] (3.25ns)   --->   "%store_ln109 = store i15 25832, i8 %twid_rom_M_real_V_addr_108" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:109]   --->   Operation 562 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_55 : Operation 563 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_108 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 108" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:109]   --->   Operation 563 'getelementptr' 'twid_rom_M_imag_V_addr_108' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 564 [1/1] (3.25ns)   --->   "%store_ln109 = store i16 45376, i8 %twid_rom_M_imag_V_addr_108" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:109]   --->   Operation 564 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_55 : Operation 565 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_109 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 109" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:110]   --->   Operation 565 'getelementptr' 'twid_rom_M_real_V_addr_109' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 566 [1/1] (3.25ns)   --->   "%store_ln110 = store i15 25708, i8 %twid_rom_M_real_V_addr_109" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:110]   --->   Operation 566 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_55 : Operation 567 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_109 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 109" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:110]   --->   Operation 567 'getelementptr' 'twid_rom_M_imag_V_addr_109' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 568 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 45217, i8 %twid_rom_M_imag_V_addr_109" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:110]   --->   Operation 568 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 56 <SV = 55> <Delay = 3.25>
ST_56 : Operation 569 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_110 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 110" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:111]   --->   Operation 569 'getelementptr' 'twid_rom_M_real_V_addr_110' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 570 [1/1] (3.25ns)   --->   "%store_ln111 = store i15 25583, i8 %twid_rom_M_real_V_addr_110" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:111]   --->   Operation 570 'store' 'store_ln111' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_56 : Operation 571 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_110 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 110" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:111]   --->   Operation 571 'getelementptr' 'twid_rom_M_imag_V_addr_110' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 572 [1/1] (3.25ns)   --->   "%store_ln111 = store i16 45060, i8 %twid_rom_M_imag_V_addr_110" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:111]   --->   Operation 572 'store' 'store_ln111' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_56 : Operation 573 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_111 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 111" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:112]   --->   Operation 573 'getelementptr' 'twid_rom_M_real_V_addr_111' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 574 [1/1] (3.25ns)   --->   "%store_ln112 = store i15 25457, i8 %twid_rom_M_real_V_addr_111" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:112]   --->   Operation 574 'store' 'store_ln112' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_56 : Operation 575 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_111 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 111" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:112]   --->   Operation 575 'getelementptr' 'twid_rom_M_imag_V_addr_111' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 576 [1/1] (3.25ns)   --->   "%store_ln112 = store i16 44904, i8 %twid_rom_M_imag_V_addr_111" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:112]   --->   Operation 576 'store' 'store_ln112' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 57 <SV = 56> <Delay = 3.25>
ST_57 : Operation 577 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_112 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 112" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:113]   --->   Operation 577 'getelementptr' 'twid_rom_M_real_V_addr_112' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 578 [1/1] (3.25ns)   --->   "%store_ln113 = store i15 25330, i8 %twid_rom_M_real_V_addr_112" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:113]   --->   Operation 578 'store' 'store_ln113' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_57 : Operation 579 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_112 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 112" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:113]   --->   Operation 579 'getelementptr' 'twid_rom_M_imag_V_addr_112' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 580 [1/1] (3.25ns)   --->   "%store_ln113 = store i16 44748, i8 %twid_rom_M_imag_V_addr_112" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:113]   --->   Operation 580 'store' 'store_ln113' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_57 : Operation 581 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_113 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 113" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:114]   --->   Operation 581 'getelementptr' 'twid_rom_M_real_V_addr_113' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 582 [1/1] (3.25ns)   --->   "%store_ln114 = store i15 25201, i8 %twid_rom_M_real_V_addr_113" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:114]   --->   Operation 582 'store' 'store_ln114' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_57 : Operation 583 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_113 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 113" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:114]   --->   Operation 583 'getelementptr' 'twid_rom_M_imag_V_addr_113' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 584 [1/1] (3.25ns)   --->   "%store_ln114 = store i16 44593, i8 %twid_rom_M_imag_V_addr_113" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:114]   --->   Operation 584 'store' 'store_ln114' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 58 <SV = 57> <Delay = 3.25>
ST_58 : Operation 585 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_114 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 114" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:115]   --->   Operation 585 'getelementptr' 'twid_rom_M_real_V_addr_114' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 586 [1/1] (3.25ns)   --->   "%store_ln115 = store i15 25073, i8 %twid_rom_M_real_V_addr_114" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:115]   --->   Operation 586 'store' 'store_ln115' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_58 : Operation 587 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_114 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 114" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:115]   --->   Operation 587 'getelementptr' 'twid_rom_M_imag_V_addr_114' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 588 [1/1] (3.25ns)   --->   "%store_ln115 = store i16 44438, i8 %twid_rom_M_imag_V_addr_114" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:115]   --->   Operation 588 'store' 'store_ln115' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_58 : Operation 589 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_115 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 115" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:116]   --->   Operation 589 'getelementptr' 'twid_rom_M_real_V_addr_115' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 590 [1/1] (3.25ns)   --->   "%store_ln116 = store i15 24943, i8 %twid_rom_M_real_V_addr_115" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:116]   --->   Operation 590 'store' 'store_ln116' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_58 : Operation 591 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_115 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 115" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:116]   --->   Operation 591 'getelementptr' 'twid_rom_M_imag_V_addr_115' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 592 [1/1] (3.25ns)   --->   "%store_ln116 = store i16 44285, i8 %twid_rom_M_imag_V_addr_115" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:116]   --->   Operation 592 'store' 'store_ln116' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 59 <SV = 58> <Delay = 3.25>
ST_59 : Operation 593 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_116 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 116" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:117]   --->   Operation 593 'getelementptr' 'twid_rom_M_real_V_addr_116' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 594 [1/1] (3.25ns)   --->   "%store_ln117 = store i15 24812, i8 %twid_rom_M_real_V_addr_116" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:117]   --->   Operation 594 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_59 : Operation 595 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_116 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 116" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:117]   --->   Operation 595 'getelementptr' 'twid_rom_M_imag_V_addr_116' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 596 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 44132, i8 %twid_rom_M_imag_V_addr_116" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:117]   --->   Operation 596 'store' 'store_ln117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_59 : Operation 597 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_117 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 117" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:118]   --->   Operation 597 'getelementptr' 'twid_rom_M_real_V_addr_117' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 598 [1/1] (3.25ns)   --->   "%store_ln118 = store i15 24680, i8 %twid_rom_M_real_V_addr_117" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:118]   --->   Operation 598 'store' 'store_ln118' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_59 : Operation 599 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_117 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 117" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:118]   --->   Operation 599 'getelementptr' 'twid_rom_M_imag_V_addr_117' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 600 [1/1] (3.25ns)   --->   "%store_ln118 = store i16 43980, i8 %twid_rom_M_imag_V_addr_117" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:118]   --->   Operation 600 'store' 'store_ln118' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 60 <SV = 59> <Delay = 3.25>
ST_60 : Operation 601 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_118 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 118" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:119]   --->   Operation 601 'getelementptr' 'twid_rom_M_real_V_addr_118' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 602 [1/1] (3.25ns)   --->   "%store_ln119 = store i15 24547, i8 %twid_rom_M_real_V_addr_118" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:119]   --->   Operation 602 'store' 'store_ln119' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_60 : Operation 603 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_118 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 118" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:119]   --->   Operation 603 'getelementptr' 'twid_rom_M_imag_V_addr_118' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 604 [1/1] (3.25ns)   --->   "%store_ln119 = store i16 43829, i8 %twid_rom_M_imag_V_addr_118" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:119]   --->   Operation 604 'store' 'store_ln119' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_60 : Operation 605 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_119 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 119" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:120]   --->   Operation 605 'getelementptr' 'twid_rom_M_real_V_addr_119' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 606 [1/1] (3.25ns)   --->   "%store_ln120 = store i15 24414, i8 %twid_rom_M_real_V_addr_119" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:120]   --->   Operation 606 'store' 'store_ln120' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_60 : Operation 607 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_119 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 119" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:120]   --->   Operation 607 'getelementptr' 'twid_rom_M_imag_V_addr_119' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 608 [1/1] (3.25ns)   --->   "%store_ln120 = store i16 43679, i8 %twid_rom_M_imag_V_addr_119" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:120]   --->   Operation 608 'store' 'store_ln120' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 61 <SV = 60> <Delay = 3.25>
ST_61 : Operation 609 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_120 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 120" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:121]   --->   Operation 609 'getelementptr' 'twid_rom_M_real_V_addr_120' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 610 [1/1] (3.25ns)   --->   "%store_ln121 = store i15 24279, i8 %twid_rom_M_real_V_addr_120" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:121]   --->   Operation 610 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_61 : Operation 611 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_120 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 120" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:121]   --->   Operation 611 'getelementptr' 'twid_rom_M_imag_V_addr_120' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 612 [1/1] (3.25ns)   --->   "%store_ln121 = store i16 43530, i8 %twid_rom_M_imag_V_addr_120" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:121]   --->   Operation 612 'store' 'store_ln121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_61 : Operation 613 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_121 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 121" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:122]   --->   Operation 613 'getelementptr' 'twid_rom_M_real_V_addr_121' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 614 [1/1] (3.25ns)   --->   "%store_ln122 = store i15 24144, i8 %twid_rom_M_real_V_addr_121" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:122]   --->   Operation 614 'store' 'store_ln122' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_61 : Operation 615 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_121 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 121" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:122]   --->   Operation 615 'getelementptr' 'twid_rom_M_imag_V_addr_121' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 616 [1/1] (3.25ns)   --->   "%store_ln122 = store i16 43381, i8 %twid_rom_M_imag_V_addr_121" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:122]   --->   Operation 616 'store' 'store_ln122' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 62 <SV = 61> <Delay = 3.25>
ST_62 : Operation 617 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_122 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 122" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:123]   --->   Operation 617 'getelementptr' 'twid_rom_M_real_V_addr_122' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 618 [1/1] (3.25ns)   --->   "%store_ln123 = store i15 24007, i8 %twid_rom_M_real_V_addr_122" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:123]   --->   Operation 618 'store' 'store_ln123' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_62 : Operation 619 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_122 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 122" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:123]   --->   Operation 619 'getelementptr' 'twid_rom_M_imag_V_addr_122' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 620 [1/1] (3.25ns)   --->   "%store_ln123 = store i16 43234, i8 %twid_rom_M_imag_V_addr_122" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:123]   --->   Operation 620 'store' 'store_ln123' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_62 : Operation 621 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_123 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 123" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:124]   --->   Operation 621 'getelementptr' 'twid_rom_M_real_V_addr_123' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 622 [1/1] (3.25ns)   --->   "%store_ln124 = store i15 23870, i8 %twid_rom_M_real_V_addr_123" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:124]   --->   Operation 622 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_62 : Operation 623 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_123 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 123" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:124]   --->   Operation 623 'getelementptr' 'twid_rom_M_imag_V_addr_123' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 624 [1/1] (3.25ns)   --->   "%store_ln124 = store i16 43087, i8 %twid_rom_M_imag_V_addr_123" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:124]   --->   Operation 624 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 63 <SV = 62> <Delay = 3.25>
ST_63 : Operation 625 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_124 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 124" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:125]   --->   Operation 625 'getelementptr' 'twid_rom_M_real_V_addr_124' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 626 [1/1] (3.25ns)   --->   "%store_ln125 = store i15 23732, i8 %twid_rom_M_real_V_addr_124" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:125]   --->   Operation 626 'store' 'store_ln125' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_63 : Operation 627 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_124 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 124" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:125]   --->   Operation 627 'getelementptr' 'twid_rom_M_imag_V_addr_124' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 628 [1/1] (3.25ns)   --->   "%store_ln125 = store i16 42941, i8 %twid_rom_M_imag_V_addr_124" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:125]   --->   Operation 628 'store' 'store_ln125' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_63 : Operation 629 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_125 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 125" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:126]   --->   Operation 629 'getelementptr' 'twid_rom_M_real_V_addr_125' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 630 [1/1] (3.25ns)   --->   "%store_ln126 = store i15 23593, i8 %twid_rom_M_real_V_addr_125" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:126]   --->   Operation 630 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_63 : Operation 631 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_125 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 125" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:126]   --->   Operation 631 'getelementptr' 'twid_rom_M_imag_V_addr_125' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 632 [1/1] (3.25ns)   --->   "%store_ln126 = store i16 42795, i8 %twid_rom_M_imag_V_addr_125" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:126]   --->   Operation 632 'store' 'store_ln126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 64 <SV = 63> <Delay = 3.25>
ST_64 : Operation 633 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_126 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 126" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:127]   --->   Operation 633 'getelementptr' 'twid_rom_M_real_V_addr_126' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 634 [1/1] (3.25ns)   --->   "%store_ln127 = store i15 23453, i8 %twid_rom_M_real_V_addr_126" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:127]   --->   Operation 634 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_64 : Operation 635 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_126 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 126" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:127]   --->   Operation 635 'getelementptr' 'twid_rom_M_imag_V_addr_126' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 636 [1/1] (3.25ns)   --->   "%store_ln127 = store i16 42651, i8 %twid_rom_M_imag_V_addr_126" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:127]   --->   Operation 636 'store' 'store_ln127' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_64 : Operation 637 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_127 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 127" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:128]   --->   Operation 637 'getelementptr' 'twid_rom_M_real_V_addr_127' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 638 [1/1] (3.25ns)   --->   "%store_ln128 = store i15 23312, i8 %twid_rom_M_real_V_addr_127" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:128]   --->   Operation 638 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_64 : Operation 639 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_127 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 127" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:128]   --->   Operation 639 'getelementptr' 'twid_rom_M_imag_V_addr_127' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 640 [1/1] (3.25ns)   --->   "%store_ln128 = store i16 42508, i8 %twid_rom_M_imag_V_addr_127" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:128]   --->   Operation 640 'store' 'store_ln128' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 65 <SV = 64> <Delay = 3.25>
ST_65 : Operation 641 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_128 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 128" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:129]   --->   Operation 641 'getelementptr' 'twid_rom_M_real_V_addr_128' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 642 [1/1] (3.25ns)   --->   "%store_ln129 = store i15 23170, i8 %twid_rom_M_real_V_addr_128" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:129]   --->   Operation 642 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_65 : Operation 643 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_128 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 128" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:129]   --->   Operation 643 'getelementptr' 'twid_rom_M_imag_V_addr_128' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 644 [1/1] (3.25ns)   --->   "%store_ln129 = store i16 42365, i8 %twid_rom_M_imag_V_addr_128" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:129]   --->   Operation 644 'store' 'store_ln129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_65 : Operation 645 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_129 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 129" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:130]   --->   Operation 645 'getelementptr' 'twid_rom_M_real_V_addr_129' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 646 [1/1] (3.25ns)   --->   "%store_ln130 = store i15 23027, i8 %twid_rom_M_real_V_addr_129" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:130]   --->   Operation 646 'store' 'store_ln130' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_65 : Operation 647 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_129 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 129" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:130]   --->   Operation 647 'getelementptr' 'twid_rom_M_imag_V_addr_129' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 648 [1/1] (3.25ns)   --->   "%store_ln130 = store i16 42223, i8 %twid_rom_M_imag_V_addr_129" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:130]   --->   Operation 648 'store' 'store_ln130' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 66 <SV = 65> <Delay = 3.25>
ST_66 : Operation 649 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_130 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 130" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:131]   --->   Operation 649 'getelementptr' 'twid_rom_M_real_V_addr_130' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 650 [1/1] (3.25ns)   --->   "%store_ln131 = store i15 22884, i8 %twid_rom_M_real_V_addr_130" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:131]   --->   Operation 650 'store' 'store_ln131' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_66 : Operation 651 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_130 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 130" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:131]   --->   Operation 651 'getelementptr' 'twid_rom_M_imag_V_addr_130' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 652 [1/1] (3.25ns)   --->   "%store_ln131 = store i16 42082, i8 %twid_rom_M_imag_V_addr_130" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:131]   --->   Operation 652 'store' 'store_ln131' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_66 : Operation 653 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_131 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 131" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:132]   --->   Operation 653 'getelementptr' 'twid_rom_M_real_V_addr_131' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 654 [1/1] (3.25ns)   --->   "%store_ln132 = store i15 22740, i8 %twid_rom_M_real_V_addr_131" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:132]   --->   Operation 654 'store' 'store_ln132' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_66 : Operation 655 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_131 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 131" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:132]   --->   Operation 655 'getelementptr' 'twid_rom_M_imag_V_addr_131' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 656 [1/1] (3.25ns)   --->   "%store_ln132 = store i16 41942, i8 %twid_rom_M_imag_V_addr_131" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:132]   --->   Operation 656 'store' 'store_ln132' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 67 <SV = 66> <Delay = 3.25>
ST_67 : Operation 657 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_132 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 132" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:133]   --->   Operation 657 'getelementptr' 'twid_rom_M_real_V_addr_132' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 658 [1/1] (3.25ns)   --->   "%store_ln133 = store i15 22594, i8 %twid_rom_M_real_V_addr_132" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:133]   --->   Operation 658 'store' 'store_ln133' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_67 : Operation 659 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_132 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 132" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:133]   --->   Operation 659 'getelementptr' 'twid_rom_M_imag_V_addr_132' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 660 [1/1] (3.25ns)   --->   "%store_ln133 = store i16 41803, i8 %twid_rom_M_imag_V_addr_132" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:133]   --->   Operation 660 'store' 'store_ln133' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_67 : Operation 661 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_133 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 133" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:134]   --->   Operation 661 'getelementptr' 'twid_rom_M_real_V_addr_133' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 662 [1/1] (3.25ns)   --->   "%store_ln134 = store i15 22448, i8 %twid_rom_M_real_V_addr_133" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:134]   --->   Operation 662 'store' 'store_ln134' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_67 : Operation 663 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_133 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 133" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:134]   --->   Operation 663 'getelementptr' 'twid_rom_M_imag_V_addr_133' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 664 [1/1] (3.25ns)   --->   "%store_ln134 = store i16 41665, i8 %twid_rom_M_imag_V_addr_133" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:134]   --->   Operation 664 'store' 'store_ln134' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 68 <SV = 67> <Delay = 3.25>
ST_68 : Operation 665 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_134 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 134" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:135]   --->   Operation 665 'getelementptr' 'twid_rom_M_real_V_addr_134' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 666 [1/1] (3.25ns)   --->   "%store_ln135 = store i15 22301, i8 %twid_rom_M_real_V_addr_134" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:135]   --->   Operation 666 'store' 'store_ln135' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_68 : Operation 667 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_134 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 134" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:135]   --->   Operation 667 'getelementptr' 'twid_rom_M_imag_V_addr_134' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 668 [1/1] (3.25ns)   --->   "%store_ln135 = store i16 41528, i8 %twid_rom_M_imag_V_addr_134" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:135]   --->   Operation 668 'store' 'store_ln135' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_68 : Operation 669 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_135 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 135" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:136]   --->   Operation 669 'getelementptr' 'twid_rom_M_real_V_addr_135' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 670 [1/1] (3.25ns)   --->   "%store_ln136 = store i15 22154, i8 %twid_rom_M_real_V_addr_135" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:136]   --->   Operation 670 'store' 'store_ln136' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_68 : Operation 671 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_135 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 135" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:136]   --->   Operation 671 'getelementptr' 'twid_rom_M_imag_V_addr_135' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 672 [1/1] (3.25ns)   --->   "%store_ln136 = store i16 41391, i8 %twid_rom_M_imag_V_addr_135" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:136]   --->   Operation 672 'store' 'store_ln136' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 69 <SV = 68> <Delay = 3.25>
ST_69 : Operation 673 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_136 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 136" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:137]   --->   Operation 673 'getelementptr' 'twid_rom_M_real_V_addr_136' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 674 [1/1] (3.25ns)   --->   "%store_ln137 = store i15 22005, i8 %twid_rom_M_real_V_addr_136" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:137]   --->   Operation 674 'store' 'store_ln137' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_69 : Operation 675 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_136 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 136" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:137]   --->   Operation 675 'getelementptr' 'twid_rom_M_imag_V_addr_136' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 676 [1/1] (3.25ns)   --->   "%store_ln137 = store i16 41256, i8 %twid_rom_M_imag_V_addr_136" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:137]   --->   Operation 676 'store' 'store_ln137' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_69 : Operation 677 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_137 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 137" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:138]   --->   Operation 677 'getelementptr' 'twid_rom_M_real_V_addr_137' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 678 [1/1] (3.25ns)   --->   "%store_ln138 = store i15 21856, i8 %twid_rom_M_real_V_addr_137" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:138]   --->   Operation 678 'store' 'store_ln138' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_69 : Operation 679 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_137 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 137" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:138]   --->   Operation 679 'getelementptr' 'twid_rom_M_imag_V_addr_137' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 680 [1/1] (3.25ns)   --->   "%store_ln138 = store i16 41121, i8 %twid_rom_M_imag_V_addr_137" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:138]   --->   Operation 680 'store' 'store_ln138' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 70 <SV = 69> <Delay = 3.25>
ST_70 : Operation 681 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_138 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 138" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:139]   --->   Operation 681 'getelementptr' 'twid_rom_M_real_V_addr_138' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 682 [1/1] (3.25ns)   --->   "%store_ln139 = store i15 21706, i8 %twid_rom_M_real_V_addr_138" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:139]   --->   Operation 682 'store' 'store_ln139' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_70 : Operation 683 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_138 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 138" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:139]   --->   Operation 683 'getelementptr' 'twid_rom_M_imag_V_addr_138' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 684 [1/1] (3.25ns)   --->   "%store_ln139 = store i16 40988, i8 %twid_rom_M_imag_V_addr_138" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:139]   --->   Operation 684 'store' 'store_ln139' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_70 : Operation 685 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_139 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 139" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:140]   --->   Operation 685 'getelementptr' 'twid_rom_M_real_V_addr_139' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 686 [1/1] (3.25ns)   --->   "%store_ln140 = store i15 21555, i8 %twid_rom_M_real_V_addr_139" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:140]   --->   Operation 686 'store' 'store_ln140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_70 : Operation 687 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_139 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 139" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:140]   --->   Operation 687 'getelementptr' 'twid_rom_M_imag_V_addr_139' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 688 [1/1] (3.25ns)   --->   "%store_ln140 = store i16 40855, i8 %twid_rom_M_imag_V_addr_139" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:140]   --->   Operation 688 'store' 'store_ln140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 71 <SV = 70> <Delay = 3.25>
ST_71 : Operation 689 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_140 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 140" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:141]   --->   Operation 689 'getelementptr' 'twid_rom_M_real_V_addr_140' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 690 [1/1] (3.25ns)   --->   "%store_ln141 = store i15 21403, i8 %twid_rom_M_real_V_addr_140" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:141]   --->   Operation 690 'store' 'store_ln141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_71 : Operation 691 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_140 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 140" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:141]   --->   Operation 691 'getelementptr' 'twid_rom_M_imag_V_addr_140' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 692 [1/1] (3.25ns)   --->   "%store_ln141 = store i16 40723, i8 %twid_rom_M_imag_V_addr_140" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:141]   --->   Operation 692 'store' 'store_ln141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_71 : Operation 693 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_141 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 141" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:142]   --->   Operation 693 'getelementptr' 'twid_rom_M_real_V_addr_141' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 694 [1/1] (3.25ns)   --->   "%store_ln142 = store i15 21250, i8 %twid_rom_M_real_V_addr_141" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:142]   --->   Operation 694 'store' 'store_ln142' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_71 : Operation 695 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_141 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 141" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:142]   --->   Operation 695 'getelementptr' 'twid_rom_M_imag_V_addr_141' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 696 [1/1] (3.25ns)   --->   "%store_ln142 = store i16 40592, i8 %twid_rom_M_imag_V_addr_141" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:142]   --->   Operation 696 'store' 'store_ln142' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 72 <SV = 71> <Delay = 3.25>
ST_72 : Operation 697 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_142 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 142" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:143]   --->   Operation 697 'getelementptr' 'twid_rom_M_real_V_addr_142' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 698 [1/1] (3.25ns)   --->   "%store_ln143 = store i15 21097, i8 %twid_rom_M_real_V_addr_142" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:143]   --->   Operation 698 'store' 'store_ln143' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_72 : Operation 699 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_142 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 142" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:143]   --->   Operation 699 'getelementptr' 'twid_rom_M_imag_V_addr_142' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 700 [1/1] (3.25ns)   --->   "%store_ln143 = store i16 40462, i8 %twid_rom_M_imag_V_addr_142" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:143]   --->   Operation 700 'store' 'store_ln143' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_72 : Operation 701 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_143 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 143" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:144]   --->   Operation 701 'getelementptr' 'twid_rom_M_real_V_addr_143' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 702 [1/1] (3.25ns)   --->   "%store_ln144 = store i15 20942, i8 %twid_rom_M_real_V_addr_143" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:144]   --->   Operation 702 'store' 'store_ln144' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_72 : Operation 703 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_143 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 143" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:144]   --->   Operation 703 'getelementptr' 'twid_rom_M_imag_V_addr_143' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 704 [1/1] (3.25ns)   --->   "%store_ln144 = store i16 40334, i8 %twid_rom_M_imag_V_addr_143" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:144]   --->   Operation 704 'store' 'store_ln144' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 73 <SV = 72> <Delay = 3.25>
ST_73 : Operation 705 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_144 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 144" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:145]   --->   Operation 705 'getelementptr' 'twid_rom_M_real_V_addr_144' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 706 [1/1] (3.25ns)   --->   "%store_ln145 = store i15 20787, i8 %twid_rom_M_real_V_addr_144" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:145]   --->   Operation 706 'store' 'store_ln145' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_73 : Operation 707 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_144 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 144" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:145]   --->   Operation 707 'getelementptr' 'twid_rom_M_imag_V_addr_144' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 708 [1/1] (3.25ns)   --->   "%store_ln145 = store i16 40205, i8 %twid_rom_M_imag_V_addr_144" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:145]   --->   Operation 708 'store' 'store_ln145' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_73 : Operation 709 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_145 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 145" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:146]   --->   Operation 709 'getelementptr' 'twid_rom_M_real_V_addr_145' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 710 [1/1] (3.25ns)   --->   "%store_ln146 = store i15 20631, i8 %twid_rom_M_real_V_addr_145" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:146]   --->   Operation 710 'store' 'store_ln146' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_73 : Operation 711 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_145 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 145" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:146]   --->   Operation 711 'getelementptr' 'twid_rom_M_imag_V_addr_145' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 712 [1/1] (3.25ns)   --->   "%store_ln146 = store i16 40078, i8 %twid_rom_M_imag_V_addr_145" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:146]   --->   Operation 712 'store' 'store_ln146' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 74 <SV = 73> <Delay = 3.25>
ST_74 : Operation 713 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_146 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 146" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:147]   --->   Operation 713 'getelementptr' 'twid_rom_M_real_V_addr_146' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 714 [1/1] (3.25ns)   --->   "%store_ln147 = store i15 20475, i8 %twid_rom_M_real_V_addr_146" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:147]   --->   Operation 714 'store' 'store_ln147' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_74 : Operation 715 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_146 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 146" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:147]   --->   Operation 715 'getelementptr' 'twid_rom_M_imag_V_addr_146' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 716 [1/1] (3.25ns)   --->   "%store_ln147 = store i16 39952, i8 %twid_rom_M_imag_V_addr_146" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:147]   --->   Operation 716 'store' 'store_ln147' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_74 : Operation 717 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_147 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 147" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:148]   --->   Operation 717 'getelementptr' 'twid_rom_M_real_V_addr_147' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 718 [1/1] (3.25ns)   --->   "%store_ln148 = store i15 20318, i8 %twid_rom_M_real_V_addr_147" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:148]   --->   Operation 718 'store' 'store_ln148' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_74 : Operation 719 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_147 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 147" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:148]   --->   Operation 719 'getelementptr' 'twid_rom_M_imag_V_addr_147' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 720 [1/1] (3.25ns)   --->   "%store_ln148 = store i16 39827, i8 %twid_rom_M_imag_V_addr_147" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:148]   --->   Operation 720 'store' 'store_ln148' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 75 <SV = 74> <Delay = 3.25>
ST_75 : Operation 721 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_148 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 148" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:149]   --->   Operation 721 'getelementptr' 'twid_rom_M_real_V_addr_148' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 722 [1/1] (3.25ns)   --->   "%store_ln149 = store i15 20159, i8 %twid_rom_M_real_V_addr_148" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:149]   --->   Operation 722 'store' 'store_ln149' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_75 : Operation 723 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_148 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 148" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:149]   --->   Operation 723 'getelementptr' 'twid_rom_M_imag_V_addr_148' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 724 [1/1] (3.25ns)   --->   "%store_ln149 = store i16 39703, i8 %twid_rom_M_imag_V_addr_148" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:149]   --->   Operation 724 'store' 'store_ln149' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_75 : Operation 725 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_149 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 149" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:150]   --->   Operation 725 'getelementptr' 'twid_rom_M_real_V_addr_149' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 726 [1/1] (3.25ns)   --->   "%store_ln150 = store i15 20001, i8 %twid_rom_M_real_V_addr_149" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:150]   --->   Operation 726 'store' 'store_ln150' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_75 : Operation 727 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_149 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 149" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:150]   --->   Operation 727 'getelementptr' 'twid_rom_M_imag_V_addr_149' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 728 [1/1] (3.25ns)   --->   "%store_ln150 = store i16 39580, i8 %twid_rom_M_imag_V_addr_149" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:150]   --->   Operation 728 'store' 'store_ln150' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 76 <SV = 75> <Delay = 3.25>
ST_76 : Operation 729 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_150 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 150" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:151]   --->   Operation 729 'getelementptr' 'twid_rom_M_real_V_addr_150' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 730 [1/1] (3.25ns)   --->   "%store_ln151 = store i15 19841, i8 %twid_rom_M_real_V_addr_150" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:151]   --->   Operation 730 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_76 : Operation 731 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_150 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 150" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:151]   --->   Operation 731 'getelementptr' 'twid_rom_M_imag_V_addr_150' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 732 [1/1] (3.25ns)   --->   "%store_ln151 = store i16 39458, i8 %twid_rom_M_imag_V_addr_150" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:151]   --->   Operation 732 'store' 'store_ln151' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_76 : Operation 733 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_151 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 151" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:152]   --->   Operation 733 'getelementptr' 'twid_rom_M_real_V_addr_151' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 734 [1/1] (3.25ns)   --->   "%store_ln152 = store i15 19681, i8 %twid_rom_M_real_V_addr_151" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:152]   --->   Operation 734 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_76 : Operation 735 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_151 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 151" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:152]   --->   Operation 735 'getelementptr' 'twid_rom_M_imag_V_addr_151' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 736 [1/1] (3.25ns)   --->   "%store_ln152 = store i16 39336, i8 %twid_rom_M_imag_V_addr_151" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:152]   --->   Operation 736 'store' 'store_ln152' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 77 <SV = 76> <Delay = 3.25>
ST_77 : Operation 737 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_152 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 152" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:153]   --->   Operation 737 'getelementptr' 'twid_rom_M_real_V_addr_152' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 738 [1/1] (3.25ns)   --->   "%store_ln153 = store i15 19519, i8 %twid_rom_M_real_V_addr_152" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:153]   --->   Operation 738 'store' 'store_ln153' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_77 : Operation 739 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_152 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 152" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:153]   --->   Operation 739 'getelementptr' 'twid_rom_M_imag_V_addr_152' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 740 [1/1] (3.25ns)   --->   "%store_ln153 = store i16 39216, i8 %twid_rom_M_imag_V_addr_152" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:153]   --->   Operation 740 'store' 'store_ln153' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_77 : Operation 741 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_153 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 153" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:154]   --->   Operation 741 'getelementptr' 'twid_rom_M_real_V_addr_153' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 742 [1/1] (3.25ns)   --->   "%store_ln154 = store i15 19358, i8 %twid_rom_M_real_V_addr_153" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:154]   --->   Operation 742 'store' 'store_ln154' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_77 : Operation 743 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_153 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 153" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:154]   --->   Operation 743 'getelementptr' 'twid_rom_M_imag_V_addr_153' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 744 [1/1] (3.25ns)   --->   "%store_ln154 = store i16 39097, i8 %twid_rom_M_imag_V_addr_153" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:154]   --->   Operation 744 'store' 'store_ln154' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 78 <SV = 77> <Delay = 3.25>
ST_78 : Operation 745 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_154 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 154" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:155]   --->   Operation 745 'getelementptr' 'twid_rom_M_real_V_addr_154' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 746 [1/1] (3.25ns)   --->   "%store_ln155 = store i15 19195, i8 %twid_rom_M_real_V_addr_154" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:155]   --->   Operation 746 'store' 'store_ln155' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_78 : Operation 747 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_154 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 154" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:155]   --->   Operation 747 'getelementptr' 'twid_rom_M_imag_V_addr_154' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 748 [1/1] (3.25ns)   --->   "%store_ln155 = store i16 38978, i8 %twid_rom_M_imag_V_addr_154" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:155]   --->   Operation 748 'store' 'store_ln155' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_78 : Operation 749 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_155 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 155" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:156]   --->   Operation 749 'getelementptr' 'twid_rom_M_real_V_addr_155' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 750 [1/1] (3.25ns)   --->   "%store_ln156 = store i15 19032, i8 %twid_rom_M_real_V_addr_155" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:156]   --->   Operation 750 'store' 'store_ln156' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_78 : Operation 751 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_155 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 155" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:156]   --->   Operation 751 'getelementptr' 'twid_rom_M_imag_V_addr_155' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 752 [1/1] (3.25ns)   --->   "%store_ln156 = store i16 38861, i8 %twid_rom_M_imag_V_addr_155" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:156]   --->   Operation 752 'store' 'store_ln156' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 79 <SV = 78> <Delay = 3.25>
ST_79 : Operation 753 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_156 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 156" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:157]   --->   Operation 753 'getelementptr' 'twid_rom_M_real_V_addr_156' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 754 [1/1] (3.25ns)   --->   "%store_ln157 = store i15 18868, i8 %twid_rom_M_real_V_addr_156" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:157]   --->   Operation 754 'store' 'store_ln157' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_79 : Operation 755 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_156 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 156" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:157]   --->   Operation 755 'getelementptr' 'twid_rom_M_imag_V_addr_156' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 756 [1/1] (3.25ns)   --->   "%store_ln157 = store i16 38745, i8 %twid_rom_M_imag_V_addr_156" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:157]   --->   Operation 756 'store' 'store_ln157' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_79 : Operation 757 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_157 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 157" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:158]   --->   Operation 757 'getelementptr' 'twid_rom_M_real_V_addr_157' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 758 [1/1] (3.25ns)   --->   "%store_ln158 = store i15 18703, i8 %twid_rom_M_real_V_addr_157" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:158]   --->   Operation 758 'store' 'store_ln158' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_79 : Operation 759 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_157 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 157" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:158]   --->   Operation 759 'getelementptr' 'twid_rom_M_imag_V_addr_157' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 760 [1/1] (3.25ns)   --->   "%store_ln158 = store i16 38630, i8 %twid_rom_M_imag_V_addr_157" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:158]   --->   Operation 760 'store' 'store_ln158' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 80 <SV = 79> <Delay = 3.25>
ST_80 : Operation 761 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_158 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 158" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:159]   --->   Operation 761 'getelementptr' 'twid_rom_M_real_V_addr_158' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 762 [1/1] (3.25ns)   --->   "%store_ln159 = store i15 18537, i8 %twid_rom_M_real_V_addr_158" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:159]   --->   Operation 762 'store' 'store_ln159' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_80 : Operation 763 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_158 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 158" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:159]   --->   Operation 763 'getelementptr' 'twid_rom_M_imag_V_addr_158' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 764 [1/1] (3.25ns)   --->   "%store_ln159 = store i16 38515, i8 %twid_rom_M_imag_V_addr_158" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:159]   --->   Operation 764 'store' 'store_ln159' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_80 : Operation 765 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_159 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 159" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:160]   --->   Operation 765 'getelementptr' 'twid_rom_M_real_V_addr_159' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 766 [1/1] (3.25ns)   --->   "%store_ln160 = store i15 18371, i8 %twid_rom_M_real_V_addr_159" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:160]   --->   Operation 766 'store' 'store_ln160' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_80 : Operation 767 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_159 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 159" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:160]   --->   Operation 767 'getelementptr' 'twid_rom_M_imag_V_addr_159' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 768 [1/1] (3.25ns)   --->   "%store_ln160 = store i16 38402, i8 %twid_rom_M_imag_V_addr_159" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:160]   --->   Operation 768 'store' 'store_ln160' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 81 <SV = 80> <Delay = 3.25>
ST_81 : Operation 769 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_160 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 160" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:161]   --->   Operation 769 'getelementptr' 'twid_rom_M_real_V_addr_160' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 770 [1/1] (3.25ns)   --->   "%store_ln161 = store i15 18204, i8 %twid_rom_M_real_V_addr_160" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:161]   --->   Operation 770 'store' 'store_ln161' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_81 : Operation 771 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_160 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 160" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:161]   --->   Operation 771 'getelementptr' 'twid_rom_M_imag_V_addr_160' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 772 [1/1] (3.25ns)   --->   "%store_ln161 = store i16 38290, i8 %twid_rom_M_imag_V_addr_160" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:161]   --->   Operation 772 'store' 'store_ln161' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_81 : Operation 773 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_161 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 161" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:162]   --->   Operation 773 'getelementptr' 'twid_rom_M_real_V_addr_161' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 774 [1/1] (3.25ns)   --->   "%store_ln162 = store i15 18037, i8 %twid_rom_M_real_V_addr_161" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:162]   --->   Operation 774 'store' 'store_ln162' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_81 : Operation 775 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_161 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 161" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:162]   --->   Operation 775 'getelementptr' 'twid_rom_M_imag_V_addr_161' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 776 [1/1] (3.25ns)   --->   "%store_ln162 = store i16 38179, i8 %twid_rom_M_imag_V_addr_161" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:162]   --->   Operation 776 'store' 'store_ln162' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 82 <SV = 81> <Delay = 3.25>
ST_82 : Operation 777 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_162 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 162" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:163]   --->   Operation 777 'getelementptr' 'twid_rom_M_real_V_addr_162' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 778 [1/1] (3.25ns)   --->   "%store_ln163 = store i15 17869, i8 %twid_rom_M_real_V_addr_162" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:163]   --->   Operation 778 'store' 'store_ln163' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_82 : Operation 779 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_162 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 162" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:163]   --->   Operation 779 'getelementptr' 'twid_rom_M_imag_V_addr_162' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 780 [1/1] (3.25ns)   --->   "%store_ln163 = store i16 38069, i8 %twid_rom_M_imag_V_addr_162" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:163]   --->   Operation 780 'store' 'store_ln163' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_82 : Operation 781 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_163 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 163" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:164]   --->   Operation 781 'getelementptr' 'twid_rom_M_real_V_addr_163' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 782 [1/1] (3.25ns)   --->   "%store_ln164 = store i15 17700, i8 %twid_rom_M_real_V_addr_163" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:164]   --->   Operation 782 'store' 'store_ln164' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_82 : Operation 783 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_163 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 163" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:164]   --->   Operation 783 'getelementptr' 'twid_rom_M_imag_V_addr_163' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 784 [1/1] (3.25ns)   --->   "%store_ln164 = store i16 37959, i8 %twid_rom_M_imag_V_addr_163" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:164]   --->   Operation 784 'store' 'store_ln164' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 83 <SV = 82> <Delay = 3.25>
ST_83 : Operation 785 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_164 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 164" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:165]   --->   Operation 785 'getelementptr' 'twid_rom_M_real_V_addr_164' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 786 [1/1] (3.25ns)   --->   "%store_ln165 = store i15 17530, i8 %twid_rom_M_real_V_addr_164" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:165]   --->   Operation 786 'store' 'store_ln165' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_83 : Operation 787 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_164 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 164" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:165]   --->   Operation 787 'getelementptr' 'twid_rom_M_imag_V_addr_164' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 788 [1/1] (3.25ns)   --->   "%store_ln165 = store i16 37851, i8 %twid_rom_M_imag_V_addr_164" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:165]   --->   Operation 788 'store' 'store_ln165' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_83 : Operation 789 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_165 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 165" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:166]   --->   Operation 789 'getelementptr' 'twid_rom_M_real_V_addr_165' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 790 [1/1] (3.25ns)   --->   "%store_ln166 = store i15 17360, i8 %twid_rom_M_real_V_addr_165" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:166]   --->   Operation 790 'store' 'store_ln166' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_83 : Operation 791 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_165 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 165" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:166]   --->   Operation 791 'getelementptr' 'twid_rom_M_imag_V_addr_165' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 792 [1/1] (3.25ns)   --->   "%store_ln166 = store i16 37744, i8 %twid_rom_M_imag_V_addr_165" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:166]   --->   Operation 792 'store' 'store_ln166' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 84 <SV = 83> <Delay = 3.25>
ST_84 : Operation 793 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_166 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 166" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:167]   --->   Operation 793 'getelementptr' 'twid_rom_M_real_V_addr_166' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 794 [1/1] (3.25ns)   --->   "%store_ln167 = store i15 17189, i8 %twid_rom_M_real_V_addr_166" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:167]   --->   Operation 794 'store' 'store_ln167' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_84 : Operation 795 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_166 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 166" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:167]   --->   Operation 795 'getelementptr' 'twid_rom_M_imag_V_addr_166' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 796 [1/1] (3.25ns)   --->   "%store_ln167 = store i16 37638, i8 %twid_rom_M_imag_V_addr_166" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:167]   --->   Operation 796 'store' 'store_ln167' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_84 : Operation 797 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_167 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 167" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:168]   --->   Operation 797 'getelementptr' 'twid_rom_M_real_V_addr_167' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 798 [1/1] (3.25ns)   --->   "%store_ln168 = store i15 17018, i8 %twid_rom_M_real_V_addr_167" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:168]   --->   Operation 798 'store' 'store_ln168' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_84 : Operation 799 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_167 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 167" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:168]   --->   Operation 799 'getelementptr' 'twid_rom_M_imag_V_addr_167' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 800 [1/1] (3.25ns)   --->   "%store_ln168 = store i16 37533, i8 %twid_rom_M_imag_V_addr_167" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:168]   --->   Operation 800 'store' 'store_ln168' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 85 <SV = 84> <Delay = 3.25>
ST_85 : Operation 801 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_168 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 168" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:169]   --->   Operation 801 'getelementptr' 'twid_rom_M_real_V_addr_168' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 802 [1/1] (3.25ns)   --->   "%store_ln169 = store i15 16846, i8 %twid_rom_M_real_V_addr_168" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:169]   --->   Operation 802 'store' 'store_ln169' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_85 : Operation 803 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_168 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 168" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:169]   --->   Operation 803 'getelementptr' 'twid_rom_M_imag_V_addr_168' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 804 [1/1] (3.25ns)   --->   "%store_ln169 = store i16 37429, i8 %twid_rom_M_imag_V_addr_168" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:169]   --->   Operation 804 'store' 'store_ln169' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_85 : Operation 805 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_169 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 169" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:170]   --->   Operation 805 'getelementptr' 'twid_rom_M_real_V_addr_169' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 806 [1/1] (3.25ns)   --->   "%store_ln170 = store i15 16673, i8 %twid_rom_M_real_V_addr_169" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:170]   --->   Operation 806 'store' 'store_ln170' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_85 : Operation 807 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_169 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 169" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:170]   --->   Operation 807 'getelementptr' 'twid_rom_M_imag_V_addr_169' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 808 [1/1] (3.25ns)   --->   "%store_ln170 = store i16 37327, i8 %twid_rom_M_imag_V_addr_169" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:170]   --->   Operation 808 'store' 'store_ln170' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 86 <SV = 85> <Delay = 3.25>
ST_86 : Operation 809 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_170 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 170" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:171]   --->   Operation 809 'getelementptr' 'twid_rom_M_real_V_addr_170' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 810 [1/1] (3.25ns)   --->   "%store_ln171 = store i15 16499, i8 %twid_rom_M_real_V_addr_170" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:171]   --->   Operation 810 'store' 'store_ln171' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_86 : Operation 811 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_170 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 170" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:171]   --->   Operation 811 'getelementptr' 'twid_rom_M_imag_V_addr_170' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 812 [1/1] (3.25ns)   --->   "%store_ln171 = store i16 37225, i8 %twid_rom_M_imag_V_addr_170" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:171]   --->   Operation 812 'store' 'store_ln171' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_86 : Operation 813 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_171 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 171" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:172]   --->   Operation 813 'getelementptr' 'twid_rom_M_real_V_addr_171' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 814 [1/1] (3.25ns)   --->   "%store_ln172 = store i15 16325, i8 %twid_rom_M_real_V_addr_171" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:172]   --->   Operation 814 'store' 'store_ln172' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_86 : Operation 815 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_171 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 171" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:172]   --->   Operation 815 'getelementptr' 'twid_rom_M_imag_V_addr_171' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 816 [1/1] (3.25ns)   --->   "%store_ln172 = store i16 37124, i8 %twid_rom_M_imag_V_addr_171" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:172]   --->   Operation 816 'store' 'store_ln172' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 87 <SV = 86> <Delay = 3.25>
ST_87 : Operation 817 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_172 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 172" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:173]   --->   Operation 817 'getelementptr' 'twid_rom_M_real_V_addr_172' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 818 [1/1] (3.25ns)   --->   "%store_ln173 = store i15 16151, i8 %twid_rom_M_real_V_addr_172" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:173]   --->   Operation 818 'store' 'store_ln173' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_87 : Operation 819 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_172 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 172" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:173]   --->   Operation 819 'getelementptr' 'twid_rom_M_imag_V_addr_172' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 820 [1/1] (3.25ns)   --->   "%store_ln173 = store i16 37024, i8 %twid_rom_M_imag_V_addr_172" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:173]   --->   Operation 820 'store' 'store_ln173' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_87 : Operation 821 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_173 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 173" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:174]   --->   Operation 821 'getelementptr' 'twid_rom_M_real_V_addr_173' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 822 [1/1] (3.25ns)   --->   "%store_ln174 = store i15 15976, i8 %twid_rom_M_real_V_addr_173" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:174]   --->   Operation 822 'store' 'store_ln174' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_87 : Operation 823 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_173 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 173" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:174]   --->   Operation 823 'getelementptr' 'twid_rom_M_imag_V_addr_173' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 824 [1/1] (3.25ns)   --->   "%store_ln174 = store i16 36926, i8 %twid_rom_M_imag_V_addr_173" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:174]   --->   Operation 824 'store' 'store_ln174' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 88 <SV = 87> <Delay = 3.25>
ST_88 : Operation 825 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_174 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 174" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:175]   --->   Operation 825 'getelementptr' 'twid_rom_M_real_V_addr_174' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 826 [1/1] (3.25ns)   --->   "%store_ln175 = store i15 15800, i8 %twid_rom_M_real_V_addr_174" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:175]   --->   Operation 826 'store' 'store_ln175' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_88 : Operation 827 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_174 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 174" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:175]   --->   Operation 827 'getelementptr' 'twid_rom_M_imag_V_addr_174' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 828 [1/1] (3.25ns)   --->   "%store_ln175 = store i16 36828, i8 %twid_rom_M_imag_V_addr_174" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:175]   --->   Operation 828 'store' 'store_ln175' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_88 : Operation 829 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_175 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 175" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:176]   --->   Operation 829 'getelementptr' 'twid_rom_M_real_V_addr_175' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 830 [1/1] (3.25ns)   --->   "%store_ln176 = store i15 15623, i8 %twid_rom_M_real_V_addr_175" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:176]   --->   Operation 830 'store' 'store_ln176' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_88 : Operation 831 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_175 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 175" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:176]   --->   Operation 831 'getelementptr' 'twid_rom_M_imag_V_addr_175' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 832 [1/1] (3.25ns)   --->   "%store_ln176 = store i16 36732, i8 %twid_rom_M_imag_V_addr_175" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:176]   --->   Operation 832 'store' 'store_ln176' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 89 <SV = 88> <Delay = 3.25>
ST_89 : Operation 833 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_176 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 176" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:177]   --->   Operation 833 'getelementptr' 'twid_rom_M_real_V_addr_176' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 834 [1/1] (3.25ns)   --->   "%store_ln177 = store i15 15446, i8 %twid_rom_M_real_V_addr_176" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:177]   --->   Operation 834 'store' 'store_ln177' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_89 : Operation 835 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_176 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 176" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:177]   --->   Operation 835 'getelementptr' 'twid_rom_M_imag_V_addr_176' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 836 [1/1] (3.25ns)   --->   "%store_ln177 = store i16 36637, i8 %twid_rom_M_imag_V_addr_176" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:177]   --->   Operation 836 'store' 'store_ln177' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_89 : Operation 837 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_177 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 177" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:178]   --->   Operation 837 'getelementptr' 'twid_rom_M_real_V_addr_177' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 838 [1/1] (3.25ns)   --->   "%store_ln178 = store i15 15269, i8 %twid_rom_M_real_V_addr_177" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:178]   --->   Operation 838 'store' 'store_ln178' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_89 : Operation 839 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_177 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 177" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:178]   --->   Operation 839 'getelementptr' 'twid_rom_M_imag_V_addr_177' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 840 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 36542, i8 %twid_rom_M_imag_V_addr_177" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:178]   --->   Operation 840 'store' 'store_ln178' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 90 <SV = 89> <Delay = 3.25>
ST_90 : Operation 841 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_178 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 178" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:179]   --->   Operation 841 'getelementptr' 'twid_rom_M_real_V_addr_178' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 842 [1/1] (3.25ns)   --->   "%store_ln179 = store i15 15090, i8 %twid_rom_M_real_V_addr_178" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:179]   --->   Operation 842 'store' 'store_ln179' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_90 : Operation 843 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_178 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 178" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:179]   --->   Operation 843 'getelementptr' 'twid_rom_M_imag_V_addr_178' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 844 [1/1] (3.25ns)   --->   "%store_ln179 = store i16 36449, i8 %twid_rom_M_imag_V_addr_178" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:179]   --->   Operation 844 'store' 'store_ln179' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_90 : Operation 845 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_179 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 179" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:180]   --->   Operation 845 'getelementptr' 'twid_rom_M_real_V_addr_179' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 846 [1/1] (3.25ns)   --->   "%store_ln180 = store i15 14912, i8 %twid_rom_M_real_V_addr_179" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:180]   --->   Operation 846 'store' 'store_ln180' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_90 : Operation 847 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_179 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 179" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:180]   --->   Operation 847 'getelementptr' 'twid_rom_M_imag_V_addr_179' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 848 [1/1] (3.25ns)   --->   "%store_ln180 = store i16 36357, i8 %twid_rom_M_imag_V_addr_179" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:180]   --->   Operation 848 'store' 'store_ln180' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 91 <SV = 90> <Delay = 3.25>
ST_91 : Operation 849 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_180 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 180" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:181]   --->   Operation 849 'getelementptr' 'twid_rom_M_real_V_addr_180' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 850 [1/1] (3.25ns)   --->   "%store_ln181 = store i15 14732, i8 %twid_rom_M_real_V_addr_180" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:181]   --->   Operation 850 'store' 'store_ln181' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_91 : Operation 851 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_180 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 180" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:181]   --->   Operation 851 'getelementptr' 'twid_rom_M_imag_V_addr_180' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 852 [1/1] (3.25ns)   --->   "%store_ln181 = store i16 36266, i8 %twid_rom_M_imag_V_addr_180" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:181]   --->   Operation 852 'store' 'store_ln181' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_91 : Operation 853 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_181 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 181" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:182]   --->   Operation 853 'getelementptr' 'twid_rom_M_real_V_addr_181' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 854 [1/1] (3.25ns)   --->   "%store_ln182 = store i15 14552, i8 %twid_rom_M_real_V_addr_181" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:182]   --->   Operation 854 'store' 'store_ln182' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_91 : Operation 855 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_181 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 181" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:182]   --->   Operation 855 'getelementptr' 'twid_rom_M_imag_V_addr_181' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 856 [1/1] (3.25ns)   --->   "%store_ln182 = store i16 36176, i8 %twid_rom_M_imag_V_addr_181" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:182]   --->   Operation 856 'store' 'store_ln182' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 92 <SV = 91> <Delay = 3.25>
ST_92 : Operation 857 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_182 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 182" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:183]   --->   Operation 857 'getelementptr' 'twid_rom_M_real_V_addr_182' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 858 [1/1] (3.25ns)   --->   "%store_ln183 = store i15 14372, i8 %twid_rom_M_real_V_addr_182" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:183]   --->   Operation 858 'store' 'store_ln183' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_92 : Operation 859 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_182 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 182" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:183]   --->   Operation 859 'getelementptr' 'twid_rom_M_imag_V_addr_182' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 860 [1/1] (3.25ns)   --->   "%store_ln183 = store i16 36088, i8 %twid_rom_M_imag_V_addr_182" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:183]   --->   Operation 860 'store' 'store_ln183' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_92 : Operation 861 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_183 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 183" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:184]   --->   Operation 861 'getelementptr' 'twid_rom_M_real_V_addr_183' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 862 [1/1] (3.25ns)   --->   "%store_ln184 = store i15 14191, i8 %twid_rom_M_real_V_addr_183" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:184]   --->   Operation 862 'store' 'store_ln184' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_92 : Operation 863 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_183 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 183" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:184]   --->   Operation 863 'getelementptr' 'twid_rom_M_imag_V_addr_183' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 864 [1/1] (3.25ns)   --->   "%store_ln184 = store i16 36000, i8 %twid_rom_M_imag_V_addr_183" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:184]   --->   Operation 864 'store' 'store_ln184' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 93 <SV = 92> <Delay = 3.25>
ST_93 : Operation 865 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_184 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 184" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:185]   --->   Operation 865 'getelementptr' 'twid_rom_M_real_V_addr_184' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 866 [1/1] (3.25ns)   --->   "%store_ln185 = store i15 14010, i8 %twid_rom_M_real_V_addr_184" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:185]   --->   Operation 866 'store' 'store_ln185' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_93 : Operation 867 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_184 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 184" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:185]   --->   Operation 867 'getelementptr' 'twid_rom_M_imag_V_addr_184' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 868 [1/1] (3.25ns)   --->   "%store_ln185 = store i16 35914, i8 %twid_rom_M_imag_V_addr_184" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:185]   --->   Operation 868 'store' 'store_ln185' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_93 : Operation 869 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_185 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 185" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:186]   --->   Operation 869 'getelementptr' 'twid_rom_M_real_V_addr_185' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 870 [1/1] (3.25ns)   --->   "%store_ln186 = store i15 13828, i8 %twid_rom_M_real_V_addr_185" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:186]   --->   Operation 870 'store' 'store_ln186' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_93 : Operation 871 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_185 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 185" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:186]   --->   Operation 871 'getelementptr' 'twid_rom_M_imag_V_addr_185' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 872 [1/1] (3.25ns)   --->   "%store_ln186 = store i16 35828, i8 %twid_rom_M_imag_V_addr_185" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:186]   --->   Operation 872 'store' 'store_ln186' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 94 <SV = 93> <Delay = 3.25>
ST_94 : Operation 873 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_186 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 186" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:187]   --->   Operation 873 'getelementptr' 'twid_rom_M_real_V_addr_186' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 874 [1/1] (3.25ns)   --->   "%store_ln187 = store i15 13645, i8 %twid_rom_M_real_V_addr_186" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:187]   --->   Operation 874 'store' 'store_ln187' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_94 : Operation 875 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_186 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 186" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:187]   --->   Operation 875 'getelementptr' 'twid_rom_M_imag_V_addr_186' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 876 [1/1] (3.25ns)   --->   "%store_ln187 = store i16 35744, i8 %twid_rom_M_imag_V_addr_186" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:187]   --->   Operation 876 'store' 'store_ln187' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_94 : Operation 877 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_187 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 187" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:188]   --->   Operation 877 'getelementptr' 'twid_rom_M_real_V_addr_187' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 878 [1/1] (3.25ns)   --->   "%store_ln188 = store i15 13462, i8 %twid_rom_M_real_V_addr_187" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:188]   --->   Operation 878 'store' 'store_ln188' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_94 : Operation 879 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_187 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 187" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:188]   --->   Operation 879 'getelementptr' 'twid_rom_M_imag_V_addr_187' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 880 [1/1] (3.25ns)   --->   "%store_ln188 = store i16 35661, i8 %twid_rom_M_imag_V_addr_187" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:188]   --->   Operation 880 'store' 'store_ln188' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 95 <SV = 94> <Delay = 3.25>
ST_95 : Operation 881 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_188 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 188" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:189]   --->   Operation 881 'getelementptr' 'twid_rom_M_real_V_addr_188' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 882 [1/1] (3.25ns)   --->   "%store_ln189 = store i15 13278, i8 %twid_rom_M_real_V_addr_188" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:189]   --->   Operation 882 'store' 'store_ln189' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_95 : Operation 883 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_188 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 188" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:189]   --->   Operation 883 'getelementptr' 'twid_rom_M_imag_V_addr_188' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 884 [1/1] (3.25ns)   --->   "%store_ln189 = store i16 35579, i8 %twid_rom_M_imag_V_addr_188" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:189]   --->   Operation 884 'store' 'store_ln189' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_95 : Operation 885 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_189 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 189" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:190]   --->   Operation 885 'getelementptr' 'twid_rom_M_real_V_addr_189' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 886 [1/1] (3.25ns)   --->   "%store_ln190 = store i15 13094, i8 %twid_rom_M_real_V_addr_189" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:190]   --->   Operation 886 'store' 'store_ln190' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_95 : Operation 887 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_189 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 189" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:190]   --->   Operation 887 'getelementptr' 'twid_rom_M_imag_V_addr_189' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 888 [1/1] (3.25ns)   --->   "%store_ln190 = store i16 35498, i8 %twid_rom_M_imag_V_addr_189" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:190]   --->   Operation 888 'store' 'store_ln190' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 96 <SV = 95> <Delay = 3.25>
ST_96 : Operation 889 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_190 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 190" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:191]   --->   Operation 889 'getelementptr' 'twid_rom_M_real_V_addr_190' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 890 [1/1] (3.25ns)   --->   "%store_ln191 = store i15 12910, i8 %twid_rom_M_real_V_addr_190" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:191]   --->   Operation 890 'store' 'store_ln191' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_96 : Operation 891 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_190 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 190" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:191]   --->   Operation 891 'getelementptr' 'twid_rom_M_imag_V_addr_190' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 892 [1/1] (3.25ns)   --->   "%store_ln191 = store i16 35418, i8 %twid_rom_M_imag_V_addr_190" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:191]   --->   Operation 892 'store' 'store_ln191' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_96 : Operation 893 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_191 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 191" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:192]   --->   Operation 893 'getelementptr' 'twid_rom_M_real_V_addr_191' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 894 [1/1] (3.25ns)   --->   "%store_ln192 = store i15 12725, i8 %twid_rom_M_real_V_addr_191" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:192]   --->   Operation 894 'store' 'store_ln192' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_96 : Operation 895 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_191 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 191" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:192]   --->   Operation 895 'getelementptr' 'twid_rom_M_imag_V_addr_191' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 896 [1/1] (3.25ns)   --->   "%store_ln192 = store i16 35339, i8 %twid_rom_M_imag_V_addr_191" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:192]   --->   Operation 896 'store' 'store_ln192' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 97 <SV = 96> <Delay = 3.25>
ST_97 : Operation 897 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_192 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 192" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:193]   --->   Operation 897 'getelementptr' 'twid_rom_M_real_V_addr_192' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 898 [1/1] (3.25ns)   --->   "%store_ln193 = store i15 12539, i8 %twid_rom_M_real_V_addr_192" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:193]   --->   Operation 898 'store' 'store_ln193' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_97 : Operation 899 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_192 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 192" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:193]   --->   Operation 899 'getelementptr' 'twid_rom_M_imag_V_addr_192' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 900 [1/1] (3.25ns)   --->   "%store_ln193 = store i16 35262, i8 %twid_rom_M_imag_V_addr_192" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:193]   --->   Operation 900 'store' 'store_ln193' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_97 : Operation 901 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_193 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 193" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:194]   --->   Operation 901 'getelementptr' 'twid_rom_M_real_V_addr_193' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 902 [1/1] (3.25ns)   --->   "%store_ln194 = store i15 12353, i8 %twid_rom_M_real_V_addr_193" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:194]   --->   Operation 902 'store' 'store_ln194' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_97 : Operation 903 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_193 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 193" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:194]   --->   Operation 903 'getelementptr' 'twid_rom_M_imag_V_addr_193' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 904 [1/1] (3.25ns)   --->   "%store_ln194 = store i16 35185, i8 %twid_rom_M_imag_V_addr_193" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:194]   --->   Operation 904 'store' 'store_ln194' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 98 <SV = 97> <Delay = 3.25>
ST_98 : Operation 905 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_194 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 194" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:195]   --->   Operation 905 'getelementptr' 'twid_rom_M_real_V_addr_194' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 906 [1/1] (3.25ns)   --->   "%store_ln195 = store i15 12167, i8 %twid_rom_M_real_V_addr_194" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:195]   --->   Operation 906 'store' 'store_ln195' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_98 : Operation 907 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_194 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 194" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:195]   --->   Operation 907 'getelementptr' 'twid_rom_M_imag_V_addr_194' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 908 [1/1] (3.25ns)   --->   "%store_ln195 = store i16 35110, i8 %twid_rom_M_imag_V_addr_194" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:195]   --->   Operation 908 'store' 'store_ln195' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_98 : Operation 909 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_195 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 195" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:196]   --->   Operation 909 'getelementptr' 'twid_rom_M_real_V_addr_195' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 910 [1/1] (3.25ns)   --->   "%store_ln196 = store i15 11980, i8 %twid_rom_M_real_V_addr_195" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:196]   --->   Operation 910 'store' 'store_ln196' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_98 : Operation 911 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_195 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 195" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:196]   --->   Operation 911 'getelementptr' 'twid_rom_M_imag_V_addr_195' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 912 [1/1] (3.25ns)   --->   "%store_ln196 = store i16 35036, i8 %twid_rom_M_imag_V_addr_195" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:196]   --->   Operation 912 'store' 'store_ln196' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 99 <SV = 98> <Delay = 3.25>
ST_99 : Operation 913 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_196 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 196" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:197]   --->   Operation 913 'getelementptr' 'twid_rom_M_real_V_addr_196' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 914 [1/1] (3.25ns)   --->   "%store_ln197 = store i15 11793, i8 %twid_rom_M_real_V_addr_196" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:197]   --->   Operation 914 'store' 'store_ln197' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_99 : Operation 915 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_196 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 196" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:197]   --->   Operation 915 'getelementptr' 'twid_rom_M_imag_V_addr_196' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 916 [1/1] (3.25ns)   --->   "%store_ln197 = store i16 34963, i8 %twid_rom_M_imag_V_addr_196" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:197]   --->   Operation 916 'store' 'store_ln197' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_99 : Operation 917 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_197 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 197" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:198]   --->   Operation 917 'getelementptr' 'twid_rom_M_real_V_addr_197' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 918 [1/1] (3.25ns)   --->   "%store_ln198 = store i15 11605, i8 %twid_rom_M_real_V_addr_197" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:198]   --->   Operation 918 'store' 'store_ln198' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_99 : Operation 919 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_197 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 197" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:198]   --->   Operation 919 'getelementptr' 'twid_rom_M_imag_V_addr_197' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 920 [1/1] (3.25ns)   --->   "%store_ln198 = store i16 34891, i8 %twid_rom_M_imag_V_addr_197" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:198]   --->   Operation 920 'store' 'store_ln198' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 100 <SV = 99> <Delay = 3.25>
ST_100 : Operation 921 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_198 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 198" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:199]   --->   Operation 921 'getelementptr' 'twid_rom_M_real_V_addr_198' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 922 [1/1] (3.25ns)   --->   "%store_ln199 = store i15 11416, i8 %twid_rom_M_real_V_addr_198" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:199]   --->   Operation 922 'store' 'store_ln199' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_100 : Operation 923 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_198 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 198" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:199]   --->   Operation 923 'getelementptr' 'twid_rom_M_imag_V_addr_198' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 924 [1/1] (3.25ns)   --->   "%store_ln199 = store i16 34821, i8 %twid_rom_M_imag_V_addr_198" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:199]   --->   Operation 924 'store' 'store_ln199' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_100 : Operation 925 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_199 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 199" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:200]   --->   Operation 925 'getelementptr' 'twid_rom_M_real_V_addr_199' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 926 [1/1] (3.25ns)   --->   "%store_ln200 = store i15 11228, i8 %twid_rom_M_real_V_addr_199" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:200]   --->   Operation 926 'store' 'store_ln200' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_100 : Operation 927 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_199 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 199" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:200]   --->   Operation 927 'getelementptr' 'twid_rom_M_imag_V_addr_199' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 928 [1/1] (3.25ns)   --->   "%store_ln200 = store i16 34751, i8 %twid_rom_M_imag_V_addr_199" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:200]   --->   Operation 928 'store' 'store_ln200' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 101 <SV = 100> <Delay = 3.25>
ST_101 : Operation 929 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_200 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 200" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:201]   --->   Operation 929 'getelementptr' 'twid_rom_M_real_V_addr_200' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 930 [1/1] (3.25ns)   --->   "%store_ln201 = store i15 11039, i8 %twid_rom_M_real_V_addr_200" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:201]   --->   Operation 930 'store' 'store_ln201' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_101 : Operation 931 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_200 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 200" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:201]   --->   Operation 931 'getelementptr' 'twid_rom_M_imag_V_addr_200' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 932 [1/1] (3.25ns)   --->   "%store_ln201 = store i16 34683, i8 %twid_rom_M_imag_V_addr_200" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:201]   --->   Operation 932 'store' 'store_ln201' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_101 : Operation 933 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_201 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 201" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:202]   --->   Operation 933 'getelementptr' 'twid_rom_M_real_V_addr_201' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 934 [1/1] (3.25ns)   --->   "%store_ln202 = store i15 10849, i8 %twid_rom_M_real_V_addr_201" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:202]   --->   Operation 934 'store' 'store_ln202' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_101 : Operation 935 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_201 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 201" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:202]   --->   Operation 935 'getelementptr' 'twid_rom_M_imag_V_addr_201' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 936 [1/1] (3.25ns)   --->   "%store_ln202 = store i16 34616, i8 %twid_rom_M_imag_V_addr_201" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:202]   --->   Operation 936 'store' 'store_ln202' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 102 <SV = 101> <Delay = 3.25>
ST_102 : Operation 937 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_202 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 202" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:203]   --->   Operation 937 'getelementptr' 'twid_rom_M_real_V_addr_202' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 938 [1/1] (3.25ns)   --->   "%store_ln203 = store i15 10659, i8 %twid_rom_M_real_V_addr_202" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:203]   --->   Operation 938 'store' 'store_ln203' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_102 : Operation 939 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_202 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 202" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:203]   --->   Operation 939 'getelementptr' 'twid_rom_M_imag_V_addr_202' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 940 [1/1] (3.25ns)   --->   "%store_ln203 = store i16 34550, i8 %twid_rom_M_imag_V_addr_202" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:203]   --->   Operation 940 'store' 'store_ln203' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_102 : Operation 941 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_203 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 203" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:204]   --->   Operation 941 'getelementptr' 'twid_rom_M_real_V_addr_203' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 942 [1/1] (3.25ns)   --->   "%store_ln204 = store i15 10469, i8 %twid_rom_M_real_V_addr_203" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:204]   --->   Operation 942 'store' 'store_ln204' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_102 : Operation 943 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_203 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 203" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:204]   --->   Operation 943 'getelementptr' 'twid_rom_M_imag_V_addr_203' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 944 [1/1] (3.25ns)   --->   "%store_ln204 = store i16 34485, i8 %twid_rom_M_imag_V_addr_203" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:204]   --->   Operation 944 'store' 'store_ln204' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 103 <SV = 102> <Delay = 3.25>
ST_103 : Operation 945 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_204 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 204" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:205]   --->   Operation 945 'getelementptr' 'twid_rom_M_real_V_addr_204' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 946 [1/1] (3.25ns)   --->   "%store_ln205 = store i15 10278, i8 %twid_rom_M_real_V_addr_204" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:205]   --->   Operation 946 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_103 : Operation 947 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_204 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 204" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:205]   --->   Operation 947 'getelementptr' 'twid_rom_M_imag_V_addr_204' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 948 [1/1] (3.25ns)   --->   "%store_ln205 = store i16 34421, i8 %twid_rom_M_imag_V_addr_204" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:205]   --->   Operation 948 'store' 'store_ln205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_103 : Operation 949 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_205 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 205" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:206]   --->   Operation 949 'getelementptr' 'twid_rom_M_real_V_addr_205' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 950 [1/1] (3.25ns)   --->   "%store_ln206 = store i15 10087, i8 %twid_rom_M_real_V_addr_205" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:206]   --->   Operation 950 'store' 'store_ln206' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_103 : Operation 951 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_205 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 205" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:206]   --->   Operation 951 'getelementptr' 'twid_rom_M_imag_V_addr_205' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 952 [1/1] (3.25ns)   --->   "%store_ln206 = store i16 34359, i8 %twid_rom_M_imag_V_addr_205" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:206]   --->   Operation 952 'store' 'store_ln206' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 104 <SV = 103> <Delay = 3.25>
ST_104 : Operation 953 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_206 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 206" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:207]   --->   Operation 953 'getelementptr' 'twid_rom_M_real_V_addr_206' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 954 [1/1] (3.25ns)   --->   "%store_ln207 = store i15 9896, i8 %twid_rom_M_real_V_addr_206" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:207]   --->   Operation 954 'store' 'store_ln207' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_104 : Operation 955 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_206 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 206" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:207]   --->   Operation 955 'getelementptr' 'twid_rom_M_imag_V_addr_206' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 956 [1/1] (3.25ns)   --->   "%store_ln207 = store i16 34298, i8 %twid_rom_M_imag_V_addr_206" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:207]   --->   Operation 956 'store' 'store_ln207' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_104 : Operation 957 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_207 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 207" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:208]   --->   Operation 957 'getelementptr' 'twid_rom_M_real_V_addr_207' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 958 [1/1] (3.25ns)   --->   "%store_ln208 = store i15 9704, i8 %twid_rom_M_real_V_addr_207" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:208]   --->   Operation 958 'store' 'store_ln208' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_104 : Operation 959 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_207 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 207" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:208]   --->   Operation 959 'getelementptr' 'twid_rom_M_imag_V_addr_207' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 960 [1/1] (3.25ns)   --->   "%store_ln208 = store i16 34237, i8 %twid_rom_M_imag_V_addr_207" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:208]   --->   Operation 960 'store' 'store_ln208' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 105 <SV = 104> <Delay = 3.25>
ST_105 : Operation 961 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_208 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 208" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:209]   --->   Operation 961 'getelementptr' 'twid_rom_M_real_V_addr_208' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 962 [1/1] (3.25ns)   --->   "%store_ln209 = store i15 9512, i8 %twid_rom_M_real_V_addr_208" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:209]   --->   Operation 962 'store' 'store_ln209' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_105 : Operation 963 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_208 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 208" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:209]   --->   Operation 963 'getelementptr' 'twid_rom_M_imag_V_addr_208' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 964 [1/1] (3.25ns)   --->   "%store_ln209 = store i16 34178, i8 %twid_rom_M_imag_V_addr_208" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:209]   --->   Operation 964 'store' 'store_ln209' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_105 : Operation 965 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_209 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 209" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:210]   --->   Operation 965 'getelementptr' 'twid_rom_M_real_V_addr_209' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 966 [1/1] (3.25ns)   --->   "%store_ln210 = store i15 9319, i8 %twid_rom_M_real_V_addr_209" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:210]   --->   Operation 966 'store' 'store_ln210' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_105 : Operation 967 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_209 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 209" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:210]   --->   Operation 967 'getelementptr' 'twid_rom_M_imag_V_addr_209' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 968 [1/1] (3.25ns)   --->   "%store_ln210 = store i16 34121, i8 %twid_rom_M_imag_V_addr_209" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:210]   --->   Operation 968 'store' 'store_ln210' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 106 <SV = 105> <Delay = 3.25>
ST_106 : Operation 969 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_210 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 210" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:211]   --->   Operation 969 'getelementptr' 'twid_rom_M_real_V_addr_210' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 970 [1/1] (3.25ns)   --->   "%store_ln211 = store i15 9126, i8 %twid_rom_M_real_V_addr_210" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:211]   --->   Operation 970 'store' 'store_ln211' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_106 : Operation 971 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_210 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 210" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:211]   --->   Operation 971 'getelementptr' 'twid_rom_M_imag_V_addr_210' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 972 [1/1] (3.25ns)   --->   "%store_ln211 = store i16 34064, i8 %twid_rom_M_imag_V_addr_210" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:211]   --->   Operation 972 'store' 'store_ln211' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_106 : Operation 973 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_211 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 211" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:212]   --->   Operation 973 'getelementptr' 'twid_rom_M_real_V_addr_211' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 974 [1/1] (3.25ns)   --->   "%store_ln212 = store i15 8933, i8 %twid_rom_M_real_V_addr_211" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:212]   --->   Operation 974 'store' 'store_ln212' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_106 : Operation 975 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_211 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 211" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:212]   --->   Operation 975 'getelementptr' 'twid_rom_M_imag_V_addr_211' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 976 [1/1] (3.25ns)   --->   "%store_ln212 = store i16 34009, i8 %twid_rom_M_imag_V_addr_211" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:212]   --->   Operation 976 'store' 'store_ln212' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 107 <SV = 106> <Delay = 3.25>
ST_107 : Operation 977 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_212 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 212" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:213]   --->   Operation 977 'getelementptr' 'twid_rom_M_real_V_addr_212' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 978 [1/1] (3.25ns)   --->   "%store_ln213 = store i15 8739, i8 %twid_rom_M_real_V_addr_212" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:213]   --->   Operation 978 'store' 'store_ln213' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_107 : Operation 979 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_212 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 212" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:213]   --->   Operation 979 'getelementptr' 'twid_rom_M_imag_V_addr_212' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 980 [1/1] (3.25ns)   --->   "%store_ln213 = store i16 33954, i8 %twid_rom_M_imag_V_addr_212" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:213]   --->   Operation 980 'store' 'store_ln213' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_107 : Operation 981 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_213 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 213" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:214]   --->   Operation 981 'getelementptr' 'twid_rom_M_real_V_addr_213' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 982 [1/1] (3.25ns)   --->   "%store_ln214 = store i15 8545, i8 %twid_rom_M_real_V_addr_213" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:214]   --->   Operation 982 'store' 'store_ln214' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_107 : Operation 983 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_213 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 213" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:214]   --->   Operation 983 'getelementptr' 'twid_rom_M_imag_V_addr_213' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 984 [1/1] (3.25ns)   --->   "%store_ln214 = store i16 33901, i8 %twid_rom_M_imag_V_addr_213" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:214]   --->   Operation 984 'store' 'store_ln214' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 108 <SV = 107> <Delay = 3.25>
ST_108 : Operation 985 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_214 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 214" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:215]   --->   Operation 985 'getelementptr' 'twid_rom_M_real_V_addr_214' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 986 [1/1] (3.25ns)   --->   "%store_ln215 = store i15 8351, i8 %twid_rom_M_real_V_addr_214" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:215]   --->   Operation 986 'store' 'store_ln215' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_108 : Operation 987 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_214 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 214" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:215]   --->   Operation 987 'getelementptr' 'twid_rom_M_imag_V_addr_214' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 988 [1/1] (3.25ns)   --->   "%store_ln215 = store i16 33850, i8 %twid_rom_M_imag_V_addr_214" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:215]   --->   Operation 988 'store' 'store_ln215' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_108 : Operation 989 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_215 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 215" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:216]   --->   Operation 989 'getelementptr' 'twid_rom_M_real_V_addr_215' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 990 [1/1] (3.25ns)   --->   "%store_ln216 = store i15 8156, i8 %twid_rom_M_real_V_addr_215" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:216]   --->   Operation 990 'store' 'store_ln216' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_108 : Operation 991 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_215 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 215" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:216]   --->   Operation 991 'getelementptr' 'twid_rom_M_imag_V_addr_215' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 992 [1/1] (3.25ns)   --->   "%store_ln216 = store i16 33799, i8 %twid_rom_M_imag_V_addr_215" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:216]   --->   Operation 992 'store' 'store_ln216' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 109 <SV = 108> <Delay = 3.25>
ST_109 : Operation 993 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_216 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 216" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:217]   --->   Operation 993 'getelementptr' 'twid_rom_M_real_V_addr_216' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 994 [1/1] (3.25ns)   --->   "%store_ln217 = store i15 7961, i8 %twid_rom_M_real_V_addr_216" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:217]   --->   Operation 994 'store' 'store_ln217' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_109 : Operation 995 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_216 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 216" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:217]   --->   Operation 995 'getelementptr' 'twid_rom_M_imag_V_addr_216' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 996 [1/1] (3.25ns)   --->   "%store_ln217 = store i16 33750, i8 %twid_rom_M_imag_V_addr_216" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:217]   --->   Operation 996 'store' 'store_ln217' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_109 : Operation 997 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_217 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 217" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:218]   --->   Operation 997 'getelementptr' 'twid_rom_M_real_V_addr_217' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 998 [1/1] (3.25ns)   --->   "%store_ln218 = store i15 7766, i8 %twid_rom_M_real_V_addr_217" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:218]   --->   Operation 998 'store' 'store_ln218' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_109 : Operation 999 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_217 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 217" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:218]   --->   Operation 999 'getelementptr' 'twid_rom_M_imag_V_addr_217' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1000 [1/1] (3.25ns)   --->   "%store_ln218 = store i16 33701, i8 %twid_rom_M_imag_V_addr_217" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:218]   --->   Operation 1000 'store' 'store_ln218' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 110 <SV = 109> <Delay = 3.25>
ST_110 : Operation 1001 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_218 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 218" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:219]   --->   Operation 1001 'getelementptr' 'twid_rom_M_real_V_addr_218' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1002 [1/1] (3.25ns)   --->   "%store_ln219 = store i15 7571, i8 %twid_rom_M_real_V_addr_218" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:219]   --->   Operation 1002 'store' 'store_ln219' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_110 : Operation 1003 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_218 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 218" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:219]   --->   Operation 1003 'getelementptr' 'twid_rom_M_imag_V_addr_218' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1004 [1/1] (3.25ns)   --->   "%store_ln219 = store i16 33654, i8 %twid_rom_M_imag_V_addr_218" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:219]   --->   Operation 1004 'store' 'store_ln219' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_110 : Operation 1005 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_219 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 219" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:220]   --->   Operation 1005 'getelementptr' 'twid_rom_M_real_V_addr_219' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1006 [1/1] (3.25ns)   --->   "%store_ln220 = store i15 7375, i8 %twid_rom_M_real_V_addr_219" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:220]   --->   Operation 1006 'store' 'store_ln220' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_110 : Operation 1007 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_219 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 219" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:220]   --->   Operation 1007 'getelementptr' 'twid_rom_M_imag_V_addr_219' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1008 [1/1] (3.25ns)   --->   "%store_ln220 = store i16 33608, i8 %twid_rom_M_imag_V_addr_219" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:220]   --->   Operation 1008 'store' 'store_ln220' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 111 <SV = 110> <Delay = 3.25>
ST_111 : Operation 1009 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_220 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 220" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:221]   --->   Operation 1009 'getelementptr' 'twid_rom_M_real_V_addr_220' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1010 [1/1] (3.25ns)   --->   "%store_ln221 = store i15 7179, i8 %twid_rom_M_real_V_addr_220" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:221]   --->   Operation 1010 'store' 'store_ln221' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_111 : Operation 1011 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_220 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 220" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:221]   --->   Operation 1011 'getelementptr' 'twid_rom_M_imag_V_addr_220' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1012 [1/1] (3.25ns)   --->   "%store_ln221 = store i16 33564, i8 %twid_rom_M_imag_V_addr_220" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:221]   --->   Operation 1012 'store' 'store_ln221' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_111 : Operation 1013 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_221 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 221" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:222]   --->   Operation 1013 'getelementptr' 'twid_rom_M_real_V_addr_221' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1014 [1/1] (3.25ns)   --->   "%store_ln222 = store i15 6983, i8 %twid_rom_M_real_V_addr_221" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:222]   --->   Operation 1014 'store' 'store_ln222' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_111 : Operation 1015 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_221 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 221" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:222]   --->   Operation 1015 'getelementptr' 'twid_rom_M_imag_V_addr_221' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1016 [1/1] (3.25ns)   --->   "%store_ln222 = store i16 33520, i8 %twid_rom_M_imag_V_addr_221" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:222]   --->   Operation 1016 'store' 'store_ln222' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 112 <SV = 111> <Delay = 3.25>
ST_112 : Operation 1017 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_222 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 222" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:223]   --->   Operation 1017 'getelementptr' 'twid_rom_M_real_V_addr_222' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1018 [1/1] (3.25ns)   --->   "%store_ln223 = store i15 6786, i8 %twid_rom_M_real_V_addr_222" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:223]   --->   Operation 1018 'store' 'store_ln223' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_112 : Operation 1019 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_222 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 222" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:223]   --->   Operation 1019 'getelementptr' 'twid_rom_M_imag_V_addr_222' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1020 [1/1] (3.25ns)   --->   "%store_ln223 = store i16 33478, i8 %twid_rom_M_imag_V_addr_222" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:223]   --->   Operation 1020 'store' 'store_ln223' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_112 : Operation 1021 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_223 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 223" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:224]   --->   Operation 1021 'getelementptr' 'twid_rom_M_real_V_addr_223' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1022 [1/1] (3.25ns)   --->   "%store_ln224 = store i15 6589, i8 %twid_rom_M_real_V_addr_223" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:224]   --->   Operation 1022 'store' 'store_ln224' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_112 : Operation 1023 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_223 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 223" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:224]   --->   Operation 1023 'getelementptr' 'twid_rom_M_imag_V_addr_223' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1024 [1/1] (3.25ns)   --->   "%store_ln224 = store i16 33437, i8 %twid_rom_M_imag_V_addr_223" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:224]   --->   Operation 1024 'store' 'store_ln224' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 113 <SV = 112> <Delay = 3.25>
ST_113 : Operation 1025 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_224 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 224" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:225]   --->   Operation 1025 'getelementptr' 'twid_rom_M_real_V_addr_224' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1026 [1/1] (3.25ns)   --->   "%store_ln225 = store i15 6392, i8 %twid_rom_M_real_V_addr_224" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:225]   --->   Operation 1026 'store' 'store_ln225' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_113 : Operation 1027 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_224 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 224" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:225]   --->   Operation 1027 'getelementptr' 'twid_rom_M_imag_V_addr_224' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1028 [1/1] (3.25ns)   --->   "%store_ln225 = store i16 33397, i8 %twid_rom_M_imag_V_addr_224" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:225]   --->   Operation 1028 'store' 'store_ln225' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_113 : Operation 1029 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_225 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 225" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:226]   --->   Operation 1029 'getelementptr' 'twid_rom_M_real_V_addr_225' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1030 [1/1] (3.25ns)   --->   "%store_ln226 = store i15 6195, i8 %twid_rom_M_real_V_addr_225" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:226]   --->   Operation 1030 'store' 'store_ln226' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_113 : Operation 1031 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_225 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 225" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:226]   --->   Operation 1031 'getelementptr' 'twid_rom_M_imag_V_addr_225' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1032 [1/1] (3.25ns)   --->   "%store_ln226 = store i16 33359, i8 %twid_rom_M_imag_V_addr_225" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:226]   --->   Operation 1032 'store' 'store_ln226' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 114 <SV = 113> <Delay = 3.25>
ST_114 : Operation 1033 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_226 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 226" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:227]   --->   Operation 1033 'getelementptr' 'twid_rom_M_real_V_addr_226' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1034 [1/1] (3.25ns)   --->   "%store_ln227 = store i15 5997, i8 %twid_rom_M_real_V_addr_226" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:227]   --->   Operation 1034 'store' 'store_ln227' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_114 : Operation 1035 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_226 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 226" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:227]   --->   Operation 1035 'getelementptr' 'twid_rom_M_imag_V_addr_226' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1036 [1/1] (3.25ns)   --->   "%store_ln227 = store i16 33321, i8 %twid_rom_M_imag_V_addr_226" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:227]   --->   Operation 1036 'store' 'store_ln227' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_114 : Operation 1037 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_227 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 227" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:228]   --->   Operation 1037 'getelementptr' 'twid_rom_M_real_V_addr_227' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1038 [1/1] (3.25ns)   --->   "%store_ln228 = store i15 5800, i8 %twid_rom_M_real_V_addr_227" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:228]   --->   Operation 1038 'store' 'store_ln228' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_114 : Operation 1039 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_227 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 227" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:228]   --->   Operation 1039 'getelementptr' 'twid_rom_M_imag_V_addr_227' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1040 [1/1] (3.25ns)   --->   "%store_ln228 = store i16 33285, i8 %twid_rom_M_imag_V_addr_227" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:228]   --->   Operation 1040 'store' 'store_ln228' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 115 <SV = 114> <Delay = 3.25>
ST_115 : Operation 1041 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_228 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 228" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:229]   --->   Operation 1041 'getelementptr' 'twid_rom_M_real_V_addr_228' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1042 [1/1] (3.25ns)   --->   "%store_ln229 = store i15 5602, i8 %twid_rom_M_real_V_addr_228" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:229]   --->   Operation 1042 'store' 'store_ln229' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_115 : Operation 1043 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_228 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 228" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:229]   --->   Operation 1043 'getelementptr' 'twid_rom_M_imag_V_addr_228' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1044 [1/1] (3.25ns)   --->   "%store_ln229 = store i16 33250, i8 %twid_rom_M_imag_V_addr_228" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:229]   --->   Operation 1044 'store' 'store_ln229' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_115 : Operation 1045 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_229 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 229" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:230]   --->   Operation 1045 'getelementptr' 'twid_rom_M_real_V_addr_229' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1046 [1/1] (3.25ns)   --->   "%store_ln230 = store i15 5403, i8 %twid_rom_M_real_V_addr_229" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:230]   --->   Operation 1046 'store' 'store_ln230' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_115 : Operation 1047 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_229 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 229" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:230]   --->   Operation 1047 'getelementptr' 'twid_rom_M_imag_V_addr_229' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1048 [1/1] (3.25ns)   --->   "%store_ln230 = store i16 33216, i8 %twid_rom_M_imag_V_addr_229" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:230]   --->   Operation 1048 'store' 'store_ln230' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 116 <SV = 115> <Delay = 3.25>
ST_116 : Operation 1049 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_230 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 230" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:231]   --->   Operation 1049 'getelementptr' 'twid_rom_M_real_V_addr_230' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1050 [1/1] (3.25ns)   --->   "%store_ln231 = store i15 5205, i8 %twid_rom_M_real_V_addr_230" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:231]   --->   Operation 1050 'store' 'store_ln231' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_116 : Operation 1051 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_230 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 230" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:231]   --->   Operation 1051 'getelementptr' 'twid_rom_M_imag_V_addr_230' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1052 [1/1] (3.25ns)   --->   "%store_ln231 = store i16 33184, i8 %twid_rom_M_imag_V_addr_230" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:231]   --->   Operation 1052 'store' 'store_ln231' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_116 : Operation 1053 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_231 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 231" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:232]   --->   Operation 1053 'getelementptr' 'twid_rom_M_real_V_addr_231' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1054 [1/1] (3.25ns)   --->   "%store_ln232 = store i15 5006, i8 %twid_rom_M_real_V_addr_231" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:232]   --->   Operation 1054 'store' 'store_ln232' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_116 : Operation 1055 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_231 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 231" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:232]   --->   Operation 1055 'getelementptr' 'twid_rom_M_imag_V_addr_231' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1056 [1/1] (3.25ns)   --->   "%store_ln232 = store i16 33152, i8 %twid_rom_M_imag_V_addr_231" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:232]   --->   Operation 1056 'store' 'store_ln232' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 117 <SV = 116> <Delay = 3.25>
ST_117 : Operation 1057 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_232 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 232" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:233]   --->   Operation 1057 'getelementptr' 'twid_rom_M_real_V_addr_232' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1058 [1/1] (3.25ns)   --->   "%store_ln233 = store i15 4808, i8 %twid_rom_M_real_V_addr_232" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:233]   --->   Operation 1058 'store' 'store_ln233' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_117 : Operation 1059 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_232 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 232" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:233]   --->   Operation 1059 'getelementptr' 'twid_rom_M_imag_V_addr_232' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1060 [1/1] (3.25ns)   --->   "%store_ln233 = store i16 33122, i8 %twid_rom_M_imag_V_addr_232" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:233]   --->   Operation 1060 'store' 'store_ln233' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_117 : Operation 1061 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_233 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 233" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:234]   --->   Operation 1061 'getelementptr' 'twid_rom_M_real_V_addr_233' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1062 [1/1] (3.25ns)   --->   "%store_ln234 = store i15 4609, i8 %twid_rom_M_real_V_addr_233" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:234]   --->   Operation 1062 'store' 'store_ln234' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_117 : Operation 1063 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_233 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 233" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:234]   --->   Operation 1063 'getelementptr' 'twid_rom_M_imag_V_addr_233' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1064 [1/1] (3.25ns)   --->   "%store_ln234 = store i16 33093, i8 %twid_rom_M_imag_V_addr_233" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:234]   --->   Operation 1064 'store' 'store_ln234' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 118 <SV = 117> <Delay = 3.25>
ST_118 : Operation 1065 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_234 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 234" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:235]   --->   Operation 1065 'getelementptr' 'twid_rom_M_real_V_addr_234' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1066 [1/1] (3.25ns)   --->   "%store_ln235 = store i15 4409, i8 %twid_rom_M_real_V_addr_234" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:235]   --->   Operation 1066 'store' 'store_ln235' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_118 : Operation 1067 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_234 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 234" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:235]   --->   Operation 1067 'getelementptr' 'twid_rom_M_imag_V_addr_234' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1068 [1/1] (3.25ns)   --->   "%store_ln235 = store i16 33066, i8 %twid_rom_M_imag_V_addr_234" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:235]   --->   Operation 1068 'store' 'store_ln235' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_118 : Operation 1069 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_235 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 235" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:236]   --->   Operation 1069 'getelementptr' 'twid_rom_M_real_V_addr_235' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1070 [1/1] (3.25ns)   --->   "%store_ln236 = store i15 4210, i8 %twid_rom_M_real_V_addr_235" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:236]   --->   Operation 1070 'store' 'store_ln236' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_118 : Operation 1071 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_235 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 235" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:236]   --->   Operation 1071 'getelementptr' 'twid_rom_M_imag_V_addr_235' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1072 [1/1] (3.25ns)   --->   "%store_ln236 = store i16 33039, i8 %twid_rom_M_imag_V_addr_235" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:236]   --->   Operation 1072 'store' 'store_ln236' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 119 <SV = 118> <Delay = 3.25>
ST_119 : Operation 1073 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_236 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 236" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:237]   --->   Operation 1073 'getelementptr' 'twid_rom_M_real_V_addr_236' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1074 [1/1] (3.25ns)   --->   "%store_ln237 = store i15 4011, i8 %twid_rom_M_real_V_addr_236" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:237]   --->   Operation 1074 'store' 'store_ln237' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_119 : Operation 1075 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_236 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 236" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:237]   --->   Operation 1075 'getelementptr' 'twid_rom_M_imag_V_addr_236' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1076 [1/1] (3.25ns)   --->   "%store_ln237 = store i16 33014, i8 %twid_rom_M_imag_V_addr_236" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:237]   --->   Operation 1076 'store' 'store_ln237' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_119 : Operation 1077 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_237 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 237" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:238]   --->   Operation 1077 'getelementptr' 'twid_rom_M_real_V_addr_237' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1078 [1/1] (3.25ns)   --->   "%store_ln238 = store i15 3811, i8 %twid_rom_M_real_V_addr_237" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:238]   --->   Operation 1078 'store' 'store_ln238' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_119 : Operation 1079 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_237 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 237" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:238]   --->   Operation 1079 'getelementptr' 'twid_rom_M_imag_V_addr_237' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1080 [1/1] (3.25ns)   --->   "%store_ln238 = store i16 32990, i8 %twid_rom_M_imag_V_addr_237" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:238]   --->   Operation 1080 'store' 'store_ln238' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 120 <SV = 119> <Delay = 3.25>
ST_120 : Operation 1081 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_238 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 238" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:239]   --->   Operation 1081 'getelementptr' 'twid_rom_M_real_V_addr_238' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1082 [1/1] (3.25ns)   --->   "%store_ln239 = store i15 3611, i8 %twid_rom_M_real_V_addr_238" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:239]   --->   Operation 1082 'store' 'store_ln239' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_120 : Operation 1083 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_238 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 238" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:239]   --->   Operation 1083 'getelementptr' 'twid_rom_M_imag_V_addr_238' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1084 [1/1] (3.25ns)   --->   "%store_ln239 = store i16 32967, i8 %twid_rom_M_imag_V_addr_238" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:239]   --->   Operation 1084 'store' 'store_ln239' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_120 : Operation 1085 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_239 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 239" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:240]   --->   Operation 1085 'getelementptr' 'twid_rom_M_real_V_addr_239' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1086 [1/1] (3.25ns)   --->   "%store_ln240 = store i15 3411, i8 %twid_rom_M_real_V_addr_239" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:240]   --->   Operation 1086 'store' 'store_ln240' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_120 : Operation 1087 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_239 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 239" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:240]   --->   Operation 1087 'getelementptr' 'twid_rom_M_imag_V_addr_239' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1088 [1/1] (3.25ns)   --->   "%store_ln240 = store i16 32946, i8 %twid_rom_M_imag_V_addr_239" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:240]   --->   Operation 1088 'store' 'store_ln240' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 121 <SV = 120> <Delay = 3.25>
ST_121 : Operation 1089 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_240 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 240" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:241]   --->   Operation 1089 'getelementptr' 'twid_rom_M_real_V_addr_240' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1090 [1/1] (3.25ns)   --->   "%store_ln241 = store i15 3211, i8 %twid_rom_M_real_V_addr_240" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:241]   --->   Operation 1090 'store' 'store_ln241' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_121 : Operation 1091 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_240 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 240" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:241]   --->   Operation 1091 'getelementptr' 'twid_rom_M_imag_V_addr_240' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1092 [1/1] (3.25ns)   --->   "%store_ln241 = store i16 32925, i8 %twid_rom_M_imag_V_addr_240" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:241]   --->   Operation 1092 'store' 'store_ln241' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_121 : Operation 1093 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_241 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 241" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:242]   --->   Operation 1093 'getelementptr' 'twid_rom_M_real_V_addr_241' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1094 [1/1] (3.25ns)   --->   "%store_ln242 = store i15 3011, i8 %twid_rom_M_real_V_addr_241" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:242]   --->   Operation 1094 'store' 'store_ln242' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_121 : Operation 1095 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_241 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 241" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:242]   --->   Operation 1095 'getelementptr' 'twid_rom_M_imag_V_addr_241' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1096 [1/1] (3.25ns)   --->   "%store_ln242 = store i16 32906, i8 %twid_rom_M_imag_V_addr_241" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:242]   --->   Operation 1096 'store' 'store_ln242' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 122 <SV = 121> <Delay = 3.25>
ST_122 : Operation 1097 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_242 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 242" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:243]   --->   Operation 1097 'getelementptr' 'twid_rom_M_real_V_addr_242' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1098 [1/1] (3.25ns)   --->   "%store_ln243 = store i15 2811, i8 %twid_rom_M_real_V_addr_242" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:243]   --->   Operation 1098 'store' 'store_ln243' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_122 : Operation 1099 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_242 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 242" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:243]   --->   Operation 1099 'getelementptr' 'twid_rom_M_imag_V_addr_242' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1100 [1/1] (3.25ns)   --->   "%store_ln243 = store i16 32888, i8 %twid_rom_M_imag_V_addr_242" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:243]   --->   Operation 1100 'store' 'store_ln243' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_122 : Operation 1101 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_243 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 243" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:244]   --->   Operation 1101 'getelementptr' 'twid_rom_M_real_V_addr_243' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1102 [1/1] (3.25ns)   --->   "%store_ln244 = store i15 2611, i8 %twid_rom_M_real_V_addr_243" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:244]   --->   Operation 1102 'store' 'store_ln244' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_122 : Operation 1103 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_243 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 243" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:244]   --->   Operation 1103 'getelementptr' 'twid_rom_M_imag_V_addr_243' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1104 [1/1] (3.25ns)   --->   "%store_ln244 = store i16 32872, i8 %twid_rom_M_imag_V_addr_243" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:244]   --->   Operation 1104 'store' 'store_ln244' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 123 <SV = 122> <Delay = 3.25>
ST_123 : Operation 1105 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_244 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 244" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:245]   --->   Operation 1105 'getelementptr' 'twid_rom_M_real_V_addr_244' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1106 [1/1] (3.25ns)   --->   "%store_ln245 = store i15 2410, i8 %twid_rom_M_real_V_addr_244" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:245]   --->   Operation 1106 'store' 'store_ln245' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_123 : Operation 1107 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_244 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 244" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:245]   --->   Operation 1107 'getelementptr' 'twid_rom_M_imag_V_addr_244' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1108 [1/1] (3.25ns)   --->   "%store_ln245 = store i16 32856, i8 %twid_rom_M_imag_V_addr_244" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:245]   --->   Operation 1108 'store' 'store_ln245' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_123 : Operation 1109 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_245 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 245" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:246]   --->   Operation 1109 'getelementptr' 'twid_rom_M_real_V_addr_245' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1110 [1/1] (3.25ns)   --->   "%store_ln246 = store i15 2210, i8 %twid_rom_M_real_V_addr_245" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:246]   --->   Operation 1110 'store' 'store_ln246' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_123 : Operation 1111 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_245 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 245" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:246]   --->   Operation 1111 'getelementptr' 'twid_rom_M_imag_V_addr_245' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1112 [1/1] (3.25ns)   --->   "%store_ln246 = store i16 32842, i8 %twid_rom_M_imag_V_addr_245" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:246]   --->   Operation 1112 'store' 'store_ln246' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 124 <SV = 123> <Delay = 3.25>
ST_124 : Operation 1113 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_246 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 246" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:247]   --->   Operation 1113 'getelementptr' 'twid_rom_M_real_V_addr_246' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1114 [1/1] (3.25ns)   --->   "%store_ln247 = store i15 2009, i8 %twid_rom_M_real_V_addr_246" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:247]   --->   Operation 1114 'store' 'store_ln247' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_124 : Operation 1115 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_246 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 246" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:247]   --->   Operation 1115 'getelementptr' 'twid_rom_M_imag_V_addr_246' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1116 [1/1] (3.25ns)   --->   "%store_ln247 = store i16 32829, i8 %twid_rom_M_imag_V_addr_246" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:247]   --->   Operation 1116 'store' 'store_ln247' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_124 : Operation 1117 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_247 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 247" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:248]   --->   Operation 1117 'getelementptr' 'twid_rom_M_real_V_addr_247' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1118 [1/1] (3.25ns)   --->   "%store_ln248 = store i15 1808, i8 %twid_rom_M_real_V_addr_247" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:248]   --->   Operation 1118 'store' 'store_ln248' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_124 : Operation 1119 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_247 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 247" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:248]   --->   Operation 1119 'getelementptr' 'twid_rom_M_imag_V_addr_247' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1120 [1/1] (3.25ns)   --->   "%store_ln248 = store i16 32817, i8 %twid_rom_M_imag_V_addr_247" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:248]   --->   Operation 1120 'store' 'store_ln248' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 125 <SV = 124> <Delay = 3.25>
ST_125 : Operation 1121 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_248 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 248" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:249]   --->   Operation 1121 'getelementptr' 'twid_rom_M_real_V_addr_248' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1122 [1/1] (3.25ns)   --->   "%store_ln249 = store i15 1607, i8 %twid_rom_M_real_V_addr_248" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:249]   --->   Operation 1122 'store' 'store_ln249' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_125 : Operation 1123 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_248 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 248" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:249]   --->   Operation 1123 'getelementptr' 'twid_rom_M_imag_V_addr_248' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1124 [1/1] (3.25ns)   --->   "%store_ln249 = store i16 32807, i8 %twid_rom_M_imag_V_addr_248" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:249]   --->   Operation 1124 'store' 'store_ln249' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_125 : Operation 1125 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_249 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 249" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:250]   --->   Operation 1125 'getelementptr' 'twid_rom_M_real_V_addr_249' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1126 [1/1] (3.25ns)   --->   "%store_ln250 = store i15 1407, i8 %twid_rom_M_real_V_addr_249" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:250]   --->   Operation 1126 'store' 'store_ln250' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_125 : Operation 1127 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_249 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 249" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:250]   --->   Operation 1127 'getelementptr' 'twid_rom_M_imag_V_addr_249' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1128 [1/1] (3.25ns)   --->   "%store_ln250 = store i16 32798, i8 %twid_rom_M_imag_V_addr_249" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:250]   --->   Operation 1128 'store' 'store_ln250' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 126 <SV = 125> <Delay = 3.25>
ST_126 : Operation 1129 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_250 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 250" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:251]   --->   Operation 1129 'getelementptr' 'twid_rom_M_real_V_addr_250' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1130 [1/1] (3.25ns)   --->   "%store_ln251 = store i15 1206, i8 %twid_rom_M_real_V_addr_250" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:251]   --->   Operation 1130 'store' 'store_ln251' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_126 : Operation 1131 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_250 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 250" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:251]   --->   Operation 1131 'getelementptr' 'twid_rom_M_imag_V_addr_250' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1132 [1/1] (3.25ns)   --->   "%store_ln251 = store i16 32790, i8 %twid_rom_M_imag_V_addr_250" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:251]   --->   Operation 1132 'store' 'store_ln251' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_126 : Operation 1133 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_251 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 251" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:252]   --->   Operation 1133 'getelementptr' 'twid_rom_M_real_V_addr_251' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1134 [1/1] (3.25ns)   --->   "%store_ln252 = store i15 1005, i8 %twid_rom_M_real_V_addr_251" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:252]   --->   Operation 1134 'store' 'store_ln252' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_126 : Operation 1135 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_251 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 251" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:252]   --->   Operation 1135 'getelementptr' 'twid_rom_M_imag_V_addr_251' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1136 [1/1] (3.25ns)   --->   "%store_ln252 = store i16 32783, i8 %twid_rom_M_imag_V_addr_251" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:252]   --->   Operation 1136 'store' 'store_ln252' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 127 <SV = 126> <Delay = 3.25>
ST_127 : Operation 1137 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_252 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 252" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:253]   --->   Operation 1137 'getelementptr' 'twid_rom_M_real_V_addr_252' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1138 [1/1] (3.25ns)   --->   "%store_ln253 = store i15 804, i8 %twid_rom_M_real_V_addr_252" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:253]   --->   Operation 1138 'store' 'store_ln253' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_127 : Operation 1139 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_252 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 252" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:253]   --->   Operation 1139 'getelementptr' 'twid_rom_M_imag_V_addr_252' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1140 [1/1] (3.25ns)   --->   "%store_ln253 = store i16 32777, i8 %twid_rom_M_imag_V_addr_252" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:253]   --->   Operation 1140 'store' 'store_ln253' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_127 : Operation 1141 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_253 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 253" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:254]   --->   Operation 1141 'getelementptr' 'twid_rom_M_real_V_addr_253' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1142 [1/1] (3.25ns)   --->   "%store_ln254 = store i15 603, i8 %twid_rom_M_real_V_addr_253" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:254]   --->   Operation 1142 'store' 'store_ln254' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_127 : Operation 1143 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_253 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 253" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:254]   --->   Operation 1143 'getelementptr' 'twid_rom_M_imag_V_addr_253' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1144 [1/1] (3.25ns)   --->   "%store_ln254 = store i16 32773, i8 %twid_rom_M_imag_V_addr_253" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:254]   --->   Operation 1144 'store' 'store_ln254' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 128 <SV = 127> <Delay = 3.25>
ST_128 : Operation 1145 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_254 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 254" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:255]   --->   Operation 1145 'getelementptr' 'twid_rom_M_real_V_addr_254' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1146 [1/1] (3.25ns)   --->   "%store_ln255 = store i15 402, i8 %twid_rom_M_real_V_addr_254" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:255]   --->   Operation 1146 'store' 'store_ln255' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_128 : Operation 1147 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_254 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 254" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:255]   --->   Operation 1147 'getelementptr' 'twid_rom_M_imag_V_addr_254' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1148 [1/1] (3.25ns)   --->   "%store_ln255 = store i16 32770, i8 %twid_rom_M_imag_V_addr_254" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:255]   --->   Operation 1148 'store' 'store_ln255' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_128 : Operation 1149 [1/1] (0.00ns)   --->   "%twid_rom_M_real_V_addr_255 = getelementptr i15 %twid_rom_M_real_V, i64 0, i64 255" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:256]   --->   Operation 1149 'getelementptr' 'twid_rom_M_real_V_addr_255' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1150 [1/1] (3.25ns)   --->   "%store_ln256 = store i15 201, i8 %twid_rom_M_real_V_addr_255" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:256]   --->   Operation 1150 'store' 'store_ln256' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 256> <RAM>
ST_128 : Operation 1151 [1/1] (0.00ns)   --->   "%twid_rom_M_imag_V_addr_255 = getelementptr i16 %twid_rom_M_imag_V, i64 0, i64 255" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:256]   --->   Operation 1151 'getelementptr' 'twid_rom_M_imag_V_addr_255' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1152 [1/1] (3.25ns)   --->   "%store_ln256 = store i16 32768, i8 %twid_rom_M_imag_V_addr_255" [../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:256]   --->   Operation 1152 'store' 'store_ln256' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_128 : Operation 1153 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1153 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:1) [3]  (0 ns)
	'store' operation ('store_ln1', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:1) of constant 32767 on array 'twid_rom_M_real_V' [4]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_2', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:3) [11]  (0 ns)
	'store' operation ('store_ln3', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:3) of constant 32765 on array 'twid_rom_M_real_V' [12]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_4', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:5) [19]  (0 ns)
	'store' operation ('store_ln5', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:5) of constant 32758 on array 'twid_rom_M_real_V' [20]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_6', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:7) [27]  (0 ns)
	'store' operation ('store_ln7', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:7) of constant 32745 on array 'twid_rom_M_real_V' [28]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_8', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:9) [35]  (0 ns)
	'store' operation ('store_ln9', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:9) of constant 32728 on array 'twid_rom_M_real_V' [36]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_10', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:11) [43]  (0 ns)
	'store' operation ('store_ln11', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:11) of constant 32706 on array 'twid_rom_M_real_V' [44]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_12', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:13) [51]  (0 ns)
	'store' operation ('store_ln13', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:13) of constant 32679 on array 'twid_rom_M_real_V' [52]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_14', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:15) [59]  (0 ns)
	'store' operation ('store_ln15', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:15) of constant 32647 on array 'twid_rom_M_real_V' [60]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_16', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:17) [67]  (0 ns)
	'store' operation ('store_ln17', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:17) of constant 32610 on array 'twid_rom_M_real_V' [68]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_18', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:19) [75]  (0 ns)
	'store' operation ('store_ln19', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:19) of constant 32568 on array 'twid_rom_M_real_V' [76]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_20', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:21) [83]  (0 ns)
	'store' operation ('store_ln21', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:21) of constant 32521 on array 'twid_rom_M_real_V' [84]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_22', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:23) [91]  (0 ns)
	'store' operation ('store_ln23', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:23) of constant 32469 on array 'twid_rom_M_real_V' [92]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_24', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:25) [99]  (0 ns)
	'store' operation ('store_ln25', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:25) of constant 32413 on array 'twid_rom_M_real_V' [100]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_26', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:27) [107]  (0 ns)
	'store' operation ('store_ln27', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:27) of constant 32351 on array 'twid_rom_M_real_V' [108]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_28', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:29) [115]  (0 ns)
	'store' operation ('store_ln29', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:29) of constant 32285 on array 'twid_rom_M_real_V' [116]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_30', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:31) [123]  (0 ns)
	'store' operation ('store_ln31', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:31) of constant 32214 on array 'twid_rom_M_real_V' [124]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_32', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:33) [131]  (0 ns)
	'store' operation ('store_ln33', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:33) of constant 32138 on array 'twid_rom_M_real_V' [132]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_34', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:35) [139]  (0 ns)
	'store' operation ('store_ln35', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:35) of constant 32057 on array 'twid_rom_M_real_V' [140]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_36', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:37) [147]  (0 ns)
	'store' operation ('store_ln37', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:37) of constant 31971 on array 'twid_rom_M_real_V' [148]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_38', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:39) [155]  (0 ns)
	'store' operation ('store_ln39', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:39) of constant 31881 on array 'twid_rom_M_real_V' [156]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_40', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:41) [163]  (0 ns)
	'store' operation ('store_ln41', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:41) of constant 31785 on array 'twid_rom_M_real_V' [164]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_42', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:43) [171]  (0 ns)
	'store' operation ('store_ln43', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:43) of constant 31685 on array 'twid_rom_M_real_V' [172]  (3.25 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_44', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:45) [179]  (0 ns)
	'store' operation ('store_ln45', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:45) of constant 31581 on array 'twid_rom_M_real_V' [180]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_46', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:47) [187]  (0 ns)
	'store' operation ('store_ln47', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:47) of constant 31471 on array 'twid_rom_M_real_V' [188]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_48', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:49) [195]  (0 ns)
	'store' operation ('store_ln49', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:49) of constant 31357 on array 'twid_rom_M_real_V' [196]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_50', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:51) [203]  (0 ns)
	'store' operation ('store_ln51', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:51) of constant 31237 on array 'twid_rom_M_real_V' [204]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_52', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:53) [211]  (0 ns)
	'store' operation ('store_ln53', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:53) of constant 31114 on array 'twid_rom_M_real_V' [212]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_54', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:55) [219]  (0 ns)
	'store' operation ('store_ln55', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:55) of constant 30985 on array 'twid_rom_M_real_V' [220]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_56', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:57) [227]  (0 ns)
	'store' operation ('store_ln57', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:57) of constant 30852 on array 'twid_rom_M_real_V' [228]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_58', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:59) [235]  (0 ns)
	'store' operation ('store_ln59', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:59) of constant 30714 on array 'twid_rom_M_real_V' [236]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_60', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:61) [243]  (0 ns)
	'store' operation ('store_ln61', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:61) of constant 30572 on array 'twid_rom_M_real_V' [244]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_62', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:63) [251]  (0 ns)
	'store' operation ('store_ln63', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:63) of constant 30425 on array 'twid_rom_M_real_V' [252]  (3.25 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_64', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:65) [259]  (0 ns)
	'store' operation ('store_ln65', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:65) of constant 30273 on array 'twid_rom_M_real_V' [260]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_66', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:67) [267]  (0 ns)
	'store' operation ('store_ln67', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:67) of constant 30117 on array 'twid_rom_M_real_V' [268]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_68', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:69) [275]  (0 ns)
	'store' operation ('store_ln69', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:69) of constant 29956 on array 'twid_rom_M_real_V' [276]  (3.25 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_70', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:71) [283]  (0 ns)
	'store' operation ('store_ln71', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:71) of constant 29791 on array 'twid_rom_M_real_V' [284]  (3.25 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_72', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:73) [291]  (0 ns)
	'store' operation ('store_ln73', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:73) of constant 29621 on array 'twid_rom_M_real_V' [292]  (3.25 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_74', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:75) [299]  (0 ns)
	'store' operation ('store_ln75', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:75) of constant 29447 on array 'twid_rom_M_real_V' [300]  (3.25 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_76', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:77) [307]  (0 ns)
	'store' operation ('store_ln77', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:77) of constant 29269 on array 'twid_rom_M_real_V' [308]  (3.25 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_78', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:79) [315]  (0 ns)
	'store' operation ('store_ln79', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:79) of constant 29086 on array 'twid_rom_M_real_V' [316]  (3.25 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_80', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:81) [323]  (0 ns)
	'store' operation ('store_ln81', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:81) of constant 28898 on array 'twid_rom_M_real_V' [324]  (3.25 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_82', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:83) [331]  (0 ns)
	'store' operation ('store_ln83', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:83) of constant 28707 on array 'twid_rom_M_real_V' [332]  (3.25 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_84', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:85) [339]  (0 ns)
	'store' operation ('store_ln85', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:85) of constant 28511 on array 'twid_rom_M_real_V' [340]  (3.25 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_86', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:87) [347]  (0 ns)
	'store' operation ('store_ln87', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:87) of constant 28310 on array 'twid_rom_M_real_V' [348]  (3.25 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_88', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:89) [355]  (0 ns)
	'store' operation ('store_ln89', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:89) of constant 28106 on array 'twid_rom_M_real_V' [356]  (3.25 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_90', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:91) [363]  (0 ns)
	'store' operation ('store_ln91', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:91) of constant 27897 on array 'twid_rom_M_real_V' [364]  (3.25 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_92', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:93) [371]  (0 ns)
	'store' operation ('store_ln93', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:93) of constant 27684 on array 'twid_rom_M_real_V' [372]  (3.25 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_94', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:95) [379]  (0 ns)
	'store' operation ('store_ln95', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:95) of constant 27466 on array 'twid_rom_M_real_V' [380]  (3.25 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_96', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:97) [387]  (0 ns)
	'store' operation ('store_ln97', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:97) of constant 27245 on array 'twid_rom_M_real_V' [388]  (3.25 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_98', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:99) [395]  (0 ns)
	'store' operation ('store_ln99', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:99) of constant 27020 on array 'twid_rom_M_real_V' [396]  (3.25 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_100', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:101) [403]  (0 ns)
	'store' operation ('store_ln101', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:101) of constant 26790 on array 'twid_rom_M_real_V' [404]  (3.25 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_102', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:103) [411]  (0 ns)
	'store' operation ('store_ln103', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:103) of constant 26557 on array 'twid_rom_M_real_V' [412]  (3.25 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_104', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:105) [419]  (0 ns)
	'store' operation ('store_ln105', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:105) of constant 26319 on array 'twid_rom_M_real_V' [420]  (3.25 ns)

 <State 54>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_106', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:107) [427]  (0 ns)
	'store' operation ('store_ln107', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:107) of constant 26077 on array 'twid_rom_M_real_V' [428]  (3.25 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_108', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:109) [435]  (0 ns)
	'store' operation ('store_ln109', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:109) of constant 25832 on array 'twid_rom_M_real_V' [436]  (3.25 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_110', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:111) [443]  (0 ns)
	'store' operation ('store_ln111', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:111) of constant 25583 on array 'twid_rom_M_real_V' [444]  (3.25 ns)

 <State 57>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_112', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:113) [451]  (0 ns)
	'store' operation ('store_ln113', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:113) of constant 25330 on array 'twid_rom_M_real_V' [452]  (3.25 ns)

 <State 58>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_114', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:115) [459]  (0 ns)
	'store' operation ('store_ln115', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:115) of constant 25073 on array 'twid_rom_M_real_V' [460]  (3.25 ns)

 <State 59>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_116', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:117) [467]  (0 ns)
	'store' operation ('store_ln117', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:117) of constant 24812 on array 'twid_rom_M_real_V' [468]  (3.25 ns)

 <State 60>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_118', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:119) [475]  (0 ns)
	'store' operation ('store_ln119', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:119) of constant 24547 on array 'twid_rom_M_real_V' [476]  (3.25 ns)

 <State 61>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_120', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:121) [483]  (0 ns)
	'store' operation ('store_ln121', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:121) of constant 24279 on array 'twid_rom_M_real_V' [484]  (3.25 ns)

 <State 62>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_122', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:123) [491]  (0 ns)
	'store' operation ('store_ln123', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:123) of constant 24007 on array 'twid_rom_M_real_V' [492]  (3.25 ns)

 <State 63>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_124', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:125) [499]  (0 ns)
	'store' operation ('store_ln125', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:125) of constant 23732 on array 'twid_rom_M_real_V' [500]  (3.25 ns)

 <State 64>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_126', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:127) [507]  (0 ns)
	'store' operation ('store_ln127', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:127) of constant 23453 on array 'twid_rom_M_real_V' [508]  (3.25 ns)

 <State 65>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_128', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:129) [515]  (0 ns)
	'store' operation ('store_ln129', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:129) of constant 23170 on array 'twid_rom_M_real_V' [516]  (3.25 ns)

 <State 66>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_130', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:131) [523]  (0 ns)
	'store' operation ('store_ln131', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:131) of constant 22884 on array 'twid_rom_M_real_V' [524]  (3.25 ns)

 <State 67>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_132', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:133) [531]  (0 ns)
	'store' operation ('store_ln133', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:133) of constant 22594 on array 'twid_rom_M_real_V' [532]  (3.25 ns)

 <State 68>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_134', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:135) [539]  (0 ns)
	'store' operation ('store_ln135', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:135) of constant 22301 on array 'twid_rom_M_real_V' [540]  (3.25 ns)

 <State 69>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_136', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:137) [547]  (0 ns)
	'store' operation ('store_ln137', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:137) of constant 22005 on array 'twid_rom_M_real_V' [548]  (3.25 ns)

 <State 70>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_138', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:139) [555]  (0 ns)
	'store' operation ('store_ln139', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:139) of constant 21706 on array 'twid_rom_M_real_V' [556]  (3.25 ns)

 <State 71>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_140', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:141) [563]  (0 ns)
	'store' operation ('store_ln141', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:141) of constant 21403 on array 'twid_rom_M_real_V' [564]  (3.25 ns)

 <State 72>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_142', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:143) [571]  (0 ns)
	'store' operation ('store_ln143', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:143) of constant 21097 on array 'twid_rom_M_real_V' [572]  (3.25 ns)

 <State 73>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_144', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:145) [579]  (0 ns)
	'store' operation ('store_ln145', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:145) of constant 20787 on array 'twid_rom_M_real_V' [580]  (3.25 ns)

 <State 74>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_146', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:147) [587]  (0 ns)
	'store' operation ('store_ln147', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:147) of constant 20475 on array 'twid_rom_M_real_V' [588]  (3.25 ns)

 <State 75>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_148', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:149) [595]  (0 ns)
	'store' operation ('store_ln149', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:149) of constant 20159 on array 'twid_rom_M_real_V' [596]  (3.25 ns)

 <State 76>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_150', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:151) [603]  (0 ns)
	'store' operation ('store_ln151', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:151) of constant 19841 on array 'twid_rom_M_real_V' [604]  (3.25 ns)

 <State 77>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_152', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:153) [611]  (0 ns)
	'store' operation ('store_ln153', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:153) of constant 19519 on array 'twid_rom_M_real_V' [612]  (3.25 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_154', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:155) [619]  (0 ns)
	'store' operation ('store_ln155', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:155) of constant 19195 on array 'twid_rom_M_real_V' [620]  (3.25 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_156', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:157) [627]  (0 ns)
	'store' operation ('store_ln157', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:157) of constant 18868 on array 'twid_rom_M_real_V' [628]  (3.25 ns)

 <State 80>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_158', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:159) [635]  (0 ns)
	'store' operation ('store_ln159', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:159) of constant 18537 on array 'twid_rom_M_real_V' [636]  (3.25 ns)

 <State 81>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_160', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:161) [643]  (0 ns)
	'store' operation ('store_ln161', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:161) of constant 18204 on array 'twid_rom_M_real_V' [644]  (3.25 ns)

 <State 82>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_162', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:163) [651]  (0 ns)
	'store' operation ('store_ln163', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:163) of constant 17869 on array 'twid_rom_M_real_V' [652]  (3.25 ns)

 <State 83>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_164', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:165) [659]  (0 ns)
	'store' operation ('store_ln165', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:165) of constant 17530 on array 'twid_rom_M_real_V' [660]  (3.25 ns)

 <State 84>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_166', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:167) [667]  (0 ns)
	'store' operation ('store_ln167', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:167) of constant 17189 on array 'twid_rom_M_real_V' [668]  (3.25 ns)

 <State 85>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_168', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:169) [675]  (0 ns)
	'store' operation ('store_ln169', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:169) of constant 16846 on array 'twid_rom_M_real_V' [676]  (3.25 ns)

 <State 86>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_170', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:171) [683]  (0 ns)
	'store' operation ('store_ln171', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:171) of constant 16499 on array 'twid_rom_M_real_V' [684]  (3.25 ns)

 <State 87>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_172', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:173) [691]  (0 ns)
	'store' operation ('store_ln173', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:173) of constant 16151 on array 'twid_rom_M_real_V' [692]  (3.25 ns)

 <State 88>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_174', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:175) [699]  (0 ns)
	'store' operation ('store_ln175', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:175) of constant 15800 on array 'twid_rom_M_real_V' [700]  (3.25 ns)

 <State 89>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_176', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:177) [707]  (0 ns)
	'store' operation ('store_ln177', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:177) of constant 15446 on array 'twid_rom_M_real_V' [708]  (3.25 ns)

 <State 90>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_178', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:179) [715]  (0 ns)
	'store' operation ('store_ln179', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:179) of constant 15090 on array 'twid_rom_M_real_V' [716]  (3.25 ns)

 <State 91>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_180', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:181) [723]  (0 ns)
	'store' operation ('store_ln181', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:181) of constant 14732 on array 'twid_rom_M_real_V' [724]  (3.25 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_182', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:183) [731]  (0 ns)
	'store' operation ('store_ln183', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:183) of constant 14372 on array 'twid_rom_M_real_V' [732]  (3.25 ns)

 <State 93>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_184', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:185) [739]  (0 ns)
	'store' operation ('store_ln185', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:185) of constant 14010 on array 'twid_rom_M_real_V' [740]  (3.25 ns)

 <State 94>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_186', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:187) [747]  (0 ns)
	'store' operation ('store_ln187', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:187) of constant 13645 on array 'twid_rom_M_real_V' [748]  (3.25 ns)

 <State 95>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_188', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:189) [755]  (0 ns)
	'store' operation ('store_ln189', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:189) of constant 13278 on array 'twid_rom_M_real_V' [756]  (3.25 ns)

 <State 96>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_190', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:191) [763]  (0 ns)
	'store' operation ('store_ln191', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:191) of constant 12910 on array 'twid_rom_M_real_V' [764]  (3.25 ns)

 <State 97>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_192', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:193) [771]  (0 ns)
	'store' operation ('store_ln193', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:193) of constant 12539 on array 'twid_rom_M_real_V' [772]  (3.25 ns)

 <State 98>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_194', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:195) [779]  (0 ns)
	'store' operation ('store_ln195', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:195) of constant 12167 on array 'twid_rom_M_real_V' [780]  (3.25 ns)

 <State 99>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_196', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:197) [787]  (0 ns)
	'store' operation ('store_ln197', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:197) of constant 11793 on array 'twid_rom_M_real_V' [788]  (3.25 ns)

 <State 100>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_198', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:199) [795]  (0 ns)
	'store' operation ('store_ln199', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:199) of constant 11416 on array 'twid_rom_M_real_V' [796]  (3.25 ns)

 <State 101>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_200', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:201) [803]  (0 ns)
	'store' operation ('store_ln201', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:201) of constant 11039 on array 'twid_rom_M_real_V' [804]  (3.25 ns)

 <State 102>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_202', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:203) [811]  (0 ns)
	'store' operation ('store_ln203', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:203) of constant 10659 on array 'twid_rom_M_real_V' [812]  (3.25 ns)

 <State 103>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_204', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:205) [819]  (0 ns)
	'store' operation ('store_ln205', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:205) of constant 10278 on array 'twid_rom_M_real_V' [820]  (3.25 ns)

 <State 104>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_206', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:207) [827]  (0 ns)
	'store' operation ('store_ln207', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:207) of constant 9896 on array 'twid_rom_M_real_V' [828]  (3.25 ns)

 <State 105>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_208', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:209) [835]  (0 ns)
	'store' operation ('store_ln209', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:209) of constant 9512 on array 'twid_rom_M_real_V' [836]  (3.25 ns)

 <State 106>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_210', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:211) [843]  (0 ns)
	'store' operation ('store_ln211', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:211) of constant 9126 on array 'twid_rom_M_real_V' [844]  (3.25 ns)

 <State 107>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_212', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:213) [851]  (0 ns)
	'store' operation ('store_ln213', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:213) of constant 8739 on array 'twid_rom_M_real_V' [852]  (3.25 ns)

 <State 108>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_214', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:215) [859]  (0 ns)
	'store' operation ('store_ln215', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:215) of constant 8351 on array 'twid_rom_M_real_V' [860]  (3.25 ns)

 <State 109>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_216', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:217) [867]  (0 ns)
	'store' operation ('store_ln217', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:217) of constant 7961 on array 'twid_rom_M_real_V' [868]  (3.25 ns)

 <State 110>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_218', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:219) [875]  (0 ns)
	'store' operation ('store_ln219', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:219) of constant 7571 on array 'twid_rom_M_real_V' [876]  (3.25 ns)

 <State 111>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_220', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:221) [883]  (0 ns)
	'store' operation ('store_ln221', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:221) of constant 7179 on array 'twid_rom_M_real_V' [884]  (3.25 ns)

 <State 112>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_222', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:223) [891]  (0 ns)
	'store' operation ('store_ln223', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:223) of constant 6786 on array 'twid_rom_M_real_V' [892]  (3.25 ns)

 <State 113>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_224', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:225) [899]  (0 ns)
	'store' operation ('store_ln225', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:225) of constant 6392 on array 'twid_rom_M_real_V' [900]  (3.25 ns)

 <State 114>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_226', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:227) [907]  (0 ns)
	'store' operation ('store_ln227', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:227) of constant 5997 on array 'twid_rom_M_real_V' [908]  (3.25 ns)

 <State 115>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_228', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:229) [915]  (0 ns)
	'store' operation ('store_ln229', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:229) of constant 5602 on array 'twid_rom_M_real_V' [916]  (3.25 ns)

 <State 116>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_230', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:231) [923]  (0 ns)
	'store' operation ('store_ln231', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:231) of constant 5205 on array 'twid_rom_M_real_V' [924]  (3.25 ns)

 <State 117>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_232', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:233) [931]  (0 ns)
	'store' operation ('store_ln233', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:233) of constant 4808 on array 'twid_rom_M_real_V' [932]  (3.25 ns)

 <State 118>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_234', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:235) [939]  (0 ns)
	'store' operation ('store_ln235', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:235) of constant 4409 on array 'twid_rom_M_real_V' [940]  (3.25 ns)

 <State 119>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_236', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:237) [947]  (0 ns)
	'store' operation ('store_ln237', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:237) of constant 4011 on array 'twid_rom_M_real_V' [948]  (3.25 ns)

 <State 120>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_238', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:239) [955]  (0 ns)
	'store' operation ('store_ln239', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:239) of constant 3611 on array 'twid_rom_M_real_V' [956]  (3.25 ns)

 <State 121>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_240', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:241) [963]  (0 ns)
	'store' operation ('store_ln241', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:241) of constant 3211 on array 'twid_rom_M_real_V' [964]  (3.25 ns)

 <State 122>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_242', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:243) [971]  (0 ns)
	'store' operation ('store_ln243', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:243) of constant 2811 on array 'twid_rom_M_real_V' [972]  (3.25 ns)

 <State 123>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_244', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:245) [979]  (0 ns)
	'store' operation ('store_ln245', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:245) of constant 2410 on array 'twid_rom_M_real_V' [980]  (3.25 ns)

 <State 124>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_246', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:247) [987]  (0 ns)
	'store' operation ('store_ln247', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:247) of constant 2009 on array 'twid_rom_M_real_V' [988]  (3.25 ns)

 <State 125>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_248', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:249) [995]  (0 ns)
	'store' operation ('store_ln249', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:249) of constant 1607 on array 'twid_rom_M_real_V' [996]  (3.25 ns)

 <State 126>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_250', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:251) [1003]  (0 ns)
	'store' operation ('store_ln251', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:251) of constant 1206 on array 'twid_rom_M_real_V' [1004]  (3.25 ns)

 <State 127>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_252', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:253) [1011]  (0 ns)
	'store' operation ('store_ln253', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:253) of constant 804 on array 'twid_rom_M_real_V' [1012]  (3.25 ns)

 <State 128>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('twid_rom_M_real_V_addr_254', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:255) [1019]  (0 ns)
	'store' operation ('store_ln255', ../../../../Downloads/HLS/ug871-design-files/ug871-design-files-updated/Using_IP_with_Zynq/lab2/hls_designs/w_rom_1k_1quad_init.txt:255) of constant 402 on array 'twid_rom_M_real_V' [1020]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
