
project_12_CAN_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006990  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000328  08006b68  08006b68  00016b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e90  08006e90  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08006e90  08006e90  00016e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e98  08006e98  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08006e98  08006e98  00016e98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ea0  08006ea0  00016ea0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08006ea4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f84  2000000c  08006eb0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f90  08006eb0  00020f90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017474  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002839  00000000  00000000  000374b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013c0  00000000  00000000  00039cf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001288  00000000  00000000  0003b0b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001fc26  00000000  00000000  0003c338  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e53f  00000000  00000000  0005bf5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cd1b6  00000000  00000000  0006a49d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00137653  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054cc  00000000  00000000  001376d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08006b50 	.word	0x08006b50

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08006b50 	.word	0x08006b50

08000218 <strcmp>:
 8000218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000220:	2a01      	cmp	r2, #1
 8000222:	bf28      	it	cs
 8000224:	429a      	cmpcs	r2, r3
 8000226:	d0f7      	beq.n	8000218 <strcmp>
 8000228:	1ad0      	subs	r0, r2, r3
 800022a:	4770      	bx	lr

0800022c <__aeabi_uldivmod>:
 800022c:	b953      	cbnz	r3, 8000244 <__aeabi_uldivmod+0x18>
 800022e:	b94a      	cbnz	r2, 8000244 <__aeabi_uldivmod+0x18>
 8000230:	2900      	cmp	r1, #0
 8000232:	bf08      	it	eq
 8000234:	2800      	cmpeq	r0, #0
 8000236:	bf1c      	itt	ne
 8000238:	f04f 31ff 	movne.w	r1, #4294967295
 800023c:	f04f 30ff 	movne.w	r0, #4294967295
 8000240:	f000 b972 	b.w	8000528 <__aeabi_idiv0>
 8000244:	f1ad 0c08 	sub.w	ip, sp, #8
 8000248:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000258:	b004      	add	sp, #16
 800025a:	4770      	bx	lr

0800025c <__udivmoddi4>:
 800025c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000260:	9e08      	ldr	r6, [sp, #32]
 8000262:	4604      	mov	r4, r0
 8000264:	4688      	mov	r8, r1
 8000266:	2b00      	cmp	r3, #0
 8000268:	d14b      	bne.n	8000302 <__udivmoddi4+0xa6>
 800026a:	428a      	cmp	r2, r1
 800026c:	4615      	mov	r5, r2
 800026e:	d967      	bls.n	8000340 <__udivmoddi4+0xe4>
 8000270:	fab2 f282 	clz	r2, r2
 8000274:	b14a      	cbz	r2, 800028a <__udivmoddi4+0x2e>
 8000276:	f1c2 0720 	rsb	r7, r2, #32
 800027a:	fa01 f302 	lsl.w	r3, r1, r2
 800027e:	fa20 f707 	lsr.w	r7, r0, r7
 8000282:	4095      	lsls	r5, r2
 8000284:	ea47 0803 	orr.w	r8, r7, r3
 8000288:	4094      	lsls	r4, r2
 800028a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800028e:	0c23      	lsrs	r3, r4, #16
 8000290:	fbb8 f7fe 	udiv	r7, r8, lr
 8000294:	fa1f fc85 	uxth.w	ip, r5
 8000298:	fb0e 8817 	mls	r8, lr, r7, r8
 800029c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a0:	fb07 f10c 	mul.w	r1, r7, ip
 80002a4:	4299      	cmp	r1, r3
 80002a6:	d909      	bls.n	80002bc <__udivmoddi4+0x60>
 80002a8:	18eb      	adds	r3, r5, r3
 80002aa:	f107 30ff 	add.w	r0, r7, #4294967295
 80002ae:	f080 811b 	bcs.w	80004e8 <__udivmoddi4+0x28c>
 80002b2:	4299      	cmp	r1, r3
 80002b4:	f240 8118 	bls.w	80004e8 <__udivmoddi4+0x28c>
 80002b8:	3f02      	subs	r7, #2
 80002ba:	442b      	add	r3, r5
 80002bc:	1a5b      	subs	r3, r3, r1
 80002be:	b2a4      	uxth	r4, r4
 80002c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80002c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80002c8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002cc:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d0:	45a4      	cmp	ip, r4
 80002d2:	d909      	bls.n	80002e8 <__udivmoddi4+0x8c>
 80002d4:	192c      	adds	r4, r5, r4
 80002d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002da:	f080 8107 	bcs.w	80004ec <__udivmoddi4+0x290>
 80002de:	45a4      	cmp	ip, r4
 80002e0:	f240 8104 	bls.w	80004ec <__udivmoddi4+0x290>
 80002e4:	3802      	subs	r0, #2
 80002e6:	442c      	add	r4, r5
 80002e8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002ec:	eba4 040c 	sub.w	r4, r4, ip
 80002f0:	2700      	movs	r7, #0
 80002f2:	b11e      	cbz	r6, 80002fc <__udivmoddi4+0xa0>
 80002f4:	40d4      	lsrs	r4, r2
 80002f6:	2300      	movs	r3, #0
 80002f8:	e9c6 4300 	strd	r4, r3, [r6]
 80002fc:	4639      	mov	r1, r7
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	428b      	cmp	r3, r1
 8000304:	d909      	bls.n	800031a <__udivmoddi4+0xbe>
 8000306:	2e00      	cmp	r6, #0
 8000308:	f000 80eb 	beq.w	80004e2 <__udivmoddi4+0x286>
 800030c:	2700      	movs	r7, #0
 800030e:	e9c6 0100 	strd	r0, r1, [r6]
 8000312:	4638      	mov	r0, r7
 8000314:	4639      	mov	r1, r7
 8000316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031a:	fab3 f783 	clz	r7, r3
 800031e:	2f00      	cmp	r7, #0
 8000320:	d147      	bne.n	80003b2 <__udivmoddi4+0x156>
 8000322:	428b      	cmp	r3, r1
 8000324:	d302      	bcc.n	800032c <__udivmoddi4+0xd0>
 8000326:	4282      	cmp	r2, r0
 8000328:	f200 80fa 	bhi.w	8000520 <__udivmoddi4+0x2c4>
 800032c:	1a84      	subs	r4, r0, r2
 800032e:	eb61 0303 	sbc.w	r3, r1, r3
 8000332:	2001      	movs	r0, #1
 8000334:	4698      	mov	r8, r3
 8000336:	2e00      	cmp	r6, #0
 8000338:	d0e0      	beq.n	80002fc <__udivmoddi4+0xa0>
 800033a:	e9c6 4800 	strd	r4, r8, [r6]
 800033e:	e7dd      	b.n	80002fc <__udivmoddi4+0xa0>
 8000340:	b902      	cbnz	r2, 8000344 <__udivmoddi4+0xe8>
 8000342:	deff      	udf	#255	; 0xff
 8000344:	fab2 f282 	clz	r2, r2
 8000348:	2a00      	cmp	r2, #0
 800034a:	f040 808f 	bne.w	800046c <__udivmoddi4+0x210>
 800034e:	1b49      	subs	r1, r1, r5
 8000350:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000354:	fa1f f885 	uxth.w	r8, r5
 8000358:	2701      	movs	r7, #1
 800035a:	fbb1 fcfe 	udiv	ip, r1, lr
 800035e:	0c23      	lsrs	r3, r4, #16
 8000360:	fb0e 111c 	mls	r1, lr, ip, r1
 8000364:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000368:	fb08 f10c 	mul.w	r1, r8, ip
 800036c:	4299      	cmp	r1, r3
 800036e:	d907      	bls.n	8000380 <__udivmoddi4+0x124>
 8000370:	18eb      	adds	r3, r5, r3
 8000372:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000376:	d202      	bcs.n	800037e <__udivmoddi4+0x122>
 8000378:	4299      	cmp	r1, r3
 800037a:	f200 80cd 	bhi.w	8000518 <__udivmoddi4+0x2bc>
 800037e:	4684      	mov	ip, r0
 8000380:	1a59      	subs	r1, r3, r1
 8000382:	b2a3      	uxth	r3, r4
 8000384:	fbb1 f0fe 	udiv	r0, r1, lr
 8000388:	fb0e 1410 	mls	r4, lr, r0, r1
 800038c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000390:	fb08 f800 	mul.w	r8, r8, r0
 8000394:	45a0      	cmp	r8, r4
 8000396:	d907      	bls.n	80003a8 <__udivmoddi4+0x14c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	d202      	bcs.n	80003a6 <__udivmoddi4+0x14a>
 80003a0:	45a0      	cmp	r8, r4
 80003a2:	f200 80b6 	bhi.w	8000512 <__udivmoddi4+0x2b6>
 80003a6:	4618      	mov	r0, r3
 80003a8:	eba4 0408 	sub.w	r4, r4, r8
 80003ac:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b0:	e79f      	b.n	80002f2 <__udivmoddi4+0x96>
 80003b2:	f1c7 0c20 	rsb	ip, r7, #32
 80003b6:	40bb      	lsls	r3, r7
 80003b8:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003bc:	ea4e 0e03 	orr.w	lr, lr, r3
 80003c0:	fa01 f407 	lsl.w	r4, r1, r7
 80003c4:	fa20 f50c 	lsr.w	r5, r0, ip
 80003c8:	fa21 f30c 	lsr.w	r3, r1, ip
 80003cc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003d0:	4325      	orrs	r5, r4
 80003d2:	fbb3 f9f8 	udiv	r9, r3, r8
 80003d6:	0c2c      	lsrs	r4, r5, #16
 80003d8:	fb08 3319 	mls	r3, r8, r9, r3
 80003dc:	fa1f fa8e 	uxth.w	sl, lr
 80003e0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003e4:	fb09 f40a 	mul.w	r4, r9, sl
 80003e8:	429c      	cmp	r4, r3
 80003ea:	fa02 f207 	lsl.w	r2, r2, r7
 80003ee:	fa00 f107 	lsl.w	r1, r0, r7
 80003f2:	d90b      	bls.n	800040c <__udivmoddi4+0x1b0>
 80003f4:	eb1e 0303 	adds.w	r3, lr, r3
 80003f8:	f109 30ff 	add.w	r0, r9, #4294967295
 80003fc:	f080 8087 	bcs.w	800050e <__udivmoddi4+0x2b2>
 8000400:	429c      	cmp	r4, r3
 8000402:	f240 8084 	bls.w	800050e <__udivmoddi4+0x2b2>
 8000406:	f1a9 0902 	sub.w	r9, r9, #2
 800040a:	4473      	add	r3, lr
 800040c:	1b1b      	subs	r3, r3, r4
 800040e:	b2ad      	uxth	r5, r5
 8000410:	fbb3 f0f8 	udiv	r0, r3, r8
 8000414:	fb08 3310 	mls	r3, r8, r0, r3
 8000418:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 800041c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000420:	45a2      	cmp	sl, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x1da>
 8000424:	eb1e 0404 	adds.w	r4, lr, r4
 8000428:	f100 33ff 	add.w	r3, r0, #4294967295
 800042c:	d26b      	bcs.n	8000506 <__udivmoddi4+0x2aa>
 800042e:	45a2      	cmp	sl, r4
 8000430:	d969      	bls.n	8000506 <__udivmoddi4+0x2aa>
 8000432:	3802      	subs	r0, #2
 8000434:	4474      	add	r4, lr
 8000436:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800043a:	fba0 8902 	umull	r8, r9, r0, r2
 800043e:	eba4 040a 	sub.w	r4, r4, sl
 8000442:	454c      	cmp	r4, r9
 8000444:	46c2      	mov	sl, r8
 8000446:	464b      	mov	r3, r9
 8000448:	d354      	bcc.n	80004f4 <__udivmoddi4+0x298>
 800044a:	d051      	beq.n	80004f0 <__udivmoddi4+0x294>
 800044c:	2e00      	cmp	r6, #0
 800044e:	d069      	beq.n	8000524 <__udivmoddi4+0x2c8>
 8000450:	ebb1 050a 	subs.w	r5, r1, sl
 8000454:	eb64 0403 	sbc.w	r4, r4, r3
 8000458:	fa04 fc0c 	lsl.w	ip, r4, ip
 800045c:	40fd      	lsrs	r5, r7
 800045e:	40fc      	lsrs	r4, r7
 8000460:	ea4c 0505 	orr.w	r5, ip, r5
 8000464:	e9c6 5400 	strd	r5, r4, [r6]
 8000468:	2700      	movs	r7, #0
 800046a:	e747      	b.n	80002fc <__udivmoddi4+0xa0>
 800046c:	f1c2 0320 	rsb	r3, r2, #32
 8000470:	fa20 f703 	lsr.w	r7, r0, r3
 8000474:	4095      	lsls	r5, r2
 8000476:	fa01 f002 	lsl.w	r0, r1, r2
 800047a:	fa21 f303 	lsr.w	r3, r1, r3
 800047e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000482:	4338      	orrs	r0, r7
 8000484:	0c01      	lsrs	r1, r0, #16
 8000486:	fbb3 f7fe 	udiv	r7, r3, lr
 800048a:	fa1f f885 	uxth.w	r8, r5
 800048e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000492:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000496:	fb07 f308 	mul.w	r3, r7, r8
 800049a:	428b      	cmp	r3, r1
 800049c:	fa04 f402 	lsl.w	r4, r4, r2
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x256>
 80004a2:	1869      	adds	r1, r5, r1
 80004a4:	f107 3cff 	add.w	ip, r7, #4294967295
 80004a8:	d22f      	bcs.n	800050a <__udivmoddi4+0x2ae>
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d92d      	bls.n	800050a <__udivmoddi4+0x2ae>
 80004ae:	3f02      	subs	r7, #2
 80004b0:	4429      	add	r1, r5
 80004b2:	1acb      	subs	r3, r1, r3
 80004b4:	b281      	uxth	r1, r0
 80004b6:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ba:	fb0e 3310 	mls	r3, lr, r0, r3
 80004be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004c2:	fb00 f308 	mul.w	r3, r0, r8
 80004c6:	428b      	cmp	r3, r1
 80004c8:	d907      	bls.n	80004da <__udivmoddi4+0x27e>
 80004ca:	1869      	adds	r1, r5, r1
 80004cc:	f100 3cff 	add.w	ip, r0, #4294967295
 80004d0:	d217      	bcs.n	8000502 <__udivmoddi4+0x2a6>
 80004d2:	428b      	cmp	r3, r1
 80004d4:	d915      	bls.n	8000502 <__udivmoddi4+0x2a6>
 80004d6:	3802      	subs	r0, #2
 80004d8:	4429      	add	r1, r5
 80004da:	1ac9      	subs	r1, r1, r3
 80004dc:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004e0:	e73b      	b.n	800035a <__udivmoddi4+0xfe>
 80004e2:	4637      	mov	r7, r6
 80004e4:	4630      	mov	r0, r6
 80004e6:	e709      	b.n	80002fc <__udivmoddi4+0xa0>
 80004e8:	4607      	mov	r7, r0
 80004ea:	e6e7      	b.n	80002bc <__udivmoddi4+0x60>
 80004ec:	4618      	mov	r0, r3
 80004ee:	e6fb      	b.n	80002e8 <__udivmoddi4+0x8c>
 80004f0:	4541      	cmp	r1, r8
 80004f2:	d2ab      	bcs.n	800044c <__udivmoddi4+0x1f0>
 80004f4:	ebb8 0a02 	subs.w	sl, r8, r2
 80004f8:	eb69 020e 	sbc.w	r2, r9, lr
 80004fc:	3801      	subs	r0, #1
 80004fe:	4613      	mov	r3, r2
 8000500:	e7a4      	b.n	800044c <__udivmoddi4+0x1f0>
 8000502:	4660      	mov	r0, ip
 8000504:	e7e9      	b.n	80004da <__udivmoddi4+0x27e>
 8000506:	4618      	mov	r0, r3
 8000508:	e795      	b.n	8000436 <__udivmoddi4+0x1da>
 800050a:	4667      	mov	r7, ip
 800050c:	e7d1      	b.n	80004b2 <__udivmoddi4+0x256>
 800050e:	4681      	mov	r9, r0
 8000510:	e77c      	b.n	800040c <__udivmoddi4+0x1b0>
 8000512:	3802      	subs	r0, #2
 8000514:	442c      	add	r4, r5
 8000516:	e747      	b.n	80003a8 <__udivmoddi4+0x14c>
 8000518:	f1ac 0c02 	sub.w	ip, ip, #2
 800051c:	442b      	add	r3, r5
 800051e:	e72f      	b.n	8000380 <__udivmoddi4+0x124>
 8000520:	4638      	mov	r0, r7
 8000522:	e708      	b.n	8000336 <__udivmoddi4+0xda>
 8000524:	4637      	mov	r7, r6
 8000526:	e6e9      	b.n	80002fc <__udivmoddi4+0xa0>

08000528 <__aeabi_idiv0>:
 8000528:	4770      	bx	lr
 800052a:	bf00      	nop

0800052c <_ZN3MSGC1Ev>:
#define UART_TX_MESSAGE_PRIORITY_2				2
#define UART_TX_MESSAGE_PRIORITY_3				3
#define UART_TX_MESSAGE_PRIORITY_4_MIN			4
#define UART_TX_QUEUE_BUFFER_SIZE				8

struct MSG
 800052c:	b480      	push	{r7}
 800052e:	b083      	sub	sp, #12
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	2200      	movs	r2, #0
 8000538:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	2200      	movs	r2, #0
 8000540:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	4618      	mov	r0, r3
 8000548:	370c      	adds	r7, #12
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr

08000552 <_ZN5QueueC1Ev>:
	int Buffer[32];
	int Priority = 0;
	int Size = 0;
};

struct Queue
 8000552:	b5b0      	push	{r4, r5, r7, lr}
 8000554:	b082      	sub	sp, #8
 8000556:	af00      	add	r7, sp, #0
 8000558:	6078      	str	r0, [r7, #4]
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2200      	movs	r2, #0
 800055e:	601a      	str	r2, [r3, #0]
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	3304      	adds	r3, #4
 8000564:	2407      	movs	r4, #7
 8000566:	461d      	mov	r5, r3
 8000568:	2c00      	cmp	r4, #0
 800056a:	db05      	blt.n	8000578 <_ZN5QueueC1Ev+0x26>
 800056c:	4628      	mov	r0, r5
 800056e:	f7ff ffdd 	bl	800052c <_ZN3MSGC1Ev>
 8000572:	3588      	adds	r5, #136	; 0x88
 8000574:	3c01      	subs	r4, #1
 8000576:	e7f7      	b.n	8000568 <_ZN5QueueC1Ev+0x16>
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	2200      	movs	r2, #0
 800057c:	f8c3 2444 	str.w	r2, [r3, #1092]	; 0x444
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	2200      	movs	r2, #0
 8000584:	f8c3 2448 	str.w	r2, [r3, #1096]	; 0x448
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	4618      	mov	r0, r3
 800058c:	3708      	adds	r7, #8
 800058e:	46bd      	mov	sp, r7
 8000590:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000594 <add_message_to_UART_TX_queue>:
Queue UARTQueueTX;

extern "C"
{
void add_message_to_UART_TX_queue(int message_size, int* message_data_pointer, int message_priority)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b084      	sub	sp, #16
 8000598:	af00      	add	r7, sp, #0
 800059a:	60f8      	str	r0, [r7, #12]
 800059c:	60b9      	str	r1, [r7, #8]
 800059e:	607a      	str	r2, [r7, #4]
	UARTQueueTX.Push(message_data_pointer, message_size, message_priority);
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	68fa      	ldr	r2, [r7, #12]
 80005a4:	68b9      	ldr	r1, [r7, #8]
 80005a6:	4803      	ldr	r0, [pc, #12]	; (80005b4 <add_message_to_UART_TX_queue+0x20>)
 80005a8:	f000 fb1b 	bl	8000be2 <_ZN5Queue4PushEPiii>
}
 80005ac:	bf00      	nop
 80005ae:	3710      	adds	r7, #16
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	20000028 	.word	0x20000028

080005b8 <send_messages_from_UART_TX_queue>:

void send_messages_from_UART_TX_queue(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b08a      	sub	sp, #40	; 0x28
 80005bc:	af00      	add	r7, sp, #0
	if (UARTQueueTX.GetIndex != UARTQueueTX.PutIndex)
 80005be:	4b24      	ldr	r3, [pc, #144]	; (8000650 <send_messages_from_UART_TX_queue+0x98>)
 80005c0:	f8d3 2444 	ldr.w	r2, [r3, #1092]	; 0x444
 80005c4:	4b22      	ldr	r3, [pc, #136]	; (8000650 <send_messages_from_UART_TX_queue+0x98>)
 80005c6:	f8d3 3448 	ldr.w	r3, [r3, #1096]	; 0x448
 80005ca:	429a      	cmp	r2, r3
 80005cc:	d033      	beq.n	8000636 <send_messages_from_UART_TX_queue+0x7e>
	{
		for (int ii = UART_TX_MESSAGE_PRIORITY_0_MAX; ii <= UART_TX_MESSAGE_PRIORITY_4_MIN; ii++)
 80005ce:	2300      	movs	r3, #0
 80005d0:	627b      	str	r3, [r7, #36]	; 0x24
 80005d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005d4:	2b04      	cmp	r3, #4
 80005d6:	dc28      	bgt.n	800062a <send_messages_from_UART_TX_queue+0x72>
		{
			for (int i = UARTQueueTX.GetIndex; i != UARTQueueTX.PutIndex; i++)
 80005d8:	4b1d      	ldr	r3, [pc, #116]	; (8000650 <send_messages_from_UART_TX_queue+0x98>)
 80005da:	f8d3 3444 	ldr.w	r3, [r3, #1092]	; 0x444
 80005de:	623b      	str	r3, [r7, #32]
 80005e0:	4b1b      	ldr	r3, [pc, #108]	; (8000650 <send_messages_from_UART_TX_queue+0x98>)
 80005e2:	f8d3 3448 	ldr.w	r3, [r3, #1096]	; 0x448
 80005e6:	6a3a      	ldr	r2, [r7, #32]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d01a      	beq.n	8000622 <send_messages_from_UART_TX_queue+0x6a>
			{
				if (i == UART_TX_QUEUE_BUFFER_SIZE)
 80005ec:	6a3b      	ldr	r3, [r7, #32]
 80005ee:	2b08      	cmp	r3, #8
 80005f0:	d101      	bne.n	80005f6 <send_messages_from_UART_TX_queue+0x3e>
				{
				i = 0;
 80005f2:	2300      	movs	r3, #0
 80005f4:	623b      	str	r3, [r7, #32]
				}
				if(UARTQueueTX.Msgs[i].Priority == ii)
 80005f6:	4916      	ldr	r1, [pc, #88]	; (8000650 <send_messages_from_UART_TX_queue+0x98>)
 80005f8:	6a3a      	ldr	r2, [r7, #32]
 80005fa:	4613      	mov	r3, r2
 80005fc:	011b      	lsls	r3, r3, #4
 80005fe:	4413      	add	r3, r2
 8000600:	00db      	lsls	r3, r3, #3
 8000602:	440b      	add	r3, r1
 8000604:	3384      	adds	r3, #132	; 0x84
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800060a:	429a      	cmp	r2, r3
 800060c:	d105      	bne.n	800061a <send_messages_from_UART_TX_queue+0x62>
				{
					int tmp_arr_3[8];
					UARTQueueTX.Pop(tmp_arr_3, sizeof(tmp_arr_3));
 800060e:	463b      	mov	r3, r7
 8000610:	2220      	movs	r2, #32
 8000612:	4619      	mov	r1, r3
 8000614:	480e      	ldr	r0, [pc, #56]	; (8000650 <send_messages_from_UART_TX_queue+0x98>)
 8000616:	f000 fa86 	bl	8000b26 <_ZN5Queue3PopEPii>
			for (int i = UARTQueueTX.GetIndex; i != UARTQueueTX.PutIndex; i++)
 800061a:	6a3b      	ldr	r3, [r7, #32]
 800061c:	3301      	adds	r3, #1
 800061e:	623b      	str	r3, [r7, #32]
 8000620:	e7de      	b.n	80005e0 <send_messages_from_UART_TX_queue+0x28>
		for (int ii = UART_TX_MESSAGE_PRIORITY_0_MAX; ii <= UART_TX_MESSAGE_PRIORITY_4_MIN; ii++)
 8000622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000624:	3301      	adds	r3, #1
 8000626:	627b      	str	r3, [r7, #36]	; 0x24
 8000628:	e7d3      	b.n	80005d2 <send_messages_from_UART_TX_queue+0x1a>
					UART_TX_queue_buffer[i].message_size = 0;
					*/
				}
			}
		}
		UARTQueueTX.GetIndex = UARTQueueTX.PutIndex;
 800062a:	4b09      	ldr	r3, [pc, #36]	; (8000650 <send_messages_from_UART_TX_queue+0x98>)
 800062c:	f8d3 3448 	ldr.w	r3, [r3, #1096]	; 0x448
 8000630:	4a07      	ldr	r2, [pc, #28]	; (8000650 <send_messages_from_UART_TX_queue+0x98>)
 8000632:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444
	}
	if (UARTQueueTX.GetIndex == UART_TX_QUEUE_BUFFER_SIZE)
 8000636:	4b06      	ldr	r3, [pc, #24]	; (8000650 <send_messages_from_UART_TX_queue+0x98>)
 8000638:	f8d3 3444 	ldr.w	r3, [r3, #1092]	; 0x444
 800063c:	2b08      	cmp	r3, #8
 800063e:	d103      	bne.n	8000648 <send_messages_from_UART_TX_queue+0x90>
	{
		UARTQueueTX.GetIndex = 0;
 8000640:	4b03      	ldr	r3, [pc, #12]	; (8000650 <send_messages_from_UART_TX_queue+0x98>)
 8000642:	2200      	movs	r2, #0
 8000644:	f8c3 2444 	str.w	r2, [r3, #1092]	; 0x444
	}
}
 8000648:	bf00      	nop
 800064a:	3728      	adds	r7, #40	; 0x28
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000028 	.word	0x20000028

08000654 <_Z41__static_initialization_and_destruction_0ii>:
}
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
 800065c:	6039      	str	r1, [r7, #0]
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	2b01      	cmp	r3, #1
 8000662:	d107      	bne.n	8000674 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800066a:	4293      	cmp	r3, r2
 800066c:	d102      	bne.n	8000674 <_Z41__static_initialization_and_destruction_0ii+0x20>
Queue UARTQueueTX;
 800066e:	4803      	ldr	r0, [pc, #12]	; (800067c <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8000670:	f7ff ff6f 	bl	8000552 <_ZN5QueueC1Ev>
}
 8000674:	bf00      	nop
 8000676:	3708      	adds	r7, #8
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000028 	.word	0x20000028

08000680 <_GLOBAL__sub_I_UARTQueueTX>:
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
 8000684:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000688:	2001      	movs	r0, #1
 800068a:	f7ff ffe3 	bl	8000654 <_Z41__static_initialization_and_destruction_0ii>
 800068e:	bd80      	pop	{r7, pc}

08000690 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  init_UART_values();
 8000694:	f000 fc74 	bl	8000f80 <init_UART_values>
  init_CAN_values();
 8000698:	f001 fbd0 	bl	8001e3c <init_CAN_values>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800069c:	f002 f80f 	bl	80026be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a0:	f000 f832 	bl	8000708 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006a4:	f000 f9ca 	bl	8000a3c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006a8:	f000 f97a 	bl	80009a0 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80006ac:	f000 f92a 	bl	8000904 <MX_TIM3_Init>
  MX_FDCAN1_Init();
 80006b0:	f000 f894 	bl	80007dc <MX_FDCAN1_Init>
  MX_TIM2_Init();
 80006b4:	f000 f8d8 	bl	8000868 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 80006b8:	480e      	ldr	r0, [pc, #56]	; (80006f4 <main+0x64>)
 80006ba:	f004 fb21 	bl	8004d00 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80006be:	480e      	ldr	r0, [pc, #56]	; (80006f8 <main+0x68>)
 80006c0:	f004 fb1e 	bl	8004d00 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2, (uint8_t *)UART_rx_buffer, UART_RX_MESSAGE_SIZE);
 80006c4:	2201      	movs	r2, #1
 80006c6:	490d      	ldr	r1, [pc, #52]	; (80006fc <main+0x6c>)
 80006c8:	480d      	ldr	r0, [pc, #52]	; (8000700 <main+0x70>)
 80006ca:	f005 f84b 	bl	8005764 <HAL_UART_Receive_IT>
  init_CAN_filter();
 80006ce:	f001 ff3d 	bl	800254c <init_CAN_filter>
  HAL_FDCAN_ConfigTimestampCounter(&hfdcan1, FDCAN_TIMESTAMP_PRESC_1);
 80006d2:	2100      	movs	r1, #0
 80006d4:	480b      	ldr	r0, [pc, #44]	; (8000704 <main+0x74>)
 80006d6:	f002 fbd6 	bl	8002e86 <HAL_FDCAN_ConfigTimestampCounter>
  HAL_FDCAN_EnableTimestampCounter(&hfdcan1, FDCAN_TIMESTAMP_INTERNAL);
 80006da:	2101      	movs	r1, #1
 80006dc:	4809      	ldr	r0, [pc, #36]	; (8000704 <main+0x74>)
 80006de:	f002 fbf6 	bl	8002ece <HAL_FDCAN_EnableTimestampCounter>
  HAL_FDCAN_Start(&hfdcan1);
 80006e2:	4808      	ldr	r0, [pc, #32]	; (8000704 <main+0x74>)
 80006e4:	f002 fc25 	bl	8002f32 <HAL_FDCAN_Start>
  HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, FDCAN_TX_BUFFER0);
 80006e8:	2201      	movs	r2, #1
 80006ea:	2101      	movs	r1, #1
 80006ec:	4805      	ldr	r0, [pc, #20]	; (8000704 <main+0x74>)
 80006ee:	f002 fdd7 	bl	80032a0 <HAL_FDCAN_ActivateNotification>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80006f2:	e7fe      	b.n	80006f2 <main+0x62>
 80006f4:	200007b0 	.word	0x200007b0
 80006f8:	20000eb0 	.word	0x20000eb0
 80006fc:	20000580 	.word	0x20000580
 8000700:	20000efc 	.word	0x20000efc
 8000704:	20000ce0 	.word	0x20000ce0

08000708 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b0a4      	sub	sp, #144	; 0x90
 800070c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800070e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000712:	2238      	movs	r2, #56	; 0x38
 8000714:	2100      	movs	r1, #0
 8000716:	4618      	mov	r0, r3
 8000718:	f006 fa12 	bl	8006b40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800071c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	609a      	str	r2, [r3, #8]
 8000728:	60da      	str	r2, [r3, #12]
 800072a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800072c:	463b      	mov	r3, r7
 800072e:	2244      	movs	r2, #68	; 0x44
 8000730:	2100      	movs	r1, #0
 8000732:	4618      	mov	r0, r3
 8000734:	f006 fa04 	bl	8006b40 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000738:	f44f 7000 	mov.w	r0, #512	; 0x200
 800073c:	f003 fab0 	bl	8003ca0 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000740:	2302      	movs	r3, #2
 8000742:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000744:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000748:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800074a:	2340      	movs	r3, #64	; 0x40
 800074c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800074e:	2302      	movs	r3, #2
 8000750:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000752:	2302      	movs	r3, #2
 8000754:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8000756:	2306      	movs	r3, #6
 8000758:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 48;
 800075a:	2330      	movs	r3, #48	; 0x30
 800075c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000760:	2302      	movs	r3, #2
 8000762:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000766:	2302      	movs	r3, #2
 8000768:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800076c:	2302      	movs	r3, #2
 800076e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000772:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000776:	4618      	mov	r0, r3
 8000778:	f003 fb46 	bl	8003e08 <HAL_RCC_OscConfig>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000782:	f000 f9a7 	bl	8000ad4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000786:	230f      	movs	r3, #15
 8000788:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800078a:	2303      	movs	r3, #3
 800078c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078e:	2300      	movs	r3, #0
 8000790:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000792:	2300      	movs	r3, #0
 8000794:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000796:	2300      	movs	r3, #0
 8000798:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800079a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800079e:	2101      	movs	r1, #1
 80007a0:	4618      	mov	r0, r3
 80007a2:	f003 fe49 	bl	8004438 <HAL_RCC_ClockConfig>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80007ac:	f000 f992 	bl	8000ad4 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_FDCAN;
 80007b0:	f241 0302 	movw	r3, #4098	; 0x1002
 80007b4:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80007b6:	2300      	movs	r3, #0
 80007b8:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80007ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80007be:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007c0:	463b      	mov	r3, r7
 80007c2:	4618      	mov	r0, r3
 80007c4:	f004 f854 	bl	8004870 <HAL_RCCEx_PeriphCLKConfig>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80007ce:	f000 f981 	bl	8000ad4 <Error_Handler>
  }
}
 80007d2:	bf00      	nop
 80007d4:	3790      	adds	r7, #144	; 0x90
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
	...

080007dc <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80007e0:	4b1f      	ldr	r3, [pc, #124]	; (8000860 <MX_FDCAN1_Init+0x84>)
 80007e2:	4a20      	ldr	r2, [pc, #128]	; (8000864 <MX_FDCAN1_Init+0x88>)
 80007e4:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80007e6:	4b1e      	ldr	r3, [pc, #120]	; (8000860 <MX_FDCAN1_Init+0x84>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80007ec:	4b1c      	ldr	r3, [pc, #112]	; (8000860 <MX_FDCAN1_Init+0x84>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80007f2:	4b1b      	ldr	r3, [pc, #108]	; (8000860 <MX_FDCAN1_Init+0x84>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80007f8:	4b19      	ldr	r3, [pc, #100]	; (8000860 <MX_FDCAN1_Init+0x84>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80007fe:	4b18      	ldr	r3, [pc, #96]	; (8000860 <MX_FDCAN1_Init+0x84>)
 8000800:	2200      	movs	r2, #0
 8000802:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000804:	4b16      	ldr	r3, [pc, #88]	; (8000860 <MX_FDCAN1_Init+0x84>)
 8000806:	2200      	movs	r2, #0
 8000808:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 8;
 800080a:	4b15      	ldr	r3, [pc, #84]	; (8000860 <MX_FDCAN1_Init+0x84>)
 800080c:	2208      	movs	r2, #8
 800080e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 8000810:	4b13      	ldr	r3, [pc, #76]	; (8000860 <MX_FDCAN1_Init+0x84>)
 8000812:	2203      	movs	r2, #3
 8000814:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 8000816:	4b12      	ldr	r3, [pc, #72]	; (8000860 <MX_FDCAN1_Init+0x84>)
 8000818:	220d      	movs	r2, #13
 800081a:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800081c:	4b10      	ldr	r3, [pc, #64]	; (8000860 <MX_FDCAN1_Init+0x84>)
 800081e:	2202      	movs	r2, #2
 8000820:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 8;
 8000822:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <MX_FDCAN1_Init+0x84>)
 8000824:	2208      	movs	r2, #8
 8000826:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 8000828:	4b0d      	ldr	r3, [pc, #52]	; (8000860 <MX_FDCAN1_Init+0x84>)
 800082a:	2203      	movs	r2, #3
 800082c:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 10;
 800082e:	4b0c      	ldr	r3, [pc, #48]	; (8000860 <MX_FDCAN1_Init+0x84>)
 8000830:	220a      	movs	r2, #10
 8000832:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 8000834:	4b0a      	ldr	r3, [pc, #40]	; (8000860 <MX_FDCAN1_Init+0x84>)
 8000836:	2203      	movs	r2, #3
 8000838:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 800083a:	4b09      	ldr	r3, [pc, #36]	; (8000860 <MX_FDCAN1_Init+0x84>)
 800083c:	2201      	movs	r2, #1
 800083e:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 1;
 8000840:	4b07      	ldr	r3, [pc, #28]	; (8000860 <MX_FDCAN1_Init+0x84>)
 8000842:	2201      	movs	r2, #1
 8000844:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000846:	4b06      	ldr	r3, [pc, #24]	; (8000860 <MX_FDCAN1_Init+0x84>)
 8000848:	2200      	movs	r2, #0
 800084a:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800084c:	4804      	ldr	r0, [pc, #16]	; (8000860 <MX_FDCAN1_Init+0x84>)
 800084e:	f002 f935 	bl	8002abc <HAL_FDCAN_Init>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000858:	f000 f93c 	bl	8000ad4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800085c:	bf00      	nop
 800085e:	bd80      	pop	{r7, pc}
 8000860:	20000ce0 	.word	0x20000ce0
 8000864:	40006400 	.word	0x40006400

08000868 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b088      	sub	sp, #32
 800086c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800086e:	f107 0310 	add.w	r3, r7, #16
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	605a      	str	r2, [r3, #4]
 8000878:	609a      	str	r2, [r3, #8]
 800087a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800087c:	1d3b      	adds	r3, r7, #4
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000886:	4b1e      	ldr	r3, [pc, #120]	; (8000900 <MX_TIM2_Init+0x98>)
 8000888:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800088c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63999;
 800088e:	4b1c      	ldr	r3, [pc, #112]	; (8000900 <MX_TIM2_Init+0x98>)
 8000890:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8000894:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000896:	4b1a      	ldr	r3, [pc, #104]	; (8000900 <MX_TIM2_Init+0x98>)
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800089c:	4b18      	ldr	r3, [pc, #96]	; (8000900 <MX_TIM2_Init+0x98>)
 800089e:	2209      	movs	r2, #9
 80008a0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008a2:	4b17      	ldr	r3, [pc, #92]	; (8000900 <MX_TIM2_Init+0x98>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008a8:	4b15      	ldr	r3, [pc, #84]	; (8000900 <MX_TIM2_Init+0x98>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008ae:	4814      	ldr	r0, [pc, #80]	; (8000900 <MX_TIM2_Init+0x98>)
 80008b0:	f004 f9ce 	bl	8004c50 <HAL_TIM_Base_Init>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80008ba:	f000 f90b 	bl	8000ad4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80008c4:	f107 0310 	add.w	r3, r7, #16
 80008c8:	4619      	mov	r1, r3
 80008ca:	480d      	ldr	r0, [pc, #52]	; (8000900 <MX_TIM2_Init+0x98>)
 80008cc:	f004 fc02 	bl	80050d4 <HAL_TIM_ConfigClockSource>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80008d6:	f000 f8fd 	bl	8000ad4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80008da:	2320      	movs	r3, #32
 80008dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008de:	2300      	movs	r3, #0
 80008e0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	4619      	mov	r1, r3
 80008e6:	4806      	ldr	r0, [pc, #24]	; (8000900 <MX_TIM2_Init+0x98>)
 80008e8:	f004 fe24 	bl	8005534 <HAL_TIMEx_MasterConfigSynchronization>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80008f2:	f000 f8ef 	bl	8000ad4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80008f6:	bf00      	nop
 80008f8:	3720      	adds	r7, #32
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	20000eb0 	.word	0x20000eb0

08000904 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b088      	sub	sp, #32
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800090a:	f107 0310 	add.w	r3, r7, #16
 800090e:	2200      	movs	r2, #0
 8000910:	601a      	str	r2, [r3, #0]
 8000912:	605a      	str	r2, [r3, #4]
 8000914:	609a      	str	r2, [r3, #8]
 8000916:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000918:	1d3b      	adds	r3, r7, #4
 800091a:	2200      	movs	r2, #0
 800091c:	601a      	str	r2, [r3, #0]
 800091e:	605a      	str	r2, [r3, #4]
 8000920:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000922:	4b1d      	ldr	r3, [pc, #116]	; (8000998 <MX_TIM3_Init+0x94>)
 8000924:	4a1d      	ldr	r2, [pc, #116]	; (800099c <MX_TIM3_Init+0x98>)
 8000926:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63999;
 8000928:	4b1b      	ldr	r3, [pc, #108]	; (8000998 <MX_TIM3_Init+0x94>)
 800092a:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 800092e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000930:	4b19      	ldr	r3, [pc, #100]	; (8000998 <MX_TIM3_Init+0x94>)
 8000932:	2200      	movs	r2, #0
 8000934:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8000936:	4b18      	ldr	r3, [pc, #96]	; (8000998 <MX_TIM3_Init+0x94>)
 8000938:	2263      	movs	r2, #99	; 0x63
 800093a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800093c:	4b16      	ldr	r3, [pc, #88]	; (8000998 <MX_TIM3_Init+0x94>)
 800093e:	2200      	movs	r2, #0
 8000940:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000942:	4b15      	ldr	r3, [pc, #84]	; (8000998 <MX_TIM3_Init+0x94>)
 8000944:	2200      	movs	r2, #0
 8000946:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000948:	4813      	ldr	r0, [pc, #76]	; (8000998 <MX_TIM3_Init+0x94>)
 800094a:	f004 f981 	bl	8004c50 <HAL_TIM_Base_Init>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000954:	f000 f8be 	bl	8000ad4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000958:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800095c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800095e:	f107 0310 	add.w	r3, r7, #16
 8000962:	4619      	mov	r1, r3
 8000964:	480c      	ldr	r0, [pc, #48]	; (8000998 <MX_TIM3_Init+0x94>)
 8000966:	f004 fbb5 	bl	80050d4 <HAL_TIM_ConfigClockSource>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000970:	f000 f8b0 	bl	8000ad4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000974:	2320      	movs	r3, #32
 8000976:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000978:	2300      	movs	r3, #0
 800097a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800097c:	1d3b      	adds	r3, r7, #4
 800097e:	4619      	mov	r1, r3
 8000980:	4805      	ldr	r0, [pc, #20]	; (8000998 <MX_TIM3_Init+0x94>)
 8000982:	f004 fdd7 	bl	8005534 <HAL_TIMEx_MasterConfigSynchronization>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800098c:	f000 f8a2 	bl	8000ad4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000990:	bf00      	nop
 8000992:	3720      	adds	r7, #32
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	200007b0 	.word	0x200007b0
 800099c:	40000400 	.word	0x40000400

080009a0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009a4:	4b23      	ldr	r3, [pc, #140]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 80009a6:	4a24      	ldr	r2, [pc, #144]	; (8000a38 <MX_USART2_UART_Init+0x98>)
 80009a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009aa:	4b22      	ldr	r3, [pc, #136]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 80009ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009b2:	4b20      	ldr	r3, [pc, #128]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009b8:	4b1e      	ldr	r3, [pc, #120]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009be:	4b1d      	ldr	r3, [pc, #116]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009c4:	4b1b      	ldr	r3, [pc, #108]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 80009c6:	220c      	movs	r2, #12
 80009c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ca:	4b1a      	ldr	r3, [pc, #104]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 80009d0:	4b18      	ldr	r3, [pc, #96]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 80009d2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80009d6:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009d8:	4b16      	ldr	r3, [pc, #88]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 80009da:	2200      	movs	r2, #0
 80009dc:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009de:	4b15      	ldr	r3, [pc, #84]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009e4:	4b13      	ldr	r3, [pc, #76]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009ea:	4812      	ldr	r0, [pc, #72]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 80009ec:	f004 fe6a 	bl	80056c4 <HAL_UART_Init>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 80009f6:	f000 f86d 	bl	8000ad4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009fa:	2100      	movs	r1, #0
 80009fc:	480d      	ldr	r0, [pc, #52]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 80009fe:	f005 ff96 	bl	800692e <HAL_UARTEx_SetTxFifoThreshold>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000a08:	f000 f864 	bl	8000ad4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	4809      	ldr	r0, [pc, #36]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 8000a10:	f005 ffcb 	bl	80069aa <HAL_UARTEx_SetRxFifoThreshold>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000a1a:	f000 f85b 	bl	8000ad4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a1e:	4805      	ldr	r0, [pc, #20]	; (8000a34 <MX_USART2_UART_Init+0x94>)
 8000a20:	f005 ff4c 	bl	80068bc <HAL_UARTEx_DisableFifoMode>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8000a2a:	f000 f853 	bl	8000ad4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	20000efc 	.word	0x20000efc
 8000a38:	40004400 	.word	0x40004400

08000a3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b088      	sub	sp, #32
 8000a40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a42:	f107 030c 	add.w	r3, r7, #12
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	605a      	str	r2, [r3, #4]
 8000a4c:	609a      	str	r2, [r3, #8]
 8000a4e:	60da      	str	r2, [r3, #12]
 8000a50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a52:	4b1e      	ldr	r3, [pc, #120]	; (8000acc <MX_GPIO_Init+0x90>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a56:	4a1d      	ldr	r2, [pc, #116]	; (8000acc <MX_GPIO_Init+0x90>)
 8000a58:	f043 0320 	orr.w	r3, r3, #32
 8000a5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a5e:	4b1b      	ldr	r3, [pc, #108]	; (8000acc <MX_GPIO_Init+0x90>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a62:	f003 0320 	and.w	r3, r3, #32
 8000a66:	60bb      	str	r3, [r7, #8]
 8000a68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	4b18      	ldr	r3, [pc, #96]	; (8000acc <MX_GPIO_Init+0x90>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a6e:	4a17      	ldr	r2, [pc, #92]	; (8000acc <MX_GPIO_Init+0x90>)
 8000a70:	f043 0301 	orr.w	r3, r3, #1
 8000a74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a76:	4b15      	ldr	r3, [pc, #84]	; (8000acc <MX_GPIO_Init+0x90>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a7a:	f003 0301 	and.w	r3, r3, #1
 8000a7e:	607b      	str	r3, [r7, #4]
 8000a80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a82:	4b12      	ldr	r3, [pc, #72]	; (8000acc <MX_GPIO_Init+0x90>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a86:	4a11      	ldr	r2, [pc, #68]	; (8000acc <MX_GPIO_Init+0x90>)
 8000a88:	f043 0302 	orr.w	r3, r3, #2
 8000a8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a8e:	4b0f      	ldr	r3, [pc, #60]	; (8000acc <MX_GPIO_Init+0x90>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a92:	f003 0302 	and.w	r3, r3, #2
 8000a96:	603b      	str	r3, [r7, #0]
 8000a98:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aa0:	480b      	ldr	r0, [pc, #44]	; (8000ad0 <MX_GPIO_Init+0x94>)
 8000aa2:	f003 f8e5 	bl	8003c70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000aa6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000aaa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aac:	2301      	movs	r3, #1
 8000aae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ab8:	f107 030c 	add.w	r3, r7, #12
 8000abc:	4619      	mov	r1, r3
 8000abe:	4804      	ldr	r0, [pc, #16]	; (8000ad0 <MX_GPIO_Init+0x94>)
 8000ac0:	f002 ff54 	bl	800396c <HAL_GPIO_Init>

}
 8000ac4:	bf00      	nop
 8000ac6:	3720      	adds	r7, #32
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	40021000 	.word	0x40021000
 8000ad0:	48000400 	.word	0x48000400

08000ad4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000ad8:	bf00      	nop
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr

08000ae2 <_ZNK5Queue6IsFullEv>:
{
	//enum {UART_TX_QUEUE_BUFFER_SIZE = 8 };

	bool Pop(int* data, int size);
	bool Push(int* data, int size, int priority);
	bool IsFull() const
 8000ae2:	b480      	push	{r7}
 8000ae4:	b083      	sub	sp, #12
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	6078      	str	r0, [r7, #4]
	{
		return (Count == UART_TX_QUEUE_BUFFER_SIZE);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	2b08      	cmp	r3, #8
 8000af0:	bf0c      	ite	eq
 8000af2:	2301      	moveq	r3, #1
 8000af4:	2300      	movne	r3, #0
 8000af6:	b2db      	uxtb	r3, r3
	}
 8000af8:	4618      	mov	r0, r3
 8000afa:	370c      	adds	r7, #12
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <_ZNK5Queue7IsEmptyEv>:
	bool IsEmpty() const
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
	{
		return (Count == 0);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	bf0c      	ite	eq
 8000b14:	2301      	moveq	r3, #1
 8000b16:	2300      	movne	r3, #0
 8000b18:	b2db      	uxtb	r3, r3
	}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	370c      	adds	r7, #12
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr

08000b26 <_ZN5Queue3PopEPii>:
 *      Author: IvanB
 */
#include <msg_queue.h>

bool Queue::Pop(int* data, int size)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b086      	sub	sp, #24
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	60f8      	str	r0, [r7, #12]
 8000b2e:	60b9      	str	r1, [r7, #8]
 8000b30:	607a      	str	r2, [r7, #4]
	if (size < Msgs[GetIndex].Size)
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	f8d3 2444 	ldr.w	r2, [r3, #1092]	; 0x444
 8000b38:	68f9      	ldr	r1, [r7, #12]
 8000b3a:	4613      	mov	r3, r2
 8000b3c:	011b      	lsls	r3, r3, #4
 8000b3e:	4413      	add	r3, r2
 8000b40:	00db      	lsls	r3, r3, #3
 8000b42:	440b      	add	r3, r1
 8000b44:	3388      	adds	r3, #136	; 0x88
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	687a      	ldr	r2, [r7, #4]
 8000b4a:	429a      	cmp	r2, r3
 8000b4c:	da01      	bge.n	8000b52 <_ZN5Queue3PopEPii+0x2c>
	{
		return false;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	e043      	b.n	8000bda <_ZN5Queue3PopEPii+0xb4>
	}

	if (IsEmpty())
 8000b52:	68f8      	ldr	r0, [r7, #12]
 8000b54:	f7ff ffd6 	bl	8000b04 <_ZNK5Queue7IsEmptyEv>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <_ZN5Queue3PopEPii+0x3c>
		return false;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	e03b      	b.n	8000bda <_ZN5Queue3PopEPii+0xb4>

	for (int i  = 0; i < Msgs[GetIndex].Size; i++)
 8000b62:	2300      	movs	r3, #0
 8000b64:	617b      	str	r3, [r7, #20]
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	f8d3 2444 	ldr.w	r2, [r3, #1092]	; 0x444
 8000b6c:	68f9      	ldr	r1, [r7, #12]
 8000b6e:	4613      	mov	r3, r2
 8000b70:	011b      	lsls	r3, r3, #4
 8000b72:	4413      	add	r3, r2
 8000b74:	00db      	lsls	r3, r3, #3
 8000b76:	440b      	add	r3, r1
 8000b78:	3388      	adds	r3, #136	; 0x88
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	697a      	ldr	r2, [r7, #20]
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	da15      	bge.n	8000bae <_ZN5Queue3PopEPii+0x88>
	{
		data[i] = Msgs[GetIndex].Buffer[i];
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	f8d3 2444 	ldr.w	r2, [r3, #1092]	; 0x444
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	009b      	lsls	r3, r3, #2
 8000b8c:	68b9      	ldr	r1, [r7, #8]
 8000b8e:	4419      	add	r1, r3
 8000b90:	68f8      	ldr	r0, [r7, #12]
 8000b92:	4613      	mov	r3, r2
 8000b94:	011b      	lsls	r3, r3, #4
 8000b96:	4413      	add	r3, r2
 8000b98:	005b      	lsls	r3, r3, #1
 8000b9a:	697a      	ldr	r2, [r7, #20]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	009b      	lsls	r3, r3, #2
 8000ba0:	4403      	add	r3, r0
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	600b      	str	r3, [r1, #0]
	for (int i  = 0; i < Msgs[GetIndex].Size; i++)
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	3301      	adds	r3, #1
 8000baa:	617b      	str	r3, [r7, #20]
 8000bac:	e7db      	b.n	8000b66 <_ZN5Queue3PopEPii+0x40>
	}

	GetIndex++;
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	f8d3 3444 	ldr.w	r3, [r3, #1092]	; 0x444
 8000bb4:	1c5a      	adds	r2, r3, #1
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	f8c3 2444 	str.w	r2, [r3, #1092]	; 0x444
	if (GetIndex == UART_TX_QUEUE_BUFFER_SIZE)
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	f8d3 3444 	ldr.w	r3, [r3, #1092]	; 0x444
 8000bc2:	2b08      	cmp	r3, #8
 8000bc4:	d103      	bne.n	8000bce <_ZN5Queue3PopEPii+0xa8>
		GetIndex = 0;
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	2200      	movs	r2, #0
 8000bca:	f8c3 2444 	str.w	r2, [r3, #1092]	; 0x444

	Count--;
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	1e5a      	subs	r2, r3, #1
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	601a      	str	r2, [r3, #0]
	return true;
 8000bd8:	2301      	movs	r3, #1
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3718      	adds	r7, #24
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}

08000be2 <_ZN5Queue4PushEPiii>:

bool Queue::Push(int* data, int size, int priority)
{
 8000be2:	b580      	push	{r7, lr}
 8000be4:	b086      	sub	sp, #24
 8000be6:	af00      	add	r7, sp, #0
 8000be8:	60f8      	str	r0, [r7, #12]
 8000bea:	60b9      	str	r1, [r7, #8]
 8000bec:	607a      	str	r2, [r7, #4]
 8000bee:	603b      	str	r3, [r7, #0]
	if (IsFull())
 8000bf0:	68f8      	ldr	r0, [r7, #12]
 8000bf2:	f7ff ff76 	bl	8000ae2 <_ZNK5Queue6IsFullEv>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d001      	beq.n	8000c00 <_ZN5Queue4PushEPiii+0x1e>
		return false;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	e049      	b.n	8000c94 <_ZN5Queue4PushEPiii+0xb2>

	Msgs[PutIndex].Priority = priority;
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	f8d3 2448 	ldr.w	r2, [r3, #1096]	; 0x448
 8000c06:	68f9      	ldr	r1, [r7, #12]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	011b      	lsls	r3, r3, #4
 8000c0c:	4413      	add	r3, r2
 8000c0e:	00db      	lsls	r3, r3, #3
 8000c10:	440b      	add	r3, r1
 8000c12:	3384      	adds	r3, #132	; 0x84
 8000c14:	683a      	ldr	r2, [r7, #0]
 8000c16:	601a      	str	r2, [r3, #0]
	Msgs[PutIndex].Size = size;
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	f8d3 2448 	ldr.w	r2, [r3, #1096]	; 0x448
 8000c1e:	68f9      	ldr	r1, [r7, #12]
 8000c20:	4613      	mov	r3, r2
 8000c22:	011b      	lsls	r3, r3, #4
 8000c24:	4413      	add	r3, r2
 8000c26:	00db      	lsls	r3, r3, #3
 8000c28:	440b      	add	r3, r1
 8000c2a:	3388      	adds	r3, #136	; 0x88
 8000c2c:	687a      	ldr	r2, [r7, #4]
 8000c2e:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < size; i++)
 8000c30:	2300      	movs	r3, #0
 8000c32:	617b      	str	r3, [r7, #20]
 8000c34:	697a      	ldr	r2, [r7, #20]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	da15      	bge.n	8000c68 <_ZN5Queue4PushEPiii+0x86>
		Msgs[PutIndex].Buffer[i] = data[i];
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	009b      	lsls	r3, r3, #2
 8000c40:	68ba      	ldr	r2, [r7, #8]
 8000c42:	4413      	add	r3, r2
 8000c44:	68fa      	ldr	r2, [r7, #12]
 8000c46:	f8d2 2448 	ldr.w	r2, [r2, #1096]	; 0x448
 8000c4a:	6819      	ldr	r1, [r3, #0]
 8000c4c:	68f8      	ldr	r0, [r7, #12]
 8000c4e:	4613      	mov	r3, r2
 8000c50:	011b      	lsls	r3, r3, #4
 8000c52:	4413      	add	r3, r2
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	697a      	ldr	r2, [r7, #20]
 8000c58:	4413      	add	r3, r2
 8000c5a:	009b      	lsls	r3, r3, #2
 8000c5c:	4403      	add	r3, r0
 8000c5e:	6059      	str	r1, [r3, #4]
	for (int i = 0; i < size; i++)
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	3301      	adds	r3, #1
 8000c64:	617b      	str	r3, [r7, #20]
 8000c66:	e7e5      	b.n	8000c34 <_ZN5Queue4PushEPiii+0x52>

	PutIndex++;
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	f8d3 3448 	ldr.w	r3, [r3, #1096]	; 0x448
 8000c6e:	1c5a      	adds	r2, r3, #1
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	f8c3 2448 	str.w	r2, [r3, #1096]	; 0x448
	if (PutIndex == UART_TX_QUEUE_BUFFER_SIZE)
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	f8d3 3448 	ldr.w	r3, [r3, #1096]	; 0x448
 8000c7c:	2b08      	cmp	r3, #8
 8000c7e:	d103      	bne.n	8000c88 <_ZN5Queue4PushEPiii+0xa6>
		PutIndex = 0;
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	2200      	movs	r2, #0
 8000c84:	f8c3 2448 	str.w	r2, [r3, #1096]	; 0x448

	Count++;
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	1c5a      	adds	r2, r3, #1
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	601a      	str	r2, [r3, #0]
	return true;
 8000c92:	2301      	movs	r3, #1
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	3718      	adds	r7, #24
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}

08000c9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ca2:	4b0f      	ldr	r3, [pc, #60]	; (8000ce0 <HAL_MspInit+0x44>)
 8000ca4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ca6:	4a0e      	ldr	r2, [pc, #56]	; (8000ce0 <HAL_MspInit+0x44>)
 8000ca8:	f043 0301 	orr.w	r3, r3, #1
 8000cac:	6613      	str	r3, [r2, #96]	; 0x60
 8000cae:	4b0c      	ldr	r3, [pc, #48]	; (8000ce0 <HAL_MspInit+0x44>)
 8000cb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cb2:	f003 0301 	and.w	r3, r3, #1
 8000cb6:	607b      	str	r3, [r7, #4]
 8000cb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cba:	4b09      	ldr	r3, [pc, #36]	; (8000ce0 <HAL_MspInit+0x44>)
 8000cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cbe:	4a08      	ldr	r2, [pc, #32]	; (8000ce0 <HAL_MspInit+0x44>)
 8000cc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cc4:	6593      	str	r3, [r2, #88]	; 0x58
 8000cc6:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <HAL_MspInit+0x44>)
 8000cc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cce:	603b      	str	r3, [r7, #0]
 8000cd0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000cd2:	f003 f889 	bl	8003de8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	3708      	adds	r7, #8
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40021000 	.word	0x40021000

08000ce4 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b08a      	sub	sp, #40	; 0x28
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cec:	f107 0314 	add.w	r3, r7, #20
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	605a      	str	r2, [r3, #4]
 8000cf6:	609a      	str	r2, [r3, #8]
 8000cf8:	60da      	str	r2, [r3, #12]
 8000cfa:	611a      	str	r2, [r3, #16]
  if(hfdcan->Instance==FDCAN1)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a1c      	ldr	r2, [pc, #112]	; (8000d74 <HAL_FDCAN_MspInit+0x90>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d131      	bne.n	8000d6a <HAL_FDCAN_MspInit+0x86>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000d06:	4b1c      	ldr	r3, [pc, #112]	; (8000d78 <HAL_FDCAN_MspInit+0x94>)
 8000d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d0a:	4a1b      	ldr	r2, [pc, #108]	; (8000d78 <HAL_FDCAN_MspInit+0x94>)
 8000d0c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d10:	6593      	str	r3, [r2, #88]	; 0x58
 8000d12:	4b19      	ldr	r3, [pc, #100]	; (8000d78 <HAL_FDCAN_MspInit+0x94>)
 8000d14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d1a:	613b      	str	r3, [r7, #16]
 8000d1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d1e:	4b16      	ldr	r3, [pc, #88]	; (8000d78 <HAL_FDCAN_MspInit+0x94>)
 8000d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d22:	4a15      	ldr	r2, [pc, #84]	; (8000d78 <HAL_FDCAN_MspInit+0x94>)
 8000d24:	f043 0301 	orr.w	r3, r3, #1
 8000d28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d2a:	4b13      	ldr	r3, [pc, #76]	; (8000d78 <HAL_FDCAN_MspInit+0x94>)
 8000d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d2e:	f003 0301 	and.w	r3, r3, #1
 8000d32:	60fb      	str	r3, [r7, #12]
 8000d34:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000d36:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000d3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3c:	2302      	movs	r3, #2
 8000d3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	2300      	movs	r3, #0
 8000d42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d44:	2300      	movs	r3, #0
 8000d46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000d48:	2309      	movs	r3, #9
 8000d4a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4c:	f107 0314 	add.w	r3, r7, #20
 8000d50:	4619      	mov	r1, r3
 8000d52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d56:	f002 fe09 	bl	800396c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 2, 0);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2102      	movs	r1, #2
 8000d5e:	2015      	movs	r0, #21
 8000d60:	f001 fe0d 	bl	800297e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000d64:	2015      	movs	r0, #21
 8000d66:	f001 fe24 	bl	80029b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8000d6a:	bf00      	nop
 8000d6c:	3728      	adds	r7, #40	; 0x28
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	40006400 	.word	0x40006400
 8000d78:	40021000 	.word	0x40021000

08000d7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d8c:	d114      	bne.n	8000db8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d8e:	4b19      	ldr	r3, [pc, #100]	; (8000df4 <HAL_TIM_Base_MspInit+0x78>)
 8000d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d92:	4a18      	ldr	r2, [pc, #96]	; (8000df4 <HAL_TIM_Base_MspInit+0x78>)
 8000d94:	f043 0301 	orr.w	r3, r3, #1
 8000d98:	6593      	str	r3, [r2, #88]	; 0x58
 8000d9a:	4b16      	ldr	r3, [pc, #88]	; (8000df4 <HAL_TIM_Base_MspInit+0x78>)
 8000d9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d9e:	f003 0301 	and.w	r3, r3, #1
 8000da2:	60fb      	str	r3, [r7, #12]
 8000da4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8000da6:	2200      	movs	r2, #0
 8000da8:	2104      	movs	r1, #4
 8000daa:	201c      	movs	r0, #28
 8000dac:	f001 fde7 	bl	800297e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000db0:	201c      	movs	r0, #28
 8000db2:	f001 fdfe 	bl	80029b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000db6:	e018      	b.n	8000dea <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a0e      	ldr	r2, [pc, #56]	; (8000df8 <HAL_TIM_Base_MspInit+0x7c>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d113      	bne.n	8000dea <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000dc2:	4b0c      	ldr	r3, [pc, #48]	; (8000df4 <HAL_TIM_Base_MspInit+0x78>)
 8000dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dc6:	4a0b      	ldr	r2, [pc, #44]	; (8000df4 <HAL_TIM_Base_MspInit+0x78>)
 8000dc8:	f043 0302 	orr.w	r3, r3, #2
 8000dcc:	6593      	str	r3, [r2, #88]	; 0x58
 8000dce:	4b09      	ldr	r3, [pc, #36]	; (8000df4 <HAL_TIM_Base_MspInit+0x78>)
 8000dd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000dd2:	f003 0302 	and.w	r3, r3, #2
 8000dd6:	60bb      	str	r3, [r7, #8]
 8000dd8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	2103      	movs	r1, #3
 8000dde:	201d      	movs	r0, #29
 8000de0:	f001 fdcd 	bl	800297e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000de4:	201d      	movs	r0, #29
 8000de6:	f001 fde4 	bl	80029b2 <HAL_NVIC_EnableIRQ>
}
 8000dea:	bf00      	nop
 8000dec:	3710      	adds	r7, #16
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40021000 	.word	0x40021000
 8000df8:	40000400 	.word	0x40000400

08000dfc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b08a      	sub	sp, #40	; 0x28
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a1b      	ldr	r2, [pc, #108]	; (8000e88 <HAL_UART_MspInit+0x8c>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d130      	bne.n	8000e80 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e1e:	4b1b      	ldr	r3, [pc, #108]	; (8000e8c <HAL_UART_MspInit+0x90>)
 8000e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e22:	4a1a      	ldr	r2, [pc, #104]	; (8000e8c <HAL_UART_MspInit+0x90>)
 8000e24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e28:	6593      	str	r3, [r2, #88]	; 0x58
 8000e2a:	4b18      	ldr	r3, [pc, #96]	; (8000e8c <HAL_UART_MspInit+0x90>)
 8000e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e32:	613b      	str	r3, [r7, #16]
 8000e34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e36:	4b15      	ldr	r3, [pc, #84]	; (8000e8c <HAL_UART_MspInit+0x90>)
 8000e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e3a:	4a14      	ldr	r2, [pc, #80]	; (8000e8c <HAL_UART_MspInit+0x90>)
 8000e3c:	f043 0301 	orr.w	r3, r3, #1
 8000e40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e42:	4b12      	ldr	r3, [pc, #72]	; (8000e8c <HAL_UART_MspInit+0x90>)
 8000e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e46:	f003 0301 	and.w	r3, r3, #1
 8000e4a:	60fb      	str	r3, [r7, #12]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e4e:	230c      	movs	r3, #12
 8000e50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e52:	2302      	movs	r3, #2
 8000e54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e5e:	2307      	movs	r3, #7
 8000e60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e62:	f107 0314 	add.w	r3, r7, #20
 8000e66:	4619      	mov	r1, r3
 8000e68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e6c:	f002 fd7e 	bl	800396c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8000e70:	2200      	movs	r2, #0
 8000e72:	2101      	movs	r1, #1
 8000e74:	2026      	movs	r0, #38	; 0x26
 8000e76:	f001 fd82 	bl	800297e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000e7a:	2026      	movs	r0, #38	; 0x26
 8000e7c:	f001 fd99 	bl	80029b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e80:	bf00      	nop
 8000e82:	3728      	adds	r7, #40	; 0x28
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	40004400 	.word	0x40004400
 8000e8c:	40021000 	.word	0x40021000

08000e90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000e94:	bf00      	nop
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr

08000e9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ea2:	e7fe      	b.n	8000ea2 <HardFault_Handler+0x4>

08000ea4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <MemManage_Handler+0x4>

08000eaa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eae:	e7fe      	b.n	8000eae <BusFault_Handler+0x4>

08000eb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eb4:	e7fe      	b.n	8000eb4 <UsageFault_Handler+0x4>

08000eb6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr

08000ec4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ec8:	bf00      	nop
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ed6:	bf00      	nop
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr

08000ee0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ee4:	f001 fc3e 	bl	8002764 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ee8:	bf00      	nop
 8000eea:	bd80      	pop	{r7, pc}

08000eec <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000ef0:	4803      	ldr	r0, [pc, #12]	; (8000f00 <FDCAN1_IT0_IRQHandler+0x14>)
 8000ef2:	f002 fabb 	bl	800346c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */
  CAN_IT_handler();
 8000ef6:	f000 fc73 	bl	80017e0 <CAN_IT_handler>
  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000ce0 	.word	0x20000ce0

08000f04 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000f08:	4804      	ldr	r0, [pc, #16]	; (8000f1c <TIM2_IRQHandler+0x18>)
 8000f0a:	f003 ff63 	bl	8004dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  send_messages_from_UART_TX_queue();
 8000f0e:	f7ff fb53 	bl	80005b8 <send_messages_from_UART_TX_queue>
  send_messages_from_CAN_TX_queue();
 8000f12:	f001 fac9 	bl	80024a8 <send_messages_from_CAN_TX_queue>
  /* USER CODE END TIM2_IRQn 1 */
}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	20000eb0 	.word	0x20000eb0

08000f20 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000f24:	4804      	ldr	r0, [pc, #16]	; (8000f38 <TIM3_IRQHandler+0x18>)
 8000f26:	f003 ff55 	bl	8004dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  UART_RX_queue_polling();
 8000f2a:	f000 f8b3 	bl	8001094 <UART_RX_queue_polling>
  CAN_RX_queue_polling();
 8000f2e:	f000 fc93 	bl	8001858 <CAN_RX_queue_polling>
  /* USER CODE END TIM3_IRQn 1 */
}
 8000f32:	bf00      	nop
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	200007b0 	.word	0x200007b0

08000f3c <USART2_IRQHandler>:
/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */

void USART2_IRQHandler(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f40:	4803      	ldr	r0, [pc, #12]	; (8000f50 <USART2_IRQHandler+0x14>)
 8000f42:	f004 fce7 	bl	8005914 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  UART_IT_handler();
 8000f46:	f000 f845 	bl	8000fd4 <UART_IT_handler>
  /* USER CODE END USART2_IRQn 1 */
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	20000efc 	.word	0x20000efc

08000f54 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f58:	4b08      	ldr	r3, [pc, #32]	; (8000f7c <SystemInit+0x28>)
 8000f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f5e:	4a07      	ldr	r2, [pc, #28]	; (8000f7c <SystemInit+0x28>)
 8000f60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f68:	4b04      	ldr	r3, [pc, #16]	; (8000f7c <SystemInit+0x28>)
 8000f6a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f6e:	609a      	str	r2, [r3, #8]
#endif
}
 8000f70:	bf00      	nop
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	e000ed00 	.word	0xe000ed00

08000f80 <init_UART_values>:
#define FLASH_USER_START_ADDR		ADDR_FLASH_PAGE_4
#define FLASH_USER_END_ADDR     	(ADDR_FLASH_PAGE_63 + FLASH_PAGE_SIZE - 1)   /* End @ of user Flash area */

//      UART
void init_UART_values(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
	uart_error_state = UART_NO_ERROR;									//  
 8000f84:	4b0c      	ldr	r3, [pc, #48]	; (8000fb8 <init_UART_values+0x38>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]
	UART_RX_string_buffer_counter = 0;								//   -
 8000f8a:	4b0c      	ldr	r3, [pc, #48]	; (8000fbc <init_UART_values+0x3c>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]
	UART_RX_put_index = 0;							//      ,    
 8000f90:	4b0b      	ldr	r3, [pc, #44]	; (8000fc0 <init_UART_values+0x40>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	701a      	strb	r2, [r3, #0]
	UART_RX_get_index = 0;
 8000f96:	4b0b      	ldr	r3, [pc, #44]	; (8000fc4 <init_UART_values+0x44>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	701a      	strb	r2, [r3, #0]
	UART_TX_put_index = 0;
 8000f9c:	4b0a      	ldr	r3, [pc, #40]	; (8000fc8 <init_UART_values+0x48>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	701a      	strb	r2, [r3, #0]
	UART_TX_get_index = 0;
 8000fa2:	4b0a      	ldr	r3, [pc, #40]	; (8000fcc <init_UART_values+0x4c>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	701a      	strb	r2, [r3, #0]
	timestamp_enabled = TRUE;
 8000fa8:	4b09      	ldr	r3, [pc, #36]	; (8000fd0 <init_UART_values+0x50>)
 8000faa:	2201      	movs	r2, #1
 8000fac:	701a      	strb	r2, [r3, #0]
}
 8000fae:	bf00      	nop
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr
 8000fb8:	20000f8a 	.word	0x20000f8a
 8000fbc:	20000d44 	.word	0x20000d44
 8000fc0:	20000f88 	.word	0x20000f88
 8000fc4:	20000cdd 	.word	0x20000cdd
 8000fc8:	20000f89 	.word	0x20000f89
 8000fcc:	20000eac 	.word	0x20000eac
 8000fd0:	20000cdc 	.word	0x20000cdc

08000fd4 <UART_IT_handler>:
	}
}


void UART_IT_handler(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
	add_byte_to_string(UART_rx_buffer[0]);													//         
 8000fd8:	4b05      	ldr	r3, [pc, #20]	; (8000ff0 <UART_IT_handler+0x1c>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f000 f80b 	bl	8000ff8 <add_byte_to_string>
	HAL_UART_Receive_IT(&huart2, (uint8_t *)UART_rx_buffer, UART_RX_MESSAGE_SIZE);			//     
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	4902      	ldr	r1, [pc, #8]	; (8000ff0 <UART_IT_handler+0x1c>)
 8000fe6:	4803      	ldr	r0, [pc, #12]	; (8000ff4 <UART_IT_handler+0x20>)
 8000fe8:	f004 fbbc 	bl	8005764 <HAL_UART_Receive_IT>
}
 8000fec:	bf00      	nop
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	20000580 	.word	0x20000580
 8000ff4:	20000efc 	.word	0x20000efc

08000ff8 <add_byte_to_string>:


//     -
void add_byte_to_string(uint8_t byte_to_write)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	4603      	mov	r3, r0
 8001000:	71fb      	strb	r3, [r7, #7]
	if (UART_RX_string_buffer_counter >= UART_STRING_MAX_SIZE)								//     
 8001002:	4b21      	ldr	r3, [pc, #132]	; (8001088 <add_byte_to_string+0x90>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	2b3f      	cmp	r3, #63	; 0x3f
 8001008:	d902      	bls.n	8001010 <add_byte_to_string+0x18>
	{
		UART_RX_string_buffer_counter = 0;													//     -
 800100a:	4b1f      	ldr	r3, [pc, #124]	; (8001088 <add_byte_to_string+0x90>)
 800100c:	2200      	movs	r2, #0
 800100e:	701a      	strb	r2, [r3, #0]
	}
	if (byte_to_write == CHAR_CODE_UART_MESSAGE_END)										//     
 8001010:	79fb      	ldrb	r3, [r7, #7]
 8001012:	2b0d      	cmp	r3, #13
 8001014:	d11c      	bne.n	8001050 <add_byte_to_string+0x58>
	{
		if (UART_RX_queue_buffer[UART_RX_put_index].message_size != 0)
		{
			//error
		}
		UART_RX_queue_buffer[UART_RX_put_index].message_size = UART_RX_string_buffer_counter;
 8001016:	4b1d      	ldr	r3, [pc, #116]	; (800108c <add_byte_to_string+0x94>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	4619      	mov	r1, r3
 800101c:	4b1a      	ldr	r3, [pc, #104]	; (8001088 <add_byte_to_string+0x90>)
 800101e:	7818      	ldrb	r0, [r3, #0]
 8001020:	4a1b      	ldr	r2, [pc, #108]	; (8001090 <add_byte_to_string+0x98>)
 8001022:	460b      	mov	r3, r1
 8001024:	019b      	lsls	r3, r3, #6
 8001026:	440b      	add	r3, r1
 8001028:	4413      	add	r3, r2
 800102a:	4602      	mov	r2, r0
 800102c:	701a      	strb	r2, [r3, #0]
		UART_RX_put_index++;												//    -
 800102e:	4b17      	ldr	r3, [pc, #92]	; (800108c <add_byte_to_string+0x94>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	3301      	adds	r3, #1
 8001034:	b2da      	uxtb	r2, r3
 8001036:	4b15      	ldr	r3, [pc, #84]	; (800108c <add_byte_to_string+0x94>)
 8001038:	701a      	strb	r2, [r3, #0]
		UART_RX_string_buffer_counter = 0;													//     -
 800103a:	4b13      	ldr	r3, [pc, #76]	; (8001088 <add_byte_to_string+0x90>)
 800103c:	2200      	movs	r2, #0
 800103e:	701a      	strb	r2, [r3, #0]
		if (UART_RX_put_index >= UART_RX_QUEUE_BUFFER_SIZE)						//       -
 8001040:	4b12      	ldr	r3, [pc, #72]	; (800108c <add_byte_to_string+0x94>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b03      	cmp	r3, #3
 8001046:	d918      	bls.n	800107a <add_byte_to_string+0x82>
		{
			UART_RX_put_index = 0;											//    -
 8001048:	4b10      	ldr	r3, [pc, #64]	; (800108c <add_byte_to_string+0x94>)
 800104a:	2200      	movs	r2, #0
 800104c:	701a      	strb	r2, [r3, #0]
			UART_RX_string_buffer_counter = 0;
		}
		UART_RX_queue_buffer[UART_RX_put_index].message_data[UART_RX_string_buffer_counter] = byte_to_write;		//     -  
		UART_RX_string_buffer_counter++;
	}
}
 800104e:	e014      	b.n	800107a <add_byte_to_string+0x82>
		UART_RX_queue_buffer[UART_RX_put_index].message_data[UART_RX_string_buffer_counter] = byte_to_write;		//     -  
 8001050:	4b0e      	ldr	r3, [pc, #56]	; (800108c <add_byte_to_string+0x94>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	4619      	mov	r1, r3
 8001056:	4b0c      	ldr	r3, [pc, #48]	; (8001088 <add_byte_to_string+0x90>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	4618      	mov	r0, r3
 800105c:	4a0c      	ldr	r2, [pc, #48]	; (8001090 <add_byte_to_string+0x98>)
 800105e:	460b      	mov	r3, r1
 8001060:	019b      	lsls	r3, r3, #6
 8001062:	440b      	add	r3, r1
 8001064:	4413      	add	r3, r2
 8001066:	4403      	add	r3, r0
 8001068:	3301      	adds	r3, #1
 800106a:	79fa      	ldrb	r2, [r7, #7]
 800106c:	701a      	strb	r2, [r3, #0]
		UART_RX_string_buffer_counter++;
 800106e:	4b06      	ldr	r3, [pc, #24]	; (8001088 <add_byte_to_string+0x90>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	3301      	adds	r3, #1
 8001074:	b2da      	uxtb	r2, r3
 8001076:	4b04      	ldr	r3, [pc, #16]	; (8001088 <add_byte_to_string+0x90>)
 8001078:	701a      	strb	r2, [r3, #0]
}
 800107a:	bf00      	nop
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	20000d44 	.word	0x20000d44
 800108c:	20000f88 	.word	0x20000f88
 8001090:	20000478 	.word	0x20000478

08001094 <UART_RX_queue_polling>:

//    -
void UART_RX_queue_polling(void)
{
 8001094:	b5b0      	push	{r4, r5, r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
	if (UART_RX_get_index != UART_RX_put_index)												//   -     
 800109a:	4b3a      	ldr	r3, [pc, #232]	; (8001184 <UART_RX_queue_polling+0xf0>)
 800109c:	781a      	ldrb	r2, [r3, #0]
 800109e:	4b3a      	ldr	r3, [pc, #232]	; (8001188 <UART_RX_queue_polling+0xf4>)
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	429a      	cmp	r2, r3
 80010a4:	d063      	beq.n	800116e <UART_RX_queue_polling+0xda>
	{
 80010a6:	466b      	mov	r3, sp
 80010a8:	461d      	mov	r5, r3
		char tmp_ch_buf[UART_RX_queue_buffer[UART_RX_get_index].message_size + 1];			//      .      (  )
 80010aa:	4b36      	ldr	r3, [pc, #216]	; (8001184 <UART_RX_queue_polling+0xf0>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	4619      	mov	r1, r3
 80010b0:	4a36      	ldr	r2, [pc, #216]	; (800118c <UART_RX_queue_polling+0xf8>)
 80010b2:	460b      	mov	r3, r1
 80010b4:	019b      	lsls	r3, r3, #6
 80010b6:	440b      	add	r3, r1
 80010b8:	4413      	add	r3, r2
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	1c58      	adds	r0, r3, #1
 80010be:	1e43      	subs	r3, r0, #1
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	4603      	mov	r3, r0
 80010c4:	4619      	mov	r1, r3
 80010c6:	f04f 0200 	mov.w	r2, #0
 80010ca:	f04f 0300 	mov.w	r3, #0
 80010ce:	f04f 0400 	mov.w	r4, #0
 80010d2:	00d4      	lsls	r4, r2, #3
 80010d4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80010d8:	00cb      	lsls	r3, r1, #3
 80010da:	4603      	mov	r3, r0
 80010dc:	4619      	mov	r1, r3
 80010de:	f04f 0200 	mov.w	r2, #0
 80010e2:	f04f 0300 	mov.w	r3, #0
 80010e6:	f04f 0400 	mov.w	r4, #0
 80010ea:	00d4      	lsls	r4, r2, #3
 80010ec:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80010f0:	00cb      	lsls	r3, r1, #3
 80010f2:	4603      	mov	r3, r0
 80010f4:	3307      	adds	r3, #7
 80010f6:	08db      	lsrs	r3, r3, #3
 80010f8:	00db      	lsls	r3, r3, #3
 80010fa:	ebad 0d03 	sub.w	sp, sp, r3
 80010fe:	466b      	mov	r3, sp
 8001100:	3300      	adds	r3, #0
 8001102:	607b      	str	r3, [r7, #4]
		for (int ii = 0; ii < sizeof(tmp_ch_buf); ii++)									    //      
 8001104:	2300      	movs	r3, #0
 8001106:	60fb      	str	r3, [r7, #12]
 8001108:	e013      	b.n	8001132 <UART_RX_queue_polling+0x9e>
		{
			tmp_ch_buf[ii] = UART_RX_queue_buffer[UART_RX_get_index].message_data[ii];
 800110a:	4b1e      	ldr	r3, [pc, #120]	; (8001184 <UART_RX_queue_polling+0xf0>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	4619      	mov	r1, r3
 8001110:	4a1e      	ldr	r2, [pc, #120]	; (800118c <UART_RX_queue_polling+0xf8>)
 8001112:	460b      	mov	r3, r1
 8001114:	019b      	lsls	r3, r3, #6
 8001116:	440b      	add	r3, r1
 8001118:	441a      	add	r2, r3
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	4413      	add	r3, r2
 800111e:	3301      	adds	r3, #1
 8001120:	7819      	ldrb	r1, [r3, #0]
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	4413      	add	r3, r2
 8001128:	460a      	mov	r2, r1
 800112a:	701a      	strb	r2, [r3, #0]
		for (int ii = 0; ii < sizeof(tmp_ch_buf); ii++)									    //      
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	3301      	adds	r3, #1
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	4602      	mov	r2, r0
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	429a      	cmp	r2, r3
 8001138:	d8e7      	bhi.n	800110a <UART_RX_queue_polling+0x76>
		}
		tmp_ch_buf[sizeof(tmp_ch_buf) - 1] = '\0';										//  -   
 800113a:	4603      	mov	r3, r0
 800113c:	3b01      	subs	r3, #1
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	2100      	movs	r1, #0
 8001142:	54d1      	strb	r1, [r2, r3]
		parse_UART_message(tmp_ch_buf);													//     
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4618      	mov	r0, r3
 8001148:	f000 f822 	bl	8001190 <parse_UART_message>
		UART_RX_queue_buffer[UART_RX_get_index].message_size = 0;
 800114c:	4b0d      	ldr	r3, [pc, #52]	; (8001184 <UART_RX_queue_polling+0xf0>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	4619      	mov	r1, r3
 8001152:	4a0e      	ldr	r2, [pc, #56]	; (800118c <UART_RX_queue_polling+0xf8>)
 8001154:	460b      	mov	r3, r1
 8001156:	019b      	lsls	r3, r3, #6
 8001158:	440b      	add	r3, r1
 800115a:	4413      	add	r3, r2
 800115c:	2200      	movs	r2, #0
 800115e:	701a      	strb	r2, [r3, #0]
		UART_RX_get_index++;
 8001160:	4b08      	ldr	r3, [pc, #32]	; (8001184 <UART_RX_queue_polling+0xf0>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	3301      	adds	r3, #1
 8001166:	b2da      	uxtb	r2, r3
 8001168:	4b06      	ldr	r3, [pc, #24]	; (8001184 <UART_RX_queue_polling+0xf0>)
 800116a:	701a      	strb	r2, [r3, #0]
 800116c:	46ad      	mov	sp, r5
	}
	if (UART_RX_get_index >= UART_RX_QUEUE_BUFFER_SIZE)
 800116e:	4b05      	ldr	r3, [pc, #20]	; (8001184 <UART_RX_queue_polling+0xf0>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	2b03      	cmp	r3, #3
 8001174:	d902      	bls.n	800117c <UART_RX_queue_polling+0xe8>
	{
		UART_RX_get_index = 0;
 8001176:	4b03      	ldr	r3, [pc, #12]	; (8001184 <UART_RX_queue_polling+0xf0>)
 8001178:	2200      	movs	r2, #0
 800117a:	701a      	strb	r2, [r3, #0]
	}
}
 800117c:	bf00      	nop
 800117e:	3710      	adds	r7, #16
 8001180:	46bd      	mov	sp, r7
 8001182:	bdb0      	pop	{r4, r5, r7, pc}
 8001184:	20000cdd 	.word	0x20000cdd
 8001188:	20000f88 	.word	0x20000f88
 800118c:	20000478 	.word	0x20000478

08001190 <parse_UART_message>:

void parse_UART_message(char* UART_buffer_to_parse)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b092      	sub	sp, #72	; 0x48
 8001194:	af02      	add	r7, sp, #8
 8001196:	6078      	str	r0, [r7, #4]
	if (!strcmp(UART_buffer_to_parse, "return_test"))
 8001198:	49bf      	ldr	r1, [pc, #764]	; (8001498 <parse_UART_message+0x308>)
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff f83c 	bl	8000218 <strcmp>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d105      	bne.n	80011b2 <parse_UART_message+0x22>
	{
		put_string_to_UART(sizeof(MESSAGE_TEST_VALUE), MESSAGE_TEST_VALUE, UART_TX_MESSAGE_PRIORITY_3);
 80011a6:	2203      	movs	r2, #3
 80011a8:	49bc      	ldr	r1, [pc, #752]	; (800149c <parse_UART_message+0x30c>)
 80011aa:	2010      	movs	r0, #16
 80011ac:	f000 fac9 	bl	8001742 <put_string_to_UART>
	else if (UART_buffer_to_parse[0] == 'M')
	{
		update_CAN_acceptance_code(count_string_lenght(&UART_buffer_to_parse[1]), &UART_buffer_to_parse[1]);
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
	}
}
 80011b0:	e2a0      	b.n	80016f4 <parse_UART_message+0x564>
	else if ((!strcmp(UART_buffer_to_parse, "H")) || (!strcmp(UART_buffer_to_parse, "h")) || (!strcmp(UART_buffer_to_parse, "?")))
 80011b2:	49bb      	ldr	r1, [pc, #748]	; (80014a0 <parse_UART_message+0x310>)
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff f82f 	bl	8000218 <strcmp>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d00d      	beq.n	80011dc <parse_UART_message+0x4c>
 80011c0:	49b8      	ldr	r1, [pc, #736]	; (80014a4 <parse_UART_message+0x314>)
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f7ff f828 	bl	8000218 <strcmp>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d006      	beq.n	80011dc <parse_UART_message+0x4c>
 80011ce:	49b6      	ldr	r1, [pc, #728]	; (80014a8 <parse_UART_message+0x318>)
 80011d0:	6878      	ldr	r0, [r7, #4]
 80011d2:	f7ff f821 	bl	8000218 <strcmp>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d15f      	bne.n	800129c <parse_UART_message+0x10c>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_01), MESSAGE_COMMAND_LIST_STRING_01, UART_TX_MESSAGE_PRIORITY_3);
 80011dc:	2203      	movs	r2, #3
 80011de:	49b3      	ldr	r1, [pc, #716]	; (80014ac <parse_UART_message+0x31c>)
 80011e0:	201b      	movs	r0, #27
 80011e2:	f000 faae 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_02), MESSAGE_COMMAND_LIST_STRING_02, UART_TX_MESSAGE_PRIORITY_3);
 80011e6:	2203      	movs	r2, #3
 80011e8:	49b1      	ldr	r1, [pc, #708]	; (80014b0 <parse_UART_message+0x320>)
 80011ea:	2024      	movs	r0, #36	; 0x24
 80011ec:	f000 faa9 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_03), MESSAGE_COMMAND_LIST_STRING_03, UART_TX_MESSAGE_PRIORITY_3);
 80011f0:	2203      	movs	r2, #3
 80011f2:	49b0      	ldr	r1, [pc, #704]	; (80014b4 <parse_UART_message+0x324>)
 80011f4:	202d      	movs	r0, #45	; 0x2d
 80011f6:	f000 faa4 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_04), MESSAGE_COMMAND_LIST_STRING_04, UART_TX_MESSAGE_PRIORITY_3);
 80011fa:	2203      	movs	r2, #3
 80011fc:	49ae      	ldr	r1, [pc, #696]	; (80014b8 <parse_UART_message+0x328>)
 80011fe:	2026      	movs	r0, #38	; 0x26
 8001200:	f000 fa9f 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_05), MESSAGE_COMMAND_LIST_STRING_05, UART_TX_MESSAGE_PRIORITY_3);
 8001204:	2203      	movs	r2, #3
 8001206:	49ad      	ldr	r1, [pc, #692]	; (80014bc <parse_UART_message+0x32c>)
 8001208:	2016      	movs	r0, #22
 800120a:	f000 fa9a 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_06), MESSAGE_COMMAND_LIST_STRING_06, UART_TX_MESSAGE_PRIORITY_3);
 800120e:	2203      	movs	r2, #3
 8001210:	49ab      	ldr	r1, [pc, #684]	; (80014c0 <parse_UART_message+0x330>)
 8001212:	2015      	movs	r0, #21
 8001214:	f000 fa95 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_07), MESSAGE_COMMAND_LIST_STRING_07, UART_TX_MESSAGE_PRIORITY_3);
 8001218:	2203      	movs	r2, #3
 800121a:	49aa      	ldr	r1, [pc, #680]	; (80014c4 <parse_UART_message+0x334>)
 800121c:	201d      	movs	r0, #29
 800121e:	f000 fa90 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_08), MESSAGE_COMMAND_LIST_STRING_08, UART_TX_MESSAGE_PRIORITY_3);
 8001222:	2203      	movs	r2, #3
 8001224:	49a8      	ldr	r1, [pc, #672]	; (80014c8 <parse_UART_message+0x338>)
 8001226:	201e      	movs	r0, #30
 8001228:	f000 fa8b 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_09), MESSAGE_COMMAND_LIST_STRING_09, UART_TX_MESSAGE_PRIORITY_3);
 800122c:	2203      	movs	r2, #3
 800122e:	49a7      	ldr	r1, [pc, #668]	; (80014cc <parse_UART_message+0x33c>)
 8001230:	201f      	movs	r0, #31
 8001232:	f000 fa86 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_10), MESSAGE_COMMAND_LIST_STRING_10, UART_TX_MESSAGE_PRIORITY_3);
 8001236:	2203      	movs	r2, #3
 8001238:	49a5      	ldr	r1, [pc, #660]	; (80014d0 <parse_UART_message+0x340>)
 800123a:	2031      	movs	r0, #49	; 0x31
 800123c:	f000 fa81 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_11), MESSAGE_COMMAND_LIST_STRING_11, UART_TX_MESSAGE_PRIORITY_3);
 8001240:	2203      	movs	r2, #3
 8001242:	49a4      	ldr	r1, [pc, #656]	; (80014d4 <parse_UART_message+0x344>)
 8001244:	2032      	movs	r0, #50	; 0x32
 8001246:	f000 fa7c 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_12), MESSAGE_COMMAND_LIST_STRING_12, UART_TX_MESSAGE_PRIORITY_3);
 800124a:	2203      	movs	r2, #3
 800124c:	49a2      	ldr	r1, [pc, #648]	; (80014d8 <parse_UART_message+0x348>)
 800124e:	2019      	movs	r0, #25
 8001250:	f000 fa77 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_13), MESSAGE_COMMAND_LIST_STRING_13, UART_TX_MESSAGE_PRIORITY_3);
 8001254:	2203      	movs	r2, #3
 8001256:	49a1      	ldr	r1, [pc, #644]	; (80014dc <parse_UART_message+0x34c>)
 8001258:	2018      	movs	r0, #24
 800125a:	f000 fa72 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_14), MESSAGE_COMMAND_LIST_STRING_14, UART_TX_MESSAGE_PRIORITY_3);
 800125e:	2203      	movs	r2, #3
 8001260:	499f      	ldr	r1, [pc, #636]	; (80014e0 <parse_UART_message+0x350>)
 8001262:	201a      	movs	r0, #26
 8001264:	f000 fa6d 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_15), MESSAGE_COMMAND_LIST_STRING_15, UART_TX_MESSAGE_PRIORITY_3);
 8001268:	2203      	movs	r2, #3
 800126a:	499e      	ldr	r1, [pc, #632]	; (80014e4 <parse_UART_message+0x354>)
 800126c:	2015      	movs	r0, #21
 800126e:	f000 fa68 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_16), MESSAGE_COMMAND_LIST_STRING_16, UART_TX_MESSAGE_PRIORITY_3);
 8001272:	2203      	movs	r2, #3
 8001274:	499c      	ldr	r1, [pc, #624]	; (80014e8 <parse_UART_message+0x358>)
 8001276:	2015      	movs	r0, #21
 8001278:	f000 fa63 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_17), MESSAGE_COMMAND_LIST_STRING_17, UART_TX_MESSAGE_PRIORITY_3);
 800127c:	2203      	movs	r2, #3
 800127e:	499b      	ldr	r1, [pc, #620]	; (80014ec <parse_UART_message+0x35c>)
 8001280:	2012      	movs	r0, #18
 8001282:	f000 fa5e 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_18), MESSAGE_COMMAND_LIST_STRING_18, UART_TX_MESSAGE_PRIORITY_0_MAX);
 8001286:	2200      	movs	r2, #0
 8001288:	4999      	ldr	r1, [pc, #612]	; (80014f0 <parse_UART_message+0x360>)
 800128a:	200c      	movs	r0, #12
 800128c:	f000 fa59 	bl	8001742 <put_string_to_UART>
		put_string_to_UART(sizeof(MESSAGE_COMMAND_LIST_STRING_19), MESSAGE_COMMAND_LIST_STRING_19, UART_TX_MESSAGE_PRIORITY_1);
 8001290:	2201      	movs	r2, #1
 8001292:	4998      	ldr	r1, [pc, #608]	; (80014f4 <parse_UART_message+0x364>)
 8001294:	2023      	movs	r0, #35	; 0x23
 8001296:	f000 fa54 	bl	8001742 <put_string_to_UART>
}
 800129a:	e22b      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "O"))
 800129c:	4996      	ldr	r1, [pc, #600]	; (80014f8 <parse_UART_message+0x368>)
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f7fe ffba 	bl	8000218 <strcmp>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d108      	bne.n	80012bc <parse_UART_message+0x12c>
		CAN_mode_change(&hfdcan1, FDCAN_MODE_NORMAL);
 80012aa:	2100      	movs	r1, #0
 80012ac:	4893      	ldr	r0, [pc, #588]	; (80014fc <parse_UART_message+0x36c>)
 80012ae:	f001 f872 	bl	8002396 <CAN_mode_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 80012b2:	2103      	movs	r1, #3
 80012b4:	200d      	movs	r0, #13
 80012b6:	f000 fa2f 	bl	8001718 <put_single_char_to_UART>
}
 80012ba:	e21b      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "L"))
 80012bc:	4990      	ldr	r1, [pc, #576]	; (8001500 <parse_UART_message+0x370>)
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f7fe ffaa 	bl	8000218 <strcmp>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d108      	bne.n	80012dc <parse_UART_message+0x14c>
		CAN_mode_change(&hfdcan1, FDCAN_MODE_BUS_MONITORING);
 80012ca:	2102      	movs	r1, #2
 80012cc:	488b      	ldr	r0, [pc, #556]	; (80014fc <parse_UART_message+0x36c>)
 80012ce:	f001 f862 	bl	8002396 <CAN_mode_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 80012d2:	2103      	movs	r1, #3
 80012d4:	200d      	movs	r0, #13
 80012d6:	f000 fa1f 	bl	8001718 <put_single_char_to_UART>
}
 80012da:	e20b      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "Y"))
 80012dc:	4989      	ldr	r1, [pc, #548]	; (8001504 <parse_UART_message+0x374>)
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f7fe ff9a 	bl	8000218 <strcmp>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d108      	bne.n	80012fc <parse_UART_message+0x16c>
		CAN_mode_change(&hfdcan1, FDCAN_MODE_EXTERNAL_LOOPBACK);
 80012ea:	2104      	movs	r1, #4
 80012ec:	4883      	ldr	r0, [pc, #524]	; (80014fc <parse_UART_message+0x36c>)
 80012ee:	f001 f852 	bl	8002396 <CAN_mode_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 80012f2:	2103      	movs	r1, #3
 80012f4:	200d      	movs	r0, #13
 80012f6:	f000 fa0f 	bl	8001718 <put_single_char_to_UART>
}
 80012fa:	e1fb      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "C"))
 80012fc:	4982      	ldr	r1, [pc, #520]	; (8001508 <parse_UART_message+0x378>)
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7fe ff8a 	bl	8000218 <strcmp>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d107      	bne.n	800131a <parse_UART_message+0x18a>
		HAL_FDCAN_Stop(&hfdcan1);
 800130a:	487c      	ldr	r0, [pc, #496]	; (80014fc <parse_UART_message+0x36c>)
 800130c:	f001 fe39 	bl	8002f82 <HAL_FDCAN_Stop>
		put_single_char_to_UART(BEL_CHAR, UART_TX_MESSAGE_PRIORITY_3);
 8001310:	2103      	movs	r1, #3
 8001312:	2007      	movs	r0, #7
 8001314:	f000 fa00 	bl	8001718 <put_single_char_to_UART>
}
 8001318:	e1ec      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "S1"))
 800131a:	497c      	ldr	r1, [pc, #496]	; (800150c <parse_UART_message+0x37c>)
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f7fe ff7b 	bl	8000218 <strcmp>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d10c      	bne.n	8001342 <parse_UART_message+0x1b2>
		CAN_baudrate_change(&hfdcan1, CAN_20_KBIT_PRESCALER, CAN_20_KBIT_SJW, CAN_20_KBIT_SEG1, CAN_20_KBIT_SEG2);
 8001328:	2302      	movs	r3, #2
 800132a:	9300      	str	r3, [sp, #0]
 800132c:	230d      	movs	r3, #13
 800132e:	2203      	movs	r2, #3
 8001330:	21c8      	movs	r1, #200	; 0xc8
 8001332:	4872      	ldr	r0, [pc, #456]	; (80014fc <parse_UART_message+0x36c>)
 8001334:	f001 f844 	bl	80023c0 <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 8001338:	2103      	movs	r1, #3
 800133a:	200d      	movs	r0, #13
 800133c:	f000 f9ec 	bl	8001718 <put_single_char_to_UART>
}
 8001340:	e1d8      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "S2"))
 8001342:	4973      	ldr	r1, [pc, #460]	; (8001510 <parse_UART_message+0x380>)
 8001344:	6878      	ldr	r0, [r7, #4]
 8001346:	f7fe ff67 	bl	8000218 <strcmp>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d10c      	bne.n	800136a <parse_UART_message+0x1da>
		CAN_baudrate_change(&hfdcan1, CAN_50_KBIT_PRESCALER, CAN_50_KBIT_SJW, CAN_50_KBIT_SEG1, CAN_50_KBIT_SEG2);
 8001350:	2302      	movs	r3, #2
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	230d      	movs	r3, #13
 8001356:	2203      	movs	r2, #3
 8001358:	2150      	movs	r1, #80	; 0x50
 800135a:	4868      	ldr	r0, [pc, #416]	; (80014fc <parse_UART_message+0x36c>)
 800135c:	f001 f830 	bl	80023c0 <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 8001360:	2103      	movs	r1, #3
 8001362:	200d      	movs	r0, #13
 8001364:	f000 f9d8 	bl	8001718 <put_single_char_to_UART>
}
 8001368:	e1c4      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "S3"))
 800136a:	496a      	ldr	r1, [pc, #424]	; (8001514 <parse_UART_message+0x384>)
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f7fe ff53 	bl	8000218 <strcmp>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d10c      	bne.n	8001392 <parse_UART_message+0x202>
		CAN_baudrate_change(&hfdcan1, CAN_100_KBIT_PRESCALER, CAN_100_KBIT_SJW, CAN_100_KBIT_SEG1, CAN_100_KBIT_SEG2);
 8001378:	2302      	movs	r3, #2
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	230d      	movs	r3, #13
 800137e:	2203      	movs	r2, #3
 8001380:	2128      	movs	r1, #40	; 0x28
 8001382:	485e      	ldr	r0, [pc, #376]	; (80014fc <parse_UART_message+0x36c>)
 8001384:	f001 f81c 	bl	80023c0 <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 8001388:	2103      	movs	r1, #3
 800138a:	200d      	movs	r0, #13
 800138c:	f000 f9c4 	bl	8001718 <put_single_char_to_UART>
}
 8001390:	e1b0      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "S4"))
 8001392:	4961      	ldr	r1, [pc, #388]	; (8001518 <parse_UART_message+0x388>)
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f7fe ff3f 	bl	8000218 <strcmp>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d10c      	bne.n	80013ba <parse_UART_message+0x22a>
		CAN_baudrate_change(&hfdcan1, CAN_125_KBIT_PRESCALER, CAN_125_KBIT_SJW, CAN_125_KBIT_SEG1, CAN_125_KBIT_SEG2);
 80013a0:	2302      	movs	r3, #2
 80013a2:	9300      	str	r3, [sp, #0]
 80013a4:	230d      	movs	r3, #13
 80013a6:	2203      	movs	r2, #3
 80013a8:	2120      	movs	r1, #32
 80013aa:	4854      	ldr	r0, [pc, #336]	; (80014fc <parse_UART_message+0x36c>)
 80013ac:	f001 f808 	bl	80023c0 <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 80013b0:	2103      	movs	r1, #3
 80013b2:	200d      	movs	r0, #13
 80013b4:	f000 f9b0 	bl	8001718 <put_single_char_to_UART>
}
 80013b8:	e19c      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "S5"))
 80013ba:	4958      	ldr	r1, [pc, #352]	; (800151c <parse_UART_message+0x38c>)
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f7fe ff2b 	bl	8000218 <strcmp>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d10c      	bne.n	80013e2 <parse_UART_message+0x252>
		CAN_baudrate_change(&hfdcan1, CAN_250_KBIT_PRESCALER, CAN_250_KBIT_SJW, CAN_250_KBIT_SEG1, CAN_250_KBIT_SEG2);
 80013c8:	2302      	movs	r3, #2
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	230d      	movs	r3, #13
 80013ce:	2203      	movs	r2, #3
 80013d0:	2110      	movs	r1, #16
 80013d2:	484a      	ldr	r0, [pc, #296]	; (80014fc <parse_UART_message+0x36c>)
 80013d4:	f000 fff4 	bl	80023c0 <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 80013d8:	2103      	movs	r1, #3
 80013da:	200d      	movs	r0, #13
 80013dc:	f000 f99c 	bl	8001718 <put_single_char_to_UART>
}
 80013e0:	e188      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "S6"))
 80013e2:	494f      	ldr	r1, [pc, #316]	; (8001520 <parse_UART_message+0x390>)
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f7fe ff17 	bl	8000218 <strcmp>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d10c      	bne.n	800140a <parse_UART_message+0x27a>
		CAN_baudrate_change(&hfdcan1, CAN_500_KBIT_PRESCALER, CAN_500_KBIT_SJW, CAN_500_KBIT_SEG1, CAN_500_KBIT_SEG2);
 80013f0:	2302      	movs	r3, #2
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	230d      	movs	r3, #13
 80013f6:	2203      	movs	r2, #3
 80013f8:	2108      	movs	r1, #8
 80013fa:	4840      	ldr	r0, [pc, #256]	; (80014fc <parse_UART_message+0x36c>)
 80013fc:	f000 ffe0 	bl	80023c0 <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 8001400:	2103      	movs	r1, #3
 8001402:	200d      	movs	r0, #13
 8001404:	f000 f988 	bl	8001718 <put_single_char_to_UART>
}
 8001408:	e174      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "S7"))
 800140a:	4946      	ldr	r1, [pc, #280]	; (8001524 <parse_UART_message+0x394>)
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f7fe ff03 	bl	8000218 <strcmp>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d10c      	bne.n	8001432 <parse_UART_message+0x2a2>
		CAN_baudrate_change(&hfdcan1, CAN_800_KBIT_PRESCALER, CAN_800_KBIT_SJW, CAN_800_KBIT_SEG1, CAN_800_KBIT_SEG2);
 8001418:	2302      	movs	r3, #2
 800141a:	9300      	str	r3, [sp, #0]
 800141c:	230d      	movs	r3, #13
 800141e:	2203      	movs	r2, #3
 8001420:	2105      	movs	r1, #5
 8001422:	4836      	ldr	r0, [pc, #216]	; (80014fc <parse_UART_message+0x36c>)
 8001424:	f000 ffcc 	bl	80023c0 <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 8001428:	2103      	movs	r1, #3
 800142a:	200d      	movs	r0, #13
 800142c:	f000 f974 	bl	8001718 <put_single_char_to_UART>
}
 8001430:	e160      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "S8"))
 8001432:	493d      	ldr	r1, [pc, #244]	; (8001528 <parse_UART_message+0x398>)
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f7fe feef 	bl	8000218 <strcmp>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d10c      	bne.n	800145a <parse_UART_message+0x2ca>
		CAN_baudrate_change(&hfdcan1, CAN_1000_KBIT_PRESCALER, CAN_1000_KBIT_SJW, CAN_1000_KBIT_SEG1, CAN_1000_KBIT_SEG2);
 8001440:	2302      	movs	r3, #2
 8001442:	9300      	str	r3, [sp, #0]
 8001444:	230d      	movs	r3, #13
 8001446:	2203      	movs	r2, #3
 8001448:	2104      	movs	r1, #4
 800144a:	482c      	ldr	r0, [pc, #176]	; (80014fc <parse_UART_message+0x36c>)
 800144c:	f000 ffb8 	bl	80023c0 <CAN_baudrate_change>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 8001450:	2103      	movs	r1, #3
 8001452:	200d      	movs	r0, #13
 8001454:	f000 f960 	bl	8001718 <put_single_char_to_UART>
}
 8001458:	e14c      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "Z1"))
 800145a:	4934      	ldr	r1, [pc, #208]	; (800152c <parse_UART_message+0x39c>)
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7fe fedb 	bl	8000218 <strcmp>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d107      	bne.n	8001478 <parse_UART_message+0x2e8>
		timestamp_enabled = TRUE;
 8001468:	4b31      	ldr	r3, [pc, #196]	; (8001530 <parse_UART_message+0x3a0>)
 800146a:	2201      	movs	r2, #1
 800146c:	701a      	strb	r2, [r3, #0]
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 800146e:	2103      	movs	r1, #3
 8001470:	200d      	movs	r0, #13
 8001472:	f000 f951 	bl	8001718 <put_single_char_to_UART>
}
 8001476:	e13d      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "Z0"))
 8001478:	492e      	ldr	r1, [pc, #184]	; (8001534 <parse_UART_message+0x3a4>)
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f7fe fecc 	bl	8000218 <strcmp>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d158      	bne.n	8001538 <parse_UART_message+0x3a8>
		timestamp_enabled = FALSE;
 8001486:	4b2a      	ldr	r3, [pc, #168]	; (8001530 <parse_UART_message+0x3a0>)
 8001488:	2200      	movs	r2, #0
 800148a:	701a      	strb	r2, [r3, #0]
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 800148c:	2103      	movs	r1, #3
 800148e:	200d      	movs	r0, #13
 8001490:	f000 f942 	bl	8001718 <put_single_char_to_UART>
}
 8001494:	e12e      	b.n	80016f4 <parse_UART_message+0x564>
 8001496:	bf00      	nop
 8001498:	08006b68 	.word	0x08006b68
 800149c:	08006b74 	.word	0x08006b74
 80014a0:	08006b84 	.word	0x08006b84
 80014a4:	08006b88 	.word	0x08006b88
 80014a8:	08006b8c 	.word	0x08006b8c
 80014ac:	08006b90 	.word	0x08006b90
 80014b0:	08006bac 	.word	0x08006bac
 80014b4:	08006bd0 	.word	0x08006bd0
 80014b8:	08006c00 	.word	0x08006c00
 80014bc:	08006c28 	.word	0x08006c28
 80014c0:	08006c40 	.word	0x08006c40
 80014c4:	08006c58 	.word	0x08006c58
 80014c8:	08006c78 	.word	0x08006c78
 80014cc:	08006c98 	.word	0x08006c98
 80014d0:	08006cb8 	.word	0x08006cb8
 80014d4:	08006cec 	.word	0x08006cec
 80014d8:	08006d20 	.word	0x08006d20
 80014dc:	08006d3c 	.word	0x08006d3c
 80014e0:	08006d54 	.word	0x08006d54
 80014e4:	08006d70 	.word	0x08006d70
 80014e8:	08006d88 	.word	0x08006d88
 80014ec:	08006da0 	.word	0x08006da0
 80014f0:	08006db4 	.word	0x08006db4
 80014f4:	08006dc0 	.word	0x08006dc0
 80014f8:	08006de4 	.word	0x08006de4
 80014fc:	20000ce0 	.word	0x20000ce0
 8001500:	08006de8 	.word	0x08006de8
 8001504:	08006dec 	.word	0x08006dec
 8001508:	08006df0 	.word	0x08006df0
 800150c:	08006df4 	.word	0x08006df4
 8001510:	08006df8 	.word	0x08006df8
 8001514:	08006dfc 	.word	0x08006dfc
 8001518:	08006e00 	.word	0x08006e00
 800151c:	08006e04 	.word	0x08006e04
 8001520:	08006e08 	.word	0x08006e08
 8001524:	08006e0c 	.word	0x08006e0c
 8001528:	08006e10 	.word	0x08006e10
 800152c:	08006e14 	.word	0x08006e14
 8001530:	20000cdc 	.word	0x20000cdc
 8001534:	08006e18 	.word	0x08006e18
	else if (!strcmp(UART_buffer_to_parse, "F"))
 8001538:	4970      	ldr	r1, [pc, #448]	; (80016fc <parse_UART_message+0x56c>)
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f7fe fe6c 	bl	8000218 <strcmp>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d113      	bne.n	800156e <parse_UART_message+0x3de>
		init_char_array_by_zero(sizeof(error_code_tmp), error_code_tmp);
 8001546:	f107 030c 	add.w	r3, r7, #12
 800154a:	4619      	mov	r1, r3
 800154c:	2003      	movs	r0, #3
 800154e:	f000 feda 	bl	8002306 <init_char_array_by_zero>
		if (hfdcan1.ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001552:	4b6b      	ldr	r3, [pc, #428]	; (8001700 <parse_UART_message+0x570>)
 8001554:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <parse_UART_message+0x3ce>
			error_code_tmp[1] = '1';
 800155a:	2331      	movs	r3, #49	; 0x31
 800155c:	737b      	strb	r3, [r7, #13]
		put_string_to_UART(sizeof(error_code_tmp), error_code_tmp, UART_TX_MESSAGE_PRIORITY_3);
 800155e:	f107 030c 	add.w	r3, r7, #12
 8001562:	2203      	movs	r2, #3
 8001564:	4619      	mov	r1, r3
 8001566:	2003      	movs	r0, #3
 8001568:	f000 f8eb 	bl	8001742 <put_string_to_UART>
}
 800156c:	e0c2      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "V"))
 800156e:	4965      	ldr	r1, [pc, #404]	; (8001704 <parse_UART_message+0x574>)
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7fe fe51 	bl	8000218 <strcmp>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d105      	bne.n	8001588 <parse_UART_message+0x3f8>
		put_string_to_UART(sizeof(MESSAGE_FIRMWARE_VERSION), MESSAGE_FIRMWARE_VERSION, UART_TX_MESSAGE_PRIORITY_3);
 800157c:	2203      	movs	r2, #3
 800157e:	4962      	ldr	r1, [pc, #392]	; (8001708 <parse_UART_message+0x578>)
 8001580:	2006      	movs	r0, #6
 8001582:	f000 f8de 	bl	8001742 <put_string_to_UART>
}
 8001586:	e0b5      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "N"))
 8001588:	4960      	ldr	r1, [pc, #384]	; (800170c <parse_UART_message+0x57c>)
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f7fe fe44 	bl	8000218 <strcmp>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d105      	bne.n	80015a2 <parse_UART_message+0x412>
		put_string_to_UART(sizeof(MESSAGE_SERIAL_NUMBER), MESSAGE_SERIAL_NUMBER, UART_TX_MESSAGE_PRIORITY_3);
 8001596:	2203      	movs	r2, #3
 8001598:	495d      	ldr	r1, [pc, #372]	; (8001710 <parse_UART_message+0x580>)
 800159a:	200a      	movs	r0, #10
 800159c:	f000 f8d1 	bl	8001742 <put_string_to_UART>
}
 80015a0:	e0a8      	b.n	80016f4 <parse_UART_message+0x564>
	else if (!strcmp(UART_buffer_to_parse, "RST"))
 80015a2:	495c      	ldr	r1, [pc, #368]	; (8001714 <parse_UART_message+0x584>)
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	f7fe fe37 	bl	8000218 <strcmp>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d102      	bne.n	80015b6 <parse_UART_message+0x426>
		HAL_NVIC_SystemReset();
 80015b0:	f001 fa0d 	bl	80029ce <HAL_NVIC_SystemReset>
}
 80015b4:	e09e      	b.n	80016f4 <parse_UART_message+0x564>
	else if (UART_buffer_to_parse[0] == 't')
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	2b74      	cmp	r3, #116	; 0x74
 80015bc:	d115      	bne.n	80015ea <parse_UART_message+0x45a>
		send_CAN_frame(UART_buffer_to_parse, set_can_frame_parameters(FDCAN_STANDARD_ID, FDCAN_DATA_FRAME));
 80015be:	f107 0310 	add.w	r3, r7, #16
 80015c2:	2200      	movs	r2, #0
 80015c4:	2100      	movs	r1, #0
 80015c6:	4618      	mov	r0, r3
 80015c8:	f000 fc54 	bl	8001e74 <set_can_frame_parameters>
 80015cc:	f107 0310 	add.w	r3, r7, #16
 80015d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015d2:	6878      	ldr	r0, [r7, #4]
 80015d4:	f000 fc8d 	bl	8001ef2 <send_CAN_frame>
		put_single_char_to_UART('z', UART_TX_MESSAGE_PRIORITY_3);
 80015d8:	2103      	movs	r1, #3
 80015da:	207a      	movs	r0, #122	; 0x7a
 80015dc:	f000 f89c 	bl	8001718 <put_single_char_to_UART>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 80015e0:	2103      	movs	r1, #3
 80015e2:	200d      	movs	r0, #13
 80015e4:	f000 f898 	bl	8001718 <put_single_char_to_UART>
}
 80015e8:	e084      	b.n	80016f4 <parse_UART_message+0x564>
	else if (UART_buffer_to_parse[0] == 'r')
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	2b72      	cmp	r3, #114	; 0x72
 80015f0:	d116      	bne.n	8001620 <parse_UART_message+0x490>
		send_CAN_frame(UART_buffer_to_parse, set_can_frame_parameters(FDCAN_STANDARD_ID, FDCAN_REMOTE_FRAME));
 80015f2:	f107 031c 	add.w	r3, r7, #28
 80015f6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80015fa:	2100      	movs	r1, #0
 80015fc:	4618      	mov	r0, r3
 80015fe:	f000 fc39 	bl	8001e74 <set_can_frame_parameters>
 8001602:	f107 031c 	add.w	r3, r7, #28
 8001606:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f000 fc72 	bl	8001ef2 <send_CAN_frame>
		put_single_char_to_UART('z', UART_TX_MESSAGE_PRIORITY_3);
 800160e:	2103      	movs	r1, #3
 8001610:	207a      	movs	r0, #122	; 0x7a
 8001612:	f000 f881 	bl	8001718 <put_single_char_to_UART>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 8001616:	2103      	movs	r1, #3
 8001618:	200d      	movs	r0, #13
 800161a:	f000 f87d 	bl	8001718 <put_single_char_to_UART>
}
 800161e:	e069      	b.n	80016f4 <parse_UART_message+0x564>
	else if (UART_buffer_to_parse[0] == 'T')
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b54      	cmp	r3, #84	; 0x54
 8001626:	d116      	bne.n	8001656 <parse_UART_message+0x4c6>
		send_CAN_frame(UART_buffer_to_parse, set_can_frame_parameters(FDCAN_EXTENDED_ID, FDCAN_DATA_FRAME));
 8001628:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800162c:	2200      	movs	r2, #0
 800162e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001632:	4618      	mov	r0, r3
 8001634:	f000 fc1e 	bl	8001e74 <set_can_frame_parameters>
 8001638:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800163c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f000 fc57 	bl	8001ef2 <send_CAN_frame>
		put_single_char_to_UART('Z', UART_TX_MESSAGE_PRIORITY_3);
 8001644:	2103      	movs	r1, #3
 8001646:	205a      	movs	r0, #90	; 0x5a
 8001648:	f000 f866 	bl	8001718 <put_single_char_to_UART>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 800164c:	2103      	movs	r1, #3
 800164e:	200d      	movs	r0, #13
 8001650:	f000 f862 	bl	8001718 <put_single_char_to_UART>
}
 8001654:	e04e      	b.n	80016f4 <parse_UART_message+0x564>
	else if (UART_buffer_to_parse[0] == 'R')
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b52      	cmp	r3, #82	; 0x52
 800165c:	d117      	bne.n	800168e <parse_UART_message+0x4fe>
		send_CAN_frame(UART_buffer_to_parse, set_can_frame_parameters(FDCAN_EXTENDED_ID, FDCAN_REMOTE_FRAME));
 800165e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001662:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001666:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800166a:	4618      	mov	r0, r3
 800166c:	f000 fc02 	bl	8001e74 <set_can_frame_parameters>
 8001670:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001674:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f000 fc3b 	bl	8001ef2 <send_CAN_frame>
		put_single_char_to_UART('Z', UART_TX_MESSAGE_PRIORITY_3);
 800167c:	2103      	movs	r1, #3
 800167e:	205a      	movs	r0, #90	; 0x5a
 8001680:	f000 f84a 	bl	8001718 <put_single_char_to_UART>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 8001684:	2103      	movs	r1, #3
 8001686:	200d      	movs	r0, #13
 8001688:	f000 f846 	bl	8001718 <put_single_char_to_UART>
}
 800168c:	e032      	b.n	80016f4 <parse_UART_message+0x564>
	else if (UART_buffer_to_parse[0] == 's')
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	2b73      	cmp	r3, #115	; 0x73
 8001694:	d103      	bne.n	800169e <parse_UART_message+0x50e>
		set_non_standard_CAN_bitrate(UART_buffer_to_parse);
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f000 fb86 	bl	8001da8 <set_non_standard_CAN_bitrate>
}
 800169c:	e02a      	b.n	80016f4 <parse_UART_message+0x564>
	else if (UART_buffer_to_parse[0] == 'm')
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	2b6d      	cmp	r3, #109	; 0x6d
 80016a4:	d111      	bne.n	80016ca <parse_UART_message+0x53a>
		update_CAN_acceptance_mask(count_string_lenght(&UART_buffer_to_parse[1]), &UART_buffer_to_parse[1]);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	3301      	adds	r3, #1
 80016aa:	4618      	mov	r0, r3
 80016ac:	f000 ff32 	bl	8002514 <count_string_lenght>
 80016b0:	4603      	mov	r3, r0
 80016b2:	461a      	mov	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	3301      	adds	r3, #1
 80016b8:	4619      	mov	r1, r3
 80016ba:	4610      	mov	r0, r2
 80016bc:	f000 ff6e 	bl	800259c <update_CAN_acceptance_mask>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 80016c0:	2103      	movs	r1, #3
 80016c2:	200d      	movs	r0, #13
 80016c4:	f000 f828 	bl	8001718 <put_single_char_to_UART>
}
 80016c8:	e014      	b.n	80016f4 <parse_UART_message+0x564>
	else if (UART_buffer_to_parse[0] == 'M')
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b4d      	cmp	r3, #77	; 0x4d
 80016d0:	d110      	bne.n	80016f4 <parse_UART_message+0x564>
		update_CAN_acceptance_code(count_string_lenght(&UART_buffer_to_parse[1]), &UART_buffer_to_parse[1]);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	3301      	adds	r3, #1
 80016d6:	4618      	mov	r0, r3
 80016d8:	f000 ff1c 	bl	8002514 <count_string_lenght>
 80016dc:	4603      	mov	r3, r0
 80016de:	461a      	mov	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	3301      	adds	r3, #1
 80016e4:	4619      	mov	r1, r3
 80016e6:	4610      	mov	r0, r2
 80016e8:	f000 ff8c 	bl	8002604 <update_CAN_acceptance_code>
		put_single_char_to_UART(CHAR_CODE_UART_MESSAGE_END, UART_TX_MESSAGE_PRIORITY_3);
 80016ec:	2103      	movs	r1, #3
 80016ee:	200d      	movs	r0, #13
 80016f0:	f000 f812 	bl	8001718 <put_single_char_to_UART>
}
 80016f4:	bf00      	nop
 80016f6:	3740      	adds	r7, #64	; 0x40
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	08006e1c 	.word	0x08006e1c
 8001700:	20000ce0 	.word	0x20000ce0
 8001704:	08006e20 	.word	0x08006e20
 8001708:	08006e24 	.word	0x08006e24
 800170c:	08006e2c 	.word	0x08006e2c
 8001710:	08006e30 	.word	0x08006e30
 8001714:	08006e3c 	.word	0x08006e3c

08001718 <put_single_char_to_UART>:

void put_single_char_to_UART(uint8_t char_code_to_send, uint8_t message_priority)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	4603      	mov	r3, r0
 8001720:	460a      	mov	r2, r1
 8001722:	71fb      	strb	r3, [r7, #7]
 8001724:	4613      	mov	r3, r2
 8001726:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp_arr_1[1];
	tmp_arr_1[0] = char_code_to_send;
 8001728:	79fb      	ldrb	r3, [r7, #7]
 800172a:	733b      	strb	r3, [r7, #12]
	add_message_to_UART_TX_queue(sizeof(tmp_arr_1), (int*)tmp_arr_1, message_priority);
 800172c:	79ba      	ldrb	r2, [r7, #6]
 800172e:	f107 030c 	add.w	r3, r7, #12
 8001732:	4619      	mov	r1, r3
 8001734:	2001      	movs	r0, #1
 8001736:	f7fe ff2d 	bl	8000594 <add_message_to_UART_TX_queue>
}
 800173a:	bf00      	nop
 800173c:	3710      	adds	r7, #16
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}

08001742 <put_string_to_UART>:

void put_string_to_UART(uint16_t size_of_string, char* string_to_send, uint8_t message_priority)
{
 8001742:	b5b0      	push	{r4, r5, r7, lr}
 8001744:	b086      	sub	sp, #24
 8001746:	af00      	add	r7, sp, #0
 8001748:	4603      	mov	r3, r0
 800174a:	6039      	str	r1, [r7, #0]
 800174c:	80fb      	strh	r3, [r7, #6]
 800174e:	4613      	mov	r3, r2
 8001750:	717b      	strb	r3, [r7, #5]
 8001752:	466b      	mov	r3, sp
 8001754:	461d      	mov	r5, r3
	uint8_t tmp_arr_1[size_of_string];
 8001756:	88f8      	ldrh	r0, [r7, #6]
 8001758:	4603      	mov	r3, r0
 800175a:	3b01      	subs	r3, #1
 800175c:	613b      	str	r3, [r7, #16]
 800175e:	b281      	uxth	r1, r0
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	f04f 0300 	mov.w	r3, #0
 8001768:	f04f 0400 	mov.w	r4, #0
 800176c:	00d4      	lsls	r4, r2, #3
 800176e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001772:	00cb      	lsls	r3, r1, #3
 8001774:	b281      	uxth	r1, r0
 8001776:	f04f 0200 	mov.w	r2, #0
 800177a:	f04f 0300 	mov.w	r3, #0
 800177e:	f04f 0400 	mov.w	r4, #0
 8001782:	00d4      	lsls	r4, r2, #3
 8001784:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001788:	00cb      	lsls	r3, r1, #3
 800178a:	4603      	mov	r3, r0
 800178c:	3307      	adds	r3, #7
 800178e:	08db      	lsrs	r3, r3, #3
 8001790:	00db      	lsls	r3, r3, #3
 8001792:	ebad 0d03 	sub.w	sp, sp, r3
 8001796:	466b      	mov	r3, sp
 8001798:	3300      	adds	r3, #0
 800179a:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < sizeof(tmp_arr_1); i++)
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]
 80017a0:	e00b      	b.n	80017ba <put_string_to_UART+0x78>
	{
		tmp_arr_1[i] = string_to_send[i];
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	683a      	ldr	r2, [r7, #0]
 80017a6:	4413      	add	r3, r2
 80017a8:	7819      	ldrb	r1, [r3, #0]
 80017aa:	68fa      	ldr	r2, [r7, #12]
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	4413      	add	r3, r2
 80017b0:	460a      	mov	r2, r1
 80017b2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < sizeof(tmp_arr_1); i++)
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	3301      	adds	r3, #1
 80017b8:	617b      	str	r3, [r7, #20]
 80017ba:	4602      	mov	r2, r0
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	429a      	cmp	r2, r3
 80017c0:	d8ef      	bhi.n	80017a2 <put_string_to_UART+0x60>
	}
	tmp_arr_1[sizeof(tmp_arr_1) - 1] = CARRIAGE_RETURN_CHAR;
 80017c2:	4603      	mov	r3, r0
 80017c4:	3b01      	subs	r3, #1
 80017c6:	68fa      	ldr	r2, [r7, #12]
 80017c8:	210d      	movs	r1, #13
 80017ca:	54d1      	strb	r1, [r2, r3]
	add_message_to_UART_TX_queue(sizeof(tmp_arr_1), (int*)tmp_arr_1, message_priority);
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	797a      	ldrb	r2, [r7, #5]
 80017d0:	4619      	mov	r1, r3
 80017d2:	f7fe fedf 	bl	8000594 <add_message_to_UART_TX_queue>
 80017d6:	46ad      	mov	sp, r5
}
 80017d8:	bf00      	nop
 80017da:	3718      	adds	r7, #24
 80017dc:	46bd      	mov	sp, r7
 80017de:	bdb0      	pop	{r4, r5, r7, pc}

080017e0 <CAN_IT_handler>:
		HAL_UART_Transmit(&huart2, &message_to_send[ii], UART_TX_MESSAGE_SIZE, UART_TIMEOUT);
	}
}

void CAN_IT_handler(void)
{
 80017e0:	b598      	push	{r3, r4, r7, lr}
 80017e2:	af00      	add	r7, sp, #0
	HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &CAN_RX_queue_buffer[CAN_RX_put_index].CAN_RX_header_buffer, \
 80017e4:	4b18      	ldr	r3, [pc, #96]	; (8001848 <CAN_IT_handler+0x68>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	019b      	lsls	r3, r3, #6
 80017ea:	4a18      	ldr	r2, [pc, #96]	; (800184c <CAN_IT_handler+0x6c>)
 80017ec:	1899      	adds	r1, r3, r2
							CAN_RX_queue_buffer[CAN_RX_put_index].CAN_RX_data_buffer);
 80017ee:	4b16      	ldr	r3, [pc, #88]	; (8001848 <CAN_IT_handler+0x68>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	019b      	lsls	r3, r3, #6
 80017f4:	3328      	adds	r3, #40	; 0x28
 80017f6:	4a15      	ldr	r2, [pc, #84]	; (800184c <CAN_IT_handler+0x6c>)
 80017f8:	4413      	add	r3, r2
	HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &CAN_RX_queue_buffer[CAN_RX_put_index].CAN_RX_header_buffer, \
 80017fa:	460a      	mov	r2, r1
 80017fc:	2140      	movs	r1, #64	; 0x40
 80017fe:	4814      	ldr	r0, [pc, #80]	; (8001850 <CAN_IT_handler+0x70>)
 8001800:	f001 fc74 	bl	80030ec <HAL_FDCAN_GetRxMessage>
	if (timestamp_enabled)
 8001804:	4b13      	ldr	r3, [pc, #76]	; (8001854 <CAN_IT_handler+0x74>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d00d      	beq.n	8001828 <CAN_IT_handler+0x48>
	{
		CAN_RX_queue_buffer[CAN_RX_put_index].CAN_RX_timestamp_buffer = HAL_FDCAN_GetTimestampCounter(&hfdcan1);
 800180c:	4b0e      	ldr	r3, [pc, #56]	; (8001848 <CAN_IT_handler+0x68>)
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	461c      	mov	r4, r3
 8001812:	480f      	ldr	r0, [pc, #60]	; (8001850 <CAN_IT_handler+0x70>)
 8001814:	f001 fb7f 	bl	8002f16 <HAL_FDCAN_GetTimestampCounter>
 8001818:	4603      	mov	r3, r0
 800181a:	4619      	mov	r1, r3
 800181c:	4a0b      	ldr	r2, [pc, #44]	; (800184c <CAN_IT_handler+0x6c>)
 800181e:	01a3      	lsls	r3, r4, #6
 8001820:	4413      	add	r3, r2
 8001822:	333c      	adds	r3, #60	; 0x3c
 8001824:	460a      	mov	r2, r1
 8001826:	801a      	strh	r2, [r3, #0]
	}

	CAN_RX_put_index++;
 8001828:	4b07      	ldr	r3, [pc, #28]	; (8001848 <CAN_IT_handler+0x68>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	3301      	adds	r3, #1
 800182e:	b2da      	uxtb	r2, r3
 8001830:	4b05      	ldr	r3, [pc, #20]	; (8001848 <CAN_IT_handler+0x68>)
 8001832:	701a      	strb	r2, [r3, #0]

	if (CAN_RX_put_index >= CAN_RX_QUEUE_BUFFER_SIZE)
 8001834:	4b04      	ldr	r3, [pc, #16]	; (8001848 <CAN_IT_handler+0x68>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	2b03      	cmp	r3, #3
 800183a:	d902      	bls.n	8001842 <CAN_IT_handler+0x62>
	{
		CAN_RX_put_index = 0;
 800183c:	4b02      	ldr	r3, [pc, #8]	; (8001848 <CAN_IT_handler+0x68>)
 800183e:	2200      	movs	r2, #0
 8001840:	701a      	strb	r2, [r3, #0]
	}
}
 8001842:	bf00      	nop
 8001844:	bd98      	pop	{r3, r4, r7, pc}
 8001846:	bf00      	nop
 8001848:	2000057c 	.word	0x2000057c
 800184c:	20000dac 	.word	0x20000dac
 8001850:	20000ce0 	.word	0x20000ce0
 8001854:	20000cdc 	.word	0x20000cdc

08001858 <CAN_RX_queue_polling>:

void CAN_RX_queue_polling(void)
{
 8001858:	b5f0      	push	{r4, r5, r6, r7, lr}
 800185a:	b08d      	sub	sp, #52	; 0x34
 800185c:	af0c      	add	r7, sp, #48	; 0x30
	if (CAN_RX_get_index != CAN_RX_put_index)
 800185e:	4b15      	ldr	r3, [pc, #84]	; (80018b4 <CAN_RX_queue_polling+0x5c>)
 8001860:	781a      	ldrb	r2, [r3, #0]
 8001862:	4b15      	ldr	r3, [pc, #84]	; (80018b8 <CAN_RX_queue_polling+0x60>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	429a      	cmp	r2, r3
 8001868:	d019      	beq.n	800189e <CAN_RX_queue_polling+0x46>
	{
		parse_CAN_message(CAN_RX_queue_buffer[CAN_RX_get_index]);
 800186a:	4b12      	ldr	r3, [pc, #72]	; (80018b4 <CAN_RX_queue_polling+0x5c>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	4a13      	ldr	r2, [pc, #76]	; (80018bc <CAN_RX_queue_polling+0x64>)
 8001870:	019b      	lsls	r3, r3, #6
 8001872:	18d6      	adds	r6, r2, r3
 8001874:	466d      	mov	r5, sp
 8001876:	f106 0410 	add.w	r4, r6, #16
 800187a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800187c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800187e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001880:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001882:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001886:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800188a:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800188e:	f000 f817 	bl	80018c0 <parse_CAN_message>
		CAN_RX_get_index++;
 8001892:	4b08      	ldr	r3, [pc, #32]	; (80018b4 <CAN_RX_queue_polling+0x5c>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	3301      	adds	r3, #1
 8001898:	b2da      	uxtb	r2, r3
 800189a:	4b06      	ldr	r3, [pc, #24]	; (80018b4 <CAN_RX_queue_polling+0x5c>)
 800189c:	701a      	strb	r2, [r3, #0]
	}
	if (CAN_RX_get_index >= CAN_RX_QUEUE_BUFFER_SIZE)
 800189e:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <CAN_RX_queue_polling+0x5c>)
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	2b03      	cmp	r3, #3
 80018a4:	d902      	bls.n	80018ac <CAN_RX_queue_polling+0x54>
	{
		CAN_RX_get_index = 0;
 80018a6:	4b03      	ldr	r3, [pc, #12]	; (80018b4 <CAN_RX_queue_polling+0x5c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	701a      	strb	r2, [r3, #0]
	}
}
 80018ac:	bf00      	nop
 80018ae:	3704      	adds	r7, #4
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018b4:	200007ac 	.word	0x200007ac
 80018b8:	2000057c 	.word	0x2000057c
 80018bc:	20000dac 	.word	0x20000dac

080018c0 <parse_CAN_message>:

void parse_CAN_message(CAN_RX_DataBuffer_StructTypeDef CAN_message_struct_to_parse)
{
 80018c0:	b084      	sub	sp, #16
 80018c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80018c6:	b090      	sub	sp, #64	; 0x40
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	f107 0460 	add.w	r4, r7, #96	; 0x60
 80018ce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80018d2:	466b      	mov	r3, sp
 80018d4:	4699      	mov	r9, r3
	uint8_t id_lenght;
	char message_type_char;
	char message_end_char = CARRIAGE_RETURN_CHAR;
 80018d6:	230d      	movs	r3, #13
 80018d8:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t data_lenght;
	if (CAN_message_struct_to_parse.CAN_RX_header_buffer.IdType == FDCAN_STANDARD_ID)
 80018dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d106      	bne.n	80018f0 <parse_CAN_message+0x30>
	{
		id_lenght = STANDARD_CAN_ID_LENGHT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
		message_type_char = 't';
 80018e8:	2374      	movs	r3, #116	; 0x74
 80018ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80018ee:	e005      	b.n	80018fc <parse_CAN_message+0x3c>
	}
	else
	{
		id_lenght = EXTENDED_CAN_ID_LENGHT;
 80018f0:	2308      	movs	r3, #8
 80018f2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
		message_type_char = 'T';
 80018f6:	2354      	movs	r3, #84	; 0x54
 80018f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	}
	data_lenght = CAN_message_data_lenght_define(CAN_message_struct_to_parse.CAN_RX_header_buffer.DataLength)*2;
 80018fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80018fe:	4618      	mov	r0, r3
 8001900:	f000 fbf2 	bl	80020e8 <CAN_message_data_lenght_define>
 8001904:	4603      	mov	r3, r0
 8001906:	b2db      	uxtb	r3, r3
 8001908:	005b      	lsls	r3, r3, #1
 800190a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	uint8_t id_array[id_lenght];
 800190e:	f897 802a 	ldrb.w	r8, [r7, #42]	; 0x2a
 8001912:	4643      	mov	r3, r8
 8001914:	3b01      	subs	r3, #1
 8001916:	627b      	str	r3, [r7, #36]	; 0x24
 8001918:	fa5f f188 	uxtb.w	r1, r8
 800191c:	f04f 0200 	mov.w	r2, #0
 8001920:	f04f 0300 	mov.w	r3, #0
 8001924:	f04f 0400 	mov.w	r4, #0
 8001928:	00d4      	lsls	r4, r2, #3
 800192a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800192e:	00cb      	lsls	r3, r1, #3
 8001930:	fa5f f188 	uxtb.w	r1, r8
 8001934:	f04f 0200 	mov.w	r2, #0
 8001938:	f04f 0300 	mov.w	r3, #0
 800193c:	f04f 0400 	mov.w	r4, #0
 8001940:	00d4      	lsls	r4, r2, #3
 8001942:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001946:	00cb      	lsls	r3, r1, #3
 8001948:	4643      	mov	r3, r8
 800194a:	3307      	adds	r3, #7
 800194c:	08db      	lsrs	r3, r3, #3
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	ebad 0d03 	sub.w	sp, sp, r3
 8001954:	466b      	mov	r3, sp
 8001956:	3300      	adds	r3, #0
 8001958:	623b      	str	r3, [r7, #32]
	convert_int_value_to_ascii_hex_char_array(sizeof(id_array), id_array, CAN_message_struct_to_parse.CAN_RX_header_buffer.Identifier);
 800195a:	6a3b      	ldr	r3, [r7, #32]
 800195c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800195e:	4619      	mov	r1, r3
 8001960:	4640      	mov	r0, r8
 8001962:	f000 f9f5 	bl	8001d50 <convert_int_value_to_ascii_hex_char_array>
	uint8_t data_array[data_lenght];
 8001966:	f897 6028 	ldrb.w	r6, [r7, #40]	; 0x28
 800196a:	4633      	mov	r3, r6
 800196c:	3b01      	subs	r3, #1
 800196e:	61fb      	str	r3, [r7, #28]
 8001970:	b2f1      	uxtb	r1, r6
 8001972:	f04f 0200 	mov.w	r2, #0
 8001976:	f04f 0300 	mov.w	r3, #0
 800197a:	f04f 0400 	mov.w	r4, #0
 800197e:	00d4      	lsls	r4, r2, #3
 8001980:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001984:	00cb      	lsls	r3, r1, #3
 8001986:	b2f1      	uxtb	r1, r6
 8001988:	f04f 0200 	mov.w	r2, #0
 800198c:	f04f 0300 	mov.w	r3, #0
 8001990:	f04f 0400 	mov.w	r4, #0
 8001994:	00d4      	lsls	r4, r2, #3
 8001996:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800199a:	00cb      	lsls	r3, r1, #3
 800199c:	4633      	mov	r3, r6
 800199e:	3307      	adds	r3, #7
 80019a0:	08db      	lsrs	r3, r3, #3
 80019a2:	00db      	lsls	r3, r3, #3
 80019a4:	ebad 0d03 	sub.w	sp, sp, r3
 80019a8:	466b      	mov	r3, sp
 80019aa:	3300      	adds	r3, #0
 80019ac:	61bb      	str	r3, [r7, #24]
	for (int i = 0; i < sizeof(data_array); i++)
 80019ae:	2300      	movs	r3, #0
 80019b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019b2:	e021      	b.n	80019f8 <parse_CAN_message+0x138>
	{
		if ((i % 2) == 0)
 80019b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d119      	bne.n	80019f2 <parse_CAN_message+0x132>
		{
			uint8_t tmp_arr_2[2];
			convert_int_value_to_ascii_hex_char_array(sizeof(tmp_arr_2), tmp_arr_2, CAN_message_struct_to_parse.CAN_RX_data_buffer[i/2]);
 80019be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019c0:	0fda      	lsrs	r2, r3, #31
 80019c2:	4413      	add	r3, r2
 80019c4:	105b      	asrs	r3, r3, #1
 80019c6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80019ca:	4413      	add	r3, r2
 80019cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80019d0:	461a      	mov	r2, r3
 80019d2:	463b      	mov	r3, r7
 80019d4:	4619      	mov	r1, r3
 80019d6:	2002      	movs	r0, #2
 80019d8:	f000 f9ba 	bl	8001d50 <convert_int_value_to_ascii_hex_char_array>
			data_array[i] = tmp_arr_2[0];
 80019dc:	7839      	ldrb	r1, [r7, #0]
 80019de:	69ba      	ldr	r2, [r7, #24]
 80019e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019e2:	4413      	add	r3, r2
 80019e4:	460a      	mov	r2, r1
 80019e6:	701a      	strb	r2, [r3, #0]
			data_array[i + 1] = tmp_arr_2[1];
 80019e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019ea:	3301      	adds	r3, #1
 80019ec:	7879      	ldrb	r1, [r7, #1]
 80019ee:	69ba      	ldr	r2, [r7, #24]
 80019f0:	54d1      	strb	r1, [r2, r3]
	for (int i = 0; i < sizeof(data_array); i++)
 80019f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019f4:	3301      	adds	r3, #1
 80019f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019f8:	4632      	mov	r2, r6
 80019fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d8d9      	bhi.n	80019b4 <parse_CAN_message+0xf4>
		}
	}
	uint8_t timestamp_array[CAN_TIMESTAMP_SIZE];
	uint8_t timestamp_size_variable;
	if (timestamp_enabled)
 8001a00:	4b6f      	ldr	r3, [pc, #444]	; (8001bc0 <parse_CAN_message+0x300>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d00c      	beq.n	8001a22 <parse_CAN_message+0x162>
	{
		timestamp_size_variable = CAN_TIMESTAMP_SIZE;
 8001a08:	2304      	movs	r3, #4
 8001a0a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		convert_int_value_to_ascii_hex_char_array(sizeof(timestamp_array), timestamp_array, CAN_message_struct_to_parse.CAN_RX_timestamp_buffer);
 8001a0e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8001a12:	461a      	mov	r2, r3
 8001a14:	f107 0308 	add.w	r3, r7, #8
 8001a18:	4619      	mov	r1, r3
 8001a1a:	2004      	movs	r0, #4
 8001a1c:	f000 f998 	bl	8001d50 <convert_int_value_to_ascii_hex_char_array>
 8001a20:	e002      	b.n	8001a28 <parse_CAN_message+0x168>
	}
	else
	{
		timestamp_size_variable = 0;
 8001a22:	2300      	movs	r3, #0
 8001a24:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	}
	uint8_t CAN_to_UART_message_buffer[sizeof(message_type_char) + id_lenght + CAN_DATA_LENGHT_BYTE_SIZE + data_lenght + timestamp_size_variable + sizeof(message_end_char)];
 8001a28:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8001a2c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001a30:	441a      	add	r2, r3
 8001a32:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001a36:	4413      	add	r3, r2
 8001a38:	1cdd      	adds	r5, r3, #3
 8001a3a:	466b      	mov	r3, sp
 8001a3c:	469a      	mov	sl, r3
 8001a3e:	462b      	mov	r3, r5
 8001a40:	3b01      	subs	r3, #1
 8001a42:	617b      	str	r3, [r7, #20]
 8001a44:	4629      	mov	r1, r5
 8001a46:	f04f 0200 	mov.w	r2, #0
 8001a4a:	f04f 0300 	mov.w	r3, #0
 8001a4e:	f04f 0400 	mov.w	r4, #0
 8001a52:	00d4      	lsls	r4, r2, #3
 8001a54:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001a58:	00cb      	lsls	r3, r1, #3
 8001a5a:	4629      	mov	r1, r5
 8001a5c:	f04f 0200 	mov.w	r2, #0
 8001a60:	f04f 0300 	mov.w	r3, #0
 8001a64:	f04f 0400 	mov.w	r4, #0
 8001a68:	00d4      	lsls	r4, r2, #3
 8001a6a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001a6e:	00cb      	lsls	r3, r1, #3
 8001a70:	1deb      	adds	r3, r5, #7
 8001a72:	08db      	lsrs	r3, r3, #3
 8001a74:	00db      	lsls	r3, r3, #3
 8001a76:	ebad 0d03 	sub.w	sp, sp, r3
 8001a7a:	466b      	mov	r3, sp
 8001a7c:	3300      	adds	r3, #0
 8001a7e:	613b      	str	r3, [r7, #16]
	uint8_t message_element_counter = 0;
 8001a80:	2300      	movs	r3, #0
 8001a82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	uint8_t cycle_start_value_tmp = 0;
 8001a86:	2300      	movs	r3, #0
 8001a88:	73fb      	strb	r3, [r7, #15]
	CAN_to_UART_message_buffer[0] = message_type_char;
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8001a90:	701a      	strb	r2, [r3, #0]
	message_element_counter++;
 8001a92:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001a96:	3301      	adds	r3, #1
 8001a98:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	cycle_start_value_tmp = message_element_counter;
 8001a9c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001aa0:	73fb      	strb	r3, [r7, #15]
	for (int i = message_element_counter; i < (sizeof(id_array) + cycle_start_value_tmp); i++)
 8001aa2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001aa6:	637b      	str	r3, [r7, #52]	; 0x34
 8001aa8:	e011      	b.n	8001ace <parse_CAN_message+0x20e>
	{
		CAN_to_UART_message_buffer[i] = id_array[i - cycle_start_value_tmp];
 8001aaa:	7bfb      	ldrb	r3, [r7, #15]
 8001aac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	6a3a      	ldr	r2, [r7, #32]
 8001ab2:	5cd1      	ldrb	r1, [r2, r3]
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ab8:	4413      	add	r3, r2
 8001aba:	460a      	mov	r2, r1
 8001abc:	701a      	strb	r2, [r3, #0]
		message_element_counter++;
 8001abe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001ac2:	3301      	adds	r3, #1
 8001ac4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	for (int i = message_element_counter; i < (sizeof(id_array) + cycle_start_value_tmp); i++)
 8001ac8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aca:	3301      	adds	r3, #1
 8001acc:	637b      	str	r3, [r7, #52]	; 0x34
 8001ace:	4642      	mov	r2, r8
 8001ad0:	7bfb      	ldrb	r3, [r7, #15]
 8001ad2:	441a      	add	r2, r3
 8001ad4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	d8e7      	bhi.n	8001aaa <parse_CAN_message+0x1ea>
	}
	uint8_t data_lengt_tmp_buff = convert_data_lenght_to_DLC_code(data_lenght/2);
 8001ada:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001ade:	085b      	lsrs	r3, r3, #1
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 f86e 	bl	8001bc4 <convert_data_lenght_to_DLC_code>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	73bb      	strb	r3, [r7, #14]
	uint8_t CAN_DLS_char_array[1];
	convert_int_value_to_ascii_hex_char_array(sizeof(CAN_DLS_char_array), CAN_DLS_char_array, data_lengt_tmp_buff);
 8001aec:	7bba      	ldrb	r2, [r7, #14]
 8001aee:	1d3b      	adds	r3, r7, #4
 8001af0:	4619      	mov	r1, r3
 8001af2:	2001      	movs	r0, #1
 8001af4:	f000 f92c 	bl	8001d50 <convert_int_value_to_ascii_hex_char_array>
	CAN_to_UART_message_buffer[message_element_counter] = CAN_DLS_char_array[0];
 8001af8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001afc:	7939      	ldrb	r1, [r7, #4]
 8001afe:	693a      	ldr	r2, [r7, #16]
 8001b00:	54d1      	strb	r1, [r2, r3]
	message_element_counter++;
 8001b02:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001b06:	3301      	adds	r3, #1
 8001b08:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	cycle_start_value_tmp = message_element_counter;
 8001b0c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001b10:	73fb      	strb	r3, [r7, #15]
	for (int i = message_element_counter; i < (sizeof(data_array) + cycle_start_value_tmp); i++)
 8001b12:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001b16:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b18:	e011      	b.n	8001b3e <parse_CAN_message+0x27e>
	{
		CAN_to_UART_message_buffer[i] = data_array[i - cycle_start_value_tmp];
 8001b1a:	7bfb      	ldrb	r3, [r7, #15]
 8001b1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	5cd1      	ldrb	r1, [r2, r3]
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b28:	4413      	add	r3, r2
 8001b2a:	460a      	mov	r2, r1
 8001b2c:	701a      	strb	r2, [r3, #0]
		message_element_counter++;
 8001b2e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001b32:	3301      	adds	r3, #1
 8001b34:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	for (int i = message_element_counter; i < (sizeof(data_array) + cycle_start_value_tmp); i++)
 8001b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b3e:	4632      	mov	r2, r6
 8001b40:	7bfb      	ldrb	r3, [r7, #15]
 8001b42:	441a      	add	r2, r3
 8001b44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d8e7      	bhi.n	8001b1a <parse_CAN_message+0x25a>
	}
	if (timestamp_enabled)
 8001b4a:	4b1d      	ldr	r3, [pc, #116]	; (8001bc0 <parse_CAN_message+0x300>)
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d020      	beq.n	8001b94 <parse_CAN_message+0x2d4>
	{
		cycle_start_value_tmp = message_element_counter;
 8001b52:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001b56:	73fb      	strb	r3, [r7, #15]
		for (int i = message_element_counter; i < (sizeof(timestamp_array) + cycle_start_value_tmp); i++)
 8001b58:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001b5c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b5e:	e014      	b.n	8001b8a <parse_CAN_message+0x2ca>
		{
			CAN_to_UART_message_buffer[i] = timestamp_array[i - cycle_start_value_tmp];
 8001b60:	7bfb      	ldrb	r3, [r7, #15]
 8001b62:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001b6a:	4413      	add	r3, r2
 8001b6c:	f813 1c38 	ldrb.w	r1, [r3, #-56]
 8001b70:	693a      	ldr	r2, [r7, #16]
 8001b72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b74:	4413      	add	r3, r2
 8001b76:	460a      	mov	r2, r1
 8001b78:	701a      	strb	r2, [r3, #0]
			message_element_counter++;
 8001b7a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001b7e:	3301      	adds	r3, #1
 8001b80:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		for (int i = message_element_counter; i < (sizeof(timestamp_array) + cycle_start_value_tmp); i++)
 8001b84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b86:	3301      	adds	r3, #1
 8001b88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b8a:	7bfb      	ldrb	r3, [r7, #15]
 8001b8c:	1d1a      	adds	r2, r3, #4
 8001b8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d8e5      	bhi.n	8001b60 <parse_CAN_message+0x2a0>
		}
	}
	CAN_to_UART_message_buffer[message_element_counter] = message_end_char;
 8001b94:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	f897 1029 	ldrb.w	r1, [r7, #41]	; 0x29
 8001b9e:	54d1      	strb	r1, [r2, r3]
	add_message_to_UART_TX_queue(sizeof(CAN_to_UART_message_buffer), (int*)CAN_to_UART_message_buffer, UART_TX_MESSAGE_PRIORITY_3);
 8001ba0:	4628      	mov	r0, r5
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	2203      	movs	r2, #3
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	f7fe fcf4 	bl	8000594 <add_message_to_UART_TX_queue>
 8001bac:	46d5      	mov	sp, sl
 8001bae:	46cd      	mov	sp, r9
}
 8001bb0:	bf00      	nop
 8001bb2:	3740      	adds	r7, #64	; 0x40
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001bba:	b004      	add	sp, #16
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	20000cdc 	.word	0x20000cdc

08001bc4 <convert_data_lenght_to_DLC_code>:

uint8_t convert_data_lenght_to_DLC_code(uint8_t value_to_convert)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b085      	sub	sp, #20
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	4603      	mov	r3, r0
 8001bcc:	71fb      	strb	r3, [r7, #7]
	uint8_t DLC_code;
	switch (value_to_convert)
 8001bce:	79fb      	ldrb	r3, [r7, #7]
 8001bd0:	2b40      	cmp	r3, #64	; 0x40
 8001bd2:	f200 80b5 	bhi.w	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
 8001bd6:	a201      	add	r2, pc, #4	; (adr r2, 8001bdc <convert_data_lenght_to_DLC_code+0x18>)
 8001bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bdc:	08001ce1 	.word	0x08001ce1
 8001be0:	08001ce7 	.word	0x08001ce7
 8001be4:	08001ced 	.word	0x08001ced
 8001be8:	08001cf3 	.word	0x08001cf3
 8001bec:	08001cf9 	.word	0x08001cf9
 8001bf0:	08001cff 	.word	0x08001cff
 8001bf4:	08001d05 	.word	0x08001d05
 8001bf8:	08001d0b 	.word	0x08001d0b
 8001bfc:	08001d11 	.word	0x08001d11
 8001c00:	08001d41 	.word	0x08001d41
 8001c04:	08001d41 	.word	0x08001d41
 8001c08:	08001d41 	.word	0x08001d41
 8001c0c:	08001d17 	.word	0x08001d17
 8001c10:	08001d41 	.word	0x08001d41
 8001c14:	08001d41 	.word	0x08001d41
 8001c18:	08001d41 	.word	0x08001d41
 8001c1c:	08001d1d 	.word	0x08001d1d
 8001c20:	08001d41 	.word	0x08001d41
 8001c24:	08001d41 	.word	0x08001d41
 8001c28:	08001d41 	.word	0x08001d41
 8001c2c:	08001d23 	.word	0x08001d23
 8001c30:	08001d41 	.word	0x08001d41
 8001c34:	08001d41 	.word	0x08001d41
 8001c38:	08001d41 	.word	0x08001d41
 8001c3c:	08001d29 	.word	0x08001d29
 8001c40:	08001d41 	.word	0x08001d41
 8001c44:	08001d41 	.word	0x08001d41
 8001c48:	08001d41 	.word	0x08001d41
 8001c4c:	08001d41 	.word	0x08001d41
 8001c50:	08001d41 	.word	0x08001d41
 8001c54:	08001d41 	.word	0x08001d41
 8001c58:	08001d41 	.word	0x08001d41
 8001c5c:	08001d2f 	.word	0x08001d2f
 8001c60:	08001d41 	.word	0x08001d41
 8001c64:	08001d41 	.word	0x08001d41
 8001c68:	08001d41 	.word	0x08001d41
 8001c6c:	08001d41 	.word	0x08001d41
 8001c70:	08001d41 	.word	0x08001d41
 8001c74:	08001d41 	.word	0x08001d41
 8001c78:	08001d41 	.word	0x08001d41
 8001c7c:	08001d41 	.word	0x08001d41
 8001c80:	08001d41 	.word	0x08001d41
 8001c84:	08001d41 	.word	0x08001d41
 8001c88:	08001d41 	.word	0x08001d41
 8001c8c:	08001d41 	.word	0x08001d41
 8001c90:	08001d41 	.word	0x08001d41
 8001c94:	08001d41 	.word	0x08001d41
 8001c98:	08001d41 	.word	0x08001d41
 8001c9c:	08001d35 	.word	0x08001d35
 8001ca0:	08001d41 	.word	0x08001d41
 8001ca4:	08001d41 	.word	0x08001d41
 8001ca8:	08001d41 	.word	0x08001d41
 8001cac:	08001d41 	.word	0x08001d41
 8001cb0:	08001d41 	.word	0x08001d41
 8001cb4:	08001d41 	.word	0x08001d41
 8001cb8:	08001d41 	.word	0x08001d41
 8001cbc:	08001d41 	.word	0x08001d41
 8001cc0:	08001d41 	.word	0x08001d41
 8001cc4:	08001d41 	.word	0x08001d41
 8001cc8:	08001d41 	.word	0x08001d41
 8001ccc:	08001d41 	.word	0x08001d41
 8001cd0:	08001d41 	.word	0x08001d41
 8001cd4:	08001d41 	.word	0x08001d41
 8001cd8:	08001d41 	.word	0x08001d41
 8001cdc:	08001d3b 	.word	0x08001d3b
	{
	case 0:
	{
		DLC_code = 0x0;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	73fb      	strb	r3, [r7, #15]
		break;
 8001ce4:	e02c      	b.n	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 1:
	{
		DLC_code = 0x1;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	73fb      	strb	r3, [r7, #15]
		break;
 8001cea:	e029      	b.n	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 2:
	{
		DLC_code = 0x2;
 8001cec:	2302      	movs	r3, #2
 8001cee:	73fb      	strb	r3, [r7, #15]
		break;
 8001cf0:	e026      	b.n	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 3:
	{
		DLC_code = 0x3;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	73fb      	strb	r3, [r7, #15]
		break;
 8001cf6:	e023      	b.n	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 4:
	{
		DLC_code = 0x4;
 8001cf8:	2304      	movs	r3, #4
 8001cfa:	73fb      	strb	r3, [r7, #15]
		break;
 8001cfc:	e020      	b.n	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 5:
	{
		DLC_code = 0x5;
 8001cfe:	2305      	movs	r3, #5
 8001d00:	73fb      	strb	r3, [r7, #15]
		break;
 8001d02:	e01d      	b.n	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 6:
	{
		DLC_code = 0x6;
 8001d04:	2306      	movs	r3, #6
 8001d06:	73fb      	strb	r3, [r7, #15]
		break;
 8001d08:	e01a      	b.n	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 7:
	{
		DLC_code = 0x7;
 8001d0a:	2307      	movs	r3, #7
 8001d0c:	73fb      	strb	r3, [r7, #15]
		break;
 8001d0e:	e017      	b.n	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 8:
	{
		DLC_code = 0x8;
 8001d10:	2308      	movs	r3, #8
 8001d12:	73fb      	strb	r3, [r7, #15]
		break;
 8001d14:	e014      	b.n	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 12:
	{
		DLC_code = 0x9;
 8001d16:	2309      	movs	r3, #9
 8001d18:	73fb      	strb	r3, [r7, #15]
		break;
 8001d1a:	e011      	b.n	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 16:
	{
		DLC_code = 0xA;
 8001d1c:	230a      	movs	r3, #10
 8001d1e:	73fb      	strb	r3, [r7, #15]
		break;
 8001d20:	e00e      	b.n	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 20:
	{
		DLC_code = 0xB;
 8001d22:	230b      	movs	r3, #11
 8001d24:	73fb      	strb	r3, [r7, #15]
		break;
 8001d26:	e00b      	b.n	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 24:
	{
		DLC_code = 0xC;
 8001d28:	230c      	movs	r3, #12
 8001d2a:	73fb      	strb	r3, [r7, #15]
		break;
 8001d2c:	e008      	b.n	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 32:
	{
		DLC_code = 0xD;
 8001d2e:	230d      	movs	r3, #13
 8001d30:	73fb      	strb	r3, [r7, #15]
		break;
 8001d32:	e005      	b.n	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 48:
	{
		DLC_code = 0xE;
 8001d34:	230e      	movs	r3, #14
 8001d36:	73fb      	strb	r3, [r7, #15]
		break;
 8001d38:	e002      	b.n	8001d40 <convert_data_lenght_to_DLC_code+0x17c>
	}
	case 64:
	{
		DLC_code = 0xF;
 8001d3a:	230f      	movs	r3, #15
 8001d3c:	73fb      	strb	r3, [r7, #15]
		break;
 8001d3e:	bf00      	nop
	}
	}
	return DLC_code;
 8001d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3714      	adds	r7, #20
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop

08001d50 <convert_int_value_to_ascii_hex_char_array>:

void convert_int_value_to_ascii_hex_char_array(uint8_t size_of_array, uint8_t* array, uint32_t value)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	4603      	mov	r3, r0
 8001d58:	60b9      	str	r1, [r7, #8]
 8001d5a:	607a      	str	r2, [r7, #4]
 8001d5c:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < size_of_array; i++)
 8001d5e:	2300      	movs	r3, #0
 8001d60:	617b      	str	r3, [r7, #20]
 8001d62:	e018      	b.n	8001d96 <convert_int_value_to_ascii_hex_char_array+0x46>
	{
		*(array + (sizeof(uint8_t) * i)) = (value >> ((size_of_array - i - 1) * INT_TO_ASCII_CONVERT_BITWISE_SHIFT)) & 0xF;
 8001d64:	7bfa      	ldrb	r2, [r7, #15]
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	687a      	ldr	r2, [r7, #4]
 8001d70:	fa22 f303 	lsr.w	r3, r2, r3
 8001d74:	b2da      	uxtb	r2, r3
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	68b9      	ldr	r1, [r7, #8]
 8001d7a:	440b      	add	r3, r1
 8001d7c:	f002 020f 	and.w	r2, r2, #15
 8001d80:	b2d2      	uxtb	r2, r2
 8001d82:	701a      	strb	r2, [r3, #0]
		int_to_char(array + (sizeof(uint8_t) * i));
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	68ba      	ldr	r2, [r7, #8]
 8001d88:	4413      	add	r3, r2
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f000 f83a 	bl	8001e04 <int_to_char>
	for (int i = 0; i < size_of_array; i++)
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	3301      	adds	r3, #1
 8001d94:	617b      	str	r3, [r7, #20]
 8001d96:	7bfb      	ldrb	r3, [r7, #15]
 8001d98:	697a      	ldr	r2, [r7, #20]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	dbe2      	blt.n	8001d64 <convert_int_value_to_ascii_hex_char_array+0x14>
	}
}
 8001d9e:	bf00      	nop
 8001da0:	3718      	adds	r7, #24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
	...

08001da8 <set_non_standard_CAN_bitrate>:

void set_non_standard_CAN_bitrate(char* UART_message)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b088      	sub	sp, #32
 8001dac:	af02      	add	r7, sp, #8
 8001dae:	6078      	str	r0, [r7, #4]
	uint32_t tmp_prescaler = convert_hex_char_sequence_to_int_value(NON_STAND_CAN_PRESCALER_SIZE, &UART_message[NON_STAND_CAN_PRESCALER_INDEX]);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	3301      	adds	r3, #1
 8001db4:	4619      	mov	r1, r3
 8001db6:	2003      	movs	r0, #3
 8001db8:	f000 f946 	bl	8002048 <convert_hex_char_sequence_to_int_value>
 8001dbc:	6178      	str	r0, [r7, #20]
	uint32_t tmp_SJW = convert_hex_char_sequence_to_int_value(NON_STAND_CAN_SJW_SIZE, &UART_message[NON_STAND_CAN_SJW_INDEX]);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	3308      	adds	r3, #8
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	2002      	movs	r0, #2
 8001dc6:	f000 f93f 	bl	8002048 <convert_hex_char_sequence_to_int_value>
 8001dca:	6138      	str	r0, [r7, #16]
	uint32_t tmp_seg1 = convert_hex_char_sequence_to_int_value(NON_STAND_CAN_SEG1_SIZE, &UART_message[NON_STAND_CAN_SEG1_INDEX]);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3304      	adds	r3, #4
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	2002      	movs	r0, #2
 8001dd4:	f000 f938 	bl	8002048 <convert_hex_char_sequence_to_int_value>
 8001dd8:	60f8      	str	r0, [r7, #12]
	uint32_t tmp_seg2 = convert_hex_char_sequence_to_int_value(NON_STAND_CAN_SEG2_SIZE, &UART_message[NON_STAND_CAN_SEG2_INDEX]);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	3306      	adds	r3, #6
 8001dde:	4619      	mov	r1, r3
 8001de0:	2002      	movs	r0, #2
 8001de2:	f000 f931 	bl	8002048 <convert_hex_char_sequence_to_int_value>
 8001de6:	60b8      	str	r0, [r7, #8]
	CAN_baudrate_change(&hfdcan1, tmp_prescaler, tmp_SJW, tmp_seg1, tmp_seg2);
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	9300      	str	r3, [sp, #0]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	693a      	ldr	r2, [r7, #16]
 8001df0:	6979      	ldr	r1, [r7, #20]
 8001df2:	4803      	ldr	r0, [pc, #12]	; (8001e00 <set_non_standard_CAN_bitrate+0x58>)
 8001df4:	f000 fae4 	bl	80023c0 <CAN_baudrate_change>
}
 8001df8:	bf00      	nop
 8001dfa:	3718      	adds	r7, #24
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	20000ce0 	.word	0x20000ce0

08001e04 <int_to_char>:

void int_to_char(uint8_t* variable_pointer)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
	if (*variable_pointer <= 9)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	2b09      	cmp	r3, #9
 8001e12:	d806      	bhi.n	8001e22 <int_to_char+0x1e>
	{
		*variable_pointer = *variable_pointer + 0x30;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	3330      	adds	r3, #48	; 0x30
 8001e1a:	b2da      	uxtb	r2, r3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		*variable_pointer = *variable_pointer + 0x40 - 9;
	}
}
 8001e20:	e005      	b.n	8001e2e <int_to_char+0x2a>
		*variable_pointer = *variable_pointer + 0x40 - 9;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	3337      	adds	r3, #55	; 0x37
 8001e28:	b2da      	uxtb	r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	701a      	strb	r2, [r3, #0]
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
	...

08001e3c <init_CAN_values>:

void init_CAN_values(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
	CAN_RX_put_index = 0;
 8001e40:	4b08      	ldr	r3, [pc, #32]	; (8001e64 <init_CAN_values+0x28>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	701a      	strb	r2, [r3, #0]
	CAN_RX_get_index = 0;
 8001e46:	4b08      	ldr	r3, [pc, #32]	; (8001e68 <init_CAN_values+0x2c>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	701a      	strb	r2, [r3, #0]
	CAN_TX_put_index = 0;
 8001e4c:	4b07      	ldr	r3, [pc, #28]	; (8001e6c <init_CAN_values+0x30>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	701a      	strb	r2, [r3, #0]
	CAN_TX_get_index = 0;
 8001e52:	4b07      	ldr	r3, [pc, #28]	; (8001e70 <init_CAN_values+0x34>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	701a      	strb	r2, [r3, #0]
}
 8001e58:	bf00      	nop
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	2000057c 	.word	0x2000057c
 8001e68:	200007ac 	.word	0x200007ac
 8001e6c:	20000cde 	.word	0x20000cde
 8001e70:	20000474 	.word	0x20000474

08001e74 <set_can_frame_parameters>:

CAN_ParametersSet_StructTypeDef set_can_frame_parameters(uint32_t id_type_set, uint32_t frame_type_set)
{
 8001e74:	b490      	push	{r4, r7}
 8001e76:	b088      	sub	sp, #32
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	60b9      	str	r1, [r7, #8]
 8001e7e:	607a      	str	r2, [r7, #4]
	CAN_ParametersSet_StructTypeDef CAN_frame_parameters;
	switch (id_type_set)
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d003      	beq.n	8001e8e <set_can_frame_parameters+0x1a>
 8001e86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e8a:	d00b      	beq.n	8001ea4 <set_can_frame_parameters+0x30>
 8001e8c:	e016      	b.n	8001ebc <set_can_frame_parameters+0x48>
	{
	case FDCAN_STANDARD_ID:
	{
		CAN_frame_parameters.id_type = FDCAN_STANDARD_ID;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	617b      	str	r3, [r7, #20]
		CAN_frame_parameters.id_lenght_in_bytes = STANDARD_CAN_MESSAGE_ID_LENGHT_BYTE;
 8001e92:	2303      	movs	r3, #3
 8001e94:	773b      	strb	r3, [r7, #28]
		CAN_frame_parameters.id_byte_number = STANDARD_CAN_MESSAGE_ID_BYTE;
 8001e96:	2301      	movs	r3, #1
 8001e98:	777b      	strb	r3, [r7, #29]
		CAN_frame_parameters.data_lenght_byte_number = STANDARD_CAN_MESSAGE_DATA_LENGHT_BYTE;
 8001e9a:	2304      	movs	r3, #4
 8001e9c:	77bb      	strb	r3, [r7, #30]
		CAN_frame_parameters.data_start_byte_number = STANDARD_CAN_MESSAGE_DATA_START_BYTE;
 8001e9e:	2305      	movs	r3, #5
 8001ea0:	77fb      	strb	r3, [r7, #31]
		break;
 8001ea2:	e00b      	b.n	8001ebc <set_can_frame_parameters+0x48>
	}
	case FDCAN_EXTENDED_ID:
	{
		CAN_frame_parameters.id_type = FDCAN_EXTENDED_ID;
 8001ea4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ea8:	617b      	str	r3, [r7, #20]
		CAN_frame_parameters.id_lenght_in_bytes = EXTENDED_CAN_MESSAGE_ID_LENGHT_BYTE;
 8001eaa:	2308      	movs	r3, #8
 8001eac:	773b      	strb	r3, [r7, #28]
		CAN_frame_parameters.id_byte_number = EXTENDED_CAN_MESSAGE_ID_BYTE;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	777b      	strb	r3, [r7, #29]
		CAN_frame_parameters.data_lenght_byte_number = EXTENDED_CAN_MESSAGE_DATA_LENGHT_BYTE;
 8001eb2:	2309      	movs	r3, #9
 8001eb4:	77bb      	strb	r3, [r7, #30]
		CAN_frame_parameters.data_start_byte_number = EXTENDED_CAN_MESSAGE_DATA_START_BYTE;
 8001eb6:	230a      	movs	r3, #10
 8001eb8:	77fb      	strb	r3, [r7, #31]
		break;
 8001eba:	bf00      	nop
	}
	}
	switch (frame_type_set)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d003      	beq.n	8001eca <set_can_frame_parameters+0x56>
 8001ec2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001ec6:	d003      	beq.n	8001ed0 <set_can_frame_parameters+0x5c>
 8001ec8:	e006      	b.n	8001ed8 <set_can_frame_parameters+0x64>
	{
	case FDCAN_DATA_FRAME:
	{
		CAN_frame_parameters.frame_type = FDCAN_DATA_FRAME;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61bb      	str	r3, [r7, #24]
		break;
 8001ece:	e003      	b.n	8001ed8 <set_can_frame_parameters+0x64>
	}
	case FDCAN_REMOTE_FRAME:
	{
		CAN_frame_parameters.frame_type = FDCAN_REMOTE_FRAME;
 8001ed0:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001ed4:	61bb      	str	r3, [r7, #24]
		break;
 8001ed6:	bf00      	nop
	}
	}
	return CAN_frame_parameters;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	461c      	mov	r4, r3
 8001edc:	f107 0314 	add.w	r3, r7, #20
 8001ee0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001ee4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001ee8:	68f8      	ldr	r0, [r7, #12]
 8001eea:	3720      	adds	r7, #32
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bc90      	pop	{r4, r7}
 8001ef0:	4770      	bx	lr

08001ef2 <send_CAN_frame>:

void send_CAN_frame(char* can_buffer_to_parse, CAN_ParametersSet_StructTypeDef CAN_frame_parameters_set)
{
 8001ef2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ef4:	b08d      	sub	sp, #52	; 0x34
 8001ef6:	af02      	add	r7, sp, #8
 8001ef8:	60f8      	str	r0, [r7, #12]
 8001efa:	4638      	mov	r0, r7
 8001efc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001f00:	466b      	mov	r3, sp
 8001f02:	461e      	mov	r6, r3
	uint32_t identifier = convert_hex_char_sequence_to_int_value(CAN_frame_parameters_set.id_lenght_in_bytes, &can_buffer_to_parse[CAN_frame_parameters_set.id_byte_number]);
 8001f04:	7a3a      	ldrb	r2, [r7, #8]
 8001f06:	7a7b      	ldrb	r3, [r7, #9]
 8001f08:	4619      	mov	r1, r3
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	440b      	add	r3, r1
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4610      	mov	r0, r2
 8001f12:	f000 f899 	bl	8002048 <convert_hex_char_sequence_to_int_value>
 8001f16:	6238      	str	r0, [r7, #32]
	uint32_t data_lenght = CAN_TX_message_DLC_bytes_define(convert_ascii_hex_char_to_int_value(can_buffer_to_parse[CAN_frame_parameters_set.data_lenght_byte_number]));
 8001f18:	7abb      	ldrb	r3, [r7, #10]
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	4413      	add	r3, r2
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f000 f878 	bl	8002018 <convert_ascii_hex_char_to_int_value>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f000 f958 	bl	80021e0 <CAN_TX_message_DLC_bytes_define>
 8001f30:	61f8      	str	r0, [r7, #28]
	uint8_t can_tx_data_buffer[convert_ascii_hex_char_to_int_value(can_buffer_to_parse[CAN_frame_parameters_set.data_lenght_byte_number])];
 8001f32:	7abb      	ldrb	r3, [r7, #10]
 8001f34:	461a      	mov	r2, r3
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	4413      	add	r3, r2
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f000 f86b 	bl	8002018 <convert_ascii_hex_char_to_int_value>
 8001f42:	4603      	mov	r3, r0
 8001f44:	461d      	mov	r5, r3
 8001f46:	462b      	mov	r3, r5
 8001f48:	3b01      	subs	r3, #1
 8001f4a:	61bb      	str	r3, [r7, #24]
 8001f4c:	b2e9      	uxtb	r1, r5
 8001f4e:	f04f 0200 	mov.w	r2, #0
 8001f52:	f04f 0300 	mov.w	r3, #0
 8001f56:	f04f 0400 	mov.w	r4, #0
 8001f5a:	00d4      	lsls	r4, r2, #3
 8001f5c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001f60:	00cb      	lsls	r3, r1, #3
 8001f62:	b2e9      	uxtb	r1, r5
 8001f64:	f04f 0200 	mov.w	r2, #0
 8001f68:	f04f 0300 	mov.w	r3, #0
 8001f6c:	f04f 0400 	mov.w	r4, #0
 8001f70:	00d4      	lsls	r4, r2, #3
 8001f72:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001f76:	00cb      	lsls	r3, r1, #3
 8001f78:	462b      	mov	r3, r5
 8001f7a:	3307      	adds	r3, #7
 8001f7c:	08db      	lsrs	r3, r3, #3
 8001f7e:	00db      	lsls	r3, r3, #3
 8001f80:	ebad 0d03 	sub.w	sp, sp, r3
 8001f84:	ab02      	add	r3, sp, #8
 8001f86:	3300      	adds	r3, #0
 8001f88:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < (sizeof(can_tx_data_buffer)*2); i++)
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	627b      	str	r3, [r7, #36]	; 0x24
 8001f8e:	e031      	b.n	8001ff4 <send_CAN_frame+0x102>
	{
		if ((i % 2) == 0)
 8001f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d129      	bne.n	8001fee <send_CAN_frame+0xfc>
		{
			uint8_t value_array[2];
			value_array[0] = convert_ascii_hex_char_to_int_value(can_buffer_to_parse[CAN_frame_parameters_set.data_start_byte_number + i]);
 8001f9a:	7afb      	ldrb	r3, [r7, #11]
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa0:	4413      	add	r3, r2
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4413      	add	r3, r2
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f000 f834 	bl	8002018 <convert_ascii_hex_char_to_int_value>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	743b      	strb	r3, [r7, #16]
			value_array[1] = convert_ascii_hex_char_to_int_value(can_buffer_to_parse[CAN_frame_parameters_set.data_start_byte_number + i + 1]);
 8001fb4:	7afb      	ldrb	r3, [r7, #11]
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fba:	4413      	add	r3, r2
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	68fa      	ldr	r2, [r7, #12]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f000 f827 	bl	8002018 <convert_ascii_hex_char_to_int_value>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	747b      	strb	r3, [r7, #17]
			can_tx_data_buffer[i/2] = unite_digits_sequence(sizeof(value_array), value_array, ASCII_TO_INT_CONVERT_BITWISE_SHIFT);
 8001fce:	f107 0310 	add.w	r3, r7, #16
 8001fd2:	2204      	movs	r2, #4
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	2002      	movs	r0, #2
 8001fd8:	f000 f9b0 	bl	800233c <unite_digits_sequence>
 8001fdc:	4601      	mov	r1, r0
 8001fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe0:	0fda      	lsrs	r2, r3, #31
 8001fe2:	4413      	add	r3, r2
 8001fe4:	105b      	asrs	r3, r3, #1
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	b2c9      	uxtb	r1, r1
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	5499      	strb	r1, [r3, r2]
	for (int i = 0; i < (sizeof(can_tx_data_buffer)*2); i++)
 8001fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ff4:	462b      	mov	r3, r5
 8001ff6:	005a      	lsls	r2, r3, #1
 8001ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d8c8      	bhi.n	8001f90 <send_CAN_frame+0x9e>
		}
	}
	CAN_transmit_message(CAN_frame_parameters_set.id_type, CAN_frame_parameters_set.frame_type, identifier, data_lenght, can_tx_data_buffer);
 8001ffe:	6838      	ldr	r0, [r7, #0]
 8002000:	6879      	ldr	r1, [r7, #4]
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	9300      	str	r3, [sp, #0]
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	6a3a      	ldr	r2, [r7, #32]
 800200a:	f000 f959 	bl	80022c0 <CAN_transmit_message>
 800200e:	46b5      	mov	sp, r6
}
 8002010:	bf00      	nop
 8002012:	372c      	adds	r7, #44	; 0x2c
 8002014:	46bd      	mov	sp, r7
 8002016:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002018 <convert_ascii_hex_char_to_int_value>:

uint8_t convert_ascii_hex_char_to_int_value(char char_to_convert)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	4603      	mov	r3, r0
 8002020:	71fb      	strb	r3, [r7, #7]
	uint8_t int_value = 0;
 8002022:	2300      	movs	r3, #0
 8002024:	73fb      	strb	r3, [r7, #15]
	if ((int)char_to_convert <= (int)'9')
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	2b39      	cmp	r3, #57	; 0x39
 800202a:	d803      	bhi.n	8002034 <convert_ascii_hex_char_to_int_value+0x1c>
	{
		int_value = char_to_convert - '0';
 800202c:	79fb      	ldrb	r3, [r7, #7]
 800202e:	3b30      	subs	r3, #48	; 0x30
 8002030:	73fb      	strb	r3, [r7, #15]
 8002032:	e002      	b.n	800203a <convert_ascii_hex_char_to_int_value+0x22>
	}
	else
	{
		int_value = char_to_convert - 'A' + 10;
 8002034:	79fb      	ldrb	r3, [r7, #7]
 8002036:	3b37      	subs	r3, #55	; 0x37
 8002038:	73fb      	strb	r3, [r7, #15]
	}
	return int_value;
 800203a:	7bfb      	ldrb	r3, [r7, #15]
}
 800203c:	4618      	mov	r0, r3
 800203e:	3714      	adds	r7, #20
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <convert_hex_char_sequence_to_int_value>:

uint32_t convert_hex_char_sequence_to_int_value(uint8_t number_of_chars, char* char_array_pointer)
{
 8002048:	b5f0      	push	{r4, r5, r6, r7, lr}
 800204a:	b087      	sub	sp, #28
 800204c:	af00      	add	r7, sp, #0
 800204e:	4603      	mov	r3, r0
 8002050:	6039      	str	r1, [r7, #0]
 8002052:	71fb      	strb	r3, [r7, #7]
 8002054:	466b      	mov	r3, sp
 8002056:	461e      	mov	r6, r3
	uint8_t tmp_arr_2[number_of_chars];
 8002058:	79fd      	ldrb	r5, [r7, #7]
 800205a:	462b      	mov	r3, r5
 800205c:	3b01      	subs	r3, #1
 800205e:	613b      	str	r3, [r7, #16]
 8002060:	b2e9      	uxtb	r1, r5
 8002062:	f04f 0200 	mov.w	r2, #0
 8002066:	f04f 0300 	mov.w	r3, #0
 800206a:	f04f 0400 	mov.w	r4, #0
 800206e:	00d4      	lsls	r4, r2, #3
 8002070:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8002074:	00cb      	lsls	r3, r1, #3
 8002076:	b2e9      	uxtb	r1, r5
 8002078:	f04f 0200 	mov.w	r2, #0
 800207c:	f04f 0300 	mov.w	r3, #0
 8002080:	f04f 0400 	mov.w	r4, #0
 8002084:	00d4      	lsls	r4, r2, #3
 8002086:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800208a:	00cb      	lsls	r3, r1, #3
 800208c:	462b      	mov	r3, r5
 800208e:	3307      	adds	r3, #7
 8002090:	08db      	lsrs	r3, r3, #3
 8002092:	00db      	lsls	r3, r3, #3
 8002094:	ebad 0d03 	sub.w	sp, sp, r3
 8002098:	466b      	mov	r3, sp
 800209a:	3300      	adds	r3, #0
 800209c:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < sizeof(tmp_arr_2); i++)
 800209e:	2300      	movs	r3, #0
 80020a0:	617b      	str	r3, [r7, #20]
 80020a2:	e010      	b.n	80020c6 <convert_hex_char_sequence_to_int_value+0x7e>
	{
		tmp_arr_2[i] = convert_ascii_hex_char_to_int_value(char_array_pointer[i]);
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	683a      	ldr	r2, [r7, #0]
 80020a8:	4413      	add	r3, r2
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7ff ffb3 	bl	8002018 <convert_ascii_hex_char_to_int_value>
 80020b2:	4603      	mov	r3, r0
 80020b4:	4619      	mov	r1, r3
 80020b6:	68fa      	ldr	r2, [r7, #12]
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	4413      	add	r3, r2
 80020bc:	460a      	mov	r2, r1
 80020be:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < sizeof(tmp_arr_2); i++)
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	3301      	adds	r3, #1
 80020c4:	617b      	str	r3, [r7, #20]
 80020c6:	462a      	mov	r2, r5
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d8ea      	bhi.n	80020a4 <convert_hex_char_sequence_to_int_value+0x5c>
	}
	uint32_t return_int_value = unite_digits_sequence(sizeof(tmp_arr_2), tmp_arr_2, ASCII_TO_INT_CONVERT_BITWISE_SHIFT);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2204      	movs	r2, #4
 80020d2:	4619      	mov	r1, r3
 80020d4:	4628      	mov	r0, r5
 80020d6:	f000 f931 	bl	800233c <unite_digits_sequence>
 80020da:	60b8      	str	r0, [r7, #8]
	return return_int_value;
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	46b5      	mov	sp, r6
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	371c      	adds	r7, #28
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080020e8 <CAN_message_data_lenght_define>:

uint32_t CAN_message_data_lenght_define(uint32_t data_lenght_code)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
	uint32_t lenght_bytes;
	switch (data_lenght_code)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 80020f6:	d051      	beq.n	800219c <CAN_message_data_lenght_define+0xb4>
 80020f8:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 80020fc:	d818      	bhi.n	8002130 <CAN_message_data_lenght_define+0x48>
 80020fe:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002102:	d03f      	beq.n	8002184 <CAN_message_data_lenght_define+0x9c>
 8002104:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002108:	d808      	bhi.n	800211c <CAN_message_data_lenght_define+0x34>
 800210a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800210e:	d033      	beq.n	8002178 <CAN_message_data_lenght_define+0x90>
 8002110:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002114:	d033      	beq.n	800217e <CAN_message_data_lenght_define+0x96>
 8002116:	2b00      	cmp	r3, #0
 8002118:	d02b      	beq.n	8002172 <CAN_message_data_lenght_define+0x8a>
 800211a:	e05a      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
 800211c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002120:	d036      	beq.n	8002190 <CAN_message_data_lenght_define+0xa8>
 8002122:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8002126:	d036      	beq.n	8002196 <CAN_message_data_lenght_define+0xae>
 8002128:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800212c:	d02d      	beq.n	800218a <CAN_message_data_lenght_define+0xa2>
 800212e:	e050      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
 8002130:	f5b3 2f30 	cmp.w	r3, #720896	; 0xb0000
 8002134:	d03e      	beq.n	80021b4 <CAN_message_data_lenght_define+0xcc>
 8002136:	f5b3 2f30 	cmp.w	r3, #720896	; 0xb0000
 800213a:	d809      	bhi.n	8002150 <CAN_message_data_lenght_define+0x68>
 800213c:	f5b3 2f10 	cmp.w	r3, #589824	; 0x90000
 8002140:	d032      	beq.n	80021a8 <CAN_message_data_lenght_define+0xc0>
 8002142:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 8002146:	d032      	beq.n	80021ae <CAN_message_data_lenght_define+0xc6>
 8002148:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800214c:	d029      	beq.n	80021a2 <CAN_message_data_lenght_define+0xba>
 800214e:	e040      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
 8002150:	f5b3 2f50 	cmp.w	r3, #851968	; 0xd0000
 8002154:	d034      	beq.n	80021c0 <CAN_message_data_lenght_define+0xd8>
 8002156:	f5b3 2f50 	cmp.w	r3, #851968	; 0xd0000
 800215a:	d803      	bhi.n	8002164 <CAN_message_data_lenght_define+0x7c>
 800215c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002160:	d02b      	beq.n	80021ba <CAN_message_data_lenght_define+0xd2>
 8002162:	e036      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
 8002164:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002168:	d02d      	beq.n	80021c6 <CAN_message_data_lenght_define+0xde>
 800216a:	f5b3 2f70 	cmp.w	r3, #983040	; 0xf0000
 800216e:	d02d      	beq.n	80021cc <CAN_message_data_lenght_define+0xe4>
 8002170:	e02f      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	{
	case FDCAN_DLC_BYTES_0:
	{
		lenght_bytes = 0;
 8002172:	2300      	movs	r3, #0
 8002174:	60fb      	str	r3, [r7, #12]
		break;
 8002176:	e02c      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	}
	case FDCAN_DLC_BYTES_1:
	{
		lenght_bytes = 1;
 8002178:	2301      	movs	r3, #1
 800217a:	60fb      	str	r3, [r7, #12]
		break;
 800217c:	e029      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	}
	case FDCAN_DLC_BYTES_2:
	{
		lenght_bytes = 2;
 800217e:	2302      	movs	r3, #2
 8002180:	60fb      	str	r3, [r7, #12]
		break;
 8002182:	e026      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	}
	case FDCAN_DLC_BYTES_3:
	{
		lenght_bytes = 3;
 8002184:	2303      	movs	r3, #3
 8002186:	60fb      	str	r3, [r7, #12]
		break;
 8002188:	e023      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	}
	case FDCAN_DLC_BYTES_4:
	{
		lenght_bytes = 4;
 800218a:	2304      	movs	r3, #4
 800218c:	60fb      	str	r3, [r7, #12]
		break;
 800218e:	e020      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	}
	case FDCAN_DLC_BYTES_5:
	{
		lenght_bytes = 5;
 8002190:	2305      	movs	r3, #5
 8002192:	60fb      	str	r3, [r7, #12]
		break;
 8002194:	e01d      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	}
	case FDCAN_DLC_BYTES_6:
	{
		lenght_bytes = 6;
 8002196:	2306      	movs	r3, #6
 8002198:	60fb      	str	r3, [r7, #12]
		break;
 800219a:	e01a      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	}
	case FDCAN_DLC_BYTES_7:
	{
		lenght_bytes = 7;
 800219c:	2307      	movs	r3, #7
 800219e:	60fb      	str	r3, [r7, #12]
		break;
 80021a0:	e017      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	}
	case FDCAN_DLC_BYTES_8:
	{
		lenght_bytes = 8;
 80021a2:	2308      	movs	r3, #8
 80021a4:	60fb      	str	r3, [r7, #12]
		break;
 80021a6:	e014      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	}
	case FDCAN_DLC_BYTES_12:
	{
		lenght_bytes = 12;
 80021a8:	230c      	movs	r3, #12
 80021aa:	60fb      	str	r3, [r7, #12]
		break;
 80021ac:	e011      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	}
	case FDCAN_DLC_BYTES_16:
	{
		lenght_bytes = 16;
 80021ae:	2310      	movs	r3, #16
 80021b0:	60fb      	str	r3, [r7, #12]
		break;
 80021b2:	e00e      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	}
	case FDCAN_DLC_BYTES_20:
	{
		lenght_bytes = 20;
 80021b4:	2314      	movs	r3, #20
 80021b6:	60fb      	str	r3, [r7, #12]
		break;
 80021b8:	e00b      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	}
	case FDCAN_DLC_BYTES_24:
	{
		lenght_bytes = 24;
 80021ba:	2318      	movs	r3, #24
 80021bc:	60fb      	str	r3, [r7, #12]
		break;
 80021be:	e008      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	}
	case FDCAN_DLC_BYTES_32:
	{
		lenght_bytes = 32;
 80021c0:	2320      	movs	r3, #32
 80021c2:	60fb      	str	r3, [r7, #12]
		break;
 80021c4:	e005      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	}
	case FDCAN_DLC_BYTES_48:
	{
		lenght_bytes = 48;
 80021c6:	2330      	movs	r3, #48	; 0x30
 80021c8:	60fb      	str	r3, [r7, #12]
		break;
 80021ca:	e002      	b.n	80021d2 <CAN_message_data_lenght_define+0xea>
	}
	case FDCAN_DLC_BYTES_64:
	{
		lenght_bytes = 64;
 80021cc:	2340      	movs	r3, #64	; 0x40
 80021ce:	60fb      	str	r3, [r7, #12]
		break;
 80021d0:	bf00      	nop
	}
	}
	return lenght_bytes;
 80021d2:	68fb      	ldr	r3, [r7, #12]
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3714      	adds	r7, #20
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <CAN_TX_message_DLC_bytes_define>:

uint32_t CAN_TX_message_DLC_bytes_define(uint32_t data_lenght_bytes)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
	uint32_t DLC_bytes;
	switch (data_lenght_bytes)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2b0f      	cmp	r3, #15
 80021ec:	d861      	bhi.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
 80021ee:	a201      	add	r2, pc, #4	; (adr r2, 80021f4 <CAN_TX_message_DLC_bytes_define+0x14>)
 80021f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021f4:	08002235 	.word	0x08002235
 80021f8:	0800223b 	.word	0x0800223b
 80021fc:	08002243 	.word	0x08002243
 8002200:	0800224b 	.word	0x0800224b
 8002204:	08002253 	.word	0x08002253
 8002208:	0800225b 	.word	0x0800225b
 800220c:	08002263 	.word	0x08002263
 8002210:	0800226b 	.word	0x0800226b
 8002214:	08002273 	.word	0x08002273
 8002218:	0800227b 	.word	0x0800227b
 800221c:	08002283 	.word	0x08002283
 8002220:	0800228b 	.word	0x0800228b
 8002224:	08002293 	.word	0x08002293
 8002228:	0800229b 	.word	0x0800229b
 800222c:	080022a3 	.word	0x080022a3
 8002230:	080022ab 	.word	0x080022ab
	{
	case 0x0:
	{
		DLC_bytes = FDCAN_DLC_BYTES_0;
 8002234:	2300      	movs	r3, #0
 8002236:	60fb      	str	r3, [r7, #12]
		break;
 8002238:	e03b      	b.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x1:
	{
		DLC_bytes = FDCAN_DLC_BYTES_1;
 800223a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800223e:	60fb      	str	r3, [r7, #12]
		break;
 8002240:	e037      	b.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x2:
	{
		DLC_bytes = FDCAN_DLC_BYTES_2;
 8002242:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002246:	60fb      	str	r3, [r7, #12]
		break;
 8002248:	e033      	b.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x3:
	{
		DLC_bytes = FDCAN_DLC_BYTES_3;
 800224a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800224e:	60fb      	str	r3, [r7, #12]
		break;
 8002250:	e02f      	b.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x4:
	{
		DLC_bytes = FDCAN_DLC_BYTES_4;
 8002252:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002256:	60fb      	str	r3, [r7, #12]
		break;
 8002258:	e02b      	b.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x5:
	{
		DLC_bytes = FDCAN_DLC_BYTES_5;
 800225a:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800225e:	60fb      	str	r3, [r7, #12]
		break;
 8002260:	e027      	b.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x6:
	{
		DLC_bytes = FDCAN_DLC_BYTES_6;
 8002262:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 8002266:	60fb      	str	r3, [r7, #12]
		break;
 8002268:	e023      	b.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x7:
	{
		DLC_bytes = FDCAN_DLC_BYTES_7;
 800226a:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
 800226e:	60fb      	str	r3, [r7, #12]
		break;
 8002270:	e01f      	b.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x8:
	{
		DLC_bytes = FDCAN_DLC_BYTES_8;
 8002272:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002276:	60fb      	str	r3, [r7, #12]
		break;
 8002278:	e01b      	b.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0x9:
	{
		DLC_bytes = FDCAN_DLC_BYTES_12;
 800227a:	f44f 2310 	mov.w	r3, #589824	; 0x90000
 800227e:	60fb      	str	r3, [r7, #12]
		break;
 8002280:	e017      	b.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0xA:
	{
		DLC_bytes = FDCAN_DLC_BYTES_16;
 8002282:	f44f 2320 	mov.w	r3, #655360	; 0xa0000
 8002286:	60fb      	str	r3, [r7, #12]
		break;
 8002288:	e013      	b.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0xB:
	{
		DLC_bytes = FDCAN_DLC_BYTES_20;
 800228a:	f44f 2330 	mov.w	r3, #720896	; 0xb0000
 800228e:	60fb      	str	r3, [r7, #12]
		break;
 8002290:	e00f      	b.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0xC:
	{
		DLC_bytes = FDCAN_DLC_BYTES_24;
 8002292:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8002296:	60fb      	str	r3, [r7, #12]
		break;
 8002298:	e00b      	b.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0xD:
	{
		DLC_bytes = FDCAN_DLC_BYTES_32;
 800229a:	f44f 2350 	mov.w	r3, #851968	; 0xd0000
 800229e:	60fb      	str	r3, [r7, #12]
		break;
 80022a0:	e007      	b.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0xE:
	{
		DLC_bytes = FDCAN_DLC_BYTES_48;
 80022a2:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 80022a6:	60fb      	str	r3, [r7, #12]
		break;
 80022a8:	e003      	b.n	80022b2 <CAN_TX_message_DLC_bytes_define+0xd2>
	}
	case 0xF:
	{
		DLC_bytes = FDCAN_DLC_BYTES_64;
 80022aa:	f44f 2370 	mov.w	r3, #983040	; 0xf0000
 80022ae:	60fb      	str	r3, [r7, #12]
		break;
 80022b0:	bf00      	nop
	}
	}
	return DLC_bytes;
 80022b2:	68fb      	ldr	r3, [r7, #12]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3714      	adds	r7, #20
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <CAN_transmit_message>:

void CAN_transmit_message(uint32_t id_type, uint32_t frame_type, uint32_t identifier, uint32_t data_lenght, uint8_t* tx_data)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b08e      	sub	sp, #56	; 0x38
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
 80022cc:	603b      	str	r3, [r7, #0]
	FDCAN_TxHeaderTypeDef tx_header;
	tx_header.Identifier = identifier;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	617b      	str	r3, [r7, #20]
	tx_header.IdType = id_type;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	61bb      	str	r3, [r7, #24]
	tx_header.TxFrameType = frame_type;
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	61fb      	str	r3, [r7, #28]
	tx_header.DataLength = data_lenght;
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	623b      	str	r3, [r7, #32]
	tx_header.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80022de:	2300      	movs	r3, #0
 80022e0:	627b      	str	r3, [r7, #36]	; 0x24
	tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 80022e2:	2300      	movs	r3, #0
 80022e4:	62bb      	str	r3, [r7, #40]	; 0x28
	tx_header.FDFormat = FDCAN_CLASSIC_CAN;
 80022e6:	2300      	movs	r3, #0
 80022e8:	62fb      	str	r3, [r7, #44]	; 0x2c
	tx_header.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80022ea:	2300      	movs	r3, #0
 80022ec:	633b      	str	r3, [r7, #48]	; 0x30
	tx_header.MessageMarker = 0;
 80022ee:	2300      	movs	r3, #0
 80022f0:	637b      	str	r3, [r7, #52]	; 0x34
	add_message_to_CAN_TX_queue(&tx_header, tx_data);
 80022f2:	f107 0314 	add.w	r3, r7, #20
 80022f6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80022f8:	4618      	mov	r0, r3
 80022fa:	f000 f881 	bl	8002400 <add_message_to_CAN_TX_queue>
}
 80022fe:	bf00      	nop
 8002300:	3738      	adds	r7, #56	; 0x38
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}

08002306 <init_char_array_by_zero>:

//    
void init_char_array_by_zero(uint16_t array_size, char* array_pointer)
{
 8002306:	b480      	push	{r7}
 8002308:	b085      	sub	sp, #20
 800230a:	af00      	add	r7, sp, #0
 800230c:	4603      	mov	r3, r0
 800230e:	6039      	str	r1, [r7, #0]
 8002310:	80fb      	strh	r3, [r7, #6]
	for (int int_char_counter = 0; int_char_counter < (array_size); int_char_counter++)
 8002312:	2300      	movs	r3, #0
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	e007      	b.n	8002328 <init_char_array_by_zero+0x22>
	{
		*(array_pointer + (int_char_counter*(sizeof(char)))) = '0';
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	683a      	ldr	r2, [r7, #0]
 800231c:	4413      	add	r3, r2
 800231e:	2230      	movs	r2, #48	; 0x30
 8002320:	701a      	strb	r2, [r3, #0]
	for (int int_char_counter = 0; int_char_counter < (array_size); int_char_counter++)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	3301      	adds	r3, #1
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	88fb      	ldrh	r3, [r7, #6]
 800232a:	68fa      	ldr	r2, [r7, #12]
 800232c:	429a      	cmp	r2, r3
 800232e:	dbf3      	blt.n	8002318 <init_char_array_by_zero+0x12>
	}
}
 8002330:	bf00      	nop
 8002332:	3714      	adds	r7, #20
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr

0800233c <unite_digits_sequence>:
		*(array_pointer + int_zero_counter) = 0;
	}
}

uint32_t unite_digits_sequence(uint8_t number_of_values, uint8_t *byte_array_pointer, uint8_t bitwise_shift)
{
 800233c:	b480      	push	{r7}
 800233e:	b085      	sub	sp, #20
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	6039      	str	r1, [r7, #0]
 8002346:	71fb      	strb	r3, [r7, #7]
 8002348:	4613      	mov	r3, r2
 800234a:	71bb      	strb	r3, [r7, #6]
	uint32_t summary_value = 0;
 800234c:	2300      	movs	r3, #0
 800234e:	60fb      	str	r3, [r7, #12]
	for (int i = number_of_values - 1; i >= 0; i--)
 8002350:	79fb      	ldrb	r3, [r7, #7]
 8002352:	3b01      	subs	r3, #1
 8002354:	60bb      	str	r3, [r7, #8]
 8002356:	e014      	b.n	8002382 <unite_digits_sequence+0x46>
	{
		summary_value = summary_value | (byte_array_pointer[i] << ((number_of_values - 1 - i)*bitwise_shift));
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	4413      	add	r3, r2
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	4619      	mov	r1, r3
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	1e5a      	subs	r2, r3, #1
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	79ba      	ldrb	r2, [r7, #6]
 800236c:	fb02 f303 	mul.w	r3, r2, r3
 8002370:	fa01 f303 	lsl.w	r3, r1, r3
 8002374:	461a      	mov	r2, r3
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	4313      	orrs	r3, r2
 800237a:	60fb      	str	r3, [r7, #12]
	for (int i = number_of_values - 1; i >= 0; i--)
 800237c:	68bb      	ldr	r3, [r7, #8]
 800237e:	3b01      	subs	r3, #1
 8002380:	60bb      	str	r3, [r7, #8]
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	2b00      	cmp	r3, #0
 8002386:	dae7      	bge.n	8002358 <unite_digits_sequence+0x1c>
	}
	return summary_value;
 8002388:	68fb      	ldr	r3, [r7, #12]
}
 800238a:	4618      	mov	r0, r3
 800238c:	3714      	adds	r7, #20
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <CAN_mode_change>:

void CAN_mode_change(FDCAN_HandleTypeDef *hfdcan, uint32_t required_mode)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b082      	sub	sp, #8
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
 800239e:	6039      	str	r1, [r7, #0]
	HAL_FDCAN_Stop(hfdcan);
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f000 fdee 	bl	8002f82 <HAL_FDCAN_Stop>
	hfdcan->Init.Mode = required_mode;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	683a      	ldr	r2, [r7, #0]
 80023aa:	60da      	str	r2, [r3, #12]
	HAL_FDCAN_Init(hfdcan);
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f000 fb85 	bl	8002abc <HAL_FDCAN_Init>
	HAL_FDCAN_Start(hfdcan);
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f000 fdbd 	bl	8002f32 <HAL_FDCAN_Start>
}
 80023b8:	bf00      	nop
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}

080023c0 <CAN_baudrate_change>:

void CAN_baudrate_change(FDCAN_HandleTypeDef *hfdcan, uint32_t prescaler, uint32_t SJW, uint32_t seg1, uint32_t seg2)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
 80023cc:	603b      	str	r3, [r7, #0]
	HAL_FDCAN_Stop(hfdcan);
 80023ce:	68f8      	ldr	r0, [r7, #12]
 80023d0:	f000 fdd7 	bl	8002f82 <HAL_FDCAN_Stop>
	hfdcan->Init.NominalPrescaler = prescaler;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	68ba      	ldr	r2, [r7, #8]
 80023d8:	615a      	str	r2, [r3, #20]
	hfdcan->Init.NominalSyncJumpWidth = SJW;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	619a      	str	r2, [r3, #24]
	hfdcan->Init.NominalTimeSeg1 = seg1;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	683a      	ldr	r2, [r7, #0]
 80023e4:	61da      	str	r2, [r3, #28]
	hfdcan->Init.NominalTimeSeg2 = seg2;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	69ba      	ldr	r2, [r7, #24]
 80023ea:	621a      	str	r2, [r3, #32]
	HAL_FDCAN_Init(hfdcan);
 80023ec:	68f8      	ldr	r0, [r7, #12]
 80023ee:	f000 fb65 	bl	8002abc <HAL_FDCAN_Init>
	HAL_FDCAN_Start(hfdcan);
 80023f2:	68f8      	ldr	r0, [r7, #12]
 80023f4:	f000 fd9d 	bl	8002f32 <HAL_FDCAN_Start>
}
 80023f8:	bf00      	nop
 80023fa:	3710      	adds	r7, #16
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}

08002400 <add_message_to_CAN_TX_queue>:
	}
}
*/

void add_message_to_CAN_TX_queue(FDCAN_TxHeaderTypeDef *tx_header_pointer, uint8_t *tx_data_pointer)
{
 8002400:	b5b0      	push	{r4, r5, r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
	CAN_TX_queue_buffer[CAN_TX_put_index].message_header = *tx_header_pointer;
 800240a:	4b25      	ldr	r3, [pc, #148]	; (80024a0 <add_message_to_CAN_TX_queue+0xa0>)
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	4619      	mov	r1, r3
 8002410:	4a24      	ldr	r2, [pc, #144]	; (80024a4 <add_message_to_CAN_TX_queue+0xa4>)
 8002412:	2334      	movs	r3, #52	; 0x34
 8002414:	fb03 f301 	mul.w	r3, r3, r1
 8002418:	441a      	add	r2, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4614      	mov	r4, r2
 800241e:	461d      	mov	r5, r3
 8002420:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002422:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002424:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002426:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002428:	682b      	ldr	r3, [r5, #0]
 800242a:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < CAN_message_data_lenght_define(CAN_TX_queue_buffer[CAN_TX_put_index].message_header.DataLength); i++)
 800242c:	2300      	movs	r3, #0
 800242e:	60fb      	str	r3, [r7, #12]
 8002430:	e013      	b.n	800245a <add_message_to_CAN_TX_queue+0x5a>
	{
		CAN_TX_queue_buffer[CAN_TX_put_index].message_data[i] = tx_data_pointer[i];
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	683a      	ldr	r2, [r7, #0]
 8002436:	4413      	add	r3, r2
 8002438:	4a19      	ldr	r2, [pc, #100]	; (80024a0 <add_message_to_CAN_TX_queue+0xa0>)
 800243a:	7812      	ldrb	r2, [r2, #0]
 800243c:	4610      	mov	r0, r2
 800243e:	7819      	ldrb	r1, [r3, #0]
 8002440:	4a18      	ldr	r2, [pc, #96]	; (80024a4 <add_message_to_CAN_TX_queue+0xa4>)
 8002442:	2334      	movs	r3, #52	; 0x34
 8002444:	fb03 f300 	mul.w	r3, r3, r0
 8002448:	441a      	add	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	4413      	add	r3, r2
 800244e:	3324      	adds	r3, #36	; 0x24
 8002450:	460a      	mov	r2, r1
 8002452:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < CAN_message_data_lenght_define(CAN_TX_queue_buffer[CAN_TX_put_index].message_header.DataLength); i++)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	3301      	adds	r3, #1
 8002458:	60fb      	str	r3, [r7, #12]
 800245a:	4b11      	ldr	r3, [pc, #68]	; (80024a0 <add_message_to_CAN_TX_queue+0xa0>)
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	4619      	mov	r1, r3
 8002460:	4a10      	ldr	r2, [pc, #64]	; (80024a4 <add_message_to_CAN_TX_queue+0xa4>)
 8002462:	2334      	movs	r3, #52	; 0x34
 8002464:	fb03 f301 	mul.w	r3, r3, r1
 8002468:	4413      	add	r3, r2
 800246a:	330c      	adds	r3, #12
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4618      	mov	r0, r3
 8002470:	f7ff fe3a 	bl	80020e8 <CAN_message_data_lenght_define>
 8002474:	4602      	mov	r2, r0
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	429a      	cmp	r2, r3
 800247a:	d8da      	bhi.n	8002432 <add_message_to_CAN_TX_queue+0x32>
	}
	CAN_TX_put_index++;
 800247c:	4b08      	ldr	r3, [pc, #32]	; (80024a0 <add_message_to_CAN_TX_queue+0xa0>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	3301      	adds	r3, #1
 8002482:	b2da      	uxtb	r2, r3
 8002484:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <add_message_to_CAN_TX_queue+0xa0>)
 8002486:	701a      	strb	r2, [r3, #0]
	if (CAN_TX_put_index > CAN_TX_QUEUE_BUFFER_SIZE)
 8002488:	4b05      	ldr	r3, [pc, #20]	; (80024a0 <add_message_to_CAN_TX_queue+0xa0>)
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	2b18      	cmp	r3, #24
 800248e:	d902      	bls.n	8002496 <add_message_to_CAN_TX_queue+0x96>
	{
		CAN_TX_put_index = 0;
 8002490:	4b03      	ldr	r3, [pc, #12]	; (80024a0 <add_message_to_CAN_TX_queue+0xa0>)
 8002492:	2200      	movs	r2, #0
 8002494:	701a      	strb	r2, [r3, #0]
	}
}
 8002496:	bf00      	nop
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bdb0      	pop	{r4, r5, r7, pc}
 800249e:	bf00      	nop
 80024a0:	20000cde 	.word	0x20000cde
 80024a4:	200007fc 	.word	0x200007fc

080024a8 <send_messages_from_CAN_TX_queue>:

void send_messages_from_CAN_TX_queue(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
	if (CAN_TX_get_index != CAN_TX_put_index)
 80024ac:	4b15      	ldr	r3, [pc, #84]	; (8002504 <send_messages_from_CAN_TX_queue+0x5c>)
 80024ae:	781a      	ldrb	r2, [r3, #0]
 80024b0:	4b15      	ldr	r3, [pc, #84]	; (8002508 <send_messages_from_CAN_TX_queue+0x60>)
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d01b      	beq.n	80024f0 <send_messages_from_CAN_TX_queue+0x48>
	{
		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &CAN_TX_queue_buffer[CAN_TX_get_index].message_header, &CAN_TX_queue_buffer[CAN_TX_get_index].message_data[0]);
 80024b8:	4b12      	ldr	r3, [pc, #72]	; (8002504 <send_messages_from_CAN_TX_queue+0x5c>)
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	461a      	mov	r2, r3
 80024be:	2334      	movs	r3, #52	; 0x34
 80024c0:	fb03 f302 	mul.w	r3, r3, r2
 80024c4:	4a11      	ldr	r2, [pc, #68]	; (800250c <send_messages_from_CAN_TX_queue+0x64>)
 80024c6:	1899      	adds	r1, r3, r2
 80024c8:	4b0e      	ldr	r3, [pc, #56]	; (8002504 <send_messages_from_CAN_TX_queue+0x5c>)
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	461a      	mov	r2, r3
 80024ce:	2334      	movs	r3, #52	; 0x34
 80024d0:	fb03 f302 	mul.w	r3, r3, r2
 80024d4:	3320      	adds	r3, #32
 80024d6:	4a0d      	ldr	r2, [pc, #52]	; (800250c <send_messages_from_CAN_TX_queue+0x64>)
 80024d8:	4413      	add	r3, r2
 80024da:	3304      	adds	r3, #4
 80024dc:	461a      	mov	r2, r3
 80024de:	480c      	ldr	r0, [pc, #48]	; (8002510 <send_messages_from_CAN_TX_queue+0x68>)
 80024e0:	f000 fdbf 	bl	8003062 <HAL_FDCAN_AddMessageToTxFifoQ>
		CAN_TX_get_index++;
 80024e4:	4b07      	ldr	r3, [pc, #28]	; (8002504 <send_messages_from_CAN_TX_queue+0x5c>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	3301      	adds	r3, #1
 80024ea:	b2da      	uxtb	r2, r3
 80024ec:	4b05      	ldr	r3, [pc, #20]	; (8002504 <send_messages_from_CAN_TX_queue+0x5c>)
 80024ee:	701a      	strb	r2, [r3, #0]
	}
	if (CAN_TX_get_index >= CAN_TX_QUEUE_BUFFER_SIZE)
 80024f0:	4b04      	ldr	r3, [pc, #16]	; (8002504 <send_messages_from_CAN_TX_queue+0x5c>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	2b17      	cmp	r3, #23
 80024f6:	d902      	bls.n	80024fe <send_messages_from_CAN_TX_queue+0x56>
	{
		CAN_TX_get_index = 0;
 80024f8:	4b02      	ldr	r3, [pc, #8]	; (8002504 <send_messages_from_CAN_TX_queue+0x5c>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	701a      	strb	r2, [r3, #0]
	}
}
 80024fe:	bf00      	nop
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	20000474 	.word	0x20000474
 8002508:	20000cde 	.word	0x20000cde
 800250c:	200007fc 	.word	0x200007fc
 8002510:	20000ce0 	.word	0x20000ce0

08002514 <count_string_lenght>:

uint8_t count_string_lenght(char* ch_string)
{
 8002514:	b480      	push	{r7}
 8002516:	b085      	sub	sp, #20
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
	uint8_t number_of_chars = 0;
 800251c:	2300      	movs	r3, #0
 800251e:	73fb      	strb	r3, [r7, #15]
	while (ch_string[number_of_chars] != '\0')
 8002520:	e005      	b.n	800252e <count_string_lenght+0x1a>
	{
		number_of_chars++;
 8002522:	7bfb      	ldrb	r3, [r7, #15]
 8002524:	3301      	adds	r3, #1
 8002526:	73fb      	strb	r3, [r7, #15]
		if (number_of_chars == UART_STRING_MAX_SIZE)
 8002528:	7bfb      	ldrb	r3, [r7, #15]
 800252a:	2b40      	cmp	r3, #64	; 0x40
 800252c:	d006      	beq.n	800253c <count_string_lenght+0x28>
	while (ch_string[number_of_chars] != '\0')
 800252e:	7bfb      	ldrb	r3, [r7, #15]
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	4413      	add	r3, r2
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1f3      	bne.n	8002522 <count_string_lenght+0xe>
 800253a:	e000      	b.n	800253e <count_string_lenght+0x2a>
		{
			break;
 800253c:	bf00      	nop
		}
	}
	return number_of_chars;
 800253e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002540:	4618      	mov	r0, r3
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <init_CAN_filter>:

void init_CAN_filter(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af02      	add	r7, sp, #8
	filter_config.IdType = FDCAN_STANDARD_ID;	//FDCAN_STANDARD_ID;
 8002552:	4b10      	ldr	r3, [pc, #64]	; (8002594 <init_CAN_filter+0x48>)
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
	filter_config.FilterIndex = 0;
 8002558:	4b0e      	ldr	r3, [pc, #56]	; (8002594 <init_CAN_filter+0x48>)
 800255a:	2200      	movs	r2, #0
 800255c:	605a      	str	r2, [r3, #4]
	filter_config.FilterType = FDCAN_FILTER_MASK;
 800255e:	4b0d      	ldr	r3, [pc, #52]	; (8002594 <init_CAN_filter+0x48>)
 8002560:	2202      	movs	r2, #2
 8002562:	609a      	str	r2, [r3, #8]
	filter_config.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8002564:	4b0b      	ldr	r3, [pc, #44]	; (8002594 <init_CAN_filter+0x48>)
 8002566:	2201      	movs	r2, #1
 8002568:	60da      	str	r2, [r3, #12]
	filter_config.FilterID1 = 0x0;
 800256a:	4b0a      	ldr	r3, [pc, #40]	; (8002594 <init_CAN_filter+0x48>)
 800256c:	2200      	movs	r2, #0
 800256e:	611a      	str	r2, [r3, #16]
	filter_config.FilterID2 = 0x0;
 8002570:	4b08      	ldr	r3, [pc, #32]	; (8002594 <init_CAN_filter+0x48>)
 8002572:	2200      	movs	r2, #0
 8002574:	615a      	str	r2, [r3, #20]
	HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
 8002576:	4907      	ldr	r1, [pc, #28]	; (8002594 <init_CAN_filter+0x48>)
 8002578:	4807      	ldr	r0, [pc, #28]	; (8002598 <init_CAN_filter+0x4c>)
 800257a:	f000 fbf9 	bl	8002d70 <HAL_FDCAN_ConfigFilter>
	HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE);
 800257e:	2300      	movs	r3, #0
 8002580:	9300      	str	r3, [sp, #0]
 8002582:	2300      	movs	r3, #0
 8002584:	2202      	movs	r2, #2
 8002586:	2102      	movs	r1, #2
 8002588:	4803      	ldr	r0, [pc, #12]	; (8002598 <init_CAN_filter+0x4c>)
 800258a:	f000 fc4b 	bl	8002e24 <HAL_FDCAN_ConfigGlobalFilter>
	//HAL_FDCAN_ConfigExtendedIdMask(&hfdcan1, 0);
}
 800258e:	bf00      	nop
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	20000794 	.word	0x20000794
 8002598:	20000ce0 	.word	0x20000ce0

0800259c <update_CAN_acceptance_mask>:

void update_CAN_acceptance_mask(uint8_t string_size, char* string_pointer)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	4603      	mov	r3, r0
 80025a4:	6039      	str	r1, [r7, #0]
 80025a6:	71fb      	strb	r3, [r7, #7]
	switch (string_size)
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	2b03      	cmp	r3, #3
 80025ac:	d002      	beq.n	80025b4 <update_CAN_acceptance_mask+0x18>
 80025ae:	2b08      	cmp	r3, #8
 80025b0:	d00f      	beq.n	80025d2 <update_CAN_acceptance_mask+0x36>
		filter_config.FilterID2 = convert_hex_char_sequence_to_int_value(CAN_MASK_LENGHT_EXTENDED, string_pointer);
		HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
		break;
	}
	}
}
 80025b2:	e01e      	b.n	80025f2 <update_CAN_acceptance_mask+0x56>
		filter_config.IdType = FDCAN_STANDARD_ID;
 80025b4:	4b11      	ldr	r3, [pc, #68]	; (80025fc <update_CAN_acceptance_mask+0x60>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	601a      	str	r2, [r3, #0]
		filter_config.FilterID2 = convert_hex_char_sequence_to_int_value(CAN_MASK_LENGHT_STANDARD, string_pointer);
 80025ba:	6839      	ldr	r1, [r7, #0]
 80025bc:	2003      	movs	r0, #3
 80025be:	f7ff fd43 	bl	8002048 <convert_hex_char_sequence_to_int_value>
 80025c2:	4602      	mov	r2, r0
 80025c4:	4b0d      	ldr	r3, [pc, #52]	; (80025fc <update_CAN_acceptance_mask+0x60>)
 80025c6:	615a      	str	r2, [r3, #20]
		HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
 80025c8:	490c      	ldr	r1, [pc, #48]	; (80025fc <update_CAN_acceptance_mask+0x60>)
 80025ca:	480d      	ldr	r0, [pc, #52]	; (8002600 <update_CAN_acceptance_mask+0x64>)
 80025cc:	f000 fbd0 	bl	8002d70 <HAL_FDCAN_ConfigFilter>
		break;
 80025d0:	e00f      	b.n	80025f2 <update_CAN_acceptance_mask+0x56>
		filter_config.IdType = FDCAN_EXTENDED_ID;
 80025d2:	4b0a      	ldr	r3, [pc, #40]	; (80025fc <update_CAN_acceptance_mask+0x60>)
 80025d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80025d8:	601a      	str	r2, [r3, #0]
		filter_config.FilterID2 = convert_hex_char_sequence_to_int_value(CAN_MASK_LENGHT_EXTENDED, string_pointer);
 80025da:	6839      	ldr	r1, [r7, #0]
 80025dc:	2008      	movs	r0, #8
 80025de:	f7ff fd33 	bl	8002048 <convert_hex_char_sequence_to_int_value>
 80025e2:	4602      	mov	r2, r0
 80025e4:	4b05      	ldr	r3, [pc, #20]	; (80025fc <update_CAN_acceptance_mask+0x60>)
 80025e6:	615a      	str	r2, [r3, #20]
		HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
 80025e8:	4904      	ldr	r1, [pc, #16]	; (80025fc <update_CAN_acceptance_mask+0x60>)
 80025ea:	4805      	ldr	r0, [pc, #20]	; (8002600 <update_CAN_acceptance_mask+0x64>)
 80025ec:	f000 fbc0 	bl	8002d70 <HAL_FDCAN_ConfigFilter>
		break;
 80025f0:	bf00      	nop
}
 80025f2:	bf00      	nop
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	20000794 	.word	0x20000794
 8002600:	20000ce0 	.word	0x20000ce0

08002604 <update_CAN_acceptance_code>:

void update_CAN_acceptance_code(uint8_t string_size, char* string_pointer)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	4603      	mov	r3, r0
 800260c:	6039      	str	r1, [r7, #0]
 800260e:	71fb      	strb	r3, [r7, #7]
	switch (string_size)
 8002610:	79fb      	ldrb	r3, [r7, #7]
 8002612:	2b03      	cmp	r3, #3
 8002614:	d002      	beq.n	800261c <update_CAN_acceptance_code+0x18>
 8002616:	2b08      	cmp	r3, #8
 8002618:	d00f      	beq.n	800263a <update_CAN_acceptance_code+0x36>
		filter_config.FilterID1 = convert_hex_char_sequence_to_int_value(CAN_CODE_LENGHT_EXTENDED, string_pointer);
		HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
		break;
	}
	}
}
 800261a:	e01e      	b.n	800265a <update_CAN_acceptance_code+0x56>
		filter_config.IdType = FDCAN_STANDARD_ID;
 800261c:	4b11      	ldr	r3, [pc, #68]	; (8002664 <update_CAN_acceptance_code+0x60>)
 800261e:	2200      	movs	r2, #0
 8002620:	601a      	str	r2, [r3, #0]
		filter_config.FilterID1 = convert_hex_char_sequence_to_int_value(CAN_CODE_LENGHT_STANDARD, string_pointer);
 8002622:	6839      	ldr	r1, [r7, #0]
 8002624:	2003      	movs	r0, #3
 8002626:	f7ff fd0f 	bl	8002048 <convert_hex_char_sequence_to_int_value>
 800262a:	4602      	mov	r2, r0
 800262c:	4b0d      	ldr	r3, [pc, #52]	; (8002664 <update_CAN_acceptance_code+0x60>)
 800262e:	611a      	str	r2, [r3, #16]
		HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
 8002630:	490c      	ldr	r1, [pc, #48]	; (8002664 <update_CAN_acceptance_code+0x60>)
 8002632:	480d      	ldr	r0, [pc, #52]	; (8002668 <update_CAN_acceptance_code+0x64>)
 8002634:	f000 fb9c 	bl	8002d70 <HAL_FDCAN_ConfigFilter>
		break;
 8002638:	e00f      	b.n	800265a <update_CAN_acceptance_code+0x56>
		filter_config.IdType = FDCAN_EXTENDED_ID;
 800263a:	4b0a      	ldr	r3, [pc, #40]	; (8002664 <update_CAN_acceptance_code+0x60>)
 800263c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002640:	601a      	str	r2, [r3, #0]
		filter_config.FilterID1 = convert_hex_char_sequence_to_int_value(CAN_CODE_LENGHT_EXTENDED, string_pointer);
 8002642:	6839      	ldr	r1, [r7, #0]
 8002644:	2008      	movs	r0, #8
 8002646:	f7ff fcff 	bl	8002048 <convert_hex_char_sequence_to_int_value>
 800264a:	4602      	mov	r2, r0
 800264c:	4b05      	ldr	r3, [pc, #20]	; (8002664 <update_CAN_acceptance_code+0x60>)
 800264e:	611a      	str	r2, [r3, #16]
		HAL_FDCAN_ConfigFilter(&hfdcan1, &filter_config);
 8002650:	4904      	ldr	r1, [pc, #16]	; (8002664 <update_CAN_acceptance_code+0x60>)
 8002652:	4805      	ldr	r0, [pc, #20]	; (8002668 <update_CAN_acceptance_code+0x64>)
 8002654:	f000 fb8c 	bl	8002d70 <HAL_FDCAN_ConfigFilter>
		break;
 8002658:	bf00      	nop
}
 800265a:	bf00      	nop
 800265c:	3708      	adds	r7, #8
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20000794 	.word	0x20000794
 8002668:	20000ce0 	.word	0x20000ce0

0800266c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800266c:	480d      	ldr	r0, [pc, #52]	; (80026a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800266e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002670:	480d      	ldr	r0, [pc, #52]	; (80026a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002672:	490e      	ldr	r1, [pc, #56]	; (80026ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8002674:	4a0e      	ldr	r2, [pc, #56]	; (80026b0 <LoopForever+0xe>)
  movs r3, #0
 8002676:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002678:	e002      	b.n	8002680 <LoopCopyDataInit>

0800267a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800267a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800267c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800267e:	3304      	adds	r3, #4

08002680 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002680:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002682:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002684:	d3f9      	bcc.n	800267a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002686:	4a0b      	ldr	r2, [pc, #44]	; (80026b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002688:	4c0b      	ldr	r4, [pc, #44]	; (80026b8 <LoopForever+0x16>)
  movs r3, #0
 800268a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800268c:	e001      	b.n	8002692 <LoopFillZerobss>

0800268e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800268e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002690:	3204      	adds	r2, #4

08002692 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002692:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002694:	d3fb      	bcc.n	800268e <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002696:	f7fe fc5d 	bl	8000f54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800269a:	f004 fa2d 	bl	8006af8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800269e:	f7fd fff7 	bl	8000690 <main>

080026a2 <LoopForever>:

LoopForever:
    b LoopForever
 80026a2:	e7fe      	b.n	80026a2 <LoopForever>
  ldr   r0, =_estack
 80026a4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80026a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026ac:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80026b0:	08006ea4 	.word	0x08006ea4
  ldr r2, =_sbss
 80026b4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80026b8:	20000f90 	.word	0x20000f90

080026bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80026bc:	e7fe      	b.n	80026bc <ADC1_2_IRQHandler>

080026be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b082      	sub	sp, #8
 80026c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80026c4:	2300      	movs	r3, #0
 80026c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026c8:	2003      	movs	r0, #3
 80026ca:	f000 f94d 	bl	8002968 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026ce:	2000      	movs	r0, #0
 80026d0:	f000 f80e 	bl	80026f0 <HAL_InitTick>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d002      	beq.n	80026e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	71fb      	strb	r3, [r7, #7]
 80026de:	e001      	b.n	80026e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026e0:	f7fe fadc 	bl	8000c9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026e4:	79fb      	ldrb	r3, [r7, #7]

}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
	...

080026f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80026f8:	2300      	movs	r3, #0
 80026fa:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80026fc:	4b16      	ldr	r3, [pc, #88]	; (8002758 <HAL_InitTick+0x68>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d022      	beq.n	800274a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002704:	4b15      	ldr	r3, [pc, #84]	; (800275c <HAL_InitTick+0x6c>)
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	4b13      	ldr	r3, [pc, #76]	; (8002758 <HAL_InitTick+0x68>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002710:	fbb1 f3f3 	udiv	r3, r1, r3
 8002714:	fbb2 f3f3 	udiv	r3, r2, r3
 8002718:	4618      	mov	r0, r3
 800271a:	f000 f95c 	bl	80029d6 <HAL_SYSTICK_Config>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d10f      	bne.n	8002744 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2b0f      	cmp	r3, #15
 8002728:	d809      	bhi.n	800273e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800272a:	2200      	movs	r2, #0
 800272c:	6879      	ldr	r1, [r7, #4]
 800272e:	f04f 30ff 	mov.w	r0, #4294967295
 8002732:	f000 f924 	bl	800297e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002736:	4a0a      	ldr	r2, [pc, #40]	; (8002760 <HAL_InitTick+0x70>)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6013      	str	r3, [r2, #0]
 800273c:	e007      	b.n	800274e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	73fb      	strb	r3, [r7, #15]
 8002742:	e004      	b.n	800274e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002744:	2301      	movs	r3, #1
 8002746:	73fb      	strb	r3, [r7, #15]
 8002748:	e001      	b.n	800274e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800274e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002750:	4618      	mov	r0, r3
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	20000008 	.word	0x20000008
 800275c:	20000000 	.word	0x20000000
 8002760:	20000004 	.word	0x20000004

08002764 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002768:	4b05      	ldr	r3, [pc, #20]	; (8002780 <HAL_IncTick+0x1c>)
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	4b05      	ldr	r3, [pc, #20]	; (8002784 <HAL_IncTick+0x20>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4413      	add	r3, r2
 8002772:	4a03      	ldr	r2, [pc, #12]	; (8002780 <HAL_IncTick+0x1c>)
 8002774:	6013      	str	r3, [r2, #0]
}
 8002776:	bf00      	nop
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr
 8002780:	20000f8c 	.word	0x20000f8c
 8002784:	20000008 	.word	0x20000008

08002788 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
  return uwTick;
 800278c:	4b03      	ldr	r3, [pc, #12]	; (800279c <HAL_GetTick+0x14>)
 800278e:	681b      	ldr	r3, [r3, #0]
}
 8002790:	4618      	mov	r0, r3
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	20000f8c 	.word	0x20000f8c

080027a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b085      	sub	sp, #20
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f003 0307 	and.w	r3, r3, #7
 80027ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027b0:	4b0c      	ldr	r3, [pc, #48]	; (80027e4 <__NVIC_SetPriorityGrouping+0x44>)
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027b6:	68ba      	ldr	r2, [r7, #8]
 80027b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027bc:	4013      	ands	r3, r2
 80027be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027d2:	4a04      	ldr	r2, [pc, #16]	; (80027e4 <__NVIC_SetPriorityGrouping+0x44>)
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	60d3      	str	r3, [r2, #12]
}
 80027d8:	bf00      	nop
 80027da:	3714      	adds	r7, #20
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr
 80027e4:	e000ed00 	.word	0xe000ed00

080027e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027e8:	b480      	push	{r7}
 80027ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027ec:	4b04      	ldr	r3, [pc, #16]	; (8002800 <__NVIC_GetPriorityGrouping+0x18>)
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	0a1b      	lsrs	r3, r3, #8
 80027f2:	f003 0307 	and.w	r3, r3, #7
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr
 8002800:	e000ed00 	.word	0xe000ed00

08002804 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	4603      	mov	r3, r0
 800280c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800280e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002812:	2b00      	cmp	r3, #0
 8002814:	db0b      	blt.n	800282e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002816:	79fb      	ldrb	r3, [r7, #7]
 8002818:	f003 021f 	and.w	r2, r3, #31
 800281c:	4907      	ldr	r1, [pc, #28]	; (800283c <__NVIC_EnableIRQ+0x38>)
 800281e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002822:	095b      	lsrs	r3, r3, #5
 8002824:	2001      	movs	r0, #1
 8002826:	fa00 f202 	lsl.w	r2, r0, r2
 800282a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800282e:	bf00      	nop
 8002830:	370c      	adds	r7, #12
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	e000e100 	.word	0xe000e100

08002840 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	4603      	mov	r3, r0
 8002848:	6039      	str	r1, [r7, #0]
 800284a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800284c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002850:	2b00      	cmp	r3, #0
 8002852:	db0a      	blt.n	800286a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	b2da      	uxtb	r2, r3
 8002858:	490c      	ldr	r1, [pc, #48]	; (800288c <__NVIC_SetPriority+0x4c>)
 800285a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285e:	0112      	lsls	r2, r2, #4
 8002860:	b2d2      	uxtb	r2, r2
 8002862:	440b      	add	r3, r1
 8002864:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002868:	e00a      	b.n	8002880 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	b2da      	uxtb	r2, r3
 800286e:	4908      	ldr	r1, [pc, #32]	; (8002890 <__NVIC_SetPriority+0x50>)
 8002870:	79fb      	ldrb	r3, [r7, #7]
 8002872:	f003 030f 	and.w	r3, r3, #15
 8002876:	3b04      	subs	r3, #4
 8002878:	0112      	lsls	r2, r2, #4
 800287a:	b2d2      	uxtb	r2, r2
 800287c:	440b      	add	r3, r1
 800287e:	761a      	strb	r2, [r3, #24]
}
 8002880:	bf00      	nop
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr
 800288c:	e000e100 	.word	0xe000e100
 8002890:	e000ed00 	.word	0xe000ed00

08002894 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002894:	b480      	push	{r7}
 8002896:	b089      	sub	sp, #36	; 0x24
 8002898:	af00      	add	r7, sp, #0
 800289a:	60f8      	str	r0, [r7, #12]
 800289c:	60b9      	str	r1, [r7, #8]
 800289e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	f003 0307 	and.w	r3, r3, #7
 80028a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	f1c3 0307 	rsb	r3, r3, #7
 80028ae:	2b04      	cmp	r3, #4
 80028b0:	bf28      	it	cs
 80028b2:	2304      	movcs	r3, #4
 80028b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	3304      	adds	r3, #4
 80028ba:	2b06      	cmp	r3, #6
 80028bc:	d902      	bls.n	80028c4 <NVIC_EncodePriority+0x30>
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	3b03      	subs	r3, #3
 80028c2:	e000      	b.n	80028c6 <NVIC_EncodePriority+0x32>
 80028c4:	2300      	movs	r3, #0
 80028c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028c8:	f04f 32ff 	mov.w	r2, #4294967295
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	fa02 f303 	lsl.w	r3, r2, r3
 80028d2:	43da      	mvns	r2, r3
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	401a      	ands	r2, r3
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028dc:	f04f 31ff 	mov.w	r1, #4294967295
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	fa01 f303 	lsl.w	r3, r1, r3
 80028e6:	43d9      	mvns	r1, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028ec:	4313      	orrs	r3, r2
         );
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3724      	adds	r7, #36	; 0x24
 80028f2:	46bd      	mov	sp, r7
 80028f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f8:	4770      	bx	lr
	...

080028fc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002900:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002904:	4b05      	ldr	r3, [pc, #20]	; (800291c <__NVIC_SystemReset+0x20>)
 8002906:	68db      	ldr	r3, [r3, #12]
 8002908:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800290c:	4903      	ldr	r1, [pc, #12]	; (800291c <__NVIC_SystemReset+0x20>)
 800290e:	4b04      	ldr	r3, [pc, #16]	; (8002920 <__NVIC_SystemReset+0x24>)
 8002910:	4313      	orrs	r3, r2
 8002912:	60cb      	str	r3, [r1, #12]
 8002914:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002918:	bf00      	nop
 800291a:	e7fd      	b.n	8002918 <__NVIC_SystemReset+0x1c>
 800291c:	e000ed00 	.word	0xe000ed00
 8002920:	05fa0004 	.word	0x05fa0004

08002924 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	3b01      	subs	r3, #1
 8002930:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002934:	d301      	bcc.n	800293a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002936:	2301      	movs	r3, #1
 8002938:	e00f      	b.n	800295a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800293a:	4a0a      	ldr	r2, [pc, #40]	; (8002964 <SysTick_Config+0x40>)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	3b01      	subs	r3, #1
 8002940:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002942:	210f      	movs	r1, #15
 8002944:	f04f 30ff 	mov.w	r0, #4294967295
 8002948:	f7ff ff7a 	bl	8002840 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800294c:	4b05      	ldr	r3, [pc, #20]	; (8002964 <SysTick_Config+0x40>)
 800294e:	2200      	movs	r2, #0
 8002950:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002952:	4b04      	ldr	r3, [pc, #16]	; (8002964 <SysTick_Config+0x40>)
 8002954:	2207      	movs	r2, #7
 8002956:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	e000e010 	.word	0xe000e010

08002968 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	f7ff ff15 	bl	80027a0 <__NVIC_SetPriorityGrouping>
}
 8002976:	bf00      	nop
 8002978:	3708      	adds	r7, #8
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b086      	sub	sp, #24
 8002982:	af00      	add	r7, sp, #0
 8002984:	4603      	mov	r3, r0
 8002986:	60b9      	str	r1, [r7, #8]
 8002988:	607a      	str	r2, [r7, #4]
 800298a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800298c:	f7ff ff2c 	bl	80027e8 <__NVIC_GetPriorityGrouping>
 8002990:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	68b9      	ldr	r1, [r7, #8]
 8002996:	6978      	ldr	r0, [r7, #20]
 8002998:	f7ff ff7c 	bl	8002894 <NVIC_EncodePriority>
 800299c:	4602      	mov	r2, r0
 800299e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029a2:	4611      	mov	r1, r2
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff ff4b 	bl	8002840 <__NVIC_SetPriority>
}
 80029aa:	bf00      	nop
 80029ac:	3718      	adds	r7, #24
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b082      	sub	sp, #8
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	4603      	mov	r3, r0
 80029ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7ff ff1f 	bl	8002804 <__NVIC_EnableIRQ>
}
 80029c6:	bf00      	nop
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}

080029ce <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80029ce:	b580      	push	{r7, lr}
 80029d0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80029d2:	f7ff ff93 	bl	80028fc <__NVIC_SystemReset>

080029d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b082      	sub	sp, #8
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f7ff ffa0 	bl	8002924 <SysTick_Config>
 80029e4:	4603      	mov	r3, r0
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3708      	adds	r7, #8
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}

080029ee <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	b084      	sub	sp, #16
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029f6:	2300      	movs	r3, #0
 80029f8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d00d      	beq.n	8002a22 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2204      	movs	r2, #4
 8002a0a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	73fb      	strb	r3, [r7, #15]
 8002a20:	e047      	b.n	8002ab2 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f022 020e 	bic.w	r2, r2, #14
 8002a30:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f022 0201 	bic.w	r2, r2, #1
 8002a40:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a50:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a56:	f003 021f 	and.w	r2, r3, #31
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5e:	2101      	movs	r1, #1
 8002a60:	fa01 f202 	lsl.w	r2, r1, r2
 8002a64:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002a6e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d00c      	beq.n	8002a92 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a86:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a8c:	687a      	ldr	r2, [r7, #4]
 8002a8e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002a90:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2201      	movs	r2, #1
 8002a96:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d003      	beq.n	8002ab2 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	4798      	blx	r3
    }
  }
  return status;
 8002ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3710      	adds	r7, #16
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e147      	b.n	8002d5e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d106      	bne.n	8002ae8 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2200      	movs	r2, #0
 8002ade:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	f7fe f8fe 	bl	8000ce4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	699a      	ldr	r2, [r3, #24]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f022 0210 	bic.w	r2, r2, #16
 8002af6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002af8:	f7ff fe46 	bl	8002788 <HAL_GetTick>
 8002afc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002afe:	e012      	b.n	8002b26 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002b00:	f7ff fe42 	bl	8002788 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b0a      	cmp	r3, #10
 8002b0c:	d90b      	bls.n	8002b26 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b12:	f043 0201 	orr.w	r2, r3, #1
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2203      	movs	r2, #3
 8002b1e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e11b      	b.n	8002d5e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	f003 0308 	and.w	r3, r3, #8
 8002b30:	2b08      	cmp	r3, #8
 8002b32:	d0e5      	beq.n	8002b00 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	699a      	ldr	r2, [r3, #24]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f042 0201 	orr.w	r2, r2, #1
 8002b42:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b44:	f7ff fe20 	bl	8002788 <HAL_GetTick>
 8002b48:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002b4a:	e012      	b.n	8002b72 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002b4c:	f7ff fe1c 	bl	8002788 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b0a      	cmp	r3, #10
 8002b58:	d90b      	bls.n	8002b72 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b5e:	f043 0201 	orr.w	r2, r3, #1
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2203      	movs	r2, #3
 8002b6a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e0f5      	b.n	8002d5e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	699b      	ldr	r3, [r3, #24]
 8002b78:	f003 0301 	and.w	r3, r3, #1
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d0e5      	beq.n	8002b4c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	699a      	ldr	r2, [r3, #24]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f042 0202 	orr.w	r2, r2, #2
 8002b8e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a74      	ldr	r2, [pc, #464]	; (8002d68 <HAL_FDCAN_Init+0x2ac>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d103      	bne.n	8002ba2 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8002b9a:	4a74      	ldr	r2, [pc, #464]	; (8002d6c <HAL_FDCAN_Init+0x2b0>)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	7c1b      	ldrb	r3, [r3, #16]
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d108      	bne.n	8002bbc <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	699a      	ldr	r2, [r3, #24]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bb8:	619a      	str	r2, [r3, #24]
 8002bba:	e007      	b.n	8002bcc <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	699a      	ldr	r2, [r3, #24]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bca:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	7c5b      	ldrb	r3, [r3, #17]
 8002bd0:	2b01      	cmp	r3, #1
 8002bd2:	d108      	bne.n	8002be6 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	699a      	ldr	r2, [r3, #24]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002be2:	619a      	str	r2, [r3, #24]
 8002be4:	e007      	b.n	8002bf6 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	699a      	ldr	r2, [r3, #24]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002bf4:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	7c9b      	ldrb	r3, [r3, #18]
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d108      	bne.n	8002c10 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	699a      	ldr	r2, [r3, #24]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002c0c:	619a      	str	r2, [r3, #24]
 8002c0e:	e007      	b.n	8002c20 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	699a      	ldr	r2, [r3, #24]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002c1e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	699b      	ldr	r3, [r3, #24]
 8002c26:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	689a      	ldr	r2, [r3, #8]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	430a      	orrs	r2, r1
 8002c34:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	699a      	ldr	r2, [r3, #24]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8002c44:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	691a      	ldr	r2, [r3, #16]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f022 0210 	bic.w	r2, r2, #16
 8002c54:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d108      	bne.n	8002c70 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	699a      	ldr	r2, [r3, #24]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f042 0204 	orr.w	r2, r2, #4
 8002c6c:	619a      	str	r2, [r3, #24]
 8002c6e:	e02c      	b.n	8002cca <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d028      	beq.n	8002cca <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d01c      	beq.n	8002cba <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	699a      	ldr	r2, [r3, #24]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002c8e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	691a      	ldr	r2, [r3, #16]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f042 0210 	orr.w	r2, r2, #16
 8002c9e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	2b03      	cmp	r3, #3
 8002ca6:	d110      	bne.n	8002cca <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	699a      	ldr	r2, [r3, #24]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0220 	orr.w	r2, r2, #32
 8002cb6:	619a      	str	r2, [r3, #24]
 8002cb8:	e007      	b.n	8002cca <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	699a      	ldr	r2, [r3, #24]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f042 0220 	orr.w	r2, r2, #32
 8002cc8:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	699b      	ldr	r3, [r3, #24]
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	69db      	ldr	r3, [r3, #28]
 8002cd6:	3b01      	subs	r3, #1
 8002cd8:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002cda:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002ce2:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	695b      	ldr	r3, [r3, #20]
 8002cea:	3b01      	subs	r3, #1
 8002cec:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002cf2:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002cf4:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002cfe:	d115      	bne.n	8002d2c <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d04:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002d0e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d14:	3b01      	subs	r3, #1
 8002d16:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002d18:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d20:	3b01      	subs	r3, #1
 8002d22:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002d28:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002d2a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f000 fd40 	bl	80037c8 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	40006400 	.word	0x40006400
 8002d6c:	40006500 	.word	0x40006500

08002d70 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b087      	sub	sp, #28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002d80:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002d82:	7dfb      	ldrb	r3, [r7, #23]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d002      	beq.n	8002d8e <HAL_FDCAN_ConfigFilter+0x1e>
 8002d88:	7dfb      	ldrb	r3, [r7, #23]
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d13d      	bne.n	8002e0a <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d119      	bne.n	8002dca <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002da2:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	691b      	ldr	r3, [r3, #16]
 8002da8:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8002daa:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002db0:	4313      	orrs	r3, r2
 8002db2:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	009b      	lsls	r3, r3, #2
 8002dbe:	4413      	add	r3, r2
 8002dc0:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	e01d      	b.n	8002e06 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	68db      	ldr	r3, [r3, #12]
 8002dce:	075a      	lsls	r2, r3, #29
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	079a      	lsls	r2, r3, #30
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	695b      	ldr	r3, [r3, #20]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	00db      	lsls	r3, r3, #3
 8002df0:	4413      	add	r3, r2
 8002df2:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	693a      	ldr	r2, [r7, #16]
 8002df8:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	3304      	adds	r3, #4
 8002dfe:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	68fa      	ldr	r2, [r7, #12]
 8002e04:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8002e06:	2300      	movs	r3, #0
 8002e08:	e006      	b.n	8002e18 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e0e:	f043 0202 	orr.w	r2, r3, #2
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
  }
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	371c      	adds	r7, #28
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b085      	sub	sp, #20
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	607a      	str	r2, [r7, #4]
 8002e30:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d116      	bne.n	8002e6c <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e46:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	011a      	lsls	r2, r3, #4
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	431a      	orrs	r2, r3
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	431a      	orrs	r2, r3
 8002e5a:	69bb      	ldr	r3, [r7, #24]
 8002e5c:	431a      	orrs	r2, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	430a      	orrs	r2, r1
 8002e64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	e006      	b.n	8002e7a <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e70:	f043 0204 	orr.w	r2, r3, #4
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
  }
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3714      	adds	r7, #20
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr

08002e86 <HAL_FDCAN_ConfigTimestampCounter>:
  * @param  TimestampPrescaler Timestamp Counter Prescaler.
  *         This parameter can be a value of @arg FDCAN_Timestamp_Prescaler.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigTimestampCounter(FDCAN_HandleTypeDef *hfdcan, uint32_t TimestampPrescaler)
{
 8002e86:	b480      	push	{r7}
 8002e88:	b083      	sub	sp, #12
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	6078      	str	r0, [r7, #4]
 8002e8e:	6039      	str	r1, [r7, #0]
  /* Check function parameters */
  assert_param(IS_FDCAN_TIMESTAMP_PRESCALER(TimestampPrescaler));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d10b      	bne.n	8002eb4 <HAL_FDCAN_ConfigTimestampCounter+0x2e>
  {
    /* Configure prescaler */
    MODIFY_REG(hfdcan->Instance->TSCC, FDCAN_TSCC_TCP, TimestampPrescaler);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6a1b      	ldr	r3, [r3, #32]
 8002ea2:	f423 2170 	bic.w	r1, r3, #983040	; 0xf0000
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	683a      	ldr	r2, [r7, #0]
 8002eac:	430a      	orrs	r2, r1
 8002eae:	621a      	str	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	e006      	b.n	8002ec2 <HAL_FDCAN_ConfigTimestampCounter+0x3c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002eb8:	f043 0204 	orr.w	r2, r3, #4
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
  }
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr

08002ece <HAL_FDCAN_EnableTimestampCounter>:
  * @param  TimestampOperation Timestamp counter operation.
  *         This parameter can be a value of @arg FDCAN_Timestamp.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_EnableTimestampCounter(FDCAN_HandleTypeDef *hfdcan, uint32_t TimestampOperation)
{
 8002ece:	b480      	push	{r7}
 8002ed0:	b083      	sub	sp, #12
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	6078      	str	r0, [r7, #4]
 8002ed6:	6039      	str	r1, [r7, #0]
  /* Check function parameters */
  assert_param(IS_FDCAN_TIMESTAMP(TimestampOperation));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d10b      	bne.n	8002efc <HAL_FDCAN_EnableTimestampCounter+0x2e>
  {
    /* Enable timestamp counter */
    MODIFY_REG(hfdcan->Instance->TSCC, FDCAN_TSCC_TSS, TimestampOperation);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	6a1b      	ldr	r3, [r3, #32]
 8002eea:	f023 0103 	bic.w	r1, r3, #3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	683a      	ldr	r2, [r7, #0]
 8002ef4:	430a      	orrs	r2, r1
 8002ef6:	621a      	str	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	e006      	b.n	8002f0a <HAL_FDCAN_EnableTimestampCounter+0x3c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f00:	f043 0204 	orr.w	r2, r3, #4
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
  }
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr

08002f16 <HAL_FDCAN_GetTimestampCounter>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Timestamp counter value
  */
uint16_t HAL_FDCAN_GetTimestampCounter(FDCAN_HandleTypeDef *hfdcan)
{
 8002f16:	b480      	push	{r7}
 8002f18:	b083      	sub	sp, #12
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
  return (uint16_t)(hfdcan->Instance->TSCV);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f24:	b29b      	uxth	r3, r3
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	370c      	adds	r7, #12
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr

08002f32 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8002f32:	b480      	push	{r7}
 8002f34:	b083      	sub	sp, #12
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d110      	bne.n	8002f68 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2202      	movs	r2, #2
 8002f4a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	699a      	ldr	r2, [r3, #24]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f022 0201 	bic.w	r2, r2, #1
 8002f5c:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8002f64:	2300      	movs	r3, #0
 8002f66:	e006      	b.n	8002f76 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f6c:	f043 0204 	orr.w	r2, r3, #4
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
  }
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr

08002f82 <HAL_FDCAN_Stop>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
{
 8002f82:	b480      	push	{r7}
 8002f84:	b085      	sub	sp, #20
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
  uint32_t Counter = 0U;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60fb      	str	r3, [r7, #12]

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d156      	bne.n	8003048 <HAL_FDCAN_Stop+0xc6>
  {
    /* Request initialisation */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	699a      	ldr	r2, [r3, #24]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f042 0201 	orr.w	r2, r2, #1
 8002fa8:	619a      	str	r2, [r3, #24]

    /* Wait until the INIT bit into CCCR register is set */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002faa:	e011      	b.n	8002fd0 <HAL_FDCAN_Stop+0x4e>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2b0a      	cmp	r3, #10
 8002fb0:	d90b      	bls.n	8002fca <HAL_FDCAN_Stop+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fb6:	f043 0201 	orr.w	r2, r3, #1
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2203      	movs	r2, #3
 8002fc2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e045      	b.n	8003056 <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	3301      	adds	r3, #1
 8002fce:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d0e6      	beq.n	8002fac <HAL_FDCAN_Stop+0x2a>
    }

    /* Reset counter */
    Counter = 0U;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	60fb      	str	r3, [r7, #12]

    /* Exit from Sleep mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	699a      	ldr	r2, [r3, #24]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f022 0210 	bic.w	r2, r2, #16
 8002ff0:	619a      	str	r2, [r3, #24]

    /* Wait until FDCAN exits sleep mode */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002ff2:	e011      	b.n	8003018 <HAL_FDCAN_Stop+0x96>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2b0a      	cmp	r3, #10
 8002ff8:	d90b      	bls.n	8003012 <HAL_FDCAN_Stop+0x90>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ffe:	f043 0201 	orr.w	r2, r3, #1
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	661a      	str	r2, [r3, #96]	; 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2203      	movs	r2, #3
 800300a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 800300e:	2301      	movs	r3, #1
 8003010:	e021      	b.n	8003056 <HAL_FDCAN_Stop+0xd4>
      }

      /* Increment counter */
      Counter++;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	3301      	adds	r3, #1
 8003016:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	f003 0308 	and.w	r3, r3, #8
 8003022:	2b08      	cmp	r3, #8
 8003024:	d0e6      	beq.n	8002ff4 <HAL_FDCAN_Stop+0x72>
    }

    /* Enable configuration change */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	699a      	ldr	r2, [r3, #24]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f042 0202 	orr.w	r2, r2, #2
 8003034:	619a      	str	r2, [r3, #24]

    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
    hfdcan->LatestTxFifoQRequest = 0U;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_READY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Return function status */
    return HAL_OK;
 8003044:	2300      	movs	r3, #0
 8003046:	e006      	b.n	8003056 <HAL_FDCAN_Stop+0xd4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800304c:	f043 0208 	orr.w	r2, r3, #8
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
  }
}
 8003056:	4618      	mov	r0, r3
 8003058:	3714      	adds	r7, #20
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8003062:	b580      	push	{r7, lr}
 8003064:	b086      	sub	sp, #24
 8003066:	af00      	add	r7, sp, #0
 8003068:	60f8      	str	r0, [r7, #12]
 800306a:	60b9      	str	r1, [r7, #8]
 800306c:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b02      	cmp	r3, #2
 8003078:	d12c      	bne.n	80030d4 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8003082:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d007      	beq.n	800309a <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800308e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e023      	b.n	80030e2 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80030a2:	0c1b      	lsrs	r3, r3, #16
 80030a4:	f003 0303 	and.w	r3, r3, #3
 80030a8:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	68b9      	ldr	r1, [r7, #8]
 80030b0:	68f8      	ldr	r0, [r7, #12]
 80030b2:	f000 fbdf 	bl	8003874 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2101      	movs	r1, #1
 80030bc:	697a      	ldr	r2, [r7, #20]
 80030be:	fa01 f202 	lsl.w	r2, r1, r2
 80030c2:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80030c6:	2201      	movs	r2, #1
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	409a      	lsls	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 80030d0:	2300      	movs	r3, #0
 80030d2:	e006      	b.n	80030e2 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030d8:	f043 0208 	orr.w	r2, r3, #8
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
  }
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3718      	adds	r7, #24
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}
	...

080030ec <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b08b      	sub	sp, #44	; 0x2c
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	607a      	str	r2, [r7, #4]
 80030f8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003100:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8003102:	7efb      	ldrb	r3, [r7, #27]
 8003104:	2b02      	cmp	r3, #2
 8003106:	f040 80bc 	bne.w	8003282 <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	2b40      	cmp	r3, #64	; 0x40
 800310e:	d121      	bne.n	8003154 <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003118:	f003 030f 	and.w	r3, r3, #15
 800311c:	2b00      	cmp	r3, #0
 800311e:	d107      	bne.n	8003130 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003124:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e0af      	b.n	8003290 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003138:	0a1b      	lsrs	r3, r3, #8
 800313a:	f003 0303 	and.w	r3, r3, #3
 800313e:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003144:	69fa      	ldr	r2, [r7, #28]
 8003146:	4613      	mov	r3, r2
 8003148:	00db      	lsls	r3, r3, #3
 800314a:	4413      	add	r3, r2
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	440b      	add	r3, r1
 8003150:	627b      	str	r3, [r7, #36]	; 0x24
 8003152:	e020      	b.n	8003196 <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800315c:	f003 030f 	and.w	r3, r3, #15
 8003160:	2b00      	cmp	r3, #0
 8003162:	d107      	bne.n	8003174 <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003168:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e08d      	b.n	8003290 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800317c:	0a1b      	lsrs	r3, r3, #8
 800317e:	f003 0303 	and.w	r3, r3, #3
 8003182:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003188:	69fa      	ldr	r2, [r7, #28]
 800318a:	4613      	mov	r3, r2
 800318c:	00db      	lsls	r3, r3, #3
 800318e:	4413      	add	r3, r2
 8003190:	00db      	lsls	r3, r3, #3
 8003192:	440b      	add	r3, r1
 8003194:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8003196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d107      	bne.n	80031ba <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80031aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	0c9b      	lsrs	r3, r3, #18
 80031b0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	601a      	str	r2, [r3, #0]
 80031b8:	e005      	b.n	80031c6 <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80031ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80031c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80031d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80031de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e0:	3304      	adds	r3, #4
 80031e2:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80031e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 80031ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80031fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8003206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8003212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	0e1b      	lsrs	r3, r3, #24
 8003218:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8003220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	0fda      	lsrs	r2, r3, #31
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800322a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800322c:	3304      	adds	r3, #4
 800322e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8003230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003232:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8003234:	2300      	movs	r3, #0
 8003236:	623b      	str	r3, [r7, #32]
 8003238:	e00a      	b.n	8003250 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800323a:	697a      	ldr	r2, [r7, #20]
 800323c:	6a3b      	ldr	r3, [r7, #32]
 800323e:	441a      	add	r2, r3
 8003240:	6839      	ldr	r1, [r7, #0]
 8003242:	6a3b      	ldr	r3, [r7, #32]
 8003244:	440b      	add	r3, r1
 8003246:	7812      	ldrb	r2, [r2, #0]
 8003248:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 800324a:	6a3b      	ldr	r3, [r7, #32]
 800324c:	3301      	adds	r3, #1
 800324e:	623b      	str	r3, [r7, #32]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	0c1b      	lsrs	r3, r3, #16
 8003256:	4a11      	ldr	r2, [pc, #68]	; (800329c <HAL_FDCAN_GetRxMessage+0x1b0>)
 8003258:	5cd3      	ldrb	r3, [r2, r3]
 800325a:	461a      	mov	r2, r3
 800325c:	6a3b      	ldr	r3, [r7, #32]
 800325e:	4293      	cmp	r3, r2
 8003260:	d3eb      	bcc.n	800323a <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	2b40      	cmp	r3, #64	; 0x40
 8003266:	d105      	bne.n	8003274 <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	69fa      	ldr	r2, [r7, #28]
 800326e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8003272:	e004      	b.n	800327e <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	69fa      	ldr	r2, [r7, #28]
 800327a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800327e:	2300      	movs	r3, #0
 8003280:	e006      	b.n	8003290 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003286:	f043 0208 	orr.w	r2, r3, #8
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
  }
}
 8003290:	4618      	mov	r0, r3
 8003292:	372c      	adds	r7, #44	; 0x2c
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	08006e68 	.word	0x08006e68

080032a0 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b087      	sub	sp, #28
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80032b2:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80032b4:	7dfb      	ldrb	r3, [r7, #23]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d003      	beq.n	80032c2 <HAL_FDCAN_ActivateNotification+0x22>
 80032ba:	7dfb      	ldrb	r3, [r7, #23]
 80032bc:	2b02      	cmp	r3, #2
 80032be:	f040 80c8 	bne.w	8003452 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c8:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	f003 0307 	and.w	r3, r3, #7
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d004      	beq.n	80032de <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	f003 0301 	and.w	r3, r3, #1
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d03b      	beq.n	8003356 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d004      	beq.n	80032f2 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d031      	beq.n	8003356 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d004      	beq.n	8003306 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	f003 0304 	and.w	r3, r3, #4
 8003302:	2b00      	cmp	r3, #0
 8003304:	d027      	beq.n	8003356 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 800330c:	2b00      	cmp	r3, #0
 800330e:	d004      	beq.n	800331a <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003310:	693b      	ldr	r3, [r7, #16]
 8003312:	f003 0308 	and.w	r3, r3, #8
 8003316:	2b00      	cmp	r3, #0
 8003318:	d01d      	beq.n	8003356 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003320:	2b00      	cmp	r3, #0
 8003322:	d004      	beq.n	800332e <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	f003 0310 	and.w	r3, r3, #16
 800332a:	2b00      	cmp	r3, #0
 800332c:	d013      	beq.n	8003356 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003334:	2b00      	cmp	r3, #0
 8003336:	d004      	beq.n	8003342 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	f003 0320 	and.w	r3, r3, #32
 800333e:	2b00      	cmp	r3, #0
 8003340:	d009      	beq.n	8003356 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003348:	2b00      	cmp	r3, #0
 800334a:	d00c      	beq.n	8003366 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003352:	2b00      	cmp	r3, #0
 8003354:	d107      	bne.n	8003366 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f042 0201 	orr.w	r2, r2, #1
 8003364:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	2b00      	cmp	r3, #0
 800336e:	d004      	beq.n	800337a <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	2b00      	cmp	r3, #0
 8003378:	d13b      	bne.n	80033f2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003380:	2b00      	cmp	r3, #0
 8003382:	d004      	beq.n	800338e <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	f003 0302 	and.w	r3, r3, #2
 800338a:	2b00      	cmp	r3, #0
 800338c:	d131      	bne.n	80033f2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003394:	2b00      	cmp	r3, #0
 8003396:	d004      	beq.n	80033a2 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	f003 0304 	and.w	r3, r3, #4
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d127      	bne.n	80033f2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d004      	beq.n	80033b6 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	f003 0308 	and.w	r3, r3, #8
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d11d      	bne.n	80033f2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d004      	beq.n	80033ca <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	f003 0310 	and.w	r3, r3, #16
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d113      	bne.n	80033f2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d004      	beq.n	80033de <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	f003 0320 	and.w	r3, r3, #32
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d109      	bne.n	80033f2 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d00c      	beq.n	8003402 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d007      	beq.n	8003402 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f042 0202 	orr.w	r2, r2, #2
 8003400:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003408:	2b00      	cmp	r3, #0
 800340a:	d009      	beq.n	8003420 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	430a      	orrs	r2, r1
 800341c:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003426:	2b00      	cmp	r3, #0
 8003428:	d009      	beq.n	800343e <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	430a      	orrs	r2, r1
 800343a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68ba      	ldr	r2, [r7, #8]
 800344a:	430a      	orrs	r2, r1
 800344c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 800344e:	2300      	movs	r3, #0
 8003450:	e006      	b.n	8003460 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003456:	f043 0202 	orr.w	r2, r3, #2
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
  }
}
 8003460:	4618      	mov	r0, r3
 8003462:	371c      	adds	r7, #28
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b08a      	sub	sp, #40	; 0x28
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800347a:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800347e:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003486:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003488:	4013      	ands	r3, r2
 800348a:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003492:	f003 0307 	and.w	r3, r3, #7
 8003496:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800349e:	6a3a      	ldr	r2, [r7, #32]
 80034a0:	4013      	ands	r3, r2
 80034a2:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80034ae:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034b6:	69fa      	ldr	r2, [r7, #28]
 80034b8:	4013      	ands	r3, r2
 80034ba:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034c2:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 80034c6:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	4013      	ands	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034da:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80034de:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e6:	697a      	ldr	r2, [r7, #20]
 80034e8:	4013      	ands	r3, r2
 80034ea:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00d      	beq.n	8003516 <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003504:	2b00      	cmp	r3, #0
 8003506:	d006      	beq.n	8003516 <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2240      	movs	r2, #64	; 0x40
 800350e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	f000 f939 	bl	8003788 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800351c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003520:	2b00      	cmp	r3, #0
 8003522:	d01b      	beq.n	800355c <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800352a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800352e:	2b00      	cmp	r3, #0
 8003530:	d014      	beq.n	800355c <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800353a:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	4013      	ands	r3, r2
 8003548:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003552:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8003554:	6939      	ldr	r1, [r7, #16]
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f000 f8f7 	bl	800374a <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800355c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355e:	2b00      	cmp	r3, #0
 8003560:	d007      	beq.n	8003572 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003568:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800356a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f000 f8b6 	bl	80036de <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8003572:	6a3b      	ldr	r3, [r7, #32]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d007      	beq.n	8003588 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	6a3a      	ldr	r2, [r7, #32]
 800357e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8003580:	6a39      	ldr	r1, [r7, #32]
 8003582:	6878      	ldr	r0, [r7, #4]
 8003584:	f000 f8b6 	bl	80036f4 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d007      	beq.n	800359e <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	69fa      	ldr	r2, [r7, #28]
 8003594:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8003596:	69f9      	ldr	r1, [r7, #28]
 8003598:	6878      	ldr	r0, [r7, #4]
 800359a:	f000 f8b6 	bl	800370a <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d00e      	beq.n	80035ca <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d007      	beq.n	80035ca <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035c2:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f000 f8ab 	bl	8003720 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d01a      	beq.n	800360e <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d013      	beq.n	800360e <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80035ee:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	4013      	ands	r3, r2
 80035fc:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2280      	movs	r2, #128	; 0x80
 8003604:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8003606:	68f9      	ldr	r1, [r7, #12]
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f000 f893 	bl	8003734 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003614:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00e      	beq.n	800363a <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003622:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d007      	beq.n	800363a <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003632:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	f000 f893 	bl	8003760 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003640:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00e      	beq.n	8003666 <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800364e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d007      	beq.n	8003666 <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800365e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 f887 	bl	8003774 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800366c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d011      	beq.n	8003698 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800367a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d00a      	beq.n	8003698 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800368a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003690:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d007      	beq.n	80036ae <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	697a      	ldr	r2, [r7, #20]
 80036a4:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80036a6:	6979      	ldr	r1, [r7, #20]
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f000 f881 	bl	80037b0 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80036ae:	69bb      	ldr	r3, [r7, #24]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d009      	beq.n	80036c8 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80036c0:	69bb      	ldr	r3, [r7, #24]
 80036c2:	431a      	orrs	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d002      	beq.n	80036d6 <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80036d0:	6878      	ldr	r0, [r7, #4]
 80036d2:	f000 f863 	bl	800379c <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80036d6:	bf00      	nop
 80036d8:	3728      	adds	r7, #40	; 0x28
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80036de:	b480      	push	{r7}
 80036e0:	b083      	sub	sp, #12
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	6078      	str	r0, [r7, #4]
 80036e6:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80036e8:	bf00      	nop
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr

080036f4 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 80036fe:	bf00      	nop
 8003700:	370c      	adds	r7, #12
 8003702:	46bd      	mov	sp, r7
 8003704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003708:	4770      	bx	lr

0800370a <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800370a:	b480      	push	{r7}
 800370c:	b083      	sub	sp, #12
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
 8003712:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8003714:	bf00      	nop
 8003716:	370c      	adds	r7, #12
 8003718:	46bd      	mov	sp, r7
 800371a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371e:	4770      	bx	lr

08003720 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003720:	b480      	push	{r7}
 8003722:	b083      	sub	sp, #12
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8003728:	bf00      	nop
 800372a:	370c      	adds	r7, #12
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr

08003734 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800373e:	bf00      	nop
 8003740:	370c      	adds	r7, #12
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr

0800374a <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800374a:	b480      	push	{r7}
 800374c:	b083      	sub	sp, #12
 800374e:	af00      	add	r7, sp, #0
 8003750:	6078      	str	r0, [r7, #4]
 8003752:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8003754:	bf00      	nop
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr

08003760 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8003768:	bf00      	nop
 800376a:	370c      	adds	r7, #12
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr

08003774 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800377c:	bf00      	nop
 800377e:	370c      	adds	r7, #12
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr

08003788 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr

0800379c <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80037a4:	bf00      	nop
 80037a6:	370c      	adds	r7, #12
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80037ba:	bf00      	nop
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr
	...

080037c8 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b085      	sub	sp, #20
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80037d0:	4b27      	ldr	r3, [pc, #156]	; (8003870 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80037d2:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	68ba      	ldr	r2, [r7, #8]
 80037d8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037e2:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ea:	041a      	lsls	r2, r3, #16
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	430a      	orrs	r2, r1
 80037f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003808:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003810:	061a      	lsls	r2, r3, #24
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	430a      	orrs	r2, r1
 8003818:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	60fb      	str	r3, [r7, #12]
 8003848:	e005      	b.n	8003856 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	3304      	adds	r3, #4
 8003854:	60fb      	str	r3, [r7, #12]
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800385c:	68fa      	ldr	r2, [r7, #12]
 800385e:	429a      	cmp	r2, r3
 8003860:	d3f3      	bcc.n	800384a <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8003862:	bf00      	nop
 8003864:	3714      	adds	r7, #20
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
 800386e:	bf00      	nop
 8003870:	4000a400 	.word	0x4000a400

08003874 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 8003874:	b480      	push	{r7}
 8003876:	b089      	sub	sp, #36	; 0x24
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
 8003880:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d10a      	bne.n	80038a0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8003892:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800389a:	4313      	orrs	r3, r2
 800389c:	61fb      	str	r3, [r7, #28]
 800389e:	e00a      	b.n	80038b6 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80038a8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80038ae:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80038b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80038b4:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	6a1b      	ldr	r3, [r3, #32]
 80038ba:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80038c0:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80038c6:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80038cc:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80038d2:	4313      	orrs	r3, r2
 80038d4:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80038da:	683a      	ldr	r2, [r7, #0]
 80038dc:	4613      	mov	r3, r2
 80038de:	00db      	lsls	r3, r3, #3
 80038e0:	4413      	add	r3, r2
 80038e2:	00db      	lsls	r3, r3, #3
 80038e4:	440b      	add	r3, r1
 80038e6:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	69fa      	ldr	r2, [r7, #28]
 80038ec:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80038ee:	69bb      	ldr	r3, [r7, #24]
 80038f0:	3304      	adds	r3, #4
 80038f2:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80038f4:	69bb      	ldr	r3, [r7, #24]
 80038f6:	693a      	ldr	r2, [r7, #16]
 80038f8:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80038fa:	69bb      	ldr	r3, [r7, #24]
 80038fc:	3304      	adds	r3, #4
 80038fe:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8003900:	2300      	movs	r3, #0
 8003902:	617b      	str	r3, [r7, #20]
 8003904:	e020      	b.n	8003948 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	3303      	adds	r3, #3
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	4413      	add	r3, r2
 800390e:	781b      	ldrb	r3, [r3, #0]
 8003910:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	3302      	adds	r3, #2
 8003916:	6879      	ldr	r1, [r7, #4]
 8003918:	440b      	add	r3, r1
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800391e:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	3301      	adds	r3, #1
 8003924:	6879      	ldr	r1, [r7, #4]
 8003926:	440b      	add	r3, r1
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800392c:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800392e:	6879      	ldr	r1, [r7, #4]
 8003930:	697a      	ldr	r2, [r7, #20]
 8003932:	440a      	add	r2, r1
 8003934:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8003936:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8003938:	69bb      	ldr	r3, [r7, #24]
 800393a:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	3304      	adds	r3, #4
 8003940:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	3304      	adds	r3, #4
 8003946:	617b      	str	r3, [r7, #20]
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	0c1b      	lsrs	r3, r3, #16
 800394e:	4a06      	ldr	r2, [pc, #24]	; (8003968 <FDCAN_CopyMessageToRAM+0xf4>)
 8003950:	5cd3      	ldrb	r3, [r2, r3]
 8003952:	461a      	mov	r2, r3
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	4293      	cmp	r3, r2
 8003958:	d3d5      	bcc.n	8003906 <FDCAN_CopyMessageToRAM+0x92>
  }
}
 800395a:	bf00      	nop
 800395c:	3724      	adds	r7, #36	; 0x24
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
 8003966:	bf00      	nop
 8003968:	08006e68 	.word	0x08006e68

0800396c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800396c:	b480      	push	{r7}
 800396e:	b087      	sub	sp, #28
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003976:	2300      	movs	r3, #0
 8003978:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800397a:	e15a      	b.n	8003c32 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	2101      	movs	r1, #1
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	fa01 f303 	lsl.w	r3, r1, r3
 8003988:	4013      	ands	r3, r2
 800398a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2b00      	cmp	r3, #0
 8003990:	f000 814c 	beq.w	8003c2c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	2b01      	cmp	r3, #1
 800399a:	d00b      	beq.n	80039b4 <HAL_GPIO_Init+0x48>
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d007      	beq.n	80039b4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80039a8:	2b11      	cmp	r3, #17
 80039aa:	d003      	beq.n	80039b4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	2b12      	cmp	r3, #18
 80039b2:	d130      	bne.n	8003a16 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	005b      	lsls	r3, r3, #1
 80039be:	2203      	movs	r2, #3
 80039c0:	fa02 f303 	lsl.w	r3, r2, r3
 80039c4:	43db      	mvns	r3, r3
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	4013      	ands	r3, r2
 80039ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	68da      	ldr	r2, [r3, #12]
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	fa02 f303 	lsl.w	r3, r2, r3
 80039d8:	693a      	ldr	r2, [r7, #16]
 80039da:	4313      	orrs	r3, r2
 80039dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	693a      	ldr	r2, [r7, #16]
 80039e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039ea:	2201      	movs	r2, #1
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	fa02 f303 	lsl.w	r3, r2, r3
 80039f2:	43db      	mvns	r3, r3
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	4013      	ands	r3, r2
 80039f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	091b      	lsrs	r3, r3, #4
 8003a00:	f003 0201 	and.w	r2, r3, #1
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	693a      	ldr	r2, [r7, #16]
 8003a14:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	005b      	lsls	r3, r3, #1
 8003a20:	2203      	movs	r2, #3
 8003a22:	fa02 f303 	lsl.w	r3, r2, r3
 8003a26:	43db      	mvns	r3, r3
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	689a      	ldr	r2, [r3, #8]
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3a:	693a      	ldr	r2, [r7, #16]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	693a      	ldr	r2, [r7, #16]
 8003a44:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d003      	beq.n	8003a56 <HAL_GPIO_Init+0xea>
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	2b12      	cmp	r3, #18
 8003a54:	d123      	bne.n	8003a9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	08da      	lsrs	r2, r3, #3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	3208      	adds	r2, #8
 8003a5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	f003 0307 	and.w	r3, r3, #7
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	220f      	movs	r2, #15
 8003a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a72:	43db      	mvns	r3, r3
 8003a74:	693a      	ldr	r2, [r7, #16]
 8003a76:	4013      	ands	r3, r2
 8003a78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	691a      	ldr	r2, [r3, #16]
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	f003 0307 	and.w	r3, r3, #7
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8a:	693a      	ldr	r2, [r7, #16]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	08da      	lsrs	r2, r3, #3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	3208      	adds	r2, #8
 8003a98:	6939      	ldr	r1, [r7, #16]
 8003a9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	005b      	lsls	r3, r3, #1
 8003aa8:	2203      	movs	r2, #3
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003aae:	43db      	mvns	r3, r3
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f003 0203 	and.w	r2, r3, #3
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	005b      	lsls	r3, r3, #1
 8003ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac6:	693a      	ldr	r2, [r7, #16]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	f000 80a6 	beq.w	8003c2c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ae0:	4b5b      	ldr	r3, [pc, #364]	; (8003c50 <HAL_GPIO_Init+0x2e4>)
 8003ae2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ae4:	4a5a      	ldr	r2, [pc, #360]	; (8003c50 <HAL_GPIO_Init+0x2e4>)
 8003ae6:	f043 0301 	orr.w	r3, r3, #1
 8003aea:	6613      	str	r3, [r2, #96]	; 0x60
 8003aec:	4b58      	ldr	r3, [pc, #352]	; (8003c50 <HAL_GPIO_Init+0x2e4>)
 8003aee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003af0:	f003 0301 	and.w	r3, r3, #1
 8003af4:	60bb      	str	r3, [r7, #8]
 8003af6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003af8:	4a56      	ldr	r2, [pc, #344]	; (8003c54 <HAL_GPIO_Init+0x2e8>)
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	089b      	lsrs	r3, r3, #2
 8003afe:	3302      	adds	r3, #2
 8003b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b04:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	f003 0303 	and.w	r3, r3, #3
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	220f      	movs	r2, #15
 8003b10:	fa02 f303 	lsl.w	r3, r2, r3
 8003b14:	43db      	mvns	r3, r3
 8003b16:	693a      	ldr	r2, [r7, #16]
 8003b18:	4013      	ands	r3, r2
 8003b1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003b22:	d01f      	beq.n	8003b64 <HAL_GPIO_Init+0x1f8>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a4c      	ldr	r2, [pc, #304]	; (8003c58 <HAL_GPIO_Init+0x2ec>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d019      	beq.n	8003b60 <HAL_GPIO_Init+0x1f4>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	4a4b      	ldr	r2, [pc, #300]	; (8003c5c <HAL_GPIO_Init+0x2f0>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d013      	beq.n	8003b5c <HAL_GPIO_Init+0x1f0>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a4a      	ldr	r2, [pc, #296]	; (8003c60 <HAL_GPIO_Init+0x2f4>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d00d      	beq.n	8003b58 <HAL_GPIO_Init+0x1ec>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	4a49      	ldr	r2, [pc, #292]	; (8003c64 <HAL_GPIO_Init+0x2f8>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d007      	beq.n	8003b54 <HAL_GPIO_Init+0x1e8>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a48      	ldr	r2, [pc, #288]	; (8003c68 <HAL_GPIO_Init+0x2fc>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d101      	bne.n	8003b50 <HAL_GPIO_Init+0x1e4>
 8003b4c:	2305      	movs	r3, #5
 8003b4e:	e00a      	b.n	8003b66 <HAL_GPIO_Init+0x1fa>
 8003b50:	2306      	movs	r3, #6
 8003b52:	e008      	b.n	8003b66 <HAL_GPIO_Init+0x1fa>
 8003b54:	2304      	movs	r3, #4
 8003b56:	e006      	b.n	8003b66 <HAL_GPIO_Init+0x1fa>
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e004      	b.n	8003b66 <HAL_GPIO_Init+0x1fa>
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	e002      	b.n	8003b66 <HAL_GPIO_Init+0x1fa>
 8003b60:	2301      	movs	r3, #1
 8003b62:	e000      	b.n	8003b66 <HAL_GPIO_Init+0x1fa>
 8003b64:	2300      	movs	r3, #0
 8003b66:	697a      	ldr	r2, [r7, #20]
 8003b68:	f002 0203 	and.w	r2, r2, #3
 8003b6c:	0092      	lsls	r2, r2, #2
 8003b6e:	4093      	lsls	r3, r2
 8003b70:	693a      	ldr	r2, [r7, #16]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b76:	4937      	ldr	r1, [pc, #220]	; (8003c54 <HAL_GPIO_Init+0x2e8>)
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	089b      	lsrs	r3, r3, #2
 8003b7c:	3302      	adds	r3, #2
 8003b7e:	693a      	ldr	r2, [r7, #16]
 8003b80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003b84:	4b39      	ldr	r3, [pc, #228]	; (8003c6c <HAL_GPIO_Init+0x300>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	43db      	mvns	r3, r3
 8003b8e:	693a      	ldr	r2, [r7, #16]
 8003b90:	4013      	ands	r3, r2
 8003b92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d003      	beq.n	8003ba8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003ba0:	693a      	ldr	r2, [r7, #16]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003ba8:	4a30      	ldr	r2, [pc, #192]	; (8003c6c <HAL_GPIO_Init+0x300>)
 8003baa:	693b      	ldr	r3, [r7, #16]
 8003bac:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003bae:	4b2f      	ldr	r3, [pc, #188]	; (8003c6c <HAL_GPIO_Init+0x300>)
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	43db      	mvns	r3, r3
 8003bb8:	693a      	ldr	r2, [r7, #16]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d003      	beq.n	8003bd2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003bca:	693a      	ldr	r2, [r7, #16]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003bd2:	4a26      	ldr	r2, [pc, #152]	; (8003c6c <HAL_GPIO_Init+0x300>)
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003bd8:	4b24      	ldr	r3, [pc, #144]	; (8003c6c <HAL_GPIO_Init+0x300>)
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	43db      	mvns	r3, r3
 8003be2:	693a      	ldr	r2, [r7, #16]
 8003be4:	4013      	ands	r3, r2
 8003be6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d003      	beq.n	8003bfc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003bfc:	4a1b      	ldr	r2, [pc, #108]	; (8003c6c <HAL_GPIO_Init+0x300>)
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003c02:	4b1a      	ldr	r3, [pc, #104]	; (8003c6c <HAL_GPIO_Init+0x300>)
 8003c04:	68db      	ldr	r3, [r3, #12]
 8003c06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	43db      	mvns	r3, r3
 8003c0c:	693a      	ldr	r2, [r7, #16]
 8003c0e:	4013      	ands	r3, r2
 8003c10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d003      	beq.n	8003c26 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003c1e:	693a      	ldr	r2, [r7, #16]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c26:	4a11      	ldr	r2, [pc, #68]	; (8003c6c <HAL_GPIO_Init+0x300>)
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	3301      	adds	r3, #1
 8003c30:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	697b      	ldr	r3, [r7, #20]
 8003c38:	fa22 f303 	lsr.w	r3, r2, r3
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	f47f ae9d 	bne.w	800397c <HAL_GPIO_Init+0x10>
  }
}
 8003c42:	bf00      	nop
 8003c44:	371c      	adds	r7, #28
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	40021000 	.word	0x40021000
 8003c54:	40010000 	.word	0x40010000
 8003c58:	48000400 	.word	0x48000400
 8003c5c:	48000800 	.word	0x48000800
 8003c60:	48000c00 	.word	0x48000c00
 8003c64:	48001000 	.word	0x48001000
 8003c68:	48001400 	.word	0x48001400
 8003c6c:	40010400 	.word	0x40010400

08003c70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	460b      	mov	r3, r1
 8003c7a:	807b      	strh	r3, [r7, #2]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c80:	787b      	ldrb	r3, [r7, #1]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d003      	beq.n	8003c8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c86:	887a      	ldrh	r2, [r7, #2]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003c8c:	e002      	b.n	8003c94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003c8e:	887a      	ldrh	r2, [r7, #2]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b085      	sub	sp, #20
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d141      	bne.n	8003d32 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003cae:	4b4b      	ldr	r3, [pc, #300]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003cb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cba:	d131      	bne.n	8003d20 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003cbc:	4b47      	ldr	r3, [pc, #284]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cc2:	4a46      	ldr	r2, [pc, #280]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003cc8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ccc:	4b43      	ldr	r3, [pc, #268]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003cd4:	4a41      	ldr	r2, [pc, #260]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003cda:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003cdc:	4b40      	ldr	r3, [pc, #256]	; (8003de0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2232      	movs	r2, #50	; 0x32
 8003ce2:	fb02 f303 	mul.w	r3, r2, r3
 8003ce6:	4a3f      	ldr	r2, [pc, #252]	; (8003de4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8003cec:	0c9b      	lsrs	r3, r3, #18
 8003cee:	3301      	adds	r3, #1
 8003cf0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cf2:	e002      	b.n	8003cfa <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cfa:	4b38      	ldr	r3, [pc, #224]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cfc:	695b      	ldr	r3, [r3, #20]
 8003cfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d06:	d102      	bne.n	8003d0e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d1f2      	bne.n	8003cf4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d0e:	4b33      	ldr	r3, [pc, #204]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d10:	695b      	ldr	r3, [r3, #20]
 8003d12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d1a:	d158      	bne.n	8003dce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	e057      	b.n	8003dd0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d20:	4b2e      	ldr	r3, [pc, #184]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d26:	4a2d      	ldr	r2, [pc, #180]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d2c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003d30:	e04d      	b.n	8003dce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d38:	d141      	bne.n	8003dbe <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d3a:	4b28      	ldr	r3, [pc, #160]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003d42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d46:	d131      	bne.n	8003dac <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d48:	4b24      	ldr	r3, [pc, #144]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d4e:	4a23      	ldr	r2, [pc, #140]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d54:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d58:	4b20      	ldr	r3, [pc, #128]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003d60:	4a1e      	ldr	r2, [pc, #120]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d66:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d68:	4b1d      	ldr	r3, [pc, #116]	; (8003de0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2232      	movs	r2, #50	; 0x32
 8003d6e:	fb02 f303 	mul.w	r3, r2, r3
 8003d72:	4a1c      	ldr	r2, [pc, #112]	; (8003de4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003d74:	fba2 2303 	umull	r2, r3, r2, r3
 8003d78:	0c9b      	lsrs	r3, r3, #18
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d7e:	e002      	b.n	8003d86 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	3b01      	subs	r3, #1
 8003d84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d86:	4b15      	ldr	r3, [pc, #84]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d88:	695b      	ldr	r3, [r3, #20]
 8003d8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d92:	d102      	bne.n	8003d9a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d1f2      	bne.n	8003d80 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d9a:	4b10      	ldr	r3, [pc, #64]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003da2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003da6:	d112      	bne.n	8003dce <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003da8:	2303      	movs	r3, #3
 8003daa:	e011      	b.n	8003dd0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003dac:	4b0b      	ldr	r3, [pc, #44]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003db2:	4a0a      	ldr	r2, [pc, #40]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003db4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003db8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003dbc:	e007      	b.n	8003dce <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003dbe:	4b07      	ldr	r3, [pc, #28]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003dc6:	4a05      	ldr	r2, [pc, #20]	; (8003ddc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dc8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003dcc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3714      	adds	r7, #20
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dda:	4770      	bx	lr
 8003ddc:	40007000 	.word	0x40007000
 8003de0:	20000000 	.word	0x20000000
 8003de4:	431bde83 	.word	0x431bde83

08003de8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003de8:	b480      	push	{r7}
 8003dea:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003dec:	4b05      	ldr	r3, [pc, #20]	; (8003e04 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	4a04      	ldr	r2, [pc, #16]	; (8003e04 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003df2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003df6:	6093      	str	r3, [r2, #8]
}
 8003df8:	bf00      	nop
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	40007000 	.word	0x40007000

08003e08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b088      	sub	sp, #32
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d101      	bne.n	8003e1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e308      	b.n	800442c <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d075      	beq.n	8003f12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e26:	4ba3      	ldr	r3, [pc, #652]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f003 030c 	and.w	r3, r3, #12
 8003e2e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e30:	4ba0      	ldr	r3, [pc, #640]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	f003 0303 	and.w	r3, r3, #3
 8003e38:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	2b0c      	cmp	r3, #12
 8003e3e:	d102      	bne.n	8003e46 <HAL_RCC_OscConfig+0x3e>
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	2b03      	cmp	r3, #3
 8003e44:	d002      	beq.n	8003e4c <HAL_RCC_OscConfig+0x44>
 8003e46:	69bb      	ldr	r3, [r7, #24]
 8003e48:	2b08      	cmp	r3, #8
 8003e4a:	d10b      	bne.n	8003e64 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e4c:	4b99      	ldr	r3, [pc, #612]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d05b      	beq.n	8003f10 <HAL_RCC_OscConfig+0x108>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d157      	bne.n	8003f10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e2e3      	b.n	800442c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e6c:	d106      	bne.n	8003e7c <HAL_RCC_OscConfig+0x74>
 8003e6e:	4b91      	ldr	r3, [pc, #580]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a90      	ldr	r2, [pc, #576]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e78:	6013      	str	r3, [r2, #0]
 8003e7a:	e01d      	b.n	8003eb8 <HAL_RCC_OscConfig+0xb0>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e84:	d10c      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x98>
 8003e86:	4b8b      	ldr	r3, [pc, #556]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a8a      	ldr	r2, [pc, #552]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e90:	6013      	str	r3, [r2, #0]
 8003e92:	4b88      	ldr	r3, [pc, #544]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a87      	ldr	r2, [pc, #540]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003e98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e9c:	6013      	str	r3, [r2, #0]
 8003e9e:	e00b      	b.n	8003eb8 <HAL_RCC_OscConfig+0xb0>
 8003ea0:	4b84      	ldr	r3, [pc, #528]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a83      	ldr	r2, [pc, #524]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003ea6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003eaa:	6013      	str	r3, [r2, #0]
 8003eac:	4b81      	ldr	r3, [pc, #516]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a80      	ldr	r2, [pc, #512]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003eb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003eb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d013      	beq.n	8003ee8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec0:	f7fe fc62 	bl	8002788 <HAL_GetTick>
 8003ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ec6:	e008      	b.n	8003eda <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ec8:	f7fe fc5e 	bl	8002788 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b64      	cmp	r3, #100	; 0x64
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e2a8      	b.n	800442c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003eda:	4b76      	ldr	r3, [pc, #472]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d0f0      	beq.n	8003ec8 <HAL_RCC_OscConfig+0xc0>
 8003ee6:	e014      	b.n	8003f12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee8:	f7fe fc4e 	bl	8002788 <HAL_GetTick>
 8003eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ef0:	f7fe fc4a 	bl	8002788 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b64      	cmp	r3, #100	; 0x64
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e294      	b.n	800442c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f02:	4b6c      	ldr	r3, [pc, #432]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1f0      	bne.n	8003ef0 <HAL_RCC_OscConfig+0xe8>
 8003f0e:	e000      	b.n	8003f12 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0302 	and.w	r3, r3, #2
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d075      	beq.n	800400a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f1e:	4b65      	ldr	r3, [pc, #404]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f003 030c 	and.w	r3, r3, #12
 8003f26:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f28:	4b62      	ldr	r3, [pc, #392]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	f003 0303 	and.w	r3, r3, #3
 8003f30:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	2b0c      	cmp	r3, #12
 8003f36:	d102      	bne.n	8003f3e <HAL_RCC_OscConfig+0x136>
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d002      	beq.n	8003f44 <HAL_RCC_OscConfig+0x13c>
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	2b04      	cmp	r3, #4
 8003f42:	d11f      	bne.n	8003f84 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f44:	4b5b      	ldr	r3, [pc, #364]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d005      	beq.n	8003f5c <HAL_RCC_OscConfig+0x154>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d101      	bne.n	8003f5c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e267      	b.n	800442c <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f5c:	4b55      	ldr	r3, [pc, #340]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	691b      	ldr	r3, [r3, #16]
 8003f68:	061b      	lsls	r3, r3, #24
 8003f6a:	4952      	ldr	r1, [pc, #328]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003f70:	4b51      	ldr	r3, [pc, #324]	; (80040b8 <HAL_RCC_OscConfig+0x2b0>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7fe fbbb 	bl	80026f0 <HAL_InitTick>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d043      	beq.n	8004008 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e253      	b.n	800442c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d023      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f8c:	4b49      	ldr	r3, [pc, #292]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a48      	ldr	r2, [pc, #288]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003f92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f98:	f7fe fbf6 	bl	8002788 <HAL_GetTick>
 8003f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f9e:	e008      	b.n	8003fb2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fa0:	f7fe fbf2 	bl	8002788 <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e23c      	b.n	800442c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fb2:	4b40      	ldr	r3, [pc, #256]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d0f0      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fbe:	4b3d      	ldr	r3, [pc, #244]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	691b      	ldr	r3, [r3, #16]
 8003fca:	061b      	lsls	r3, r3, #24
 8003fcc:	4939      	ldr	r1, [pc, #228]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	604b      	str	r3, [r1, #4]
 8003fd2:	e01a      	b.n	800400a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fd4:	4b37      	ldr	r3, [pc, #220]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a36      	ldr	r2, [pc, #216]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003fda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003fde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fe0:	f7fe fbd2 	bl	8002788 <HAL_GetTick>
 8003fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003fe6:	e008      	b.n	8003ffa <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fe8:	f7fe fbce 	bl	8002788 <HAL_GetTick>
 8003fec:	4602      	mov	r2, r0
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	1ad3      	subs	r3, r2, r3
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d901      	bls.n	8003ffa <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003ff6:	2303      	movs	r3, #3
 8003ff8:	e218      	b.n	800442c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ffa:	4b2e      	ldr	r3, [pc, #184]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004002:	2b00      	cmp	r3, #0
 8004004:	d1f0      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x1e0>
 8004006:	e000      	b.n	800400a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004008:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0308 	and.w	r3, r3, #8
 8004012:	2b00      	cmp	r3, #0
 8004014:	d03c      	beq.n	8004090 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d01c      	beq.n	8004058 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800401e:	4b25      	ldr	r3, [pc, #148]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8004020:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004024:	4a23      	ldr	r2, [pc, #140]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8004026:	f043 0301 	orr.w	r3, r3, #1
 800402a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800402e:	f7fe fbab 	bl	8002788 <HAL_GetTick>
 8004032:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004034:	e008      	b.n	8004048 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004036:	f7fe fba7 	bl	8002788 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	2b02      	cmp	r3, #2
 8004042:	d901      	bls.n	8004048 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e1f1      	b.n	800442c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004048:	4b1a      	ldr	r3, [pc, #104]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 800404a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d0ef      	beq.n	8004036 <HAL_RCC_OscConfig+0x22e>
 8004056:	e01b      	b.n	8004090 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004058:	4b16      	ldr	r3, [pc, #88]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 800405a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800405e:	4a15      	ldr	r2, [pc, #84]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8004060:	f023 0301 	bic.w	r3, r3, #1
 8004064:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004068:	f7fe fb8e 	bl	8002788 <HAL_GetTick>
 800406c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800406e:	e008      	b.n	8004082 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004070:	f7fe fb8a 	bl	8002788 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b02      	cmp	r3, #2
 800407c:	d901      	bls.n	8004082 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e1d4      	b.n	800442c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004082:	4b0c      	ldr	r3, [pc, #48]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 8004084:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004088:	f003 0302 	and.w	r3, r3, #2
 800408c:	2b00      	cmp	r3, #0
 800408e:	d1ef      	bne.n	8004070 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0304 	and.w	r3, r3, #4
 8004098:	2b00      	cmp	r3, #0
 800409a:	f000 80ab 	beq.w	80041f4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800409e:	2300      	movs	r3, #0
 80040a0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80040a2:	4b04      	ldr	r3, [pc, #16]	; (80040b4 <HAL_RCC_OscConfig+0x2ac>)
 80040a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d106      	bne.n	80040bc <HAL_RCC_OscConfig+0x2b4>
 80040ae:	2301      	movs	r3, #1
 80040b0:	e005      	b.n	80040be <HAL_RCC_OscConfig+0x2b6>
 80040b2:	bf00      	nop
 80040b4:	40021000 	.word	0x40021000
 80040b8:	20000004 	.word	0x20000004
 80040bc:	2300      	movs	r3, #0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d00d      	beq.n	80040de <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040c2:	4baf      	ldr	r3, [pc, #700]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 80040c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040c6:	4aae      	ldr	r2, [pc, #696]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 80040c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040cc:	6593      	str	r3, [r2, #88]	; 0x58
 80040ce:	4bac      	ldr	r3, [pc, #688]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 80040d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040d6:	60fb      	str	r3, [r7, #12]
 80040d8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80040da:	2301      	movs	r3, #1
 80040dc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040de:	4ba9      	ldr	r3, [pc, #676]	; (8004384 <HAL_RCC_OscConfig+0x57c>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d118      	bne.n	800411c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80040ea:	4ba6      	ldr	r3, [pc, #664]	; (8004384 <HAL_RCC_OscConfig+0x57c>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4aa5      	ldr	r2, [pc, #660]	; (8004384 <HAL_RCC_OscConfig+0x57c>)
 80040f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040f6:	f7fe fb47 	bl	8002788 <HAL_GetTick>
 80040fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80040fc:	e008      	b.n	8004110 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040fe:	f7fe fb43 	bl	8002788 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b02      	cmp	r3, #2
 800410a:	d901      	bls.n	8004110 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e18d      	b.n	800442c <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004110:	4b9c      	ldr	r3, [pc, #624]	; (8004384 <HAL_RCC_OscConfig+0x57c>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004118:	2b00      	cmp	r3, #0
 800411a:	d0f0      	beq.n	80040fe <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	2b01      	cmp	r3, #1
 8004122:	d108      	bne.n	8004136 <HAL_RCC_OscConfig+0x32e>
 8004124:	4b96      	ldr	r3, [pc, #600]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004126:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800412a:	4a95      	ldr	r2, [pc, #596]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 800412c:	f043 0301 	orr.w	r3, r3, #1
 8004130:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004134:	e024      	b.n	8004180 <HAL_RCC_OscConfig+0x378>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	2b05      	cmp	r3, #5
 800413c:	d110      	bne.n	8004160 <HAL_RCC_OscConfig+0x358>
 800413e:	4b90      	ldr	r3, [pc, #576]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004144:	4a8e      	ldr	r2, [pc, #568]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004146:	f043 0304 	orr.w	r3, r3, #4
 800414a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800414e:	4b8c      	ldr	r3, [pc, #560]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004150:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004154:	4a8a      	ldr	r2, [pc, #552]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004156:	f043 0301 	orr.w	r3, r3, #1
 800415a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800415e:	e00f      	b.n	8004180 <HAL_RCC_OscConfig+0x378>
 8004160:	4b87      	ldr	r3, [pc, #540]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004162:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004166:	4a86      	ldr	r2, [pc, #536]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004168:	f023 0301 	bic.w	r3, r3, #1
 800416c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004170:	4b83      	ldr	r3, [pc, #524]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004172:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004176:	4a82      	ldr	r2, [pc, #520]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004178:	f023 0304 	bic.w	r3, r3, #4
 800417c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d016      	beq.n	80041b6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004188:	f7fe fafe 	bl	8002788 <HAL_GetTick>
 800418c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800418e:	e00a      	b.n	80041a6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004190:	f7fe fafa 	bl	8002788 <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	f241 3288 	movw	r2, #5000	; 0x1388
 800419e:	4293      	cmp	r3, r2
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e142      	b.n	800442c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041a6:	4b76      	ldr	r3, [pc, #472]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 80041a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041ac:	f003 0302 	and.w	r3, r3, #2
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d0ed      	beq.n	8004190 <HAL_RCC_OscConfig+0x388>
 80041b4:	e015      	b.n	80041e2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b6:	f7fe fae7 	bl	8002788 <HAL_GetTick>
 80041ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041bc:	e00a      	b.n	80041d4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041be:	f7fe fae3 	bl	8002788 <HAL_GetTick>
 80041c2:	4602      	mov	r2, r0
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d901      	bls.n	80041d4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e12b      	b.n	800442c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041d4:	4b6a      	ldr	r3, [pc, #424]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 80041d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041da:	f003 0302 	and.w	r3, r3, #2
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d1ed      	bne.n	80041be <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80041e2:	7ffb      	ldrb	r3, [r7, #31]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d105      	bne.n	80041f4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041e8:	4b65      	ldr	r3, [pc, #404]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 80041ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ec:	4a64      	ldr	r2, [pc, #400]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 80041ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041f2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0320 	and.w	r3, r3, #32
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d03c      	beq.n	800427a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d01c      	beq.n	8004242 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004208:	4b5d      	ldr	r3, [pc, #372]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 800420a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800420e:	4a5c      	ldr	r2, [pc, #368]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004210:	f043 0301 	orr.w	r3, r3, #1
 8004214:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004218:	f7fe fab6 	bl	8002788 <HAL_GetTick>
 800421c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800421e:	e008      	b.n	8004232 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004220:	f7fe fab2 	bl	8002788 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	2b02      	cmp	r3, #2
 800422c:	d901      	bls.n	8004232 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e0fc      	b.n	800442c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004232:	4b53      	ldr	r3, [pc, #332]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004234:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d0ef      	beq.n	8004220 <HAL_RCC_OscConfig+0x418>
 8004240:	e01b      	b.n	800427a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004242:	4b4f      	ldr	r3, [pc, #316]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004244:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004248:	4a4d      	ldr	r2, [pc, #308]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 800424a:	f023 0301 	bic.w	r3, r3, #1
 800424e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004252:	f7fe fa99 	bl	8002788 <HAL_GetTick>
 8004256:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004258:	e008      	b.n	800426c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800425a:	f7fe fa95 	bl	8002788 <HAL_GetTick>
 800425e:	4602      	mov	r2, r0
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	2b02      	cmp	r3, #2
 8004266:	d901      	bls.n	800426c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e0df      	b.n	800442c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800426c:	4b44      	ldr	r3, [pc, #272]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 800426e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004272:	f003 0302 	and.w	r3, r3, #2
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1ef      	bne.n	800425a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	69db      	ldr	r3, [r3, #28]
 800427e:	2b00      	cmp	r3, #0
 8004280:	f000 80d3 	beq.w	800442a <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004284:	4b3e      	ldr	r3, [pc, #248]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	f003 030c 	and.w	r3, r3, #12
 800428c:	2b0c      	cmp	r3, #12
 800428e:	f000 808d 	beq.w	80043ac <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	69db      	ldr	r3, [r3, #28]
 8004296:	2b02      	cmp	r3, #2
 8004298:	d15a      	bne.n	8004350 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800429a:	4b39      	ldr	r3, [pc, #228]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a38      	ldr	r2, [pc, #224]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 80042a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a6:	f7fe fa6f 	bl	8002788 <HAL_GetTick>
 80042aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042ac:	e008      	b.n	80042c0 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042ae:	f7fe fa6b 	bl	8002788 <HAL_GetTick>
 80042b2:	4602      	mov	r2, r0
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	1ad3      	subs	r3, r2, r3
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d901      	bls.n	80042c0 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	e0b5      	b.n	800442c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042c0:	4b2f      	ldr	r3, [pc, #188]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d1f0      	bne.n	80042ae <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042cc:	4b2c      	ldr	r3, [pc, #176]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 80042ce:	68da      	ldr	r2, [r3, #12]
 80042d0:	4b2d      	ldr	r3, [pc, #180]	; (8004388 <HAL_RCC_OscConfig+0x580>)
 80042d2:	4013      	ands	r3, r2
 80042d4:	687a      	ldr	r2, [r7, #4]
 80042d6:	6a11      	ldr	r1, [r2, #32]
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80042dc:	3a01      	subs	r2, #1
 80042de:	0112      	lsls	r2, r2, #4
 80042e0:	4311      	orrs	r1, r2
 80042e2:	687a      	ldr	r2, [r7, #4]
 80042e4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80042e6:	0212      	lsls	r2, r2, #8
 80042e8:	4311      	orrs	r1, r2
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80042ee:	0852      	lsrs	r2, r2, #1
 80042f0:	3a01      	subs	r2, #1
 80042f2:	0552      	lsls	r2, r2, #21
 80042f4:	4311      	orrs	r1, r2
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80042fa:	0852      	lsrs	r2, r2, #1
 80042fc:	3a01      	subs	r2, #1
 80042fe:	0652      	lsls	r2, r2, #25
 8004300:	4311      	orrs	r1, r2
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004306:	06d2      	lsls	r2, r2, #27
 8004308:	430a      	orrs	r2, r1
 800430a:	491d      	ldr	r1, [pc, #116]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 800430c:	4313      	orrs	r3, r2
 800430e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004310:	4b1b      	ldr	r3, [pc, #108]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a1a      	ldr	r2, [pc, #104]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004316:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800431a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800431c:	4b18      	ldr	r3, [pc, #96]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	4a17      	ldr	r2, [pc, #92]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004322:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004326:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004328:	f7fe fa2e 	bl	8002788 <HAL_GetTick>
 800432c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800432e:	e008      	b.n	8004342 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004330:	f7fe fa2a 	bl	8002788 <HAL_GetTick>
 8004334:	4602      	mov	r2, r0
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	1ad3      	subs	r3, r2, r3
 800433a:	2b02      	cmp	r3, #2
 800433c:	d901      	bls.n	8004342 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800433e:	2303      	movs	r3, #3
 8004340:	e074      	b.n	800442c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004342:	4b0f      	ldr	r3, [pc, #60]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d0f0      	beq.n	8004330 <HAL_RCC_OscConfig+0x528>
 800434e:	e06c      	b.n	800442a <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004350:	4b0b      	ldr	r3, [pc, #44]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a0a      	ldr	r2, [pc, #40]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004356:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800435a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800435c:	4b08      	ldr	r3, [pc, #32]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	4a07      	ldr	r2, [pc, #28]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 8004362:	f023 0303 	bic.w	r3, r3, #3
 8004366:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004368:	4b05      	ldr	r3, [pc, #20]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	4a04      	ldr	r2, [pc, #16]	; (8004380 <HAL_RCC_OscConfig+0x578>)
 800436e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004372:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004376:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004378:	f7fe fa06 	bl	8002788 <HAL_GetTick>
 800437c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800437e:	e00e      	b.n	800439e <HAL_RCC_OscConfig+0x596>
 8004380:	40021000 	.word	0x40021000
 8004384:	40007000 	.word	0x40007000
 8004388:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800438c:	f7fe f9fc 	bl	8002788 <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	2b02      	cmp	r3, #2
 8004398:	d901      	bls.n	800439e <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e046      	b.n	800442c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800439e:	4b25      	ldr	r3, [pc, #148]	; (8004434 <HAL_RCC_OscConfig+0x62c>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1f0      	bne.n	800438c <HAL_RCC_OscConfig+0x584>
 80043aa:	e03e      	b.n	800442a <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	69db      	ldr	r3, [r3, #28]
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d101      	bne.n	80043b8 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e039      	b.n	800442c <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80043b8:	4b1e      	ldr	r3, [pc, #120]	; (8004434 <HAL_RCC_OscConfig+0x62c>)
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	f003 0203 	and.w	r2, r3, #3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d12c      	bne.n	8004426 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d6:	3b01      	subs	r3, #1
 80043d8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043da:	429a      	cmp	r2, r3
 80043dc:	d123      	bne.n	8004426 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043e8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d11b      	bne.n	8004426 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d113      	bne.n	8004426 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004408:	085b      	lsrs	r3, r3, #1
 800440a:	3b01      	subs	r3, #1
 800440c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800440e:	429a      	cmp	r2, r3
 8004410:	d109      	bne.n	8004426 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800441c:	085b      	lsrs	r3, r3, #1
 800441e:	3b01      	subs	r3, #1
 8004420:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004422:	429a      	cmp	r2, r3
 8004424:	d001      	beq.n	800442a <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e000      	b.n	800442c <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800442a:	2300      	movs	r3, #0
}
 800442c:	4618      	mov	r0, r3
 800442e:	3720      	adds	r7, #32
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}
 8004434:	40021000 	.word	0x40021000

08004438 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b086      	sub	sp, #24
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004442:	2300      	movs	r3, #0
 8004444:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d101      	bne.n	8004450 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e11e      	b.n	800468e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004450:	4b91      	ldr	r3, [pc, #580]	; (8004698 <HAL_RCC_ClockConfig+0x260>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 030f 	and.w	r3, r3, #15
 8004458:	683a      	ldr	r2, [r7, #0]
 800445a:	429a      	cmp	r2, r3
 800445c:	d910      	bls.n	8004480 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800445e:	4b8e      	ldr	r3, [pc, #568]	; (8004698 <HAL_RCC_ClockConfig+0x260>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f023 020f 	bic.w	r2, r3, #15
 8004466:	498c      	ldr	r1, [pc, #560]	; (8004698 <HAL_RCC_ClockConfig+0x260>)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	4313      	orrs	r3, r2
 800446c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800446e:	4b8a      	ldr	r3, [pc, #552]	; (8004698 <HAL_RCC_ClockConfig+0x260>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 030f 	and.w	r3, r3, #15
 8004476:	683a      	ldr	r2, [r7, #0]
 8004478:	429a      	cmp	r2, r3
 800447a:	d001      	beq.n	8004480 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e106      	b.n	800468e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0301 	and.w	r3, r3, #1
 8004488:	2b00      	cmp	r3, #0
 800448a:	d073      	beq.n	8004574 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	2b03      	cmp	r3, #3
 8004492:	d129      	bne.n	80044e8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004494:	4b81      	ldr	r3, [pc, #516]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800449c:	2b00      	cmp	r3, #0
 800449e:	d101      	bne.n	80044a4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e0f4      	b.n	800468e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80044a4:	f000 f99e 	bl	80047e4 <RCC_GetSysClockFreqFromPLLSource>
 80044a8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	4a7c      	ldr	r2, [pc, #496]	; (80046a0 <HAL_RCC_ClockConfig+0x268>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d93f      	bls.n	8004532 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80044b2:	4b7a      	ldr	r3, [pc, #488]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d009      	beq.n	80044d2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d033      	beq.n	8004532 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d12f      	bne.n	8004532 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80044d2:	4b72      	ldr	r3, [pc, #456]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80044da:	4a70      	ldr	r2, [pc, #448]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 80044dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044e0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80044e2:	2380      	movs	r3, #128	; 0x80
 80044e4:	617b      	str	r3, [r7, #20]
 80044e6:	e024      	b.n	8004532 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	2b02      	cmp	r3, #2
 80044ee:	d107      	bne.n	8004500 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044f0:	4b6a      	ldr	r3, [pc, #424]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d109      	bne.n	8004510 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e0c6      	b.n	800468e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004500:	4b66      	ldr	r3, [pc, #408]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004508:	2b00      	cmp	r3, #0
 800450a:	d101      	bne.n	8004510 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e0be      	b.n	800468e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004510:	f000 f8ce 	bl	80046b0 <HAL_RCC_GetSysClockFreq>
 8004514:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	4a61      	ldr	r2, [pc, #388]	; (80046a0 <HAL_RCC_ClockConfig+0x268>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d909      	bls.n	8004532 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800451e:	4b5f      	ldr	r3, [pc, #380]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004526:	4a5d      	ldr	r2, [pc, #372]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 8004528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800452c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800452e:	2380      	movs	r3, #128	; 0x80
 8004530:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004532:	4b5a      	ldr	r3, [pc, #360]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	f023 0203 	bic.w	r2, r3, #3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	4957      	ldr	r1, [pc, #348]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 8004540:	4313      	orrs	r3, r2
 8004542:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004544:	f7fe f920 	bl	8002788 <HAL_GetTick>
 8004548:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800454a:	e00a      	b.n	8004562 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800454c:	f7fe f91c 	bl	8002788 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	f241 3288 	movw	r2, #5000	; 0x1388
 800455a:	4293      	cmp	r3, r2
 800455c:	d901      	bls.n	8004562 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e095      	b.n	800468e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004562:	4b4e      	ldr	r3, [pc, #312]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f003 020c 	and.w	r2, r3, #12
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	429a      	cmp	r2, r3
 8004572:	d1eb      	bne.n	800454c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 0302 	and.w	r3, r3, #2
 800457c:	2b00      	cmp	r3, #0
 800457e:	d023      	beq.n	80045c8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0304 	and.w	r3, r3, #4
 8004588:	2b00      	cmp	r3, #0
 800458a:	d005      	beq.n	8004598 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800458c:	4b43      	ldr	r3, [pc, #268]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	4a42      	ldr	r2, [pc, #264]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 8004592:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004596:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0308 	and.w	r3, r3, #8
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d007      	beq.n	80045b4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80045a4:	4b3d      	ldr	r3, [pc, #244]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80045ac:	4a3b      	ldr	r2, [pc, #236]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 80045ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80045b2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045b4:	4b39      	ldr	r3, [pc, #228]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	4936      	ldr	r1, [pc, #216]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 80045c2:	4313      	orrs	r3, r2
 80045c4:	608b      	str	r3, [r1, #8]
 80045c6:	e008      	b.n	80045da <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	2b80      	cmp	r3, #128	; 0x80
 80045cc:	d105      	bne.n	80045da <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80045ce:	4b33      	ldr	r3, [pc, #204]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	4a32      	ldr	r2, [pc, #200]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 80045d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045d8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045da:	4b2f      	ldr	r3, [pc, #188]	; (8004698 <HAL_RCC_ClockConfig+0x260>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 030f 	and.w	r3, r3, #15
 80045e2:	683a      	ldr	r2, [r7, #0]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	d21d      	bcs.n	8004624 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045e8:	4b2b      	ldr	r3, [pc, #172]	; (8004698 <HAL_RCC_ClockConfig+0x260>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f023 020f 	bic.w	r2, r3, #15
 80045f0:	4929      	ldr	r1, [pc, #164]	; (8004698 <HAL_RCC_ClockConfig+0x260>)
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80045f8:	f7fe f8c6 	bl	8002788 <HAL_GetTick>
 80045fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045fe:	e00a      	b.n	8004616 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004600:	f7fe f8c2 	bl	8002788 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	f241 3288 	movw	r2, #5000	; 0x1388
 800460e:	4293      	cmp	r3, r2
 8004610:	d901      	bls.n	8004616 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e03b      	b.n	800468e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004616:	4b20      	ldr	r3, [pc, #128]	; (8004698 <HAL_RCC_ClockConfig+0x260>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 030f 	and.w	r3, r3, #15
 800461e:	683a      	ldr	r2, [r7, #0]
 8004620:	429a      	cmp	r2, r3
 8004622:	d1ed      	bne.n	8004600 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0304 	and.w	r3, r3, #4
 800462c:	2b00      	cmp	r3, #0
 800462e:	d008      	beq.n	8004642 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004630:	4b1a      	ldr	r3, [pc, #104]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	4917      	ldr	r1, [pc, #92]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 800463e:	4313      	orrs	r3, r2
 8004640:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0308 	and.w	r3, r3, #8
 800464a:	2b00      	cmp	r3, #0
 800464c:	d009      	beq.n	8004662 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800464e:	4b13      	ldr	r3, [pc, #76]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	00db      	lsls	r3, r3, #3
 800465c:	490f      	ldr	r1, [pc, #60]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 800465e:	4313      	orrs	r3, r2
 8004660:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004662:	f000 f825 	bl	80046b0 <HAL_RCC_GetSysClockFreq>
 8004666:	4601      	mov	r1, r0
 8004668:	4b0c      	ldr	r3, [pc, #48]	; (800469c <HAL_RCC_ClockConfig+0x264>)
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	091b      	lsrs	r3, r3, #4
 800466e:	f003 030f 	and.w	r3, r3, #15
 8004672:	4a0c      	ldr	r2, [pc, #48]	; (80046a4 <HAL_RCC_ClockConfig+0x26c>)
 8004674:	5cd3      	ldrb	r3, [r2, r3]
 8004676:	f003 031f 	and.w	r3, r3, #31
 800467a:	fa21 f303 	lsr.w	r3, r1, r3
 800467e:	4a0a      	ldr	r2, [pc, #40]	; (80046a8 <HAL_RCC_ClockConfig+0x270>)
 8004680:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004682:	4b0a      	ldr	r3, [pc, #40]	; (80046ac <HAL_RCC_ClockConfig+0x274>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4618      	mov	r0, r3
 8004688:	f7fe f832 	bl	80026f0 <HAL_InitTick>
 800468c:	4603      	mov	r3, r0
}
 800468e:	4618      	mov	r0, r3
 8004690:	3718      	adds	r7, #24
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	40022000 	.word	0x40022000
 800469c:	40021000 	.word	0x40021000
 80046a0:	04c4b400 	.word	0x04c4b400
 80046a4:	08006e50 	.word	0x08006e50
 80046a8:	20000000 	.word	0x20000000
 80046ac:	20000004 	.word	0x20000004

080046b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b087      	sub	sp, #28
 80046b4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80046b6:	4b2c      	ldr	r3, [pc, #176]	; (8004768 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f003 030c 	and.w	r3, r3, #12
 80046be:	2b04      	cmp	r3, #4
 80046c0:	d102      	bne.n	80046c8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80046c2:	4b2a      	ldr	r3, [pc, #168]	; (800476c <HAL_RCC_GetSysClockFreq+0xbc>)
 80046c4:	613b      	str	r3, [r7, #16]
 80046c6:	e047      	b.n	8004758 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80046c8:	4b27      	ldr	r3, [pc, #156]	; (8004768 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f003 030c 	and.w	r3, r3, #12
 80046d0:	2b08      	cmp	r3, #8
 80046d2:	d102      	bne.n	80046da <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80046d4:	4b26      	ldr	r3, [pc, #152]	; (8004770 <HAL_RCC_GetSysClockFreq+0xc0>)
 80046d6:	613b      	str	r3, [r7, #16]
 80046d8:	e03e      	b.n	8004758 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80046da:	4b23      	ldr	r3, [pc, #140]	; (8004768 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f003 030c 	and.w	r3, r3, #12
 80046e2:	2b0c      	cmp	r3, #12
 80046e4:	d136      	bne.n	8004754 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80046e6:	4b20      	ldr	r3, [pc, #128]	; (8004768 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	f003 0303 	and.w	r3, r3, #3
 80046ee:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80046f0:	4b1d      	ldr	r3, [pc, #116]	; (8004768 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046f2:	68db      	ldr	r3, [r3, #12]
 80046f4:	091b      	lsrs	r3, r3, #4
 80046f6:	f003 030f 	and.w	r3, r3, #15
 80046fa:	3301      	adds	r3, #1
 80046fc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2b03      	cmp	r3, #3
 8004702:	d10c      	bne.n	800471e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004704:	4a1a      	ldr	r2, [pc, #104]	; (8004770 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	fbb2 f3f3 	udiv	r3, r2, r3
 800470c:	4a16      	ldr	r2, [pc, #88]	; (8004768 <HAL_RCC_GetSysClockFreq+0xb8>)
 800470e:	68d2      	ldr	r2, [r2, #12]
 8004710:	0a12      	lsrs	r2, r2, #8
 8004712:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004716:	fb02 f303 	mul.w	r3, r2, r3
 800471a:	617b      	str	r3, [r7, #20]
      break;
 800471c:	e00c      	b.n	8004738 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800471e:	4a13      	ldr	r2, [pc, #76]	; (800476c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	fbb2 f3f3 	udiv	r3, r2, r3
 8004726:	4a10      	ldr	r2, [pc, #64]	; (8004768 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004728:	68d2      	ldr	r2, [r2, #12]
 800472a:	0a12      	lsrs	r2, r2, #8
 800472c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004730:	fb02 f303 	mul.w	r3, r2, r3
 8004734:	617b      	str	r3, [r7, #20]
      break;
 8004736:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004738:	4b0b      	ldr	r3, [pc, #44]	; (8004768 <HAL_RCC_GetSysClockFreq+0xb8>)
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	0e5b      	lsrs	r3, r3, #25
 800473e:	f003 0303 	and.w	r3, r3, #3
 8004742:	3301      	adds	r3, #1
 8004744:	005b      	lsls	r3, r3, #1
 8004746:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004748:	697a      	ldr	r2, [r7, #20]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004750:	613b      	str	r3, [r7, #16]
 8004752:	e001      	b.n	8004758 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004754:	2300      	movs	r3, #0
 8004756:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004758:	693b      	ldr	r3, [r7, #16]
}
 800475a:	4618      	mov	r0, r3
 800475c:	371c      	adds	r7, #28
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr
 8004766:	bf00      	nop
 8004768:	40021000 	.word	0x40021000
 800476c:	00f42400 	.word	0x00f42400
 8004770:	007a1200 	.word	0x007a1200

08004774 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004774:	b480      	push	{r7}
 8004776:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004778:	4b03      	ldr	r3, [pc, #12]	; (8004788 <HAL_RCC_GetHCLKFreq+0x14>)
 800477a:	681b      	ldr	r3, [r3, #0]
}
 800477c:	4618      	mov	r0, r3
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	20000000 	.word	0x20000000

0800478c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004790:	f7ff fff0 	bl	8004774 <HAL_RCC_GetHCLKFreq>
 8004794:	4601      	mov	r1, r0
 8004796:	4b06      	ldr	r3, [pc, #24]	; (80047b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	0a1b      	lsrs	r3, r3, #8
 800479c:	f003 0307 	and.w	r3, r3, #7
 80047a0:	4a04      	ldr	r2, [pc, #16]	; (80047b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80047a2:	5cd3      	ldrb	r3, [r2, r3]
 80047a4:	f003 031f 	and.w	r3, r3, #31
 80047a8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	40021000 	.word	0x40021000
 80047b4:	08006e60 	.word	0x08006e60

080047b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80047bc:	f7ff ffda 	bl	8004774 <HAL_RCC_GetHCLKFreq>
 80047c0:	4601      	mov	r1, r0
 80047c2:	4b06      	ldr	r3, [pc, #24]	; (80047dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	0adb      	lsrs	r3, r3, #11
 80047c8:	f003 0307 	and.w	r3, r3, #7
 80047cc:	4a04      	ldr	r2, [pc, #16]	; (80047e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80047ce:	5cd3      	ldrb	r3, [r2, r3]
 80047d0:	f003 031f 	and.w	r3, r3, #31
 80047d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80047d8:	4618      	mov	r0, r3
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	40021000 	.word	0x40021000
 80047e0:	08006e60 	.word	0x08006e60

080047e4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b087      	sub	sp, #28
 80047e8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80047ea:	4b1e      	ldr	r3, [pc, #120]	; (8004864 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	f003 0303 	and.w	r3, r3, #3
 80047f2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80047f4:	4b1b      	ldr	r3, [pc, #108]	; (8004864 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	091b      	lsrs	r3, r3, #4
 80047fa:	f003 030f 	and.w	r3, r3, #15
 80047fe:	3301      	adds	r3, #1
 8004800:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	2b03      	cmp	r3, #3
 8004806:	d10c      	bne.n	8004822 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004808:	4a17      	ldr	r2, [pc, #92]	; (8004868 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004810:	4a14      	ldr	r2, [pc, #80]	; (8004864 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004812:	68d2      	ldr	r2, [r2, #12]
 8004814:	0a12      	lsrs	r2, r2, #8
 8004816:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800481a:	fb02 f303 	mul.w	r3, r2, r3
 800481e:	617b      	str	r3, [r7, #20]
    break;
 8004820:	e00c      	b.n	800483c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004822:	4a12      	ldr	r2, [pc, #72]	; (800486c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	fbb2 f3f3 	udiv	r3, r2, r3
 800482a:	4a0e      	ldr	r2, [pc, #56]	; (8004864 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800482c:	68d2      	ldr	r2, [r2, #12]
 800482e:	0a12      	lsrs	r2, r2, #8
 8004830:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004834:	fb02 f303 	mul.w	r3, r2, r3
 8004838:	617b      	str	r3, [r7, #20]
    break;
 800483a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800483c:	4b09      	ldr	r3, [pc, #36]	; (8004864 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	0e5b      	lsrs	r3, r3, #25
 8004842:	f003 0303 	and.w	r3, r3, #3
 8004846:	3301      	adds	r3, #1
 8004848:	005b      	lsls	r3, r3, #1
 800484a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800484c:	697a      	ldr	r2, [r7, #20]
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	fbb2 f3f3 	udiv	r3, r2, r3
 8004854:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004856:	687b      	ldr	r3, [r7, #4]
}
 8004858:	4618      	mov	r0, r3
 800485a:	371c      	adds	r7, #28
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr
 8004864:	40021000 	.word	0x40021000
 8004868:	007a1200 	.word	0x007a1200
 800486c:	00f42400 	.word	0x00f42400

08004870 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b086      	sub	sp, #24
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004878:	2300      	movs	r3, #0
 800487a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800487c:	2300      	movs	r3, #0
 800487e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004888:	2b00      	cmp	r3, #0
 800488a:	f000 8098 	beq.w	80049be <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800488e:	2300      	movs	r3, #0
 8004890:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004892:	4b43      	ldr	r3, [pc, #268]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d10d      	bne.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800489e:	4b40      	ldr	r3, [pc, #256]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048a2:	4a3f      	ldr	r2, [pc, #252]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048a8:	6593      	str	r3, [r2, #88]	; 0x58
 80048aa:	4b3d      	ldr	r3, [pc, #244]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048b2:	60bb      	str	r3, [r7, #8]
 80048b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048b6:	2301      	movs	r3, #1
 80048b8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048ba:	4b3a      	ldr	r3, [pc, #232]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a39      	ldr	r2, [pc, #228]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80048c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048c4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80048c6:	f7fd ff5f 	bl	8002788 <HAL_GetTick>
 80048ca:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048cc:	e009      	b.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048ce:	f7fd ff5b 	bl	8002788 <HAL_GetTick>
 80048d2:	4602      	mov	r2, r0
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	1ad3      	subs	r3, r2, r3
 80048d8:	2b02      	cmp	r3, #2
 80048da:	d902      	bls.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80048dc:	2303      	movs	r3, #3
 80048de:	74fb      	strb	r3, [r7, #19]
        break;
 80048e0:	e005      	b.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048e2:	4b30      	ldr	r3, [pc, #192]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d0ef      	beq.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80048ee:	7cfb      	ldrb	r3, [r7, #19]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d159      	bne.n	80049a8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048f4:	4b2a      	ldr	r3, [pc, #168]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048fe:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d01e      	beq.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800490a:	697a      	ldr	r2, [r7, #20]
 800490c:	429a      	cmp	r2, r3
 800490e:	d019      	beq.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004910:	4b23      	ldr	r3, [pc, #140]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004912:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004916:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800491a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800491c:	4b20      	ldr	r3, [pc, #128]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800491e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004922:	4a1f      	ldr	r2, [pc, #124]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004924:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004928:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800492c:	4b1c      	ldr	r3, [pc, #112]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800492e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004932:	4a1b      	ldr	r2, [pc, #108]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004934:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004938:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800493c:	4a18      	ldr	r2, [pc, #96]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b00      	cmp	r3, #0
 800494c:	d016      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800494e:	f7fd ff1b 	bl	8002788 <HAL_GetTick>
 8004952:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004954:	e00b      	b.n	800496e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004956:	f7fd ff17 	bl	8002788 <HAL_GetTick>
 800495a:	4602      	mov	r2, r0
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	f241 3288 	movw	r2, #5000	; 0x1388
 8004964:	4293      	cmp	r3, r2
 8004966:	d902      	bls.n	800496e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004968:	2303      	movs	r3, #3
 800496a:	74fb      	strb	r3, [r7, #19]
            break;
 800496c:	e006      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800496e:	4b0c      	ldr	r3, [pc, #48]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004970:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d0ec      	beq.n	8004956 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800497c:	7cfb      	ldrb	r3, [r7, #19]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d10b      	bne.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004982:	4b07      	ldr	r3, [pc, #28]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004984:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004988:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004990:	4903      	ldr	r1, [pc, #12]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004992:	4313      	orrs	r3, r2
 8004994:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004998:	e008      	b.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800499a:	7cfb      	ldrb	r3, [r7, #19]
 800499c:	74bb      	strb	r3, [r7, #18]
 800499e:	e005      	b.n	80049ac <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80049a0:	40021000 	.word	0x40021000
 80049a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049a8:	7cfb      	ldrb	r3, [r7, #19]
 80049aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049ac:	7c7b      	ldrb	r3, [r7, #17]
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d105      	bne.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049b2:	4ba6      	ldr	r3, [pc, #664]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049b6:	4aa5      	ldr	r2, [pc, #660]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049bc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d00a      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80049ca:	4ba0      	ldr	r3, [pc, #640]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049d0:	f023 0203 	bic.w	r2, r3, #3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	499c      	ldr	r1, [pc, #624]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049da:	4313      	orrs	r3, r2
 80049dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0302 	and.w	r3, r3, #2
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d00a      	beq.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80049ec:	4b97      	ldr	r3, [pc, #604]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049f2:	f023 020c 	bic.w	r2, r3, #12
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	4994      	ldr	r1, [pc, #592]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049fc:	4313      	orrs	r3, r2
 80049fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0304 	and.w	r3, r3, #4
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00a      	beq.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a0e:	4b8f      	ldr	r3, [pc, #572]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a14:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	498b      	ldr	r1, [pc, #556]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0308 	and.w	r3, r3, #8
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d00a      	beq.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004a30:	4b86      	ldr	r3, [pc, #536]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a36:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	691b      	ldr	r3, [r3, #16]
 8004a3e:	4983      	ldr	r1, [pc, #524]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0320 	and.w	r3, r3, #32
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00a      	beq.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004a52:	4b7e      	ldr	r3, [pc, #504]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a58:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	695b      	ldr	r3, [r3, #20]
 8004a60:	497a      	ldr	r1, [pc, #488]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a62:	4313      	orrs	r3, r2
 8004a64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d00a      	beq.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a74:	4b75      	ldr	r3, [pc, #468]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a7a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	4972      	ldr	r1, [pc, #456]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a84:	4313      	orrs	r3, r2
 8004a86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d00a      	beq.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a96:	4b6d      	ldr	r3, [pc, #436]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a9c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	69db      	ldr	r3, [r3, #28]
 8004aa4:	4969      	ldr	r1, [pc, #420]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00a      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ab8:	4b64      	ldr	r3, [pc, #400]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004abe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a1b      	ldr	r3, [r3, #32]
 8004ac6:	4961      	ldr	r1, [pc, #388]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00a      	beq.n	8004af0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ada:	4b5c      	ldr	r3, [pc, #368]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ae0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae8:	4958      	ldr	r1, [pc, #352]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aea:	4313      	orrs	r3, r2
 8004aec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d015      	beq.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004afc:	4b53      	ldr	r3, [pc, #332]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b0a:	4950      	ldr	r1, [pc, #320]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b1a:	d105      	bne.n	8004b28 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b1c:	4b4b      	ldr	r3, [pc, #300]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	4a4a      	ldr	r2, [pc, #296]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b26:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d015      	beq.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004b34:	4b45      	ldr	r3, [pc, #276]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b3a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b42:	4942      	ldr	r1, [pc, #264]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b44:	4313      	orrs	r3, r2
 8004b46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b52:	d105      	bne.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b54:	4b3d      	ldr	r3, [pc, #244]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	4a3c      	ldr	r2, [pc, #240]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b5e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d015      	beq.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004b6c:	4b37      	ldr	r3, [pc, #220]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b72:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7a:	4934      	ldr	r1, [pc, #208]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b86:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b8a:	d105      	bne.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b8c:	4b2f      	ldr	r3, [pc, #188]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	4a2e      	ldr	r2, [pc, #184]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b96:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d015      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ba4:	4b29      	ldr	r3, [pc, #164]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004baa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bb2:	4926      	ldr	r1, [pc, #152]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bbe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bc2:	d105      	bne.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bc4:	4b21      	ldr	r3, [pc, #132]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	4a20      	ldr	r2, [pc, #128]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004bce:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d015      	beq.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004bdc:	4b1b      	ldr	r3, [pc, #108]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004be2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bea:	4918      	ldr	r1, [pc, #96]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bec:	4313      	orrs	r3, r2
 8004bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bf6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bfa:	d105      	bne.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bfc:	4b13      	ldr	r3, [pc, #76]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	4a12      	ldr	r2, [pc, #72]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c06:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d015      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004c14:	4b0d      	ldr	r3, [pc, #52]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c1a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c22:	490a      	ldr	r1, [pc, #40]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c24:	4313      	orrs	r3, r2
 8004c26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c2e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c32:	d105      	bne.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004c34:	4b05      	ldr	r3, [pc, #20]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	4a04      	ldr	r2, [pc, #16]	; (8004c4c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c3e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004c40:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3718      	adds	r7, #24
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	40021000 	.word	0x40021000

08004c50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b082      	sub	sp, #8
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d101      	bne.n	8004c62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e049      	b.n	8004cf6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d106      	bne.n	8004c7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f7fc f880 	bl	8000d7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2202      	movs	r2, #2
 8004c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	3304      	adds	r3, #4
 8004c8c:	4619      	mov	r1, r3
 8004c8e:	4610      	mov	r0, r2
 8004c90:	f000 fb24 	bl	80052dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2201      	movs	r2, #1
 8004ce8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cf4:	2300      	movs	r3, #0
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3708      	adds	r7, #8
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
	...

08004d00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b085      	sub	sp, #20
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d001      	beq.n	8004d18 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d14:	2301      	movs	r3, #1
 8004d16:	e04a      	b.n	8004dae <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2202      	movs	r2, #2
 8004d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	68da      	ldr	r2, [r3, #12]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f042 0201 	orr.w	r2, r2, #1
 8004d2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a21      	ldr	r2, [pc, #132]	; (8004dbc <HAL_TIM_Base_Start_IT+0xbc>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d018      	beq.n	8004d6c <HAL_TIM_Base_Start_IT+0x6c>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d42:	d013      	beq.n	8004d6c <HAL_TIM_Base_Start_IT+0x6c>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a1d      	ldr	r2, [pc, #116]	; (8004dc0 <HAL_TIM_Base_Start_IT+0xc0>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d00e      	beq.n	8004d6c <HAL_TIM_Base_Start_IT+0x6c>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a1c      	ldr	r2, [pc, #112]	; (8004dc4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d009      	beq.n	8004d6c <HAL_TIM_Base_Start_IT+0x6c>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a1a      	ldr	r2, [pc, #104]	; (8004dc8 <HAL_TIM_Base_Start_IT+0xc8>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d004      	beq.n	8004d6c <HAL_TIM_Base_Start_IT+0x6c>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a19      	ldr	r2, [pc, #100]	; (8004dcc <HAL_TIM_Base_Start_IT+0xcc>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d115      	bne.n	8004d98 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	689a      	ldr	r2, [r3, #8]
 8004d72:	4b17      	ldr	r3, [pc, #92]	; (8004dd0 <HAL_TIM_Base_Start_IT+0xd0>)
 8004d74:	4013      	ands	r3, r2
 8004d76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2b06      	cmp	r3, #6
 8004d7c:	d015      	beq.n	8004daa <HAL_TIM_Base_Start_IT+0xaa>
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d84:	d011      	beq.n	8004daa <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f042 0201 	orr.w	r2, r2, #1
 8004d94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d96:	e008      	b.n	8004daa <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f042 0201 	orr.w	r2, r2, #1
 8004da6:	601a      	str	r2, [r3, #0]
 8004da8:	e000      	b.n	8004dac <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004daa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004dac:	2300      	movs	r3, #0
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3714      	adds	r7, #20
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr
 8004dba:	bf00      	nop
 8004dbc:	40012c00 	.word	0x40012c00
 8004dc0:	40000400 	.word	0x40000400
 8004dc4:	40000800 	.word	0x40000800
 8004dc8:	40013400 	.word	0x40013400
 8004dcc:	40014000 	.word	0x40014000
 8004dd0:	00010007 	.word	0x00010007

08004dd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b082      	sub	sp, #8
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d122      	bne.n	8004e30 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	f003 0302 	and.w	r3, r3, #2
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	d11b      	bne.n	8004e30 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f06f 0202 	mvn.w	r2, #2
 8004e00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2201      	movs	r2, #1
 8004e06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	f003 0303 	and.w	r3, r3, #3
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d003      	beq.n	8004e1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 fa42 	bl	80052a0 <HAL_TIM_IC_CaptureCallback>
 8004e1c:	e005      	b.n	8004e2a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 fa34 	bl	800528c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f000 fa45 	bl	80052b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	691b      	ldr	r3, [r3, #16]
 8004e36:	f003 0304 	and.w	r3, r3, #4
 8004e3a:	2b04      	cmp	r3, #4
 8004e3c:	d122      	bne.n	8004e84 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	f003 0304 	and.w	r3, r3, #4
 8004e48:	2b04      	cmp	r3, #4
 8004e4a:	d11b      	bne.n	8004e84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f06f 0204 	mvn.w	r2, #4
 8004e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2202      	movs	r2, #2
 8004e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	699b      	ldr	r3, [r3, #24]
 8004e62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d003      	beq.n	8004e72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f000 fa18 	bl	80052a0 <HAL_TIM_IC_CaptureCallback>
 8004e70:	e005      	b.n	8004e7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f000 fa0a 	bl	800528c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f000 fa1b 	bl	80052b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	691b      	ldr	r3, [r3, #16]
 8004e8a:	f003 0308 	and.w	r3, r3, #8
 8004e8e:	2b08      	cmp	r3, #8
 8004e90:	d122      	bne.n	8004ed8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	f003 0308 	and.w	r3, r3, #8
 8004e9c:	2b08      	cmp	r3, #8
 8004e9e:	d11b      	bne.n	8004ed8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f06f 0208 	mvn.w	r2, #8
 8004ea8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2204      	movs	r2, #4
 8004eae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	69db      	ldr	r3, [r3, #28]
 8004eb6:	f003 0303 	and.w	r3, r3, #3
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d003      	beq.n	8004ec6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 f9ee 	bl	80052a0 <HAL_TIM_IC_CaptureCallback>
 8004ec4:	e005      	b.n	8004ed2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 f9e0 	bl	800528c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f000 f9f1 	bl	80052b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	f003 0310 	and.w	r3, r3, #16
 8004ee2:	2b10      	cmp	r3, #16
 8004ee4:	d122      	bne.n	8004f2c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	f003 0310 	and.w	r3, r3, #16
 8004ef0:	2b10      	cmp	r3, #16
 8004ef2:	d11b      	bne.n	8004f2c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f06f 0210 	mvn.w	r2, #16
 8004efc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2208      	movs	r2, #8
 8004f02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	69db      	ldr	r3, [r3, #28]
 8004f0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d003      	beq.n	8004f1a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f000 f9c4 	bl	80052a0 <HAL_TIM_IC_CaptureCallback>
 8004f18:	e005      	b.n	8004f26 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f000 f9b6 	bl	800528c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f000 f9c7 	bl	80052b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	f003 0301 	and.w	r3, r3, #1
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d10e      	bne.n	8004f58 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	f003 0301 	and.w	r3, r3, #1
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d107      	bne.n	8004f58 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f06f 0201 	mvn.w	r2, #1
 8004f50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 f990 	bl	8005278 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f62:	2b80      	cmp	r3, #128	; 0x80
 8004f64:	d10e      	bne.n	8004f84 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f70:	2b80      	cmp	r3, #128	; 0x80
 8004f72:	d107      	bne.n	8004f84 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004f7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 fb64 	bl	800564c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f92:	d10e      	bne.n	8004fb2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f9e:	2b80      	cmp	r3, #128	; 0x80
 8004fa0:	d107      	bne.n	8004fb2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004faa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f000 fb57 	bl	8005660 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	691b      	ldr	r3, [r3, #16]
 8004fb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fbc:	2b40      	cmp	r3, #64	; 0x40
 8004fbe:	d10e      	bne.n	8004fde <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fca:	2b40      	cmp	r3, #64	; 0x40
 8004fcc:	d107      	bne.n	8004fde <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004fd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f000 f975 	bl	80052c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	691b      	ldr	r3, [r3, #16]
 8004fe4:	f003 0320 	and.w	r3, r3, #32
 8004fe8:	2b20      	cmp	r3, #32
 8004fea:	d10e      	bne.n	800500a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	f003 0320 	and.w	r3, r3, #32
 8004ff6:	2b20      	cmp	r3, #32
 8004ff8:	d107      	bne.n	800500a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f06f 0220 	mvn.w	r2, #32
 8005002:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f000 fb17 	bl	8005638 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	691b      	ldr	r3, [r3, #16]
 8005010:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005014:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005018:	d10f      	bne.n	800503a <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005024:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005028:	d107      	bne.n	800503a <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8005032:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f000 fb1d 	bl	8005674 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	691b      	ldr	r3, [r3, #16]
 8005040:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005044:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005048:	d10f      	bne.n	800506a <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005054:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005058:	d107      	bne.n	800506a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8005062:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 fb0f 	bl	8005688 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	691b      	ldr	r3, [r3, #16]
 8005070:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005074:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005078:	d10f      	bne.n	800509a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005084:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005088:	d107      	bne.n	800509a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8005092:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 fb01 	bl	800569c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	691b      	ldr	r3, [r3, #16]
 80050a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050a4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80050a8:	d10f      	bne.n	80050ca <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80050b4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80050b8:	d107      	bne.n	80050ca <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80050c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f000 faf3 	bl	80056b0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050ca:	bf00      	nop
 80050cc:	3708      	adds	r7, #8
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
	...

080050d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d101      	bne.n	80050ec <HAL_TIM_ConfigClockSource+0x18>
 80050e8:	2302      	movs	r3, #2
 80050ea:	e0b9      	b.n	8005260 <HAL_TIM_ConfigClockSource+0x18c>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2202      	movs	r2, #2
 80050f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800510a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800510e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005116:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	68fa      	ldr	r2, [r7, #12]
 800511e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2b70      	cmp	r3, #112	; 0x70
 8005126:	d02e      	beq.n	8005186 <HAL_TIM_ConfigClockSource+0xb2>
 8005128:	2b70      	cmp	r3, #112	; 0x70
 800512a:	d812      	bhi.n	8005152 <HAL_TIM_ConfigClockSource+0x7e>
 800512c:	2b30      	cmp	r3, #48	; 0x30
 800512e:	f000 8084 	beq.w	800523a <HAL_TIM_ConfigClockSource+0x166>
 8005132:	2b30      	cmp	r3, #48	; 0x30
 8005134:	d806      	bhi.n	8005144 <HAL_TIM_ConfigClockSource+0x70>
 8005136:	2b10      	cmp	r3, #16
 8005138:	d07f      	beq.n	800523a <HAL_TIM_ConfigClockSource+0x166>
 800513a:	2b20      	cmp	r3, #32
 800513c:	d07d      	beq.n	800523a <HAL_TIM_ConfigClockSource+0x166>
 800513e:	2b00      	cmp	r3, #0
 8005140:	d07b      	beq.n	800523a <HAL_TIM_ConfigClockSource+0x166>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005142:	e084      	b.n	800524e <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 8005144:	2b50      	cmp	r3, #80	; 0x50
 8005146:	d048      	beq.n	80051da <HAL_TIM_ConfigClockSource+0x106>
 8005148:	2b60      	cmp	r3, #96	; 0x60
 800514a:	d056      	beq.n	80051fa <HAL_TIM_ConfigClockSource+0x126>
 800514c:	2b40      	cmp	r3, #64	; 0x40
 800514e:	d064      	beq.n	800521a <HAL_TIM_ConfigClockSource+0x146>
      break;
 8005150:	e07d      	b.n	800524e <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 8005152:	4a45      	ldr	r2, [pc, #276]	; (8005268 <HAL_TIM_ConfigClockSource+0x194>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d070      	beq.n	800523a <HAL_TIM_ConfigClockSource+0x166>
 8005158:	4a43      	ldr	r2, [pc, #268]	; (8005268 <HAL_TIM_ConfigClockSource+0x194>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d809      	bhi.n	8005172 <HAL_TIM_ConfigClockSource+0x9e>
 800515e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005162:	d027      	beq.n	80051b4 <HAL_TIM_ConfigClockSource+0xe0>
 8005164:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005168:	d067      	beq.n	800523a <HAL_TIM_ConfigClockSource+0x166>
 800516a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800516e:	d06d      	beq.n	800524c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005170:	e06d      	b.n	800524e <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 8005172:	4a3e      	ldr	r2, [pc, #248]	; (800526c <HAL_TIM_ConfigClockSource+0x198>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d060      	beq.n	800523a <HAL_TIM_ConfigClockSource+0x166>
 8005178:	4a3d      	ldr	r2, [pc, #244]	; (8005270 <HAL_TIM_ConfigClockSource+0x19c>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d05d      	beq.n	800523a <HAL_TIM_ConfigClockSource+0x166>
 800517e:	4a3d      	ldr	r2, [pc, #244]	; (8005274 <HAL_TIM_ConfigClockSource+0x1a0>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d05a      	beq.n	800523a <HAL_TIM_ConfigClockSource+0x166>
      break;
 8005184:	e063      	b.n	800524e <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ETR_SetConfig(htim->Instance,
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6818      	ldr	r0, [r3, #0]
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	6899      	ldr	r1, [r3, #8]
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	685a      	ldr	r2, [r3, #4]
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	f000 f9ad 	bl	80054f4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80051a8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68fa      	ldr	r2, [r7, #12]
 80051b0:	609a      	str	r2, [r3, #8]
      break;
 80051b2:	e04c      	b.n	800524e <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ETR_SetConfig(htim->Instance,
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6818      	ldr	r0, [r3, #0]
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	6899      	ldr	r1, [r3, #8]
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	685a      	ldr	r2, [r3, #4]
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	f000 f996 	bl	80054f4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	689a      	ldr	r2, [r3, #8]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051d6:	609a      	str	r2, [r3, #8]
      break;
 80051d8:	e039      	b.n	800524e <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6818      	ldr	r0, [r3, #0]
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	6859      	ldr	r1, [r3, #4]
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	68db      	ldr	r3, [r3, #12]
 80051e6:	461a      	mov	r2, r3
 80051e8:	f000 f908 	bl	80053fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2150      	movs	r1, #80	; 0x50
 80051f2:	4618      	mov	r0, r3
 80051f4:	f000 f961 	bl	80054ba <TIM_ITRx_SetConfig>
      break;
 80051f8:	e029      	b.n	800524e <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6818      	ldr	r0, [r3, #0]
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	6859      	ldr	r1, [r3, #4]
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	461a      	mov	r2, r3
 8005208:	f000 f927 	bl	800545a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2160      	movs	r1, #96	; 0x60
 8005212:	4618      	mov	r0, r3
 8005214:	f000 f951 	bl	80054ba <TIM_ITRx_SetConfig>
      break;
 8005218:	e019      	b.n	800524e <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6818      	ldr	r0, [r3, #0]
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	6859      	ldr	r1, [r3, #4]
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	461a      	mov	r2, r3
 8005228:	f000 f8e8 	bl	80053fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	2140      	movs	r1, #64	; 0x40
 8005232:	4618      	mov	r0, r3
 8005234:	f000 f941 	bl	80054ba <TIM_ITRx_SetConfig>
      break;
 8005238:	e009      	b.n	800524e <HAL_TIM_ConfigClockSource+0x17a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4619      	mov	r1, r3
 8005244:	4610      	mov	r0, r2
 8005246:	f000 f938 	bl	80054ba <TIM_ITRx_SetConfig>
        break;
 800524a:	e000      	b.n	800524e <HAL_TIM_ConfigClockSource+0x17a>
      break;
 800524c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2201      	movs	r2, #1
 8005252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800525e:	2300      	movs	r3, #0
}
 8005260:	4618      	mov	r0, r3
 8005262:	3710      	adds	r7, #16
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}
 8005268:	00100020 	.word	0x00100020
 800526c:	00100040 	.word	0x00100040
 8005270:	00100070 	.word	0x00100070
 8005274:	00100030 	.word	0x00100030

08005278 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005280:	bf00      	nop
 8005282:	370c      	adds	r7, #12
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr

080052a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80052a8:	bf00      	nop
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr

080052c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b083      	sub	sp, #12
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80052d0:	bf00      	nop
 80052d2:	370c      	adds	r7, #12
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr

080052dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80052dc:	b480      	push	{r7}
 80052de:	b085      	sub	sp, #20
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	4a3c      	ldr	r2, [pc, #240]	; (80053e0 <TIM_Base_SetConfig+0x104>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d00f      	beq.n	8005314 <TIM_Base_SetConfig+0x38>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052fa:	d00b      	beq.n	8005314 <TIM_Base_SetConfig+0x38>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	4a39      	ldr	r2, [pc, #228]	; (80053e4 <TIM_Base_SetConfig+0x108>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d007      	beq.n	8005314 <TIM_Base_SetConfig+0x38>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	4a38      	ldr	r2, [pc, #224]	; (80053e8 <TIM_Base_SetConfig+0x10c>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d003      	beq.n	8005314 <TIM_Base_SetConfig+0x38>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a37      	ldr	r2, [pc, #220]	; (80053ec <TIM_Base_SetConfig+0x110>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d108      	bne.n	8005326 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800531a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	4313      	orrs	r3, r2
 8005324:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a2d      	ldr	r2, [pc, #180]	; (80053e0 <TIM_Base_SetConfig+0x104>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d01b      	beq.n	8005366 <TIM_Base_SetConfig+0x8a>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005334:	d017      	beq.n	8005366 <TIM_Base_SetConfig+0x8a>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a2a      	ldr	r2, [pc, #168]	; (80053e4 <TIM_Base_SetConfig+0x108>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d013      	beq.n	8005366 <TIM_Base_SetConfig+0x8a>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a29      	ldr	r2, [pc, #164]	; (80053e8 <TIM_Base_SetConfig+0x10c>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d00f      	beq.n	8005366 <TIM_Base_SetConfig+0x8a>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a28      	ldr	r2, [pc, #160]	; (80053ec <TIM_Base_SetConfig+0x110>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d00b      	beq.n	8005366 <TIM_Base_SetConfig+0x8a>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	4a27      	ldr	r2, [pc, #156]	; (80053f0 <TIM_Base_SetConfig+0x114>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d007      	beq.n	8005366 <TIM_Base_SetConfig+0x8a>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a26      	ldr	r2, [pc, #152]	; (80053f4 <TIM_Base_SetConfig+0x118>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d003      	beq.n	8005366 <TIM_Base_SetConfig+0x8a>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4a25      	ldr	r2, [pc, #148]	; (80053f8 <TIM_Base_SetConfig+0x11c>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d108      	bne.n	8005378 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800536c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	68db      	ldr	r3, [r3, #12]
 8005372:	68fa      	ldr	r2, [r7, #12]
 8005374:	4313      	orrs	r3, r2
 8005376:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	4313      	orrs	r3, r2
 8005384:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	68fa      	ldr	r2, [r7, #12]
 800538a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	689a      	ldr	r2, [r3, #8]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a10      	ldr	r2, [pc, #64]	; (80053e0 <TIM_Base_SetConfig+0x104>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d00f      	beq.n	80053c4 <TIM_Base_SetConfig+0xe8>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4a11      	ldr	r2, [pc, #68]	; (80053ec <TIM_Base_SetConfig+0x110>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d00b      	beq.n	80053c4 <TIM_Base_SetConfig+0xe8>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	4a10      	ldr	r2, [pc, #64]	; (80053f0 <TIM_Base_SetConfig+0x114>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d007      	beq.n	80053c4 <TIM_Base_SetConfig+0xe8>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	4a0f      	ldr	r2, [pc, #60]	; (80053f4 <TIM_Base_SetConfig+0x118>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d003      	beq.n	80053c4 <TIM_Base_SetConfig+0xe8>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	4a0e      	ldr	r2, [pc, #56]	; (80053f8 <TIM_Base_SetConfig+0x11c>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d103      	bne.n	80053cc <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	691a      	ldr	r2, [r3, #16]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2201      	movs	r2, #1
 80053d0:	615a      	str	r2, [r3, #20]
}
 80053d2:	bf00      	nop
 80053d4:	3714      	adds	r7, #20
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr
 80053de:	bf00      	nop
 80053e0:	40012c00 	.word	0x40012c00
 80053e4:	40000400 	.word	0x40000400
 80053e8:	40000800 	.word	0x40000800
 80053ec:	40013400 	.word	0x40013400
 80053f0:	40014000 	.word	0x40014000
 80053f4:	40014400 	.word	0x40014400
 80053f8:	40014800 	.word	0x40014800

080053fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b087      	sub	sp, #28
 8005400:	af00      	add	r7, sp, #0
 8005402:	60f8      	str	r0, [r7, #12]
 8005404:	60b9      	str	r1, [r7, #8]
 8005406:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6a1b      	ldr	r3, [r3, #32]
 800540c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6a1b      	ldr	r3, [r3, #32]
 8005412:	f023 0201 	bic.w	r2, r3, #1
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005426:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	011b      	lsls	r3, r3, #4
 800542c:	693a      	ldr	r2, [r7, #16]
 800542e:	4313      	orrs	r3, r2
 8005430:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	f023 030a 	bic.w	r3, r3, #10
 8005438:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800543a:	697a      	ldr	r2, [r7, #20]
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	4313      	orrs	r3, r2
 8005440:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	621a      	str	r2, [r3, #32]
}
 800544e:	bf00      	nop
 8005450:	371c      	adds	r7, #28
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr

0800545a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800545a:	b480      	push	{r7}
 800545c:	b087      	sub	sp, #28
 800545e:	af00      	add	r7, sp, #0
 8005460:	60f8      	str	r0, [r7, #12]
 8005462:	60b9      	str	r1, [r7, #8]
 8005464:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	6a1b      	ldr	r3, [r3, #32]
 800546a:	f023 0210 	bic.w	r2, r3, #16
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	699b      	ldr	r3, [r3, #24]
 8005476:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6a1b      	ldr	r3, [r3, #32]
 800547c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005484:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	031b      	lsls	r3, r3, #12
 800548a:	697a      	ldr	r2, [r7, #20]
 800548c:	4313      	orrs	r3, r2
 800548e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005496:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	011b      	lsls	r3, r3, #4
 800549c:	693a      	ldr	r2, [r7, #16]
 800549e:	4313      	orrs	r3, r2
 80054a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	697a      	ldr	r2, [r7, #20]
 80054a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	693a      	ldr	r2, [r7, #16]
 80054ac:	621a      	str	r2, [r3, #32]
}
 80054ae:	bf00      	nop
 80054b0:	371c      	adds	r7, #28
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr

080054ba <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054ba:	b480      	push	{r7}
 80054bc:	b085      	sub	sp, #20
 80054be:	af00      	add	r7, sp, #0
 80054c0:	6078      	str	r0, [r7, #4]
 80054c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80054d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054d6:	683a      	ldr	r2, [r7, #0]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	4313      	orrs	r3, r2
 80054dc:	f043 0307 	orr.w	r3, r3, #7
 80054e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	609a      	str	r2, [r3, #8]
}
 80054e8:	bf00      	nop
 80054ea:	3714      	adds	r7, #20
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr

080054f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b087      	sub	sp, #28
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	60b9      	str	r1, [r7, #8]
 80054fe:	607a      	str	r2, [r7, #4]
 8005500:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800550e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	021a      	lsls	r2, r3, #8
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	431a      	orrs	r2, r3
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	4313      	orrs	r3, r2
 800551c:	697a      	ldr	r2, [r7, #20]
 800551e:	4313      	orrs	r3, r2
 8005520:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	697a      	ldr	r2, [r7, #20]
 8005526:	609a      	str	r2, [r3, #8]
}
 8005528:	bf00      	nop
 800552a:	371c      	adds	r7, #28
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr

08005534 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005534:	b480      	push	{r7}
 8005536:	b085      	sub	sp, #20
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005544:	2b01      	cmp	r3, #1
 8005546:	d101      	bne.n	800554c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005548:	2302      	movs	r3, #2
 800554a:	e065      	b.n	8005618 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2202      	movs	r2, #2
 8005558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a2c      	ldr	r2, [pc, #176]	; (8005624 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d004      	beq.n	8005580 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a2b      	ldr	r2, [pc, #172]	; (8005628 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d108      	bne.n	8005592 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005586:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	4313      	orrs	r3, r2
 8005590:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005598:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800559c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	68fa      	ldr	r2, [r7, #12]
 80055a4:	4313      	orrs	r3, r2
 80055a6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	68fa      	ldr	r2, [r7, #12]
 80055ae:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a1b      	ldr	r2, [pc, #108]	; (8005624 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d018      	beq.n	80055ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055c2:	d013      	beq.n	80055ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a18      	ldr	r2, [pc, #96]	; (800562c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d00e      	beq.n	80055ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a17      	ldr	r2, [pc, #92]	; (8005630 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d009      	beq.n	80055ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a12      	ldr	r2, [pc, #72]	; (8005628 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d004      	beq.n	80055ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a13      	ldr	r2, [pc, #76]	; (8005634 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d10c      	bne.n	8005606 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055f2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	68ba      	ldr	r2, [r7, #8]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68ba      	ldr	r2, [r7, #8]
 8005604:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2201      	movs	r2, #1
 800560a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005616:	2300      	movs	r3, #0
}
 8005618:	4618      	mov	r0, r3
 800561a:	3714      	adds	r7, #20
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr
 8005624:	40012c00 	.word	0x40012c00
 8005628:	40013400 	.word	0x40013400
 800562c:	40000400 	.word	0x40000400
 8005630:	40000800 	.word	0x40000800
 8005634:	40014000 	.word	0x40014000

08005638 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005640:	bf00      	nop
 8005642:	370c      	adds	r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr

0800564c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800564c:	b480      	push	{r7}
 800564e:	b083      	sub	sp, #12
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005654:	bf00      	nop
 8005656:	370c      	adds	r7, #12
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr

08005660 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005660:	b480      	push	{r7}
 8005662:	b083      	sub	sp, #12
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005668:	bf00      	nop
 800566a:	370c      	adds	r7, #12
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr

08005674 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800567c:	bf00      	nop
 800567e:	370c      	adds	r7, #12
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005688:	b480      	push	{r7}
 800568a:	b083      	sub	sp, #12
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80056a4:	bf00      	nop
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr

080056b0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80056b8:	bf00      	nop
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr

080056c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d101      	bne.n	80056d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e042      	b.n	800575c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d106      	bne.n	80056ee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f7fb fb87 	bl	8000dfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2224      	movs	r2, #36	; 0x24
 80056f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f022 0201 	bic.w	r2, r2, #1
 8005704:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f000 faa2 	bl	8005c50 <UART_SetConfig>
 800570c:	4603      	mov	r3, r0
 800570e:	2b01      	cmp	r3, #1
 8005710:	d101      	bne.n	8005716 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005712:	2301      	movs	r3, #1
 8005714:	e022      	b.n	800575c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800571a:	2b00      	cmp	r3, #0
 800571c:	d002      	beq.n	8005724 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 fd3e 	bl	80061a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	685a      	ldr	r2, [r3, #4]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005732:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	689a      	ldr	r2, [r3, #8]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005742:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f042 0201 	orr.w	r2, r2, #1
 8005752:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 fdc5 	bl	80062e4 <UART_CheckIdleState>
 800575a:	4603      	mov	r3, r0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3708      	adds	r7, #8
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005764:	b480      	push	{r7}
 8005766:	b085      	sub	sp, #20
 8005768:	af00      	add	r7, sp, #0
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	4613      	mov	r3, r2
 8005770:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005778:	2b20      	cmp	r3, #32
 800577a:	f040 80bc 	bne.w	80058f6 <HAL_UART_Receive_IT+0x192>
  {
    if ((pData == NULL) || (Size == 0U))
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d002      	beq.n	800578a <HAL_UART_Receive_IT+0x26>
 8005784:	88fb      	ldrh	r3, [r7, #6]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d101      	bne.n	800578e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e0b4      	b.n	80058f8 <HAL_UART_Receive_IT+0x194>
    }

    __HAL_LOCK(huart);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005794:	2b01      	cmp	r3, #1
 8005796:	d101      	bne.n	800579c <HAL_UART_Receive_IT+0x38>
 8005798:	2302      	movs	r3, #2
 800579a:	e0ad      	b.n	80058f8 <HAL_UART_Receive_IT+0x194>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr  = pData;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	68ba      	ldr	r2, [r7, #8]
 80057a8:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize  = Size;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	88fa      	ldrh	r2, [r7, #6]
 80057ae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	88fa      	ldrh	r2, [r7, #6]
 80057b6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    huart->RxISR       = NULL;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2200      	movs	r2, #0
 80057be:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057c8:	d10e      	bne.n	80057e8 <HAL_UART_Receive_IT+0x84>
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	691b      	ldr	r3, [r3, #16]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d105      	bne.n	80057de <HAL_UART_Receive_IT+0x7a>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f240 12ff 	movw	r2, #511	; 0x1ff
 80057d8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80057dc:	e02d      	b.n	800583a <HAL_UART_Receive_IT+0xd6>
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	22ff      	movs	r2, #255	; 0xff
 80057e2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80057e6:	e028      	b.n	800583a <HAL_UART_Receive_IT+0xd6>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d10d      	bne.n	800580c <HAL_UART_Receive_IT+0xa8>
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d104      	bne.n	8005802 <HAL_UART_Receive_IT+0x9e>
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	22ff      	movs	r2, #255	; 0xff
 80057fc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005800:	e01b      	b.n	800583a <HAL_UART_Receive_IT+0xd6>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	227f      	movs	r2, #127	; 0x7f
 8005806:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800580a:	e016      	b.n	800583a <HAL_UART_Receive_IT+0xd6>
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005814:	d10d      	bne.n	8005832 <HAL_UART_Receive_IT+0xce>
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	691b      	ldr	r3, [r3, #16]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d104      	bne.n	8005828 <HAL_UART_Receive_IT+0xc4>
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	227f      	movs	r2, #127	; 0x7f
 8005822:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005826:	e008      	b.n	800583a <HAL_UART_Receive_IT+0xd6>
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	223f      	movs	r2, #63	; 0x3f
 800582c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005830:	e003      	b.n	800583a <HAL_UART_Receive_IT+0xd6>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2222      	movs	r2, #34	; 0x22
 8005846:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	689a      	ldr	r2, [r3, #8]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f042 0201 	orr.w	r2, r2, #1
 8005858:	609a      	str	r2, [r3, #8]

    /* Configure Rx interrupt processing*/
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800585e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005862:	d12a      	bne.n	80058ba <HAL_UART_Receive_IT+0x156>
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800586a:	88fa      	ldrh	r2, [r7, #6]
 800586c:	429a      	cmp	r2, r3
 800586e:	d324      	bcc.n	80058ba <HAL_UART_Receive_IT+0x156>
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005878:	d107      	bne.n	800588a <HAL_UART_Receive_IT+0x126>
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d103      	bne.n	800588a <HAL_UART_Receive_IT+0x126>
      {
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	4a1f      	ldr	r2, [pc, #124]	; (8005904 <HAL_UART_Receive_IT+0x1a0>)
 8005886:	66da      	str	r2, [r3, #108]	; 0x6c
 8005888:	e002      	b.n	8005890 <HAL_UART_Receive_IT+0x12c>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	4a1e      	ldr	r2, [pc, #120]	; (8005908 <HAL_UART_Receive_IT+0x1a4>)
 800588e:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2200      	movs	r2, #0
 8005894:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	681a      	ldr	r2, [r3, #0]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058a6:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	689a      	ldr	r2, [r3, #8]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80058b6:	609a      	str	r2, [r3, #8]
 80058b8:	e01b      	b.n	80058f2 <HAL_UART_Receive_IT+0x18e>
    }
    else
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058c2:	d107      	bne.n	80058d4 <HAL_UART_Receive_IT+0x170>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	691b      	ldr	r3, [r3, #16]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d103      	bne.n	80058d4 <HAL_UART_Receive_IT+0x170>
      {
        huart->RxISR = UART_RxISR_16BIT;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	4a0f      	ldr	r2, [pc, #60]	; (800590c <HAL_UART_Receive_IT+0x1a8>)
 80058d0:	66da      	str	r2, [r3, #108]	; 0x6c
 80058d2:	e002      	b.n	80058da <HAL_UART_Receive_IT+0x176>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	4a0e      	ldr	r2, [pc, #56]	; (8005910 <HAL_UART_Receive_IT+0x1ac>)
 80058d8:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80058f0:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 80058f2:	2300      	movs	r3, #0
 80058f4:	e000      	b.n	80058f8 <HAL_UART_Receive_IT+0x194>
  }
  else
  {
    return HAL_BUSY;
 80058f6:	2302      	movs	r3, #2
  }
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	3714      	adds	r7, #20
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr
 8005904:	08006779 	.word	0x08006779
 8005908:	08006671 	.word	0x08006671
 800590c:	080065c5 	.word	0x080065c5
 8005910:	0800651b 	.word	0x0800651b

08005914 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b088      	sub	sp, #32
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	69db      	ldr	r3, [r3, #28]
 8005922:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005934:	69fa      	ldr	r2, [r7, #28]
 8005936:	f640 030f 	movw	r3, #2063	; 0x80f
 800593a:	4013      	ands	r3, r2
 800593c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d118      	bne.n	8005976 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	f003 0320 	and.w	r3, r3, #32
 800594a:	2b00      	cmp	r3, #0
 800594c:	d013      	beq.n	8005976 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800594e:	69bb      	ldr	r3, [r7, #24]
 8005950:	f003 0320 	and.w	r3, r3, #32
 8005954:	2b00      	cmp	r3, #0
 8005956:	d104      	bne.n	8005962 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800595e:	2b00      	cmp	r3, #0
 8005960:	d009      	beq.n	8005976 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005966:	2b00      	cmp	r3, #0
 8005968:	f000 8145 	beq.w	8005bf6 <HAL_UART_IRQHandler+0x2e2>
      {
        huart->RxISR(huart);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	4798      	blx	r3
      }
      return;
 8005974:	e13f      	b.n	8005bf6 <HAL_UART_IRQHandler+0x2e2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	2b00      	cmp	r3, #0
 800597a:	f000 80e8 	beq.w	8005b4e <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800597e:	697a      	ldr	r2, [r7, #20]
 8005980:	4ba1      	ldr	r3, [pc, #644]	; (8005c08 <HAL_UART_IRQHandler+0x2f4>)
 8005982:	4013      	ands	r3, r2
 8005984:	2b00      	cmp	r3, #0
 8005986:	d105      	bne.n	8005994 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005988:	69ba      	ldr	r2, [r7, #24]
 800598a:	4ba0      	ldr	r3, [pc, #640]	; (8005c0c <HAL_UART_IRQHandler+0x2f8>)
 800598c:	4013      	ands	r3, r2
 800598e:	2b00      	cmp	r3, #0
 8005990:	f000 80dd 	beq.w	8005b4e <HAL_UART_IRQHandler+0x23a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	f003 0301 	and.w	r3, r3, #1
 800599a:	2b00      	cmp	r3, #0
 800599c:	d010      	beq.n	80059c0 <HAL_UART_IRQHandler+0xac>
 800599e:	69bb      	ldr	r3, [r7, #24]
 80059a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d00b      	beq.n	80059c0 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2201      	movs	r2, #1
 80059ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059b6:	f043 0201 	orr.w	r2, r3, #1
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	f003 0302 	and.w	r3, r3, #2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d010      	beq.n	80059ec <HAL_UART_IRQHandler+0xd8>
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	f003 0301 	and.w	r3, r3, #1
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d00b      	beq.n	80059ec <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	2202      	movs	r2, #2
 80059da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059e2:	f043 0204 	orr.w	r2, r3, #4
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	f003 0304 	and.w	r3, r3, #4
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d010      	beq.n	8005a18 <HAL_UART_IRQHandler+0x104>
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	f003 0301 	and.w	r3, r3, #1
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d00b      	beq.n	8005a18 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	2204      	movs	r2, #4
 8005a06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a0e:	f043 0202 	orr.w	r2, r3, #2
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	f003 0308 	and.w	r3, r3, #8
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d015      	beq.n	8005a4e <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	f003 0320 	and.w	r3, r3, #32
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d104      	bne.n	8005a36 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005a2c:	697a      	ldr	r2, [r7, #20]
 8005a2e:	4b76      	ldr	r3, [pc, #472]	; (8005c08 <HAL_UART_IRQHandler+0x2f4>)
 8005a30:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d00b      	beq.n	8005a4e <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2208      	movs	r2, #8
 8005a3c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a44:	f043 0208 	orr.w	r2, r3, #8
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d011      	beq.n	8005a7c <HAL_UART_IRQHandler+0x168>
 8005a58:	69bb      	ldr	r3, [r7, #24]
 8005a5a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d00c      	beq.n	8005a7c <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a72:	f043 0220 	orr.w	r2, r3, #32
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	f000 80b9 	beq.w	8005bfa <HAL_UART_IRQHandler+0x2e6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	f003 0320 	and.w	r3, r3, #32
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d011      	beq.n	8005ab6 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005a92:	69bb      	ldr	r3, [r7, #24]
 8005a94:	f003 0320 	and.w	r3, r3, #32
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d104      	bne.n	8005aa6 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d007      	beq.n	8005ab6 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d003      	beq.n	8005ab6 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005abc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ac8:	2b40      	cmp	r3, #64	; 0x40
 8005aca:	d004      	beq.n	8005ad6 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d031      	beq.n	8005b3a <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ad6:	6878      	ldr	r0, [r7, #4]
 8005ad8:	f000 fccc 	bl	8006474 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ae6:	2b40      	cmp	r3, #64	; 0x40
 8005ae8:	d123      	bne.n	8005b32 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	689a      	ldr	r2, [r3, #8]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005af8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d013      	beq.n	8005b2a <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b06:	4a42      	ldr	r2, [pc, #264]	; (8005c10 <HAL_UART_IRQHandler+0x2fc>)
 8005b08:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7fc ff6d 	bl	80029ee <HAL_DMA_Abort_IT>
 8005b14:	4603      	mov	r3, r0
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d017      	beq.n	8005b4a <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8005b24:	4610      	mov	r0, r2
 8005b26:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b28:	e00f      	b.n	8005b4a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b2a:	6878      	ldr	r0, [r7, #4]
 8005b2c:	f000 f886 	bl	8005c3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b30:	e00b      	b.n	8005b4a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f000 f882 	bl	8005c3c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b38:	e007      	b.n	8005b4a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 f87e 	bl	8005c3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8005b48:	e057      	b.n	8005bfa <HAL_UART_IRQHandler+0x2e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b4a:	bf00      	nop
    return;
 8005b4c:	e055      	b.n	8005bfa <HAL_UART_IRQHandler+0x2e6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00d      	beq.n	8005b74 <HAL_UART_IRQHandler+0x260>
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d008      	beq.n	8005b74 <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005b6a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f000 fe87 	bl	8006880 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005b72:	e045      	b.n	8005c00 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d012      	beq.n	8005ba4 <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d104      	bne.n	8005b92 <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d008      	beq.n	8005ba4 <HAL_UART_IRQHandler+0x290>
  {
    if (huart->TxISR != NULL)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d031      	beq.n	8005bfe <HAL_UART_IRQHandler+0x2ea>
    {
      huart->TxISR(huart);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	4798      	blx	r3
    }
    return;
 8005ba2:	e02c      	b.n	8005bfe <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d008      	beq.n	8005bc0 <HAL_UART_IRQHandler+0x2ac>
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d003      	beq.n	8005bc0 <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f000 fc94 	bl	80064e6 <UART_EndTransmit_IT>
    return;
 8005bbe:	e01f      	b.n	8005c00 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d008      	beq.n	8005bdc <HAL_UART_IRQHandler+0x2c8>
 8005bca:	69bb      	ldr	r3, [r7, #24]
 8005bcc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d003      	beq.n	8005bdc <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f000 fe67 	bl	80068a8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005bda:	e011      	b.n	8005c00 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005bdc:	69fb      	ldr	r3, [r7, #28]
 8005bde:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d00c      	beq.n	8005c00 <HAL_UART_IRQHandler+0x2ec>
 8005be6:	69bb      	ldr	r3, [r7, #24]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	da09      	bge.n	8005c00 <HAL_UART_IRQHandler+0x2ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f000 fe51 	bl	8006894 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005bf2:	bf00      	nop
 8005bf4:	e004      	b.n	8005c00 <HAL_UART_IRQHandler+0x2ec>
      return;
 8005bf6:	bf00      	nop
 8005bf8:	e002      	b.n	8005c00 <HAL_UART_IRQHandler+0x2ec>
    return;
 8005bfa:	bf00      	nop
 8005bfc:	e000      	b.n	8005c00 <HAL_UART_IRQHandler+0x2ec>
    return;
 8005bfe:	bf00      	nop
  }
}
 8005c00:	3720      	adds	r7, #32
 8005c02:	46bd      	mov	sp, r7
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	bf00      	nop
 8005c08:	10000001 	.word	0x10000001
 8005c0c:	04000120 	.word	0x04000120
 8005c10:	080064bb 	.word	0x080064bb

08005c14 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005c1c:	bf00      	nop
 8005c1e:	370c      	adds	r7, #12
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b083      	sub	sp, #12
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005c30:	bf00      	nop
 8005c32:	370c      	adds	r7, #12
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr

08005c3c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005c44:	bf00      	nop
 8005c46:	370c      	adds	r7, #12
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c50:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8005c54:	b088      	sub	sp, #32
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	689a      	ldr	r2, [r3, #8]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	691b      	ldr	r3, [r3, #16]
 8005c66:	431a      	orrs	r2, r3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	695b      	ldr	r3, [r3, #20]
 8005c6c:	431a      	orrs	r2, r3
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	69db      	ldr	r3, [r3, #28]
 8005c72:	4313      	orrs	r3, r2
 8005c74:	61fb      	str	r3, [r7, #28]
  tmpreg |= (uint32_t)huart->FifoMode;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c7a:	69fa      	ldr	r2, [r7, #28]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	4bb0      	ldr	r3, [pc, #704]	; (8005f48 <UART_SetConfig+0x2f8>)
 8005c88:	4013      	ands	r3, r2
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	6812      	ldr	r2, [r2, #0]
 8005c8e:	69f9      	ldr	r1, [r7, #28]
 8005c90:	430b      	orrs	r3, r1
 8005c92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	68da      	ldr	r2, [r3, #12]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	430a      	orrs	r2, r1
 8005ca8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	699b      	ldr	r3, [r3, #24]
 8005cae:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4aa5      	ldr	r2, [pc, #660]	; (8005f4c <UART_SetConfig+0x2fc>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d004      	beq.n	8005cc4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a1b      	ldr	r3, [r3, #32]
 8005cbe:	69fa      	ldr	r2, [r7, #28]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005cce:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	6812      	ldr	r2, [r2, #0]
 8005cd6:	69f9      	ldr	r1, [r7, #28]
 8005cd8:	430b      	orrs	r3, r1
 8005cda:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ce2:	f023 010f 	bic.w	r1, r3, #15
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	430a      	orrs	r2, r1
 8005cf0:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4a96      	ldr	r2, [pc, #600]	; (8005f50 <UART_SetConfig+0x300>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d121      	bne.n	8005d40 <UART_SetConfig+0xf0>
 8005cfc:	4b95      	ldr	r3, [pc, #596]	; (8005f54 <UART_SetConfig+0x304>)
 8005cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d02:	f003 0303 	and.w	r3, r3, #3
 8005d06:	2b03      	cmp	r3, #3
 8005d08:	d816      	bhi.n	8005d38 <UART_SetConfig+0xe8>
 8005d0a:	a201      	add	r2, pc, #4	; (adr r2, 8005d10 <UART_SetConfig+0xc0>)
 8005d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d10:	08005d21 	.word	0x08005d21
 8005d14:	08005d2d 	.word	0x08005d2d
 8005d18:	08005d27 	.word	0x08005d27
 8005d1c:	08005d33 	.word	0x08005d33
 8005d20:	2301      	movs	r3, #1
 8005d22:	76fb      	strb	r3, [r7, #27]
 8005d24:	e0be      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005d26:	2302      	movs	r3, #2
 8005d28:	76fb      	strb	r3, [r7, #27]
 8005d2a:	e0bb      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005d2c:	2304      	movs	r3, #4
 8005d2e:	76fb      	strb	r3, [r7, #27]
 8005d30:	e0b8      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005d32:	2308      	movs	r3, #8
 8005d34:	76fb      	strb	r3, [r7, #27]
 8005d36:	e0b5      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005d38:	2310      	movs	r3, #16
 8005d3a:	76fb      	strb	r3, [r7, #27]
 8005d3c:	bf00      	nop
 8005d3e:	e0b1      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a84      	ldr	r2, [pc, #528]	; (8005f58 <UART_SetConfig+0x308>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d134      	bne.n	8005db4 <UART_SetConfig+0x164>
 8005d4a:	4b82      	ldr	r3, [pc, #520]	; (8005f54 <UART_SetConfig+0x304>)
 8005d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d50:	f003 030c 	and.w	r3, r3, #12
 8005d54:	2b0c      	cmp	r3, #12
 8005d56:	d829      	bhi.n	8005dac <UART_SetConfig+0x15c>
 8005d58:	a201      	add	r2, pc, #4	; (adr r2, 8005d60 <UART_SetConfig+0x110>)
 8005d5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d5e:	bf00      	nop
 8005d60:	08005d95 	.word	0x08005d95
 8005d64:	08005dad 	.word	0x08005dad
 8005d68:	08005dad 	.word	0x08005dad
 8005d6c:	08005dad 	.word	0x08005dad
 8005d70:	08005da1 	.word	0x08005da1
 8005d74:	08005dad 	.word	0x08005dad
 8005d78:	08005dad 	.word	0x08005dad
 8005d7c:	08005dad 	.word	0x08005dad
 8005d80:	08005d9b 	.word	0x08005d9b
 8005d84:	08005dad 	.word	0x08005dad
 8005d88:	08005dad 	.word	0x08005dad
 8005d8c:	08005dad 	.word	0x08005dad
 8005d90:	08005da7 	.word	0x08005da7
 8005d94:	2300      	movs	r3, #0
 8005d96:	76fb      	strb	r3, [r7, #27]
 8005d98:	e084      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005d9a:	2302      	movs	r3, #2
 8005d9c:	76fb      	strb	r3, [r7, #27]
 8005d9e:	e081      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005da0:	2304      	movs	r3, #4
 8005da2:	76fb      	strb	r3, [r7, #27]
 8005da4:	e07e      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005da6:	2308      	movs	r3, #8
 8005da8:	76fb      	strb	r3, [r7, #27]
 8005daa:	e07b      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005dac:	2310      	movs	r3, #16
 8005dae:	76fb      	strb	r3, [r7, #27]
 8005db0:	bf00      	nop
 8005db2:	e077      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4a68      	ldr	r2, [pc, #416]	; (8005f5c <UART_SetConfig+0x30c>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d120      	bne.n	8005e00 <UART_SetConfig+0x1b0>
 8005dbe:	4b65      	ldr	r3, [pc, #404]	; (8005f54 <UART_SetConfig+0x304>)
 8005dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dc4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005dc8:	2b10      	cmp	r3, #16
 8005dca:	d00f      	beq.n	8005dec <UART_SetConfig+0x19c>
 8005dcc:	2b10      	cmp	r3, #16
 8005dce:	d802      	bhi.n	8005dd6 <UART_SetConfig+0x186>
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d005      	beq.n	8005de0 <UART_SetConfig+0x190>
 8005dd4:	e010      	b.n	8005df8 <UART_SetConfig+0x1a8>
 8005dd6:	2b20      	cmp	r3, #32
 8005dd8:	d005      	beq.n	8005de6 <UART_SetConfig+0x196>
 8005dda:	2b30      	cmp	r3, #48	; 0x30
 8005ddc:	d009      	beq.n	8005df2 <UART_SetConfig+0x1a2>
 8005dde:	e00b      	b.n	8005df8 <UART_SetConfig+0x1a8>
 8005de0:	2300      	movs	r3, #0
 8005de2:	76fb      	strb	r3, [r7, #27]
 8005de4:	e05e      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005de6:	2302      	movs	r3, #2
 8005de8:	76fb      	strb	r3, [r7, #27]
 8005dea:	e05b      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005dec:	2304      	movs	r3, #4
 8005dee:	76fb      	strb	r3, [r7, #27]
 8005df0:	e058      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005df2:	2308      	movs	r3, #8
 8005df4:	76fb      	strb	r3, [r7, #27]
 8005df6:	e055      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005df8:	2310      	movs	r3, #16
 8005dfa:	76fb      	strb	r3, [r7, #27]
 8005dfc:	bf00      	nop
 8005dfe:	e051      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a56      	ldr	r2, [pc, #344]	; (8005f60 <UART_SetConfig+0x310>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d120      	bne.n	8005e4c <UART_SetConfig+0x1fc>
 8005e0a:	4b52      	ldr	r3, [pc, #328]	; (8005f54 <UART_SetConfig+0x304>)
 8005e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e10:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005e14:	2b40      	cmp	r3, #64	; 0x40
 8005e16:	d00f      	beq.n	8005e38 <UART_SetConfig+0x1e8>
 8005e18:	2b40      	cmp	r3, #64	; 0x40
 8005e1a:	d802      	bhi.n	8005e22 <UART_SetConfig+0x1d2>
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d005      	beq.n	8005e2c <UART_SetConfig+0x1dc>
 8005e20:	e010      	b.n	8005e44 <UART_SetConfig+0x1f4>
 8005e22:	2b80      	cmp	r3, #128	; 0x80
 8005e24:	d005      	beq.n	8005e32 <UART_SetConfig+0x1e2>
 8005e26:	2bc0      	cmp	r3, #192	; 0xc0
 8005e28:	d009      	beq.n	8005e3e <UART_SetConfig+0x1ee>
 8005e2a:	e00b      	b.n	8005e44 <UART_SetConfig+0x1f4>
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	76fb      	strb	r3, [r7, #27]
 8005e30:	e038      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005e32:	2302      	movs	r3, #2
 8005e34:	76fb      	strb	r3, [r7, #27]
 8005e36:	e035      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005e38:	2304      	movs	r3, #4
 8005e3a:	76fb      	strb	r3, [r7, #27]
 8005e3c:	e032      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005e3e:	2308      	movs	r3, #8
 8005e40:	76fb      	strb	r3, [r7, #27]
 8005e42:	e02f      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005e44:	2310      	movs	r3, #16
 8005e46:	76fb      	strb	r3, [r7, #27]
 8005e48:	bf00      	nop
 8005e4a:	e02b      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a3e      	ldr	r2, [pc, #248]	; (8005f4c <UART_SetConfig+0x2fc>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d124      	bne.n	8005ea0 <UART_SetConfig+0x250>
 8005e56:	4b3f      	ldr	r3, [pc, #252]	; (8005f54 <UART_SetConfig+0x304>)
 8005e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e5c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005e60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e64:	d012      	beq.n	8005e8c <UART_SetConfig+0x23c>
 8005e66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e6a:	d802      	bhi.n	8005e72 <UART_SetConfig+0x222>
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d007      	beq.n	8005e80 <UART_SetConfig+0x230>
 8005e70:	e012      	b.n	8005e98 <UART_SetConfig+0x248>
 8005e72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e76:	d006      	beq.n	8005e86 <UART_SetConfig+0x236>
 8005e78:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005e7c:	d009      	beq.n	8005e92 <UART_SetConfig+0x242>
 8005e7e:	e00b      	b.n	8005e98 <UART_SetConfig+0x248>
 8005e80:	2300      	movs	r3, #0
 8005e82:	76fb      	strb	r3, [r7, #27]
 8005e84:	e00e      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005e86:	2302      	movs	r3, #2
 8005e88:	76fb      	strb	r3, [r7, #27]
 8005e8a:	e00b      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005e8c:	2304      	movs	r3, #4
 8005e8e:	76fb      	strb	r3, [r7, #27]
 8005e90:	e008      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005e92:	2308      	movs	r3, #8
 8005e94:	76fb      	strb	r3, [r7, #27]
 8005e96:	e005      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005e98:	2310      	movs	r3, #16
 8005e9a:	76fb      	strb	r3, [r7, #27]
 8005e9c:	bf00      	nop
 8005e9e:	e001      	b.n	8005ea4 <UART_SetConfig+0x254>
 8005ea0:	2310      	movs	r3, #16
 8005ea2:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a28      	ldr	r2, [pc, #160]	; (8005f4c <UART_SetConfig+0x2fc>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	f040 80a1 	bne.w	8005ff2 <UART_SetConfig+0x3a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005eb0:	7efb      	ldrb	r3, [r7, #27]
 8005eb2:	2b08      	cmp	r3, #8
 8005eb4:	d823      	bhi.n	8005efe <UART_SetConfig+0x2ae>
 8005eb6:	a201      	add	r2, pc, #4	; (adr r2, 8005ebc <UART_SetConfig+0x26c>)
 8005eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ebc:	08005ee1 	.word	0x08005ee1
 8005ec0:	08005eff 	.word	0x08005eff
 8005ec4:	08005ee9 	.word	0x08005ee9
 8005ec8:	08005eff 	.word	0x08005eff
 8005ecc:	08005eef 	.word	0x08005eef
 8005ed0:	08005eff 	.word	0x08005eff
 8005ed4:	08005eff 	.word	0x08005eff
 8005ed8:	08005eff 	.word	0x08005eff
 8005edc:	08005ef7 	.word	0x08005ef7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ee0:	f7fe fc54 	bl	800478c <HAL_RCC_GetPCLK1Freq>
 8005ee4:	6178      	str	r0, [r7, #20]
        break;
 8005ee6:	e00f      	b.n	8005f08 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ee8:	4b1e      	ldr	r3, [pc, #120]	; (8005f64 <UART_SetConfig+0x314>)
 8005eea:	617b      	str	r3, [r7, #20]
        break;
 8005eec:	e00c      	b.n	8005f08 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005eee:	f7fe fbdf 	bl	80046b0 <HAL_RCC_GetSysClockFreq>
 8005ef2:	6178      	str	r0, [r7, #20]
        break;
 8005ef4:	e008      	b.n	8005f08 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ef6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005efa:	617b      	str	r3, [r7, #20]
        break;
 8005efc:	e004      	b.n	8005f08 <UART_SetConfig+0x2b8>
      default:
        pclk = 0U;
 8005efe:	2300      	movs	r3, #0
 8005f00:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	76bb      	strb	r3, [r7, #26]
        break;
 8005f06:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	f000 8130 	beq.w	8006170 <UART_SetConfig+0x520>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f14:	4a14      	ldr	r2, [pc, #80]	; (8005f68 <UART_SetConfig+0x318>)
 8005f16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f1a:	461a      	mov	r2, r3
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f22:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	685a      	ldr	r2, [r3, #4]
 8005f28:	4613      	mov	r3, r2
 8005f2a:	005b      	lsls	r3, r3, #1
 8005f2c:	4413      	add	r3, r2
 8005f2e:	68ba      	ldr	r2, [r7, #8]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d305      	bcc.n	8005f40 <UART_SetConfig+0x2f0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f3a:	68ba      	ldr	r2, [r7, #8]
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d915      	bls.n	8005f6c <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	76bb      	strb	r3, [r7, #26]
 8005f44:	e114      	b.n	8006170 <UART_SetConfig+0x520>
 8005f46:	bf00      	nop
 8005f48:	cfff69f3 	.word	0xcfff69f3
 8005f4c:	40008000 	.word	0x40008000
 8005f50:	40013800 	.word	0x40013800
 8005f54:	40021000 	.word	0x40021000
 8005f58:	40004400 	.word	0x40004400
 8005f5c:	40004800 	.word	0x40004800
 8005f60:	40004c00 	.word	0x40004c00
 8005f64:	00f42400 	.word	0x00f42400
 8005f68:	08006e78 	.word	0x08006e78
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f04f 0100 	mov.w	r1, #0
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f78:	4a87      	ldr	r2, [pc, #540]	; (8006198 <UART_SetConfig+0x548>)
 8005f7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	f04f 0400 	mov.w	r4, #0
 8005f84:	461a      	mov	r2, r3
 8005f86:	4623      	mov	r3, r4
 8005f88:	f7fa f950 	bl	800022c <__aeabi_uldivmod>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	460c      	mov	r4, r1
 8005f90:	4619      	mov	r1, r3
 8005f92:	4622      	mov	r2, r4
 8005f94:	f04f 0300 	mov.w	r3, #0
 8005f98:	f04f 0400 	mov.w	r4, #0
 8005f9c:	0214      	lsls	r4, r2, #8
 8005f9e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005fa2:	020b      	lsls	r3, r1, #8
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	6852      	ldr	r2, [r2, #4]
 8005fa8:	0852      	lsrs	r2, r2, #1
 8005faa:	4611      	mov	r1, r2
 8005fac:	f04f 0200 	mov.w	r2, #0
 8005fb0:	eb13 0b01 	adds.w	fp, r3, r1
 8005fb4:	eb44 0c02 	adc.w	ip, r4, r2
 8005fb8:	4658      	mov	r0, fp
 8005fba:	4661      	mov	r1, ip
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	685b      	ldr	r3, [r3, #4]
 8005fc0:	f04f 0400 	mov.w	r4, #0
 8005fc4:	461a      	mov	r2, r3
 8005fc6:	4623      	mov	r3, r4
 8005fc8:	f7fa f930 	bl	800022c <__aeabi_uldivmod>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	460c      	mov	r4, r1
 8005fd0:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005fd2:	693b      	ldr	r3, [r7, #16]
 8005fd4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fd8:	d308      	bcc.n	8005fec <UART_SetConfig+0x39c>
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005fe0:	d204      	bcs.n	8005fec <UART_SetConfig+0x39c>
        {
          huart->Instance->BRR = usartdiv;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	60da      	str	r2, [r3, #12]
 8005fea:	e0c1      	b.n	8006170 <UART_SetConfig+0x520>
        }
        else
        {
          ret = HAL_ERROR;
 8005fec:	2301      	movs	r3, #1
 8005fee:	76bb      	strb	r3, [r7, #26]
 8005ff0:	e0be      	b.n	8006170 <UART_SetConfig+0x520>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	69db      	ldr	r3, [r3, #28]
 8005ff6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ffa:	d164      	bne.n	80060c6 <UART_SetConfig+0x476>
  {
    switch (clocksource)
 8005ffc:	7efb      	ldrb	r3, [r7, #27]
 8005ffe:	2b08      	cmp	r3, #8
 8006000:	d827      	bhi.n	8006052 <UART_SetConfig+0x402>
 8006002:	a201      	add	r2, pc, #4	; (adr r2, 8006008 <UART_SetConfig+0x3b8>)
 8006004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006008:	0800602d 	.word	0x0800602d
 800600c:	08006035 	.word	0x08006035
 8006010:	0800603d 	.word	0x0800603d
 8006014:	08006053 	.word	0x08006053
 8006018:	08006043 	.word	0x08006043
 800601c:	08006053 	.word	0x08006053
 8006020:	08006053 	.word	0x08006053
 8006024:	08006053 	.word	0x08006053
 8006028:	0800604b 	.word	0x0800604b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800602c:	f7fe fbae 	bl	800478c <HAL_RCC_GetPCLK1Freq>
 8006030:	6178      	str	r0, [r7, #20]
        break;
 8006032:	e013      	b.n	800605c <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006034:	f7fe fbc0 	bl	80047b8 <HAL_RCC_GetPCLK2Freq>
 8006038:	6178      	str	r0, [r7, #20]
        break;
 800603a:	e00f      	b.n	800605c <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800603c:	4b57      	ldr	r3, [pc, #348]	; (800619c <UART_SetConfig+0x54c>)
 800603e:	617b      	str	r3, [r7, #20]
        break;
 8006040:	e00c      	b.n	800605c <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006042:	f7fe fb35 	bl	80046b0 <HAL_RCC_GetSysClockFreq>
 8006046:	6178      	str	r0, [r7, #20]
        break;
 8006048:	e008      	b.n	800605c <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800604a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800604e:	617b      	str	r3, [r7, #20]
        break;
 8006050:	e004      	b.n	800605c <UART_SetConfig+0x40c>
      default:
        pclk = 0U;
 8006052:	2300      	movs	r3, #0
 8006054:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	76bb      	strb	r3, [r7, #26]
        break;
 800605a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	2b00      	cmp	r3, #0
 8006060:	f000 8086 	beq.w	8006170 <UART_SetConfig+0x520>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006068:	4a4b      	ldr	r2, [pc, #300]	; (8006198 <UART_SetConfig+0x548>)
 800606a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800606e:	461a      	mov	r2, r3
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	fbb3 f3f2 	udiv	r3, r3, r2
 8006076:	005a      	lsls	r2, r3, #1
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	085b      	lsrs	r3, r3, #1
 800607e:	441a      	add	r2, r3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	fbb2 f3f3 	udiv	r3, r2, r3
 8006088:	b29b      	uxth	r3, r3
 800608a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	2b0f      	cmp	r3, #15
 8006090:	d916      	bls.n	80060c0 <UART_SetConfig+0x470>
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006098:	d212      	bcs.n	80060c0 <UART_SetConfig+0x470>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	b29b      	uxth	r3, r3
 800609e:	f023 030f 	bic.w	r3, r3, #15
 80060a2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	085b      	lsrs	r3, r3, #1
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	f003 0307 	and.w	r3, r3, #7
 80060ae:	b29a      	uxth	r2, r3
 80060b0:	89fb      	ldrh	r3, [r7, #14]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	89fa      	ldrh	r2, [r7, #14]
 80060bc:	60da      	str	r2, [r3, #12]
 80060be:	e057      	b.n	8006170 <UART_SetConfig+0x520>
      }
      else
      {
        ret = HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	76bb      	strb	r3, [r7, #26]
 80060c4:	e054      	b.n	8006170 <UART_SetConfig+0x520>
      }
    }
  }
  else
  {
    switch (clocksource)
 80060c6:	7efb      	ldrb	r3, [r7, #27]
 80060c8:	2b08      	cmp	r3, #8
 80060ca:	d828      	bhi.n	800611e <UART_SetConfig+0x4ce>
 80060cc:	a201      	add	r2, pc, #4	; (adr r2, 80060d4 <UART_SetConfig+0x484>)
 80060ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060d2:	bf00      	nop
 80060d4:	080060f9 	.word	0x080060f9
 80060d8:	08006101 	.word	0x08006101
 80060dc:	08006109 	.word	0x08006109
 80060e0:	0800611f 	.word	0x0800611f
 80060e4:	0800610f 	.word	0x0800610f
 80060e8:	0800611f 	.word	0x0800611f
 80060ec:	0800611f 	.word	0x0800611f
 80060f0:	0800611f 	.word	0x0800611f
 80060f4:	08006117 	.word	0x08006117
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060f8:	f7fe fb48 	bl	800478c <HAL_RCC_GetPCLK1Freq>
 80060fc:	6178      	str	r0, [r7, #20]
        break;
 80060fe:	e013      	b.n	8006128 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006100:	f7fe fb5a 	bl	80047b8 <HAL_RCC_GetPCLK2Freq>
 8006104:	6178      	str	r0, [r7, #20]
        break;
 8006106:	e00f      	b.n	8006128 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006108:	4b24      	ldr	r3, [pc, #144]	; (800619c <UART_SetConfig+0x54c>)
 800610a:	617b      	str	r3, [r7, #20]
        break;
 800610c:	e00c      	b.n	8006128 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800610e:	f7fe facf 	bl	80046b0 <HAL_RCC_GetSysClockFreq>
 8006112:	6178      	str	r0, [r7, #20]
        break;
 8006114:	e008      	b.n	8006128 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006116:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800611a:	617b      	str	r3, [r7, #20]
        break;
 800611c:	e004      	b.n	8006128 <UART_SetConfig+0x4d8>
      default:
        pclk = 0U;
 800611e:	2300      	movs	r3, #0
 8006120:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	76bb      	strb	r3, [r7, #26]
        break;
 8006126:	bf00      	nop
    }

    if (pclk != 0U)
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d020      	beq.n	8006170 <UART_SetConfig+0x520>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006132:	4a19      	ldr	r2, [pc, #100]	; (8006198 <UART_SetConfig+0x548>)
 8006134:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006138:	461a      	mov	r2, r3
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	fbb3 f2f2 	udiv	r2, r3, r2
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	085b      	lsrs	r3, r3, #1
 8006146:	441a      	add	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006150:	b29b      	uxth	r3, r3
 8006152:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	2b0f      	cmp	r3, #15
 8006158:	d908      	bls.n	800616c <UART_SetConfig+0x51c>
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006160:	d204      	bcs.n	800616c <UART_SetConfig+0x51c>
      {
        huart->Instance->BRR = usartdiv;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	693a      	ldr	r2, [r7, #16]
 8006168:	60da      	str	r2, [r3, #12]
 800616a:	e001      	b.n	8006170 <UART_SetConfig+0x520>
      }
      else
      {
        ret = HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2200      	movs	r2, #0
 800618a:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800618c:	7ebb      	ldrb	r3, [r7, #26]
}
 800618e:	4618      	mov	r0, r3
 8006190:	3720      	adds	r7, #32
 8006192:	46bd      	mov	sp, r7
 8006194:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8006198:	08006e78 	.word	0x08006e78
 800619c:	00f42400 	.word	0x00f42400

080061a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b083      	sub	sp, #12
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ac:	f003 0301 	and.w	r3, r3, #1
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d00a      	beq.n	80061ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	430a      	orrs	r2, r1
 80061c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ce:	f003 0302 	and.w	r3, r3, #2
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d00a      	beq.n	80061ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	430a      	orrs	r2, r1
 80061ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061f0:	f003 0304 	and.w	r3, r3, #4
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d00a      	beq.n	800620e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	430a      	orrs	r2, r1
 800620c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006212:	f003 0308 	and.w	r3, r3, #8
 8006216:	2b00      	cmp	r3, #0
 8006218:	d00a      	beq.n	8006230 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	430a      	orrs	r2, r1
 800622e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006234:	f003 0310 	and.w	r3, r3, #16
 8006238:	2b00      	cmp	r3, #0
 800623a:	d00a      	beq.n	8006252 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	430a      	orrs	r2, r1
 8006250:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006256:	f003 0320 	and.w	r3, r3, #32
 800625a:	2b00      	cmp	r3, #0
 800625c:	d00a      	beq.n	8006274 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	430a      	orrs	r2, r1
 8006272:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006278:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800627c:	2b00      	cmp	r3, #0
 800627e:	d01a      	beq.n	80062b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	685b      	ldr	r3, [r3, #4]
 8006286:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	430a      	orrs	r2, r1
 8006294:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800629a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800629e:	d10a      	bne.n	80062b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	430a      	orrs	r2, r1
 80062b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d00a      	beq.n	80062d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	430a      	orrs	r2, r1
 80062d6:	605a      	str	r2, [r3, #4]
  }
}
 80062d8:	bf00      	nop
 80062da:	370c      	adds	r7, #12
 80062dc:	46bd      	mov	sp, r7
 80062de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e2:	4770      	bx	lr

080062e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b086      	sub	sp, #24
 80062e8:	af02      	add	r7, sp, #8
 80062ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2200      	movs	r2, #0
 80062f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80062f4:	f7fc fa48 	bl	8002788 <HAL_GetTick>
 80062f8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f003 0308 	and.w	r3, r3, #8
 8006304:	2b08      	cmp	r3, #8
 8006306:	d10e      	bne.n	8006326 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006308:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800630c:	9300      	str	r3, [sp, #0]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f000 f82c 	bl	8006374 <UART_WaitOnFlagUntilTimeout>
 800631c:	4603      	mov	r3, r0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d001      	beq.n	8006326 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006322:	2303      	movs	r3, #3
 8006324:	e022      	b.n	800636c <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f003 0304 	and.w	r3, r3, #4
 8006330:	2b04      	cmp	r3, #4
 8006332:	d10e      	bne.n	8006352 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006334:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006338:	9300      	str	r3, [sp, #0]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2200      	movs	r2, #0
 800633e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f000 f816 	bl	8006374 <UART_WaitOnFlagUntilTimeout>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800634e:	2303      	movs	r3, #3
 8006350:	e00c      	b.n	800636c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2220      	movs	r2, #32
 8006356:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2220      	movs	r2, #32
 800635e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800636a:	2300      	movs	r3, #0
}
 800636c:	4618      	mov	r0, r3
 800636e:	3710      	adds	r7, #16
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}

08006374 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	60f8      	str	r0, [r7, #12]
 800637c:	60b9      	str	r1, [r7, #8]
 800637e:	603b      	str	r3, [r7, #0]
 8006380:	4613      	mov	r3, r2
 8006382:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006384:	e062      	b.n	800644c <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006386:	69bb      	ldr	r3, [r7, #24]
 8006388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800638c:	d05e      	beq.n	800644c <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800638e:	f7fc f9fb 	bl	8002788 <HAL_GetTick>
 8006392:	4602      	mov	r2, r0
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	1ad3      	subs	r3, r2, r3
 8006398:	69ba      	ldr	r2, [r7, #24]
 800639a:	429a      	cmp	r2, r3
 800639c:	d302      	bcc.n	80063a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800639e:	69bb      	ldr	r3, [r7, #24]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d11d      	bne.n	80063e0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80063b2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	689a      	ldr	r2, [r3, #8]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f022 0201 	bic.w	r2, r2, #1
 80063c2:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2220      	movs	r2, #32
 80063c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2220      	movs	r2, #32
 80063d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80063dc:	2303      	movs	r3, #3
 80063de:	e045      	b.n	800646c <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 0304 	and.w	r3, r3, #4
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d02e      	beq.n	800644c <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	69db      	ldr	r3, [r3, #28]
 80063f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80063fc:	d126      	bne.n	800644c <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006406:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006416:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	689a      	ldr	r2, [r3, #8]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f022 0201 	bic.w	r2, r2, #1
 8006426:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2220      	movs	r2, #32
 800642c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2220      	movs	r2, #32
 8006434:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2220      	movs	r2, #32
 800643c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2200      	movs	r2, #0
 8006444:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8006448:	2303      	movs	r3, #3
 800644a:	e00f      	b.n	800646c <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	69da      	ldr	r2, [r3, #28]
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	4013      	ands	r3, r2
 8006456:	68ba      	ldr	r2, [r7, #8]
 8006458:	429a      	cmp	r2, r3
 800645a:	bf0c      	ite	eq
 800645c:	2301      	moveq	r3, #1
 800645e:	2300      	movne	r3, #0
 8006460:	b2db      	uxtb	r3, r3
 8006462:	461a      	mov	r2, r3
 8006464:	79fb      	ldrb	r3, [r7, #7]
 8006466:	429a      	cmp	r2, r3
 8006468:	d08d      	beq.n	8006386 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800646a:	2300      	movs	r3, #0
}
 800646c:	4618      	mov	r0, r3
 800646e:	3710      	adds	r7, #16
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}

08006474 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006474:	b480      	push	{r7}
 8006476:	b083      	sub	sp, #12
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800648a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	6812      	ldr	r2, [r2, #0]
 8006496:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800649a:	f023 0301 	bic.w	r3, r3, #1
 800649e:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2220      	movs	r2, #32
 80064a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	66da      	str	r2, [r3, #108]	; 0x6c
}
 80064ae:	bf00      	nop
 80064b0:	370c      	adds	r7, #12
 80064b2:	46bd      	mov	sp, r7
 80064b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b8:	4770      	bx	lr

080064ba <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064ba:	b580      	push	{r7, lr}
 80064bc:	b084      	sub	sp, #16
 80064be:	af00      	add	r7, sp, #0
 80064c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064c6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2200      	movs	r2, #0
 80064d4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064d8:	68f8      	ldr	r0, [r7, #12]
 80064da:	f7ff fbaf 	bl	8005c3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064de:	bf00      	nop
 80064e0:	3710      	adds	r7, #16
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd80      	pop	{r7, pc}

080064e6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064e6:	b580      	push	{r7, lr}
 80064e8:	b082      	sub	sp, #8
 80064ea:	af00      	add	r7, sp, #0
 80064ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064fc:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2220      	movs	r2, #32
 8006502:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	2200      	movs	r2, #0
 800650a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f7ff fb81 	bl	8005c14 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006512:	bf00      	nop
 8006514:	3708      	adds	r7, #8
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}

0800651a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800651a:	b580      	push	{r7, lr}
 800651c:	b084      	sub	sp, #16
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006528:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006530:	2b22      	cmp	r3, #34	; 0x22
 8006532:	d13b      	bne.n	80065ac <UART_RxISR_8BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800653a:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800653c:	89bb      	ldrh	r3, [r7, #12]
 800653e:	b2d9      	uxtb	r1, r3
 8006540:	89fb      	ldrh	r3, [r7, #14]
 8006542:	b2da      	uxtb	r2, r3
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006548:	400a      	ands	r2, r1
 800654a:	b2d2      	uxtb	r2, r2
 800654c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006552:	1c5a      	adds	r2, r3, #1
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800655e:	b29b      	uxth	r3, r3
 8006560:	3b01      	subs	r3, #1
 8006562:	b29a      	uxth	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006570:	b29b      	uxth	r3, r3
 8006572:	2b00      	cmp	r3, #0
 8006574:	d122      	bne.n	80065bc <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006584:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	689a      	ldr	r2, [r3, #8]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f022 0201 	bic.w	r2, r2, #1
 8006594:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2220      	movs	r2, #32
 800659a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2200      	movs	r2, #0
 80065a2:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f7ff fb3f 	bl	8005c28 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80065aa:	e007      	b.n	80065bc <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	699a      	ldr	r2, [r3, #24]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f042 0208 	orr.w	r2, r2, #8
 80065ba:	619a      	str	r2, [r3, #24]
}
 80065bc:	bf00      	nop
 80065be:	3710      	adds	r7, #16
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}

080065c4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80065d2:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80065da:	2b22      	cmp	r3, #34	; 0x22
 80065dc:	d13b      	bne.n	8006656 <UART_RxISR_16BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e4:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065ea:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80065ec:	89ba      	ldrh	r2, [r7, #12]
 80065ee:	89fb      	ldrh	r3, [r7, #14]
 80065f0:	4013      	ands	r3, r2
 80065f2:	b29a      	uxth	r2, r3
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065fc:	1c9a      	adds	r2, r3, #2
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006608:	b29b      	uxth	r3, r3
 800660a:	3b01      	subs	r3, #1
 800660c:	b29a      	uxth	r2, r3
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800661a:	b29b      	uxth	r3, r3
 800661c:	2b00      	cmp	r3, #0
 800661e:	d122      	bne.n	8006666 <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800662e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	689a      	ldr	r2, [r3, #8]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f022 0201 	bic.w	r2, r2, #1
 800663e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2220      	movs	r2, #32
 8006644:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f7ff faea 	bl	8005c28 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006654:	e007      	b.n	8006666 <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	699a      	ldr	r2, [r3, #24]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f042 0208 	orr.w	r2, r2, #8
 8006664:	619a      	str	r2, [r3, #24]
}
 8006666:	bf00      	nop
 8006668:	3710      	adds	r7, #16
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
	...

08006670 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b084      	sub	sp, #16
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800667e:	81bb      	strh	r3, [r7, #12]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006686:	2b22      	cmp	r3, #34	; 0x22
 8006688:	d168      	bne.n	800675c <UART_RxISR_8BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006690:	81fb      	strh	r3, [r7, #14]
 8006692:	e03f      	b.n	8006714 <UART_RxISR_8BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800669a:	813b      	strh	r3, [r7, #8]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800669c:	893b      	ldrh	r3, [r7, #8]
 800669e:	b2d9      	uxtb	r1, r3
 80066a0:	89bb      	ldrh	r3, [r7, #12]
 80066a2:	b2da      	uxtb	r2, r3
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066a8:	400a      	ands	r2, r1
 80066aa:	b2d2      	uxtb	r2, r2
 80066ac:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066b2:	1c5a      	adds	r2, r3, #1
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80066be:	b29b      	uxth	r3, r3
 80066c0:	3b01      	subs	r3, #1
 80066c2:	b29a      	uxth	r2, r3
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d11b      	bne.n	800670e <UART_RxISR_8BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80066e4:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	6812      	ldr	r2, [r2, #0]
 80066f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066f4:	f023 0301 	bic.w	r3, r3, #1
 80066f8:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2220      	movs	r2, #32
 80066fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2200      	movs	r2, #0
 8006706:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f7ff fa8d 	bl	8005c28 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800670e:	89fb      	ldrh	r3, [r7, #14]
 8006710:	3b01      	subs	r3, #1
 8006712:	81fb      	strh	r3, [r7, #14]
 8006714:	89fb      	ldrh	r3, [r7, #14]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d1bc      	bne.n	8006694 <UART_RxISR_8BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006720:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006722:	897b      	ldrh	r3, [r7, #10]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d021      	beq.n	800676c <UART_RxISR_8BIT_FIFOEN+0xfc>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800672e:	897a      	ldrh	r2, [r7, #10]
 8006730:	429a      	cmp	r2, r3
 8006732:	d21b      	bcs.n	800676c <UART_RxISR_8BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	689a      	ldr	r2, [r3, #8]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006742:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	4a0b      	ldr	r2, [pc, #44]	; (8006774 <UART_RxISR_8BIT_FIFOEN+0x104>)
 8006748:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	681a      	ldr	r2, [r3, #0]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f042 0220 	orr.w	r2, r2, #32
 8006758:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800675a:	e007      	b.n	800676c <UART_RxISR_8BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	699a      	ldr	r2, [r3, #24]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f042 0208 	orr.w	r2, r2, #8
 800676a:	619a      	str	r2, [r3, #24]
}
 800676c:	bf00      	nop
 800676e:	3710      	adds	r7, #16
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}
 8006774:	0800651b 	.word	0x0800651b

08006778 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b086      	sub	sp, #24
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006786:	82bb      	strh	r3, [r7, #20]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800678e:	2b22      	cmp	r3, #34	; 0x22
 8006790:	d168      	bne.n	8006864 <UART_RxISR_16BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006798:	82fb      	strh	r3, [r7, #22]
 800679a:	e03f      	b.n	800681c <UART_RxISR_16BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a2:	823b      	strh	r3, [r7, #16]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067a8:	60fb      	str	r3, [r7, #12]
      *tmp = (uint16_t)(uhdata & uhMask);
 80067aa:	8a3a      	ldrh	r2, [r7, #16]
 80067ac:	8abb      	ldrh	r3, [r7, #20]
 80067ae:	4013      	ands	r3, r2
 80067b0:	b29a      	uxth	r2, r3
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067ba:	1c9a      	adds	r2, r3, #2
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80067c6:	b29b      	uxth	r3, r3
 80067c8:	3b01      	subs	r3, #1
 80067ca:	b29a      	uxth	r2, r3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80067d8:	b29b      	uxth	r3, r3
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d11b      	bne.n	8006816 <UART_RxISR_16BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80067ec:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	6812      	ldr	r2, [r2, #0]
 80067f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80067fc:	f023 0301 	bic.w	r3, r3, #1
 8006800:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2220      	movs	r2, #32
 8006806:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f7ff fa09 	bl	8005c28 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006816:	8afb      	ldrh	r3, [r7, #22]
 8006818:	3b01      	subs	r3, #1
 800681a:	82fb      	strh	r3, [r7, #22]
 800681c:	8afb      	ldrh	r3, [r7, #22]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d1bc      	bne.n	800679c <UART_RxISR_16BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006828:	827b      	strh	r3, [r7, #18]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800682a:	8a7b      	ldrh	r3, [r7, #18]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d021      	beq.n	8006874 <UART_RxISR_16BIT_FIFOEN+0xfc>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006836:	8a7a      	ldrh	r2, [r7, #18]
 8006838:	429a      	cmp	r2, r3
 800683a:	d21b      	bcs.n	8006874 <UART_RxISR_16BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	689a      	ldr	r2, [r3, #8]
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800684a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a0b      	ldr	r2, [pc, #44]	; (800687c <UART_RxISR_16BIT_FIFOEN+0x104>)
 8006850:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f042 0220 	orr.w	r2, r2, #32
 8006860:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006862:	e007      	b.n	8006874 <UART_RxISR_16BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	699a      	ldr	r2, [r3, #24]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f042 0208 	orr.w	r2, r2, #8
 8006872:	619a      	str	r2, [r3, #24]
}
 8006874:	bf00      	nop
 8006876:	3718      	adds	r7, #24
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}
 800687c:	080065c5 	.word	0x080065c5

08006880 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006880:	b480      	push	{r7}
 8006882:	b083      	sub	sp, #12
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006888:	bf00      	nop
 800688a:	370c      	adds	r7, #12
 800688c:	46bd      	mov	sp, r7
 800688e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006892:	4770      	bx	lr

08006894 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006894:	b480      	push	{r7}
 8006896:	b083      	sub	sp, #12
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800689c:	bf00      	nop
 800689e:	370c      	adds	r7, #12
 80068a0:	46bd      	mov	sp, r7
 80068a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a6:	4770      	bx	lr

080068a8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b083      	sub	sp, #12
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80068b0:	bf00      	nop
 80068b2:	370c      	adds	r7, #12
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr

080068bc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80068bc:	b480      	push	{r7}
 80068be:	b085      	sub	sp, #20
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80068ca:	2b01      	cmp	r3, #1
 80068cc:	d101      	bne.n	80068d2 <HAL_UARTEx_DisableFifoMode+0x16>
 80068ce:	2302      	movs	r3, #2
 80068d0:	e027      	b.n	8006922 <HAL_UARTEx_DisableFifoMode+0x66>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2201      	movs	r2, #1
 80068d6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2224      	movs	r2, #36	; 0x24
 80068de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	681a      	ldr	r2, [r3, #0]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f022 0201 	bic.w	r2, r2, #1
 80068f8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006900:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	68fa      	ldr	r2, [r7, #12]
 800690e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2220      	movs	r2, #32
 8006914:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2200      	movs	r2, #0
 800691c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006920:	2300      	movs	r3, #0
}
 8006922:	4618      	mov	r0, r3
 8006924:	3714      	adds	r7, #20
 8006926:	46bd      	mov	sp, r7
 8006928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692c:	4770      	bx	lr

0800692e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800692e:	b580      	push	{r7, lr}
 8006930:	b084      	sub	sp, #16
 8006932:	af00      	add	r7, sp, #0
 8006934:	6078      	str	r0, [r7, #4]
 8006936:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800693e:	2b01      	cmp	r3, #1
 8006940:	d101      	bne.n	8006946 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006942:	2302      	movs	r3, #2
 8006944:	e02d      	b.n	80069a2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2201      	movs	r2, #1
 800694a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2224      	movs	r2, #36	; 0x24
 8006952:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f022 0201 	bic.w	r2, r2, #1
 800696c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	683a      	ldr	r2, [r7, #0]
 800697e:	430a      	orrs	r2, r1
 8006980:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006982:	6878      	ldr	r0, [r7, #4]
 8006984:	f000 f850 	bl	8006a28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	68fa      	ldr	r2, [r7, #12]
 800698e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2220      	movs	r2, #32
 8006994:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80069a0:	2300      	movs	r3, #0
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3710      	adds	r7, #16
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}

080069aa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80069aa:	b580      	push	{r7, lr}
 80069ac:	b084      	sub	sp, #16
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]
 80069b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	d101      	bne.n	80069c2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80069be:	2302      	movs	r3, #2
 80069c0:	e02d      	b.n	8006a1e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2201      	movs	r2, #1
 80069c6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2224      	movs	r2, #36	; 0x24
 80069ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681a      	ldr	r2, [r3, #0]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f022 0201 	bic.w	r2, r2, #1
 80069e8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	689b      	ldr	r3, [r3, #8]
 80069f0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	683a      	ldr	r2, [r7, #0]
 80069fa:	430a      	orrs	r2, r1
 80069fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f000 f812 	bl	8006a28 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	68fa      	ldr	r2, [r7, #12]
 8006a0a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2220      	movs	r2, #32
 8006a10:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006a1c:	2300      	movs	r3, #0
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3710      	adds	r7, #16
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
	...

08006a28 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b089      	sub	sp, #36	; 0x24
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8006a30:	4a2f      	ldr	r2, [pc, #188]	; (8006af0 <UARTEx_SetNbDataToProcess+0xc8>)
 8006a32:	f107 0314 	add.w	r3, r7, #20
 8006a36:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006a3a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8006a3e:	4a2d      	ldr	r2, [pc, #180]	; (8006af4 <UARTEx_SetNbDataToProcess+0xcc>)
 8006a40:	f107 030c 	add.w	r3, r7, #12
 8006a44:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006a48:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d108      	bne.n	8006a66 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006a64:	e03d      	b.n	8006ae2 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006a66:	2308      	movs	r3, #8
 8006a68:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006a6a:	2308      	movs	r3, #8
 8006a6c:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	0e5b      	lsrs	r3, r3, #25
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	f003 0307 	and.w	r3, r3, #7
 8006a7c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	0f5b      	lsrs	r3, r3, #29
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	f003 0307 	and.w	r3, r3, #7
 8006a8c:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a8e:	7fbb      	ldrb	r3, [r7, #30]
 8006a90:	7f3a      	ldrb	r2, [r7, #28]
 8006a92:	f107 0120 	add.w	r1, r7, #32
 8006a96:	440a      	add	r2, r1
 8006a98:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8006a9c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006aa0:	7f3a      	ldrb	r2, [r7, #28]
 8006aa2:	f107 0120 	add.w	r1, r7, #32
 8006aa6:	440a      	add	r2, r1
 8006aa8:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006aac:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ab0:	b29a      	uxth	r2, r3
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ab8:	7ffb      	ldrb	r3, [r7, #31]
 8006aba:	7f7a      	ldrb	r2, [r7, #29]
 8006abc:	f107 0120 	add.w	r1, r7, #32
 8006ac0:	440a      	add	r2, r1
 8006ac2:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8006ac6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006aca:	7f7a      	ldrb	r2, [r7, #29]
 8006acc:	f107 0120 	add.w	r1, r7, #32
 8006ad0:	440a      	add	r2, r1
 8006ad2:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ad6:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ada:	b29a      	uxth	r2, r3
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006ae2:	bf00      	nop
 8006ae4:	3724      	adds	r7, #36	; 0x24
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop
 8006af0:	08006e40 	.word	0x08006e40
 8006af4:	08006e48 	.word	0x08006e48

08006af8 <__libc_init_array>:
 8006af8:	b570      	push	{r4, r5, r6, lr}
 8006afa:	4e0d      	ldr	r6, [pc, #52]	; (8006b30 <__libc_init_array+0x38>)
 8006afc:	4c0d      	ldr	r4, [pc, #52]	; (8006b34 <__libc_init_array+0x3c>)
 8006afe:	1ba4      	subs	r4, r4, r6
 8006b00:	10a4      	asrs	r4, r4, #2
 8006b02:	2500      	movs	r5, #0
 8006b04:	42a5      	cmp	r5, r4
 8006b06:	d109      	bne.n	8006b1c <__libc_init_array+0x24>
 8006b08:	4e0b      	ldr	r6, [pc, #44]	; (8006b38 <__libc_init_array+0x40>)
 8006b0a:	4c0c      	ldr	r4, [pc, #48]	; (8006b3c <__libc_init_array+0x44>)
 8006b0c:	f000 f820 	bl	8006b50 <_init>
 8006b10:	1ba4      	subs	r4, r4, r6
 8006b12:	10a4      	asrs	r4, r4, #2
 8006b14:	2500      	movs	r5, #0
 8006b16:	42a5      	cmp	r5, r4
 8006b18:	d105      	bne.n	8006b26 <__libc_init_array+0x2e>
 8006b1a:	bd70      	pop	{r4, r5, r6, pc}
 8006b1c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006b20:	4798      	blx	r3
 8006b22:	3501      	adds	r5, #1
 8006b24:	e7ee      	b.n	8006b04 <__libc_init_array+0xc>
 8006b26:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006b2a:	4798      	blx	r3
 8006b2c:	3501      	adds	r5, #1
 8006b2e:	e7f2      	b.n	8006b16 <__libc_init_array+0x1e>
 8006b30:	08006e98 	.word	0x08006e98
 8006b34:	08006e98 	.word	0x08006e98
 8006b38:	08006e98 	.word	0x08006e98
 8006b3c:	08006ea0 	.word	0x08006ea0

08006b40 <memset>:
 8006b40:	4402      	add	r2, r0
 8006b42:	4603      	mov	r3, r0
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d100      	bne.n	8006b4a <memset+0xa>
 8006b48:	4770      	bx	lr
 8006b4a:	f803 1b01 	strb.w	r1, [r3], #1
 8006b4e:	e7f9      	b.n	8006b44 <memset+0x4>

08006b50 <_init>:
 8006b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b52:	bf00      	nop
 8006b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b56:	bc08      	pop	{r3}
 8006b58:	469e      	mov	lr, r3
 8006b5a:	4770      	bx	lr

08006b5c <_fini>:
 8006b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b5e:	bf00      	nop
 8006b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b62:	bc08      	pop	{r3}
 8006b64:	469e      	mov	lr, r3
 8006b66:	4770      	bx	lr
