Design Assistant report for arria5_tst1
Fri Feb 21 10:01:33 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Parallel Compilation
  4. Design Assistant Settings
  5. High Violations
  6. Medium Violations
  7. Information only Violations
  8. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Fri Feb 21 10:01:33 2020 ;
; Revision Name                     ; arria5_tst1                         ;
; Top-level Entity Name             ; top_module                          ;
; Family                            ; Arria V                             ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 8                                   ;
; - Rule R103                       ; 2                                   ;
; - Rule D101                       ; 6                                   ;
; Total Medium Violations           ; 5                                   ;
; - Rule C104                       ; 2                                   ;
; - Rule C106                       ; 3                                   ;
; Total Information only Violations ; 383                                 ;
; - Rule T101                       ; 333                                 ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
;     Processor 3            ;   0.7%      ;
;     Processor 4            ;   0.6%      ;
;     Processor 5            ;   0.6%      ;
;     Processor 6            ;   0.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------+
; Option                                                                                                                                                               ; Setting      ; To                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------+
; Design Assistant mode                                                                                                                                                ; Post-Fitting ;                            ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25           ;                            ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30           ;                            ;
; Minimum number of node fan-out                                                                                                                                       ; 30           ;                            ;
; Maximum number of nodes to report                                                                                                                                    ; 50           ;                            ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On           ;                            ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On           ;                            ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On           ;                            ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On           ;                            ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On           ;                            ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On           ;                            ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On           ;                            ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On           ;                            ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On           ;                            ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On           ;                            ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On           ;                            ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On           ;                            ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On           ;                            ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On           ;                            ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On           ;                            ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On           ;                            ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On           ;                            ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On           ;                            ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On           ;                            ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On           ;                            ;
; Rule A108: Design should not contain latches                                                                                                                         ; On           ;                            ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On           ;                            ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On           ;                            ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On           ;                            ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On           ;                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On           ;                            ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On           ;                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On           ;                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; Off          ; resync_chains[1].sync_r[1] ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; Off          ; resync_chains[1].sync_r[0] ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; Off          ; resync_chains[0].sync_r[1] ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; Off          ; resync_chains[0].sync_r[0] ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                          ; Name                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule R103: External reset signal should be correctly synchronized                                                                  ; rst:rst_dds|a[0]                                                                                                                                                                                                ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u46|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe3                                                                                              ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe3                                                                                              ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u40|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe3                                                                                              ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe3                                                                                              ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u34|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe3                                                                                              ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u31|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe3                                                                                              ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u28|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe3                                                                                              ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_upg:auto_generated|pipeline_dffe[11]                                                                                  ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u22|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                             ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u19|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe15                                                                                             ;
; Rule R103: External reset signal should be correctly synchronized                                                                  ; rst:rst_dds0|a[0]                                                                                                                                                                                               ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u47|lpm_add_sub:u0|add_sub_upg:auto_generated|pipeline_dffe[6]                                                                                   ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u43|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                             ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u41|lpm_add_sub:u0|add_sub_upg:auto_generated|pipeline_dffe[15]                                                                                  ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_sxor_1p_lpm:u37|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                             ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u35|lpm_add_sub:u0|add_sub_upg:auto_generated|pipeline_dffe[15]                                                                                  ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u32|lpm_add_sub:u0|add_sub_upg:auto_generated|pipeline_dffe[14]                                                                                  ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u29|lpm_add_sub:u0|add_sub_upg:auto_generated|pipeline_dffe[14]                                                                                  ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_axor_1p_lpm:u26|lpm_add_sub:u0|add_sub_upg:auto_generated|pipeline_dffe[14]                                                                                  ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                             ;
;  Reset signal destination node(s) list                                                                                             ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16~DUPLICATE                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1                        ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; o1                                                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                   ; eth_1g_top:eth1|time_control:time1|frnt[0]                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2                        ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"      ; o2                                                                                                                                                                                                              ;
;  Destination node(s) from clock "pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                   ; eth_1g_top:eth2|time_control:time1|frnt[0]                                                                                                                                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3                        ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                        ; Block_write_spi:spi_PWRDN|data_out[4]                                                                                                                                                                           ;
;  Destination node(s) from clock "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; r_rst_adc2_align                                                                                                                                                                                                ;
;  Destination node(s) from clock "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; r_xA2_RESET_1V8                                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4                        ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                        ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready|r_reset ;
;  Destination node(s) from clock "pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"          ; Block_read_spi:spi_custom_phy_dac1|reg_out[5]                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5                        ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                        ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready|r_reset ;
;  Destination node(s) from clock "pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"          ; Block_read_spi:spi_custom_phy_dac2_D2|reg_out[5]                                                                                                                                                                ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6                        ;                                                                                                                                                                                                                 ;
;  Source node(s) from clock "pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0"                        ; Block_write_spi:spi_PWRDN|data_out[5]                                                                                                                                                                           ;
;  Destination node(s) from clock "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; r_xA1_RESET_1V8                                                                                                                                                                                                 ;
;  Destination node(s) from clock "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" ; r_rst_adc1_align                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                    ; Name                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C104: Clock signal source should drive only clock input ports                           ; pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                            ;
;  Clock ports destination node(s) list                                                        ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset                                                                   ;
;  Clock ports destination node(s) list                                                        ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[3]                                                                  ;
;  Clock ports destination node(s) list                                                        ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]~DUPLICATE                                                        ;
;  Clock ports destination node(s) list                                                        ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[0]                                                                  ;
;  Clock ports destination node(s) list                                                        ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[1]                                                                  ;
;  Clock ports destination node(s) list                                                        ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|count[2]                                                                  ;
;  Clock ports destination node(s) list                                                        ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset|r_reset                                                                  ;
;  Clock ports destination node(s) list                                                        ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[7]                                                                 ;
;  Clock ports destination node(s) list                                                        ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset|count[6]                                                                 ;
;  Clock ports destination node(s) list                                                        ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_analogreset|r_reset_stat                                                              ;
;  Non-clock ports destination node(s) list                                                    ; pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll                                                                                                                                                                                                                                         ;
;  Non-clock ports destination node(s) list                                                    ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll                                                                                                                                                                                                                                  ;
;  Non-clock ports destination node(s) list                                                    ; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll                                                                                                                                                                                                                                           ;
; Rule C104: Clock signal source should drive only clock input ports                           ; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                   ;
;  Clock ports destination node(s) list                                                        ; Block_read_spi:spi_custom_phy_dac1|flag.0001                                                                                                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                        ; Block_read_spi:spi_custom_phy_dac1|front_cs_spi[2]                                                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                        ; Block_read_spi:spi_custom_phy_dac1|front_cs_spi[1]                                                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                        ; Block_read_spi:spi_custom_phy_dac1|front_cs_spi[0]                                                                                                                                                                                                                                                        ;
;  Clock ports destination node(s) list                                                        ; rst:reset005|a[0]                                                                                                                                                                                                                                                                                         ;
;  Clock ports destination node(s) list                                                        ; rst:reset005|altshift_taps:a_rtl_0|shift_taps_0ou:auto_generated|altsyncram_tk91:altsyncram5|ram_block6a0~porta_address_reg3                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                        ; rst:reset005|altshift_taps:a_rtl_0|shift_taps_0ou:auto_generated|altsyncram_tk91:altsyncram5|ram_block6a2                                                                                                                                                                                                 ;
;  Clock ports destination node(s) list                                                        ; rst:reset005|altshift_taps:a_rtl_0|shift_taps_0ou:auto_generated|altsyncram_tk91:altsyncram5|ram_block6a0~porta_address_reg2                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                        ; rst:reset005|altshift_taps:a_rtl_0|shift_taps_0ou:auto_generated|altsyncram_tk91:altsyncram5|ram_block6a0~portb_address_reg0                                                                                                                                                                              ;
;  Clock ports destination node(s) list                                                        ; rst:reset005|altshift_taps:a_rtl_0|shift_taps_0ou:auto_generated|altsyncram_tk91:altsyncram5|ram_block6a0~portb_address_reg1                                                                                                                                                                              ;
;  Non-clock ports destination node(s) list                                                    ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys ;
;  Non-clock ports destination node(s) list                                                    ; custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys ;
;  Non-clock ports destination node(s) list                                                    ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys ;
;  Non-clock ports destination node(s) list                                                    ; custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges ; pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                            ;
;  Positive edge destination node(s) list                                                      ; eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_MAC0|flag_read                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                      ; eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_MAC0|flag_read                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi_v2:spi_error_dac2_D2|flag.0001                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi_v2:spi_error_dac2_D2|reg_out[16]                                                                                                                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi_v2:spi_error_dac1_D2|reg_out[16]                                                                                                                                                                                                                                                           ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi_v2:spi_error_dac1_D2|flag.0001                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                      ; eth_1g_top:eth1|Block_read_spi:spi_i2c_rd1|reg_out[24]                                                                                                                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                      ; eth_1g_top:eth1|Block_read_spi:spi_i2c_rd1|flag.0001                                                                                                                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                      ; eth_1g_top:eth1|Block_read_spi:spi_eth1|flag.0001                                                                                                                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                      ; eth_1g_top:eth1|Block_read_spi:spi_eth1|reg_out[32]                                                                                                                                                                                                                                                       ;
;  Negative edge destination node(s) list                                                      ; eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_MAC0|reg_o                                                                                                                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                      ; eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_MAC0|reg_o                                                                                                                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi_v2:spi_error_dac2_D2|reg_o                                                                                                                                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi_v2:spi_error_dac1_D2|reg_o                                                                                                                                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                      ; eth_1g_top:eth1|Block_read_spi:spi_i2c_rd1|reg_o                                                                                                                                                                                                                                                          ;
;  Negative edge destination node(s) list                                                      ; eth_1g_top:eth1|Block_read_spi:spi_eth1|reg_o                                                                                                                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi_v2:spi_error_dac1|reg_o                                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi_v2:spi_error_dac2|reg_o                                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                      ; eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_mem2|reg_o                                                                                                                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                      ; eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_mem1|reg_o                                                                                                                                                                                                                                                 ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi_v2:spi_custom_phy_reg4_adc2|flag.0001                                                                                                                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi_v2:spi_custom_phy_reg4_adc2|reg_out[64]                                                                                                                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|flag.0001                                                                                                                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi:spi_custom_phy_reg6_adc2|reg_out[24]                                                                                                                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi:spi_custom_phy_reg6_adc2|flag.0001                                                                                                                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi:spi_custom_phy_reg7_adc2|reg_out[24]                                                                                                                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi:spi_custom_phy_reg7_adc2|flag.0001                                                                                                                                                                                                                                                         ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|reg_out[64]                                                                                                                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi_v2:spi_error_adc1|flag.0001                                                                                                                                                                                                                                                                ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi_v2:spi_error_adc1|reg_out[16]                                                                                                                                                                                                                                                              ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi_v2:spi_custom_phy_reg4_adc2|reg_o                                                                                                                                                                                                                                                          ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|reg_o                                                                                                                                                                                                                                                          ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi:spi_custom_phy_reg6_adc2|reg_o                                                                                                                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi:spi_custom_phy_reg7_adc2|reg_o                                                                                                                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi_v2:spi_error_adc1|reg_o                                                                                                                                                                                                                                                                    ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi:spi_custom_phy_reg1_adc1|reg_o                                                                                                                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi_v2:spi_walign_adc1|reg_o                                                                                                                                                                                                                                                                   ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi_v2:spi_error_sysref_adc1|reg_o                                                                                                                                                                                                                                                             ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi_v2:spi_custom_phy_reg5_adc1|reg_o                                                                                                                                                                                                                                                          ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi_v2:spi_custom_phy_reg4_adc1|reg_o                                                                                                                                                                                                                                                          ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges ; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0                                                                                                                                                                                                                   ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi:spi_custom_phy_dac1|flag.0001                                                                                                                                                                                                                                                              ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi:spi_custom_phy_dac1|reg_out[8]                                                                                                                                                                                                                                                             ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi:spi_custom_phy_dac2_D2|reg_out[8]                                                                                                                                                                                                                                                          ;
;  Positive edge destination node(s) list                                                      ; Block_read_spi:spi_custom_phy_dac2_D2|flag.0001                                                                                                                                                                                                                                                           ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi:spi_custom_phy_dac1|reg_o                                                                                                                                                                                                                                                                  ;
;  Negative edge destination node(s) list                                                      ; Block_read_spi:spi_custom_phy_dac2_D2|reg_o                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                       ; 11760   ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 ; 2866    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|PCS_tx_reset                                                                                                                                                                                                                                                                      ; 106     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 810     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena                                                                                                                                                                                                             ; 297     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 728     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 167     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~0                                                                                                                                                                                    ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_reciver:udp_rcv1|FLAG_send                                                                                                                                                                                                                                                                                                                      ; 314     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_wren32                                                                                                                                                                                 ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 1517    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena                                                                                                                                                                                                             ; 483     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out                                                                                                           ; 340     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                           ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                            ; 75      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|reg_sel[4]                                                                                                                             ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi:spi_wr_adr_MAC0|data_out[4]                                                                                                                                                                                                                                                                                                         ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a2                                                                                                                                                                                                                                                           ; 677     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a0                                                                                                                                                                                                                                                           ; 81      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a1                                                                                                                                                                                                                                                           ; 679     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a3                                                                                                                                                                                                                                                           ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a4                                                                                                                                                                                                                                                           ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a5                                                                                                                                                                                                                                                           ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|reg_sel[2]                                                                                                                             ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi:spi_wr_adr_MAC0|data_out[2]                                                                                                                                                                                                                                                                                                         ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi:spi_wr_adr_MAC0|data_out[1]                                                                                                                                                                                                                                                                                                         ; 79      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_avalon_arbiter:avalon_arbiter|Equal1~0                                                                                                                                                                                                                                                                      ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_MAC0|data_in[1]~1                                                                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_avalon_arbiter:avalon_arbiter|waitrequest_sig                                                                                                                                                                                                                                                               ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi:spi_wr_adr_MAC0|data_out[3]                                                                                                                                                                                                                                                                                                         ; 112     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi:spi_wr_adr_MAC0|data_out[0]                                                                                                                                                                                                                                                                                                         ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_MAC0|data_out[23]~3                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer[15]~0                                                                                                                     ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer[15]~3                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer[15]~2                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_sw_reset_wire                                                                                                                                                                                                           ; 257     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 237     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always10~0                                                                                                                                                                                                                 ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~GND                                                                                                                                                                                                                                                                                                                                                                ; 818     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_type_ok_s[0]                                                                                                                                                   ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_reciver:udp_rcv1|always3~0                                                                                                                                                                                                                                                                                                                      ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_DATA                                                                                                                                                                      ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren                                                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|data_rdreq                                                                                                                                                                                ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_RST_CNT                                                                                                                                                                  ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stat_val~0                                                                                                                                        ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state.STM_TYPE_RST_CNT                                                                                                                                                                  ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|always11~0                                                                                                                                            ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~2                                                                                                                                                                                    ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_arbitr_3:ar1|FLAG_arp                                                                                                                                                                                                                                                                                                                           ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_arbitr_3:ar1|always0~3                                                                                                                                                                                                                                                                                                                          ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|crc_form:crc1|start_reg                                                                                                                                                                                                                                                                                                                             ; 116     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                                          ; 87      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_sender:udp1|step.0000000000000000                                                                                                                                                                                                                                                                                                               ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always4~0                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always3~1                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_arbitr_3:ar1|FLAG_udp1~DUPLICATE                                                                                                                                                                                                                                                                                                                ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_crc_mem3|flag_wr[0]                                                                                                                                                                                                                                                                                                      ; 139     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_crc_mem3|data_in[1]~1                                                                                                                                                                                                                                                                                                    ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|mk_to_udp_sender:udp_send2|step.0000000000000000                                                                                                                                                                                                                                                                                                    ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_crc_mem3|data_out[37]~2                                                                                                                                                                                                                                                                                                  ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|mk_to_udp_sender:udp_send2|sch[15]~0                                                                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_sender:udp1|sch[2]~0                                                                                                                                                                                                                                                                                                                            ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|rst_crc_z                                                                                                                                                                                                                                                                                                                                           ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|timer_rst_crc[28]~0                                                                                                                                                                                                                                                                                                                                 ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|rst_crc                                                                                                                                                                                                                                                                                                                                             ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|arp_sender:arp1|Checksum[8]~0                                                                                                                                                                                                                                                                                                                       ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|arp_sender:arp1|Equal0~0                                                                                                                                                                                                                                                                                                                            ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_reciver:udp_rcv1|reg_data_from_mem[6]~0                                                                                                                                                                                                                                                                                                         ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_IP_my|flag_wr[0]                                                                                                                                                                                                                                                                                                    ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_IP_my|data_in[1]~1                                                                                                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_IP_my|data_out[13]~2                                                                                                                                                                                                                                                                                                ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_reciver:udp_rcv1|reg_crc_icmp1[5]~0                                                                                                                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|crc_form:crc1|timer_delay[6]~7                                                                                                                                                                                                                                                                                                                      ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|crc_form:crc1|LessThan0~4                                                                                                                                                                                                                                                                                                                           ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|crc_form:crc1|n_fifo.00000001                                                                                                                                                                                                                                                                                                                       ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                                          ; 84      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|crc_form:crc1|sch[14]~0                                                                                                                                                                                                                                                                                                                             ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_MAC_my|flag_wr[0]                                                                                                                                                                                                                                                                                                   ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_MAC_my|data_in[1]~1                                                                                                                                                                                                                                                                                                 ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_MAC_my|data_out[2]~3                                                                                                                                                                                                                                                                                                ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_reciver:udp_rcv1|FLAG_UDP_to_MEM                                                                                                                                                                                                                                                                                                                ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_PORT_my|flag_wr[0]                                                                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_PORT_my|data_in[1]~1                                                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_PORT_my|data_out[15]~3                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_reciver:udp_rcv1|reg_source_mac[16]~1                                                                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_reciver:udp_rcv1|Equal7~0                                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|mk_to_udp_sender:udp_send2|data_reg[9]~1                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_mem3|data_in[1]~0                                                                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_mem3|data_out[31]~3                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|mk_to_udp_sender:udp_send2|Temp2_udp_checksum[0]~0                                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|crc_form:crc1|q_ram_reg[0]~1                                                                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                     ; 76      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_sender:udp1|Temp2_udp_checksum[15]~0                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|time_control:time1|accum[3]~0                                                                                                                                                                                                                                                                                                                       ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|time_control:time1|always2~0                                                                                                                                                                                                                                                                                                                        ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|time_control:time1|Equal1~7                                                                                                                                                                                                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|time_control:time1|sch[31]~0                                                                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|crc_form:crc1|crc_buf_reg[27]~0                                                                                                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|crc_form:crc1|crc_temp[12]~2                                                                                                                                                                                                                                                                                                                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|arp_sender:arp1|data_reg[0]~15                                                                                                                                                                                                                                                                                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_reciver:udp_rcv1|reg_source_mac[0]~0                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|arp_sender:arp1|temp_Header_crc[0]~0                                                                                                                                                                                                                                                                                                                ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|arp_sender:arp1|cc_x[0]~1                                                                                                                                                                                                                                                                                                                           ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_reciver:udp_rcv1|reg_crc_icmp2[8]~0                                                                                                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|udp_reciver:udp_rcv1|reg_crc_icmp1[27]~3                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|sop[4]                                                                                                                                                             ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always14~0                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|altera_tse_false_path_marker:U_FALSE_PATH_AN_ABILITY_IN|data_out_reg[0]~1                                                            ; 73      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 ; 2864    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|PCS_tx_reset                                                                                                                                                                                                                                                                      ; 103     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out                                                                                                           ; 334     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_avalon_arbiter:avalon_arbiter|waitrequest_sig                                                                                                                                                                                                                                                               ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 724     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_MAC0|data_in[1]~1                                                                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi:spi_wr_adr_MAC0|data_out[4]                                                                                                                                                                                                                                                                                                         ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_avalon_arbiter:avalon_arbiter|Equal1~0                                                                                                                                                                                                                                                                      ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 1519    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi:spi_wr_adr_MAC0|data_out[2]                                                                                                                                                                                                                                                                                                         ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi:spi_wr_adr_MAC0|data_out[1]                                                                                                                                                                                                                                                                                                         ; 78      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi:spi_wr_adr_MAC0|data_out[3]                                                                                                                                                                                                                                                                                                         ; 112     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi:spi_wr_adr_MAC0|data_out[0]                                                                                                                                                                                                                                                                                                         ; 97      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_MAC0|data_out[4]~3                                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|reg_sel[2]                                                                                                                             ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|reg_sel[4]                                                                                                                             ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]                            ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_top_autoneg:U_AUTONEG|link_timer[9]~0                                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 815     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena                                                                                                                                                                                                             ; 304     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 165     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|arp_sender:arp1|Checksum[8]~0                                                                                                                                                                                                                                                                                                                       ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_reciver:udp_rcv1|FLAG_send                                                                                                                                                                                                                                                                                                                      ; 315     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_reciver:udp_rcv1|always3~0                                                                                                                                                                                                                                                                                                                      ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_DATA                                                                                                                                                                      ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 241     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_wren32                                                                                                                                                                                 ; 60      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena                                                                                                                                                                                                             ; 486     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state.STM_TYPE_RST_CNT                                                                                                                                                                  ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_type_ok_s[0]                                                                                                                                                   ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always10~0                                                                                                                                                                                                                 ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|data_rdreq                                                                                                                                                                                ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|always11~0                                                                                                                                            ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~2                                                                                                                                                                                    ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always4~0                                                                                                                                                                                 ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always3~1                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_arbitr_3:ar1|FLAG_arp                                                                                                                                                                                                                                                                                                                           ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_arbitr_3:ar1|always0~3                                                                                                                                                                                                                                                                                                                          ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_crc_mem3|flag_wr[0]                                                                                                                                                                                                                                                                                                      ; 149     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_crc_mem3|data_in[1]~1                                                                                                                                                                                                                                                                                                    ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_arbitr_3:ar1|FLAG_udp1~DUPLICATE                                                                                                                                                                                                                                                                                                                ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|crc_form:crc1|start_reg                                                                                                                                                                                                                                                                                                                             ; 108     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                                          ; 92      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|rst_crc_z                                                                                                                                                                                                                                                                                                                                           ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|timer_rst_crc[30]~0                                                                                                                                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|rst_crc                                                                                                                                                                                                                                                                                                                                             ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_reciver:udp_rcv1|reg_data_from_mem[6]~0                                                                                                                                                                                                                                                                                                         ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_IP_my|flag_wr[0]                                                                                                                                                                                                                                                                                                    ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_IP_my|data_in[1]~0                                                                                                                                                                                                                                                                                                  ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_IP_my|data_out[3]~2                                                                                                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_reciver:udp_rcv1|reg_crc_icmp1[11]~0                                                                                                                                                                                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|arp_sender:arp1|Equal0~0                                                                                                                                                                                                                                                                                                                            ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                                          ; 82      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|crc_form:crc1|n_fifo.00000001                                                                                                                                                                                                                                                                                                                       ; 74      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|crc_form:crc1|LessThan0~3                                                                                                                                                                                                                                                                                                                           ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|crc_form:crc1|timer_delay[6]~7                                                                                                                                                                                                                                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_sender:udp1|step.0000000000000000                                                                                                                                                                                                                                                                                                               ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_sender:udp1|sch[0]~0                                                                                                                                                                                                                                                                                                                            ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|crc_form:crc1|sch[2]~0                                                                                                                                                                                                                                                                                                                              ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|mk_to_udp_sender:udp_send2|step.0000000000000000                                                                                                                                                                                                                                                                                                    ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_crc_mem3|data_out[33]~2                                                                                                                                                                                                                                                                                                  ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|mk_to_udp_sender:udp_send2|sch[2]~0                                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|crc_form:crc1|q_ram_reg[0]~2                                                                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_PORT_my|flag_wr[0]                                                                                                                                                                                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_PORT_my|data_in[1]~1                                                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_PORT_my|data_out[29]~3                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|time_control:time1|accum[18]~0                                                                                                                                                                                                                                                                                                                      ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|time_control:time1|always2~0                                                                                                                                                                                                                                                                                                                        ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|time_control:time1|Equal1~7                                                                                                                                                                                                                                                                                                                         ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|time_control:time1|sch[31]~0                                                                                                                                                                                                                                                                                                                        ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_sender:udp1|Temp2_udp_checksum[15]~0                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|crc_form:crc1|crc_buf_reg[23]~1                                                                                                                                                                                                                                                                                                                     ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|crc_form:crc1|crc_temp[17]~2                                                                                                                                                                                                                                                                                                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_MAC_my|flag_wr[0]                                                                                                                                                                                                                                                                                                   ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_MAC_my|data_in[1]~1                                                                                                                                                                                                                                                                                                 ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_MAC_my|data_out[16]~3                                                                                                                                                                                                                                                                                               ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_reciver:udp_rcv1|FLAG_UDP_to_MEM                                                                                                                                                                                                                                                                                                                ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_reciver:udp_rcv1|reg_source_mac[16]~1                                                                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_reciver:udp_rcv1|Equal7~0                                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|arp_sender:arp1|data_reg[0]~15                                                                                                                                                                                                                                                                                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_reciver:udp_rcv1|reg_source_mac[0]~0                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|arp_sender:arp1|temp_Header_crc[0]~0                                                                                                                                                                                                                                                                                                                ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|arp_sender:arp1|cc_x[0]~1                                                                                                                                                                                                                                                                                                                           ; 69      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_reciver:udp_rcv1|reg_crc_icmp2[8]~0                                                                                                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|udp_reciver:udp_rcv1|reg_crc_icmp1[28]~3                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|mk_to_udp_sender:udp_send2|Temp2_udp_checksum[0]~0                                                                                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_mem3|data_in[1]~0                                                                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_data_mem3|data_out[20]~3                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|mk_to_udp_sender:udp_send2|data_reg[11]~1                                                                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|sop[4]                                                                                                                                                             ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_sw_reset_wire                                                                                                                                                                                                           ; 259     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_RST_CNT                                                                                                                                                                  ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_stat_val~0                                                                                                                                        ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always14~0                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Equal1~7                                                                                                                                                                                                                                                                                                                                                            ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                     ; 2345    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; adc2_jesd_rcv:adc2|adc2_align:al1|step~32                                                                                                                                                                                                                                                                                                                           ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; r_rst_adc2_align                                                                                                                                                                                                                                                                                                                                                    ; 125     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; adc2_jesd_rcv:adc2|adc2_align:al2|step~32                                                                                                                                                                                                                                                                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_MAC0|reg_out[2]~0                                                                                                                                                                                                                                                                                                    ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always0~2                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_valid                                                                                                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_ready~0                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[31]~0                                                                                                                                                                                                ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_valid                                                                                                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_ready~0                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherstatsoctets_reg_clk[5]~0                                                                                                                                                                                              ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|sw_cnt_reset_wire                                                                                                                                                                                                          ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_valid                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_ready~0                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_valid                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_ready~0                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_valid                                                                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_ready~0                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|sop_reg[3]                                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|stat_cnt[12]~0                                                                                                                                                                          ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_MAC0|always3~0                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                              ; 5831    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_v2:spi_i2c_upr1|flag_wr[1]                                                                                                                                                                                                                                                                                                          ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_v2:spi_i2c_upr1|data_in[1]~1                                                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|i2c_master_v2:i2c_1|scl_pos                                                                                                                                                                                                                                                                                                                         ; 63      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|i2c_master_v2:i2c_1|scl_neg                                                                                                                                                                                                                                                                                                                         ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_write_spi_v2:spi_i2c_upr1|data_out[25]~2                                                                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_read_spi:spi_eth1|reg_out[29]~0                                                                                                                                                                                                                                                                                                               ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_read_spi:spi_eth1|reg_out[29]~4                                                                                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset002|altshift_taps:a_rtl_0|shift_taps_2ou:auto_generated|altsyncram_0l91:altsyncram5|ram_block6a0                                                                                                                                                                                                                                                           ; 287     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset002|altshift_taps:a_rtl_0|shift_taps_2ou:auto_generated|altsyncram_0l91:altsyncram5|ram_block6a1                                                                                                                                                                                                                                                           ; 290     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg4_adc2|Equal0~0                                                                                                                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg4_adc2|reg_out~3                                                                                                                                                                                                                                                                                                                ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|flag.0001                                                                                                                                                                                                                                                                                                                ; 135     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|Equal0~0                                                                                                                                                                                                                                                                                                                 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|reg_out~2                                                                                                                                                                                                                                                                                                                ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_mem1|reg_out[26]~1                                                                                                                                                                                                                                                                                                   ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_mem1|always3~0                                                                                                                                                                                                                                                                                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_MAC0|reg_out[27]~0                                                                                                                                                                                                                                                                                                   ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_valid                                                                                                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_ready~0                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always0~2                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_valid                                                                                                                                                                               ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_ready~0                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[24]~0                                                                                                                                                                                                ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_valid                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_ready~0                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherstatsoctets_reg_clk[7]~0                                                                                                                                                                                              ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|sw_cnt_reset_wire                                                                                                                                                                                                          ; 49      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_valid                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_ready~0                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_valid                                                                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_ready~0                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|stat_cnt[8]~0                                                                                                                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_MAC0|always3~0                                                                                                                                                                                                                                                                                                       ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_mem2|reg_out[28]~3                                                                                                                                                                                                                                                                                                   ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_read_spi_mac:spi_rd_data_mem2|always3~0                                                                                                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; r_rst_adc1_align                                                                                                                                                                                                                                                                                                                                                    ; 128     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; adc1_jesd_rcv:adc1|adc1_align:al1|step~32                                                                                                                                                                                                                                                                                                                           ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; adc1_jesd_rcv:adc1|adc1_align:al2|step~32                                                                                                                                                                                                                                                                                                                           ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_custom_phy_reg1_adc1|Equal0~0                                                                                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_custom_phy_reg1_adc1|reg_out~2                                                                                                                                                                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg5_adc1|flag.0001                                                                                                                                                                                                                                                                                                                ; 141     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg5_adc1|Equal0~0                                                                                                                                                                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg5_adc1|reg_out~3                                                                                                                                                                                                                                                                                                                ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg4_adc1|Equal0~0                                                                                                                                                                                                                                                                                                                 ; 66      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_custom_phy_reg4_adc1|reg_out~3                                                                                                                                                                                                                                                                                                                ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_error_adc2|flag.0001                                                                                                                                                                                                                                                                                                                          ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; error_sch:block_error_adc2|sch_reg[3]~0                                                                                                                                                                                                                                                                                                                             ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi_v2:spi_error_sysref_adc2|flag.0001                                                                                                                                                                                                                                                                                                                   ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; error_sch:block_error_sysref_adc2|sch_reg[3]~0                                                                                                                                                                                                                                                                                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_custom_phy_reg1_adc2|Equal0~0                                                                                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_custom_phy_reg1_adc2|reg_out~2                                                                                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_read_spi_mac:spi_rd_stat_mem1|reg_out[41]~1                                                                                                                                                                                                                                                                                                   ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_read_spi_mac:spi_rd_stat_mem1|always3~0                                                                                                                                                                                                                                                                                                       ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_mem1|reg_out[5]~1                                                                                                                                                                                                                                                                                                    ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_mem1|always3~0                                                                                                                                                                                                                                                                                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_mem2|reg_out[22]~3                                                                                                                                                                                                                                                                                                   ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_read_spi_mac:spi_rd_data_mem2|always3~0                                                                                                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_test|Equal0~0                                                                                                                                                                                                                                                                                                                                    ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_test|reg_out[8]~1                                                                                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_TEST_rd|Equal0~0                                                                                                                                                                                                                                                                                                                                 ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_read_spi:spi_TEST_rd|reg_out~1                                                                                                                                                                                                                                                                                                                                ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_write_spi:spi_TEST_wr|data_out[0]~2                                                                                                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_write_spi:spi_TEST_wr|data_in[0]~1                                                                                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_read_spi_mac:spi_rd_stat_mem1|reg_out[20]~1                                                                                                                                                                                                                                                                                                   ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth1|Block_read_spi_mac:spi_rd_stat_mem1|always3~0                                                                                                                                                                                                                                                                                                       ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sdram_cntr:SDRAM_CNTR0|Selector0~0                                                                                                                                                                                                                                                                                                                                  ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_read_spi:spi_eth1|reg_out[8]~2                                                                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_read_spi:spi_eth1|reg_out[8]~0                                                                                                                                                                                                                                                                                                                ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|i2c_master_v2:i2c_1|scl_neg                                                                                                                                                                                                                                                                                                                         ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|i2c_master_v2:i2c_1|scl_pos                                                                                                                                                                                                                                                                                                                         ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_v2:spi_i2c_upr1|flag_wr[1]                                                                                                                                                                                                                                                                                                          ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_v2:spi_i2c_upr1|data_in[1]~1                                                                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; eth_1g_top:eth2|Block_write_spi_v2:spi_i2c_upr1|data_out[31]~2                                                                                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; reset_long:rst_mk|sch[18]~0                                                                                                                                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; comb~0                                                                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sync_align_ila:sa_ila_D2|always2~11                                                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:rst_dds|a[0]                                                                                                                                                                                                                                                                                                                                                    ; 2590    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                                                                                                                                                                                 ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                                                                                                                                                                                  ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_write_spi:spi_wr_DDS|data_out[33]~1                                                                                                                                                                                                                                                                                                                           ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:reset003|a[0]                                                                                                                                                                                                                                                                                                                                                   ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; Block_write_spi:spi_wr_DDS|data_in[0]~1                                                                                                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                                                                                                                                                                                  ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u6|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                                                                                                                                                                                  ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                                                                                                                                                                                 ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u18|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                                                                                                                                                                                 ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                                                                                                                                                                                 ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cord_seg_sel:css|seg_rot[1]                                                                                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_1|DDS_48_v1_nco_ii_0:nco_ii_0|cord_seg_sel:css|seg_rot[0]                                                                                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sync_align_ila:sa_ila_D2|data_reg[1]~8                                                                                                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; rst:rst_dds0|a[0]                                                                                                                                                                                                                                                                                                                                                   ; 2626    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u24|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u21|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16~DUPLICATE                                                                                                                                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u12|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16~DUPLICATE                                                                                                                                                                                                                                       ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u3|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                                                                                                                                                                                  ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u9|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                                                                                                                                                                                  ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u15|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                                                                                                                                                                                 ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u27|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cordic_zxor_1p_lpm:u30|lpm_add_sub:u0|add_sub_hdg:auto_generated|dffe16                                                                                                                                                                                                                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; DDS_48_v1:dds_0|DDS_48_v1_nco_ii_0:nco_ii_0|cord_seg_sel:css|seg_rot[0]                                                                                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sync_align_ila:sa_ila|always2~11                                                                                                                                                                                                                                                                                                                                    ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sync_align_ila:sa_ila|data_reg[6]~8                                                                                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                       ; 11760   ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                              ; 5831    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 ; 2866    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 ; 2864    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst:rst_dds0|a[0]                                                                                                                                                                                                                                                                                                                                                   ; 2626    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst:rst_dds|a[0]                                                                                                                                                                                                                                                                                                                                                    ; 2590    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                     ; 2345    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 1519    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 1517    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; ~GND                                                                                                                                                                                                                                                                                                                                                                ; 818     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 815     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 810     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 728     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 724     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a1                                                                                                                                                                                                                                                           ; 679     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a2                                                                                                                                                                                                                                                           ; 677     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena                                                                                                                                                                                                             ; 486     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena                                                                                                                                                                                                             ; 483     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out                                                                                                           ; 340     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out                                                                                                           ; 334     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|udp_reciver:udp_rcv1|FLAG_send                                                                                                                                                                                                                                                                                                                      ; 315     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|udp_reciver:udp_rcv1|FLAG_send                                                                                                                                                                                                                                                                                                                      ; 314     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena                                                                                                                                                                                                             ; 304     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena                                                                                                                                                                                                             ; 297     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst:reset002|altshift_taps:a_rtl_0|shift_taps_2ou:auto_generated|altsyncram_0l91:altsyncram5|ram_block6a1                                                                                                                                                                                                                                                           ; 290     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst:reset002|altshift_taps:a_rtl_0|shift_taps_2ou:auto_generated|altsyncram_0l91:altsyncram5|ram_block6a0                                                                                                                                                                                                                                                           ; 287     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_sw_reset_wire                                                                                                                                                                                                           ; 259     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_sw_reset_wire                                                                                                                                                                                                           ; 257     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 241     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 237     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 167     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                                            ; 165     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|Block_write_spi_mac:spi_wr_crc_mem3|flag_wr[0]                                                                                                                                                                                                                                                                                                      ; 149     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_custom_phy_reg5_adc1|flag.0001                                                                                                                                                                                                                                                                                                                ; 141     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|Block_write_spi_mac:spi_wr_crc_mem3|flag_wr[0]                                                                                                                                                                                                                                                                                                      ; 139     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; Block_read_spi_v2:spi_custom_phy_reg5_adc2|flag.0001                                                                                                                                                                                                                                                                                                                ; 135     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; r_rst_adc1_align                                                                                                                                                                                                                                                                                                                                                    ; 128     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; r_rst_adc2_align                                                                                                                                                                                                                                                                                                                                                    ; 125     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|crc_form:crc1|start_reg                                                                                                                                                                                                                                                                                                                             ; 116     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|Block_write_spi:spi_wr_adr_MAC0|data_out[3]                                                                                                                                                                                                                                                                                                         ; 112     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|Block_write_spi:spi_wr_adr_MAC0|data_out[3]                                                                                                                                                                                                                                                                                                         ; 112     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|crc_form:crc1|start_reg                                                                                                                                                                                                                                                                                                                             ; 108     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|PCS_tx_reset                                                                                                                                                                                                                                                                      ; 106     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|PCS_tx_reset                                                                                                                                                                                                                                                                      ; 103     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_DATA                                                                                                                                                                      ; 98      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|state.LOC_STATE_DATA                                                                                                                                                                      ; 98      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a5                                                                                                                                                                                                                                                           ; 98      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|Block_write_spi:spi_wr_adr_MAC0|data_out[0]                                                                                                                                                                                                                                                                                                         ; 97      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth1|Block_write_spi:spi_wr_adr_MAC0|data_out[0]                                                                                                                                                                                                                                                                                                         ; 97      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                                                                                                                                                                                                                          ; 92      ;
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Feb 21 10:00:45 2020
Info: Command: quartus_drc arria5_tst1 -c arria5_tst1
Warning (125092): Tcl Script File BUFIN24.qip not found
    Info (125063): set_global_assignment -name QIP_FILE BUFIN24.qip
Warning (125092): Tcl Script File pll96/pll96_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96
Warning (125092): Tcl Script File pll125/pll125_0002.qip not found
    Info (125063): set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125
Warning (125092): Tcl Script File r.qip not found
    Info (125063): set_global_assignment -name QIP_FILE r.qip
Warning (20013): Ignored 15 assignments for entity "PHY_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored
Warning (20013): Ignored 30 assignments for entity "alt_xcvr_reconfig" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "cic" -- entity does not exist in design
Warning (20013): Ignored 59 assignments for entity "cic_cic_ii_0" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "custom_phy" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored
Warning (20013): Ignored 19 assignments for entity "dds" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "dds_nco_ii_0" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "eth1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored
Warning (20013): Ignored 16 assignments for entity "fir" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored
Warning (20013): Ignored 71 assignments for entity "fir_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "fir_v2" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored
Warning (20013): Ignored 71 assignments for entity "fir_v2_0002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "nco_test" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "nco_test_nco_ii_0" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "phy_reconfig" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored
Warning (20013): Ignored 15 assignments for entity "phy_rst" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored
Warning (20013): Ignored 16 assignments for entity "pll100" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored
Warning (20013): Ignored 318 assignments for entity "pll100_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll125" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored
Warning (20013): Ignored 318 assignments for entity "pll125_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll240_120" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored
Warning (20013): Ignored 318 assignments for entity "pll240_120_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll96" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored
Warning (20013): Ignored 318 assignments for entity "pll96_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_120_120_96_96_96" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored
Warning (20013): Ignored 318 assignments for entity "pll_120_120_96_96_96_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_125" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored
Warning (20013): Ignored 16 assignments for entity "pll_125_120_96_96_96_v1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored
Warning (20013): Ignored 317 assignments for entity "pll_125_120_96_96_96_v1_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_240_120" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored
Warning (20013): Ignored 16 assignments for entity "pll_96" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored
Warning (20013): Ignored 16 assignments for entity "pll_delay1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored
Warning (20013): Ignored 318 assignments for entity "pll_delay1_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_gigtrans" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored
Warning (20013): Ignored 318 assignments for entity "pll_gigtrans_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_v040219_1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored
Warning (20013): Ignored 317 assignments for entity "pll_v040219_1_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll_v070319" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored
Warning (20013): Ignored 317 assignments for entity "pll_v070319_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "reconfig_phy1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_csr_common
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_pll_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_is_locked*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_common*csr_rx_signaldetect*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity alt_xcvr_csr_pcs8g
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_rx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*sync_tx_*[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_csr_pcs8g*csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity csr_indexed_read_only_reg
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
        Info (332166): set regs [get_registers -nowarn *csr_indexed_read_only_reg*sreg[2]*]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity dcfifo_7hq1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe3|dffe4a* 
Warning (332173): Ignored filter: *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332048): Ignored set_false_path: Argument <from> is not an object ID
Info (332104): Reading SDC File: 'arria5_tst1.sdc'
Warning (332174): Ignored filter at arria5_tst1.sdc(142): pll_96_dac1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 142
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(142): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 142
    Info (332050): create_generated_clock -name {pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0]} -source [get_pins {pll_96_dac1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco1ph[0]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 5 -master_clock {pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0} [get_pins {pll_96_dac1|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 142
Warning (332174): Ignored filter at arria5_tst1.sdc(143): pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0] could not be matched with a pin File: F:/project_072_z/arria5_tst1.sdc Line: 143
Warning (332049): Ignored create_generated_clock at arria5_tst1.sdc(143): Argument -source is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 143
    Info (332050): create_generated_clock -name {pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0]} -source [get_pins {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]}] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock {pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0} [get_pins {pll_125_eth0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]  File: F:/project_072_z/arria5_tst1.sdc Line: 143
Warning (332174): Ignored filter at arria5_tst1.sdc(197): *delayed_wrptr_g* could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 197
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(197): Argument <from> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 197
    Info (332050): set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_ue9:dffpipe3|dffe4a*}] File: F:/project_072_z/arria5_tst1.sdc Line: 197
Warning (332174): Ignored filter at arria5_tst1.sdc(198): Block_read_spi:spi_custom_phy_dac2_D2|reg_out[1] could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 198
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(198): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 198
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila_D2|datak_reg[1]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac2_D2|reg_out[1]}] File: F:/project_072_z/arria5_tst1.sdc Line: 198
Warning (332174): Ignored filter at arria5_tst1.sdc(199): Block_read_spi:spi_custom_phy_dac2_D2|reg_out[3] could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 199
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(199): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 199
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila_D2|datak_reg[3]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac2_D2|reg_out[3]}] File: F:/project_072_z/arria5_tst1.sdc Line: 199
Warning (332174): Ignored filter at arria5_tst1.sdc(201): Block_read_spi:spi_custom_phy_dac2_D2|reg_out[2] could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 201
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(201): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 201
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila_D2|datak_reg[0]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac2_D2|reg_out[2]}] File: F:/project_072_z/arria5_tst1.sdc Line: 201
Warning (332174): Ignored filter at arria5_tst1.sdc(202): Block_read_spi:spi_custom_phy_dac2_D2|reg_out[0] could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 202
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(202): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 202
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila_D2|datak_reg[0]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac2_D2|reg_out[0]}] File: F:/project_072_z/arria5_tst1.sdc Line: 202
Warning (332174): Ignored filter at arria5_tst1.sdc(203): Block_read_spi:spi_custom_phy_dac1|reg_out[0] could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 203
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(203): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 203
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila|datak_reg[0]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac1|reg_out[0]}] File: F:/project_072_z/arria5_tst1.sdc Line: 203
Warning (332174): Ignored filter at arria5_tst1.sdc(204): Block_read_spi:spi_custom_phy_dac1|reg_out[2] could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 204
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(204): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 204
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila|datak_reg[0]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac1|reg_out[2]}] File: F:/project_072_z/arria5_tst1.sdc Line: 204
Warning (332174): Ignored filter at arria5_tst1.sdc(205): Block_read_spi:spi_custom_phy_dac1|reg_out[3] could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 205
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(205): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 205
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila|datak_reg[3]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac1|reg_out[3]}] File: F:/project_072_z/arria5_tst1.sdc Line: 205
Warning (332174): Ignored filter at arria5_tst1.sdc(206): Block_read_spi:spi_custom_phy_dac1|reg_out[1] could not be matched with a keeper File: F:/project_072_z/arria5_tst1.sdc Line: 206
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(206): Argument <to> is an empty collection File: F:/project_072_z/arria5_tst1.sdc Line: 206
    Info (332050): set_false_path -from [get_keepers {sync_align_ila:sa_ila|datak_reg[1]}] -to [get_keepers {Block_read_spi:spi_custom_phy_dac1|reg_out[1]}] File: F:/project_072_z/arria5_tst1.sdc Line: 206
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7]~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_1} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4]~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_0} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[3]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[0]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[3]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[1]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[0]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[4]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[7]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[8]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[6]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[9]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[7]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[2]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[8]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[9]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[6]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|delayed_wrptr_g[5]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth2|clr_fifo_125_0} -to {eth_1g_top:eth2|fifo_to_125:fifo_to_125_0|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[2]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[1]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[4]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[1]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|sub_parity10a[0]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|wrptr_g[5]} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|parity9} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a1} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a4} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a9~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a3~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a6} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a7~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a8} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2~DUPLICATE could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a2~DUPLICATE} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a5} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332174): Ignored filter at arria5_tst1.sdc(228): eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0 could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/project_072_z/arria5_tst1.sdc Line: 228
Warning (332049): Ignored set_false_path at arria5_tst1.sdc(228): Argument <to> is not an object ID File: F:/project_072_z/arria5_tst1.sdc Line: 228
    Info (332050): set_false_path -from {eth_1g_top:eth1|clr_fifo_125_1} -to {eth_1g_top:eth1|fifo_to_125:fifo_to_125_1|dcfifo:dcfifo_component|dcfifo_7hq1:auto_generated|a_graycounter_l6c:wrptr_g1p|counter8a0} File: F:/project_072_z/arria5_tst1.sdc Line: 228
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SDC1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: 'phy_reconfig/av_xcvr_reconfig.sdc'
Warning (332174): Ignored filter at av_xcvr_reconfig.sdc(42): *|basic|a5|reg_init[0]|clk could not be matched with a pin File: F:/project_072_z/phy_reconfig/av_xcvr_reconfig.sdc Line: 42
Info (332104): Reading SDC File: 'phy_reconfig/altera_reset_controller.sdc'
Critical Warning (332012): Synopsys Design Constraints File file not found: 'arria_5_072.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: 'reconfig_phy1/av_xcvr_reconfig.sdc'
Info (332104): Reading SDC File: 'reconfig_phy1/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'eth1/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'eth1/altera_eth_tse_pcs_pma_phyip.sdc'
Info (332104): Reading SDC File: 'eth1/altera_eth_tse_mac.sdc'
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0] was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|refclk
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.cpulse_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.hclk_from_cgb Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[0] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[1] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.pclk_from_cgb[2] Reason: Clock derived from ignored clock: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_plls:gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|outclk[0].  Clock assignment is being ignored.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.wire_refclk_to_cdr was not created.
    Warning (332034): Specified master clock: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|outclk_wire[0] not found on or feeding the specified source node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|ffplloutbot
Warning (332086): Ignoring clock spec: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Warning (332086): Ignoring clock spec: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk Reason: Clock derived from ignored clock: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.lfclk_from_cgb.  Clock assignment is being ignored.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc1_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|rcvdclkpma  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA360
    Info (332098): Cell: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): From: adc2_phy|custom_phy_4line_inst|A5|transceiver_core|gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[2].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_INTCLK1  to: custom_phy_4line:adc2_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[3].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA370
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK0  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA141
    Info (332098): From: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1  to: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|clkout
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_INTCLK1
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[1].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA158
    Info (332098): Cell: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): Cell: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|pldrxclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA19
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|coreclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA21
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA158
    Info (332098): Cell: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_rx_pld_pcs_interface|wys  from: pld8gpldrxclk  to: pcs8gpldrxclk
    Info (332098): Cell: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: clockinfrom8gpcs  to: pld8gtxclkout
    Info (332098): Cell: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pld_pcs_interface|wys  from: pld8gpldtxclk  to: pcs8gpldtxclk
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: pll240_120_ADC1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll240_120_ADC1|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_125_eth0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_125_eth0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
    Info (332098): From: pll_1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): From: pll_96_dac1|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin  to: pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLLFBCLKID
    Info (332098): Cell: pll_96_dac1|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac1|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[1].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: dac2|custom_phy_dac_inst|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_tx_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 10.416
    Warning (332056): Node: eth1|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: eth2|eth_full1_inst|i_custom_phyip_0|A5|transceiver_core|gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
Critical Warning (308025): (High) Rule R103: External reset signal should be correctly synchronized. Found 2 node(s) related to this rule.
    Critical Warning (308012): Node  "rst:rst_dds|a[0]" File: F:/project_072_z/tst_rst_modul.v Line: 38
    Critical Warning (308012): Node  "rst:rst_dds0|a[0]" File: F:/project_072_z/tst_rst_modul.v Line: 38
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 6 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "o1" File: F:/project_072_z/arria5_tst1.v Line: 2388
    Critical Warning (308012): Node  "o2" File: F:/project_072_z/arria5_tst1.v Line: 2389
    Critical Warning (308012): Node  "Block_write_spi:spi_PWRDN|data_out[4]" File: F:/project_072_z/block_write_spi.v Line: 59
    Critical Warning (308012): Node  "custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready|r_reset" File: F:/project_072_z/custom_phy_dac/alt_xcvr_reset_counter.sv Line: 71
    Critical Warning (308012): Node  "custom_phy_dac:dac2|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|altera_xcvr_reset_control:gen_embedded_reset.reset_controller|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready|r_reset" File: F:/project_072_z/custom_phy_dac/alt_xcvr_reset_counter.sv Line: 71
    Critical Warning (308012): Node  "Block_write_spi:spi_PWRDN|data_out[5]" File: F:/project_072_z/block_write_spi.v Line: 59
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 2 nodes related to this rule.
    Warning (308010): Node  "pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Warning (308010): Node  "pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (308022): (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 3 node(s) related to this rule.
    Warning (308010): Node  "pll_0002:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Warning (308010): Node  "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Warning (308010): Node  "pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 333 node(s) with highest fan-out.
    Info (308011): Node  "pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 413
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0" File: F:/project_072_z/eth1/av_hssi_tx_pld_pcs_interface_rbc.sv Line: 69
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|PCS_tx_reset" File: F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.v Line: 121
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena" File: F:/project_072_z/eth1/altera_tse_clk_cntl.v Line: 64
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~0"
    Info (308011): Node  "eth_1g_top:eth1|udp_reciver:udp_rcv1|FLAG_send" File: F:/project_072_z/udp_reciver.v Line: 240
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_wren32" File: F:/project_072_z/eth1/altera_tse_rx_min_ff.v Line: 154
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena" File: F:/project_072_z/eth1/altera_tse_clk_cntl.v Line: 63
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_reset_synchronizer:ch_0_reset_sync_0|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_top_pcs_strx_gx:U_PCS|altera_tse_rx_encapsulation_strx_gx:U_RCAPS|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]" File: F:/project_072_z/eth1/altera_std_synchronizer_nocut.v Line: 167
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|reg_sel[4]" File: F:/project_072_z/eth1/altera_tse_pcs_host_control.v Line: 196
    Info (308011): Node  "eth_1g_top:eth1|Block_write_spi:spi_wr_adr_MAC0|data_out[4]" File: F:/project_072_z/block_write_spi.v Line: 59
    Info (308011): Node  "rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a2" File: F:/project_072_z/db/altsyncram_bl91.tdf Line: 100
    Info (308011): Node  "rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a0" File: F:/project_072_z/db/altsyncram_bl91.tdf Line: 40
    Info (308011): Node  "rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a1" File: F:/project_072_z/db/altsyncram_bl91.tdf Line: 70
    Info (308011): Node  "rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a3" File: F:/project_072_z/db/altsyncram_bl91.tdf Line: 130
    Info (308011): Node  "rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a4" File: F:/project_072_z/db/altsyncram_bl91.tdf Line: 160
    Info (308011): Node  "rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a5" File: F:/project_072_z/db/altsyncram_bl91.tdf Line: 190
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_pcs_control:U_REG|altera_tse_pcs_host_control:U_CTRL|reg_sel[2]" File: F:/project_072_z/eth1/altera_tse_pcs_host_control.v Line: 196
    Info (308011): Node  "eth_1g_top:eth1|Block_write_spi:spi_wr_adr_MAC0|data_out[2]" File: F:/project_072_z/block_write_spi.v Line: 59
    Info (308011): Node  "eth_1g_top:eth1|Block_write_spi:spi_wr_adr_MAC0|data_out[1]" File: F:/project_072_z/block_write_spi.v Line: 59
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_avalon_arbiter:avalon_arbiter|Equal1~0" File: F:/project_072_z/eth1/altera_eth_tse_avalon_arbiter.v Line: 440
    Info (308011): Node  "eth_1g_top:eth1|Block_write_spi_mac:spi_wr_data_MAC0|data_in[1]~1" File: F:/project_072_z/Block_write_spi_mac.v Line: 63
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_avalon_arbiter:avalon_arbiter|waitrequest_sig" File: F:/project_072_z/eth1/altera_eth_tse_avalon_arbiter.v Line: 496
    Info (308011): Node  "eth_1g_top:eth1|Block_write_spi:spi_wr_adr_MAC0|data_out[3]" File: F:/project_072_z/block_write_spi.v Line: 59
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "pll_0002:pll_1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 413
    Info (308011): Node  "pll_96_0002:pll_96_dac1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 413
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0" File: F:/project_072_z/eth1/av_hssi_tx_pld_pcs_interface_rbc.sv Line: 69
    Info (308011): Node  "eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_xcvr_custom:i_custom_phyip_0|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core|av_xcvr_native:gen.av_xcvr_native_insts[0].gen_bonded_group.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0" File: F:/project_072_z/eth1/av_hssi_tx_pld_pcs_interface_rbc.sv Line: 69
    Info (308011): Node  "rst:rst_dds0|a[0]" File: F:/project_072_z/tst_rst_modul.v Line: 38
    Info (308011): Node  "rst:rst_dds|a[0]" File: F:/project_072_z/tst_rst_modul.v Line: 38
    Info (308011): Node  "pll_240_120_0002:pll240_120_ADC1|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 413
    Info (308011): Node  "eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "~GND"
    Info (308011): Node  "eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a1" File: F:/project_072_z/db/altsyncram_bl91.tdf Line: 70
    Info (308011): Node  "rst:reset008|altshift_taps:a_rtl_0|shift_taps_7ou:auto_generated|altsyncram_bl91:altsyncram5|ram_block6a2" File: F:/project_072_z/db/altsyncram_bl91.tdf Line: 100
    Info (308011): Node  "eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena" File: F:/project_072_z/eth1/altera_tse_clk_cntl.v Line: 63
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena" File: F:/project_072_z/eth1/altera_tse_clk_cntl.v Line: 63
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_pcs_pma_phyip:i_tse_pcs_0|altera_tse_top_1000_base_x_strx_gx:altera_tse_top_1000_base_x_strx_gx_inst|altera_tse_reset_synchronizer:reset_sync_4_rx_clkout|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "eth_1g_top:eth2|udp_reciver:udp_rcv1|FLAG_send" File: F:/project_072_z/udp_reciver.v Line: 240
    Info (308011): Node  "eth_1g_top:eth1|udp_reciver:udp_rcv1|FLAG_send" File: F:/project_072_z/udp_reciver.v Line: 240
    Info (308011): Node  "eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena" File: F:/project_072_z/eth1/altera_tse_clk_cntl.v Line: 64
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena" File: F:/project_072_z/eth1/altera_tse_clk_cntl.v Line: 64
    Info (308011): Node  "rst:reset002|altshift_taps:a_rtl_0|shift_taps_2ou:auto_generated|altsyncram_0l91:altsyncram5|ram_block6a1" File: F:/project_072_z/db/altsyncram_0l91.tdf Line: 70
    Info (308011): Node  "rst:reset002|altshift_taps:a_rtl_0|shift_taps_2ou:auto_generated|altsyncram_0l91:altsyncram5|ram_block6a0" File: F:/project_072_z/db/altsyncram_0l91.tdf Line: 40
    Info (308011): Node  "eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_sw_reset_wire" File: F:/project_072_z/eth1/altera_tse_register_map.v Line: 406
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_sw_reset_wire" File: F:/project_072_z/eth1/altera_tse_register_map.v Line: 406
    Info (308011): Node  "eth_1g_top:eth2|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308011): Node  "eth_1g_top:eth1|eth1_0002:eth_full1_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out" File: F:/project_072_z/eth1/altera_tse_reset_synchronizer.v Line: 76
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 383 information messages and 13 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 540 warnings
    Info: Peak virtual memory: 1177 megabytes
    Info: Processing ended: Fri Feb 21 10:01:33 2020
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:00:48


