Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/4VP23AI011/half_adder/full_sub_isim_beh.exe -prj D:/4VP23AI011/half_adder/full_sub_beh.prj work.full_sub work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/4VP23AI011/half_adder/full_sub.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module full_sub
Compiling module glbl
Time Resolution for simulation is 1ps.
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\full_sub_isim_beh.exe.sim\libPortability.dll".
Compiled 2 Verilog Units
Built simulation executable D:/4VP23AI011/half_adder/full_sub_isim_beh.exe
Fuse Memory Usage: 27712 KB
Fuse CPU Usage: 202 ms
