{"vcs1":{"timestamp_begin":1735305383.680740979, "rt":1.59, "ut":0.65, "st":0.25}}
{"vcselab":{"timestamp_begin":1735305385.345249295, "rt":0.88, "ut":0.24, "st":0.17}}
{"link":{"timestamp_begin":1735305386.297679269, "rt":0.35, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735305383.028978237}
{"VCS_COMP_START_TIME": 1735305383.028978237}
{"VCS_COMP_END_TIME": 1735305388.680537243}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D1"}
{"vcs1": {"peak_mem": 332588}}
{"stitch_vcselab": {"peak_mem": 223364}}
