/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 144 96)
	(text "Block1" (rect 5 0 29 12)(font "Arial" ))
	(text "inst" (rect 8 64 20 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "B" (rect 0 0 5 12)(font "Arial" ))
		(text "B" (rect 21 27 26 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "A" (rect 0 0 8 12)(font "Arial" ))
		(text "A" (rect 21 43 29 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 128 32)
		(output)
		(text "DIR" (rect 0 0 17 12)(font "Arial" ))
		(text "DIR" (rect 90 27 107 39)(font "Arial" ))
		(line (pt 128 32)(pt 112 32)(line_width 1))
	)
	(port
		(pt 128 48)
		(output)
		(text "CLK" (rect 0 0 20 12)(font "Arial" ))
		(text "CLK" (rect 87 43 107 55)(font "Arial" ))
		(line (pt 128 48)(pt 112 48)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 112 64)(line_width 1))
	)
)
