{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "-chip_networks"}, {"score": 0.004064117897000019, "phrase": "increasingly_popular_as_away"}, {"score": 0.003813669883040509, "phrase": "high-performance_single-chip_computer_systems"}, {"score": 0.002391067964886602, "phrase": "thermal_management"}, {"score": 0.0021049977753042253, "phrase": "thermally_efficient_on-chip_network_design."}], "paper_keywords": [""], "paper_abstract": "ON-CHIP NETWORKS ARE BECOMING INCREASINGLY POPULAR AS AWAY TO CONNECT HIGH-PERFORMANCE SINGLE-CHIP COMPUTER SYSTEMS, BUT THERMAL ISSUES GREATLY LIMIT NETWORK DESIGN. THIS THERMAL MODELING AND SIMULATION FRAMEWORK COMBINES WITH A DISTRIBUTED RUNTIME SCHEME FOR THERMAL MANAGEMENT TO OFFER A PATH TO THERMALLY EFFICIENT ON-CHIP NETWORK DESIGN.", "paper_title": "Temperature-aware on-chip networks", "paper_id": "WOS:000235476600016"}