$date
	Wed Sep 24 02:26:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_design_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ count [3:0] $end
$var reg 4 % count_nxt [3:0] $end
$scope begin Combinational $end
$upscope $end
$scope begin FLOPS $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
1#
0"
bx !
$end
#5000
b1 %
b0 !
b0 $
1"
#10000
0"
#12000
0#
#15000
b10 %
b1 !
b1 $
1"
#20000
0"
#25000
b11 %
b10 !
b10 $
1"
#30000
0"
#35000
b100 %
b11 !
b11 $
1"
#40000
0"
#45000
b101 %
b100 !
b100 $
1"
#50000
0"
#55000
b110 %
b101 !
b101 $
1"
#60000
0"
#65000
b111 %
b110 !
b110 $
1"
#70000
0"
#72000
