MIG: 06:31:07 : ################# RUNNING MIG BATCH ###################
MIG: 06:31:07 : MIG::Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: /home/feilong/Storages/fpga/25_3_uart_ddr/CH01_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0
MIG: 06:31:07 : synp_flow:  -- synthesis_mode: Other
MIG: 06:31:07 : outputDirectory: /home/feilong/Storages/fpga/25_3_uart_ddr/CH01_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 06:31:07 : vivado_mode: xpg_pa
MIG: 06:31:07 : HDL Language: Verilog
MIG: 06:31:07 : compInfo: false
MIG: 06:31:07 : Vivado Options xc7a100t fgg484 -2
MIG: 06:31:07 : 1: xc7a100t 2: fgg484 3: -2
MIG: 06:31:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 06:31:07 : xilinx_path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 06:31:07 : Without MYMIG
MIG: 06:31:07 : mig_exec path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 06:31:07 : mig_exec path: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 06:31:07 : mig_bin: /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig
MIG: 06:31:07 : /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -- /home/feilong/Storages/fpga/25_3_uart_ddr/CH01_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_upgrade.out -- /home/feilong/Storages/fpga/25_3_uart_ddr/CH01_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_upgrade.in
MIG: 06:31:07 : Running /opt/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/lin64/mig -cg_exc_inp /home/feilong/Storages/fpga/25_3_uart_ddr/CH01_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_upgrade.in -cg_exc_out /home/feilong/Storages/fpga/25_3_uart_ddr/CH01_DDR3_READ_WRITE/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/xil_upgrade.out ... 
MIG: 06:31:16 : After isWin
MIG: 06:31:16 : result: 0
