

Implementation tool: Xilinx Vivado v.2017.2
Project:             TestPorject
Solution:            solution1
Device target:       xc7z010clg400-1
Report date:         Fri Dec 05 16:36:10 +0100 2014

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           1767
FF:            1918
DSP:             25
BRAM:             4
SRL:             30
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.764
Timing met
