[2025-09-17 03:37:27] START suite=qualcomm_srv trace=srv621_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv621_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2573842 heartbeat IPC: 3.885 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4991783 cumulative IPC: 4.007 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4991783 cumulative IPC: 4.007 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4991784 heartbeat IPC: 4.136 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13285013 heartbeat IPC: 1.206 cumulative IPC: 1.206 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21604065 heartbeat IPC: 1.202 cumulative IPC: 1.204 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 29879622 heartbeat IPC: 1.208 cumulative IPC: 1.205 (Simulation time: 00 hr 04 min 28 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 38188849 heartbeat IPC: 1.203 cumulative IPC: 1.205 (Simulation time: 00 hr 05 min 32 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 46514155 heartbeat IPC: 1.201 cumulative IPC: 1.204 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 80000023 cycles: 54837297 heartbeat IPC: 1.201 cumulative IPC: 1.204 (Simulation time: 00 hr 07 min 44 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv621_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000027 cycles: 63200272 heartbeat IPC: 1.196 cumulative IPC: 1.203 (Simulation time: 00 hr 08 min 51 sec)
Heartbeat CPU 0 instructions: 100000028 cycles: 71575706 heartbeat IPC: 1.194 cumulative IPC: 1.201 (Simulation time: 00 hr 09 min 59 sec)
Heartbeat CPU 0 instructions: 110000028 cycles: 79936353 heartbeat IPC: 1.196 cumulative IPC: 1.201 (Simulation time: 00 hr 11 min 08 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 83308691 cumulative IPC: 1.2 (Simulation time: 00 hr 12 min 15 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 83308691 cumulative IPC: 1.2 (Simulation time: 00 hr 12 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv621_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.2 instructions: 100000002 cycles: 83308691
CPU 0 Branch Prediction Accuracy: 92.56% MPKI: 13.2 Average ROB Occupancy at Mispredict: 29.71
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08483
BRANCH_INDIRECT: 0.3679
BRANCH_CONDITIONAL: 11.38
BRANCH_DIRECT_CALL: 0.4195
BRANCH_INDIRECT_CALL: 0.5427
BRANCH_RETURN: 0.4047


====Backend Stall Breakdown====
ROB_STALL: 19061
LQ_STALL: 0
SQ_STALL: 56060


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 31
REPLAY_LOAD: 40
NON_REPLAY_LOAD: 6.5034246

== Total ==
ADDR_TRANS: 31
REPLAY_LOAD: 40
NON_REPLAY_LOAD: 18990

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 2920

cpu0->cpu0_STLB TOTAL        ACCESS:    2111285 HIT:    2110638 MISS:        647 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2111285 HIT:    2110638 MISS:        647 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 135.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9416196 HIT:    8699236 MISS:     716960 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7694632 HIT:    7052159 MISS:     642473 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     581082 HIT:     518577 MISS:      62505 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1139322 HIT:    1128150 MISS:      11172 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1160 HIT:        350 MISS:        810 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.12 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15840599 HIT:    7775685 MISS:    8064914 MSHR_MERGE:    1989432
cpu0->cpu0_L1I LOAD         ACCESS:   15840599 HIT:    7775685 MISS:    8064914 MSHR_MERGE:    1989432
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.52 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30573940 HIT:   26692372 MISS:    3881568 MSHR_MERGE:    1680175
cpu0->cpu0_L1D LOAD         ACCESS:   16719574 HIT:   14607518 MISS:    2112056 MSHR_MERGE:     492907
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13853066 HIT:   12084735 MISS:    1768331 MSHR_MERGE:    1187247
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1300 HIT:        119 MISS:       1181 MSHR_MERGE:         21
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.05 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12982760 HIT:   10703271 MISS:    2279489 MSHR_MERGE:    1152936
cpu0->cpu0_ITLB LOAD         ACCESS:   12982760 HIT:   10703271 MISS:    2279489 MSHR_MERGE:    1152936
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.019 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29062488 HIT:   27758128 MISS:    1304360 MSHR_MERGE:     319628
cpu0->cpu0_DTLB LOAD         ACCESS:   29062488 HIT:   27758128 MISS:    1304360 MSHR_MERGE:     319628
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.079 cycles
cpu0->LLC TOTAL        ACCESS:     814892 HIT:     804826 MISS:      10066 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     642471 HIT:     632647 MISS:       9824 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      62505 HIT:      62495 MISS:         10 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     109106 HIT:     109104 MISS:          2 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        810 HIT:        580 MISS:        230 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 114.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         20
  ROW_BUFFER_MISS:      10044
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          6
  FULL:          0
Channel 0 REFRESHES ISSUED:       6943

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       542250       517142        66963          681
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           38           77           17
  STLB miss resolved @ L2C                0           31          170          200           29
  STLB miss resolved @ LLC                0           49          179          415           44
  STLB miss resolved @ MEM                0            0           58          111          102

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             200538        48626      1543001       117864           37
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            3            8
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            3            0           11            3
  STLB miss resolved @ MEM                0            0            0            7           42
[2025-09-17 03:49:42] END   suite=qualcomm_srv trace=srv621_ap (rc=0)
