Timing Analyzer report for TOP_UART
Sun Jan 12 22:08:26 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; TOP_UART                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.34        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.1%      ;
;     Processors 3-4         ;   5.9%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 89.02 MHz ; 89.02 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; i_clk ; -10.233 ; -5020.249         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.000 ; -1839.445                        ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                                        ;
+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.233 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 11.152     ;
; -10.090 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 11.003     ;
; -10.026 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 10.950     ;
; -10.024 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.943     ;
; -10.016 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 10.937     ;
; -9.991  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 10.909     ;
; -9.933  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 10.854     ;
; -9.897  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 10.800     ;
; -9.888  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.807     ;
; -9.881  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 10.794     ;
; -9.826  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.745     ;
; -9.798  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 10.706     ;
; -9.794  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 10.715     ;
; -9.790  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.705     ;
; -9.781  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.087     ; 10.695     ;
; -9.778  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 10.699     ;
; -9.775  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.694     ;
; -9.761  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 10.682     ;
; -9.758  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.677     ;
; -9.745  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 10.658     ;
; -9.690  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[7]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.609     ;
; -9.688  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 10.591     ;
; -9.683  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 10.596     ;
; -9.677  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 10.593     ;
; -9.671  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.586     ;
; -9.668  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 10.588     ;
; -9.665  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 10.583     ;
; -9.653  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 10.577     ;
; -9.635  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.550     ;
; -9.624  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[21] ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 10.542     ;
; -9.618  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.533     ;
; -9.608  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 10.521     ;
; -9.598  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.517     ;
; -9.597  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.096     ; 10.502     ;
; -9.591  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[18] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 10.492     ;
; -9.582  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 10.485     ;
; -9.580  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 10.488     ;
; -9.574  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.493     ;
; -9.572  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.087     ; 10.486     ;
; -9.564  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 10.480     ;
; -9.552  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 10.455     ;
; -9.551  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 10.469     ;
; -9.548  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 10.461     ;
; -9.547  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[7]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 10.460     ;
; -9.535  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 10.453     ;
; -9.526  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 10.450     ;
; -9.526  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.096     ; 10.431     ;
; -9.507  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[21] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 10.420     ;
; -9.492  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[18] ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 10.398     ;
; -9.490  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 10.393     ;
; -9.485  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 10.413     ;
; -9.483  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 10.399     ;
; -9.482  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[12] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.401     ;
; -9.481  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 10.397     ;
; -9.478  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.096     ; 10.383     ;
; -9.477  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.396     ;
; -9.477  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[6]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.392     ;
; -9.475  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 10.396     ;
; -9.474  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; 0.356      ; 10.831     ;
; -9.474  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 10.392     ;
; -9.471  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.390     ;
; -9.468  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 10.384     ;
; -9.462  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 10.383     ;
; -9.461  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 10.386     ;
; -9.459  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 10.380     ;
; -9.459  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 10.379     ;
; -9.457  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.376     ;
; -9.453  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[9]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.372     ;
; -9.451  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 10.373     ;
; -9.445  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 10.369     ;
; -9.442  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.096     ; 10.347     ;
; -9.436  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.087     ; 10.350     ;
; -9.434  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 10.347     ;
; -9.432  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[9]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.347     ;
; -9.432  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 10.353     ;
; -9.430  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 10.353     ;
; -9.429  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 10.330     ;
; -9.427  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 10.333     ;
; -9.425  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.096     ; 10.330     ;
; -9.419  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; 0.351      ; 10.771     ;
; -9.415  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 10.318     ;
; -9.408  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[6]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 10.329     ;
; -9.399  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[16] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.318     ;
; -9.398  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.317     ;
; -9.394  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[11] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.313     ;
; -9.390  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.309     ;
; -9.383  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[12] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 10.307     ;
; -9.382  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[18] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 10.283     ;
; -9.377  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 10.295     ;
; -9.374  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.087     ; 10.288     ;
; -9.373  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 10.276     ;
; -9.373  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 10.276     ;
; -9.368  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 10.290     ;
; -9.367  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:3:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 10.290     ;
; -9.364  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 10.288     ;
; -9.362  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 10.275     ;
; -9.362  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 10.280     ;
; -9.354  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[7]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 10.257     ;
; -9.353  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[17] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.574     ; 9.780      ;
; -9.351  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 10.272     ;
+---------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; currentstate                                                                                 ; currentstate                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; CFB:CFB_inst|currentstate.IDLE                                                               ; CFB:CFB_inst|currentstate.IDLE                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                                ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S2                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S2                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; CFB:CFB_inst|currentstate.ENCRYPT                                                            ; CFB:CFB_inst|currentstate.ENCRYPT                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; CFB:CFB_inst|currentstate.SEND_DATA                                                          ; CFB:CFB_inst|currentstate.SEND_DATA                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                                ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                         ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                         ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                          ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                          ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.482 ; register_128bit:Plaintext_REG|temp_data[41]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[81]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.775      ;
; 0.482 ; register_128bit:Plaintext_REG|temp_data[71]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[63]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.775      ;
; 0.483 ; register_128bit:Plaintext_REG|temp_data[86]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[46]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.776      ;
; 0.483 ; register_128bit:Plaintext_REG|temp_data[74]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[50]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.776      ;
; 0.483 ; register_128bit:Plaintext_REG|temp_data[75]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[51]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.776      ;
; 0.483 ; register_128bit:Plaintext_REG|temp_data[43]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[83]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.776      ;
; 0.484 ; register_128bit:Plaintext_REG|temp_data[118]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[14]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.777      ;
; 0.484 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S4                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.777      ;
; 0.484 ; register_128bit:Plaintext_REG|temp_data[97]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[25]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.777      ;
; 0.485 ; register_128bit:Plaintext_REG|temp_data[111]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[23]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.778      ;
; 0.485 ; register_128bit:Plaintext_REG|temp_data[87]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[47]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.778      ;
; 0.485 ; register_128bit:Plaintext_REG|temp_data[108]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[20]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.778      ;
; 0.490 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                 ; UART_TX:UART_TX_inst|o_TX_Serial                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.783      ;
; 0.491 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[26] ; UART_TX:UART_TX_inst|r_TX_Block[122]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.784      ;
; 0.498 ; UART_RX:UART_RX_inst|MEM_UART[10][3]                                                         ; register_128bit:Masterkey_REG|temp_data[43]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.791      ;
; 0.498 ; UART_RX:UART_RX_inst|MEM_UART[15][0]                                                         ; register_128bit:Masterkey_REG|temp_data[0]                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.791      ;
; 0.499 ; UART_RX:UART_RX_inst|MEM_UART[10][2]                                                         ; register_128bit:Masterkey_REG|temp_data[42]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.792      ;
; 0.499 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[4]  ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; UART_RX:UART_RX_inst|MEM_UART[8][2]                                                          ; register_128bit:Masterkey_REG|temp_data[58]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.792      ;
; 0.500 ; UART_RX:UART_RX_inst|MEM_UART[14][5]                                                         ; register_128bit:Masterkey_REG|temp_data[13]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; UART_RX:UART_RX_inst|MEM_UART[14][1]                                                         ; register_128bit:Masterkey_REG|temp_data[9]                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; UART_RX:UART_RX_inst|MEM_UART[15][3]                                                         ; register_128bit:Masterkey_REG|temp_data[3]                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; UART_RX:UART_RX_inst|MEM_UART[12][4]                                                         ; register_128bit:Masterkey_REG|temp_data[28]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[21] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[22] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[5]  ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[27] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[28] ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[31] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[25] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[26] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[9]  ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; UART_TX:UART_TX_inst|r_TX_Block[87]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[15] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[16] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[26] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[27] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[6]  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[17]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[9]  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[8]                                                ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[16] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[13]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[21] ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; CFB:CFB_inst|register_128bit:Key|temp_data[53]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[13] ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.796      ;
; 0.503 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[3]  ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[31] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[13] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[15]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.795      ;
; 0.515 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; UART_TX:UART_TX_inst|r_TX_Block[90]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.808      ;
; 0.526 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[0]  ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                          ; UART_RX:UART_RX_inst|r_RX_128DV                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.821      ;
; 0.534 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                     ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.827      ;
; 0.551 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[30] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.844      ;
; 0.564 ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.858      ;
; 0.567 ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte                                                   ; UART_TX:UART_TX_inst|r_TX_Data[4]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.860      ;
; 0.567 ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte                                                   ; UART_TX:UART_TX_inst|r_TX_Data[1]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.860      ;
; 0.583 ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte                                                   ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.876      ;
; 0.584 ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte                                                   ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.877      ;
; 0.625 ; register_128bit:Plaintext_REG|temp_data[42]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[82]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.918      ;
; 0.625 ; register_128bit:Plaintext_REG|temp_data[20]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[108]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.919      ;
; 0.626 ; register_128bit:Plaintext_REG|temp_data[54]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[78]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.919      ;
; 0.640 ; UART_RX:UART_RX_inst|MEM_UART[14][0]                                                         ; register_128bit:Masterkey_REG|temp_data[8]                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.933      ;
; 0.640 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[9]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[10] ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[10]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[18] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; register_128bit:Masterkey_REG|temp_data[40]                                                  ; CFB:CFB_inst|register_128bit:Key|temp_data[40]                                               ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[22] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[23] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[13] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[14] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[30] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[16] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[17] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[13] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[14] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[9]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[10] ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[1]  ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; register_128bit:Masterkey_REG|temp_data[7]                                                   ; CFB:CFB_inst|register_128bit:Key|temp_data[7]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[19] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[20] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[15] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[16] ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.935      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 97.57 MHz ; 97.57 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -9.249 ; -4601.410         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.400 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -1839.445                       ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.249 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 10.176     ;
; -9.137 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 10.060     ;
; -9.119 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 10.045     ;
; -9.101 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 10.028     ;
; -9.071 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 10.002     ;
; -9.059 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.986      ;
; -8.991 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 9.917      ;
; -8.967 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 9.881      ;
; -8.947 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 9.870      ;
; -8.940 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.867      ;
; -8.931 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 9.849      ;
; -8.907 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.834      ;
; -8.879 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.801      ;
; -8.865 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 9.791      ;
; -8.858 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 9.789      ;
; -8.853 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 9.779      ;
; -8.843 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 9.768      ;
; -8.834 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.761      ;
; -8.828 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 9.751      ;
; -8.801 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 9.727      ;
; -8.795 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 9.718      ;
; -8.787 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[7]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.714      ;
; -8.787 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.714      ;
; -8.778 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.700      ;
; -8.777 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 9.691      ;
; -8.769 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.074     ; 9.697      ;
; -8.741 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.663      ;
; -8.722 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 9.645      ;
; -8.713 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.637      ;
; -8.709 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 9.622      ;
; -8.704 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[18] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 9.615      ;
; -8.693 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[21] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.620      ;
; -8.689 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.616      ;
; -8.689 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.611      ;
; -8.686 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.066     ; 9.622      ;
; -8.675 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[7]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 9.598      ;
; -8.668 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[18] ; i_clk        ; i_clk       ; 1.000        ; -0.087     ; 9.583      ;
; -8.665 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 9.594      ;
; -8.663 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 9.577      ;
; -8.660 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[6]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.582      ;
; -8.658 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 9.572      ;
; -8.653 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 9.578      ;
; -8.640 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 9.572      ;
; -8.639 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.566      ;
; -8.638 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[12] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.565      ;
; -8.625 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 9.539      ;
; -8.622 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[21] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 9.545      ;
; -8.618 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 9.541      ;
; -8.608 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 9.521      ;
; -8.607 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.072     ; 9.537      ;
; -8.602 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[12] ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 9.533      ;
; -8.599 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.526      ;
; -8.597 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.524      ;
; -8.596 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.523      ;
; -8.591 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 9.523      ;
; -8.586 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[6]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 9.512      ;
; -8.585 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.509      ;
; -8.584 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.065     ; 9.521      ;
; -8.581 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.508      ;
; -8.579 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.074     ; 9.507      ;
; -8.571 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 9.484      ;
; -8.569 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[9]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.496      ;
; -8.564 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.073     ; 9.493      ;
; -8.559 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.066     ; 9.495      ;
; -8.552 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 9.466      ;
; -8.546 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 9.472      ;
; -8.542 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[9]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.466      ;
; -8.538 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.069     ; 9.471      ;
; -8.536 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 9.447      ;
; -8.535 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 9.461      ;
; -8.534 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[11] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.461      ;
; -8.534 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 9.459      ;
; -8.533 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; 0.337      ; 9.872      ;
; -8.533 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 9.446      ;
; -8.532 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[17] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.540     ; 8.994      ;
; -8.531 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[16] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.458      ;
; -8.529 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 9.455      ;
; -8.525 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 9.448      ;
; -8.519 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 9.432      ;
; -8.514 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[18] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 9.425      ;
; -8.513 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 9.445      ;
; -8.511 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.438      ;
; -8.509 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[16] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.436      ;
; -8.509 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 9.441      ;
; -8.505 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[7]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 9.419      ;
; -8.501 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 9.426      ;
; -8.500 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.066     ; 9.436      ;
; -8.499 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.070     ; 9.431      ;
; -8.497 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 9.428      ;
; -8.496 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 9.414      ;
; -8.495 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[16] ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 9.426      ;
; -8.490 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[6]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 9.403      ;
; -8.487 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 9.410      ;
; -8.487 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; 0.333      ; 9.822      ;
; -8.485 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:3:T_Register|temp_data[10] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.071     ; 9.416      ;
; -8.485 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.076     ; 9.411      ;
; -8.478 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.074     ; 9.406      ;
; -8.478 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.075     ; 9.405      ;
; -8.473 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 9.387      ;
; -8.469 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 9.392      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                                ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; currentstate                                                                                 ; currentstate                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S2                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S2                                            ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; CFB:CFB_inst|currentstate.ENCRYPT                                                            ; CFB:CFB_inst|currentstate.ENCRYPT                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; CFB:CFB_inst|currentstate.IDLE                                                               ; CFB:CFB_inst|currentstate.IDLE                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CFB:CFB_inst|currentstate.SEND_DATA                                                          ; CFB:CFB_inst|currentstate.SEND_DATA                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                                ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                         ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                         ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                          ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                          ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.446 ; register_128bit:Plaintext_REG|temp_data[71]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[63]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.714      ;
; 0.447 ; register_128bit:Plaintext_REG|temp_data[41]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[81]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.714      ;
; 0.447 ; register_128bit:Plaintext_REG|temp_data[43]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[83]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.714      ;
; 0.448 ; register_128bit:Plaintext_REG|temp_data[97]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[25]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.715      ;
; 0.448 ; register_128bit:Plaintext_REG|temp_data[75]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[51]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.715      ;
; 0.448 ; register_128bit:Plaintext_REG|temp_data[86]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[46]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.715      ;
; 0.448 ; register_128bit:Plaintext_REG|temp_data[74]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[50]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.715      ;
; 0.449 ; register_128bit:Plaintext_REG|temp_data[87]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[47]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.716      ;
; 0.449 ; register_128bit:Plaintext_REG|temp_data[108]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[20]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.717      ;
; 0.449 ; register_128bit:Plaintext_REG|temp_data[118]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[14]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.716      ;
; 0.449 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S4                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.716      ;
; 0.450 ; register_128bit:Plaintext_REG|temp_data[111]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[23]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.717      ;
; 0.456 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                 ; UART_TX:UART_TX_inst|o_TX_Serial                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[26] ; UART_TX:UART_TX_inst|r_TX_Block[122]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.723      ;
; 0.463 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; UART_TX:UART_TX_inst|r_TX_Block[87]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.730      ;
; 0.468 ; UART_RX:UART_RX_inst|MEM_UART[10][3]                                                         ; register_128bit:Masterkey_REG|temp_data[43]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.735      ;
; 0.468 ; UART_RX:UART_RX_inst|MEM_UART[15][0]                                                         ; register_128bit:Masterkey_REG|temp_data[0]                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.735      ;
; 0.469 ; UART_RX:UART_RX_inst|MEM_UART[8][2]                                                          ; register_128bit:Masterkey_REG|temp_data[58]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; UART_RX:UART_RX_inst|MEM_UART[10][2]                                                         ; register_128bit:Masterkey_REG|temp_data[42]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; UART_RX:UART_RX_inst|MEM_UART[14][5]                                                         ; register_128bit:Masterkey_REG|temp_data[13]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; UART_RX:UART_RX_inst|MEM_UART[14][1]                                                         ; register_128bit:Masterkey_REG|temp_data[9]                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; UART_RX:UART_RX_inst|MEM_UART[12][4]                                                         ; register_128bit:Masterkey_REG|temp_data[28]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[4]  ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; UART_RX:UART_RX_inst|MEM_UART[15][3]                                                         ; register_128bit:Masterkey_REG|temp_data[3]                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[31] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[21] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[22] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[25] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[26] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[9]  ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[5]  ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[13]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[21] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; CFB:CFB_inst|register_128bit:Key|temp_data[53]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[13] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[27] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[28] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[13] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[6]  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[15]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[17]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[9]  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[8]                                                ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[16] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[31] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[15] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[16] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[26] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[27] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[3]  ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.741      ;
; 0.476 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; UART_TX:UART_TX_inst|r_TX_Block[90]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.743      ;
; 0.493 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[0]  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                          ; UART_RX:UART_RX_inst|r_RX_128DV                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.761      ;
; 0.496 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                     ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.763      ;
; 0.514 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[30] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.782      ;
; 0.518 ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.787      ;
; 0.520 ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte                                                   ; UART_TX:UART_TX_inst|r_TX_Data[4]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.787      ;
; 0.521 ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte                                                   ; UART_TX:UART_TX_inst|r_TX_Data[1]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.788      ;
; 0.541 ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte                                                   ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.808      ;
; 0.542 ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte                                                   ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.809      ;
; 0.580 ; register_128bit:Plaintext_REG|temp_data[20]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[108]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.848      ;
; 0.580 ; register_128bit:Plaintext_REG|temp_data[54]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[78]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.847      ;
; 0.580 ; register_128bit:Plaintext_REG|temp_data[42]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[82]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.847      ;
; 0.596 ; register_128bit:Plaintext_REG|temp_data[40]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[80]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.865      ;
; 0.597 ; UART_RX:UART_RX_inst|MEM_UART[14][0]                                                         ; register_128bit:Masterkey_REG|temp_data[8]                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[13] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[14] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[11] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[12] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[9]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[10] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[2]  ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[30] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[16] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[17] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[13] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[14] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[13] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[1]  ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[20]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[12] ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; register_128bit:Plaintext_REG|temp_data[85]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[45]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[10]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[18] ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.866      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -4.028 ; -1544.152         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -1319.223                       ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.028 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 4.977      ;
; -4.002 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.948      ;
; -3.998 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.943      ;
; -3.916 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.862      ;
; -3.913 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.859      ;
; -3.901 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.846      ;
; -3.852 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.798      ;
; -3.846 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 4.795      ;
; -3.839 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.784      ;
; -3.821 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.763      ;
; -3.816 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.762      ;
; -3.803 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 4.752      ;
; -3.796 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.738      ;
; -3.795 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.734      ;
; -3.791 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 4.729      ;
; -3.786 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.736      ;
; -3.785 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.731      ;
; -3.778 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.723      ;
; -3.775 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.721      ;
; -3.760 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.707      ;
; -3.756 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.702      ;
; -3.754 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[9]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.700      ;
; -3.751 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.696      ;
; -3.748 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[7]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.694      ;
; -3.746 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.691      ;
; -3.735 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.677      ;
; -3.735 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.685      ;
; -3.735 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.674      ;
; -3.725 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.671      ;
; -3.722 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 4.675      ;
; -3.720 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 4.669      ;
; -3.717 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[6]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.662      ;
; -3.711 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.656      ;
; -3.709 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.648      ;
; -3.709 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.648      ;
; -3.709 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.656      ;
; -3.706 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.645      ;
; -3.705 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 4.643      ;
; -3.705 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.651      ;
; -3.698 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.643      ;
; -3.698 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.644      ;
; -3.696 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.646      ;
; -3.695 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.641      ;
; -3.694 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 4.632      ;
; -3.690 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 4.643      ;
; -3.684 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[21] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 4.633      ;
; -3.684 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 4.637      ;
; -3.683 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.628      ;
; -3.681 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[11] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.627      ;
; -3.678 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.623      ;
; -3.675 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.625      ;
; -3.674 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.621      ;
; -3.672 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 4.623      ;
; -3.671 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.618      ;
; -3.670 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.620      ;
; -3.668 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 4.617      ;
; -3.668 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.613      ;
; -3.666 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 4.617      ;
; -3.664 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.614      ;
; -3.663 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 4.612      ;
; -3.661 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 4.599      ;
; -3.659 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.605      ;
; -3.658 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.608      ;
; -3.649 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[18] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.591      ;
; -3.648 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[13] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.594      ;
; -3.648 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.587      ;
; -3.647 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[21] ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.597      ;
; -3.645 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.584      ;
; -3.645 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.584      ;
; -3.643 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[9]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.589      ;
; -3.643 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[7]  ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 4.593      ;
; -3.642 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.588      ;
; -3.642 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.588      ;
; -3.641 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.586      ;
; -3.640 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 4.588      ;
; -3.639 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.584      ;
; -3.639 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.585      ;
; -3.638 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.583      ;
; -3.636 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.582      ;
; -3.636 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.583      ;
; -3.634 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.580      ;
; -3.633 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 4.571      ;
; -3.632 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.578      ;
; -3.632 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 4.570      ;
; -3.629 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 4.580      ;
; -3.628 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 4.581      ;
; -3.627 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[16] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.574      ;
; -3.626 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; 0.142      ; 4.755      ;
; -3.624 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 4.576      ;
; -3.624 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[17] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.569      ;
; -3.623 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.562      ;
; -3.623 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.570      ;
; -3.622 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:1:P_Register|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 4.566      ;
; -3.621 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[31] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[21] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.568      ;
; -3.620 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.559      ;
; -3.620 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[20] ; i_clk        ; i_clk       ; 1.000        ; -0.040     ; 4.567      ;
; -3.617 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[11] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.563      ;
; -3.617 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:1:T_Register|temp_data[7]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.042     ; 4.562      ;
; -3.617 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[21] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.563      ;
; -3.616 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[0]  ; i_clk        ; i_clk       ; 1.000        ; -0.034     ; 4.569      ;
+--------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                            ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                          ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                                ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                                ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CFB:CFB_inst|currentstate.SEND_DATA                                                          ; CFB:CFB_inst|currentstate.SEND_DATA                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                                ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                         ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                         ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                          ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                          ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; currentstate                                                                                 ; currentstate                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S2                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S2                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CFB:CFB_inst|currentstate.ENCRYPT                                                            ; CFB:CFB_inst|currentstate.ENCRYPT                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CFB:CFB_inst|currentstate.IDLE                                                               ; CFB:CFB_inst|currentstate.IDLE                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; register_128bit:Plaintext_REG|temp_data[41]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[81]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; register_128bit:Plaintext_REG|temp_data[71]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[63]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; UART_RX:UART_RX_inst|MEM_UART[10][3]                                                         ; register_128bit:Masterkey_REG|temp_data[43]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; UART_RX:UART_RX_inst|MEM_UART[12][4]                                                         ; register_128bit:Masterkey_REG|temp_data[28]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_RX:UART_RX_inst|MEM_UART[15][0]                                                         ; register_128bit:Masterkey_REG|temp_data[0]                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[3]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[4]  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[17]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[9]  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; register_128bit:Plaintext_REG|temp_data[43]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[83]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; register_128bit:Plaintext_REG|temp_data[86]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[46]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[8][2]                                                          ; register_128bit:Masterkey_REG|temp_data[58]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[10][2]                                                         ; register_128bit:Masterkey_REG|temp_data[42]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[15][3]                                                         ; register_128bit:Masterkey_REG|temp_data[3]                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[27] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[28] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[31] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[21] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[22] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[25] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[26] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[8]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[9]  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[4]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[5]  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[15]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[23] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[8]                                                ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[16] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[13]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[21] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; register_128bit:Plaintext_REG|temp_data[97]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[25]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; register_128bit:Plaintext_REG|temp_data[75]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[51]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; CFB:CFB_inst|register_128bit:Key|temp_data[53]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_T_Registers:2:T_Register|temp_data[13] ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; register_128bit:Plaintext_REG|temp_data[74]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[50]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; register_128bit:Plaintext_REG|temp_data[118]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[14]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; UART_RX:UART_RX_inst|MEM_UART[14][5]                                                         ; register_128bit:Masterkey_REG|temp_data[13]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; UART_RX:UART_RX_inst|MEM_UART[14][1]                                                         ; register_128bit:Masterkey_REG|temp_data[9]                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[1]  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[30] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[31] ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[12] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[13] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[15] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[16] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[26] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[27] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[5]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[6]  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; register_128bit:Plaintext_REG|temp_data[111]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[23]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; register_128bit:Plaintext_REG|temp_data[87]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[47]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; register_128bit:Plaintext_REG|temp_data[108]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[20]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[2]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[3]  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S4                                            ; CFB:CFB_inst|LEA_128:LEA_128_inst|currentstate.S1                                            ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[26] ; UART_TX:UART_TX_inst|r_TX_Block[122]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.318      ;
; 0.202 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                 ; UART_TX:UART_TX_inst|o_TX_Serial                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.322      ;
; 0.203 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[23] ; UART_TX:UART_TX_inst|r_TX_Block[87]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.323      ;
; 0.205 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:0:P_Register|temp_data[0]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[0]  ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                          ; UART_RX:UART_RX_inst|r_RX_128DV                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.327      ;
; 0.209 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:2:P_Register|temp_data[26] ; UART_TX:UART_TX_inst|r_TX_Block[90]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.329      ;
; 0.216 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:0:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[30] ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.337      ;
; 0.224 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                     ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.344      ;
; 0.232 ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte                                                   ; UART_TX:UART_TX_inst|r_TX_Data[4]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.352      ;
; 0.232 ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte                                                   ; UART_TX:UART_TX_inst|r_Block_Done                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.352      ;
; 0.233 ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte                                                   ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.353      ;
; 0.233 ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                          ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.354      ;
; 0.234 ; UART_TX:UART_TX_inst|r_SM_Main.s_Next_Byte                                                   ; UART_TX:UART_TX_inst|r_TX_Data[1]                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.354      ;
; 0.252 ; register_128bit:Plaintext_REG|temp_data[20]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[108]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[13] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[14] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[29] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[30] ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; register_128bit:Plaintext_REG|temp_data[54]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[78]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; register_128bit:Plaintext_REG|temp_data[42]                                                  ; UART_TX:UART_TX_inst|r_TX_Block[82]                                                          ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[10]                                               ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_P_Registers:3:P_Register|temp_data[18] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; register_128bit:Masterkey_REG|temp_data[40]                                                  ; CFB:CFB_inst|register_128bit:Key|temp_data[40]                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; register_128bit:Masterkey_REG|temp_data[7]                                                   ; CFB:CFB_inst|register_128bit:Key|temp_data[7]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; UART_RX:UART_RX_inst|MEM_UART[14][0]                                                         ; register_128bit:Masterkey_REG|temp_data[8]                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[22] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[23] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[15] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[16] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[23] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[24] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[11] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[12] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[9]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[10] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[1]  ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[2]  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:3:C_Register|temp_data[16] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[17] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:2:C_Register|temp_data[13] ; CFB:CFB_inst|LEA_128:LEA_128_inst|register_32bit:\gen_C_Registers:1:C_Register|temp_data[14] ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.373      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.233   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  i_clk           ; -10.233   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -5020.249 ; 0.0   ; 0.0      ; 0.0     ; -1839.445           ;
;  i_clk           ; -5020.249 ; 0.000 ; N/A      ; N/A     ; -1839.445           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_TX_Serial   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_start                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_RX_Serial             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_LED[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_LED[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 108818   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 108818   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 523   ; 523  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_RX_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_start     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_LED[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_RX_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_start     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_LED[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Jan 12 22:08:22 2025
Info: Command: quartus_sta TOP_UART -c TOP_UART
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TOP_UART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.233           -5020.249 i_clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1839.445 i_clk 
Info (332114): Report Metastability: Found 97 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.249           -4601.410 i_clk 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1839.445 i_clk 
Info (332114): Report Metastability: Found 97 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.028           -1544.152 i_clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1319.223 i_clk 
Info (332114): Report Metastability: Found 97 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Sun Jan 12 22:08:26 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


