{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542591791133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542591791149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 18 20:43:11 2018 " "Processing started: Sun Nov 18 20:43:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542591791149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542591791149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off handshake -c handshake " "Command: quartus_map --read_settings_files=on --write_settings_files=off handshake -c handshake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542591791149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542591791664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542591791664 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "handshake.v(411) " "Verilog HDL information at handshake.v(411): always construct contains both blocking and non-blocking assignments" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 411 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542591801332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "handshake.v 4 4 " "Found 4 design units, including 4 entities, in source file handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 handshake " "Found entity 1: handshake" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542591801332 ""} { "Info" "ISGN_ENTITY_NAME" "2 positionControl " "Found entity 2: positionControl" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542591801332 ""} { "Info" "ISGN_ENTITY_NAME" "3 positionDatapath " "Found entity 3: positionDatapath" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542591801332 ""} { "Info" "ISGN_ENTITY_NAME" "4 legalControl " "Found entity 4: legalControl" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542591801332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542591801332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "handshake " "Elaborating entity \"handshake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542591801363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positionControl positionControl:POSCTRL " "Elaborating entity \"positionControl\" for hierarchy \"positionControl:POSCTRL\"" {  } { { "handshake.v" "POSCTRL" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542591801394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positionDatapath positionDatapath:POSDATA " "Elaborating entity \"positionDatapath\" for hierarchy \"positionDatapath:POSDATA\"" {  } { { "handshake.v" "POSDATA" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542591801425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "legalControl legalControl:LEGALCTRL " "Elaborating entity \"legalControl\" for hierarchy \"legalControl:LEGALCTRL\"" {  } { { "handshake.v" "LEGALCTRL" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542591801457 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542591801973 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/output_files/handshake.map.smsg " "Generated suppressed messages file C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/output_files/handshake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542591802036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542591802208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542591802208 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valueInMemory\[0\] " "No output dependent on input pin \"valueInMemory\[0\]\"" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542591802286 "|handshake|valueInMemory[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valueInMemory\[1\] " "No output dependent on input pin \"valueInMemory\[1\]\"" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542591802286 "|handshake|valueInMemory[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "valueInMemory\[2\] " "No output dependent on input pin \"valueInMemory\[2\]\"" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542591802286 "|handshake|valueInMemory[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetn " "No output dependent on input pin \"resetn\"" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542591802286 "|handshake|resetn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_key_data\[7\] " "No output dependent on input pin \"ps2_key_data\[7\]\"" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542591802286 "|handshake|ps2_key_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_key_data\[6\] " "No output dependent on input pin \"ps2_key_data\[6\]\"" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542591802286 "|handshake|ps2_key_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_key_data\[5\] " "No output dependent on input pin \"ps2_key_data\[5\]\"" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542591802286 "|handshake|ps2_key_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_key_data\[4\] " "No output dependent on input pin \"ps2_key_data\[4\]\"" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542591802286 "|handshake|ps2_key_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_key_data\[3\] " "No output dependent on input pin \"ps2_key_data\[3\]\"" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542591802286 "|handshake|ps2_key_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_key_data\[2\] " "No output dependent on input pin \"ps2_key_data\[2\]\"" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542591802286 "|handshake|ps2_key_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_key_data\[1\] " "No output dependent on input pin \"ps2_key_data\[1\]\"" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542591802286 "|handshake|ps2_key_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_key_data\[0\] " "No output dependent on input pin \"ps2_key_data\[0\]\"" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542591802286 "|handshake|ps2_key_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542591802286 "|handshake|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2_key_pressed " "No output dependent on input pin \"ps2_key_pressed\"" {  } { { "handshake.v" "" { Text "C:/Users/hhalb/Desktop/ECE241/FinalProject/Week2/testHandshakeFSM/handshake.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542591802286 "|handshake|ps2_key_pressed"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542591802286 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542591802286 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542591802286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542591802286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542591802333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 18 20:43:22 2018 " "Processing ended: Sun Nov 18 20:43:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542591802333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542591802333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542591802333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542591802333 ""}
