//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_11,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_12
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<13>;
	.reg .b32 	%r<49>;
	.reg .f32 	%f<51>;
	.reg .b64 	%rd<27>;
	.loc	1 19 0                          // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_0];
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_1];
$L__tmp0:
	.loc	1 21 28                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:21:33
	shl.b32 	%r38, %r1, 9;
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_2];
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_3];
	.loc	1 22 36                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:22:36
	mov.u32 	%r39, %tid.x;
	shl.b32 	%r40, %r39, 1;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_4];
	and.b32  	%r41, %r40, 510;
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_5];
	.loc	1 22 23                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:22:23
	or.b32  	%r42, %r38, %r41;
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_6];
	.loc	1 25 19                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:25:19
	mul.hi.s32 	%r43, %r42, 954437177;
	shr.u32 	%r44, %r43, 31;
	shr.s32 	%r45, %r43, 8;
	add.s32 	%r46, %r45, %r44;
	mul.lo.s32 	%r47, %r46, 1152;
	sub.s32 	%r48, %r42, %r47;
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_7];
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_8];
	.loc	1 26 30                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:26:30
	mul.wide.s32 	%rd22, %r42, 4;
	add.s64 	%rd1, %rd13, %rd22;
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_9];
	mov.pred 	%p1, -1;
	.loc	1 26 35                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:26:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd24, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_10];
	.loc	1 27 30                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:27:30
	add.s64 	%rd2, %rd14, %rd22;
	ld.param.u64 	%rd25, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_6_param_11];
	.loc	1 27 35                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:27:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v2.b32 { %r4, %r5 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 28 30                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:28:30
	mul.wide.s32 	%rd26, %r48, 4;
	add.s64 	%rd3, %rd15, %rd26;
	.loc	1 28 35                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:28:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r6, %r7 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 29 30                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:29:30
	add.s64 	%rd4, %rd16, %rd26;
	.loc	1 29 35                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:29:35
	// begin inline asm
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r8, %r9 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r8;
	mov.b32 	%f2, %r9;
	.loc	1 30 31                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:30:31
	add.s64 	%rd5, %rd17, %rd26;
	.loc	1 30 36                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:30:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r10, %r11 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 31 31                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:31:31
	add.s64 	%rd6, %rd18, %rd26;
	.loc	1 31 36                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:31:36
	// begin inline asm
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r12, %r13 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 32 31                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:32:31
	add.s64 	%rd7, %rd19, %rd22;
	.loc	1 32 36                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:32:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	@%p1 ld.global.v2.b32 { %r14, %r15 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 33 31                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:33:31
	add.s64 	%rd8, %rd20, %rd26;
	.loc	1 33 36                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:33:36
	// begin inline asm
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r16, %r17 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 34 31                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:34:31
	add.s64 	%rd9, %rd21, %rd26;
	.loc	1 34 36                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:34:36
	// begin inline asm
	mov.u32 %r18, 0x0;
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r18, %r19 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r18;
	mov.b32 	%f4, %r19;
	.loc	1 35 31                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:35:31
	add.s64 	%rd10, %rd23, %rd26;
	.loc	1 35 36                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:35:36
	// begin inline asm
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r20, %r21 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 36 32                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:36:32
	add.s64 	%rd11, %rd24, %rd26;
	.loc	1 36 37                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:36:37
	// begin inline asm
	mov.u32 %r22, 0x0;
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r22, %r23 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 39 18                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:39:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	.loc	1 40 26                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:40:26
	sqrt.approx.ftz.f32 	%f7, %f5;
	sqrt.approx.ftz.f32 	%f8, %f6;
	.loc	1 42 18                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:42:18
	mov.b32 	%r26, %f7;
	mov.b32 	%r25, 1065353216;
	// begin inline asm
	div.full.f32 %r24, %r25, %r26;
	// end inline asm
	mov.b32 	%f9, %r24;
	mov.b32 	%r29, %f8;
	// begin inline asm
	div.full.f32 %r27, %r25, %r29;
	// end inline asm
	mov.b32 	%f10, %r27;
	.loc	1 51 20                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:51:20
	add.f32 	%f11, %f3, 0f3727C5AC;
	add.f32 	%f12, %f4, 0f3727C5AC;
	.loc	1 52 27                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:52:27
	sqrt.approx.ftz.f32 	%f13, %f11;
	sqrt.approx.ftz.f32 	%f14, %f12;
	.loc	1 26 35                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:26:35
	mov.b32 	%f15, %r3;
	mov.b32 	%f16, %r2;
	.loc	1 53 19                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:53:19
	mov.b32 	%r32, %f13;
	// begin inline asm
	div.full.f32 %r30, %r25, %r32;
	// end inline asm
	mov.b32 	%f17, %r30;
	mov.b32 	%r35, %f14;
	// begin inline asm
	div.full.f32 %r33, %r25, %r35;
	// end inline asm
	mov.b32 	%f18, %r33;
	.loc	1 27 35                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:27:35
	mov.b32 	%f19, %r4;
	mov.b32 	%f20, %r14;
	.loc	1 28 35                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:28:35
	mov.b32 	%f21, %r6;
	mov.b32 	%f22, %r16;
	.loc	1 37 18                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:37:18
	sub.f32 	%f23, %f20, %f22;
	sub.f32 	%f24, %f19, %f21;
	.loc	1 31 36                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:31:36
	mov.b32 	%f25, %r12;
	mov.b32 	%f26, %r22;
	.loc	1 30 36                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:30:36
	mov.b32 	%f27, %r10;
	mov.b32 	%f28, %r20;
	.loc	1 45 19                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:45:19
	mul.f32 	%f29, %f24, %f9;
	mul.f32 	%f30, %f23, %f17;
	.loc	1 47 20                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:47:20
	fma.rn.f32 	%f31, %f30, %f28, %f26;
	fma.rn.f32 	%f32, %f29, %f27, %f25;
	.loc	1 49 19                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:49:19
	add.f32 	%f33, %f32, %f16;
	.loc	1 27 35                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:27:35
	mov.b32 	%f34, %r5;
	mov.b32 	%f35, %r15;
	.loc	1 28 35                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:28:35
	mov.b32 	%f36, %r7;
	mov.b32 	%f37, %r17;
	.loc	1 37 18                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:37:18
	sub.f32 	%f38, %f35, %f37;
	sub.f32 	%f39, %f34, %f36;
	.loc	1 31 36                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:31:36
	mov.b32 	%f40, %r13;
	mov.b32 	%f41, %r23;
	.loc	1 30 36                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:30:36
	mov.b32 	%f42, %r11;
	mov.b32 	%f43, %r21;
	.loc	1 45 19                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:45:19
	mul.f32 	%f44, %f39, %f10;
	mul.f32 	%f45, %f38, %f18;
	.loc	1 47 20                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:47:20
	fma.rn.f32 	%f46, %f45, %f43, %f41;
	fma.rn.f32 	%f47, %f44, %f42, %f40;
	.loc	1 49 19                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:49:19
	add.f32 	%f48, %f47, %f15;
	.loc	1 59 20                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:59:20
	add.f32 	%f49, %f33, %f31;
	add.f32 	%f50, %f48, %f46;
	.loc	1 60 25                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:60:25
	add.s64 	%rd12, %rd25, %rd22;
	.loc	1 60 37                         // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:60:37
	mov.b32 	%r36, %f49;
	mov.b32 	%r37, %f50;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd12 + 0 ], { %r36, %r37 };
	// end inline asm
	.loc	1 60 4                          // cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py:60:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/xj/cxjsylc5naasvztiuqk6bbns5adaoxrlqkftor2quvtf3xjbuhje.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 120
.b8 106
.b8 115
.b8 121
.b8 108
.b8 99
.b8 53
.b8 110
.b8 97
.b8 97
.b8 115
.b8 118
.b8 122
.b8 116
.b8 105
.b8 117
.b8 113
.b8 107
.b8 54
.b8 98
.b8 98
.b8 110
.b8 115
.b8 53
.b8 97
.b8 100
.b8 97
.b8 111
.b8 120
.b8 114
.b8 108
.b8 113
.b8 107
.b8 102
.b8 116
.b8 111
.b8 114
.b8 50
.b8 113
.b8 117
.b8 118
.b8 116
.b8 102
.b8 51
.b8 120
.b8 106
.b8 98
.b8 117
.b8 104
.b8 106
.b8 101
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 120
.b8 106
.b8 0
	}
	.section	.debug_macinfo	{	}
