Microchip MPLAB XC8 Compiler V2.40

Linker command line:

-W-3 \
  --edf=C:\Program Files\Microchip\xc8\v2.40\pic\dat\20220703182018_en.msgs \
  -cn \
  -h+dist/default/production\PIC10F322_LED_Dimmer_With_Deep_Sleep.production.sym \
  --cmf=dist/default/production\PIC10F322_LED_Dimmer_With_Deep_Sleep.production.cmf \
  -z -Q10F322 -oC:\Users\EED-R&I\AppData\Local\Temp\xcAs3j4.5 \
  --defsym=__MPLAB_BUILD=1 --fixupoverflow=error \
  -Mdist/default/production/PIC10F322_LED_Dimmer_With_Deep_Sleep.production.map \
  --md=C:\Users\EED-R&I\AppData\Local\Temp\xcBs3j4.dat -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ACODE=00h-01FFh -ASTRCODE=00h-01FFh \
  -ASTRING=00h-0FFhx2 -ACONST=00h-0FFhx2 -AENTRY=00h-0FFhx2 \
  -ABANK0=040h-07Dh -ARAM=040h-07Dh -AABS1=040h-07Fh -ACOMMON=07Eh-07Fh \
  -ASFR0=00h-03Fh -ACONFIG=02007h-02007h -DCONFIG=2 -AIDLOC=02000h-02003h \
  -DIDLOC=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\EED-R&I\AppData\Local\Temp\xcAs3j4.o \
  dist/default/production\PIC10F322_LED_Dimmer_With_Deep_Sleep.production.o 

Object code version is 3.11

Machine type is 10F322



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\EED-R&I\AppData\Local\Temp\xcAs3j4.o
                end_init                              A        A        1        8       0
                reset_vec                             0        0        1        0       0
                config                             2007     2007        1        0       4
dist/default/production\PIC10F322_LED_Dimmer_With_Deep_Sleep.production.o
                cinit                                 B        B        6        8       0
                intentry                              4        4        6        8       0
                config                             2007     2007        1        0       4
                text19                              1ED      1ED        2        8       0
                text18                              1EB      1EB        2        8       0
                text17                              1E2      1E2        3        8       0
                text16                              16A      16A       1A        8       0
                text15                              184      184       14        8       0
                text14                              1E9      1E9        2        8       0
                text13                               11       11       66        8       0
                text12                              124      124       46        8       0
                text11                               D1       D1       53        8       0
                text10                              1C3      1C3        A        8       0
                text9                               1B9      1B9        A        8       0
                text8                               1AF      1AF        A        8       0
                text7                                77       77       5A        8       0
                text6                               1D5      1D5        8        8       0
                text5                               1E7      1E7        2        8       0
                text4                               1A4      1A4        B        8       0
                text3                               1E5      1E5        2        8       0
                text2                               1DD      1DD        5        8       0
                text1                               1CD      1CD        8        8       0
                maintext                            198      198        C        8       0
                cstackBANK0                          40       40       1B       40       1
                bssBANK0                             5B       5B        4       40       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   CODE           
                end_init                              A        A        1         0
                cinit                                 B        B        6         0
                intentry                              4        4        6         0
                reset_vec                             0        0        1         0
                text19                              1ED      1ED        2         0
                text18                              1EB      1EB        2         0
                text17                              1E2      1E2        3         0
                text16                              16A      16A       1A         0
                text15                              184      184       14         0
                text14                              1E9      1E9        2         0
                text13                               11       11       66         0
                text12                              124      124       46         0
                text11                               D1       D1       53         0
                text10                              1C3      1C3        A         0
                text9                               1B9      1B9        A         0
                text8                               1AF      1AF        A         0
                text7                                77       77       5A         0
                text6                               1D5      1D5        8         0
                text5                               1E7      1E7        2         0
                text4                               1A4      1A4        B         0
                text3                               1E5      1E5        2         0
                text2                               1DD      1DD        5         0
                text1                               1CD      1CD        8         0
                maintext                            198      198        C         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   BANK0          
                cstackBANK0                          40       40       1B         1
                bssBANK0                             5B       5B        4         1

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   COMMON         

        CLASS   SFR0           

        CLASS   CONFIG         
                config                             2007     2007        1         4

        CLASS   IDLOC          

        CLASS   STACK          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000001  000001         0       0  CODE        2
                intentry                       000004  0001EB  0001EF         8       0  CODE        2
                cstackBANK0                    000040  00001F  00005F        40       1  BANK0       1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            005F-007D             1F           1
        CODE             0001-0003              3           2
                         01EF-01FF             11
        CONST            0001-0003              3           2
                         01EF-01FF             11
        ENTRY            0001-0003              3           2
                         01EF-01FF             11
        IDLOC            2000-2003              4           2
        RAM              005F-007D             1F           1
        SFR0             0000-003F             40           1
        STRCODE          0001-0003              3           2
                         01EF-01FF             11
        STRING           0001-0003              3           2
                         01EF-01FF             11

                                  Symbol Table

?___lldiv                              cstackBANK0  0040
?___lmul                               cstackBANK0  0040
PWM_Set_Duty@duty                      cstackBANK0  004E
PWM_Set_Duty@temp                      cstackBANK0  0054
_ADCON                                 (abs)        001F
_ANSELA                                (abs)        0008
_Button_Get_Sleep_Mode                 text5        01E7
_Button_Get_State                      text19       01ED
_Button_ISR_Executables                text7        0077
_Button_Init                           text4        01A4
_Button_Set_Active_Mode                text18       01EB
_Button_Set_Sleep_Mode                 text17       01E2
_Button_State                          bssBANK0     005D
_FVRCON                                (abs)        001D
_INTCON                                (abs)        000B
_ISRs                                  text6        01D5
_LATA                                  (abs)        0007
_OPTION_REG                            (abs)        000E
_PIR1                                  (abs)        000C
_PORTA                                 (abs)        0005
_PR2                                   (abs)        0012
_PWM2CON                               (abs)        0019
_PWM2DCH                               (abs)        0018
_PWM2DCL                               (abs)        0017
_PWM_Clear_Execution_Status            text3        01E5
_PWM_Disable                           text15       0184
_PWM_Enable                            text16       016A
_PWM_Off                               text14       01E9
_PWM_On_100_Percent_Duty_Cycle         text10       01C3
_PWM_On_20_Percent_Duty_Cycle          text9        01B9
_PWM_On_50_Percent_Duty_Cycle          text8        01AF
_PWM_Set_Duty                          text11       00D1
_Sleep_Init                            text1        01CD
_Sleep_Unused_GPIO_Config              text2        01DD
_T2CON                                 (abs)        0013
_TMR2                                  (abs)        0011
_TRISA                                 (abs)        0006
_VREGCON                               (abs)        003E
_WPUA                                  (abs)        0009
__Habs1                                abs1         0000
__Hbank0                               bank0        0000
__HbssBANK0                            bssBANK0     0000
__Hcinit                               cinit        0011
__Hclrtext                             clrtext      0000
__Hcode                                code         0000
__Hcommon                              common       0000
__Hconfig                              config       2008
__HcstackBANK0                         cstackBANK0  0000
__HcstackCOMMON                        cstackCOMMON 0000
__Heeprom_data                         eeprom_data  0000
__Hend_init                            end_init     000B
__Hfunctab                             functab      0000
__Hinit                                init         000A
__Hintentry                            intentry     000A
__Hmaintext                            maintext     0000
__Hpowerup                             powerup      0000
__Hram                                 ram          0000
__Hreset_vec                           reset_vec    0001
__Hsfr0                                sfr0         0000
__Hspace_0                             (abs)        01EF
__Hspace_1                             (abs)        005F
__Hspace_2                             (abs)        0000
__Hspace_3                             (abs)        0000
__Hspace_4                             (abs)        400F
__Hstack                               stack        0000
__Hstrings                             strings      0000
__Htext                                text         0000
__Labs1                                abs1         0000
__Lbank0                               bank0        0000
__LbssBANK0                            bssBANK0     0000
__Lcinit                               cinit        000B
__Lclrtext                             clrtext      0000
__Lcode                                code         0000
__Lcommon                              common       0000
__Lconfig                              config       0000
__LcstackBANK0                         cstackBANK0  0000
__LcstackCOMMON                        cstackCOMMON 0000
__Leeprom_data                         eeprom_data  0000
__Lend_init                            end_init     000A
__Lfunctab                             functab      0000
__Linit                                init         000A
__Lintentry                            intentry     0004
__Lmaintext                            maintext     0000
__Lpowerup                             powerup      0000
__Lram                                 ram          0000
__Lreset_vec                           reset_vec    0000
__Lsfr0                                sfr0         0000
__Lspace_0                             (abs)        0000
__Lspace_1                             (abs)        0000
__Lspace_2                             (abs)        0000
__Lspace_3                             (abs)        0000
__Lspace_4                             (abs)        0000
__Lstack                               stack        0000
__Lstrings                             strings      0000
__Ltext                                text         0000
__S0                                   (abs)        01EF
__S1                                   (abs)        005F
___int_sp                              stack        0000
___latbits                             (abs)        0000
___lldiv                               text13       0011
___lldiv@counter                       cstackBANK0  004D
___lldiv@dividend                      cstackBANK0  0044
___lldiv@divisor                       cstackBANK0  0040
___lldiv@quotient                      cstackBANK0  0049
___lmul                                text12       0124
___lmul@multiplicand                   cstackBANK0  0044
___lmul@multiplier                     cstackBANK0  0040
___lmul@product                        cstackBANK0  0049
___sp                                  stack        0000
___stackhi                             (abs)        0000
___stacklo                             (abs)        0000
__end_of_Button_Get_Sleep_Mode         text5        01E9
__end_of_Button_Get_State              text19       01EF
__end_of_Button_ISR_Executables        text7        00D1
__end_of_Button_Init                   text4        01AF
__end_of_Button_Set_Active_Mode        text18       01ED
__end_of_Button_Set_Sleep_Mode         text17       01E5
__end_of_ISRs                          text6        01DD
__end_of_PWM_Clear_Execution_Status    text3        01E7
__end_of_PWM_Disable                   text15       0198
__end_of_PWM_Enable                    text16       0184
__end_of_PWM_Off                       text14       01EB
__end_of_PWM_On_100_Percent_Duty_Cycle text10       01CD
__end_of_PWM_On_20_Percent_Duty_Cycle  text9        01C3
__end_of_PWM_On_50_Percent_Duty_Cycle  text8        01B9
__end_of_PWM_Set_Duty                  text11       0124
__end_of_Sleep_Init                    text1        01D5
__end_of_Sleep_Unused_GPIO_Config      text2        01E2
__end_of___lldiv                       text13       0077
__end_of___lmul                        text12       016A
__end_of__initialization               cinit        000F
__end_of_main                          maintext     01A4
__initialization                       cinit        000B
__pbssBANK0                            bssBANK0     005B
__pcstackBANK0                         cstackBANK0  0040
__pcstackCOMMON                        cstackCOMMON 0000
__pintentry                            intentry     0004
__pmaintext                            maintext     0198
__ptext1                               text1        01CD
__ptext10                              text10       01C3
__ptext11                              text11       00D1
__ptext12                              text12       0124
__ptext13                              text13       0011
__ptext14                              text14       01E9
__ptext15                              text15       0184
__ptext16                              text16       016A
__ptext17                              text17       01E2
__ptext18                              text18       01EB
__ptext19                              text19       01ED
__ptext2                               text2        01DD
__ptext3                               text3        01E5
__ptext4                               text4        01A4
__ptext5                               text5        01E7
__ptext6                               text6        01D5
__ptext7                               text7        0077
__ptext8                               text8        01AF
__ptext9                               text9        01B9
_button_functions_executed             bssBANK0     005B
_executed                              bssBANK0     005E
_main                                  maintext     0198
_sleep_mode                            bssBANK0     005C
btemp                                  (abs)        007E
end_of_initialization                  cinit        000F
interrupt_function                     intentry     0004
intlevel0                              functab      0000
intlevel1                              functab      0000
intlevel2                              functab      0000
intlevel3                              functab      0000
intlevel4                              functab      0000
intlevel5                              functab      0000
reset_vec                              reset_vec    0000
saved_w                                (abs)        007E
start                                  init         000A
start_initialization                   cinit        000B
wtemp0                                 (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
button.c
		_Button_Get_Sleep_Mode		CODE           	01E7	0000	2
		_Button_Set_Sleep_Mode		CODE           	01E2	0000	3
		_Button_ISR_Executables		CODE           	0077	0000	90
		_Button_Init   		CODE           	01A4	0000	11
		_Button_Set_Active_Mode		CODE           	01EB	0000	2
		_Button_Get_State		CODE           	01ED	0000	2

button.c estimated size: 110

sleep.c
		_Sleep_Unused_GPIO_Config		CODE           	01DD	0000	5
		_Sleep_Init    		CODE           	01CD	0000	8

sleep.c estimated size: 13

C:\Program Files\Microchip\xc8\v2.40\pic\sources\c90\common\__lldiv.c
		___lldiv       		CODE           	0011	0000	102

C:\Program Files\Microchip\xc8\v2.40\pic\sources\c90\common\__lldiv.c estimated size: 102

pwm.c
		_PWM_Off       		CODE           	01E9	0000	2
		_PWM_On_100_Percent_Duty_Cycle		CODE           	01C3	0000	10
		_PWM_Set_Duty  		CODE           	00D1	0000	83
		_PWM_Disable   		CODE           	0184	0000	20
		_PWM_On_20_Percent_Duty_Cycle		CODE           	01B9	0000	10
		_PWM_On_50_Percent_Duty_Cycle		CODE           	01AF	0000	10
		_PWM_Enable    		CODE           	016A	0000	26
		_PWM_Clear_Execution_Status		CODE           	01E5	0000	2

pwm.c estimated size: 163

shared
		__initialization		CODE           	000B	0000	4

shared estimated size: 4

C:\Program Files\Microchip\xc8\v2.40\pic\sources\c90\common\Umul32.c
		___lmul        		CODE           	0124	0000	70

C:\Program Files\Microchip\xc8\v2.40\pic\sources\c90\common\Umul32.c estimated size: 70

main.c
		_ISRs          		CODE           	01D5	0000	8
		_main          		CODE           	0198	0000	12

main.c estimated size: 20

