Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Jaevillen\Desktop\problema3Gp3\microarquiteturaGp3.qsys --block-symbol-file --output-directory=C:\Users\Jaevillen\Desktop\problema3Gp3\microarquiteturaGp3 --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading problema3Gp3/microarquiteturaGp3.qsys
Progress: Reading input file
Progress: Adding LCD_Custom_instruction_0 [LCD_Custom_instruction 1.0]
Progress: Parameterizing module LCD_Custom_instruction_0
Progress: Adding barra_d_y [altera_avalon_pio 18.1]
Progress: Parameterizing module barra_d_y
Progress: Adding barra_e_y [altera_avalon_pio 18.1]
Progress: Parameterizing module barra_e_y
Progress: Adding bola_x [altera_avalon_pio 18.1]
Progress: Parameterizing module bola_x
Progress: Adding bola_y [altera_avalon_pio 18.1]
Progress: Parameterizing module bola_y
Progress: Adding buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module buttons
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds_columns [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_columns
Progress: Adding leds_rows [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_rows
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding vga_monitor_0 [vga_monitor 1.0]
Progress: Parameterizing module vga_monitor_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: microarquiteturaGp3.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: microarquiteturaGp3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Jaevillen\Desktop\problema3Gp3\microarquiteturaGp3.qsys --synthesis=VERILOG --output-directory=C:\Users\Jaevillen\Desktop\problema3Gp3\microarquiteturaGp3\synthesis --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading problema3Gp3/microarquiteturaGp3.qsys
Progress: Reading input file
Progress: Adding LCD_Custom_instruction_0 [LCD_Custom_instruction 1.0]
Progress: Parameterizing module LCD_Custom_instruction_0
Progress: Adding barra_d_y [altera_avalon_pio 18.1]
Progress: Parameterizing module barra_d_y
Progress: Adding barra_e_y [altera_avalon_pio 18.1]
Progress: Parameterizing module barra_e_y
Progress: Adding bola_x [altera_avalon_pio 18.1]
Progress: Parameterizing module bola_x
Progress: Adding bola_y [altera_avalon_pio 18.1]
Progress: Parameterizing module bola_y
Progress: Adding buttons [altera_avalon_pio 18.1]
Progress: Parameterizing module buttons
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds_columns [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_columns
Progress: Adding leds_rows [altera_avalon_pio 18.1]
Progress: Parameterizing module leds_rows
Progress: Adding nios2_qsys_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding vga_monitor_0 [vga_monitor 1.0]
Progress: Parameterizing module vga_monitor_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: microarquiteturaGp3.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: microarquiteturaGp3.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: microarquiteturaGp3: Generating microarquiteturaGp3 "microarquiteturaGp3" for QUARTUS_SYNTH
Warning: microarquiteturaGp3: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: microarquiteturaGp3: "No matching role found for nios2_qsys_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: LCD_Custom_instruction_0: "microarquiteturaGp3" instantiated LCD_Custom_instruction "LCD_Custom_instruction_0"
Info: barra_d_y: Starting RTL generation for module 'microarquiteturaGp3_barra_d_y'
Info: barra_d_y:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=microarquiteturaGp3_barra_d_y --dir=C:/Users/JAEVIL~1/AppData/Local/Temp/alt8144_2545196995647878291.dir/0077_barra_d_y_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAEVIL~1/AppData/Local/Temp/alt8144_2545196995647878291.dir/0077_barra_d_y_gen//microarquiteturaGp3_barra_d_y_component_configuration.pl  --do_build_sim=0  ]
Info: barra_d_y: Done RTL generation for module 'microarquiteturaGp3_barra_d_y'
Info: barra_d_y: "microarquiteturaGp3" instantiated altera_avalon_pio "barra_d_y"
Info: buttons: Starting RTL generation for module 'microarquiteturaGp3_buttons'
Info: buttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=microarquiteturaGp3_buttons --dir=C:/Users/JAEVIL~1/AppData/Local/Temp/alt8144_2545196995647878291.dir/0078_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAEVIL~1/AppData/Local/Temp/alt8144_2545196995647878291.dir/0078_buttons_gen//microarquiteturaGp3_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: buttons: Done RTL generation for module 'microarquiteturaGp3_buttons'
Info: buttons: "microarquiteturaGp3" instantiated altera_avalon_pio "buttons"
Info: jtag_uart_0: Starting RTL generation for module 'microarquiteturaGp3_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=microarquiteturaGp3_jtag_uart_0 --dir=C:/Users/JAEVIL~1/AppData/Local/Temp/alt8144_2545196995647878291.dir/0079_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAEVIL~1/AppData/Local/Temp/alt8144_2545196995647878291.dir/0079_jtag_uart_0_gen//microarquiteturaGp3_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'microarquiteturaGp3_jtag_uart_0'
Info: jtag_uart_0: "microarquiteturaGp3" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_qsys_0: "microarquiteturaGp3" instantiated altera_nios2_gen2 "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'microarquiteturaGp3_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=microarquiteturaGp3_onchip_memory2_0 --dir=C:/Users/JAEVIL~1/AppData/Local/Temp/alt8144_2545196995647878291.dir/0080_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JAEVIL~1/AppData/Local/Temp/alt8144_2545196995647878291.dir/0080_onchip_memory2_0_gen//microarquiteturaGp3_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'microarquiteturaGp3_onchip_memory2_0'
Info: onchip_memory2_0: "microarquiteturaGp3" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: vga_monitor_0: "microarquiteturaGp3" instantiated vga_monitor "vga_monitor_0"
Info: nios2_qsys_0_custom_instruction_master_translator: "microarquiteturaGp3" instantiated altera_customins_master_translator "nios2_qsys_0_custom_instruction_master_translator"
Info: nios2_qsys_0_custom_instruction_master_multi_xconnect: "microarquiteturaGp3" instantiated altera_customins_xconnect "nios2_qsys_0_custom_instruction_master_multi_xconnect"
Info: nios2_qsys_0_custom_instruction_master_multi_slave_translator0: "microarquiteturaGp3" instantiated altera_customins_slave_translator "nios2_qsys_0_custom_instruction_master_multi_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "microarquiteturaGp3" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "microarquiteturaGp3" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "microarquiteturaGp3" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'microarquiteturaGp3_nios2_qsys_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=microarquiteturaGp3_nios2_qsys_0_cpu --dir=C:/Users/JAEVIL~1/AppData/Local/Temp/alt8144_2545196995647878291.dir/0087_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/JAEVIL~1/AppData/Local/Temp/alt8144_2545196995647878291.dir/0087_cpu_gen//microarquiteturaGp3_nios2_qsys_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.09.05 02:28:54 (*) Starting Nios II generation
Info: cpu: # 2019.09.05 02:28:54 (*)   Checking for plaintext license.
Info: cpu: # 2019.09.05 02:28:56 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.09.05 02:28:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.09.05 02:28:56 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.09.05 02:28:56 (*)   Plaintext license not found.
Info: cpu: # 2019.09.05 02:28:56 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.09.05 02:28:56 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.09.05 02:28:56 (*)   Creating all objects for CPU
Info: cpu: # 2019.09.05 02:28:58 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.09.05 02:28:58 (*)   Creating plain-text RTL
Info: cpu: # 2019.09.05 02:28:59 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'microarquiteturaGp3_nios2_qsys_0_cpu'
Info: cpu: "nios2_qsys_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Jaevillen/Desktop/problema3Gp3/microarquiteturaGp3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: microarquiteturaGp3: Done "microarquiteturaGp3" with 28 modules, 41 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
