[2025-09-17 15:10:14] START suite=gap trace=bc-3
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-3.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 4549504 heartbeat IPC: 2.198 cumulative IPC: 2.198 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6926735 heartbeat IPC: 4.207 cumulative IPC: 2.887 (Simulation time: 00 hr 02 min 06 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6926735 cumulative IPC: 2.887 (Simulation time: 00 hr 02 min 06 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6926735 cumulative IPC: 2.887 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 42006694 heartbeat IPC: 0.2851 cumulative IPC: 0.2851 (Simulation time: 00 hr 07 min 12 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 76793407 heartbeat IPC: 0.2875 cumulative IPC: 0.2863 (Simulation time: 00 hr 12 min 11 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 112153546 heartbeat IPC: 0.2828 cumulative IPC: 0.2851 (Simulation time: 00 hr 16 min 59 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 147941473 heartbeat IPC: 0.2794 cumulative IPC: 0.2837 (Simulation time: 00 hr 22 min 28 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 183781365 heartbeat IPC: 0.279 cumulative IPC: 0.2827 (Simulation time: 00 hr 28 min 02 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 219653241 heartbeat IPC: 0.2788 cumulative IPC: 0.2821 (Simulation time: 00 hr 33 min 29 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 255500763 heartbeat IPC: 0.279 cumulative IPC: 0.2816 (Simulation time: 00 hr 39 min 01 sec)
Heartbeat CPU 0 instructions: 100000007 cycles: 291132564 heartbeat IPC: 0.2806 cumulative IPC: 0.2815 (Simulation time: 00 hr 44 min 17 sec)
Heartbeat CPU 0 instructions: 110000007 cycles: 326985151 heartbeat IPC: 0.2789 cumulative IPC: 0.2812 (Simulation time: 00 hr 49 min 50 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 355407514 cumulative IPC: 0.2814 (Simulation time: 00 hr 55 min 12 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 355407514 cumulative IPC: 0.2814 (Simulation time: 00 hr 55 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-3.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2814 instructions: 100000000 cycles: 355407514
CPU 0 Branch Prediction Accuracy: 90.03% MPKI: 21.29 Average ROB Occupancy at Mispredict: 42.61
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 21.29
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 120612
LQ_STALL: 0
SQ_STALL: 441962


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 88
REPLAY_LOAD: 80.10911
NON_REPLAY_LOAD: 47.282486

== Total ==
ADDR_TRANS: 24288
REPLAY_LOAD: 71217
NON_REPLAY_LOAD: 25107

== Counts ==
ADDR_TRANS: 276
REPLAY_LOAD: 889
NON_REPLAY_LOAD: 531

cpu0->cpu0_STLB TOTAL        ACCESS:    3847729 HIT:    2692388 MISS:    1155341 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    3847729 HIT:    2692388 MISS:    1155341 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 106.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   14167494 HIT:    4273596 MISS:    9893898 MSHR_MERGE:     353889
cpu0->cpu0_L2C LOAD         ACCESS:    8630266 HIT:    1500308 MISS:    7129958 MSHR_MERGE:      13462
cpu0->cpu0_L2C RFO          ACCESS:      36813 HIT:       6200 MISS:      30613 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    1956781 HIT:     659355 MISS:    1297426 MSHR_MERGE:     340427
cpu0->cpu0_L2C WRITE        ACCESS:    1854358 HIT:    1854209 MISS:        149 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    1689276 HIT:     253524 MISS:    1435752 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1564323 ISSUED:    1564323 USEFUL:     422325 USELESS:     206767
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 86.74 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:      76651 HIT:      76651 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:      76651 HIT:      76651 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30296110 HIT:   18411932 MISS:   11884178 MSHR_MERGE:    1135247
cpu0->cpu0_L1D LOAD         ACCESS:   23742209 HIT:   14194789 MISS:    9547420 MSHR_MERGE:     917156
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     551743 HIT:      61611 MISS:     490132 MSHR_MERGE:      97555
cpu0->cpu0_L1D WRITE        ACCESS:    3696266 HIT:    3613030 MISS:      83236 MSHR_MERGE:      46422
cpu0->cpu0_L1D TRANSLATION  ACCESS:    2305892 HIT:     542502 MISS:    1763390 MSHR_MERGE:      74114
cpu0->cpu0_L1D PREFETCH REQUESTED:     801762 ISSUED:     551743 USEFUL:     108686 USELESS:     250151
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 81.58 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:      61424 HIT:      61424 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:      61424 HIT:      61424 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27396289 HIT:   22032792 MISS:    5363497 MSHR_MERGE:    1515768
cpu0->cpu0_DTLB LOAD         ACCESS:   27396289 HIT:   22032792 MISS:    5363497 MSHR_MERGE:    1515768
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 36.35 cycles
cpu0->LLC TOTAL        ACCESS:   11361574 HIT:    5673181 MISS:    5688393 MSHR_MERGE:      10317
cpu0->LLC LOAD         ACCESS:    7116497 HIT:    2743347 MISS:    4373150 MSHR_MERGE:       1636
cpu0->LLC RFO          ACCESS:      30613 HIT:        906 MISS:      29707 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     956997 HIT:     112433 MISS:     844564 MSHR_MERGE:       8681
cpu0->LLC WRITE        ACCESS:    1821715 HIT:    1821436 MISS:        279 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1435752 HIT:     995059 MISS:     440693 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      82879
  ROW_BUFFER_MISS:    5594701
  AVG DBUS CONGESTED CYCLE: 6.491
Channel 0 WQ ROW_BUFFER_HIT:     544223
  ROW_BUFFER_MISS:    1098709
  FULL:          0
Channel 0 REFRESHES ISSUED:      29617

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        40680       770009      1421673      1873457
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          480       110790       518597       452464
  STLB miss resolved @ L2C                0          656        24277        73320       183579
  STLB miss resolved @ LLC                0         1374        74577       335869       629947
  STLB miss resolved @ MEM                0          312        94163       332752       309124

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 16:05:26] END   suite=gap trace=bc-3 (rc=0)
