---
title: "Blog"
layout: single
permalink: /blog/
author_profile: true
---

Welcome to my blog! I write about AI, hardware-aware deep learning, VLSI design, timing analysis, and signal processing.  
Here are my **latest articles published on Medium**:

---

### 📝 Latest Blog Posts

#### 🔗 [Run LLMs on Windows Using Ollama](https://srsapireddy.medium.com/run-large-language-models-in-minutes-on-windows-using-ollama-1c3e4b5d6f7g)
*April 23, 2025*  
How to run ChatGPT-style models directly on Windows using Ollama without cloud dependency.

---

#### 🔗 [Setting Up an NVIDIA GPU for Deep Learning](https://srsapireddy.medium.com/setting-up-an-nvidia-gpu-for-deep-learning-2a4b6c8d9e0f)
*January 2, 2025*  
A complete guide to installing CUDA, cuDNN, and frameworks for your AI workflows.

---

#### 🔗 [Create an AI PoC as a Manager](https://srsapireddy.medium.com/how-to-create-a-proof-of-concept-poc-for-your-ai-project-as-a-manager-3b5c7d9e0f1g)
*December 22, 2024*  
Strategize and build proof-of-concepts aligned with business goals and product feasibility.

---

#### 🔗 [Understanding Self-Attention in Transformers](https://srsapireddy.medium.com/understanding-self-attention-and-multi-head-attention-in-transformers-4c6d8e0f1g2h)
*December 22, 2024*  
A simplified explanation of attention and multi-head mechanisms in Transformer models.

---

#### 🔗 [Hands-On Power Analysis with OpenSTA](https://srsapireddy.medium.com/hands-on-power-analysis-with-opensta-a-comprehensive-guide-5d7e9f1g2h3i)
*September 15, 2024*  
Analyze VLSI power and delay using real-world workflows in OpenSTA.

---

#### 🔗 [Delay Calculation & Static Timing Analysis](https://srsapireddy.medium.com/understanding-delay-calculation-and-static-timing-analysis-using-opensta-a-comprehensive-tutorial-6e8f0g1h2i3j)
*September 8, 2024*  
Explore STA theory and practical reporting using OpenSTA for chip design.

---

#### 🔗 [Running OpenSTA in Docker](https://srsapireddy.medium.com/a-step-by-step-guide-to-installing-and-running-opensta-in-a-docker-environment-for-static-timing-analysis-7f9g1h2i3j4k)
*September 1, 2024*  
Use Docker to quickly spin up OpenSTA and perform reusable analyses.

---

#### 🔗 [Logic Optimization with Yosys](https://srsapireddy.medium.com/enhancing-vlsi-designs-with-logic-optimization-using-yosys-8g0h2i3j4k5l)
*August 21, 2024*  
Optimize your Verilog RTL using Yosys logic minimization and synthesis passes.

---

#### 🔗 [Logic Synthesis Tutorial with Yosys](https://srsapireddy.medium.com/exploring-logic-synthesis-with-yosys-a-tutorial-overview-9h1i3j4k5l6m)
*August 11, 2024*  
Get started with synthesis workflows using Yosys in open-source digital design.

---

#### 🔗 [Verilog Simulation with Icarus](https://srsapireddy.medium.com/simulation-based-verification-using-icarus-designing-and-simulating-a-4-bit-synchronous-counter-0i2j4k5l6m7n)
*August 9, 2024*  
Design and verify a 4-bit counter using Icarus Verilog and waveform viewers.

---

👉 For more, visit my [Medium blog →](https://medium.com/@srsapireddy)
