
TEST_BME280_ISP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08005580  08005580  00015580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005608  08005608  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08005608  08005608  00015608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005610  08005610  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005610  08005610  00015610  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005614  08005614  00015614  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08005618  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  2000005c  08005674  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002b4  08005674  000202b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c2fa  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001aed  00000000  00000000  0002c3c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ac0  00000000  00000000  0002deb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000848  00000000  00000000  0002e978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025f2d  00000000  00000000  0002f1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cefc  00000000  00000000  000550ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e9b21  00000000  00000000  00061fe9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003138  00000000  00000000  0014bb0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0014ec44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005568 	.word	0x08005568

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08005568 	.word	0x08005568

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_ldivmod>:
 8000270:	b97b      	cbnz	r3, 8000292 <__aeabi_ldivmod+0x22>
 8000272:	b972      	cbnz	r2, 8000292 <__aeabi_ldivmod+0x22>
 8000274:	2900      	cmp	r1, #0
 8000276:	bfbe      	ittt	lt
 8000278:	2000      	movlt	r0, #0
 800027a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800027e:	e006      	blt.n	800028e <__aeabi_ldivmod+0x1e>
 8000280:	bf08      	it	eq
 8000282:	2800      	cmpeq	r0, #0
 8000284:	bf1c      	itt	ne
 8000286:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800028a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800028e:	f000 b9bb 	b.w	8000608 <__aeabi_idiv0>
 8000292:	f1ad 0c08 	sub.w	ip, sp, #8
 8000296:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800029a:	2900      	cmp	r1, #0
 800029c:	db09      	blt.n	80002b2 <__aeabi_ldivmod+0x42>
 800029e:	2b00      	cmp	r3, #0
 80002a0:	db1a      	blt.n	80002d8 <__aeabi_ldivmod+0x68>
 80002a2:	f000 f84d 	bl	8000340 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4770      	bx	lr
 80002b2:	4240      	negs	r0, r0
 80002b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	db1b      	blt.n	80002f4 <__aeabi_ldivmod+0x84>
 80002bc:	f000 f840 	bl	8000340 <__udivmoddi4>
 80002c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002c8:	b004      	add	sp, #16
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	4252      	negs	r2, r2
 80002d2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d6:	4770      	bx	lr
 80002d8:	4252      	negs	r2, r2
 80002da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002de:	f000 f82f 	bl	8000340 <__udivmoddi4>
 80002e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ea:	b004      	add	sp, #16
 80002ec:	4240      	negs	r0, r0
 80002ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f2:	4770      	bx	lr
 80002f4:	4252      	negs	r2, r2
 80002f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002fa:	f000 f821 	bl	8000340 <__udivmoddi4>
 80002fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000302:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000306:	b004      	add	sp, #16
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000320:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000324:	f000 b970 	b.w	8000608 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9e08      	ldr	r6, [sp, #32]
 8000346:	460d      	mov	r5, r1
 8000348:	4604      	mov	r4, r0
 800034a:	460f      	mov	r7, r1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d14a      	bne.n	80003e6 <__udivmoddi4+0xa6>
 8000350:	428a      	cmp	r2, r1
 8000352:	4694      	mov	ip, r2
 8000354:	d965      	bls.n	8000422 <__udivmoddi4+0xe2>
 8000356:	fab2 f382 	clz	r3, r2
 800035a:	b143      	cbz	r3, 800036e <__udivmoddi4+0x2e>
 800035c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000360:	f1c3 0220 	rsb	r2, r3, #32
 8000364:	409f      	lsls	r7, r3
 8000366:	fa20 f202 	lsr.w	r2, r0, r2
 800036a:	4317      	orrs	r7, r2
 800036c:	409c      	lsls	r4, r3
 800036e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000372:	fa1f f58c 	uxth.w	r5, ip
 8000376:	fbb7 f1fe 	udiv	r1, r7, lr
 800037a:	0c22      	lsrs	r2, r4, #16
 800037c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000380:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000384:	fb01 f005 	mul.w	r0, r1, r5
 8000388:	4290      	cmp	r0, r2
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x62>
 800038c:	eb1c 0202 	adds.w	r2, ip, r2
 8000390:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000394:	f080 811c 	bcs.w	80005d0 <__udivmoddi4+0x290>
 8000398:	4290      	cmp	r0, r2
 800039a:	f240 8119 	bls.w	80005d0 <__udivmoddi4+0x290>
 800039e:	3902      	subs	r1, #2
 80003a0:	4462      	add	r2, ip
 80003a2:	1a12      	subs	r2, r2, r0
 80003a4:	b2a4      	uxth	r4, r4
 80003a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ae:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003b2:	fb00 f505 	mul.w	r5, r0, r5
 80003b6:	42a5      	cmp	r5, r4
 80003b8:	d90a      	bls.n	80003d0 <__udivmoddi4+0x90>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003c2:	f080 8107 	bcs.w	80005d4 <__udivmoddi4+0x294>
 80003c6:	42a5      	cmp	r5, r4
 80003c8:	f240 8104 	bls.w	80005d4 <__udivmoddi4+0x294>
 80003cc:	4464      	add	r4, ip
 80003ce:	3802      	subs	r0, #2
 80003d0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003d4:	1b64      	subs	r4, r4, r5
 80003d6:	2100      	movs	r1, #0
 80003d8:	b11e      	cbz	r6, 80003e2 <__udivmoddi4+0xa2>
 80003da:	40dc      	lsrs	r4, r3
 80003dc:	2300      	movs	r3, #0
 80003de:	e9c6 4300 	strd	r4, r3, [r6]
 80003e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0xbc>
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	f000 80ed 	beq.w	80005ca <__udivmoddi4+0x28a>
 80003f0:	2100      	movs	r1, #0
 80003f2:	e9c6 0500 	strd	r0, r5, [r6]
 80003f6:	4608      	mov	r0, r1
 80003f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003fc:	fab3 f183 	clz	r1, r3
 8000400:	2900      	cmp	r1, #0
 8000402:	d149      	bne.n	8000498 <__udivmoddi4+0x158>
 8000404:	42ab      	cmp	r3, r5
 8000406:	d302      	bcc.n	800040e <__udivmoddi4+0xce>
 8000408:	4282      	cmp	r2, r0
 800040a:	f200 80f8 	bhi.w	80005fe <__udivmoddi4+0x2be>
 800040e:	1a84      	subs	r4, r0, r2
 8000410:	eb65 0203 	sbc.w	r2, r5, r3
 8000414:	2001      	movs	r0, #1
 8000416:	4617      	mov	r7, r2
 8000418:	2e00      	cmp	r6, #0
 800041a:	d0e2      	beq.n	80003e2 <__udivmoddi4+0xa2>
 800041c:	e9c6 4700 	strd	r4, r7, [r6]
 8000420:	e7df      	b.n	80003e2 <__udivmoddi4+0xa2>
 8000422:	b902      	cbnz	r2, 8000426 <__udivmoddi4+0xe6>
 8000424:	deff      	udf	#255	; 0xff
 8000426:	fab2 f382 	clz	r3, r2
 800042a:	2b00      	cmp	r3, #0
 800042c:	f040 8090 	bne.w	8000550 <__udivmoddi4+0x210>
 8000430:	1a8a      	subs	r2, r1, r2
 8000432:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000436:	fa1f fe8c 	uxth.w	lr, ip
 800043a:	2101      	movs	r1, #1
 800043c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000440:	fb07 2015 	mls	r0, r7, r5, r2
 8000444:	0c22      	lsrs	r2, r4, #16
 8000446:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800044a:	fb0e f005 	mul.w	r0, lr, r5
 800044e:	4290      	cmp	r0, r2
 8000450:	d908      	bls.n	8000464 <__udivmoddi4+0x124>
 8000452:	eb1c 0202 	adds.w	r2, ip, r2
 8000456:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x122>
 800045c:	4290      	cmp	r0, r2
 800045e:	f200 80cb 	bhi.w	80005f8 <__udivmoddi4+0x2b8>
 8000462:	4645      	mov	r5, r8
 8000464:	1a12      	subs	r2, r2, r0
 8000466:	b2a4      	uxth	r4, r4
 8000468:	fbb2 f0f7 	udiv	r0, r2, r7
 800046c:	fb07 2210 	mls	r2, r7, r0, r2
 8000470:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000474:	fb0e fe00 	mul.w	lr, lr, r0
 8000478:	45a6      	cmp	lr, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x14e>
 800047c:	eb1c 0404 	adds.w	r4, ip, r4
 8000480:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000484:	d202      	bcs.n	800048c <__udivmoddi4+0x14c>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f200 80bb 	bhi.w	8000602 <__udivmoddi4+0x2c2>
 800048c:	4610      	mov	r0, r2
 800048e:	eba4 040e 	sub.w	r4, r4, lr
 8000492:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000496:	e79f      	b.n	80003d8 <__udivmoddi4+0x98>
 8000498:	f1c1 0720 	rsb	r7, r1, #32
 800049c:	408b      	lsls	r3, r1
 800049e:	fa22 fc07 	lsr.w	ip, r2, r7
 80004a2:	ea4c 0c03 	orr.w	ip, ip, r3
 80004a6:	fa05 f401 	lsl.w	r4, r5, r1
 80004aa:	fa20 f307 	lsr.w	r3, r0, r7
 80004ae:	40fd      	lsrs	r5, r7
 80004b0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004b4:	4323      	orrs	r3, r4
 80004b6:	fbb5 f8f9 	udiv	r8, r5, r9
 80004ba:	fa1f fe8c 	uxth.w	lr, ip
 80004be:	fb09 5518 	mls	r5, r9, r8, r5
 80004c2:	0c1c      	lsrs	r4, r3, #16
 80004c4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004c8:	fb08 f50e 	mul.w	r5, r8, lr
 80004cc:	42a5      	cmp	r5, r4
 80004ce:	fa02 f201 	lsl.w	r2, r2, r1
 80004d2:	fa00 f001 	lsl.w	r0, r0, r1
 80004d6:	d90b      	bls.n	80004f0 <__udivmoddi4+0x1b0>
 80004d8:	eb1c 0404 	adds.w	r4, ip, r4
 80004dc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004e0:	f080 8088 	bcs.w	80005f4 <__udivmoddi4+0x2b4>
 80004e4:	42a5      	cmp	r5, r4
 80004e6:	f240 8085 	bls.w	80005f4 <__udivmoddi4+0x2b4>
 80004ea:	f1a8 0802 	sub.w	r8, r8, #2
 80004ee:	4464      	add	r4, ip
 80004f0:	1b64      	subs	r4, r4, r5
 80004f2:	b29d      	uxth	r5, r3
 80004f4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004f8:	fb09 4413 	mls	r4, r9, r3, r4
 80004fc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000500:	fb03 fe0e 	mul.w	lr, r3, lr
 8000504:	45a6      	cmp	lr, r4
 8000506:	d908      	bls.n	800051a <__udivmoddi4+0x1da>
 8000508:	eb1c 0404 	adds.w	r4, ip, r4
 800050c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000510:	d26c      	bcs.n	80005ec <__udivmoddi4+0x2ac>
 8000512:	45a6      	cmp	lr, r4
 8000514:	d96a      	bls.n	80005ec <__udivmoddi4+0x2ac>
 8000516:	3b02      	subs	r3, #2
 8000518:	4464      	add	r4, ip
 800051a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800051e:	fba3 9502 	umull	r9, r5, r3, r2
 8000522:	eba4 040e 	sub.w	r4, r4, lr
 8000526:	42ac      	cmp	r4, r5
 8000528:	46c8      	mov	r8, r9
 800052a:	46ae      	mov	lr, r5
 800052c:	d356      	bcc.n	80005dc <__udivmoddi4+0x29c>
 800052e:	d053      	beq.n	80005d8 <__udivmoddi4+0x298>
 8000530:	b156      	cbz	r6, 8000548 <__udivmoddi4+0x208>
 8000532:	ebb0 0208 	subs.w	r2, r0, r8
 8000536:	eb64 040e 	sbc.w	r4, r4, lr
 800053a:	fa04 f707 	lsl.w	r7, r4, r7
 800053e:	40ca      	lsrs	r2, r1
 8000540:	40cc      	lsrs	r4, r1
 8000542:	4317      	orrs	r7, r2
 8000544:	e9c6 7400 	strd	r7, r4, [r6]
 8000548:	4618      	mov	r0, r3
 800054a:	2100      	movs	r1, #0
 800054c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000550:	f1c3 0120 	rsb	r1, r3, #32
 8000554:	fa02 fc03 	lsl.w	ip, r2, r3
 8000558:	fa20 f201 	lsr.w	r2, r0, r1
 800055c:	fa25 f101 	lsr.w	r1, r5, r1
 8000560:	409d      	lsls	r5, r3
 8000562:	432a      	orrs	r2, r5
 8000564:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000568:	fa1f fe8c 	uxth.w	lr, ip
 800056c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000570:	fb07 1510 	mls	r5, r7, r0, r1
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800057a:	fb00 f50e 	mul.w	r5, r0, lr
 800057e:	428d      	cmp	r5, r1
 8000580:	fa04 f403 	lsl.w	r4, r4, r3
 8000584:	d908      	bls.n	8000598 <__udivmoddi4+0x258>
 8000586:	eb1c 0101 	adds.w	r1, ip, r1
 800058a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800058e:	d22f      	bcs.n	80005f0 <__udivmoddi4+0x2b0>
 8000590:	428d      	cmp	r5, r1
 8000592:	d92d      	bls.n	80005f0 <__udivmoddi4+0x2b0>
 8000594:	3802      	subs	r0, #2
 8000596:	4461      	add	r1, ip
 8000598:	1b49      	subs	r1, r1, r5
 800059a:	b292      	uxth	r2, r2
 800059c:	fbb1 f5f7 	udiv	r5, r1, r7
 80005a0:	fb07 1115 	mls	r1, r7, r5, r1
 80005a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a8:	fb05 f10e 	mul.w	r1, r5, lr
 80005ac:	4291      	cmp	r1, r2
 80005ae:	d908      	bls.n	80005c2 <__udivmoddi4+0x282>
 80005b0:	eb1c 0202 	adds.w	r2, ip, r2
 80005b4:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80005b8:	d216      	bcs.n	80005e8 <__udivmoddi4+0x2a8>
 80005ba:	4291      	cmp	r1, r2
 80005bc:	d914      	bls.n	80005e8 <__udivmoddi4+0x2a8>
 80005be:	3d02      	subs	r5, #2
 80005c0:	4462      	add	r2, ip
 80005c2:	1a52      	subs	r2, r2, r1
 80005c4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005c8:	e738      	b.n	800043c <__udivmoddi4+0xfc>
 80005ca:	4631      	mov	r1, r6
 80005cc:	4630      	mov	r0, r6
 80005ce:	e708      	b.n	80003e2 <__udivmoddi4+0xa2>
 80005d0:	4639      	mov	r1, r7
 80005d2:	e6e6      	b.n	80003a2 <__udivmoddi4+0x62>
 80005d4:	4610      	mov	r0, r2
 80005d6:	e6fb      	b.n	80003d0 <__udivmoddi4+0x90>
 80005d8:	4548      	cmp	r0, r9
 80005da:	d2a9      	bcs.n	8000530 <__udivmoddi4+0x1f0>
 80005dc:	ebb9 0802 	subs.w	r8, r9, r2
 80005e0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005e4:	3b01      	subs	r3, #1
 80005e6:	e7a3      	b.n	8000530 <__udivmoddi4+0x1f0>
 80005e8:	4645      	mov	r5, r8
 80005ea:	e7ea      	b.n	80005c2 <__udivmoddi4+0x282>
 80005ec:	462b      	mov	r3, r5
 80005ee:	e794      	b.n	800051a <__udivmoddi4+0x1da>
 80005f0:	4640      	mov	r0, r8
 80005f2:	e7d1      	b.n	8000598 <__udivmoddi4+0x258>
 80005f4:	46d0      	mov	r8, sl
 80005f6:	e77b      	b.n	80004f0 <__udivmoddi4+0x1b0>
 80005f8:	3d02      	subs	r5, #2
 80005fa:	4462      	add	r2, ip
 80005fc:	e732      	b.n	8000464 <__udivmoddi4+0x124>
 80005fe:	4608      	mov	r0, r1
 8000600:	e70a      	b.n	8000418 <__udivmoddi4+0xd8>
 8000602:	4464      	add	r4, ip
 8000604:	3802      	subs	r0, #2
 8000606:	e742      	b.n	800048e <__udivmoddi4+0x14e>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <BME280_compensate_T_int32.0>:
	MX_GPIO_Init();
	MX_USART2_UART_Init();
	MX_SPI1_Init();
	/* USER CODE BEGIN 2 */

	int32_t BME280_compensate_T_int32(int32_t adc_T) {
 800060c:	b480      	push	{r7}
 800060e:	b087      	sub	sp, #28
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	4663      	mov	r3, ip
 8000616:	f8c7 c000 	str.w	ip, [r7]
		int32_t var1, var2, T;
		var1 = ((((adc_T >> 3) - ((int32_t) dig_T1 << 1))) * ((int32_t) dig_T2))
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	10d1      	asrs	r1, r2, #3
 800061e:	8c1a      	ldrh	r2, [r3, #32]
 8000620:	0052      	lsls	r2, r2, #1
 8000622:	1a8a      	subs	r2, r1, r2
 8000624:	f9b3 101e 	ldrsh.w	r1, [r3, #30]
 8000628:	fb01 f202 	mul.w	r2, r1, r2
 800062c:	12d2      	asrs	r2, r2, #11
 800062e:	617a      	str	r2, [r7, #20]
				>> 11;
		var2 = (((((adc_T >> 4) - ((int32_t) dig_T1))
 8000630:	687a      	ldr	r2, [r7, #4]
 8000632:	1112      	asrs	r2, r2, #4
 8000634:	8c19      	ldrh	r1, [r3, #32]
 8000636:	1a52      	subs	r2, r2, r1
				* ((adc_T >> 4) - ((int32_t) dig_T1))) >> 12)
 8000638:	6879      	ldr	r1, [r7, #4]
 800063a:	1109      	asrs	r1, r1, #4
 800063c:	8c18      	ldrh	r0, [r3, #32]
 800063e:	1a09      	subs	r1, r1, r0
 8000640:	fb01 f202 	mul.w	r2, r1, r2
 8000644:	1312      	asrs	r2, r2, #12
				* ((int32_t) dig_T3)) >> 14;
 8000646:	f9b3 101c 	ldrsh.w	r1, [r3, #28]
 800064a:	fb01 f202 	mul.w	r2, r1, r2
		var2 = (((((adc_T >> 4) - ((int32_t) dig_T1))
 800064e:	1392      	asrs	r2, r2, #14
 8000650:	613a      	str	r2, [r7, #16]
		t_fine = var1 + var2;
 8000652:	6979      	ldr	r1, [r7, #20]
 8000654:	693a      	ldr	r2, [r7, #16]
 8000656:	440a      	add	r2, r1
 8000658:	601a      	str	r2, [r3, #0]
		T = (t_fine * 5 + 128) >> 8;
 800065a:	681a      	ldr	r2, [r3, #0]
 800065c:	4613      	mov	r3, r2
 800065e:	009b      	lsls	r3, r3, #2
 8000660:	4413      	add	r3, r2
 8000662:	3380      	adds	r3, #128	; 0x80
 8000664:	121b      	asrs	r3, r3, #8
 8000666:	60fb      	str	r3, [r7, #12]
		return T;
 8000668:	68fb      	ldr	r3, [r7, #12]
	}
 800066a:	4618      	mov	r0, r3
 800066c:	371c      	adds	r7, #28
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
	...

08000678 <main>:
int main(void) {
 8000678:	b580      	push	{r7, lr}
 800067a:	b0b8      	sub	sp, #224	; 0xe0
 800067c:	af02      	add	r7, sp, #8
 800067e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000682:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	uint16_t dig_T1 = 0;
 8000686:	2300      	movs	r3, #0
 8000688:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
	int16_t dig_T2 = 0;
 800068c:	2300      	movs	r3, #0
 800068e:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
	int16_t dig_T3 = 0;
 8000692:	2300      	movs	r3, #0
 8000694:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
	uint16_t dig_P1 = 0;
 8000698:	2300      	movs	r3, #0
 800069a:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
	int16_t dig_P2 = 0;
 800069e:	2300      	movs	r3, #0
 80006a0:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
	int16_t dig_P3 = 0;
 80006a4:	2300      	movs	r3, #0
 80006a6:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
	int16_t dig_P4 = 0;
 80006aa:	2300      	movs	r3, #0
 80006ac:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
	int16_t dig_P5 = 0;
 80006b0:	2300      	movs	r3, #0
 80006b2:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
	int16_t dig_P6 = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
	int16_t dig_P7 = 0;
 80006bc:	2300      	movs	r3, #0
 80006be:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
	int16_t dig_P8 = 0;
 80006c2:	2300      	movs	r3, #0
 80006c4:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
	int16_t dig_P9 = 0;
 80006c8:	2300      	movs	r3, #0
 80006ca:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
	HAL_Init();
 80006ce:	f000 ff6b 	bl	80015a8 <HAL_Init>
	SystemClock_Config();
 80006d2:	f000 fce0 	bl	8001096 <SystemClock_Config>
	MX_GPIO_Init();
 80006d6:	f000 fd9d 	bl	8001214 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80006da:	f000 fd6b 	bl	80011b4 <MX_USART2_UART_Init>
	MX_SPI1_Init();
 80006de:	f000 fd2b 	bl	8001138 <MX_SPI1_Init>
		v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
		v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
		return (uint32_t) (v_x1_u32r >> 12);
	}

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80006e2:	2201      	movs	r2, #1
 80006e4:	2140      	movs	r1, #64	; 0x40
 80006e6:	48d9      	ldr	r0, [pc, #868]	; (8000a4c <main+0x3d4>)
 80006e8:	f001 fa8e 	bl	8001c08 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80006ec:	2064      	movs	r0, #100	; 0x64
 80006ee:	f000 ffd7 	bl	80016a0 <HAL_Delay>

	uint8_t active_h[2];
	active_h[0] = 0xF2 & ~ 0b10000000;
 80006f2:	2372      	movs	r3, #114	; 0x72
 80006f4:	743b      	strb	r3, [r7, #16]
	active_h[1] = 0x03;
 80006f6:	2303      	movs	r3, #3
 80006f8:	747b      	strb	r3, [r7, #17]

	uint8_t active_t_p[2];
	active_t_p[0] = 0xF4 & ~ 0b10000000;
 80006fa:	2374      	movs	r3, #116	; 0x74
 80006fc:	733b      	strb	r3, [r7, #12]
	active_t_p[1] = 0x27; //(0x03 << 5) | (0x05 << 2) | 0x03:
 80006fe:	2327      	movs	r3, #39	; 0x27
 8000700:	737b      	strb	r3, [r7, #13]
	//write to humidity

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000702:	2200      	movs	r2, #0
 8000704:	2140      	movs	r1, #64	; 0x40
 8000706:	48d1      	ldr	r0, [pc, #836]	; (8000a4c <main+0x3d4>)
 8000708:	f001 fa7e 	bl	8001c08 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, active_h, 2, 1000);
 800070c:	f107 0110 	add.w	r1, r7, #16
 8000710:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000714:	2202      	movs	r2, #2
 8000716:	48ce      	ldr	r0, [pc, #824]	; (8000a50 <main+0x3d8>)
 8000718:	f002 fe51 	bl	80033be <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800071c:	2201      	movs	r2, #1
 800071e:	2140      	movs	r1, #64	; 0x40
 8000720:	48ca      	ldr	r0, [pc, #808]	; (8000a4c <main+0x3d4>)
 8000722:	f001 fa71 	bl	8001c08 <HAL_GPIO_WritePin>

	HAL_Delay(100);
 8000726:	2064      	movs	r0, #100	; 0x64
 8000728:	f000 ffba 	bl	80016a0 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800072c:	2200      	movs	r2, #0
 800072e:	2140      	movs	r1, #64	; 0x40
 8000730:	48c6      	ldr	r0, [pc, #792]	; (8000a4c <main+0x3d4>)
 8000732:	f001 fa69 	bl	8001c08 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, active_t_p, 2, 1000);
 8000736:	f107 010c 	add.w	r1, r7, #12
 800073a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800073e:	2202      	movs	r2, #2
 8000740:	48c3      	ldr	r0, [pc, #780]	; (8000a50 <main+0x3d8>)
 8000742:	f002 fe3c 	bl	80033be <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000746:	2201      	movs	r2, #1
 8000748:	2140      	movs	r1, #64	; 0x40
 800074a:	48c0      	ldr	r0, [pc, #768]	; (8000a4c <main+0x3d4>)
 800074c:	f001 fa5c 	bl	8001c08 <HAL_GPIO_WritePin>

	HAL_Delay(100);
 8000750:	2064      	movs	r0, #100	; 0x64
 8000752:	f000 ffa5 	bl	80016a0 <HAL_Delay>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		uint8_t chip = 0xD0 | 0b10000000;
 8000756:	23d0      	movs	r3, #208	; 0xd0
 8000758:	72fb      	strb	r3, [r7, #11]
		uint8_t test;
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800075a:	2200      	movs	r2, #0
 800075c:	2140      	movs	r1, #64	; 0x40
 800075e:	48bb      	ldr	r0, [pc, #748]	; (8000a4c <main+0x3d4>)
 8000760:	f001 fa52 	bl	8001c08 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &chip, 1, 1000);
 8000764:	f107 010b 	add.w	r1, r7, #11
 8000768:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800076c:	2201      	movs	r2, #1
 800076e:	48b8      	ldr	r0, [pc, #736]	; (8000a50 <main+0x3d8>)
 8000770:	f002 fe25 	bl	80033be <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1, &test, 1, 1000);
 8000774:	f107 010a 	add.w	r1, r7, #10
 8000778:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800077c:	2201      	movs	r2, #1
 800077e:	48b4      	ldr	r0, [pc, #720]	; (8000a50 <main+0x3d8>)
 8000780:	f002 ff92 	bl	80036a8 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000784:	2201      	movs	r2, #1
 8000786:	2140      	movs	r1, #64	; 0x40
 8000788:	48b0      	ldr	r0, [pc, #704]	; (8000a4c <main+0x3d4>)
 800078a:	f001 fa3d 	bl	8001c08 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 800078e:	2064      	movs	r0, #100	; 0x64
 8000790:	f000 ff86 	bl	80016a0 <HAL_Delay>

		uint8_t raw_data = 0xF7;
 8000794:	23f7      	movs	r3, #247	; 0xf7
 8000796:	727b      	strb	r3, [r7, #9]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000798:	2200      	movs	r2, #0
 800079a:	2140      	movs	r1, #64	; 0x40
 800079c:	48ab      	ldr	r0, [pc, #684]	; (8000a4c <main+0x3d4>)
 800079e:	f001 fa33 	bl	8001c08 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &raw_data, 1, 1000);
 80007a2:	f107 0109 	add.w	r1, r7, #9
 80007a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007aa:	2201      	movs	r2, #1
 80007ac:	48a8      	ldr	r0, [pc, #672]	; (8000a50 <main+0x3d8>)
 80007ae:	f002 fe06 	bl	80033be <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1, &RawData, 8, 1000);
 80007b2:	f107 0164 	add.w	r1, r7, #100	; 0x64
 80007b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007ba:	2208      	movs	r2, #8
 80007bc:	48a4      	ldr	r0, [pc, #656]	; (8000a50 <main+0x3d8>)
 80007be:	f002 ff73 	bl	80036a8 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 80007c2:	2201      	movs	r2, #1
 80007c4:	2140      	movs	r1, #64	; 0x40
 80007c6:	48a1      	ldr	r0, [pc, #644]	; (8000a4c <main+0x3d4>)
 80007c8:	f001 fa1e 	bl	8001c08 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 80007cc:	2064      	movs	r0, #100	; 0x64
 80007ce:	f000 ff67 	bl	80016a0 <HAL_Delay>


		uint8_t temp_pres_1 = 0x88;
 80007d2:	2388      	movs	r3, #136	; 0x88
 80007d4:	723b      	strb	r3, [r7, #8]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2140      	movs	r1, #64	; 0x40
 80007da:	489c      	ldr	r0, [pc, #624]	; (8000a4c <main+0x3d4>)
 80007dc:	f001 fa14 	bl	8001c08 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &temp_pres_1, 1, 1000);
 80007e0:	f107 0108 	add.w	r1, r7, #8
 80007e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007e8:	2201      	movs	r2, #1
 80007ea:	4899      	ldr	r0, [pc, #612]	; (8000a50 <main+0x3d8>)
 80007ec:	f002 fde7 	bl	80033be <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1, &trimdata, 25, 1000);
 80007f0:	f107 0174 	add.w	r1, r7, #116	; 0x74
 80007f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007f8:	2219      	movs	r2, #25
 80007fa:	4895      	ldr	r0, [pc, #596]	; (8000a50 <main+0x3d8>)
 80007fc:	f002 ff54 	bl	80036a8 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000800:	2201      	movs	r2, #1
 8000802:	2140      	movs	r1, #64	; 0x40
 8000804:	4891      	ldr	r0, [pc, #580]	; (8000a4c <main+0x3d4>)
 8000806:	f001 f9ff 	bl	8001c08 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 800080a:	2064      	movs	r0, #100	; 0x64
 800080c:	f000 ff48 	bl	80016a0 <HAL_Delay>


		uint8_t temp_pres_2 = 0xE1;
 8000810:	23e1      	movs	r3, #225	; 0xe1
 8000812:	71fb      	strb	r3, [r7, #7]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000814:	2200      	movs	r2, #0
 8000816:	2140      	movs	r1, #64	; 0x40
 8000818:	488c      	ldr	r0, [pc, #560]	; (8000a4c <main+0x3d4>)
 800081a:	f001 f9f5 	bl	8001c08 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, &temp_pres_2, 1, 1000);
 800081e:	1df9      	adds	r1, r7, #7
 8000820:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000824:	2201      	movs	r2, #1
 8000826:	488a      	ldr	r0, [pc, #552]	; (8000a50 <main+0x3d8>)
 8000828:	f002 fdc9 	bl	80033be <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1, &humiddata, 7, 1000);
 800082c:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 8000830:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000834:	2207      	movs	r2, #7
 8000836:	4886      	ldr	r0, [pc, #536]	; (8000a50 <main+0x3d8>)
 8000838:	f002 ff36 	bl	80036a8 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 800083c:	2201      	movs	r2, #1
 800083e:	2140      	movs	r1, #64	; 0x40
 8000840:	4882      	ldr	r0, [pc, #520]	; (8000a4c <main+0x3d4>)
 8000842:	f001 f9e1 	bl	8001c08 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8000846:	2064      	movs	r0, #100	; 0x64
 8000848:	f000 ff2a 	bl	80016a0 <HAL_Delay>


		dig_T1 = (trimdata[1] << 8) | trimdata[0];
 800084c:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8000850:	021b      	lsls	r3, r3, #8
 8000852:	b21a      	sxth	r2, r3
 8000854:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8000858:	b21b      	sxth	r3, r3
 800085a:	4313      	orrs	r3, r2
 800085c:	b21b      	sxth	r3, r3
 800085e:	b29b      	uxth	r3, r3
 8000860:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
		dig_T2 = (trimdata[3] << 8) | trimdata[2];
 8000864:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8000868:	021b      	lsls	r3, r3, #8
 800086a:	b21a      	sxth	r2, r3
 800086c:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8000870:	b21b      	sxth	r3, r3
 8000872:	4313      	orrs	r3, r2
 8000874:	b21b      	sxth	r3, r3
 8000876:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
		dig_T3 = (trimdata[5] << 8) | trimdata[4];
 800087a:	f897 3079 	ldrb.w	r3, [r7, #121]	; 0x79
 800087e:	021b      	lsls	r3, r3, #8
 8000880:	b21a      	sxth	r2, r3
 8000882:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 8000886:	b21b      	sxth	r3, r3
 8000888:	4313      	orrs	r3, r2
 800088a:	b21b      	sxth	r3, r3
 800088c:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
		dig_P1 = (trimdata[7] << 8) | trimdata[5];
 8000890:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8000894:	021b      	lsls	r3, r3, #8
 8000896:	b21a      	sxth	r2, r3
 8000898:	f897 3079 	ldrb.w	r3, [r7, #121]	; 0x79
 800089c:	b21b      	sxth	r3, r3
 800089e:	4313      	orrs	r3, r2
 80008a0:	b21b      	sxth	r3, r3
 80008a2:	b29b      	uxth	r3, r3
 80008a4:	f8a7 30a0 	strh.w	r3, [r7, #160]	; 0xa0
		dig_P2 = (trimdata[9] << 8) | trimdata[6];
 80008a8:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 80008ac:	021b      	lsls	r3, r3, #8
 80008ae:	b21a      	sxth	r2, r3
 80008b0:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 80008b4:	b21b      	sxth	r3, r3
 80008b6:	4313      	orrs	r3, r2
 80008b8:	b21b      	sxth	r3, r3
 80008ba:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
		dig_P3 = (trimdata[11] << 8) | trimdata[10];
 80008be:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80008c2:	021b      	lsls	r3, r3, #8
 80008c4:	b21a      	sxth	r2, r3
 80008c6:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 80008ca:	b21b      	sxth	r3, r3
 80008cc:	4313      	orrs	r3, r2
 80008ce:	b21b      	sxth	r3, r3
 80008d0:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
		dig_P4 = (trimdata[13] << 8) | trimdata[12];
 80008d4:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 80008d8:	021b      	lsls	r3, r3, #8
 80008da:	b21a      	sxth	r2, r3
 80008dc:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80008e0:	b21b      	sxth	r3, r3
 80008e2:	4313      	orrs	r3, r2
 80008e4:	b21b      	sxth	r3, r3
 80008e6:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
		dig_P5 = (trimdata[15] << 8) | trimdata[14];
 80008ea:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80008ee:	021b      	lsls	r3, r3, #8
 80008f0:	b21a      	sxth	r2, r3
 80008f2:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 80008f6:	b21b      	sxth	r3, r3
 80008f8:	4313      	orrs	r3, r2
 80008fa:	b21b      	sxth	r3, r3
 80008fc:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
		dig_P6 = (trimdata[17] << 8) | trimdata[16];
 8000900:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8000904:	021b      	lsls	r3, r3, #8
 8000906:	b21a      	sxth	r2, r3
 8000908:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800090c:	b21b      	sxth	r3, r3
 800090e:	4313      	orrs	r3, r2
 8000910:	b21b      	sxth	r3, r3
 8000912:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
		dig_P7 = (trimdata[19] << 8) | trimdata[18];
 8000916:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800091a:	021b      	lsls	r3, r3, #8
 800091c:	b21a      	sxth	r2, r3
 800091e:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8000922:	b21b      	sxth	r3, r3
 8000924:	4313      	orrs	r3, r2
 8000926:	b21b      	sxth	r3, r3
 8000928:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
		dig_P8 = (trimdata[21] << 8) | trimdata[20];
 800092c:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 8000930:	021b      	lsls	r3, r3, #8
 8000932:	b21a      	sxth	r2, r3
 8000934:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8000938:	b21b      	sxth	r3, r3
 800093a:	4313      	orrs	r3, r2
 800093c:	b21b      	sxth	r3, r3
 800093e:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
		dig_P9 = (trimdata[23] << 8) | trimdata[22];
 8000942:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8000946:	021b      	lsls	r3, r3, #8
 8000948:	b21a      	sxth	r2, r3
 800094a:	f897 308a 	ldrb.w	r3, [r7, #138]	; 0x8a
 800094e:	b21b      	sxth	r3, r3
 8000950:	4313      	orrs	r3, r2
 8000952:	b21b      	sxth	r3, r3
 8000954:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
		dig_H1 = trimdata[24];
 8000958:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 800095c:	f887 30b2 	strb.w	r3, [r7, #178]	; 0xb2
		dig_H2 = (humiddata[1] << 8) | humiddata[0];
 8000960:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 8000964:	021b      	lsls	r3, r3, #8
 8000966:	b21a      	sxth	r2, r3
 8000968:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 800096c:	b21b      	sxth	r3, r3
 800096e:	4313      	orrs	r3, r2
 8000970:	b21b      	sxth	r3, r3
 8000972:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
		dig_H3 = (humiddata[2]);
 8000976:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800097a:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
		dig_H4 = (humiddata[3] << 4) | (humiddata[4] & 0x0f);
 800097e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000982:	011b      	lsls	r3, r3, #4
 8000984:	b21a      	sxth	r2, r3
 8000986:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 800098a:	b21b      	sxth	r3, r3
 800098c:	f003 030f 	and.w	r3, r3, #15
 8000990:	b21b      	sxth	r3, r3
 8000992:	4313      	orrs	r3, r2
 8000994:	b21b      	sxth	r3, r3
 8000996:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
		dig_H5 = (humiddata[6] << 4) | (humiddata[5] >> 4);
 800099a:	f897 3072 	ldrb.w	r3, [r7, #114]	; 0x72
 800099e:	011b      	lsls	r3, r3, #4
 80009a0:	b21a      	sxth	r2, r3
 80009a2:	f897 3071 	ldrb.w	r3, [r7, #113]	; 0x71
 80009a6:	091b      	lsrs	r3, r3, #4
 80009a8:	b2db      	uxtb	r3, r3
 80009aa:	b21b      	sxth	r3, r3
 80009ac:	4313      	orrs	r3, r2
 80009ae:	b21b      	sxth	r3, r3
 80009b0:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
		dig_H6 = (humiddata[7]);
 80009b4:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 80009b8:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4

		pRaw = (RawData[0]<<12)|(RawData[1]<<4)|(RawData[2]>>4);
 80009bc:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 80009c0:	031a      	lsls	r2, r3, #12
 80009c2:	f897 3065 	ldrb.w	r3, [r7, #101]	; 0x65
 80009c6:	011b      	lsls	r3, r3, #4
 80009c8:	4313      	orrs	r3, r2
 80009ca:	f897 2066 	ldrb.w	r2, [r7, #102]	; 0x66
 80009ce:	0912      	lsrs	r2, r2, #4
 80009d0:	b2d2      	uxtb	r2, r2
 80009d2:	4313      	orrs	r3, r2
 80009d4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
		tRaw = (RawData[3]<<12)|(RawData[4]<<4)|(RawData[5]>>4);
 80009d8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80009dc:	031a      	lsls	r2, r3, #12
 80009de:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 80009e2:	011b      	lsls	r3, r3, #4
 80009e4:	4313      	orrs	r3, r2
 80009e6:	f897 2069 	ldrb.w	r2, [r7, #105]	; 0x69
 80009ea:	0912      	lsrs	r2, r2, #4
 80009ec:	b2d2      	uxtb	r2, r2
 80009ee:	4313      	orrs	r3, r2
 80009f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
		hRaw = (RawData[6]<<8)|(RawData[7]);
 80009f4:	f897 306a 	ldrb.w	r3, [r7, #106]	; 0x6a
 80009f8:	021b      	lsls	r3, r3, #8
 80009fa:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
 80009fe:	4313      	orrs	r3, r2
 8000a00:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc



		int temp = BME280_compensate_T_int32(tRaw);
 8000a04:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000a08:	469c      	mov	ip, r3
 8000a0a:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 8000a0e:	f7ff fdfd 	bl	800060c <BME280_compensate_T_int32.0>
 8000a12:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
		int pressure = BME280_compensate_P_int64(pRaw);
 8000a16:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000a1a:	469c      	mov	ip, r3
 8000a1c:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8000a20:	f000 f834 	bl	8000a8c <BME280_compensate_P_int64.1>
 8000a24:	4603      	mov	r3, r0
 8000a26:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
		int humid = bme280_compensate_H_int32(hRaw);
 8000a2a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000a2e:	469c      	mov	ip, r3
 8000a30:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8000a34:	f000 fad4 	bl	8000fe0 <bme280_compensate_H_int32.2>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0

		int len = sprintf(SendData, "%u,%u,%u \r\n", temp, pressure, humid);
 8000a3e:	f107 0014 	add.w	r0, r7, #20
 8000a42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8000a46:	9300      	str	r3, [sp, #0]
 8000a48:	e004      	b.n	8000a54 <main+0x3dc>
 8000a4a:	bf00      	nop
 8000a4c:	48000400 	.word	0x48000400
 8000a50:	20000078 	.word	0x20000078
 8000a54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8000a58:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8000a5c:	4909      	ldr	r1, [pc, #36]	; (8000a84 <main+0x40c>)
 8000a5e:	f004 f8df 	bl	8004c20 <siprintf>
 8000a62:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc

		HAL_UART_Transmit(&huart2, (uint8_t*) SendData, len, 10); // Sending in normal mode
 8000a66:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000a6a:	b29a      	uxth	r2, r3
 8000a6c:	f107 0114 	add.w	r1, r7, #20
 8000a70:	230a      	movs	r3, #10
 8000a72:	4805      	ldr	r0, [pc, #20]	; (8000a88 <main+0x410>)
 8000a74:	f003 fb7c 	bl	8004170 <HAL_UART_Transmit>
		HAL_Delay(1000);
 8000a78:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a7c:	f000 fe10 	bl	80016a0 <HAL_Delay>
	while (1) {
 8000a80:	e669      	b.n	8000756 <main+0xde>
 8000a82:	bf00      	nop
 8000a84:	08005580 	.word	0x08005580
 8000a88:	200000dc 	.word	0x200000dc

08000a8c <BME280_compensate_P_int64.1>:
	uint32_t BME280_compensate_P_int64(int32_t adc_P) {
 8000a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a90:	b0cb      	sub	sp, #300	; 0x12c
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
 8000a98:	4666      	mov	r6, ip
 8000a9a:	f8c7 c108 	str.w	ip, [r7, #264]	; 0x108
		var1 = ((int64_t) t_fine) - 128000;
 8000a9e:	6833      	ldr	r3, [r6, #0]
 8000aa0:	17da      	asrs	r2, r3, #31
 8000aa2:	461c      	mov	r4, r3
 8000aa4:	4615      	mov	r5, r2
 8000aa6:	f5b4 3afa 	subs.w	sl, r4, #128000	; 0x1f400
 8000aaa:	f145 3bff 	adc.w	fp, r5, #4294967295	; 0xffffffff
 8000aae:	e9c7 ab48 	strd	sl, fp, [r7, #288]	; 0x120
		var2 = var1 * var1 * (int64_t) dig_P6;
 8000ab2:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000ab6:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000aba:	fb03 f102 	mul.w	r1, r3, r2
 8000abe:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000ac2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000ac6:	fb02 f303 	mul.w	r3, r2, r3
 8000aca:	18ca      	adds	r2, r1, r3
 8000acc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000ad0:	fba3 8903 	umull	r8, r9, r3, r3
 8000ad4:	eb02 0309 	add.w	r3, r2, r9
 8000ad8:	4699      	mov	r9, r3
 8000ada:	f9b6 301a 	ldrsh.w	r3, [r6, #26]
 8000ade:	b21b      	sxth	r3, r3
 8000ae0:	17da      	asrs	r2, r3, #31
 8000ae2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8000ae6:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8000aea:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8000aee:	4603      	mov	r3, r0
 8000af0:	fb03 f209 	mul.w	r2, r3, r9
 8000af4:	460b      	mov	r3, r1
 8000af6:	fb08 f303 	mul.w	r3, r8, r3
 8000afa:	4413      	add	r3, r2
 8000afc:	4602      	mov	r2, r0
 8000afe:	fba8 1202 	umull	r1, r2, r8, r2
 8000b02:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8000b06:	460a      	mov	r2, r1
 8000b08:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 8000b0c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8000b10:	4413      	add	r3, r2
 8000b12:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8000b16:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8000b1a:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
 8000b1e:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
		var2 = var2 + ((var1 * (int64_t) dig_P5) << 17);
 8000b22:	f9b6 3018 	ldrsh.w	r3, [r6, #24]
 8000b26:	b21b      	sxth	r3, r3
 8000b28:	17da      	asrs	r2, r3, #31
 8000b2a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8000b2e:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8000b32:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000b36:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 8000b3a:	462a      	mov	r2, r5
 8000b3c:	fb02 f203 	mul.w	r2, r2, r3
 8000b40:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000b44:	4621      	mov	r1, r4
 8000b46:	fb01 f303 	mul.w	r3, r1, r3
 8000b4a:	441a      	add	r2, r3
 8000b4c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000b50:	4621      	mov	r1, r4
 8000b52:	fba3 1301 	umull	r1, r3, r3, r1
 8000b56:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000b5a:	460b      	mov	r3, r1
 8000b5c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8000b60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000b64:	18d3      	adds	r3, r2, r3
 8000b66:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000b6a:	f04f 0000 	mov.w	r0, #0
 8000b6e:	f04f 0100 	mov.w	r1, #0
 8000b72:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8000b76:	462b      	mov	r3, r5
 8000b78:	0459      	lsls	r1, r3, #17
 8000b7a:	4623      	mov	r3, r4
 8000b7c:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8000b80:	4623      	mov	r3, r4
 8000b82:	0458      	lsls	r0, r3, #17
 8000b84:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000b88:	1814      	adds	r4, r2, r0
 8000b8a:	643c      	str	r4, [r7, #64]	; 0x40
 8000b8c:	414b      	adcs	r3, r1
 8000b8e:	647b      	str	r3, [r7, #68]	; 0x44
 8000b90:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8000b94:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
		var2 = var2 + (((int64_t) dig_P4) << 35);
 8000b98:	f9b6 3016 	ldrsh.w	r3, [r6, #22]
 8000b9c:	b21b      	sxth	r3, r3
 8000b9e:	17da      	asrs	r2, r3, #31
 8000ba0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8000ba4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	f04f 0100 	mov.w	r1, #0
 8000bb0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000bb4:	00d9      	lsls	r1, r3, #3
 8000bb6:	2000      	movs	r0, #0
 8000bb8:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000bbc:	1814      	adds	r4, r2, r0
 8000bbe:	63bc      	str	r4, [r7, #56]	; 0x38
 8000bc0:	414b      	adcs	r3, r1
 8000bc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000bc4:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8000bc8:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
		var1 = ((var1 * var1 * (int64_t) dig_P3) >> 8)
 8000bcc:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000bd0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000bd4:	fb03 f102 	mul.w	r1, r3, r2
 8000bd8:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8000bdc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000be0:	fb02 f303 	mul.w	r3, r2, r3
 8000be4:	18ca      	adds	r2, r1, r3
 8000be6:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000bea:	fba3 1303 	umull	r1, r3, r3, r3
 8000bee:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8000bf2:	460b      	mov	r3, r1
 8000bf4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8000bf8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8000bfc:	18d3      	adds	r3, r2, r3
 8000bfe:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8000c02:	f9b6 3014 	ldrsh.w	r3, [r6, #20]
 8000c06:	b21b      	sxth	r3, r3
 8000c08:	17da      	asrs	r2, r3, #31
 8000c0a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8000c0e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8000c12:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 8000c16:	462b      	mov	r3, r5
 8000c18:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8000c1c:	4642      	mov	r2, r8
 8000c1e:	fb02 f203 	mul.w	r2, r2, r3
 8000c22:	464b      	mov	r3, r9
 8000c24:	4621      	mov	r1, r4
 8000c26:	fb01 f303 	mul.w	r3, r1, r3
 8000c2a:	4413      	add	r3, r2
 8000c2c:	4622      	mov	r2, r4
 8000c2e:	4641      	mov	r1, r8
 8000c30:	fba2 1201 	umull	r1, r2, r2, r1
 8000c34:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8000c38:	460a      	mov	r2, r1
 8000c3a:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8000c3e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8000c42:	4413      	add	r3, r2
 8000c44:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8000c48:	f04f 0000 	mov.w	r0, #0
 8000c4c:	f04f 0100 	mov.w	r1, #0
 8000c50:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8000c54:	4623      	mov	r3, r4
 8000c56:	0a18      	lsrs	r0, r3, #8
 8000c58:	462b      	mov	r3, r5
 8000c5a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000c5e:	462b      	mov	r3, r5
 8000c60:	1219      	asrs	r1, r3, #8
				+ ((var1 * (int64_t) dig_P2) << 12);
 8000c62:	f9b6 3012 	ldrsh.w	r3, [r6, #18]
 8000c66:	b21b      	sxth	r3, r3
 8000c68:	17da      	asrs	r2, r3, #31
 8000c6a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000c6e:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8000c72:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000c76:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8000c7a:	464a      	mov	r2, r9
 8000c7c:	fb02 f203 	mul.w	r2, r2, r3
 8000c80:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000c84:	4644      	mov	r4, r8
 8000c86:	fb04 f303 	mul.w	r3, r4, r3
 8000c8a:	441a      	add	r2, r3
 8000c8c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000c90:	4644      	mov	r4, r8
 8000c92:	fba3 4304 	umull	r4, r3, r3, r4
 8000c96:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8000c9a:	4623      	mov	r3, r4
 8000c9c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8000ca0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8000ca4:	18d3      	adds	r3, r2, r3
 8000ca6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8000caa:	f04f 0200 	mov.w	r2, #0
 8000cae:	f04f 0300 	mov.w	r3, #0
 8000cb2:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8000cb6:	464c      	mov	r4, r9
 8000cb8:	0323      	lsls	r3, r4, #12
 8000cba:	4644      	mov	r4, r8
 8000cbc:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8000cc0:	4644      	mov	r4, r8
 8000cc2:	0322      	lsls	r2, r4, #12
		var1 = ((var1 * var1 * (int64_t) dig_P3) >> 8)
 8000cc4:	1884      	adds	r4, r0, r2
 8000cc6:	633c      	str	r4, [r7, #48]	; 0x30
 8000cc8:	eb41 0303 	adc.w	r3, r1, r3
 8000ccc:	637b      	str	r3, [r7, #52]	; 0x34
 8000cce:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8000cd2:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
		var1 = (((((int64_t) 1) << 47) + var1)) * ((int64_t) dig_P1) >> 33;
 8000cd6:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000cda:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8000cde:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 8000ce2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8000ce6:	8a33      	ldrh	r3, [r6, #16]
 8000ce8:	b29b      	uxth	r3, r3
 8000cea:	2200      	movs	r2, #0
 8000cec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8000cf0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8000cf4:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8000cf8:	462b      	mov	r3, r5
 8000cfa:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8000cfe:	4642      	mov	r2, r8
 8000d00:	fb02 f203 	mul.w	r2, r2, r3
 8000d04:	464b      	mov	r3, r9
 8000d06:	4621      	mov	r1, r4
 8000d08:	fb01 f303 	mul.w	r3, r1, r3
 8000d0c:	4413      	add	r3, r2
 8000d0e:	4622      	mov	r2, r4
 8000d10:	4641      	mov	r1, r8
 8000d12:	fba2 1201 	umull	r1, r2, r2, r1
 8000d16:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8000d1a:	460a      	mov	r2, r1
 8000d1c:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8000d20:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8000d24:	4413      	add	r3, r2
 8000d26:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8000d2a:	f04f 0200 	mov.w	r2, #0
 8000d2e:	f04f 0300 	mov.w	r3, #0
 8000d32:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8000d36:	4629      	mov	r1, r5
 8000d38:	104a      	asrs	r2, r1, #1
 8000d3a:	4629      	mov	r1, r5
 8000d3c:	17cb      	asrs	r3, r1, #31
 8000d3e:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
		if (var1 == 0) {
 8000d42:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000d46:	4313      	orrs	r3, r2
 8000d48:	d101      	bne.n	8000d4e <BME280_compensate_P_int64.1+0x2c2>
			return 0; // avoid exception caused by division by zero
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	e142      	b.n	8000fd4 <BME280_compensate_P_int64.1+0x548>
		p = 1048576 - adc_P;
 8000d4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000d52:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8000d56:	17da      	asrs	r2, r3, #31
 8000d58:	62bb      	str	r3, [r7, #40]	; 0x28
 8000d5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000d5c:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8000d60:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
		p = (((p << 31) - var2) * 3125) / var1;
 8000d64:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000d68:	105b      	asrs	r3, r3, #1
 8000d6a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000d6e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000d72:	07db      	lsls	r3, r3, #31
 8000d74:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000d78:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000d7c:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8000d80:	4621      	mov	r1, r4
 8000d82:	1a89      	subs	r1, r1, r2
 8000d84:	67b9      	str	r1, [r7, #120]	; 0x78
 8000d86:	4629      	mov	r1, r5
 8000d88:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000d8e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8000d92:	4622      	mov	r2, r4
 8000d94:	462b      	mov	r3, r5
 8000d96:	1891      	adds	r1, r2, r2
 8000d98:	6239      	str	r1, [r7, #32]
 8000d9a:	415b      	adcs	r3, r3
 8000d9c:	627b      	str	r3, [r7, #36]	; 0x24
 8000d9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000da2:	4621      	mov	r1, r4
 8000da4:	1851      	adds	r1, r2, r1
 8000da6:	61b9      	str	r1, [r7, #24]
 8000da8:	4629      	mov	r1, r5
 8000daa:	414b      	adcs	r3, r1
 8000dac:	61fb      	str	r3, [r7, #28]
 8000dae:	f04f 0200 	mov.w	r2, #0
 8000db2:	f04f 0300 	mov.w	r3, #0
 8000db6:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8000dba:	4649      	mov	r1, r9
 8000dbc:	018b      	lsls	r3, r1, #6
 8000dbe:	4641      	mov	r1, r8
 8000dc0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000dc4:	4641      	mov	r1, r8
 8000dc6:	018a      	lsls	r2, r1, #6
 8000dc8:	4641      	mov	r1, r8
 8000dca:	1889      	adds	r1, r1, r2
 8000dcc:	6139      	str	r1, [r7, #16]
 8000dce:	4649      	mov	r1, r9
 8000dd0:	eb43 0101 	adc.w	r1, r3, r1
 8000dd4:	6179      	str	r1, [r7, #20]
 8000dd6:	f04f 0200 	mov.w	r2, #0
 8000dda:	f04f 0300 	mov.w	r3, #0
 8000dde:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8000de2:	4649      	mov	r1, r9
 8000de4:	008b      	lsls	r3, r1, #2
 8000de6:	4641      	mov	r1, r8
 8000de8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000dec:	4641      	mov	r1, r8
 8000dee:	008a      	lsls	r2, r1, #2
 8000df0:	4610      	mov	r0, r2
 8000df2:	4619      	mov	r1, r3
 8000df4:	4603      	mov	r3, r0
 8000df6:	4622      	mov	r2, r4
 8000df8:	189b      	adds	r3, r3, r2
 8000dfa:	60bb      	str	r3, [r7, #8]
 8000dfc:	460b      	mov	r3, r1
 8000dfe:	462a      	mov	r2, r5
 8000e00:	eb42 0303 	adc.w	r3, r2, r3
 8000e04:	60fb      	str	r3, [r7, #12]
 8000e06:	f04f 0200 	mov.w	r2, #0
 8000e0a:	f04f 0300 	mov.w	r3, #0
 8000e0e:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8000e12:	4649      	mov	r1, r9
 8000e14:	008b      	lsls	r3, r1, #2
 8000e16:	4641      	mov	r1, r8
 8000e18:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000e1c:	4641      	mov	r1, r8
 8000e1e:	008a      	lsls	r2, r1, #2
 8000e20:	4610      	mov	r0, r2
 8000e22:	4619      	mov	r1, r3
 8000e24:	4603      	mov	r3, r0
 8000e26:	4622      	mov	r2, r4
 8000e28:	189b      	adds	r3, r3, r2
 8000e2a:	673b      	str	r3, [r7, #112]	; 0x70
 8000e2c:	462b      	mov	r3, r5
 8000e2e:	460a      	mov	r2, r1
 8000e30:	eb42 0303 	adc.w	r3, r2, r3
 8000e34:	677b      	str	r3, [r7, #116]	; 0x74
 8000e36:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000e3a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8000e3e:	f7ff fa17 	bl	8000270 <__aeabi_ldivmod>
 8000e42:	4602      	mov	r2, r0
 8000e44:	460b      	mov	r3, r1
 8000e46:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
		var1 = (((int64_t) dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8000e4a:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
 8000e4e:	b21b      	sxth	r3, r3
 8000e50:	17da      	asrs	r2, r3, #31
 8000e52:	66bb      	str	r3, [r7, #104]	; 0x68
 8000e54:	66fa      	str	r2, [r7, #108]	; 0x6c
 8000e56:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000e5a:	f04f 0000 	mov.w	r0, #0
 8000e5e:	f04f 0100 	mov.w	r1, #0
 8000e62:	0b50      	lsrs	r0, r2, #13
 8000e64:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000e68:	1359      	asrs	r1, r3, #13
 8000e6a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8000e6e:	462b      	mov	r3, r5
 8000e70:	fb00 f203 	mul.w	r2, r0, r3
 8000e74:	4623      	mov	r3, r4
 8000e76:	fb03 f301 	mul.w	r3, r3, r1
 8000e7a:	4413      	add	r3, r2
 8000e7c:	4622      	mov	r2, r4
 8000e7e:	fba2 1200 	umull	r1, r2, r2, r0
 8000e82:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8000e86:	460a      	mov	r2, r1
 8000e88:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8000e8c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8000e90:	4413      	add	r3, r2
 8000e92:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8000e96:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8000e9a:	f04f 0000 	mov.w	r0, #0
 8000e9e:	f04f 0100 	mov.w	r1, #0
 8000ea2:	0b50      	lsrs	r0, r2, #13
 8000ea4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000ea8:	1359      	asrs	r1, r3, #13
 8000eaa:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8000eae:	462b      	mov	r3, r5
 8000eb0:	fb00 f203 	mul.w	r2, r0, r3
 8000eb4:	4623      	mov	r3, r4
 8000eb6:	fb03 f301 	mul.w	r3, r3, r1
 8000eba:	4413      	add	r3, r2
 8000ebc:	4622      	mov	r2, r4
 8000ebe:	fba2 1200 	umull	r1, r2, r2, r0
 8000ec2:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8000ec6:	460a      	mov	r2, r1
 8000ec8:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8000ecc:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8000ed0:	4413      	add	r3, r2
 8000ed2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000ed6:	f04f 0200 	mov.w	r2, #0
 8000eda:	f04f 0300 	mov.w	r3, #0
 8000ede:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8000ee2:	4621      	mov	r1, r4
 8000ee4:	0e4a      	lsrs	r2, r1, #25
 8000ee6:	4629      	mov	r1, r5
 8000ee8:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8000eec:	4629      	mov	r1, r5
 8000eee:	164b      	asrs	r3, r1, #25
 8000ef0:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
		var2 = (((int64_t) dig_P8) * p) >> 19;
 8000ef4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8000ef8:	b21b      	sxth	r3, r3
 8000efa:	17da      	asrs	r2, r3, #31
 8000efc:	663b      	str	r3, [r7, #96]	; 0x60
 8000efe:	667a      	str	r2, [r7, #100]	; 0x64
 8000f00:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000f04:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8000f08:	462a      	mov	r2, r5
 8000f0a:	fb02 f203 	mul.w	r2, r2, r3
 8000f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000f12:	4621      	mov	r1, r4
 8000f14:	fb01 f303 	mul.w	r3, r1, r3
 8000f18:	4413      	add	r3, r2
 8000f1a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8000f1e:	4621      	mov	r1, r4
 8000f20:	fba2 1201 	umull	r1, r2, r2, r1
 8000f24:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8000f28:	460a      	mov	r2, r1
 8000f2a:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 8000f2e:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8000f32:	4413      	add	r3, r2
 8000f34:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8000f38:	f04f 0200 	mov.w	r2, #0
 8000f3c:	f04f 0300 	mov.w	r3, #0
 8000f40:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 8000f44:	4621      	mov	r1, r4
 8000f46:	0cca      	lsrs	r2, r1, #19
 8000f48:	4629      	mov	r1, r5
 8000f4a:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8000f4e:	4629      	mov	r1, r5
 8000f50:	14cb      	asrs	r3, r1, #19
 8000f52:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
		p = ((p + var1 + var2) >> 8) + (((int64_t) dig_P7) << 4);
 8000f56:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8000f5a:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000f5e:	1884      	adds	r4, r0, r2
 8000f60:	65bc      	str	r4, [r7, #88]	; 0x58
 8000f62:	eb41 0303 	adc.w	r3, r1, r3
 8000f66:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000f68:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000f6c:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8000f70:	4621      	mov	r1, r4
 8000f72:	1889      	adds	r1, r1, r2
 8000f74:	6539      	str	r1, [r7, #80]	; 0x50
 8000f76:	4629      	mov	r1, r5
 8000f78:	eb43 0101 	adc.w	r1, r3, r1
 8000f7c:	6579      	str	r1, [r7, #84]	; 0x54
 8000f7e:	f04f 0000 	mov.w	r0, #0
 8000f82:	f04f 0100 	mov.w	r1, #0
 8000f86:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8000f8a:	4623      	mov	r3, r4
 8000f8c:	0a18      	lsrs	r0, r3, #8
 8000f8e:	462b      	mov	r3, r5
 8000f90:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000f94:	462b      	mov	r3, r5
 8000f96:	1219      	asrs	r1, r3, #8
 8000f98:	f9b6 300a 	ldrsh.w	r3, [r6, #10]
 8000f9c:	b21b      	sxth	r3, r3
 8000f9e:	17da      	asrs	r2, r3, #31
 8000fa0:	64bb      	str	r3, [r7, #72]	; 0x48
 8000fa2:	64fa      	str	r2, [r7, #76]	; 0x4c
 8000fa4:	f04f 0200 	mov.w	r2, #0
 8000fa8:	f04f 0300 	mov.w	r3, #0
 8000fac:	e9d7 5612 	ldrd	r5, r6, [r7, #72]	; 0x48
 8000fb0:	4634      	mov	r4, r6
 8000fb2:	0123      	lsls	r3, r4, #4
 8000fb4:	462c      	mov	r4, r5
 8000fb6:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000fba:	462c      	mov	r4, r5
 8000fbc:	0122      	lsls	r2, r4, #4
 8000fbe:	1884      	adds	r4, r0, r2
 8000fc0:	603c      	str	r4, [r7, #0]
 8000fc2:	eb41 0303 	adc.w	r3, r1, r3
 8000fc6:	607b      	str	r3, [r7, #4]
 8000fc8:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000fcc:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
		return (uint32_t) p;
 8000fd0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
	}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f507 7796 	add.w	r7, r7, #300	; 0x12c
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000fe0 <bme280_compensate_H_int32.2>:
	uint32_t bme280_compensate_H_int32(int32_t adc_H) {
 8000fe0:	b490      	push	{r4, r7}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	4663      	mov	r3, ip
 8000fea:	f8c7 c000 	str.w	ip, [r7]
		v_x1_u32r = (t_fine - ((int32_t) 76800));
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	f5a2 3296 	sub.w	r2, r2, #76800	; 0x12c00
 8000ff4:	60fa      	str	r2, [r7, #12]
		v_x1_u32r = (((((adc_H << 14) - (((int32_t) dig_H4) << 20)
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	0391      	lsls	r1, r2, #14
 8000ffa:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8000ffe:	0512      	lsls	r2, r2, #20
 8001000:	1a89      	subs	r1, r1, r2
				- (((int32_t) dig_H5) * v_x1_u32r)) + ((int32_t) 16384)) >> 15)
 8001002:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8001006:	4610      	mov	r0, r2
 8001008:	68fa      	ldr	r2, [r7, #12]
 800100a:	fb00 f202 	mul.w	r2, r0, r2
 800100e:	1a8a      	subs	r2, r1, r2
 8001010:	f502 4280 	add.w	r2, r2, #16384	; 0x4000
 8001014:	13d2      	asrs	r2, r2, #15
				* (((((((v_x1_u32r * ((int32_t) dig_H6)) >> 10)
 8001016:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 800101a:	4608      	mov	r0, r1
 800101c:	68f9      	ldr	r1, [r7, #12]
 800101e:	fb00 f101 	mul.w	r1, r0, r1
 8001022:	1289      	asrs	r1, r1, #10
						* (((v_x1_u32r * ((int32_t) dig_H3)) >> 11)
 8001024:	f893 0023 	ldrb.w	r0, [r3, #35]	; 0x23
 8001028:	4604      	mov	r4, r0
 800102a:	68f8      	ldr	r0, [r7, #12]
 800102c:	fb04 f000 	mul.w	r0, r4, r0
 8001030:	12c0      	asrs	r0, r0, #11
								+ ((int32_t) 32768))) >> 10)
 8001032:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
						* (((v_x1_u32r * ((int32_t) dig_H3)) >> 11)
 8001036:	fb00 f101 	mul.w	r1, r0, r1
								+ ((int32_t) 32768))) >> 10)
 800103a:	1289      	asrs	r1, r1, #10
						+ ((int32_t) 2097152)) * ((int32_t) dig_H2) + 8192)
 800103c:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 8001040:	f9b3 0004 	ldrsh.w	r0, [r3, #4]
 8001044:	fb00 f101 	mul.w	r1, r0, r1
 8001048:	f501 5100 	add.w	r1, r1, #8192	; 0x2000
						>> 14));
 800104c:	1389      	asrs	r1, r1, #14
		v_x1_u32r = (((((adc_H << 14) - (((int32_t) dig_H4) << 20)
 800104e:	fb01 f202 	mul.w	r2, r1, r2
 8001052:	60fa      	str	r2, [r7, #12]
				- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8001054:	68fa      	ldr	r2, [r7, #12]
 8001056:	13d2      	asrs	r2, r2, #15
 8001058:	68f9      	ldr	r1, [r7, #12]
 800105a:	13c9      	asrs	r1, r1, #15
 800105c:	fb01 f202 	mul.w	r2, r1, r2
 8001060:	11d2      	asrs	r2, r2, #7
						* ((int32_t) dig_H1)) >> 4));
 8001062:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001066:	fb02 f303 	mul.w	r3, r2, r3
 800106a:	111b      	asrs	r3, r3, #4
		v_x1_u32r = (v_x1_u32r
 800106c:	68fa      	ldr	r2, [r7, #12]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	60fb      	str	r3, [r7, #12]
		v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001078:	60fb      	str	r3, [r7, #12]
		v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8001080:	bfa8      	it	ge
 8001082:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8001086:	60fb      	str	r3, [r7, #12]
		return (uint32_t) (v_x1_u32r >> 12);
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	131b      	asrs	r3, r3, #12
	}
 800108c:	4618      	mov	r0, r3
 800108e:	3710      	adds	r7, #16
 8001090:	46bd      	mov	sp, r7
 8001092:	bc90      	pop	{r4, r7}
 8001094:	4770      	bx	lr

08001096 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001096:	b580      	push	{r7, lr}
 8001098:	b096      	sub	sp, #88	; 0x58
 800109a:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	2244      	movs	r2, #68	; 0x44
 80010a2:	2100      	movs	r1, #0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f003 fddb 	bl	8004c60 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80010aa:	463b      	mov	r3, r7
 80010ac:	2200      	movs	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]
 80010b0:	605a      	str	r2, [r3, #4]
 80010b2:	609a      	str	r2, [r3, #8]
 80010b4:	60da      	str	r2, [r3, #12]
 80010b6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 80010b8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010bc:	f000 fdca 	bl	8001c54 <HAL_PWREx_ControlVoltageScaling>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 80010c6:	f000 f90b 	bl	80012e0 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010ca:	2302      	movs	r3, #2
 80010cc:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010d2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010d4:	2310      	movs	r3, #16
 80010d6:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010d8:	2302      	movs	r3, #2
 80010da:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010dc:	2302      	movs	r3, #2
 80010de:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80010e0:	2301      	movs	r3, #1
 80010e2:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 80010e4:	230a      	movs	r3, #10
 80010e6:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80010e8:	2307      	movs	r3, #7
 80010ea:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010ec:	2302      	movs	r3, #2
 80010ee:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010f0:	2302      	movs	r3, #2
 80010f2:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80010f4:	f107 0314 	add.w	r3, r7, #20
 80010f8:	4618      	mov	r0, r3
 80010fa:	f000 fe01 	bl	8001d00 <HAL_RCC_OscConfig>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <SystemClock_Config+0x72>
		Error_Handler();
 8001104:	f000 f8ec 	bl	80012e0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001108:	230f      	movs	r3, #15
 800110a:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800110c:	2303      	movs	r3, #3
 800110e:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001110:	2300      	movs	r3, #0
 8001112:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001114:	2300      	movs	r3, #0
 8001116:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001118:	2300      	movs	r3, #0
 800111a:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800111c:	463b      	mov	r3, r7
 800111e:	2104      	movs	r1, #4
 8001120:	4618      	mov	r0, r3
 8001122:	f001 f9c9 	bl	80024b8 <HAL_RCC_ClockConfig>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <SystemClock_Config+0x9a>
		Error_Handler();
 800112c:	f000 f8d8 	bl	80012e0 <Error_Handler>
	}
}
 8001130:	bf00      	nop
 8001132:	3758      	adds	r7, #88	; 0x58
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 800113c:	4b1b      	ldr	r3, [pc, #108]	; (80011ac <MX_SPI1_Init+0x74>)
 800113e:	4a1c      	ldr	r2, [pc, #112]	; (80011b0 <MX_SPI1_Init+0x78>)
 8001140:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001142:	4b1a      	ldr	r3, [pc, #104]	; (80011ac <MX_SPI1_Init+0x74>)
 8001144:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001148:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800114a:	4b18      	ldr	r3, [pc, #96]	; (80011ac <MX_SPI1_Init+0x74>)
 800114c:	2200      	movs	r2, #0
 800114e:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001150:	4b16      	ldr	r3, [pc, #88]	; (80011ac <MX_SPI1_Init+0x74>)
 8001152:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001156:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001158:	4b14      	ldr	r3, [pc, #80]	; (80011ac <MX_SPI1_Init+0x74>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800115e:	4b13      	ldr	r3, [pc, #76]	; (80011ac <MX_SPI1_Init+0x74>)
 8001160:	2200      	movs	r2, #0
 8001162:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8001164:	4b11      	ldr	r3, [pc, #68]	; (80011ac <MX_SPI1_Init+0x74>)
 8001166:	f44f 7200 	mov.w	r2, #512	; 0x200
 800116a:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800116c:	4b0f      	ldr	r3, [pc, #60]	; (80011ac <MX_SPI1_Init+0x74>)
 800116e:	2228      	movs	r2, #40	; 0x28
 8001170:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001172:	4b0e      	ldr	r3, [pc, #56]	; (80011ac <MX_SPI1_Init+0x74>)
 8001174:	2200      	movs	r2, #0
 8001176:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001178:	4b0c      	ldr	r3, [pc, #48]	; (80011ac <MX_SPI1_Init+0x74>)
 800117a:	2200      	movs	r2, #0
 800117c:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800117e:	4b0b      	ldr	r3, [pc, #44]	; (80011ac <MX_SPI1_Init+0x74>)
 8001180:	2200      	movs	r2, #0
 8001182:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 8001184:	4b09      	ldr	r3, [pc, #36]	; (80011ac <MX_SPI1_Init+0x74>)
 8001186:	2207      	movs	r2, #7
 8001188:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800118a:	4b08      	ldr	r3, [pc, #32]	; (80011ac <MX_SPI1_Init+0x74>)
 800118c:	2200      	movs	r2, #0
 800118e:	631a      	str	r2, [r3, #48]	; 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001190:	4b06      	ldr	r3, [pc, #24]	; (80011ac <MX_SPI1_Init+0x74>)
 8001192:	2208      	movs	r2, #8
 8001194:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8001196:	4805      	ldr	r0, [pc, #20]	; (80011ac <MX_SPI1_Init+0x74>)
 8001198:	f002 f86e 	bl	8003278 <HAL_SPI_Init>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_SPI1_Init+0x6e>
		Error_Handler();
 80011a2:	f000 f89d 	bl	80012e0 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000078 	.word	0x20000078
 80011b0:	40013000 	.word	0x40013000

080011b4 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80011b8:	4b14      	ldr	r3, [pc, #80]	; (800120c <MX_USART2_UART_Init+0x58>)
 80011ba:	4a15      	ldr	r2, [pc, #84]	; (8001210 <MX_USART2_UART_Init+0x5c>)
 80011bc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80011be:	4b13      	ldr	r3, [pc, #76]	; (800120c <MX_USART2_UART_Init+0x58>)
 80011c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011c4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011c6:	4b11      	ldr	r3, [pc, #68]	; (800120c <MX_USART2_UART_Init+0x58>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80011cc:	4b0f      	ldr	r3, [pc, #60]	; (800120c <MX_USART2_UART_Init+0x58>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80011d2:	4b0e      	ldr	r3, [pc, #56]	; (800120c <MX_USART2_UART_Init+0x58>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80011d8:	4b0c      	ldr	r3, [pc, #48]	; (800120c <MX_USART2_UART_Init+0x58>)
 80011da:	220c      	movs	r2, #12
 80011dc:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011de:	4b0b      	ldr	r3, [pc, #44]	; (800120c <MX_USART2_UART_Init+0x58>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011e4:	4b09      	ldr	r3, [pc, #36]	; (800120c <MX_USART2_UART_Init+0x58>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011ea:	4b08      	ldr	r3, [pc, #32]	; (800120c <MX_USART2_UART_Init+0x58>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011f0:	4b06      	ldr	r3, [pc, #24]	; (800120c <MX_USART2_UART_Init+0x58>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80011f6:	4805      	ldr	r0, [pc, #20]	; (800120c <MX_USART2_UART_Init+0x58>)
 80011f8:	f002 ff6c 	bl	80040d4 <HAL_UART_Init>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8001202:	f000 f86d 	bl	80012e0 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	200000dc 	.word	0x200000dc
 8001210:	40004400 	.word	0x40004400

08001214 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001214:	b580      	push	{r7, lr}
 8001216:	b08a      	sub	sp, #40	; 0x28
 8001218:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800121a:	f107 0314 	add.w	r3, r7, #20
 800121e:	2200      	movs	r2, #0
 8001220:	601a      	str	r2, [r3, #0]
 8001222:	605a      	str	r2, [r3, #4]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	60da      	str	r2, [r3, #12]
 8001228:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800122a:	4b2a      	ldr	r3, [pc, #168]	; (80012d4 <MX_GPIO_Init+0xc0>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800122e:	4a29      	ldr	r2, [pc, #164]	; (80012d4 <MX_GPIO_Init+0xc0>)
 8001230:	f043 0304 	orr.w	r3, r3, #4
 8001234:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001236:	4b27      	ldr	r3, [pc, #156]	; (80012d4 <MX_GPIO_Init+0xc0>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800123a:	f003 0304 	and.w	r3, r3, #4
 800123e:	613b      	str	r3, [r7, #16]
 8001240:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001242:	4b24      	ldr	r3, [pc, #144]	; (80012d4 <MX_GPIO_Init+0xc0>)
 8001244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001246:	4a23      	ldr	r2, [pc, #140]	; (80012d4 <MX_GPIO_Init+0xc0>)
 8001248:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800124c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800124e:	4b21      	ldr	r3, [pc, #132]	; (80012d4 <MX_GPIO_Init+0xc0>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001252:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800125a:	4b1e      	ldr	r3, [pc, #120]	; (80012d4 <MX_GPIO_Init+0xc0>)
 800125c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800125e:	4a1d      	ldr	r2, [pc, #116]	; (80012d4 <MX_GPIO_Init+0xc0>)
 8001260:	f043 0301 	orr.w	r3, r3, #1
 8001264:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001266:	4b1b      	ldr	r3, [pc, #108]	; (80012d4 <MX_GPIO_Init+0xc0>)
 8001268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	60bb      	str	r3, [r7, #8]
 8001270:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001272:	4b18      	ldr	r3, [pc, #96]	; (80012d4 <MX_GPIO_Init+0xc0>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001276:	4a17      	ldr	r2, [pc, #92]	; (80012d4 <MX_GPIO_Init+0xc0>)
 8001278:	f043 0302 	orr.w	r3, r3, #2
 800127c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800127e:	4b15      	ldr	r3, [pc, #84]	; (80012d4 <MX_GPIO_Init+0xc0>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001282:	f003 0302 	and.w	r3, r3, #2
 8001286:	607b      	str	r3, [r7, #4]
 8001288:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CS_Pin_GPIO_Port, CS_Pin_Pin, GPIO_PIN_RESET);
 800128a:	2200      	movs	r2, #0
 800128c:	2140      	movs	r1, #64	; 0x40
 800128e:	4812      	ldr	r0, [pc, #72]	; (80012d8 <MX_GPIO_Init+0xc4>)
 8001290:	f000 fcba 	bl	8001c08 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001294:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001298:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800129a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800129e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a0:	2300      	movs	r3, #0
 80012a2:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012a4:	f107 0314 	add.w	r3, r7, #20
 80012a8:	4619      	mov	r1, r3
 80012aa:	480c      	ldr	r0, [pc, #48]	; (80012dc <MX_GPIO_Init+0xc8>)
 80012ac:	f000 fb02 	bl	80018b4 <HAL_GPIO_Init>

	/*Configure GPIO pin : CS_Pin_Pin */
	GPIO_InitStruct.Pin = CS_Pin_Pin;
 80012b0:	2340      	movs	r3, #64	; 0x40
 80012b2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b4:	2301      	movs	r3, #1
 80012b6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b8:	2300      	movs	r3, #0
 80012ba:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012bc:	2300      	movs	r3, #0
 80012be:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(CS_Pin_GPIO_Port, &GPIO_InitStruct);
 80012c0:	f107 0314 	add.w	r3, r7, #20
 80012c4:	4619      	mov	r1, r3
 80012c6:	4804      	ldr	r0, [pc, #16]	; (80012d8 <MX_GPIO_Init+0xc4>)
 80012c8:	f000 faf4 	bl	80018b4 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80012cc:	bf00      	nop
 80012ce:	3728      	adds	r7, #40	; 0x28
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40021000 	.word	0x40021000
 80012d8:	48000400 	.word	0x48000400
 80012dc:	48000800 	.word	0x48000800

080012e0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012e4:	b672      	cpsid	i
}
 80012e6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80012e8:	e7fe      	b.n	80012e8 <Error_Handler+0x8>
	...

080012ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012f2:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <HAL_MspInit+0x44>)
 80012f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012f6:	4a0e      	ldr	r2, [pc, #56]	; (8001330 <HAL_MspInit+0x44>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	6613      	str	r3, [r2, #96]	; 0x60
 80012fe:	4b0c      	ldr	r3, [pc, #48]	; (8001330 <HAL_MspInit+0x44>)
 8001300:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	607b      	str	r3, [r7, #4]
 8001308:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800130a:	4b09      	ldr	r3, [pc, #36]	; (8001330 <HAL_MspInit+0x44>)
 800130c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800130e:	4a08      	ldr	r2, [pc, #32]	; (8001330 <HAL_MspInit+0x44>)
 8001310:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001314:	6593      	str	r3, [r2, #88]	; 0x58
 8001316:	4b06      	ldr	r3, [pc, #24]	; (8001330 <HAL_MspInit+0x44>)
 8001318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800131a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800131e:	603b      	str	r3, [r7, #0]
 8001320:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001322:	bf00      	nop
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	40021000 	.word	0x40021000

08001334 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b08a      	sub	sp, #40	; 0x28
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133c:	f107 0314 	add.w	r3, r7, #20
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a17      	ldr	r2, [pc, #92]	; (80013b0 <HAL_SPI_MspInit+0x7c>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d128      	bne.n	80013a8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001356:	4b17      	ldr	r3, [pc, #92]	; (80013b4 <HAL_SPI_MspInit+0x80>)
 8001358:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800135a:	4a16      	ldr	r2, [pc, #88]	; (80013b4 <HAL_SPI_MspInit+0x80>)
 800135c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001360:	6613      	str	r3, [r2, #96]	; 0x60
 8001362:	4b14      	ldr	r3, [pc, #80]	; (80013b4 <HAL_SPI_MspInit+0x80>)
 8001364:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001366:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800136a:	613b      	str	r3, [r7, #16]
 800136c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800136e:	4b11      	ldr	r3, [pc, #68]	; (80013b4 <HAL_SPI_MspInit+0x80>)
 8001370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001372:	4a10      	ldr	r2, [pc, #64]	; (80013b4 <HAL_SPI_MspInit+0x80>)
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	64d3      	str	r3, [r2, #76]	; 0x4c
 800137a:	4b0e      	ldr	r3, [pc, #56]	; (80013b4 <HAL_SPI_MspInit+0x80>)
 800137c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001386:	23e0      	movs	r3, #224	; 0xe0
 8001388:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138a:	2302      	movs	r3, #2
 800138c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001392:	2303      	movs	r3, #3
 8001394:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001396:	2305      	movs	r3, #5
 8001398:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800139a:	f107 0314 	add.w	r3, r7, #20
 800139e:	4619      	mov	r1, r3
 80013a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013a4:	f000 fa86 	bl	80018b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80013a8:	bf00      	nop
 80013aa:	3728      	adds	r7, #40	; 0x28
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40013000 	.word	0x40013000
 80013b4:	40021000 	.word	0x40021000

080013b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b0ac      	sub	sp, #176	; 0xb0
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013d0:	f107 0314 	add.w	r3, r7, #20
 80013d4:	2288      	movs	r2, #136	; 0x88
 80013d6:	2100      	movs	r1, #0
 80013d8:	4618      	mov	r0, r3
 80013da:	f003 fc41 	bl	8004c60 <memset>
  if(huart->Instance==USART2)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a21      	ldr	r2, [pc, #132]	; (8001468 <HAL_UART_MspInit+0xb0>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d13b      	bne.n	8001460 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80013e8:	2302      	movs	r3, #2
 80013ea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80013ec:	2300      	movs	r3, #0
 80013ee:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013f0:	f107 0314 	add.w	r3, r7, #20
 80013f4:	4618      	mov	r0, r3
 80013f6:	f001 fa83 	bl	8002900 <HAL_RCCEx_PeriphCLKConfig>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001400:	f7ff ff6e 	bl	80012e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001404:	4b19      	ldr	r3, [pc, #100]	; (800146c <HAL_UART_MspInit+0xb4>)
 8001406:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001408:	4a18      	ldr	r2, [pc, #96]	; (800146c <HAL_UART_MspInit+0xb4>)
 800140a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800140e:	6593      	str	r3, [r2, #88]	; 0x58
 8001410:	4b16      	ldr	r3, [pc, #88]	; (800146c <HAL_UART_MspInit+0xb4>)
 8001412:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001414:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001418:	613b      	str	r3, [r7, #16]
 800141a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800141c:	4b13      	ldr	r3, [pc, #76]	; (800146c <HAL_UART_MspInit+0xb4>)
 800141e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001420:	4a12      	ldr	r2, [pc, #72]	; (800146c <HAL_UART_MspInit+0xb4>)
 8001422:	f043 0301 	orr.w	r3, r3, #1
 8001426:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001428:	4b10      	ldr	r3, [pc, #64]	; (800146c <HAL_UART_MspInit+0xb4>)
 800142a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800142c:	f003 0301 	and.w	r3, r3, #1
 8001430:	60fb      	str	r3, [r7, #12]
 8001432:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001434:	230c      	movs	r3, #12
 8001436:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143a:	2302      	movs	r3, #2
 800143c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001446:	2303      	movs	r3, #3
 8001448:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800144c:	2307      	movs	r3, #7
 800144e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001452:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001456:	4619      	mov	r1, r3
 8001458:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800145c:	f000 fa2a 	bl	80018b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001460:	bf00      	nop
 8001462:	37b0      	adds	r7, #176	; 0xb0
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40004400 	.word	0x40004400
 800146c:	40021000 	.word	0x40021000

08001470 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001474:	e7fe      	b.n	8001474 <NMI_Handler+0x4>

08001476 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800147a:	e7fe      	b.n	800147a <HardFault_Handler+0x4>

0800147c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001480:	e7fe      	b.n	8001480 <MemManage_Handler+0x4>

08001482 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001482:	b480      	push	{r7}
 8001484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001486:	e7fe      	b.n	8001486 <BusFault_Handler+0x4>

08001488 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800148c:	e7fe      	b.n	800148c <UsageFault_Handler+0x4>

0800148e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800148e:	b480      	push	{r7}
 8001490:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001492:	bf00      	nop
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr

0800149c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014a0:	bf00      	nop
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr

080014aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014aa:	b480      	push	{r7}
 80014ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ae:	bf00      	nop
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr

080014b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014bc:	f000 f8d0 	bl	8001660 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014c0:	bf00      	nop
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014cc:	4a14      	ldr	r2, [pc, #80]	; (8001520 <_sbrk+0x5c>)
 80014ce:	4b15      	ldr	r3, [pc, #84]	; (8001524 <_sbrk+0x60>)
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d8:	4b13      	ldr	r3, [pc, #76]	; (8001528 <_sbrk+0x64>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d102      	bne.n	80014e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014e0:	4b11      	ldr	r3, [pc, #68]	; (8001528 <_sbrk+0x64>)
 80014e2:	4a12      	ldr	r2, [pc, #72]	; (800152c <_sbrk+0x68>)
 80014e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014e6:	4b10      	ldr	r3, [pc, #64]	; (8001528 <_sbrk+0x64>)
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4413      	add	r3, r2
 80014ee:	693a      	ldr	r2, [r7, #16]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d207      	bcs.n	8001504 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014f4:	f003 fbbc 	bl	8004c70 <__errno>
 80014f8:	4603      	mov	r3, r0
 80014fa:	220c      	movs	r2, #12
 80014fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001502:	e009      	b.n	8001518 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001504:	4b08      	ldr	r3, [pc, #32]	; (8001528 <_sbrk+0x64>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800150a:	4b07      	ldr	r3, [pc, #28]	; (8001528 <_sbrk+0x64>)
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4413      	add	r3, r2
 8001512:	4a05      	ldr	r2, [pc, #20]	; (8001528 <_sbrk+0x64>)
 8001514:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001516:	68fb      	ldr	r3, [r7, #12]
}
 8001518:	4618      	mov	r0, r3
 800151a:	3718      	adds	r7, #24
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	20018000 	.word	0x20018000
 8001524:	00000400 	.word	0x00000400
 8001528:	20000164 	.word	0x20000164
 800152c:	200002b8 	.word	0x200002b8

08001530 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001534:	4b06      	ldr	r3, [pc, #24]	; (8001550 <SystemInit+0x20>)
 8001536:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800153a:	4a05      	ldr	r2, [pc, #20]	; (8001550 <SystemInit+0x20>)
 800153c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001540:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	e000ed00 	.word	0xe000ed00

08001554 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001554:	f8df d034 	ldr.w	sp, [pc, #52]	; 800158c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001558:	f7ff ffea 	bl	8001530 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800155c:	480c      	ldr	r0, [pc, #48]	; (8001590 <LoopForever+0x6>)
  ldr r1, =_edata
 800155e:	490d      	ldr	r1, [pc, #52]	; (8001594 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001560:	4a0d      	ldr	r2, [pc, #52]	; (8001598 <LoopForever+0xe>)
  movs r3, #0
 8001562:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001564:	e002      	b.n	800156c <LoopCopyDataInit>

08001566 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001566:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001568:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800156a:	3304      	adds	r3, #4

0800156c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800156c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800156e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001570:	d3f9      	bcc.n	8001566 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001572:	4a0a      	ldr	r2, [pc, #40]	; (800159c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001574:	4c0a      	ldr	r4, [pc, #40]	; (80015a0 <LoopForever+0x16>)
  movs r3, #0
 8001576:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001578:	e001      	b.n	800157e <LoopFillZerobss>

0800157a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800157a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800157c:	3204      	adds	r2, #4

0800157e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800157e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001580:	d3fb      	bcc.n	800157a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001582:	f003 fb7b 	bl	8004c7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001586:	f7ff f877 	bl	8000678 <main>

0800158a <LoopForever>:

LoopForever:
    b LoopForever
 800158a:	e7fe      	b.n	800158a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800158c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001590:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001594:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001598:	08005618 	.word	0x08005618
  ldr r2, =_sbss
 800159c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80015a0:	200002b4 	.word	0x200002b4

080015a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80015a4:	e7fe      	b.n	80015a4 <ADC1_2_IRQHandler>
	...

080015a8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015ae:	2300      	movs	r3, #0
 80015b0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015b2:	4b0c      	ldr	r3, [pc, #48]	; (80015e4 <HAL_Init+0x3c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a0b      	ldr	r2, [pc, #44]	; (80015e4 <HAL_Init+0x3c>)
 80015b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015bc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015be:	2003      	movs	r0, #3
 80015c0:	f000 f944 	bl	800184c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015c4:	2000      	movs	r0, #0
 80015c6:	f000 f80f 	bl	80015e8 <HAL_InitTick>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d002      	beq.n	80015d6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	71fb      	strb	r3, [r7, #7]
 80015d4:	e001      	b.n	80015da <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015d6:	f7ff fe89 	bl	80012ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015da:	79fb      	ldrb	r3, [r7, #7]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3708      	adds	r7, #8
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40022000 	.word	0x40022000

080015e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015f0:	2300      	movs	r3, #0
 80015f2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80015f4:	4b17      	ldr	r3, [pc, #92]	; (8001654 <HAL_InitTick+0x6c>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d023      	beq.n	8001644 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80015fc:	4b16      	ldr	r3, [pc, #88]	; (8001658 <HAL_InitTick+0x70>)
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	4b14      	ldr	r3, [pc, #80]	; (8001654 <HAL_InitTick+0x6c>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	4619      	mov	r1, r3
 8001606:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800160a:	fbb3 f3f1 	udiv	r3, r3, r1
 800160e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001612:	4618      	mov	r0, r3
 8001614:	f000 f941 	bl	800189a <HAL_SYSTICK_Config>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d10f      	bne.n	800163e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2b0f      	cmp	r3, #15
 8001622:	d809      	bhi.n	8001638 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001624:	2200      	movs	r2, #0
 8001626:	6879      	ldr	r1, [r7, #4]
 8001628:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800162c:	f000 f919 	bl	8001862 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001630:	4a0a      	ldr	r2, [pc, #40]	; (800165c <HAL_InitTick+0x74>)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6013      	str	r3, [r2, #0]
 8001636:	e007      	b.n	8001648 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	73fb      	strb	r3, [r7, #15]
 800163c:	e004      	b.n	8001648 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	73fb      	strb	r3, [r7, #15]
 8001642:	e001      	b.n	8001648 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001648:	7bfb      	ldrb	r3, [r7, #15]
}
 800164a:	4618      	mov	r0, r3
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000008 	.word	0x20000008
 8001658:	20000000 	.word	0x20000000
 800165c:	20000004 	.word	0x20000004

08001660 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001664:	4b06      	ldr	r3, [pc, #24]	; (8001680 <HAL_IncTick+0x20>)
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	461a      	mov	r2, r3
 800166a:	4b06      	ldr	r3, [pc, #24]	; (8001684 <HAL_IncTick+0x24>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4413      	add	r3, r2
 8001670:	4a04      	ldr	r2, [pc, #16]	; (8001684 <HAL_IncTick+0x24>)
 8001672:	6013      	str	r3, [r2, #0]
}
 8001674:	bf00      	nop
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	20000008 	.word	0x20000008
 8001684:	20000168 	.word	0x20000168

08001688 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  return uwTick;
 800168c:	4b03      	ldr	r3, [pc, #12]	; (800169c <HAL_GetTick+0x14>)
 800168e:	681b      	ldr	r3, [r3, #0]
}
 8001690:	4618      	mov	r0, r3
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	20000168 	.word	0x20000168

080016a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016a8:	f7ff ffee 	bl	8001688 <HAL_GetTick>
 80016ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80016b8:	d005      	beq.n	80016c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80016ba:	4b0a      	ldr	r3, [pc, #40]	; (80016e4 <HAL_Delay+0x44>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	461a      	mov	r2, r3
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	4413      	add	r3, r2
 80016c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016c6:	bf00      	nop
 80016c8:	f7ff ffde 	bl	8001688 <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	68fa      	ldr	r2, [r7, #12]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d8f7      	bhi.n	80016c8 <HAL_Delay+0x28>
  {
  }
}
 80016d8:	bf00      	nop
 80016da:	bf00      	nop
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000008 	.word	0x20000008

080016e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b085      	sub	sp, #20
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f003 0307 	and.w	r3, r3, #7
 80016f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016f8:	4b0c      	ldr	r3, [pc, #48]	; (800172c <__NVIC_SetPriorityGrouping+0x44>)
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016fe:	68ba      	ldr	r2, [r7, #8]
 8001700:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001704:	4013      	ands	r3, r2
 8001706:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001710:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001714:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001718:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800171a:	4a04      	ldr	r2, [pc, #16]	; (800172c <__NVIC_SetPriorityGrouping+0x44>)
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	60d3      	str	r3, [r2, #12]
}
 8001720:	bf00      	nop
 8001722:	3714      	adds	r7, #20
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr
 800172c:	e000ed00 	.word	0xe000ed00

08001730 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001734:	4b04      	ldr	r3, [pc, #16]	; (8001748 <__NVIC_GetPriorityGrouping+0x18>)
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	0a1b      	lsrs	r3, r3, #8
 800173a:	f003 0307 	and.w	r3, r3, #7
}
 800173e:	4618      	mov	r0, r3
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr
 8001748:	e000ed00 	.word	0xe000ed00

0800174c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	6039      	str	r1, [r7, #0]
 8001756:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175c:	2b00      	cmp	r3, #0
 800175e:	db0a      	blt.n	8001776 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	b2da      	uxtb	r2, r3
 8001764:	490c      	ldr	r1, [pc, #48]	; (8001798 <__NVIC_SetPriority+0x4c>)
 8001766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176a:	0112      	lsls	r2, r2, #4
 800176c:	b2d2      	uxtb	r2, r2
 800176e:	440b      	add	r3, r1
 8001770:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001774:	e00a      	b.n	800178c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	b2da      	uxtb	r2, r3
 800177a:	4908      	ldr	r1, [pc, #32]	; (800179c <__NVIC_SetPriority+0x50>)
 800177c:	79fb      	ldrb	r3, [r7, #7]
 800177e:	f003 030f 	and.w	r3, r3, #15
 8001782:	3b04      	subs	r3, #4
 8001784:	0112      	lsls	r2, r2, #4
 8001786:	b2d2      	uxtb	r2, r2
 8001788:	440b      	add	r3, r1
 800178a:	761a      	strb	r2, [r3, #24]
}
 800178c:	bf00      	nop
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr
 8001798:	e000e100 	.word	0xe000e100
 800179c:	e000ed00 	.word	0xe000ed00

080017a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b089      	sub	sp, #36	; 0x24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	f003 0307 	and.w	r3, r3, #7
 80017b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	f1c3 0307 	rsb	r3, r3, #7
 80017ba:	2b04      	cmp	r3, #4
 80017bc:	bf28      	it	cs
 80017be:	2304      	movcs	r3, #4
 80017c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	3304      	adds	r3, #4
 80017c6:	2b06      	cmp	r3, #6
 80017c8:	d902      	bls.n	80017d0 <NVIC_EncodePriority+0x30>
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	3b03      	subs	r3, #3
 80017ce:	e000      	b.n	80017d2 <NVIC_EncodePriority+0x32>
 80017d0:	2300      	movs	r3, #0
 80017d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80017d8:	69bb      	ldr	r3, [r7, #24]
 80017da:	fa02 f303 	lsl.w	r3, r2, r3
 80017de:	43da      	mvns	r2, r3
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	401a      	ands	r2, r3
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	fa01 f303 	lsl.w	r3, r1, r3
 80017f2:	43d9      	mvns	r1, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017f8:	4313      	orrs	r3, r2
         );
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3724      	adds	r7, #36	; 0x24
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
	...

08001808 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	3b01      	subs	r3, #1
 8001814:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001818:	d301      	bcc.n	800181e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800181a:	2301      	movs	r3, #1
 800181c:	e00f      	b.n	800183e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800181e:	4a0a      	ldr	r2, [pc, #40]	; (8001848 <SysTick_Config+0x40>)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	3b01      	subs	r3, #1
 8001824:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001826:	210f      	movs	r1, #15
 8001828:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800182c:	f7ff ff8e 	bl	800174c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001830:	4b05      	ldr	r3, [pc, #20]	; (8001848 <SysTick_Config+0x40>)
 8001832:	2200      	movs	r2, #0
 8001834:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001836:	4b04      	ldr	r3, [pc, #16]	; (8001848 <SysTick_Config+0x40>)
 8001838:	2207      	movs	r2, #7
 800183a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	e000e010 	.word	0xe000e010

0800184c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f7ff ff47 	bl	80016e8 <__NVIC_SetPriorityGrouping>
}
 800185a:	bf00      	nop
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b086      	sub	sp, #24
 8001866:	af00      	add	r7, sp, #0
 8001868:	4603      	mov	r3, r0
 800186a:	60b9      	str	r1, [r7, #8]
 800186c:	607a      	str	r2, [r7, #4]
 800186e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001870:	2300      	movs	r3, #0
 8001872:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001874:	f7ff ff5c 	bl	8001730 <__NVIC_GetPriorityGrouping>
 8001878:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	68b9      	ldr	r1, [r7, #8]
 800187e:	6978      	ldr	r0, [r7, #20]
 8001880:	f7ff ff8e 	bl	80017a0 <NVIC_EncodePriority>
 8001884:	4602      	mov	r2, r0
 8001886:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800188a:	4611      	mov	r1, r2
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff ff5d 	bl	800174c <__NVIC_SetPriority>
}
 8001892:	bf00      	nop
 8001894:	3718      	adds	r7, #24
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}

0800189a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800189a:	b580      	push	{r7, lr}
 800189c:	b082      	sub	sp, #8
 800189e:	af00      	add	r7, sp, #0
 80018a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f7ff ffb0 	bl	8001808 <SysTick_Config>
 80018a8:	4603      	mov	r3, r0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
	...

080018b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b087      	sub	sp, #28
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018be:	2300      	movs	r3, #0
 80018c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018c2:	e17f      	b.n	8001bc4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	2101      	movs	r1, #1
 80018ca:	697b      	ldr	r3, [r7, #20]
 80018cc:	fa01 f303 	lsl.w	r3, r1, r3
 80018d0:	4013      	ands	r3, r2
 80018d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	f000 8171 	beq.w	8001bbe <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f003 0303 	and.w	r3, r3, #3
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d005      	beq.n	80018f4 <HAL_GPIO_Init+0x40>
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f003 0303 	and.w	r3, r3, #3
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d130      	bne.n	8001956 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	2203      	movs	r2, #3
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	43db      	mvns	r3, r3
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	4013      	ands	r3, r2
 800190a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	68da      	ldr	r2, [r3, #12]
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	4313      	orrs	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800192a:	2201      	movs	r2, #1
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	fa02 f303 	lsl.w	r3, r2, r3
 8001932:	43db      	mvns	r3, r3
 8001934:	693a      	ldr	r2, [r7, #16]
 8001936:	4013      	ands	r3, r2
 8001938:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	091b      	lsrs	r3, r3, #4
 8001940:	f003 0201 	and.w	r2, r3, #1
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	fa02 f303 	lsl.w	r3, r2, r3
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	4313      	orrs	r3, r2
 800194e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	f003 0303 	and.w	r3, r3, #3
 800195e:	2b03      	cmp	r3, #3
 8001960:	d118      	bne.n	8001994 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001966:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001968:	2201      	movs	r2, #1
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	43db      	mvns	r3, r3
 8001972:	693a      	ldr	r2, [r7, #16]
 8001974:	4013      	ands	r3, r2
 8001976:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	08db      	lsrs	r3, r3, #3
 800197e:	f003 0201 	and.w	r2, r3, #1
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	693a      	ldr	r2, [r7, #16]
 800198a:	4313      	orrs	r3, r2
 800198c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	693a      	ldr	r2, [r7, #16]
 8001992:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f003 0303 	and.w	r3, r3, #3
 800199c:	2b03      	cmp	r3, #3
 800199e:	d017      	beq.n	80019d0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	2203      	movs	r2, #3
 80019ac:	fa02 f303 	lsl.w	r3, r2, r3
 80019b0:	43db      	mvns	r3, r3
 80019b2:	693a      	ldr	r2, [r7, #16]
 80019b4:	4013      	ands	r3, r2
 80019b6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	689a      	ldr	r2, [r3, #8]
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	fa02 f303 	lsl.w	r3, r2, r3
 80019c4:	693a      	ldr	r2, [r7, #16]
 80019c6:	4313      	orrs	r3, r2
 80019c8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	693a      	ldr	r2, [r7, #16]
 80019ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f003 0303 	and.w	r3, r3, #3
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d123      	bne.n	8001a24 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	08da      	lsrs	r2, r3, #3
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	3208      	adds	r2, #8
 80019e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	f003 0307 	and.w	r3, r3, #7
 80019f0:	009b      	lsls	r3, r3, #2
 80019f2:	220f      	movs	r2, #15
 80019f4:	fa02 f303 	lsl.w	r3, r2, r3
 80019f8:	43db      	mvns	r3, r3
 80019fa:	693a      	ldr	r2, [r7, #16]
 80019fc:	4013      	ands	r3, r2
 80019fe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	691a      	ldr	r2, [r3, #16]
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	f003 0307 	and.w	r3, r3, #7
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	693a      	ldr	r2, [r7, #16]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	08da      	lsrs	r2, r3, #3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	3208      	adds	r2, #8
 8001a1e:	6939      	ldr	r1, [r7, #16]
 8001a20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	2203      	movs	r2, #3
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	43db      	mvns	r3, r3
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f003 0203 	and.w	r2, r3, #3
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	693a      	ldr	r2, [r7, #16]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	693a      	ldr	r2, [r7, #16]
 8001a56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	f000 80ac 	beq.w	8001bbe <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a66:	4b5f      	ldr	r3, [pc, #380]	; (8001be4 <HAL_GPIO_Init+0x330>)
 8001a68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a6a:	4a5e      	ldr	r2, [pc, #376]	; (8001be4 <HAL_GPIO_Init+0x330>)
 8001a6c:	f043 0301 	orr.w	r3, r3, #1
 8001a70:	6613      	str	r3, [r2, #96]	; 0x60
 8001a72:	4b5c      	ldr	r3, [pc, #368]	; (8001be4 <HAL_GPIO_Init+0x330>)
 8001a74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a7e:	4a5a      	ldr	r2, [pc, #360]	; (8001be8 <HAL_GPIO_Init+0x334>)
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	089b      	lsrs	r3, r3, #2
 8001a84:	3302      	adds	r3, #2
 8001a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	f003 0303 	and.w	r3, r3, #3
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	220f      	movs	r2, #15
 8001a96:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001aa8:	d025      	beq.n	8001af6 <HAL_GPIO_Init+0x242>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a4f      	ldr	r2, [pc, #316]	; (8001bec <HAL_GPIO_Init+0x338>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d01f      	beq.n	8001af2 <HAL_GPIO_Init+0x23e>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4a4e      	ldr	r2, [pc, #312]	; (8001bf0 <HAL_GPIO_Init+0x33c>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d019      	beq.n	8001aee <HAL_GPIO_Init+0x23a>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4a4d      	ldr	r2, [pc, #308]	; (8001bf4 <HAL_GPIO_Init+0x340>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d013      	beq.n	8001aea <HAL_GPIO_Init+0x236>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4a4c      	ldr	r2, [pc, #304]	; (8001bf8 <HAL_GPIO_Init+0x344>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d00d      	beq.n	8001ae6 <HAL_GPIO_Init+0x232>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4a4b      	ldr	r2, [pc, #300]	; (8001bfc <HAL_GPIO_Init+0x348>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d007      	beq.n	8001ae2 <HAL_GPIO_Init+0x22e>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4a4a      	ldr	r2, [pc, #296]	; (8001c00 <HAL_GPIO_Init+0x34c>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d101      	bne.n	8001ade <HAL_GPIO_Init+0x22a>
 8001ada:	2306      	movs	r3, #6
 8001adc:	e00c      	b.n	8001af8 <HAL_GPIO_Init+0x244>
 8001ade:	2307      	movs	r3, #7
 8001ae0:	e00a      	b.n	8001af8 <HAL_GPIO_Init+0x244>
 8001ae2:	2305      	movs	r3, #5
 8001ae4:	e008      	b.n	8001af8 <HAL_GPIO_Init+0x244>
 8001ae6:	2304      	movs	r3, #4
 8001ae8:	e006      	b.n	8001af8 <HAL_GPIO_Init+0x244>
 8001aea:	2303      	movs	r3, #3
 8001aec:	e004      	b.n	8001af8 <HAL_GPIO_Init+0x244>
 8001aee:	2302      	movs	r3, #2
 8001af0:	e002      	b.n	8001af8 <HAL_GPIO_Init+0x244>
 8001af2:	2301      	movs	r3, #1
 8001af4:	e000      	b.n	8001af8 <HAL_GPIO_Init+0x244>
 8001af6:	2300      	movs	r3, #0
 8001af8:	697a      	ldr	r2, [r7, #20]
 8001afa:	f002 0203 	and.w	r2, r2, #3
 8001afe:	0092      	lsls	r2, r2, #2
 8001b00:	4093      	lsls	r3, r2
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b08:	4937      	ldr	r1, [pc, #220]	; (8001be8 <HAL_GPIO_Init+0x334>)
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	089b      	lsrs	r3, r3, #2
 8001b0e:	3302      	adds	r3, #2
 8001b10:	693a      	ldr	r2, [r7, #16]
 8001b12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b16:	4b3b      	ldr	r3, [pc, #236]	; (8001c04 <HAL_GPIO_Init+0x350>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	43db      	mvns	r3, r3
 8001b20:	693a      	ldr	r2, [r7, #16]
 8001b22:	4013      	ands	r3, r2
 8001b24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d003      	beq.n	8001b3a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001b32:	693a      	ldr	r2, [r7, #16]
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b3a:	4a32      	ldr	r2, [pc, #200]	; (8001c04 <HAL_GPIO_Init+0x350>)
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b40:	4b30      	ldr	r3, [pc, #192]	; (8001c04 <HAL_GPIO_Init+0x350>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	43db      	mvns	r3, r3
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d003      	beq.n	8001b64 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001b5c:	693a      	ldr	r2, [r7, #16]
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b64:	4a27      	ldr	r2, [pc, #156]	; (8001c04 <HAL_GPIO_Init+0x350>)
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001b6a:	4b26      	ldr	r3, [pc, #152]	; (8001c04 <HAL_GPIO_Init+0x350>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	43db      	mvns	r3, r3
 8001b74:	693a      	ldr	r2, [r7, #16]
 8001b76:	4013      	ands	r3, r2
 8001b78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d003      	beq.n	8001b8e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b8e:	4a1d      	ldr	r2, [pc, #116]	; (8001c04 <HAL_GPIO_Init+0x350>)
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001b94:	4b1b      	ldr	r3, [pc, #108]	; (8001c04 <HAL_GPIO_Init+0x350>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d003      	beq.n	8001bb8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bb8:	4a12      	ldr	r2, [pc, #72]	; (8001c04 <HAL_GPIO_Init+0x350>)
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	fa22 f303 	lsr.w	r3, r2, r3
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	f47f ae78 	bne.w	80018c4 <HAL_GPIO_Init+0x10>
  }
}
 8001bd4:	bf00      	nop
 8001bd6:	bf00      	nop
 8001bd8:	371c      	adds	r7, #28
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	40021000 	.word	0x40021000
 8001be8:	40010000 	.word	0x40010000
 8001bec:	48000400 	.word	0x48000400
 8001bf0:	48000800 	.word	0x48000800
 8001bf4:	48000c00 	.word	0x48000c00
 8001bf8:	48001000 	.word	0x48001000
 8001bfc:	48001400 	.word	0x48001400
 8001c00:	48001800 	.word	0x48001800
 8001c04:	40010400 	.word	0x40010400

08001c08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	460b      	mov	r3, r1
 8001c12:	807b      	strh	r3, [r7, #2]
 8001c14:	4613      	mov	r3, r2
 8001c16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c18:	787b      	ldrb	r3, [r7, #1]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d003      	beq.n	8001c26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c1e:	887a      	ldrh	r2, [r7, #2]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c24:	e002      	b.n	8001c2c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c26:	887a      	ldrh	r2, [r7, #2]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c2c:	bf00      	nop
 8001c2e:	370c      	adds	r7, #12
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001c3c:	4b04      	ldr	r3, [pc, #16]	; (8001c50 <HAL_PWREx_GetVoltageRange+0x18>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	40007000 	.word	0x40007000

08001c54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b085      	sub	sp, #20
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c62:	d130      	bne.n	8001cc6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c64:	4b23      	ldr	r3, [pc, #140]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001c6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c70:	d038      	beq.n	8001ce4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c72:	4b20      	ldr	r3, [pc, #128]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001c7a:	4a1e      	ldr	r2, [pc, #120]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c7c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c80:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c82:	4b1d      	ldr	r3, [pc, #116]	; (8001cf8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2232      	movs	r2, #50	; 0x32
 8001c88:	fb02 f303 	mul.w	r3, r2, r3
 8001c8c:	4a1b      	ldr	r2, [pc, #108]	; (8001cfc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c92:	0c9b      	lsrs	r3, r3, #18
 8001c94:	3301      	adds	r3, #1
 8001c96:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c98:	e002      	b.n	8001ca0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ca0:	4b14      	ldr	r3, [pc, #80]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ca2:	695b      	ldr	r3, [r3, #20]
 8001ca4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ca8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cac:	d102      	bne.n	8001cb4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d1f2      	bne.n	8001c9a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001cb4:	4b0f      	ldr	r3, [pc, #60]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cb6:	695b      	ldr	r3, [r3, #20]
 8001cb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cc0:	d110      	bne.n	8001ce4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e00f      	b.n	8001ce6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001cc6:	4b0b      	ldr	r3, [pc, #44]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001cce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cd2:	d007      	beq.n	8001ce4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001cd4:	4b07      	ldr	r3, [pc, #28]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001cdc:	4a05      	ldr	r2, [pc, #20]	; (8001cf4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ce2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3714      	adds	r7, #20
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	40007000 	.word	0x40007000
 8001cf8:	20000000 	.word	0x20000000
 8001cfc:	431bde83 	.word	0x431bde83

08001d00 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b088      	sub	sp, #32
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e3ca      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d12:	4b97      	ldr	r3, [pc, #604]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 030c 	and.w	r3, r3, #12
 8001d1a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d1c:	4b94      	ldr	r3, [pc, #592]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 0310 	and.w	r3, r3, #16
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	f000 80e4 	beq.w	8001efc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d34:	69bb      	ldr	r3, [r7, #24]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d007      	beq.n	8001d4a <HAL_RCC_OscConfig+0x4a>
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	2b0c      	cmp	r3, #12
 8001d3e:	f040 808b 	bne.w	8001e58 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	f040 8087 	bne.w	8001e58 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d4a:	4b89      	ldr	r3, [pc, #548]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d005      	beq.n	8001d62 <HAL_RCC_OscConfig+0x62>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d101      	bne.n	8001d62 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e3a2      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6a1a      	ldr	r2, [r3, #32]
 8001d66:	4b82      	ldr	r3, [pc, #520]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0308 	and.w	r3, r3, #8
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d004      	beq.n	8001d7c <HAL_RCC_OscConfig+0x7c>
 8001d72:	4b7f      	ldr	r3, [pc, #508]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d7a:	e005      	b.n	8001d88 <HAL_RCC_OscConfig+0x88>
 8001d7c:	4b7c      	ldr	r3, [pc, #496]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001d7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d82:	091b      	lsrs	r3, r3, #4
 8001d84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d223      	bcs.n	8001dd4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6a1b      	ldr	r3, [r3, #32]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f000 fd55 	bl	8002840 <RCC_SetFlashLatencyFromMSIRange>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	e383      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001da0:	4b73      	ldr	r3, [pc, #460]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a72      	ldr	r2, [pc, #456]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001da6:	f043 0308 	orr.w	r3, r3, #8
 8001daa:	6013      	str	r3, [r2, #0]
 8001dac:	4b70      	ldr	r3, [pc, #448]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a1b      	ldr	r3, [r3, #32]
 8001db8:	496d      	ldr	r1, [pc, #436]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dbe:	4b6c      	ldr	r3, [pc, #432]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	69db      	ldr	r3, [r3, #28]
 8001dca:	021b      	lsls	r3, r3, #8
 8001dcc:	4968      	ldr	r1, [pc, #416]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	604b      	str	r3, [r1, #4]
 8001dd2:	e025      	b.n	8001e20 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001dd4:	4b66      	ldr	r3, [pc, #408]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a65      	ldr	r2, [pc, #404]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001dda:	f043 0308 	orr.w	r3, r3, #8
 8001dde:	6013      	str	r3, [r2, #0]
 8001de0:	4b63      	ldr	r3, [pc, #396]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	4960      	ldr	r1, [pc, #384]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001dee:	4313      	orrs	r3, r2
 8001df0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001df2:	4b5f      	ldr	r3, [pc, #380]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	69db      	ldr	r3, [r3, #28]
 8001dfe:	021b      	lsls	r3, r3, #8
 8001e00:	495b      	ldr	r1, [pc, #364]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001e02:	4313      	orrs	r3, r2
 8001e04:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d109      	bne.n	8001e20 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a1b      	ldr	r3, [r3, #32]
 8001e10:	4618      	mov	r0, r3
 8001e12:	f000 fd15 	bl	8002840 <RCC_SetFlashLatencyFromMSIRange>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e343      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e20:	f000 fc4a 	bl	80026b8 <HAL_RCC_GetSysClockFreq>
 8001e24:	4602      	mov	r2, r0
 8001e26:	4b52      	ldr	r3, [pc, #328]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	091b      	lsrs	r3, r3, #4
 8001e2c:	f003 030f 	and.w	r3, r3, #15
 8001e30:	4950      	ldr	r1, [pc, #320]	; (8001f74 <HAL_RCC_OscConfig+0x274>)
 8001e32:	5ccb      	ldrb	r3, [r1, r3]
 8001e34:	f003 031f 	and.w	r3, r3, #31
 8001e38:	fa22 f303 	lsr.w	r3, r2, r3
 8001e3c:	4a4e      	ldr	r2, [pc, #312]	; (8001f78 <HAL_RCC_OscConfig+0x278>)
 8001e3e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e40:	4b4e      	ldr	r3, [pc, #312]	; (8001f7c <HAL_RCC_OscConfig+0x27c>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff fbcf 	bl	80015e8 <HAL_InitTick>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d052      	beq.n	8001efa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001e54:	7bfb      	ldrb	r3, [r7, #15]
 8001e56:	e327      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	699b      	ldr	r3, [r3, #24]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d032      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e60:	4b43      	ldr	r3, [pc, #268]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a42      	ldr	r2, [pc, #264]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001e66:	f043 0301 	orr.w	r3, r3, #1
 8001e6a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e6c:	f7ff fc0c 	bl	8001688 <HAL_GetTick>
 8001e70:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e72:	e008      	b.n	8001e86 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e74:	f7ff fc08 	bl	8001688 <HAL_GetTick>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	2b02      	cmp	r3, #2
 8001e80:	d901      	bls.n	8001e86 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001e82:	2303      	movs	r3, #3
 8001e84:	e310      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e86:	4b3a      	ldr	r3, [pc, #232]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d0f0      	beq.n	8001e74 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e92:	4b37      	ldr	r3, [pc, #220]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a36      	ldr	r2, [pc, #216]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001e98:	f043 0308 	orr.w	r3, r3, #8
 8001e9c:	6013      	str	r3, [r2, #0]
 8001e9e:	4b34      	ldr	r3, [pc, #208]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6a1b      	ldr	r3, [r3, #32]
 8001eaa:	4931      	ldr	r1, [pc, #196]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001eb0:	4b2f      	ldr	r3, [pc, #188]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	69db      	ldr	r3, [r3, #28]
 8001ebc:	021b      	lsls	r3, r3, #8
 8001ebe:	492c      	ldr	r1, [pc, #176]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	604b      	str	r3, [r1, #4]
 8001ec4:	e01a      	b.n	8001efc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ec6:	4b2a      	ldr	r3, [pc, #168]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a29      	ldr	r2, [pc, #164]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001ecc:	f023 0301 	bic.w	r3, r3, #1
 8001ed0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ed2:	f7ff fbd9 	bl	8001688 <HAL_GetTick>
 8001ed6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ed8:	e008      	b.n	8001eec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001eda:	f7ff fbd5 	bl	8001688 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e2dd      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001eec:	4b20      	ldr	r3, [pc, #128]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0302 	and.w	r3, r3, #2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d1f0      	bne.n	8001eda <HAL_RCC_OscConfig+0x1da>
 8001ef8:	e000      	b.n	8001efc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001efa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0301 	and.w	r3, r3, #1
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d074      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	2b08      	cmp	r3, #8
 8001f0c:	d005      	beq.n	8001f1a <HAL_RCC_OscConfig+0x21a>
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	2b0c      	cmp	r3, #12
 8001f12:	d10e      	bne.n	8001f32 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	2b03      	cmp	r3, #3
 8001f18:	d10b      	bne.n	8001f32 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f1a:	4b15      	ldr	r3, [pc, #84]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d064      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x2f0>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d160      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e2ba      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f3a:	d106      	bne.n	8001f4a <HAL_RCC_OscConfig+0x24a>
 8001f3c:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a0b      	ldr	r2, [pc, #44]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001f42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f46:	6013      	str	r3, [r2, #0]
 8001f48:	e026      	b.n	8001f98 <HAL_RCC_OscConfig+0x298>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f52:	d115      	bne.n	8001f80 <HAL_RCC_OscConfig+0x280>
 8001f54:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a05      	ldr	r2, [pc, #20]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001f5a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f5e:	6013      	str	r3, [r2, #0]
 8001f60:	4b03      	ldr	r3, [pc, #12]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a02      	ldr	r2, [pc, #8]	; (8001f70 <HAL_RCC_OscConfig+0x270>)
 8001f66:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f6a:	6013      	str	r3, [r2, #0]
 8001f6c:	e014      	b.n	8001f98 <HAL_RCC_OscConfig+0x298>
 8001f6e:	bf00      	nop
 8001f70:	40021000 	.word	0x40021000
 8001f74:	0800558c 	.word	0x0800558c
 8001f78:	20000000 	.word	0x20000000
 8001f7c:	20000004 	.word	0x20000004
 8001f80:	4ba0      	ldr	r3, [pc, #640]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a9f      	ldr	r2, [pc, #636]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8001f86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f8a:	6013      	str	r3, [r2, #0]
 8001f8c:	4b9d      	ldr	r3, [pc, #628]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a9c      	ldr	r2, [pc, #624]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8001f92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d013      	beq.n	8001fc8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa0:	f7ff fb72 	bl	8001688 <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fa6:	e008      	b.n	8001fba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fa8:	f7ff fb6e 	bl	8001688 <HAL_GetTick>
 8001fac:	4602      	mov	r2, r0
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	2b64      	cmp	r3, #100	; 0x64
 8001fb4:	d901      	bls.n	8001fba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001fb6:	2303      	movs	r3, #3
 8001fb8:	e276      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fba:	4b92      	ldr	r3, [pc, #584]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d0f0      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x2a8>
 8001fc6:	e014      	b.n	8001ff2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc8:	f7ff fb5e 	bl	8001688 <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fd0:	f7ff fb5a 	bl	8001688 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b64      	cmp	r3, #100	; 0x64
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e262      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fe2:	4b88      	ldr	r3, [pc, #544]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1f0      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x2d0>
 8001fee:	e000      	b.n	8001ff2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ff0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d060      	beq.n	80020c0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	2b04      	cmp	r3, #4
 8002002:	d005      	beq.n	8002010 <HAL_RCC_OscConfig+0x310>
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	2b0c      	cmp	r3, #12
 8002008:	d119      	bne.n	800203e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	2b02      	cmp	r3, #2
 800200e:	d116      	bne.n	800203e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002010:	4b7c      	ldr	r3, [pc, #496]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002018:	2b00      	cmp	r3, #0
 800201a:	d005      	beq.n	8002028 <HAL_RCC_OscConfig+0x328>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d101      	bne.n	8002028 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e23f      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002028:	4b76      	ldr	r3, [pc, #472]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	691b      	ldr	r3, [r3, #16]
 8002034:	061b      	lsls	r3, r3, #24
 8002036:	4973      	ldr	r1, [pc, #460]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002038:	4313      	orrs	r3, r2
 800203a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800203c:	e040      	b.n	80020c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d023      	beq.n	800208e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002046:	4b6f      	ldr	r3, [pc, #444]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a6e      	ldr	r2, [pc, #440]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 800204c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002050:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002052:	f7ff fb19 	bl	8001688 <HAL_GetTick>
 8002056:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002058:	e008      	b.n	800206c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800205a:	f7ff fb15 	bl	8001688 <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	2b02      	cmp	r3, #2
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e21d      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800206c:	4b65      	ldr	r3, [pc, #404]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002074:	2b00      	cmp	r3, #0
 8002076:	d0f0      	beq.n	800205a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002078:	4b62      	ldr	r3, [pc, #392]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	061b      	lsls	r3, r3, #24
 8002086:	495f      	ldr	r1, [pc, #380]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002088:	4313      	orrs	r3, r2
 800208a:	604b      	str	r3, [r1, #4]
 800208c:	e018      	b.n	80020c0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800208e:	4b5d      	ldr	r3, [pc, #372]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a5c      	ldr	r2, [pc, #368]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002094:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002098:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800209a:	f7ff faf5 	bl	8001688 <HAL_GetTick>
 800209e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020a0:	e008      	b.n	80020b4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020a2:	f7ff faf1 	bl	8001688 <HAL_GetTick>
 80020a6:	4602      	mov	r2, r0
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	1ad3      	subs	r3, r2, r3
 80020ac:	2b02      	cmp	r3, #2
 80020ae:	d901      	bls.n	80020b4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80020b0:	2303      	movs	r3, #3
 80020b2:	e1f9      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020b4:	4b53      	ldr	r3, [pc, #332]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1f0      	bne.n	80020a2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0308 	and.w	r3, r3, #8
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d03c      	beq.n	8002146 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	695b      	ldr	r3, [r3, #20]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d01c      	beq.n	800210e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020d4:	4b4b      	ldr	r3, [pc, #300]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80020d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020da:	4a4a      	ldr	r2, [pc, #296]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e4:	f7ff fad0 	bl	8001688 <HAL_GetTick>
 80020e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020ea:	e008      	b.n	80020fe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020ec:	f7ff facc 	bl	8001688 <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d901      	bls.n	80020fe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e1d4      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020fe:	4b41      	ldr	r3, [pc, #260]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002100:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d0ef      	beq.n	80020ec <HAL_RCC_OscConfig+0x3ec>
 800210c:	e01b      	b.n	8002146 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800210e:	4b3d      	ldr	r3, [pc, #244]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002110:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002114:	4a3b      	ldr	r2, [pc, #236]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002116:	f023 0301 	bic.w	r3, r3, #1
 800211a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800211e:	f7ff fab3 	bl	8001688 <HAL_GetTick>
 8002122:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002124:	e008      	b.n	8002138 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002126:	f7ff faaf 	bl	8001688 <HAL_GetTick>
 800212a:	4602      	mov	r2, r0
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	2b02      	cmp	r3, #2
 8002132:	d901      	bls.n	8002138 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002134:	2303      	movs	r3, #3
 8002136:	e1b7      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002138:	4b32      	ldr	r3, [pc, #200]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 800213a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1ef      	bne.n	8002126 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 0304 	and.w	r3, r3, #4
 800214e:	2b00      	cmp	r3, #0
 8002150:	f000 80a6 	beq.w	80022a0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002154:	2300      	movs	r3, #0
 8002156:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002158:	4b2a      	ldr	r3, [pc, #168]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 800215a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800215c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d10d      	bne.n	8002180 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002164:	4b27      	ldr	r3, [pc, #156]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002168:	4a26      	ldr	r2, [pc, #152]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 800216a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800216e:	6593      	str	r3, [r2, #88]	; 0x58
 8002170:	4b24      	ldr	r3, [pc, #144]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 8002172:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002174:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002178:	60bb      	str	r3, [r7, #8]
 800217a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800217c:	2301      	movs	r3, #1
 800217e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002180:	4b21      	ldr	r3, [pc, #132]	; (8002208 <HAL_RCC_OscConfig+0x508>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002188:	2b00      	cmp	r3, #0
 800218a:	d118      	bne.n	80021be <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800218c:	4b1e      	ldr	r3, [pc, #120]	; (8002208 <HAL_RCC_OscConfig+0x508>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a1d      	ldr	r2, [pc, #116]	; (8002208 <HAL_RCC_OscConfig+0x508>)
 8002192:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002196:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002198:	f7ff fa76 	bl	8001688 <HAL_GetTick>
 800219c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800219e:	e008      	b.n	80021b2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021a0:	f7ff fa72 	bl	8001688 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d901      	bls.n	80021b2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e17a      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021b2:	4b15      	ldr	r3, [pc, #84]	; (8002208 <HAL_RCC_OscConfig+0x508>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d0f0      	beq.n	80021a0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d108      	bne.n	80021d8 <HAL_RCC_OscConfig+0x4d8>
 80021c6:	4b0f      	ldr	r3, [pc, #60]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80021c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021cc:	4a0d      	ldr	r2, [pc, #52]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80021ce:	f043 0301 	orr.w	r3, r3, #1
 80021d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021d6:	e029      	b.n	800222c <HAL_RCC_OscConfig+0x52c>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	2b05      	cmp	r3, #5
 80021de:	d115      	bne.n	800220c <HAL_RCC_OscConfig+0x50c>
 80021e0:	4b08      	ldr	r3, [pc, #32]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80021e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021e6:	4a07      	ldr	r2, [pc, #28]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80021e8:	f043 0304 	orr.w	r3, r3, #4
 80021ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021f0:	4b04      	ldr	r3, [pc, #16]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80021f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021f6:	4a03      	ldr	r2, [pc, #12]	; (8002204 <HAL_RCC_OscConfig+0x504>)
 80021f8:	f043 0301 	orr.w	r3, r3, #1
 80021fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002200:	e014      	b.n	800222c <HAL_RCC_OscConfig+0x52c>
 8002202:	bf00      	nop
 8002204:	40021000 	.word	0x40021000
 8002208:	40007000 	.word	0x40007000
 800220c:	4b9c      	ldr	r3, [pc, #624]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800220e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002212:	4a9b      	ldr	r2, [pc, #620]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002214:	f023 0301 	bic.w	r3, r3, #1
 8002218:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800221c:	4b98      	ldr	r3, [pc, #608]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800221e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002222:	4a97      	ldr	r2, [pc, #604]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002224:	f023 0304 	bic.w	r3, r3, #4
 8002228:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d016      	beq.n	8002262 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002234:	f7ff fa28 	bl	8001688 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800223a:	e00a      	b.n	8002252 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800223c:	f7ff fa24 	bl	8001688 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	f241 3288 	movw	r2, #5000	; 0x1388
 800224a:	4293      	cmp	r3, r2
 800224c:	d901      	bls.n	8002252 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e12a      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002252:	4b8b      	ldr	r3, [pc, #556]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002254:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002258:	f003 0302 	and.w	r3, r3, #2
 800225c:	2b00      	cmp	r3, #0
 800225e:	d0ed      	beq.n	800223c <HAL_RCC_OscConfig+0x53c>
 8002260:	e015      	b.n	800228e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002262:	f7ff fa11 	bl	8001688 <HAL_GetTick>
 8002266:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002268:	e00a      	b.n	8002280 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800226a:	f7ff fa0d 	bl	8001688 <HAL_GetTick>
 800226e:	4602      	mov	r2, r0
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	f241 3288 	movw	r2, #5000	; 0x1388
 8002278:	4293      	cmp	r3, r2
 800227a:	d901      	bls.n	8002280 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	e113      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002280:	4b7f      	ldr	r3, [pc, #508]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002282:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d1ed      	bne.n	800226a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800228e:	7ffb      	ldrb	r3, [r7, #31]
 8002290:	2b01      	cmp	r3, #1
 8002292:	d105      	bne.n	80022a0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002294:	4b7a      	ldr	r3, [pc, #488]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002296:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002298:	4a79      	ldr	r2, [pc, #484]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800229a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800229e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	f000 80fe 	beq.w	80024a6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	f040 80d0 	bne.w	8002454 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80022b4:	4b72      	ldr	r3, [pc, #456]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	f003 0203 	and.w	r2, r3, #3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d130      	bne.n	800232a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	3b01      	subs	r3, #1
 80022d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d127      	bne.n	800232a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d11f      	bne.n	800232a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f0:	687a      	ldr	r2, [r7, #4]
 80022f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80022f4:	2a07      	cmp	r2, #7
 80022f6:	bf14      	ite	ne
 80022f8:	2201      	movne	r2, #1
 80022fa:	2200      	moveq	r2, #0
 80022fc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80022fe:	4293      	cmp	r3, r2
 8002300:	d113      	bne.n	800232a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800230c:	085b      	lsrs	r3, r3, #1
 800230e:	3b01      	subs	r3, #1
 8002310:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002312:	429a      	cmp	r2, r3
 8002314:	d109      	bne.n	800232a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002320:	085b      	lsrs	r3, r3, #1
 8002322:	3b01      	subs	r3, #1
 8002324:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002326:	429a      	cmp	r2, r3
 8002328:	d06e      	beq.n	8002408 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800232a:	69bb      	ldr	r3, [r7, #24]
 800232c:	2b0c      	cmp	r3, #12
 800232e:	d069      	beq.n	8002404 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002330:	4b53      	ldr	r3, [pc, #332]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002338:	2b00      	cmp	r3, #0
 800233a:	d105      	bne.n	8002348 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800233c:	4b50      	ldr	r3, [pc, #320]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d001      	beq.n	800234c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e0ad      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800234c:	4b4c      	ldr	r3, [pc, #304]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a4b      	ldr	r2, [pc, #300]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002352:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002356:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002358:	f7ff f996 	bl	8001688 <HAL_GetTick>
 800235c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800235e:	e008      	b.n	8002372 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002360:	f7ff f992 	bl	8001688 <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	2b02      	cmp	r3, #2
 800236c:	d901      	bls.n	8002372 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e09a      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002372:	4b43      	ldr	r3, [pc, #268]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d1f0      	bne.n	8002360 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800237e:	4b40      	ldr	r3, [pc, #256]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002380:	68da      	ldr	r2, [r3, #12]
 8002382:	4b40      	ldr	r3, [pc, #256]	; (8002484 <HAL_RCC_OscConfig+0x784>)
 8002384:	4013      	ands	r3, r2
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800238e:	3a01      	subs	r2, #1
 8002390:	0112      	lsls	r2, r2, #4
 8002392:	4311      	orrs	r1, r2
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002398:	0212      	lsls	r2, r2, #8
 800239a:	4311      	orrs	r1, r2
 800239c:	687a      	ldr	r2, [r7, #4]
 800239e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80023a0:	0852      	lsrs	r2, r2, #1
 80023a2:	3a01      	subs	r2, #1
 80023a4:	0552      	lsls	r2, r2, #21
 80023a6:	4311      	orrs	r1, r2
 80023a8:	687a      	ldr	r2, [r7, #4]
 80023aa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80023ac:	0852      	lsrs	r2, r2, #1
 80023ae:	3a01      	subs	r2, #1
 80023b0:	0652      	lsls	r2, r2, #25
 80023b2:	4311      	orrs	r1, r2
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80023b8:	0912      	lsrs	r2, r2, #4
 80023ba:	0452      	lsls	r2, r2, #17
 80023bc:	430a      	orrs	r2, r1
 80023be:	4930      	ldr	r1, [pc, #192]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 80023c0:	4313      	orrs	r3, r2
 80023c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80023c4:	4b2e      	ldr	r3, [pc, #184]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a2d      	ldr	r2, [pc, #180]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 80023ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80023d0:	4b2b      	ldr	r3, [pc, #172]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	4a2a      	ldr	r2, [pc, #168]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 80023d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80023dc:	f7ff f954 	bl	8001688 <HAL_GetTick>
 80023e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023e4:	f7ff f950 	bl	8001688 <HAL_GetTick>
 80023e8:	4602      	mov	r2, r0
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e058      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023f6:	4b22      	ldr	r3, [pc, #136]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d0f0      	beq.n	80023e4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002402:	e050      	b.n	80024a6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e04f      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002408:	4b1d      	ldr	r3, [pc, #116]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d148      	bne.n	80024a6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002414:	4b1a      	ldr	r3, [pc, #104]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a19      	ldr	r2, [pc, #100]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800241a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800241e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002420:	4b17      	ldr	r3, [pc, #92]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	4a16      	ldr	r2, [pc, #88]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002426:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800242a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800242c:	f7ff f92c 	bl	8001688 <HAL_GetTick>
 8002430:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002434:	f7ff f928 	bl	8001688 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b02      	cmp	r3, #2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e030      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002446:	4b0e      	ldr	r3, [pc, #56]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d0f0      	beq.n	8002434 <HAL_RCC_OscConfig+0x734>
 8002452:	e028      	b.n	80024a6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	2b0c      	cmp	r3, #12
 8002458:	d023      	beq.n	80024a2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800245a:	4b09      	ldr	r3, [pc, #36]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a08      	ldr	r2, [pc, #32]	; (8002480 <HAL_RCC_OscConfig+0x780>)
 8002460:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002464:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002466:	f7ff f90f 	bl	8001688 <HAL_GetTick>
 800246a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800246c:	e00c      	b.n	8002488 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800246e:	f7ff f90b 	bl	8001688 <HAL_GetTick>
 8002472:	4602      	mov	r2, r0
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d905      	bls.n	8002488 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e013      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
 8002480:	40021000 	.word	0x40021000
 8002484:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002488:	4b09      	ldr	r3, [pc, #36]	; (80024b0 <HAL_RCC_OscConfig+0x7b0>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d1ec      	bne.n	800246e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002494:	4b06      	ldr	r3, [pc, #24]	; (80024b0 <HAL_RCC_OscConfig+0x7b0>)
 8002496:	68da      	ldr	r2, [r3, #12]
 8002498:	4905      	ldr	r1, [pc, #20]	; (80024b0 <HAL_RCC_OscConfig+0x7b0>)
 800249a:	4b06      	ldr	r3, [pc, #24]	; (80024b4 <HAL_RCC_OscConfig+0x7b4>)
 800249c:	4013      	ands	r3, r2
 800249e:	60cb      	str	r3, [r1, #12]
 80024a0:	e001      	b.n	80024a6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e000      	b.n	80024a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3720      	adds	r7, #32
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	40021000 	.word	0x40021000
 80024b4:	feeefffc 	.word	0xfeeefffc

080024b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
 80024c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d101      	bne.n	80024cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e0e7      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024cc:	4b75      	ldr	r3, [pc, #468]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 0307 	and.w	r3, r3, #7
 80024d4:	683a      	ldr	r2, [r7, #0]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d910      	bls.n	80024fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024da:	4b72      	ldr	r3, [pc, #456]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f023 0207 	bic.w	r2, r3, #7
 80024e2:	4970      	ldr	r1, [pc, #448]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ea:	4b6e      	ldr	r3, [pc, #440]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f003 0307 	and.w	r3, r3, #7
 80024f2:	683a      	ldr	r2, [r7, #0]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d001      	beq.n	80024fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e0cf      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d010      	beq.n	800252a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	689a      	ldr	r2, [r3, #8]
 800250c:	4b66      	ldr	r3, [pc, #408]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002514:	429a      	cmp	r2, r3
 8002516:	d908      	bls.n	800252a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002518:	4b63      	ldr	r3, [pc, #396]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	4960      	ldr	r1, [pc, #384]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002526:	4313      	orrs	r3, r2
 8002528:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	2b00      	cmp	r3, #0
 8002534:	d04c      	beq.n	80025d0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	2b03      	cmp	r3, #3
 800253c:	d107      	bne.n	800254e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800253e:	4b5a      	ldr	r3, [pc, #360]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d121      	bne.n	800258e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e0a6      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	2b02      	cmp	r3, #2
 8002554:	d107      	bne.n	8002566 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002556:	4b54      	ldr	r3, [pc, #336]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d115      	bne.n	800258e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e09a      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d107      	bne.n	800257e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800256e:	4b4e      	ldr	r3, [pc, #312]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d109      	bne.n	800258e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e08e      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800257e:	4b4a      	ldr	r3, [pc, #296]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002586:	2b00      	cmp	r3, #0
 8002588:	d101      	bne.n	800258e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e086      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800258e:	4b46      	ldr	r3, [pc, #280]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	f023 0203 	bic.w	r2, r3, #3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	4943      	ldr	r1, [pc, #268]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 800259c:	4313      	orrs	r3, r2
 800259e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025a0:	f7ff f872 	bl	8001688 <HAL_GetTick>
 80025a4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025a6:	e00a      	b.n	80025be <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025a8:	f7ff f86e 	bl	8001688 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d901      	bls.n	80025be <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e06e      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025be:	4b3a      	ldr	r3, [pc, #232]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f003 020c 	and.w	r2, r3, #12
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	429a      	cmp	r2, r3
 80025ce:	d1eb      	bne.n	80025a8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0302 	and.w	r3, r3, #2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d010      	beq.n	80025fe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689a      	ldr	r2, [r3, #8]
 80025e0:	4b31      	ldr	r3, [pc, #196]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d208      	bcs.n	80025fe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025ec:	4b2e      	ldr	r3, [pc, #184]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	492b      	ldr	r1, [pc, #172]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 80025fa:	4313      	orrs	r3, r2
 80025fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025fe:	4b29      	ldr	r3, [pc, #164]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0307 	and.w	r3, r3, #7
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	429a      	cmp	r2, r3
 800260a:	d210      	bcs.n	800262e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800260c:	4b25      	ldr	r3, [pc, #148]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f023 0207 	bic.w	r2, r3, #7
 8002614:	4923      	ldr	r1, [pc, #140]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	4313      	orrs	r3, r2
 800261a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800261c:	4b21      	ldr	r3, [pc, #132]	; (80026a4 <HAL_RCC_ClockConfig+0x1ec>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0307 	and.w	r3, r3, #7
 8002624:	683a      	ldr	r2, [r7, #0]
 8002626:	429a      	cmp	r2, r3
 8002628:	d001      	beq.n	800262e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e036      	b.n	800269c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0304 	and.w	r3, r3, #4
 8002636:	2b00      	cmp	r3, #0
 8002638:	d008      	beq.n	800264c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800263a:	4b1b      	ldr	r3, [pc, #108]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 800263c:	689b      	ldr	r3, [r3, #8]
 800263e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	4918      	ldr	r1, [pc, #96]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002648:	4313      	orrs	r3, r2
 800264a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0308 	and.w	r3, r3, #8
 8002654:	2b00      	cmp	r3, #0
 8002656:	d009      	beq.n	800266c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002658:	4b13      	ldr	r3, [pc, #76]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	691b      	ldr	r3, [r3, #16]
 8002664:	00db      	lsls	r3, r3, #3
 8002666:	4910      	ldr	r1, [pc, #64]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002668:	4313      	orrs	r3, r2
 800266a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800266c:	f000 f824 	bl	80026b8 <HAL_RCC_GetSysClockFreq>
 8002670:	4602      	mov	r2, r0
 8002672:	4b0d      	ldr	r3, [pc, #52]	; (80026a8 <HAL_RCC_ClockConfig+0x1f0>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	091b      	lsrs	r3, r3, #4
 8002678:	f003 030f 	and.w	r3, r3, #15
 800267c:	490b      	ldr	r1, [pc, #44]	; (80026ac <HAL_RCC_ClockConfig+0x1f4>)
 800267e:	5ccb      	ldrb	r3, [r1, r3]
 8002680:	f003 031f 	and.w	r3, r3, #31
 8002684:	fa22 f303 	lsr.w	r3, r2, r3
 8002688:	4a09      	ldr	r2, [pc, #36]	; (80026b0 <HAL_RCC_ClockConfig+0x1f8>)
 800268a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800268c:	4b09      	ldr	r3, [pc, #36]	; (80026b4 <HAL_RCC_ClockConfig+0x1fc>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4618      	mov	r0, r3
 8002692:	f7fe ffa9 	bl	80015e8 <HAL_InitTick>
 8002696:	4603      	mov	r3, r0
 8002698:	72fb      	strb	r3, [r7, #11]

  return status;
 800269a:	7afb      	ldrb	r3, [r7, #11]
}
 800269c:	4618      	mov	r0, r3
 800269e:	3710      	adds	r7, #16
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	40022000 	.word	0x40022000
 80026a8:	40021000 	.word	0x40021000
 80026ac:	0800558c 	.word	0x0800558c
 80026b0:	20000000 	.word	0x20000000
 80026b4:	20000004 	.word	0x20000004

080026b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b089      	sub	sp, #36	; 0x24
 80026bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80026be:	2300      	movs	r3, #0
 80026c0:	61fb      	str	r3, [r7, #28]
 80026c2:	2300      	movs	r3, #0
 80026c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026c6:	4b3e      	ldr	r3, [pc, #248]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f003 030c 	and.w	r3, r3, #12
 80026ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026d0:	4b3b      	ldr	r3, [pc, #236]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	f003 0303 	and.w	r3, r3, #3
 80026d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d005      	beq.n	80026ec <HAL_RCC_GetSysClockFreq+0x34>
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	2b0c      	cmp	r3, #12
 80026e4:	d121      	bne.n	800272a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d11e      	bne.n	800272a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80026ec:	4b34      	ldr	r3, [pc, #208]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 0308 	and.w	r3, r3, #8
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d107      	bne.n	8002708 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80026f8:	4b31      	ldr	r3, [pc, #196]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80026fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026fe:	0a1b      	lsrs	r3, r3, #8
 8002700:	f003 030f 	and.w	r3, r3, #15
 8002704:	61fb      	str	r3, [r7, #28]
 8002706:	e005      	b.n	8002714 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002708:	4b2d      	ldr	r3, [pc, #180]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	091b      	lsrs	r3, r3, #4
 800270e:	f003 030f 	and.w	r3, r3, #15
 8002712:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002714:	4a2b      	ldr	r2, [pc, #172]	; (80027c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800271c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d10d      	bne.n	8002740 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002728:	e00a      	b.n	8002740 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	2b04      	cmp	r3, #4
 800272e:	d102      	bne.n	8002736 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002730:	4b25      	ldr	r3, [pc, #148]	; (80027c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002732:	61bb      	str	r3, [r7, #24]
 8002734:	e004      	b.n	8002740 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	2b08      	cmp	r3, #8
 800273a:	d101      	bne.n	8002740 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800273c:	4b23      	ldr	r3, [pc, #140]	; (80027cc <HAL_RCC_GetSysClockFreq+0x114>)
 800273e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	2b0c      	cmp	r3, #12
 8002744:	d134      	bne.n	80027b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002746:	4b1e      	ldr	r3, [pc, #120]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	f003 0303 	and.w	r3, r3, #3
 800274e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	2b02      	cmp	r3, #2
 8002754:	d003      	beq.n	800275e <HAL_RCC_GetSysClockFreq+0xa6>
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	2b03      	cmp	r3, #3
 800275a:	d003      	beq.n	8002764 <HAL_RCC_GetSysClockFreq+0xac>
 800275c:	e005      	b.n	800276a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800275e:	4b1a      	ldr	r3, [pc, #104]	; (80027c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002760:	617b      	str	r3, [r7, #20]
      break;
 8002762:	e005      	b.n	8002770 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002764:	4b19      	ldr	r3, [pc, #100]	; (80027cc <HAL_RCC_GetSysClockFreq+0x114>)
 8002766:	617b      	str	r3, [r7, #20]
      break;
 8002768:	e002      	b.n	8002770 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	617b      	str	r3, [r7, #20]
      break;
 800276e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002770:	4b13      	ldr	r3, [pc, #76]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002772:	68db      	ldr	r3, [r3, #12]
 8002774:	091b      	lsrs	r3, r3, #4
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	3301      	adds	r3, #1
 800277c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800277e:	4b10      	ldr	r3, [pc, #64]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	0a1b      	lsrs	r3, r3, #8
 8002784:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002788:	697a      	ldr	r2, [r7, #20]
 800278a:	fb03 f202 	mul.w	r2, r3, r2
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	fbb2 f3f3 	udiv	r3, r2, r3
 8002794:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002796:	4b0a      	ldr	r3, [pc, #40]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	0e5b      	lsrs	r3, r3, #25
 800279c:	f003 0303 	and.w	r3, r3, #3
 80027a0:	3301      	adds	r3, #1
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80027a6:	697a      	ldr	r2, [r7, #20]
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80027b0:	69bb      	ldr	r3, [r7, #24]
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3724      	adds	r7, #36	; 0x24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	40021000 	.word	0x40021000
 80027c4:	080055a4 	.word	0x080055a4
 80027c8:	00f42400 	.word	0x00f42400
 80027cc:	007a1200 	.word	0x007a1200

080027d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027d4:	4b03      	ldr	r3, [pc, #12]	; (80027e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80027d6:	681b      	ldr	r3, [r3, #0]
}
 80027d8:	4618      	mov	r0, r3
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	20000000 	.word	0x20000000

080027e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80027ec:	f7ff fff0 	bl	80027d0 <HAL_RCC_GetHCLKFreq>
 80027f0:	4602      	mov	r2, r0
 80027f2:	4b06      	ldr	r3, [pc, #24]	; (800280c <HAL_RCC_GetPCLK1Freq+0x24>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	0a1b      	lsrs	r3, r3, #8
 80027f8:	f003 0307 	and.w	r3, r3, #7
 80027fc:	4904      	ldr	r1, [pc, #16]	; (8002810 <HAL_RCC_GetPCLK1Freq+0x28>)
 80027fe:	5ccb      	ldrb	r3, [r1, r3]
 8002800:	f003 031f 	and.w	r3, r3, #31
 8002804:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002808:	4618      	mov	r0, r3
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40021000 	.word	0x40021000
 8002810:	0800559c 	.word	0x0800559c

08002814 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002818:	f7ff ffda 	bl	80027d0 <HAL_RCC_GetHCLKFreq>
 800281c:	4602      	mov	r2, r0
 800281e:	4b06      	ldr	r3, [pc, #24]	; (8002838 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	0adb      	lsrs	r3, r3, #11
 8002824:	f003 0307 	and.w	r3, r3, #7
 8002828:	4904      	ldr	r1, [pc, #16]	; (800283c <HAL_RCC_GetPCLK2Freq+0x28>)
 800282a:	5ccb      	ldrb	r3, [r1, r3]
 800282c:	f003 031f 	and.w	r3, r3, #31
 8002830:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002834:	4618      	mov	r0, r3
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40021000 	.word	0x40021000
 800283c:	0800559c 	.word	0x0800559c

08002840 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b086      	sub	sp, #24
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002848:	2300      	movs	r3, #0
 800284a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800284c:	4b2a      	ldr	r3, [pc, #168]	; (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800284e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002850:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d003      	beq.n	8002860 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002858:	f7ff f9ee 	bl	8001c38 <HAL_PWREx_GetVoltageRange>
 800285c:	6178      	str	r0, [r7, #20]
 800285e:	e014      	b.n	800288a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002860:	4b25      	ldr	r3, [pc, #148]	; (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002864:	4a24      	ldr	r2, [pc, #144]	; (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002866:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800286a:	6593      	str	r3, [r2, #88]	; 0x58
 800286c:	4b22      	ldr	r3, [pc, #136]	; (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800286e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002870:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002874:	60fb      	str	r3, [r7, #12]
 8002876:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002878:	f7ff f9de 	bl	8001c38 <HAL_PWREx_GetVoltageRange>
 800287c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800287e:	4b1e      	ldr	r3, [pc, #120]	; (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002882:	4a1d      	ldr	r2, [pc, #116]	; (80028f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002884:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002888:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002890:	d10b      	bne.n	80028aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2b80      	cmp	r3, #128	; 0x80
 8002896:	d919      	bls.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2ba0      	cmp	r3, #160	; 0xa0
 800289c:	d902      	bls.n	80028a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800289e:	2302      	movs	r3, #2
 80028a0:	613b      	str	r3, [r7, #16]
 80028a2:	e013      	b.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028a4:	2301      	movs	r3, #1
 80028a6:	613b      	str	r3, [r7, #16]
 80028a8:	e010      	b.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2b80      	cmp	r3, #128	; 0x80
 80028ae:	d902      	bls.n	80028b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80028b0:	2303      	movs	r3, #3
 80028b2:	613b      	str	r3, [r7, #16]
 80028b4:	e00a      	b.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2b80      	cmp	r3, #128	; 0x80
 80028ba:	d102      	bne.n	80028c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028bc:	2302      	movs	r3, #2
 80028be:	613b      	str	r3, [r7, #16]
 80028c0:	e004      	b.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2b70      	cmp	r3, #112	; 0x70
 80028c6:	d101      	bne.n	80028cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028c8:	2301      	movs	r3, #1
 80028ca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028cc:	4b0b      	ldr	r3, [pc, #44]	; (80028fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f023 0207 	bic.w	r2, r3, #7
 80028d4:	4909      	ldr	r1, [pc, #36]	; (80028fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	4313      	orrs	r3, r2
 80028da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80028dc:	4b07      	ldr	r3, [pc, #28]	; (80028fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0307 	and.w	r3, r3, #7
 80028e4:	693a      	ldr	r2, [r7, #16]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d001      	beq.n	80028ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e000      	b.n	80028f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3718      	adds	r7, #24
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	40021000 	.word	0x40021000
 80028fc:	40022000 	.word	0x40022000

08002900 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b086      	sub	sp, #24
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002908:	2300      	movs	r3, #0
 800290a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800290c:	2300      	movs	r3, #0
 800290e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002918:	2b00      	cmp	r3, #0
 800291a:	d041      	beq.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002920:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002924:	d02a      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002926:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800292a:	d824      	bhi.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800292c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002930:	d008      	beq.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002932:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002936:	d81e      	bhi.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002938:	2b00      	cmp	r3, #0
 800293a:	d00a      	beq.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800293c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002940:	d010      	beq.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002942:	e018      	b.n	8002976 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002944:	4b86      	ldr	r3, [pc, #536]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	4a85      	ldr	r2, [pc, #532]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800294a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800294e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002950:	e015      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	3304      	adds	r3, #4
 8002956:	2100      	movs	r1, #0
 8002958:	4618      	mov	r0, r3
 800295a:	f000 fabb 	bl	8002ed4 <RCCEx_PLLSAI1_Config>
 800295e:	4603      	mov	r3, r0
 8002960:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002962:	e00c      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	3320      	adds	r3, #32
 8002968:	2100      	movs	r1, #0
 800296a:	4618      	mov	r0, r3
 800296c:	f000 fba6 	bl	80030bc <RCCEx_PLLSAI2_Config>
 8002970:	4603      	mov	r3, r0
 8002972:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002974:	e003      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	74fb      	strb	r3, [r7, #19]
      break;
 800297a:	e000      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800297c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800297e:	7cfb      	ldrb	r3, [r7, #19]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d10b      	bne.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002984:	4b76      	ldr	r3, [pc, #472]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800298a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002992:	4973      	ldr	r1, [pc, #460]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002994:	4313      	orrs	r3, r2
 8002996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800299a:	e001      	b.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800299c:	7cfb      	ldrb	r3, [r7, #19]
 800299e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d041      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80029b0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80029b4:	d02a      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80029b6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80029ba:	d824      	bhi.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029c0:	d008      	beq.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80029c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029c6:	d81e      	bhi.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00a      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80029cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029d0:	d010      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80029d2:	e018      	b.n	8002a06 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80029d4:	4b62      	ldr	r3, [pc, #392]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	4a61      	ldr	r2, [pc, #388]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029de:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029e0:	e015      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	3304      	adds	r3, #4
 80029e6:	2100      	movs	r1, #0
 80029e8:	4618      	mov	r0, r3
 80029ea:	f000 fa73 	bl	8002ed4 <RCCEx_PLLSAI1_Config>
 80029ee:	4603      	mov	r3, r0
 80029f0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029f2:	e00c      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	3320      	adds	r3, #32
 80029f8:	2100      	movs	r1, #0
 80029fa:	4618      	mov	r0, r3
 80029fc:	f000 fb5e 	bl	80030bc <RCCEx_PLLSAI2_Config>
 8002a00:	4603      	mov	r3, r0
 8002a02:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a04:	e003      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	74fb      	strb	r3, [r7, #19]
      break;
 8002a0a:	e000      	b.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002a0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a0e:	7cfb      	ldrb	r3, [r7, #19]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d10b      	bne.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002a14:	4b52      	ldr	r3, [pc, #328]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a1a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a22:	494f      	ldr	r1, [pc, #316]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002a2a:	e001      	b.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a2c:	7cfb      	ldrb	r3, [r7, #19]
 8002a2e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	f000 80a0 	beq.w	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a42:	4b47      	ldr	r3, [pc, #284]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e000      	b.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002a52:	2300      	movs	r3, #0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d00d      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a58:	4b41      	ldr	r3, [pc, #260]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a5c:	4a40      	ldr	r2, [pc, #256]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a62:	6593      	str	r3, [r2, #88]	; 0x58
 8002a64:	4b3e      	ldr	r3, [pc, #248]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a6c:	60bb      	str	r3, [r7, #8]
 8002a6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a70:	2301      	movs	r3, #1
 8002a72:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a74:	4b3b      	ldr	r3, [pc, #236]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a3a      	ldr	r2, [pc, #232]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a7e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a80:	f7fe fe02 	bl	8001688 <HAL_GetTick>
 8002a84:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a86:	e009      	b.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a88:	f7fe fdfe 	bl	8001688 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d902      	bls.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	74fb      	strb	r3, [r7, #19]
        break;
 8002a9a:	e005      	b.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a9c:	4b31      	ldr	r3, [pc, #196]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d0ef      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002aa8:	7cfb      	ldrb	r3, [r7, #19]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d15c      	bne.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002aae:	4b2c      	ldr	r3, [pc, #176]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ab4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ab8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d01f      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ac6:	697a      	ldr	r2, [r7, #20]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d019      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002acc:	4b24      	ldr	r3, [pc, #144]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ad2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ad6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ad8:	4b21      	ldr	r3, [pc, #132]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ada:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ade:	4a20      	ldr	r2, [pc, #128]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ae0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ae4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ae8:	4b1d      	ldr	r3, [pc, #116]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aee:	4a1c      	ldr	r2, [pc, #112]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002af0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002af4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002af8:	4a19      	ldr	r2, [pc, #100]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	f003 0301 	and.w	r3, r3, #1
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d016      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b0a:	f7fe fdbd 	bl	8001688 <HAL_GetTick>
 8002b0e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b10:	e00b      	b.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b12:	f7fe fdb9 	bl	8001688 <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d902      	bls.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	74fb      	strb	r3, [r7, #19]
            break;
 8002b28:	e006      	b.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b2a:	4b0d      	ldr	r3, [pc, #52]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b30:	f003 0302 	and.w	r3, r3, #2
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d0ec      	beq.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002b38:	7cfb      	ldrb	r3, [r7, #19]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d10c      	bne.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b3e:	4b08      	ldr	r3, [pc, #32]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b4e:	4904      	ldr	r1, [pc, #16]	; (8002b60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b50:	4313      	orrs	r3, r2
 8002b52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002b56:	e009      	b.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b58:	7cfb      	ldrb	r3, [r7, #19]
 8002b5a:	74bb      	strb	r3, [r7, #18]
 8002b5c:	e006      	b.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002b5e:	bf00      	nop
 8002b60:	40021000 	.word	0x40021000
 8002b64:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b68:	7cfb      	ldrb	r3, [r7, #19]
 8002b6a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b6c:	7c7b      	ldrb	r3, [r7, #17]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d105      	bne.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b72:	4b9e      	ldr	r3, [pc, #632]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b76:	4a9d      	ldr	r2, [pc, #628]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b7c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d00a      	beq.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b8a:	4b98      	ldr	r3, [pc, #608]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b90:	f023 0203 	bic.w	r2, r3, #3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b98:	4994      	ldr	r1, [pc, #592]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0302 	and.w	r3, r3, #2
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d00a      	beq.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002bac:	4b8f      	ldr	r3, [pc, #572]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bb2:	f023 020c 	bic.w	r2, r3, #12
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bba:	498c      	ldr	r1, [pc, #560]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0304 	and.w	r3, r3, #4
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00a      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002bce:	4b87      	ldr	r3, [pc, #540]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bd4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bdc:	4983      	ldr	r1, [pc, #524]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bde:	4313      	orrs	r3, r2
 8002be0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0308 	and.w	r3, r3, #8
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d00a      	beq.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002bf0:	4b7e      	ldr	r3, [pc, #504]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bf6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bfe:	497b      	ldr	r1, [pc, #492]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c00:	4313      	orrs	r3, r2
 8002c02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0310 	and.w	r3, r3, #16
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d00a      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c12:	4b76      	ldr	r3, [pc, #472]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c20:	4972      	ldr	r1, [pc, #456]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c22:	4313      	orrs	r3, r2
 8002c24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 0320 	and.w	r3, r3, #32
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d00a      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c34:	4b6d      	ldr	r3, [pc, #436]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c3a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c42:	496a      	ldr	r1, [pc, #424]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00a      	beq.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c56:	4b65      	ldr	r3, [pc, #404]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c5c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c64:	4961      	ldr	r1, [pc, #388]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00a      	beq.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c78:	4b5c      	ldr	r3, [pc, #368]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c7e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c86:	4959      	ldr	r1, [pc, #356]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00a      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c9a:	4b54      	ldr	r3, [pc, #336]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ca0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ca8:	4950      	ldr	r1, [pc, #320]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d00a      	beq.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002cbc:	4b4b      	ldr	r3, [pc, #300]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cca:	4948      	ldr	r1, [pc, #288]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00a      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002cde:	4b43      	ldr	r3, [pc, #268]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ce4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cec:	493f      	ldr	r1, [pc, #252]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d028      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d00:	4b3a      	ldr	r3, [pc, #232]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d0e:	4937      	ldr	r1, [pc, #220]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d1e:	d106      	bne.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d20:	4b32      	ldr	r3, [pc, #200]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	4a31      	ldr	r2, [pc, #196]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d2a:	60d3      	str	r3, [r2, #12]
 8002d2c:	e011      	b.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d32:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d36:	d10c      	bne.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	3304      	adds	r3, #4
 8002d3c:	2101      	movs	r1, #1
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f000 f8c8 	bl	8002ed4 <RCCEx_PLLSAI1_Config>
 8002d44:	4603      	mov	r3, r0
 8002d46:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002d48:	7cfb      	ldrb	r3, [r7, #19]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d001      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002d4e:	7cfb      	ldrb	r3, [r7, #19]
 8002d50:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d028      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d5e:	4b23      	ldr	r3, [pc, #140]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d64:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6c:	491f      	ldr	r1, [pc, #124]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d7c:	d106      	bne.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d7e:	4b1b      	ldr	r3, [pc, #108]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	4a1a      	ldr	r2, [pc, #104]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d88:	60d3      	str	r3, [r2, #12]
 8002d8a:	e011      	b.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d94:	d10c      	bne.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	3304      	adds	r3, #4
 8002d9a:	2101      	movs	r1, #1
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f000 f899 	bl	8002ed4 <RCCEx_PLLSAI1_Config>
 8002da2:	4603      	mov	r3, r0
 8002da4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002da6:	7cfb      	ldrb	r3, [r7, #19]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d001      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002dac:	7cfb      	ldrb	r3, [r7, #19]
 8002dae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d02b      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002dbc:	4b0b      	ldr	r3, [pc, #44]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dca:	4908      	ldr	r1, [pc, #32]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dd6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002dda:	d109      	bne.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ddc:	4b03      	ldr	r3, [pc, #12]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	4a02      	ldr	r2, [pc, #8]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002de2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002de6:	60d3      	str	r3, [r2, #12]
 8002de8:	e014      	b.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002dea:	bf00      	nop
 8002dec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002df4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002df8:	d10c      	bne.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	3304      	adds	r3, #4
 8002dfe:	2101      	movs	r1, #1
 8002e00:	4618      	mov	r0, r3
 8002e02:	f000 f867 	bl	8002ed4 <RCCEx_PLLSAI1_Config>
 8002e06:	4603      	mov	r3, r0
 8002e08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e0a:	7cfb      	ldrb	r3, [r7, #19]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d001      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002e10:	7cfb      	ldrb	r3, [r7, #19]
 8002e12:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d02f      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e20:	4b2b      	ldr	r3, [pc, #172]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e26:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e2e:	4928      	ldr	r1, [pc, #160]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e3e:	d10d      	bne.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	3304      	adds	r3, #4
 8002e44:	2102      	movs	r1, #2
 8002e46:	4618      	mov	r0, r3
 8002e48:	f000 f844 	bl	8002ed4 <RCCEx_PLLSAI1_Config>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e50:	7cfb      	ldrb	r3, [r7, #19]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d014      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e56:	7cfb      	ldrb	r3, [r7, #19]
 8002e58:	74bb      	strb	r3, [r7, #18]
 8002e5a:	e011      	b.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e64:	d10c      	bne.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	3320      	adds	r3, #32
 8002e6a:	2102      	movs	r1, #2
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f000 f925 	bl	80030bc <RCCEx_PLLSAI2_Config>
 8002e72:	4603      	mov	r3, r0
 8002e74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e76:	7cfb      	ldrb	r3, [r7, #19]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e7c:	7cfb      	ldrb	r3, [r7, #19]
 8002e7e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00a      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002e8c:	4b10      	ldr	r3, [pc, #64]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e92:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e9a:	490d      	ldr	r1, [pc, #52]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00b      	beq.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002eae:	4b08      	ldr	r3, [pc, #32]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eb4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ebe:	4904      	ldr	r1, [pc, #16]	; (8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002ec6:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3718      	adds	r7, #24
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	40021000 	.word	0x40021000

08002ed4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b084      	sub	sp, #16
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
 8002edc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002ee2:	4b75      	ldr	r3, [pc, #468]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	f003 0303 	and.w	r3, r3, #3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d018      	beq.n	8002f20 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002eee:	4b72      	ldr	r3, [pc, #456]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ef0:	68db      	ldr	r3, [r3, #12]
 8002ef2:	f003 0203 	and.w	r2, r3, #3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d10d      	bne.n	8002f1a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
       ||
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d009      	beq.n	8002f1a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002f06:	4b6c      	ldr	r3, [pc, #432]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	091b      	lsrs	r3, r3, #4
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	1c5a      	adds	r2, r3, #1
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
       ||
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d047      	beq.n	8002faa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	73fb      	strb	r3, [r7, #15]
 8002f1e:	e044      	b.n	8002faa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2b03      	cmp	r3, #3
 8002f26:	d018      	beq.n	8002f5a <RCCEx_PLLSAI1_Config+0x86>
 8002f28:	2b03      	cmp	r3, #3
 8002f2a:	d825      	bhi.n	8002f78 <RCCEx_PLLSAI1_Config+0xa4>
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d002      	beq.n	8002f36 <RCCEx_PLLSAI1_Config+0x62>
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d009      	beq.n	8002f48 <RCCEx_PLLSAI1_Config+0x74>
 8002f34:	e020      	b.n	8002f78 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f36:	4b60      	ldr	r3, [pc, #384]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d11d      	bne.n	8002f7e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f46:	e01a      	b.n	8002f7e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f48:	4b5b      	ldr	r3, [pc, #364]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d116      	bne.n	8002f82 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f58:	e013      	b.n	8002f82 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f5a:	4b57      	ldr	r3, [pc, #348]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10f      	bne.n	8002f86 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f66:	4b54      	ldr	r3, [pc, #336]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d109      	bne.n	8002f86 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002f76:	e006      	b.n	8002f86 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002f78:	2301      	movs	r3, #1
 8002f7a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f7c:	e004      	b.n	8002f88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002f7e:	bf00      	nop
 8002f80:	e002      	b.n	8002f88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002f82:	bf00      	nop
 8002f84:	e000      	b.n	8002f88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002f86:	bf00      	nop
    }

    if(status == HAL_OK)
 8002f88:	7bfb      	ldrb	r3, [r7, #15]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d10d      	bne.n	8002faa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002f8e:	4b4a      	ldr	r3, [pc, #296]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6819      	ldr	r1, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	011b      	lsls	r3, r3, #4
 8002fa2:	430b      	orrs	r3, r1
 8002fa4:	4944      	ldr	r1, [pc, #272]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002faa:	7bfb      	ldrb	r3, [r7, #15]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d17d      	bne.n	80030ac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002fb0:	4b41      	ldr	r3, [pc, #260]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a40      	ldr	r2, [pc, #256]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fb6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002fba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fbc:	f7fe fb64 	bl	8001688 <HAL_GetTick>
 8002fc0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002fc2:	e009      	b.n	8002fd8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002fc4:	f7fe fb60 	bl	8001688 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	2b02      	cmp	r3, #2
 8002fd0:	d902      	bls.n	8002fd8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	73fb      	strb	r3, [r7, #15]
        break;
 8002fd6:	e005      	b.n	8002fe4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002fd8:	4b37      	ldr	r3, [pc, #220]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1ef      	bne.n	8002fc4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002fe4:	7bfb      	ldrb	r3, [r7, #15]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d160      	bne.n	80030ac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d111      	bne.n	8003014 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ff0:	4b31      	ldr	r3, [pc, #196]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ff2:	691b      	ldr	r3, [r3, #16]
 8002ff4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002ff8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	6892      	ldr	r2, [r2, #8]
 8003000:	0211      	lsls	r1, r2, #8
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	68d2      	ldr	r2, [r2, #12]
 8003006:	0912      	lsrs	r2, r2, #4
 8003008:	0452      	lsls	r2, r2, #17
 800300a:	430a      	orrs	r2, r1
 800300c:	492a      	ldr	r1, [pc, #168]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800300e:	4313      	orrs	r3, r2
 8003010:	610b      	str	r3, [r1, #16]
 8003012:	e027      	b.n	8003064 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d112      	bne.n	8003040 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800301a:	4b27      	ldr	r3, [pc, #156]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003022:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	6892      	ldr	r2, [r2, #8]
 800302a:	0211      	lsls	r1, r2, #8
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	6912      	ldr	r2, [r2, #16]
 8003030:	0852      	lsrs	r2, r2, #1
 8003032:	3a01      	subs	r2, #1
 8003034:	0552      	lsls	r2, r2, #21
 8003036:	430a      	orrs	r2, r1
 8003038:	491f      	ldr	r1, [pc, #124]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800303a:	4313      	orrs	r3, r2
 800303c:	610b      	str	r3, [r1, #16]
 800303e:	e011      	b.n	8003064 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003040:	4b1d      	ldr	r3, [pc, #116]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003042:	691b      	ldr	r3, [r3, #16]
 8003044:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003048:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	6892      	ldr	r2, [r2, #8]
 8003050:	0211      	lsls	r1, r2, #8
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	6952      	ldr	r2, [r2, #20]
 8003056:	0852      	lsrs	r2, r2, #1
 8003058:	3a01      	subs	r2, #1
 800305a:	0652      	lsls	r2, r2, #25
 800305c:	430a      	orrs	r2, r1
 800305e:	4916      	ldr	r1, [pc, #88]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003060:	4313      	orrs	r3, r2
 8003062:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003064:	4b14      	ldr	r3, [pc, #80]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a13      	ldr	r2, [pc, #76]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800306a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800306e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003070:	f7fe fb0a 	bl	8001688 <HAL_GetTick>
 8003074:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003076:	e009      	b.n	800308c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003078:	f7fe fb06 	bl	8001688 <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	2b02      	cmp	r3, #2
 8003084:	d902      	bls.n	800308c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003086:	2303      	movs	r3, #3
 8003088:	73fb      	strb	r3, [r7, #15]
          break;
 800308a:	e005      	b.n	8003098 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800308c:	4b0a      	ldr	r3, [pc, #40]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d0ef      	beq.n	8003078 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003098:	7bfb      	ldrb	r3, [r7, #15]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d106      	bne.n	80030ac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800309e:	4b06      	ldr	r3, [pc, #24]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030a0:	691a      	ldr	r2, [r3, #16]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	699b      	ldr	r3, [r3, #24]
 80030a6:	4904      	ldr	r1, [pc, #16]	; (80030b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030a8:	4313      	orrs	r3, r2
 80030aa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80030ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3710      	adds	r7, #16
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	40021000 	.word	0x40021000

080030bc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80030c6:	2300      	movs	r3, #0
 80030c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80030ca:	4b6a      	ldr	r3, [pc, #424]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d018      	beq.n	8003108 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80030d6:	4b67      	ldr	r3, [pc, #412]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	f003 0203 	and.w	r2, r3, #3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d10d      	bne.n	8003102 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
       ||
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d009      	beq.n	8003102 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80030ee:	4b61      	ldr	r3, [pc, #388]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	091b      	lsrs	r3, r3, #4
 80030f4:	f003 0307 	and.w	r3, r3, #7
 80030f8:	1c5a      	adds	r2, r3, #1
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	685b      	ldr	r3, [r3, #4]
       ||
 80030fe:	429a      	cmp	r2, r3
 8003100:	d047      	beq.n	8003192 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	73fb      	strb	r3, [r7, #15]
 8003106:	e044      	b.n	8003192 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2b03      	cmp	r3, #3
 800310e:	d018      	beq.n	8003142 <RCCEx_PLLSAI2_Config+0x86>
 8003110:	2b03      	cmp	r3, #3
 8003112:	d825      	bhi.n	8003160 <RCCEx_PLLSAI2_Config+0xa4>
 8003114:	2b01      	cmp	r3, #1
 8003116:	d002      	beq.n	800311e <RCCEx_PLLSAI2_Config+0x62>
 8003118:	2b02      	cmp	r3, #2
 800311a:	d009      	beq.n	8003130 <RCCEx_PLLSAI2_Config+0x74>
 800311c:	e020      	b.n	8003160 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800311e:	4b55      	ldr	r3, [pc, #340]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0302 	and.w	r3, r3, #2
 8003126:	2b00      	cmp	r3, #0
 8003128:	d11d      	bne.n	8003166 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800312e:	e01a      	b.n	8003166 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003130:	4b50      	ldr	r3, [pc, #320]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003138:	2b00      	cmp	r3, #0
 800313a:	d116      	bne.n	800316a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003140:	e013      	b.n	800316a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003142:	4b4c      	ldr	r3, [pc, #304]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d10f      	bne.n	800316e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800314e:	4b49      	ldr	r3, [pc, #292]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d109      	bne.n	800316e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800315e:	e006      	b.n	800316e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	73fb      	strb	r3, [r7, #15]
      break;
 8003164:	e004      	b.n	8003170 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003166:	bf00      	nop
 8003168:	e002      	b.n	8003170 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800316a:	bf00      	nop
 800316c:	e000      	b.n	8003170 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800316e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003170:	7bfb      	ldrb	r3, [r7, #15]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10d      	bne.n	8003192 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003176:	4b3f      	ldr	r3, [pc, #252]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6819      	ldr	r1, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	3b01      	subs	r3, #1
 8003188:	011b      	lsls	r3, r3, #4
 800318a:	430b      	orrs	r3, r1
 800318c:	4939      	ldr	r1, [pc, #228]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 800318e:	4313      	orrs	r3, r2
 8003190:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003192:	7bfb      	ldrb	r3, [r7, #15]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d167      	bne.n	8003268 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003198:	4b36      	ldr	r3, [pc, #216]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a35      	ldr	r2, [pc, #212]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 800319e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031a4:	f7fe fa70 	bl	8001688 <HAL_GetTick>
 80031a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031aa:	e009      	b.n	80031c0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80031ac:	f7fe fa6c 	bl	8001688 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d902      	bls.n	80031c0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	73fb      	strb	r3, [r7, #15]
        break;
 80031be:	e005      	b.n	80031cc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031c0:	4b2c      	ldr	r3, [pc, #176]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d1ef      	bne.n	80031ac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80031cc:	7bfb      	ldrb	r3, [r7, #15]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d14a      	bne.n	8003268 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d111      	bne.n	80031fc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80031d8:	4b26      	ldr	r3, [pc, #152]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031da:	695b      	ldr	r3, [r3, #20]
 80031dc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80031e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	6892      	ldr	r2, [r2, #8]
 80031e8:	0211      	lsls	r1, r2, #8
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	68d2      	ldr	r2, [r2, #12]
 80031ee:	0912      	lsrs	r2, r2, #4
 80031f0:	0452      	lsls	r2, r2, #17
 80031f2:	430a      	orrs	r2, r1
 80031f4:	491f      	ldr	r1, [pc, #124]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	614b      	str	r3, [r1, #20]
 80031fa:	e011      	b.n	8003220 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80031fc:	4b1d      	ldr	r3, [pc, #116]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031fe:	695b      	ldr	r3, [r3, #20]
 8003200:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003204:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	6892      	ldr	r2, [r2, #8]
 800320c:	0211      	lsls	r1, r2, #8
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	6912      	ldr	r2, [r2, #16]
 8003212:	0852      	lsrs	r2, r2, #1
 8003214:	3a01      	subs	r2, #1
 8003216:	0652      	lsls	r2, r2, #25
 8003218:	430a      	orrs	r2, r1
 800321a:	4916      	ldr	r1, [pc, #88]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 800321c:	4313      	orrs	r3, r2
 800321e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003220:	4b14      	ldr	r3, [pc, #80]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a13      	ldr	r2, [pc, #76]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003226:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800322a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800322c:	f7fe fa2c 	bl	8001688 <HAL_GetTick>
 8003230:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003232:	e009      	b.n	8003248 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003234:	f7fe fa28 	bl	8001688 <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b02      	cmp	r3, #2
 8003240:	d902      	bls.n	8003248 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	73fb      	strb	r3, [r7, #15]
          break;
 8003246:	e005      	b.n	8003254 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003248:	4b0a      	ldr	r3, [pc, #40]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d0ef      	beq.n	8003234 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003254:	7bfb      	ldrb	r3, [r7, #15]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d106      	bne.n	8003268 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800325a:	4b06      	ldr	r3, [pc, #24]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 800325c:	695a      	ldr	r2, [r3, #20]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	4904      	ldr	r1, [pc, #16]	; (8003274 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003264:	4313      	orrs	r3, r2
 8003266:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003268:	7bfb      	ldrb	r3, [r7, #15]
}
 800326a:	4618      	mov	r0, r3
 800326c:	3710      	adds	r7, #16
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	40021000 	.word	0x40021000

08003278 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e095      	b.n	80033b6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800328e:	2b00      	cmp	r3, #0
 8003290:	d108      	bne.n	80032a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800329a:	d009      	beq.n	80032b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2200      	movs	r2, #0
 80032a0:	61da      	str	r2, [r3, #28]
 80032a2:	e005      	b.n	80032b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d106      	bne.n	80032d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f7fe f832 	bl	8001334 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2202      	movs	r2, #2
 80032d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032e6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80032f0:	d902      	bls.n	80032f8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80032f2:	2300      	movs	r3, #0
 80032f4:	60fb      	str	r3, [r7, #12]
 80032f6:	e002      	b.n	80032fe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80032f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032fc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003306:	d007      	beq.n	8003318 <HAL_SPI_Init+0xa0>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003310:	d002      	beq.n	8003318 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003328:	431a      	orrs	r2, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	f003 0302 	and.w	r3, r3, #2
 8003332:	431a      	orrs	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	695b      	ldr	r3, [r3, #20]
 8003338:	f003 0301 	and.w	r3, r3, #1
 800333c:	431a      	orrs	r2, r3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003346:	431a      	orrs	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	69db      	ldr	r3, [r3, #28]
 800334c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003350:	431a      	orrs	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a1b      	ldr	r3, [r3, #32]
 8003356:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800335a:	ea42 0103 	orr.w	r1, r2, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003362:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	430a      	orrs	r2, r1
 800336c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	0c1b      	lsrs	r3, r3, #16
 8003374:	f003 0204 	and.w	r2, r3, #4
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337c:	f003 0310 	and.w	r3, r3, #16
 8003380:	431a      	orrs	r2, r3
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003386:	f003 0308 	and.w	r3, r3, #8
 800338a:	431a      	orrs	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	68db      	ldr	r3, [r3, #12]
 8003390:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003394:	ea42 0103 	orr.w	r1, r2, r3
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	430a      	orrs	r2, r1
 80033a4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3710      	adds	r7, #16
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}

080033be <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	b088      	sub	sp, #32
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	60f8      	str	r0, [r7, #12]
 80033c6:	60b9      	str	r1, [r7, #8]
 80033c8:	603b      	str	r3, [r7, #0]
 80033ca:	4613      	mov	r3, r2
 80033cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80033ce:	2300      	movs	r3, #0
 80033d0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d101      	bne.n	80033e0 <HAL_SPI_Transmit+0x22>
 80033dc:	2302      	movs	r3, #2
 80033de:	e15f      	b.n	80036a0 <HAL_SPI_Transmit+0x2e2>
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033e8:	f7fe f94e 	bl	8001688 <HAL_GetTick>
 80033ec:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80033ee:	88fb      	ldrh	r3, [r7, #6]
 80033f0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d002      	beq.n	8003404 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80033fe:	2302      	movs	r3, #2
 8003400:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003402:	e148      	b.n	8003696 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d002      	beq.n	8003410 <HAL_SPI_Transmit+0x52>
 800340a:	88fb      	ldrh	r3, [r7, #6]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d102      	bne.n	8003416 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003414:	e13f      	b.n	8003696 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2203      	movs	r2, #3
 800341a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	68ba      	ldr	r2, [r7, #8]
 8003428:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	88fa      	ldrh	r2, [r7, #6]
 800342e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	88fa      	ldrh	r2, [r7, #6]
 8003434:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2200      	movs	r2, #0
 800343a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2200      	movs	r2, #0
 8003448:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003460:	d10f      	bne.n	8003482 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003470:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003480:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800348c:	2b40      	cmp	r3, #64	; 0x40
 800348e:	d007      	beq.n	80034a0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800349e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80034a8:	d94f      	bls.n	800354a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d002      	beq.n	80034b8 <HAL_SPI_Transmit+0xfa>
 80034b2:	8afb      	ldrh	r3, [r7, #22]
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d142      	bne.n	800353e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034bc:	881a      	ldrh	r2, [r3, #0]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c8:	1c9a      	adds	r2, r3, #2
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	3b01      	subs	r3, #1
 80034d6:	b29a      	uxth	r2, r3
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80034dc:	e02f      	b.n	800353e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f003 0302 	and.w	r3, r3, #2
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d112      	bne.n	8003512 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034f0:	881a      	ldrh	r2, [r3, #0]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034fc:	1c9a      	adds	r2, r3, #2
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003506:	b29b      	uxth	r3, r3
 8003508:	3b01      	subs	r3, #1
 800350a:	b29a      	uxth	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003510:	e015      	b.n	800353e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003512:	f7fe f8b9 	bl	8001688 <HAL_GetTick>
 8003516:	4602      	mov	r2, r0
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	1ad3      	subs	r3, r2, r3
 800351c:	683a      	ldr	r2, [r7, #0]
 800351e:	429a      	cmp	r2, r3
 8003520:	d803      	bhi.n	800352a <HAL_SPI_Transmit+0x16c>
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003528:	d102      	bne.n	8003530 <HAL_SPI_Transmit+0x172>
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d106      	bne.n	800353e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2201      	movs	r2, #1
 8003538:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800353c:	e0ab      	b.n	8003696 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003542:	b29b      	uxth	r3, r3
 8003544:	2b00      	cmp	r3, #0
 8003546:	d1ca      	bne.n	80034de <HAL_SPI_Transmit+0x120>
 8003548:	e080      	b.n	800364c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d002      	beq.n	8003558 <HAL_SPI_Transmit+0x19a>
 8003552:	8afb      	ldrh	r3, [r7, #22]
 8003554:	2b01      	cmp	r3, #1
 8003556:	d174      	bne.n	8003642 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800355c:	b29b      	uxth	r3, r3
 800355e:	2b01      	cmp	r3, #1
 8003560:	d912      	bls.n	8003588 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003566:	881a      	ldrh	r2, [r3, #0]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003572:	1c9a      	adds	r2, r3, #2
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800357c:	b29b      	uxth	r3, r3
 800357e:	3b02      	subs	r3, #2
 8003580:	b29a      	uxth	r2, r3
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003586:	e05c      	b.n	8003642 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	330c      	adds	r3, #12
 8003592:	7812      	ldrb	r2, [r2, #0]
 8003594:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800359a:	1c5a      	adds	r2, r3, #1
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	3b01      	subs	r3, #1
 80035a8:	b29a      	uxth	r2, r3
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80035ae:	e048      	b.n	8003642 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d12b      	bne.n	8003616 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d912      	bls.n	80035ee <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035cc:	881a      	ldrh	r2, [r3, #0]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035d8:	1c9a      	adds	r2, r3, #2
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	3b02      	subs	r3, #2
 80035e6:	b29a      	uxth	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	87da      	strh	r2, [r3, #62]	; 0x3e
 80035ec:	e029      	b.n	8003642 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	330c      	adds	r3, #12
 80035f8:	7812      	ldrb	r2, [r2, #0]
 80035fa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003600:	1c5a      	adds	r2, r3, #1
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800360a:	b29b      	uxth	r3, r3
 800360c:	3b01      	subs	r3, #1
 800360e:	b29a      	uxth	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003614:	e015      	b.n	8003642 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003616:	f7fe f837 	bl	8001688 <HAL_GetTick>
 800361a:	4602      	mov	r2, r0
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	683a      	ldr	r2, [r7, #0]
 8003622:	429a      	cmp	r2, r3
 8003624:	d803      	bhi.n	800362e <HAL_SPI_Transmit+0x270>
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800362c:	d102      	bne.n	8003634 <HAL_SPI_Transmit+0x276>
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d106      	bne.n	8003642 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8003634:	2303      	movs	r3, #3
 8003636:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8003640:	e029      	b.n	8003696 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003646:	b29b      	uxth	r3, r3
 8003648:	2b00      	cmp	r3, #0
 800364a:	d1b1      	bne.n	80035b0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	6839      	ldr	r1, [r7, #0]
 8003650:	68f8      	ldr	r0, [r7, #12]
 8003652:	f000 fcf9 	bl	8004048 <SPI_EndRxTxTransaction>
 8003656:	4603      	mov	r3, r0
 8003658:	2b00      	cmp	r3, #0
 800365a:	d002      	beq.n	8003662 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2220      	movs	r2, #32
 8003660:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10a      	bne.n	8003680 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800366a:	2300      	movs	r3, #0
 800366c:	613b      	str	r3, [r7, #16]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	613b      	str	r3, [r7, #16]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	689b      	ldr	r3, [r3, #8]
 800367c:	613b      	str	r3, [r7, #16]
 800367e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003684:	2b00      	cmp	r3, #0
 8003686:	d002      	beq.n	800368e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	77fb      	strb	r3, [r7, #31]
 800368c:	e003      	b.n	8003696 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2201      	movs	r2, #1
 8003692:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2200      	movs	r2, #0
 800369a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800369e:	7ffb      	ldrb	r3, [r7, #31]
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3720      	adds	r7, #32
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b088      	sub	sp, #32
 80036ac:	af02      	add	r7, sp, #8
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	60b9      	str	r1, [r7, #8]
 80036b2:	603b      	str	r3, [r7, #0]
 80036b4:	4613      	mov	r3, r2
 80036b6:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80036b8:	2300      	movs	r3, #0
 80036ba:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d002      	beq.n	80036ce <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80036c8:	2302      	movs	r3, #2
 80036ca:	75fb      	strb	r3, [r7, #23]
    goto error;
 80036cc:	e11a      	b.n	8003904 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036d6:	d112      	bne.n	80036fe <HAL_SPI_Receive+0x56>
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d10e      	bne.n	80036fe <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2204      	movs	r2, #4
 80036e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80036e8:	88fa      	ldrh	r2, [r7, #6]
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	4613      	mov	r3, r2
 80036f0:	68ba      	ldr	r2, [r7, #8]
 80036f2:	68b9      	ldr	r1, [r7, #8]
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 f90e 	bl	8003916 <HAL_SPI_TransmitReceive>
 80036fa:	4603      	mov	r3, r0
 80036fc:	e107      	b.n	800390e <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003704:	2b01      	cmp	r3, #1
 8003706:	d101      	bne.n	800370c <HAL_SPI_Receive+0x64>
 8003708:	2302      	movs	r3, #2
 800370a:	e100      	b.n	800390e <HAL_SPI_Receive+0x266>
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003714:	f7fd ffb8 	bl	8001688 <HAL_GetTick>
 8003718:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d002      	beq.n	8003726 <HAL_SPI_Receive+0x7e>
 8003720:	88fb      	ldrh	r3, [r7, #6]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d102      	bne.n	800372c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	75fb      	strb	r3, [r7, #23]
    goto error;
 800372a:	e0eb      	b.n	8003904 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2204      	movs	r2, #4
 8003730:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2200      	movs	r2, #0
 8003738:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	88fa      	ldrh	r2, [r7, #6]
 8003744:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	88fa      	ldrh	r2, [r7, #6]
 800374c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2200      	movs	r2, #0
 8003754:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2200      	movs	r2, #0
 8003766:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003776:	d908      	bls.n	800378a <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	685a      	ldr	r2, [r3, #4]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003786:	605a      	str	r2, [r3, #4]
 8003788:	e007      	b.n	800379a <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	685a      	ldr	r2, [r3, #4]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003798:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037a2:	d10f      	bne.n	80037c4 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037b2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80037c2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037ce:	2b40      	cmp	r3, #64	; 0x40
 80037d0:	d007      	beq.n	80037e2 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037e0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80037ea:	d86f      	bhi.n	80038cc <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80037ec:	e034      	b.n	8003858 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	689b      	ldr	r3, [r3, #8]
 80037f4:	f003 0301 	and.w	r3, r3, #1
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d117      	bne.n	800382c <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f103 020c 	add.w	r2, r3, #12
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003808:	7812      	ldrb	r2, [r2, #0]
 800380a:	b2d2      	uxtb	r2, r2
 800380c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003812:	1c5a      	adds	r2, r3, #1
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800381e:	b29b      	uxth	r3, r3
 8003820:	3b01      	subs	r3, #1
 8003822:	b29a      	uxth	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800382a:	e015      	b.n	8003858 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800382c:	f7fd ff2c 	bl	8001688 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	683a      	ldr	r2, [r7, #0]
 8003838:	429a      	cmp	r2, r3
 800383a:	d803      	bhi.n	8003844 <HAL_SPI_Receive+0x19c>
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003842:	d102      	bne.n	800384a <HAL_SPI_Receive+0x1a2>
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d106      	bne.n	8003858 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2201      	movs	r2, #1
 8003852:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8003856:	e055      	b.n	8003904 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800385e:	b29b      	uxth	r3, r3
 8003860:	2b00      	cmp	r3, #0
 8003862:	d1c4      	bne.n	80037ee <HAL_SPI_Receive+0x146>
 8003864:	e038      	b.n	80038d8 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	f003 0301 	and.w	r3, r3, #1
 8003870:	2b01      	cmp	r3, #1
 8003872:	d115      	bne.n	80038a0 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68da      	ldr	r2, [r3, #12]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387e:	b292      	uxth	r2, r2
 8003880:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003886:	1c9a      	adds	r2, r3, #2
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003892:	b29b      	uxth	r3, r3
 8003894:	3b01      	subs	r3, #1
 8003896:	b29a      	uxth	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800389e:	e015      	b.n	80038cc <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038a0:	f7fd fef2 	bl	8001688 <HAL_GetTick>
 80038a4:	4602      	mov	r2, r0
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	1ad3      	subs	r3, r2, r3
 80038aa:	683a      	ldr	r2, [r7, #0]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d803      	bhi.n	80038b8 <HAL_SPI_Receive+0x210>
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038b6:	d102      	bne.n	80038be <HAL_SPI_Receive+0x216>
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d106      	bne.n	80038cc <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 80038ca:	e01b      	b.n	8003904 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d1c6      	bne.n	8003866 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038d8:	693a      	ldr	r2, [r7, #16]
 80038da:	6839      	ldr	r1, [r7, #0]
 80038dc:	68f8      	ldr	r0, [r7, #12]
 80038de:	f000 fb5b 	bl	8003f98 <SPI_EndRxTransaction>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d002      	beq.n	80038ee <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2220      	movs	r2, #32
 80038ec:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d002      	beq.n	80038fc <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	75fb      	strb	r3, [r7, #23]
 80038fa:	e003      	b.n	8003904 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2200      	movs	r2, #0
 8003908:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800390c:	7dfb      	ldrb	r3, [r7, #23]
}
 800390e:	4618      	mov	r0, r3
 8003910:	3718      	adds	r7, #24
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}

08003916 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003916:	b580      	push	{r7, lr}
 8003918:	b08a      	sub	sp, #40	; 0x28
 800391a:	af00      	add	r7, sp, #0
 800391c:	60f8      	str	r0, [r7, #12]
 800391e:	60b9      	str	r1, [r7, #8]
 8003920:	607a      	str	r2, [r7, #4]
 8003922:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003924:	2301      	movs	r3, #1
 8003926:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003928:	2300      	movs	r3, #0
 800392a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003934:	2b01      	cmp	r3, #1
 8003936:	d101      	bne.n	800393c <HAL_SPI_TransmitReceive+0x26>
 8003938:	2302      	movs	r3, #2
 800393a:	e20a      	b.n	8003d52 <HAL_SPI_TransmitReceive+0x43c>
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2201      	movs	r2, #1
 8003940:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003944:	f7fd fea0 	bl	8001688 <HAL_GetTick>
 8003948:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003950:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003958:	887b      	ldrh	r3, [r7, #2]
 800395a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800395c:	887b      	ldrh	r3, [r7, #2]
 800395e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003960:	7efb      	ldrb	r3, [r7, #27]
 8003962:	2b01      	cmp	r3, #1
 8003964:	d00e      	beq.n	8003984 <HAL_SPI_TransmitReceive+0x6e>
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800396c:	d106      	bne.n	800397c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d102      	bne.n	800397c <HAL_SPI_TransmitReceive+0x66>
 8003976:	7efb      	ldrb	r3, [r7, #27]
 8003978:	2b04      	cmp	r3, #4
 800397a:	d003      	beq.n	8003984 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800397c:	2302      	movs	r3, #2
 800397e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003982:	e1e0      	b.n	8003d46 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d005      	beq.n	8003996 <HAL_SPI_TransmitReceive+0x80>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d002      	beq.n	8003996 <HAL_SPI_TransmitReceive+0x80>
 8003990:	887b      	ldrh	r3, [r7, #2]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d103      	bne.n	800399e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800399c:	e1d3      	b.n	8003d46 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	2b04      	cmp	r3, #4
 80039a8:	d003      	beq.n	80039b2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2205      	movs	r2, #5
 80039ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2200      	movs	r2, #0
 80039b6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	887a      	ldrh	r2, [r7, #2]
 80039c2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	887a      	ldrh	r2, [r7, #2]
 80039ca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	68ba      	ldr	r2, [r7, #8]
 80039d2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	887a      	ldrh	r2, [r7, #2]
 80039d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	887a      	ldrh	r2, [r7, #2]
 80039de:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2200      	movs	r2, #0
 80039ea:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80039f4:	d802      	bhi.n	80039fc <HAL_SPI_TransmitReceive+0xe6>
 80039f6:	8a3b      	ldrh	r3, [r7, #16]
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d908      	bls.n	8003a0e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	685a      	ldr	r2, [r3, #4]
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a0a:	605a      	str	r2, [r3, #4]
 8003a0c:	e007      	b.n	8003a1e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	685a      	ldr	r2, [r3, #4]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003a1c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a28:	2b40      	cmp	r3, #64	; 0x40
 8003a2a:	d007      	beq.n	8003a3c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a3a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a44:	f240 8081 	bls.w	8003b4a <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d002      	beq.n	8003a56 <HAL_SPI_TransmitReceive+0x140>
 8003a50:	8a7b      	ldrh	r3, [r7, #18]
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d16d      	bne.n	8003b32 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a5a:	881a      	ldrh	r2, [r3, #0]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a66:	1c9a      	adds	r2, r3, #2
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	3b01      	subs	r3, #1
 8003a74:	b29a      	uxth	r2, r3
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a7a:	e05a      	b.n	8003b32 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f003 0302 	and.w	r3, r3, #2
 8003a86:	2b02      	cmp	r3, #2
 8003a88:	d11b      	bne.n	8003ac2 <HAL_SPI_TransmitReceive+0x1ac>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d016      	beq.n	8003ac2 <HAL_SPI_TransmitReceive+0x1ac>
 8003a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d113      	bne.n	8003ac2 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a9e:	881a      	ldrh	r2, [r3, #0]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aaa:	1c9a      	adds	r2, r3, #2
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	b29a      	uxth	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	f003 0301 	and.w	r3, r3, #1
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d11c      	bne.n	8003b0a <HAL_SPI_TransmitReceive+0x1f4>
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d016      	beq.n	8003b0a <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	68da      	ldr	r2, [r3, #12]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae6:	b292      	uxth	r2, r2
 8003ae8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aee:	1c9a      	adds	r2, r3, #2
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	3b01      	subs	r3, #1
 8003afe:	b29a      	uxth	r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b06:	2301      	movs	r3, #1
 8003b08:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003b0a:	f7fd fdbd 	bl	8001688 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d80b      	bhi.n	8003b32 <HAL_SPI_TransmitReceive+0x21c>
 8003b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b20:	d007      	beq.n	8003b32 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8003b30:	e109      	b.n	8003d46 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d19f      	bne.n	8003a7c <HAL_SPI_TransmitReceive+0x166>
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d199      	bne.n	8003a7c <HAL_SPI_TransmitReceive+0x166>
 8003b48:	e0e3      	b.n	8003d12 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d003      	beq.n	8003b5a <HAL_SPI_TransmitReceive+0x244>
 8003b52:	8a7b      	ldrh	r3, [r7, #18]
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	f040 80cf 	bne.w	8003cf8 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b5e:	b29b      	uxth	r3, r3
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d912      	bls.n	8003b8a <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b68:	881a      	ldrh	r2, [r3, #0]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b74:	1c9a      	adds	r2, r3, #2
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	3b02      	subs	r3, #2
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003b88:	e0b6      	b.n	8003cf8 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	330c      	adds	r3, #12
 8003b94:	7812      	ldrb	r2, [r2, #0]
 8003b96:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b9c:	1c5a      	adds	r2, r3, #1
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	3b01      	subs	r3, #1
 8003baa:	b29a      	uxth	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bb0:	e0a2      	b.n	8003cf8 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	f003 0302 	and.w	r3, r3, #2
 8003bbc:	2b02      	cmp	r3, #2
 8003bbe:	d134      	bne.n	8003c2a <HAL_SPI_TransmitReceive+0x314>
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d02f      	beq.n	8003c2a <HAL_SPI_TransmitReceive+0x314>
 8003bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d12c      	bne.n	8003c2a <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d912      	bls.n	8003c00 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bde:	881a      	ldrh	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bea:	1c9a      	adds	r2, r3, #2
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	3b02      	subs	r3, #2
 8003bf8:	b29a      	uxth	r2, r3
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003bfe:	e012      	b.n	8003c26 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	330c      	adds	r3, #12
 8003c0a:	7812      	ldrb	r2, [r2, #0]
 8003c0c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c12:	1c5a      	adds	r2, r3, #1
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	b29a      	uxth	r2, r3
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003c26:	2300      	movs	r3, #0
 8003c28:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	f003 0301 	and.w	r3, r3, #1
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d148      	bne.n	8003cca <HAL_SPI_TransmitReceive+0x3b4>
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d042      	beq.n	8003cca <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d923      	bls.n	8003c98 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	68da      	ldr	r2, [r3, #12]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5a:	b292      	uxth	r2, r2
 8003c5c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c62:	1c9a      	adds	r2, r3, #2
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	3b02      	subs	r3, #2
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c80:	b29b      	uxth	r3, r3
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d81f      	bhi.n	8003cc6 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	685a      	ldr	r2, [r3, #4]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003c94:	605a      	str	r2, [r3, #4]
 8003c96:	e016      	b.n	8003cc6 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f103 020c 	add.w	r2, r3, #12
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca4:	7812      	ldrb	r2, [r2, #0]
 8003ca6:	b2d2      	uxtb	r2, r2
 8003ca8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cae:	1c5a      	adds	r2, r3, #1
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	b29a      	uxth	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003cca:	f7fd fcdd 	bl	8001688 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d803      	bhi.n	8003ce2 <HAL_SPI_TransmitReceive+0x3cc>
 8003cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cdc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ce0:	d102      	bne.n	8003ce8 <HAL_SPI_TransmitReceive+0x3d2>
 8003ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d107      	bne.n	8003cf8 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8003cf6:	e026      	b.n	8003d46 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	f47f af57 	bne.w	8003bb2 <HAL_SPI_TransmitReceive+0x29c>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	f47f af50 	bne.w	8003bb2 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d12:	69fa      	ldr	r2, [r7, #28]
 8003d14:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d16:	68f8      	ldr	r0, [r7, #12]
 8003d18:	f000 f996 	bl	8004048 <SPI_EndRxTxTransaction>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d005      	beq.n	8003d2e <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2220      	movs	r2, #32
 8003d2c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d003      	beq.n	8003d3e <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003d3c:	e003      	b.n	8003d46 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003d4e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3728      	adds	r7, #40	; 0x28
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
	...

08003d5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b088      	sub	sp, #32
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	603b      	str	r3, [r7, #0]
 8003d68:	4613      	mov	r3, r2
 8003d6a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d6c:	f7fd fc8c 	bl	8001688 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d74:	1a9b      	subs	r3, r3, r2
 8003d76:	683a      	ldr	r2, [r7, #0]
 8003d78:	4413      	add	r3, r2
 8003d7a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d7c:	f7fd fc84 	bl	8001688 <HAL_GetTick>
 8003d80:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d82:	4b39      	ldr	r3, [pc, #228]	; (8003e68 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	015b      	lsls	r3, r3, #5
 8003d88:	0d1b      	lsrs	r3, r3, #20
 8003d8a:	69fa      	ldr	r2, [r7, #28]
 8003d8c:	fb02 f303 	mul.w	r3, r2, r3
 8003d90:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d92:	e054      	b.n	8003e3e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d9a:	d050      	beq.n	8003e3e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d9c:	f7fd fc74 	bl	8001688 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	69fa      	ldr	r2, [r7, #28]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d902      	bls.n	8003db2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d13d      	bne.n	8003e2e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	685a      	ldr	r2, [r3, #4]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003dc0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003dca:	d111      	bne.n	8003df0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003dd4:	d004      	beq.n	8003de0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dde:	d107      	bne.n	8003df0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003df8:	d10f      	bne.n	8003e1a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e08:	601a      	str	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e18:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e017      	b.n	8003e5e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d101      	bne.n	8003e38 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e34:	2300      	movs	r3, #0
 8003e36:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	689a      	ldr	r2, [r3, #8]
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	4013      	ands	r3, r2
 8003e48:	68ba      	ldr	r2, [r7, #8]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	bf0c      	ite	eq
 8003e4e:	2301      	moveq	r3, #1
 8003e50:	2300      	movne	r3, #0
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	461a      	mov	r2, r3
 8003e56:	79fb      	ldrb	r3, [r7, #7]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d19b      	bne.n	8003d94 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3720      	adds	r7, #32
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	20000000 	.word	0x20000000

08003e6c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b08a      	sub	sp, #40	; 0x28
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	60f8      	str	r0, [r7, #12]
 8003e74:	60b9      	str	r1, [r7, #8]
 8003e76:	607a      	str	r2, [r7, #4]
 8003e78:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003e7e:	f7fd fc03 	bl	8001688 <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e86:	1a9b      	subs	r3, r3, r2
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	4413      	add	r3, r2
 8003e8c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8003e8e:	f7fd fbfb 	bl	8001688 <HAL_GetTick>
 8003e92:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	330c      	adds	r3, #12
 8003e9a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003e9c:	4b3d      	ldr	r3, [pc, #244]	; (8003f94 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	4413      	add	r3, r2
 8003ea6:	00da      	lsls	r2, r3, #3
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	0d1b      	lsrs	r3, r3, #20
 8003eac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003eae:	fb02 f303 	mul.w	r3, r2, r3
 8003eb2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003eb4:	e060      	b.n	8003f78 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003ebc:	d107      	bne.n	8003ece <SPI_WaitFifoStateUntilTimeout+0x62>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d104      	bne.n	8003ece <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003ecc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ed4:	d050      	beq.n	8003f78 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ed6:	f7fd fbd7 	bl	8001688 <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	6a3b      	ldr	r3, [r7, #32]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d902      	bls.n	8003eec <SPI_WaitFifoStateUntilTimeout+0x80>
 8003ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d13d      	bne.n	8003f68 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	685a      	ldr	r2, [r3, #4]
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003efa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f04:	d111      	bne.n	8003f2a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f0e:	d004      	beq.n	8003f1a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f18:	d107      	bne.n	8003f2a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f28:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f32:	d10f      	bne.n	8003f54 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f42:	601a      	str	r2, [r3, #0]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f52:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003f64:	2303      	movs	r3, #3
 8003f66:	e010      	b.n	8003f8a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	3b01      	subs	r3, #1
 8003f76:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	689a      	ldr	r2, [r3, #8]
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	4013      	ands	r3, r2
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d196      	bne.n	8003eb6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3728      	adds	r7, #40	; 0x28
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	20000000 	.word	0x20000000

08003f98 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b086      	sub	sp, #24
 8003f9c:	af02      	add	r7, sp, #8
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	60b9      	str	r1, [r7, #8]
 8003fa2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fac:	d111      	bne.n	8003fd2 <SPI_EndRxTransaction+0x3a>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fb6:	d004      	beq.n	8003fc2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fc0:	d107      	bne.n	8003fd2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fd0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	9300      	str	r3, [sp, #0]
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	2180      	movs	r1, #128	; 0x80
 8003fdc:	68f8      	ldr	r0, [r7, #12]
 8003fde:	f7ff febd 	bl	8003d5c <SPI_WaitFlagStateUntilTimeout>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d007      	beq.n	8003ff8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fec:	f043 0220 	orr.w	r2, r3, #32
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	e023      	b.n	8004040 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004000:	d11d      	bne.n	800403e <SPI_EndRxTransaction+0xa6>
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800400a:	d004      	beq.n	8004016 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004014:	d113      	bne.n	800403e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	9300      	str	r3, [sp, #0]
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	2200      	movs	r2, #0
 800401e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f7ff ff22 	bl	8003e6c <SPI_WaitFifoStateUntilTimeout>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d007      	beq.n	800403e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004032:	f043 0220 	orr.w	r2, r3, #32
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e000      	b.n	8004040 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800403e:	2300      	movs	r3, #0
}
 8004040:	4618      	mov	r0, r3
 8004042:	3710      	adds	r7, #16
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}

08004048 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b086      	sub	sp, #24
 800404c:	af02      	add	r7, sp, #8
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	60b9      	str	r1, [r7, #8]
 8004052:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	9300      	str	r3, [sp, #0]
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	2200      	movs	r2, #0
 800405c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004060:	68f8      	ldr	r0, [r7, #12]
 8004062:	f7ff ff03 	bl	8003e6c <SPI_WaitFifoStateUntilTimeout>
 8004066:	4603      	mov	r3, r0
 8004068:	2b00      	cmp	r3, #0
 800406a:	d007      	beq.n	800407c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004070:	f043 0220 	orr.w	r2, r3, #32
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004078:	2303      	movs	r3, #3
 800407a:	e027      	b.n	80040cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	2200      	movs	r2, #0
 8004084:	2180      	movs	r1, #128	; 0x80
 8004086:	68f8      	ldr	r0, [r7, #12]
 8004088:	f7ff fe68 	bl	8003d5c <SPI_WaitFlagStateUntilTimeout>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d007      	beq.n	80040a2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004096:	f043 0220 	orr.w	r2, r3, #32
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e014      	b.n	80040cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	9300      	str	r3, [sp, #0]
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f7ff fedc 	bl	8003e6c <SPI_WaitFifoStateUntilTimeout>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d007      	beq.n	80040ca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040be:	f043 0220 	orr.w	r2, r3, #32
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e000      	b.n	80040cc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3710      	adds	r7, #16
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d101      	bne.n	80040e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e040      	b.n	8004168 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d106      	bne.n	80040fc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f7fd f95e 	bl	80013b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2224      	movs	r2, #36	; 0x24
 8004100:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f022 0201 	bic.w	r2, r2, #1
 8004110:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004116:	2b00      	cmp	r3, #0
 8004118:	d002      	beq.n	8004120 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f000 fb6a 	bl	80047f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f000 f8af 	bl	8004284 <UART_SetConfig>
 8004126:	4603      	mov	r3, r0
 8004128:	2b01      	cmp	r3, #1
 800412a:	d101      	bne.n	8004130 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e01b      	b.n	8004168 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	685a      	ldr	r2, [r3, #4]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800413e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	689a      	ldr	r2, [r3, #8]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800414e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f042 0201 	orr.w	r2, r2, #1
 800415e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 fbe9 	bl	8004938 <UART_CheckIdleState>
 8004166:	4603      	mov	r3, r0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3708      	adds	r7, #8
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b08a      	sub	sp, #40	; 0x28
 8004174:	af02      	add	r7, sp, #8
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	603b      	str	r3, [r7, #0]
 800417c:	4613      	mov	r3, r2
 800417e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004184:	2b20      	cmp	r3, #32
 8004186:	d178      	bne.n	800427a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d002      	beq.n	8004194 <HAL_UART_Transmit+0x24>
 800418e:	88fb      	ldrh	r3, [r7, #6]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d101      	bne.n	8004198 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	e071      	b.n	800427c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2200      	movs	r2, #0
 800419c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2221      	movs	r2, #33	; 0x21
 80041a4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041a6:	f7fd fa6f 	bl	8001688 <HAL_GetTick>
 80041aa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	88fa      	ldrh	r2, [r7, #6]
 80041b0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	88fa      	ldrh	r2, [r7, #6]
 80041b8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041c4:	d108      	bne.n	80041d8 <HAL_UART_Transmit+0x68>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	691b      	ldr	r3, [r3, #16]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d104      	bne.n	80041d8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80041ce:	2300      	movs	r3, #0
 80041d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	61bb      	str	r3, [r7, #24]
 80041d6:	e003      	b.n	80041e0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041dc:	2300      	movs	r3, #0
 80041de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041e0:	e030      	b.n	8004244 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	9300      	str	r3, [sp, #0]
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	2200      	movs	r2, #0
 80041ea:	2180      	movs	r1, #128	; 0x80
 80041ec:	68f8      	ldr	r0, [r7, #12]
 80041ee:	f000 fc4b 	bl	8004a88 <UART_WaitOnFlagUntilTimeout>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d004      	beq.n	8004202 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2220      	movs	r2, #32
 80041fc:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e03c      	b.n	800427c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d10b      	bne.n	8004220 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004208:	69bb      	ldr	r3, [r7, #24]
 800420a:	881a      	ldrh	r2, [r3, #0]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004214:	b292      	uxth	r2, r2
 8004216:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004218:	69bb      	ldr	r3, [r7, #24]
 800421a:	3302      	adds	r3, #2
 800421c:	61bb      	str	r3, [r7, #24]
 800421e:	e008      	b.n	8004232 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	781a      	ldrb	r2, [r3, #0]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	b292      	uxth	r2, r2
 800422a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	3301      	adds	r3, #1
 8004230:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004238:	b29b      	uxth	r3, r3
 800423a:	3b01      	subs	r3, #1
 800423c:	b29a      	uxth	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800424a:	b29b      	uxth	r3, r3
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1c8      	bne.n	80041e2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	9300      	str	r3, [sp, #0]
 8004254:	697b      	ldr	r3, [r7, #20]
 8004256:	2200      	movs	r2, #0
 8004258:	2140      	movs	r1, #64	; 0x40
 800425a:	68f8      	ldr	r0, [r7, #12]
 800425c:	f000 fc14 	bl	8004a88 <UART_WaitOnFlagUntilTimeout>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d004      	beq.n	8004270 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2220      	movs	r2, #32
 800426a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e005      	b.n	800427c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2220      	movs	r2, #32
 8004274:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004276:	2300      	movs	r3, #0
 8004278:	e000      	b.n	800427c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800427a:	2302      	movs	r3, #2
  }
}
 800427c:	4618      	mov	r0, r3
 800427e:	3720      	adds	r7, #32
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004284:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004288:	b08a      	sub	sp, #40	; 0x28
 800428a:	af00      	add	r7, sp, #0
 800428c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800428e:	2300      	movs	r3, #0
 8004290:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	689a      	ldr	r2, [r3, #8]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	691b      	ldr	r3, [r3, #16]
 800429c:	431a      	orrs	r2, r3
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	431a      	orrs	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	69db      	ldr	r3, [r3, #28]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	4ba4      	ldr	r3, [pc, #656]	; (8004544 <UART_SetConfig+0x2c0>)
 80042b4:	4013      	ands	r3, r2
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	6812      	ldr	r2, [r2, #0]
 80042ba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80042bc:	430b      	orrs	r3, r1
 80042be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	685b      	ldr	r3, [r3, #4]
 80042c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	68da      	ldr	r2, [r3, #12]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	430a      	orrs	r2, r1
 80042d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	699b      	ldr	r3, [r3, #24]
 80042da:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a99      	ldr	r2, [pc, #612]	; (8004548 <UART_SetConfig+0x2c4>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d004      	beq.n	80042f0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042ec:	4313      	orrs	r3, r2
 80042ee:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004300:	430a      	orrs	r2, r1
 8004302:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a90      	ldr	r2, [pc, #576]	; (800454c <UART_SetConfig+0x2c8>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d126      	bne.n	800435c <UART_SetConfig+0xd8>
 800430e:	4b90      	ldr	r3, [pc, #576]	; (8004550 <UART_SetConfig+0x2cc>)
 8004310:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004314:	f003 0303 	and.w	r3, r3, #3
 8004318:	2b03      	cmp	r3, #3
 800431a:	d81b      	bhi.n	8004354 <UART_SetConfig+0xd0>
 800431c:	a201      	add	r2, pc, #4	; (adr r2, 8004324 <UART_SetConfig+0xa0>)
 800431e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004322:	bf00      	nop
 8004324:	08004335 	.word	0x08004335
 8004328:	08004345 	.word	0x08004345
 800432c:	0800433d 	.word	0x0800433d
 8004330:	0800434d 	.word	0x0800434d
 8004334:	2301      	movs	r3, #1
 8004336:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800433a:	e116      	b.n	800456a <UART_SetConfig+0x2e6>
 800433c:	2302      	movs	r3, #2
 800433e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004342:	e112      	b.n	800456a <UART_SetConfig+0x2e6>
 8004344:	2304      	movs	r3, #4
 8004346:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800434a:	e10e      	b.n	800456a <UART_SetConfig+0x2e6>
 800434c:	2308      	movs	r3, #8
 800434e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004352:	e10a      	b.n	800456a <UART_SetConfig+0x2e6>
 8004354:	2310      	movs	r3, #16
 8004356:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800435a:	e106      	b.n	800456a <UART_SetConfig+0x2e6>
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a7c      	ldr	r2, [pc, #496]	; (8004554 <UART_SetConfig+0x2d0>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d138      	bne.n	80043d8 <UART_SetConfig+0x154>
 8004366:	4b7a      	ldr	r3, [pc, #488]	; (8004550 <UART_SetConfig+0x2cc>)
 8004368:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800436c:	f003 030c 	and.w	r3, r3, #12
 8004370:	2b0c      	cmp	r3, #12
 8004372:	d82d      	bhi.n	80043d0 <UART_SetConfig+0x14c>
 8004374:	a201      	add	r2, pc, #4	; (adr r2, 800437c <UART_SetConfig+0xf8>)
 8004376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800437a:	bf00      	nop
 800437c:	080043b1 	.word	0x080043b1
 8004380:	080043d1 	.word	0x080043d1
 8004384:	080043d1 	.word	0x080043d1
 8004388:	080043d1 	.word	0x080043d1
 800438c:	080043c1 	.word	0x080043c1
 8004390:	080043d1 	.word	0x080043d1
 8004394:	080043d1 	.word	0x080043d1
 8004398:	080043d1 	.word	0x080043d1
 800439c:	080043b9 	.word	0x080043b9
 80043a0:	080043d1 	.word	0x080043d1
 80043a4:	080043d1 	.word	0x080043d1
 80043a8:	080043d1 	.word	0x080043d1
 80043ac:	080043c9 	.word	0x080043c9
 80043b0:	2300      	movs	r3, #0
 80043b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043b6:	e0d8      	b.n	800456a <UART_SetConfig+0x2e6>
 80043b8:	2302      	movs	r3, #2
 80043ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043be:	e0d4      	b.n	800456a <UART_SetConfig+0x2e6>
 80043c0:	2304      	movs	r3, #4
 80043c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043c6:	e0d0      	b.n	800456a <UART_SetConfig+0x2e6>
 80043c8:	2308      	movs	r3, #8
 80043ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043ce:	e0cc      	b.n	800456a <UART_SetConfig+0x2e6>
 80043d0:	2310      	movs	r3, #16
 80043d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80043d6:	e0c8      	b.n	800456a <UART_SetConfig+0x2e6>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a5e      	ldr	r2, [pc, #376]	; (8004558 <UART_SetConfig+0x2d4>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d125      	bne.n	800442e <UART_SetConfig+0x1aa>
 80043e2:	4b5b      	ldr	r3, [pc, #364]	; (8004550 <UART_SetConfig+0x2cc>)
 80043e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043e8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80043ec:	2b30      	cmp	r3, #48	; 0x30
 80043ee:	d016      	beq.n	800441e <UART_SetConfig+0x19a>
 80043f0:	2b30      	cmp	r3, #48	; 0x30
 80043f2:	d818      	bhi.n	8004426 <UART_SetConfig+0x1a2>
 80043f4:	2b20      	cmp	r3, #32
 80043f6:	d00a      	beq.n	800440e <UART_SetConfig+0x18a>
 80043f8:	2b20      	cmp	r3, #32
 80043fa:	d814      	bhi.n	8004426 <UART_SetConfig+0x1a2>
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d002      	beq.n	8004406 <UART_SetConfig+0x182>
 8004400:	2b10      	cmp	r3, #16
 8004402:	d008      	beq.n	8004416 <UART_SetConfig+0x192>
 8004404:	e00f      	b.n	8004426 <UART_SetConfig+0x1a2>
 8004406:	2300      	movs	r3, #0
 8004408:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800440c:	e0ad      	b.n	800456a <UART_SetConfig+0x2e6>
 800440e:	2302      	movs	r3, #2
 8004410:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004414:	e0a9      	b.n	800456a <UART_SetConfig+0x2e6>
 8004416:	2304      	movs	r3, #4
 8004418:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800441c:	e0a5      	b.n	800456a <UART_SetConfig+0x2e6>
 800441e:	2308      	movs	r3, #8
 8004420:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004424:	e0a1      	b.n	800456a <UART_SetConfig+0x2e6>
 8004426:	2310      	movs	r3, #16
 8004428:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800442c:	e09d      	b.n	800456a <UART_SetConfig+0x2e6>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a4a      	ldr	r2, [pc, #296]	; (800455c <UART_SetConfig+0x2d8>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d125      	bne.n	8004484 <UART_SetConfig+0x200>
 8004438:	4b45      	ldr	r3, [pc, #276]	; (8004550 <UART_SetConfig+0x2cc>)
 800443a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800443e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004442:	2bc0      	cmp	r3, #192	; 0xc0
 8004444:	d016      	beq.n	8004474 <UART_SetConfig+0x1f0>
 8004446:	2bc0      	cmp	r3, #192	; 0xc0
 8004448:	d818      	bhi.n	800447c <UART_SetConfig+0x1f8>
 800444a:	2b80      	cmp	r3, #128	; 0x80
 800444c:	d00a      	beq.n	8004464 <UART_SetConfig+0x1e0>
 800444e:	2b80      	cmp	r3, #128	; 0x80
 8004450:	d814      	bhi.n	800447c <UART_SetConfig+0x1f8>
 8004452:	2b00      	cmp	r3, #0
 8004454:	d002      	beq.n	800445c <UART_SetConfig+0x1d8>
 8004456:	2b40      	cmp	r3, #64	; 0x40
 8004458:	d008      	beq.n	800446c <UART_SetConfig+0x1e8>
 800445a:	e00f      	b.n	800447c <UART_SetConfig+0x1f8>
 800445c:	2300      	movs	r3, #0
 800445e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004462:	e082      	b.n	800456a <UART_SetConfig+0x2e6>
 8004464:	2302      	movs	r3, #2
 8004466:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800446a:	e07e      	b.n	800456a <UART_SetConfig+0x2e6>
 800446c:	2304      	movs	r3, #4
 800446e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004472:	e07a      	b.n	800456a <UART_SetConfig+0x2e6>
 8004474:	2308      	movs	r3, #8
 8004476:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800447a:	e076      	b.n	800456a <UART_SetConfig+0x2e6>
 800447c:	2310      	movs	r3, #16
 800447e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004482:	e072      	b.n	800456a <UART_SetConfig+0x2e6>
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a35      	ldr	r2, [pc, #212]	; (8004560 <UART_SetConfig+0x2dc>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d12a      	bne.n	80044e4 <UART_SetConfig+0x260>
 800448e:	4b30      	ldr	r3, [pc, #192]	; (8004550 <UART_SetConfig+0x2cc>)
 8004490:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004494:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004498:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800449c:	d01a      	beq.n	80044d4 <UART_SetConfig+0x250>
 800449e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80044a2:	d81b      	bhi.n	80044dc <UART_SetConfig+0x258>
 80044a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044a8:	d00c      	beq.n	80044c4 <UART_SetConfig+0x240>
 80044aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044ae:	d815      	bhi.n	80044dc <UART_SetConfig+0x258>
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d003      	beq.n	80044bc <UART_SetConfig+0x238>
 80044b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044b8:	d008      	beq.n	80044cc <UART_SetConfig+0x248>
 80044ba:	e00f      	b.n	80044dc <UART_SetConfig+0x258>
 80044bc:	2300      	movs	r3, #0
 80044be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044c2:	e052      	b.n	800456a <UART_SetConfig+0x2e6>
 80044c4:	2302      	movs	r3, #2
 80044c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044ca:	e04e      	b.n	800456a <UART_SetConfig+0x2e6>
 80044cc:	2304      	movs	r3, #4
 80044ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044d2:	e04a      	b.n	800456a <UART_SetConfig+0x2e6>
 80044d4:	2308      	movs	r3, #8
 80044d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044da:	e046      	b.n	800456a <UART_SetConfig+0x2e6>
 80044dc:	2310      	movs	r3, #16
 80044de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044e2:	e042      	b.n	800456a <UART_SetConfig+0x2e6>
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a17      	ldr	r2, [pc, #92]	; (8004548 <UART_SetConfig+0x2c4>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d13a      	bne.n	8004564 <UART_SetConfig+0x2e0>
 80044ee:	4b18      	ldr	r3, [pc, #96]	; (8004550 <UART_SetConfig+0x2cc>)
 80044f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044f4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80044f8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044fc:	d01a      	beq.n	8004534 <UART_SetConfig+0x2b0>
 80044fe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004502:	d81b      	bhi.n	800453c <UART_SetConfig+0x2b8>
 8004504:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004508:	d00c      	beq.n	8004524 <UART_SetConfig+0x2a0>
 800450a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800450e:	d815      	bhi.n	800453c <UART_SetConfig+0x2b8>
 8004510:	2b00      	cmp	r3, #0
 8004512:	d003      	beq.n	800451c <UART_SetConfig+0x298>
 8004514:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004518:	d008      	beq.n	800452c <UART_SetConfig+0x2a8>
 800451a:	e00f      	b.n	800453c <UART_SetConfig+0x2b8>
 800451c:	2300      	movs	r3, #0
 800451e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004522:	e022      	b.n	800456a <UART_SetConfig+0x2e6>
 8004524:	2302      	movs	r3, #2
 8004526:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800452a:	e01e      	b.n	800456a <UART_SetConfig+0x2e6>
 800452c:	2304      	movs	r3, #4
 800452e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004532:	e01a      	b.n	800456a <UART_SetConfig+0x2e6>
 8004534:	2308      	movs	r3, #8
 8004536:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800453a:	e016      	b.n	800456a <UART_SetConfig+0x2e6>
 800453c:	2310      	movs	r3, #16
 800453e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004542:	e012      	b.n	800456a <UART_SetConfig+0x2e6>
 8004544:	efff69f3 	.word	0xefff69f3
 8004548:	40008000 	.word	0x40008000
 800454c:	40013800 	.word	0x40013800
 8004550:	40021000 	.word	0x40021000
 8004554:	40004400 	.word	0x40004400
 8004558:	40004800 	.word	0x40004800
 800455c:	40004c00 	.word	0x40004c00
 8004560:	40005000 	.word	0x40005000
 8004564:	2310      	movs	r3, #16
 8004566:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a9f      	ldr	r2, [pc, #636]	; (80047ec <UART_SetConfig+0x568>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d17a      	bne.n	800466a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004574:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004578:	2b08      	cmp	r3, #8
 800457a:	d824      	bhi.n	80045c6 <UART_SetConfig+0x342>
 800457c:	a201      	add	r2, pc, #4	; (adr r2, 8004584 <UART_SetConfig+0x300>)
 800457e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004582:	bf00      	nop
 8004584:	080045a9 	.word	0x080045a9
 8004588:	080045c7 	.word	0x080045c7
 800458c:	080045b1 	.word	0x080045b1
 8004590:	080045c7 	.word	0x080045c7
 8004594:	080045b7 	.word	0x080045b7
 8004598:	080045c7 	.word	0x080045c7
 800459c:	080045c7 	.word	0x080045c7
 80045a0:	080045c7 	.word	0x080045c7
 80045a4:	080045bf 	.word	0x080045bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045a8:	f7fe f91e 	bl	80027e8 <HAL_RCC_GetPCLK1Freq>
 80045ac:	61f8      	str	r0, [r7, #28]
        break;
 80045ae:	e010      	b.n	80045d2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045b0:	4b8f      	ldr	r3, [pc, #572]	; (80047f0 <UART_SetConfig+0x56c>)
 80045b2:	61fb      	str	r3, [r7, #28]
        break;
 80045b4:	e00d      	b.n	80045d2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045b6:	f7fe f87f 	bl	80026b8 <HAL_RCC_GetSysClockFreq>
 80045ba:	61f8      	str	r0, [r7, #28]
        break;
 80045bc:	e009      	b.n	80045d2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045c2:	61fb      	str	r3, [r7, #28]
        break;
 80045c4:	e005      	b.n	80045d2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80045c6:	2300      	movs	r3, #0
 80045c8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80045d0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	f000 80fb 	beq.w	80047d0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	685a      	ldr	r2, [r3, #4]
 80045de:	4613      	mov	r3, r2
 80045e0:	005b      	lsls	r3, r3, #1
 80045e2:	4413      	add	r3, r2
 80045e4:	69fa      	ldr	r2, [r7, #28]
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d305      	bcc.n	80045f6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80045f0:	69fa      	ldr	r2, [r7, #28]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d903      	bls.n	80045fe <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80045fc:	e0e8      	b.n	80047d0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	2200      	movs	r2, #0
 8004602:	461c      	mov	r4, r3
 8004604:	4615      	mov	r5, r2
 8004606:	f04f 0200 	mov.w	r2, #0
 800460a:	f04f 0300 	mov.w	r3, #0
 800460e:	022b      	lsls	r3, r5, #8
 8004610:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004614:	0222      	lsls	r2, r4, #8
 8004616:	68f9      	ldr	r1, [r7, #12]
 8004618:	6849      	ldr	r1, [r1, #4]
 800461a:	0849      	lsrs	r1, r1, #1
 800461c:	2000      	movs	r0, #0
 800461e:	4688      	mov	r8, r1
 8004620:	4681      	mov	r9, r0
 8004622:	eb12 0a08 	adds.w	sl, r2, r8
 8004626:	eb43 0b09 	adc.w	fp, r3, r9
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	603b      	str	r3, [r7, #0]
 8004632:	607a      	str	r2, [r7, #4]
 8004634:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004638:	4650      	mov	r0, sl
 800463a:	4659      	mov	r1, fp
 800463c:	f7fb fe68 	bl	8000310 <__aeabi_uldivmod>
 8004640:	4602      	mov	r2, r0
 8004642:	460b      	mov	r3, r1
 8004644:	4613      	mov	r3, r2
 8004646:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800464e:	d308      	bcc.n	8004662 <UART_SetConfig+0x3de>
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004656:	d204      	bcs.n	8004662 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	69ba      	ldr	r2, [r7, #24]
 800465e:	60da      	str	r2, [r3, #12]
 8004660:	e0b6      	b.n	80047d0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004668:	e0b2      	b.n	80047d0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	69db      	ldr	r3, [r3, #28]
 800466e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004672:	d15e      	bne.n	8004732 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004674:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004678:	2b08      	cmp	r3, #8
 800467a:	d828      	bhi.n	80046ce <UART_SetConfig+0x44a>
 800467c:	a201      	add	r2, pc, #4	; (adr r2, 8004684 <UART_SetConfig+0x400>)
 800467e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004682:	bf00      	nop
 8004684:	080046a9 	.word	0x080046a9
 8004688:	080046b1 	.word	0x080046b1
 800468c:	080046b9 	.word	0x080046b9
 8004690:	080046cf 	.word	0x080046cf
 8004694:	080046bf 	.word	0x080046bf
 8004698:	080046cf 	.word	0x080046cf
 800469c:	080046cf 	.word	0x080046cf
 80046a0:	080046cf 	.word	0x080046cf
 80046a4:	080046c7 	.word	0x080046c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046a8:	f7fe f89e 	bl	80027e8 <HAL_RCC_GetPCLK1Freq>
 80046ac:	61f8      	str	r0, [r7, #28]
        break;
 80046ae:	e014      	b.n	80046da <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046b0:	f7fe f8b0 	bl	8002814 <HAL_RCC_GetPCLK2Freq>
 80046b4:	61f8      	str	r0, [r7, #28]
        break;
 80046b6:	e010      	b.n	80046da <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046b8:	4b4d      	ldr	r3, [pc, #308]	; (80047f0 <UART_SetConfig+0x56c>)
 80046ba:	61fb      	str	r3, [r7, #28]
        break;
 80046bc:	e00d      	b.n	80046da <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046be:	f7fd fffb 	bl	80026b8 <HAL_RCC_GetSysClockFreq>
 80046c2:	61f8      	str	r0, [r7, #28]
        break;
 80046c4:	e009      	b.n	80046da <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046ca:	61fb      	str	r3, [r7, #28]
        break;
 80046cc:	e005      	b.n	80046da <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80046ce:	2300      	movs	r3, #0
 80046d0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80046d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80046da:	69fb      	ldr	r3, [r7, #28]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d077      	beq.n	80047d0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	005a      	lsls	r2, r3, #1
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	085b      	lsrs	r3, r3, #1
 80046ea:	441a      	add	r2, r3
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046f4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046f6:	69bb      	ldr	r3, [r7, #24]
 80046f8:	2b0f      	cmp	r3, #15
 80046fa:	d916      	bls.n	800472a <UART_SetConfig+0x4a6>
 80046fc:	69bb      	ldr	r3, [r7, #24]
 80046fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004702:	d212      	bcs.n	800472a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	b29b      	uxth	r3, r3
 8004708:	f023 030f 	bic.w	r3, r3, #15
 800470c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800470e:	69bb      	ldr	r3, [r7, #24]
 8004710:	085b      	lsrs	r3, r3, #1
 8004712:	b29b      	uxth	r3, r3
 8004714:	f003 0307 	and.w	r3, r3, #7
 8004718:	b29a      	uxth	r2, r3
 800471a:	8afb      	ldrh	r3, [r7, #22]
 800471c:	4313      	orrs	r3, r2
 800471e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	8afa      	ldrh	r2, [r7, #22]
 8004726:	60da      	str	r2, [r3, #12]
 8004728:	e052      	b.n	80047d0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004730:	e04e      	b.n	80047d0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004732:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004736:	2b08      	cmp	r3, #8
 8004738:	d827      	bhi.n	800478a <UART_SetConfig+0x506>
 800473a:	a201      	add	r2, pc, #4	; (adr r2, 8004740 <UART_SetConfig+0x4bc>)
 800473c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004740:	08004765 	.word	0x08004765
 8004744:	0800476d 	.word	0x0800476d
 8004748:	08004775 	.word	0x08004775
 800474c:	0800478b 	.word	0x0800478b
 8004750:	0800477b 	.word	0x0800477b
 8004754:	0800478b 	.word	0x0800478b
 8004758:	0800478b 	.word	0x0800478b
 800475c:	0800478b 	.word	0x0800478b
 8004760:	08004783 	.word	0x08004783
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004764:	f7fe f840 	bl	80027e8 <HAL_RCC_GetPCLK1Freq>
 8004768:	61f8      	str	r0, [r7, #28]
        break;
 800476a:	e014      	b.n	8004796 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800476c:	f7fe f852 	bl	8002814 <HAL_RCC_GetPCLK2Freq>
 8004770:	61f8      	str	r0, [r7, #28]
        break;
 8004772:	e010      	b.n	8004796 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004774:	4b1e      	ldr	r3, [pc, #120]	; (80047f0 <UART_SetConfig+0x56c>)
 8004776:	61fb      	str	r3, [r7, #28]
        break;
 8004778:	e00d      	b.n	8004796 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800477a:	f7fd ff9d 	bl	80026b8 <HAL_RCC_GetSysClockFreq>
 800477e:	61f8      	str	r0, [r7, #28]
        break;
 8004780:	e009      	b.n	8004796 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004782:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004786:	61fb      	str	r3, [r7, #28]
        break;
 8004788:	e005      	b.n	8004796 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800478a:	2300      	movs	r3, #0
 800478c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004794:	bf00      	nop
    }

    if (pclk != 0U)
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d019      	beq.n	80047d0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	085a      	lsrs	r2, r3, #1
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	441a      	add	r2, r3
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ae:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	2b0f      	cmp	r3, #15
 80047b4:	d909      	bls.n	80047ca <UART_SetConfig+0x546>
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047bc:	d205      	bcs.n	80047ca <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	b29a      	uxth	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	60da      	str	r2, [r3, #12]
 80047c8:	e002      	b.n	80047d0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2200      	movs	r2, #0
 80047d4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2200      	movs	r2, #0
 80047da:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80047dc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3728      	adds	r7, #40	; 0x28
 80047e4:	46bd      	mov	sp, r7
 80047e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047ea:	bf00      	nop
 80047ec:	40008000 	.word	0x40008000
 80047f0:	00f42400 	.word	0x00f42400

080047f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004800:	f003 0308 	and.w	r3, r3, #8
 8004804:	2b00      	cmp	r3, #0
 8004806:	d00a      	beq.n	800481e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	430a      	orrs	r2, r1
 800481c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00a      	beq.n	8004840 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	430a      	orrs	r2, r1
 800483e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004844:	f003 0302 	and.w	r3, r3, #2
 8004848:	2b00      	cmp	r3, #0
 800484a:	d00a      	beq.n	8004862 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	430a      	orrs	r2, r1
 8004860:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004866:	f003 0304 	and.w	r3, r3, #4
 800486a:	2b00      	cmp	r3, #0
 800486c:	d00a      	beq.n	8004884 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	430a      	orrs	r2, r1
 8004882:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004888:	f003 0310 	and.w	r3, r3, #16
 800488c:	2b00      	cmp	r3, #0
 800488e:	d00a      	beq.n	80048a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	430a      	orrs	r2, r1
 80048a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048aa:	f003 0320 	and.w	r3, r3, #32
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d00a      	beq.n	80048c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d01a      	beq.n	800490a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	430a      	orrs	r2, r1
 80048e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048f2:	d10a      	bne.n	800490a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	430a      	orrs	r2, r1
 8004908:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00a      	beq.n	800492c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	430a      	orrs	r2, r1
 800492a:	605a      	str	r2, [r3, #4]
  }
}
 800492c:	bf00      	nop
 800492e:	370c      	adds	r7, #12
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr

08004938 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b098      	sub	sp, #96	; 0x60
 800493c:	af02      	add	r7, sp, #8
 800493e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004948:	f7fc fe9e 	bl	8001688 <HAL_GetTick>
 800494c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0308 	and.w	r3, r3, #8
 8004958:	2b08      	cmp	r3, #8
 800495a:	d12e      	bne.n	80049ba <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800495c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004960:	9300      	str	r3, [sp, #0]
 8004962:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004964:	2200      	movs	r2, #0
 8004966:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 f88c 	bl	8004a88 <UART_WaitOnFlagUntilTimeout>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d021      	beq.n	80049ba <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800497c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800497e:	e853 3f00 	ldrex	r3, [r3]
 8004982:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004984:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004986:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800498a:	653b      	str	r3, [r7, #80]	; 0x50
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	461a      	mov	r2, r3
 8004992:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004994:	647b      	str	r3, [r7, #68]	; 0x44
 8004996:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004998:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800499a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800499c:	e841 2300 	strex	r3, r2, [r1]
 80049a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80049a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d1e6      	bne.n	8004976 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2220      	movs	r2, #32
 80049ac:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049b6:	2303      	movs	r3, #3
 80049b8:	e062      	b.n	8004a80 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f003 0304 	and.w	r3, r3, #4
 80049c4:	2b04      	cmp	r3, #4
 80049c6:	d149      	bne.n	8004a5c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80049cc:	9300      	str	r3, [sp, #0]
 80049ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049d0:	2200      	movs	r2, #0
 80049d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f000 f856 	bl	8004a88 <UART_WaitOnFlagUntilTimeout>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d03c      	beq.n	8004a5c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ea:	e853 3f00 	ldrex	r3, [r3]
 80049ee:	623b      	str	r3, [r7, #32]
   return(result);
 80049f0:	6a3b      	ldr	r3, [r7, #32]
 80049f2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80049f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	461a      	mov	r2, r3
 80049fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a00:	633b      	str	r3, [r7, #48]	; 0x30
 8004a02:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a04:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a08:	e841 2300 	strex	r3, r2, [r1]
 8004a0c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d1e6      	bne.n	80049e2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	3308      	adds	r3, #8
 8004a1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	e853 3f00 	ldrex	r3, [r3]
 8004a22:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f023 0301 	bic.w	r3, r3, #1
 8004a2a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	3308      	adds	r3, #8
 8004a32:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a34:	61fa      	str	r2, [r7, #28]
 8004a36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a38:	69b9      	ldr	r1, [r7, #24]
 8004a3a:	69fa      	ldr	r2, [r7, #28]
 8004a3c:	e841 2300 	strex	r3, r2, [r1]
 8004a40:	617b      	str	r3, [r7, #20]
   return(result);
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d1e5      	bne.n	8004a14 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2220      	movs	r2, #32
 8004a4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a58:	2303      	movs	r3, #3
 8004a5a:	e011      	b.n	8004a80 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2220      	movs	r2, #32
 8004a60:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2220      	movs	r2, #32
 8004a66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004a7e:	2300      	movs	r3, #0
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3758      	adds	r7, #88	; 0x58
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	603b      	str	r3, [r7, #0]
 8004a94:	4613      	mov	r3, r2
 8004a96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a98:	e049      	b.n	8004b2e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a9a:	69bb      	ldr	r3, [r7, #24]
 8004a9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004aa0:	d045      	beq.n	8004b2e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aa2:	f7fc fdf1 	bl	8001688 <HAL_GetTick>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	1ad3      	subs	r3, r2, r3
 8004aac:	69ba      	ldr	r2, [r7, #24]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d302      	bcc.n	8004ab8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d101      	bne.n	8004abc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e048      	b.n	8004b4e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0304 	and.w	r3, r3, #4
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d031      	beq.n	8004b2e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	69db      	ldr	r3, [r3, #28]
 8004ad0:	f003 0308 	and.w	r3, r3, #8
 8004ad4:	2b08      	cmp	r3, #8
 8004ad6:	d110      	bne.n	8004afa <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2208      	movs	r2, #8
 8004ade:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ae0:	68f8      	ldr	r0, [r7, #12]
 8004ae2:	f000 f838 	bl	8004b56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2208      	movs	r2, #8
 8004aea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e029      	b.n	8004b4e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	69db      	ldr	r3, [r3, #28]
 8004b00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b08:	d111      	bne.n	8004b2e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b14:	68f8      	ldr	r0, [r7, #12]
 8004b16:	f000 f81e 	bl	8004b56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2220      	movs	r2, #32
 8004b1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004b2a:	2303      	movs	r3, #3
 8004b2c:	e00f      	b.n	8004b4e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	69da      	ldr	r2, [r3, #28]
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	4013      	ands	r3, r2
 8004b38:	68ba      	ldr	r2, [r7, #8]
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	bf0c      	ite	eq
 8004b3e:	2301      	moveq	r3, #1
 8004b40:	2300      	movne	r3, #0
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	461a      	mov	r2, r3
 8004b46:	79fb      	ldrb	r3, [r7, #7]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d0a6      	beq.n	8004a9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3710      	adds	r7, #16
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}

08004b56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b56:	b480      	push	{r7}
 8004b58:	b095      	sub	sp, #84	; 0x54
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b66:	e853 3f00 	ldrex	r3, [r3]
 8004b6a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	461a      	mov	r2, r3
 8004b7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b7c:	643b      	str	r3, [r7, #64]	; 0x40
 8004b7e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b80:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004b82:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b84:	e841 2300 	strex	r3, r2, [r1]
 8004b88:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1e6      	bne.n	8004b5e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	3308      	adds	r3, #8
 8004b96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b98:	6a3b      	ldr	r3, [r7, #32]
 8004b9a:	e853 3f00 	ldrex	r3, [r3]
 8004b9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	f023 0301 	bic.w	r3, r3, #1
 8004ba6:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	3308      	adds	r3, #8
 8004bae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004bb0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004bb2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004bb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004bb8:	e841 2300 	strex	r3, r2, [r1]
 8004bbc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d1e5      	bne.n	8004b90 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d118      	bne.n	8004bfe <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	e853 3f00 	ldrex	r3, [r3]
 8004bd8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	f023 0310 	bic.w	r3, r3, #16
 8004be0:	647b      	str	r3, [r7, #68]	; 0x44
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	461a      	mov	r2, r3
 8004be8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004bea:	61bb      	str	r3, [r7, #24]
 8004bec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bee:	6979      	ldr	r1, [r7, #20]
 8004bf0:	69ba      	ldr	r2, [r7, #24]
 8004bf2:	e841 2300 	strex	r3, r2, [r1]
 8004bf6:	613b      	str	r3, [r7, #16]
   return(result);
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1e6      	bne.n	8004bcc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2220      	movs	r2, #32
 8004c02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004c12:	bf00      	nop
 8004c14:	3754      	adds	r7, #84	; 0x54
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr
	...

08004c20 <siprintf>:
 8004c20:	b40e      	push	{r1, r2, r3}
 8004c22:	b500      	push	{lr}
 8004c24:	b09c      	sub	sp, #112	; 0x70
 8004c26:	ab1d      	add	r3, sp, #116	; 0x74
 8004c28:	9002      	str	r0, [sp, #8]
 8004c2a:	9006      	str	r0, [sp, #24]
 8004c2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004c30:	4809      	ldr	r0, [pc, #36]	; (8004c58 <siprintf+0x38>)
 8004c32:	9107      	str	r1, [sp, #28]
 8004c34:	9104      	str	r1, [sp, #16]
 8004c36:	4909      	ldr	r1, [pc, #36]	; (8004c5c <siprintf+0x3c>)
 8004c38:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c3c:	9105      	str	r1, [sp, #20]
 8004c3e:	6800      	ldr	r0, [r0, #0]
 8004c40:	9301      	str	r3, [sp, #4]
 8004c42:	a902      	add	r1, sp, #8
 8004c44:	f000 f89a 	bl	8004d7c <_svfiprintf_r>
 8004c48:	9b02      	ldr	r3, [sp, #8]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	701a      	strb	r2, [r3, #0]
 8004c4e:	b01c      	add	sp, #112	; 0x70
 8004c50:	f85d eb04 	ldr.w	lr, [sp], #4
 8004c54:	b003      	add	sp, #12
 8004c56:	4770      	bx	lr
 8004c58:	20000058 	.word	0x20000058
 8004c5c:	ffff0208 	.word	0xffff0208

08004c60 <memset>:
 8004c60:	4402      	add	r2, r0
 8004c62:	4603      	mov	r3, r0
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d100      	bne.n	8004c6a <memset+0xa>
 8004c68:	4770      	bx	lr
 8004c6a:	f803 1b01 	strb.w	r1, [r3], #1
 8004c6e:	e7f9      	b.n	8004c64 <memset+0x4>

08004c70 <__errno>:
 8004c70:	4b01      	ldr	r3, [pc, #4]	; (8004c78 <__errno+0x8>)
 8004c72:	6818      	ldr	r0, [r3, #0]
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	20000058 	.word	0x20000058

08004c7c <__libc_init_array>:
 8004c7c:	b570      	push	{r4, r5, r6, lr}
 8004c7e:	4d0d      	ldr	r5, [pc, #52]	; (8004cb4 <__libc_init_array+0x38>)
 8004c80:	4c0d      	ldr	r4, [pc, #52]	; (8004cb8 <__libc_init_array+0x3c>)
 8004c82:	1b64      	subs	r4, r4, r5
 8004c84:	10a4      	asrs	r4, r4, #2
 8004c86:	2600      	movs	r6, #0
 8004c88:	42a6      	cmp	r6, r4
 8004c8a:	d109      	bne.n	8004ca0 <__libc_init_array+0x24>
 8004c8c:	4d0b      	ldr	r5, [pc, #44]	; (8004cbc <__libc_init_array+0x40>)
 8004c8e:	4c0c      	ldr	r4, [pc, #48]	; (8004cc0 <__libc_init_array+0x44>)
 8004c90:	f000 fc6a 	bl	8005568 <_init>
 8004c94:	1b64      	subs	r4, r4, r5
 8004c96:	10a4      	asrs	r4, r4, #2
 8004c98:	2600      	movs	r6, #0
 8004c9a:	42a6      	cmp	r6, r4
 8004c9c:	d105      	bne.n	8004caa <__libc_init_array+0x2e>
 8004c9e:	bd70      	pop	{r4, r5, r6, pc}
 8004ca0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ca4:	4798      	blx	r3
 8004ca6:	3601      	adds	r6, #1
 8004ca8:	e7ee      	b.n	8004c88 <__libc_init_array+0xc>
 8004caa:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cae:	4798      	blx	r3
 8004cb0:	3601      	adds	r6, #1
 8004cb2:	e7f2      	b.n	8004c9a <__libc_init_array+0x1e>
 8004cb4:	08005610 	.word	0x08005610
 8004cb8:	08005610 	.word	0x08005610
 8004cbc:	08005610 	.word	0x08005610
 8004cc0:	08005614 	.word	0x08005614

08004cc4 <__retarget_lock_acquire_recursive>:
 8004cc4:	4770      	bx	lr

08004cc6 <__retarget_lock_release_recursive>:
 8004cc6:	4770      	bx	lr

08004cc8 <__ssputs_r>:
 8004cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ccc:	688e      	ldr	r6, [r1, #8]
 8004cce:	461f      	mov	r7, r3
 8004cd0:	42be      	cmp	r6, r7
 8004cd2:	680b      	ldr	r3, [r1, #0]
 8004cd4:	4682      	mov	sl, r0
 8004cd6:	460c      	mov	r4, r1
 8004cd8:	4690      	mov	r8, r2
 8004cda:	d82c      	bhi.n	8004d36 <__ssputs_r+0x6e>
 8004cdc:	898a      	ldrh	r2, [r1, #12]
 8004cde:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004ce2:	d026      	beq.n	8004d32 <__ssputs_r+0x6a>
 8004ce4:	6965      	ldr	r5, [r4, #20]
 8004ce6:	6909      	ldr	r1, [r1, #16]
 8004ce8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004cec:	eba3 0901 	sub.w	r9, r3, r1
 8004cf0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004cf4:	1c7b      	adds	r3, r7, #1
 8004cf6:	444b      	add	r3, r9
 8004cf8:	106d      	asrs	r5, r5, #1
 8004cfa:	429d      	cmp	r5, r3
 8004cfc:	bf38      	it	cc
 8004cfe:	461d      	movcc	r5, r3
 8004d00:	0553      	lsls	r3, r2, #21
 8004d02:	d527      	bpl.n	8004d54 <__ssputs_r+0x8c>
 8004d04:	4629      	mov	r1, r5
 8004d06:	f000 f957 	bl	8004fb8 <_malloc_r>
 8004d0a:	4606      	mov	r6, r0
 8004d0c:	b360      	cbz	r0, 8004d68 <__ssputs_r+0xa0>
 8004d0e:	6921      	ldr	r1, [r4, #16]
 8004d10:	464a      	mov	r2, r9
 8004d12:	f000 fbc7 	bl	80054a4 <memcpy>
 8004d16:	89a3      	ldrh	r3, [r4, #12]
 8004d18:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004d1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d20:	81a3      	strh	r3, [r4, #12]
 8004d22:	6126      	str	r6, [r4, #16]
 8004d24:	6165      	str	r5, [r4, #20]
 8004d26:	444e      	add	r6, r9
 8004d28:	eba5 0509 	sub.w	r5, r5, r9
 8004d2c:	6026      	str	r6, [r4, #0]
 8004d2e:	60a5      	str	r5, [r4, #8]
 8004d30:	463e      	mov	r6, r7
 8004d32:	42be      	cmp	r6, r7
 8004d34:	d900      	bls.n	8004d38 <__ssputs_r+0x70>
 8004d36:	463e      	mov	r6, r7
 8004d38:	6820      	ldr	r0, [r4, #0]
 8004d3a:	4632      	mov	r2, r6
 8004d3c:	4641      	mov	r1, r8
 8004d3e:	f000 fb86 	bl	800544e <memmove>
 8004d42:	68a3      	ldr	r3, [r4, #8]
 8004d44:	1b9b      	subs	r3, r3, r6
 8004d46:	60a3      	str	r3, [r4, #8]
 8004d48:	6823      	ldr	r3, [r4, #0]
 8004d4a:	4433      	add	r3, r6
 8004d4c:	6023      	str	r3, [r4, #0]
 8004d4e:	2000      	movs	r0, #0
 8004d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d54:	462a      	mov	r2, r5
 8004d56:	f000 fb4b 	bl	80053f0 <_realloc_r>
 8004d5a:	4606      	mov	r6, r0
 8004d5c:	2800      	cmp	r0, #0
 8004d5e:	d1e0      	bne.n	8004d22 <__ssputs_r+0x5a>
 8004d60:	6921      	ldr	r1, [r4, #16]
 8004d62:	4650      	mov	r0, sl
 8004d64:	f000 fbac 	bl	80054c0 <_free_r>
 8004d68:	230c      	movs	r3, #12
 8004d6a:	f8ca 3000 	str.w	r3, [sl]
 8004d6e:	89a3      	ldrh	r3, [r4, #12]
 8004d70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d74:	81a3      	strh	r3, [r4, #12]
 8004d76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d7a:	e7e9      	b.n	8004d50 <__ssputs_r+0x88>

08004d7c <_svfiprintf_r>:
 8004d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d80:	4698      	mov	r8, r3
 8004d82:	898b      	ldrh	r3, [r1, #12]
 8004d84:	061b      	lsls	r3, r3, #24
 8004d86:	b09d      	sub	sp, #116	; 0x74
 8004d88:	4607      	mov	r7, r0
 8004d8a:	460d      	mov	r5, r1
 8004d8c:	4614      	mov	r4, r2
 8004d8e:	d50e      	bpl.n	8004dae <_svfiprintf_r+0x32>
 8004d90:	690b      	ldr	r3, [r1, #16]
 8004d92:	b963      	cbnz	r3, 8004dae <_svfiprintf_r+0x32>
 8004d94:	2140      	movs	r1, #64	; 0x40
 8004d96:	f000 f90f 	bl	8004fb8 <_malloc_r>
 8004d9a:	6028      	str	r0, [r5, #0]
 8004d9c:	6128      	str	r0, [r5, #16]
 8004d9e:	b920      	cbnz	r0, 8004daa <_svfiprintf_r+0x2e>
 8004da0:	230c      	movs	r3, #12
 8004da2:	603b      	str	r3, [r7, #0]
 8004da4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004da8:	e0d0      	b.n	8004f4c <_svfiprintf_r+0x1d0>
 8004daa:	2340      	movs	r3, #64	; 0x40
 8004dac:	616b      	str	r3, [r5, #20]
 8004dae:	2300      	movs	r3, #0
 8004db0:	9309      	str	r3, [sp, #36]	; 0x24
 8004db2:	2320      	movs	r3, #32
 8004db4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004db8:	f8cd 800c 	str.w	r8, [sp, #12]
 8004dbc:	2330      	movs	r3, #48	; 0x30
 8004dbe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004f64 <_svfiprintf_r+0x1e8>
 8004dc2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004dc6:	f04f 0901 	mov.w	r9, #1
 8004dca:	4623      	mov	r3, r4
 8004dcc:	469a      	mov	sl, r3
 8004dce:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004dd2:	b10a      	cbz	r2, 8004dd8 <_svfiprintf_r+0x5c>
 8004dd4:	2a25      	cmp	r2, #37	; 0x25
 8004dd6:	d1f9      	bne.n	8004dcc <_svfiprintf_r+0x50>
 8004dd8:	ebba 0b04 	subs.w	fp, sl, r4
 8004ddc:	d00b      	beq.n	8004df6 <_svfiprintf_r+0x7a>
 8004dde:	465b      	mov	r3, fp
 8004de0:	4622      	mov	r2, r4
 8004de2:	4629      	mov	r1, r5
 8004de4:	4638      	mov	r0, r7
 8004de6:	f7ff ff6f 	bl	8004cc8 <__ssputs_r>
 8004dea:	3001      	adds	r0, #1
 8004dec:	f000 80a9 	beq.w	8004f42 <_svfiprintf_r+0x1c6>
 8004df0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004df2:	445a      	add	r2, fp
 8004df4:	9209      	str	r2, [sp, #36]	; 0x24
 8004df6:	f89a 3000 	ldrb.w	r3, [sl]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	f000 80a1 	beq.w	8004f42 <_svfiprintf_r+0x1c6>
 8004e00:	2300      	movs	r3, #0
 8004e02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e0a:	f10a 0a01 	add.w	sl, sl, #1
 8004e0e:	9304      	str	r3, [sp, #16]
 8004e10:	9307      	str	r3, [sp, #28]
 8004e12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004e16:	931a      	str	r3, [sp, #104]	; 0x68
 8004e18:	4654      	mov	r4, sl
 8004e1a:	2205      	movs	r2, #5
 8004e1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e20:	4850      	ldr	r0, [pc, #320]	; (8004f64 <_svfiprintf_r+0x1e8>)
 8004e22:	f7fb f9d5 	bl	80001d0 <memchr>
 8004e26:	9a04      	ldr	r2, [sp, #16]
 8004e28:	b9d8      	cbnz	r0, 8004e62 <_svfiprintf_r+0xe6>
 8004e2a:	06d0      	lsls	r0, r2, #27
 8004e2c:	bf44      	itt	mi
 8004e2e:	2320      	movmi	r3, #32
 8004e30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e34:	0711      	lsls	r1, r2, #28
 8004e36:	bf44      	itt	mi
 8004e38:	232b      	movmi	r3, #43	; 0x2b
 8004e3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e3e:	f89a 3000 	ldrb.w	r3, [sl]
 8004e42:	2b2a      	cmp	r3, #42	; 0x2a
 8004e44:	d015      	beq.n	8004e72 <_svfiprintf_r+0xf6>
 8004e46:	9a07      	ldr	r2, [sp, #28]
 8004e48:	4654      	mov	r4, sl
 8004e4a:	2000      	movs	r0, #0
 8004e4c:	f04f 0c0a 	mov.w	ip, #10
 8004e50:	4621      	mov	r1, r4
 8004e52:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e56:	3b30      	subs	r3, #48	; 0x30
 8004e58:	2b09      	cmp	r3, #9
 8004e5a:	d94d      	bls.n	8004ef8 <_svfiprintf_r+0x17c>
 8004e5c:	b1b0      	cbz	r0, 8004e8c <_svfiprintf_r+0x110>
 8004e5e:	9207      	str	r2, [sp, #28]
 8004e60:	e014      	b.n	8004e8c <_svfiprintf_r+0x110>
 8004e62:	eba0 0308 	sub.w	r3, r0, r8
 8004e66:	fa09 f303 	lsl.w	r3, r9, r3
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	9304      	str	r3, [sp, #16]
 8004e6e:	46a2      	mov	sl, r4
 8004e70:	e7d2      	b.n	8004e18 <_svfiprintf_r+0x9c>
 8004e72:	9b03      	ldr	r3, [sp, #12]
 8004e74:	1d19      	adds	r1, r3, #4
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	9103      	str	r1, [sp, #12]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	bfbb      	ittet	lt
 8004e7e:	425b      	neglt	r3, r3
 8004e80:	f042 0202 	orrlt.w	r2, r2, #2
 8004e84:	9307      	strge	r3, [sp, #28]
 8004e86:	9307      	strlt	r3, [sp, #28]
 8004e88:	bfb8      	it	lt
 8004e8a:	9204      	strlt	r2, [sp, #16]
 8004e8c:	7823      	ldrb	r3, [r4, #0]
 8004e8e:	2b2e      	cmp	r3, #46	; 0x2e
 8004e90:	d10c      	bne.n	8004eac <_svfiprintf_r+0x130>
 8004e92:	7863      	ldrb	r3, [r4, #1]
 8004e94:	2b2a      	cmp	r3, #42	; 0x2a
 8004e96:	d134      	bne.n	8004f02 <_svfiprintf_r+0x186>
 8004e98:	9b03      	ldr	r3, [sp, #12]
 8004e9a:	1d1a      	adds	r2, r3, #4
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	9203      	str	r2, [sp, #12]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	bfb8      	it	lt
 8004ea4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004ea8:	3402      	adds	r4, #2
 8004eaa:	9305      	str	r3, [sp, #20]
 8004eac:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004f74 <_svfiprintf_r+0x1f8>
 8004eb0:	7821      	ldrb	r1, [r4, #0]
 8004eb2:	2203      	movs	r2, #3
 8004eb4:	4650      	mov	r0, sl
 8004eb6:	f7fb f98b 	bl	80001d0 <memchr>
 8004eba:	b138      	cbz	r0, 8004ecc <_svfiprintf_r+0x150>
 8004ebc:	9b04      	ldr	r3, [sp, #16]
 8004ebe:	eba0 000a 	sub.w	r0, r0, sl
 8004ec2:	2240      	movs	r2, #64	; 0x40
 8004ec4:	4082      	lsls	r2, r0
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	3401      	adds	r4, #1
 8004eca:	9304      	str	r3, [sp, #16]
 8004ecc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ed0:	4825      	ldr	r0, [pc, #148]	; (8004f68 <_svfiprintf_r+0x1ec>)
 8004ed2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004ed6:	2206      	movs	r2, #6
 8004ed8:	f7fb f97a 	bl	80001d0 <memchr>
 8004edc:	2800      	cmp	r0, #0
 8004ede:	d038      	beq.n	8004f52 <_svfiprintf_r+0x1d6>
 8004ee0:	4b22      	ldr	r3, [pc, #136]	; (8004f6c <_svfiprintf_r+0x1f0>)
 8004ee2:	bb1b      	cbnz	r3, 8004f2c <_svfiprintf_r+0x1b0>
 8004ee4:	9b03      	ldr	r3, [sp, #12]
 8004ee6:	3307      	adds	r3, #7
 8004ee8:	f023 0307 	bic.w	r3, r3, #7
 8004eec:	3308      	adds	r3, #8
 8004eee:	9303      	str	r3, [sp, #12]
 8004ef0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ef2:	4433      	add	r3, r6
 8004ef4:	9309      	str	r3, [sp, #36]	; 0x24
 8004ef6:	e768      	b.n	8004dca <_svfiprintf_r+0x4e>
 8004ef8:	fb0c 3202 	mla	r2, ip, r2, r3
 8004efc:	460c      	mov	r4, r1
 8004efe:	2001      	movs	r0, #1
 8004f00:	e7a6      	b.n	8004e50 <_svfiprintf_r+0xd4>
 8004f02:	2300      	movs	r3, #0
 8004f04:	3401      	adds	r4, #1
 8004f06:	9305      	str	r3, [sp, #20]
 8004f08:	4619      	mov	r1, r3
 8004f0a:	f04f 0c0a 	mov.w	ip, #10
 8004f0e:	4620      	mov	r0, r4
 8004f10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f14:	3a30      	subs	r2, #48	; 0x30
 8004f16:	2a09      	cmp	r2, #9
 8004f18:	d903      	bls.n	8004f22 <_svfiprintf_r+0x1a6>
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d0c6      	beq.n	8004eac <_svfiprintf_r+0x130>
 8004f1e:	9105      	str	r1, [sp, #20]
 8004f20:	e7c4      	b.n	8004eac <_svfiprintf_r+0x130>
 8004f22:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f26:	4604      	mov	r4, r0
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e7f0      	b.n	8004f0e <_svfiprintf_r+0x192>
 8004f2c:	ab03      	add	r3, sp, #12
 8004f2e:	9300      	str	r3, [sp, #0]
 8004f30:	462a      	mov	r2, r5
 8004f32:	4b0f      	ldr	r3, [pc, #60]	; (8004f70 <_svfiprintf_r+0x1f4>)
 8004f34:	a904      	add	r1, sp, #16
 8004f36:	4638      	mov	r0, r7
 8004f38:	f3af 8000 	nop.w
 8004f3c:	1c42      	adds	r2, r0, #1
 8004f3e:	4606      	mov	r6, r0
 8004f40:	d1d6      	bne.n	8004ef0 <_svfiprintf_r+0x174>
 8004f42:	89ab      	ldrh	r3, [r5, #12]
 8004f44:	065b      	lsls	r3, r3, #25
 8004f46:	f53f af2d 	bmi.w	8004da4 <_svfiprintf_r+0x28>
 8004f4a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004f4c:	b01d      	add	sp, #116	; 0x74
 8004f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f52:	ab03      	add	r3, sp, #12
 8004f54:	9300      	str	r3, [sp, #0]
 8004f56:	462a      	mov	r2, r5
 8004f58:	4b05      	ldr	r3, [pc, #20]	; (8004f70 <_svfiprintf_r+0x1f4>)
 8004f5a:	a904      	add	r1, sp, #16
 8004f5c:	4638      	mov	r0, r7
 8004f5e:	f000 f919 	bl	8005194 <_printf_i>
 8004f62:	e7eb      	b.n	8004f3c <_svfiprintf_r+0x1c0>
 8004f64:	080055d4 	.word	0x080055d4
 8004f68:	080055de 	.word	0x080055de
 8004f6c:	00000000 	.word	0x00000000
 8004f70:	08004cc9 	.word	0x08004cc9
 8004f74:	080055da 	.word	0x080055da

08004f78 <sbrk_aligned>:
 8004f78:	b570      	push	{r4, r5, r6, lr}
 8004f7a:	4e0e      	ldr	r6, [pc, #56]	; (8004fb4 <sbrk_aligned+0x3c>)
 8004f7c:	460c      	mov	r4, r1
 8004f7e:	6831      	ldr	r1, [r6, #0]
 8004f80:	4605      	mov	r5, r0
 8004f82:	b911      	cbnz	r1, 8004f8a <sbrk_aligned+0x12>
 8004f84:	f000 fa7e 	bl	8005484 <_sbrk_r>
 8004f88:	6030      	str	r0, [r6, #0]
 8004f8a:	4621      	mov	r1, r4
 8004f8c:	4628      	mov	r0, r5
 8004f8e:	f000 fa79 	bl	8005484 <_sbrk_r>
 8004f92:	1c43      	adds	r3, r0, #1
 8004f94:	d00a      	beq.n	8004fac <sbrk_aligned+0x34>
 8004f96:	1cc4      	adds	r4, r0, #3
 8004f98:	f024 0403 	bic.w	r4, r4, #3
 8004f9c:	42a0      	cmp	r0, r4
 8004f9e:	d007      	beq.n	8004fb0 <sbrk_aligned+0x38>
 8004fa0:	1a21      	subs	r1, r4, r0
 8004fa2:	4628      	mov	r0, r5
 8004fa4:	f000 fa6e 	bl	8005484 <_sbrk_r>
 8004fa8:	3001      	adds	r0, #1
 8004faa:	d101      	bne.n	8004fb0 <sbrk_aligned+0x38>
 8004fac:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004fb0:	4620      	mov	r0, r4
 8004fb2:	bd70      	pop	{r4, r5, r6, pc}
 8004fb4:	200002ac 	.word	0x200002ac

08004fb8 <_malloc_r>:
 8004fb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fbc:	1ccd      	adds	r5, r1, #3
 8004fbe:	f025 0503 	bic.w	r5, r5, #3
 8004fc2:	3508      	adds	r5, #8
 8004fc4:	2d0c      	cmp	r5, #12
 8004fc6:	bf38      	it	cc
 8004fc8:	250c      	movcc	r5, #12
 8004fca:	2d00      	cmp	r5, #0
 8004fcc:	4607      	mov	r7, r0
 8004fce:	db01      	blt.n	8004fd4 <_malloc_r+0x1c>
 8004fd0:	42a9      	cmp	r1, r5
 8004fd2:	d905      	bls.n	8004fe0 <_malloc_r+0x28>
 8004fd4:	230c      	movs	r3, #12
 8004fd6:	603b      	str	r3, [r7, #0]
 8004fd8:	2600      	movs	r6, #0
 8004fda:	4630      	mov	r0, r6
 8004fdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fe0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80050b4 <_malloc_r+0xfc>
 8004fe4:	f000 f9f8 	bl	80053d8 <__malloc_lock>
 8004fe8:	f8d8 3000 	ldr.w	r3, [r8]
 8004fec:	461c      	mov	r4, r3
 8004fee:	bb5c      	cbnz	r4, 8005048 <_malloc_r+0x90>
 8004ff0:	4629      	mov	r1, r5
 8004ff2:	4638      	mov	r0, r7
 8004ff4:	f7ff ffc0 	bl	8004f78 <sbrk_aligned>
 8004ff8:	1c43      	adds	r3, r0, #1
 8004ffa:	4604      	mov	r4, r0
 8004ffc:	d155      	bne.n	80050aa <_malloc_r+0xf2>
 8004ffe:	f8d8 4000 	ldr.w	r4, [r8]
 8005002:	4626      	mov	r6, r4
 8005004:	2e00      	cmp	r6, #0
 8005006:	d145      	bne.n	8005094 <_malloc_r+0xdc>
 8005008:	2c00      	cmp	r4, #0
 800500a:	d048      	beq.n	800509e <_malloc_r+0xe6>
 800500c:	6823      	ldr	r3, [r4, #0]
 800500e:	4631      	mov	r1, r6
 8005010:	4638      	mov	r0, r7
 8005012:	eb04 0903 	add.w	r9, r4, r3
 8005016:	f000 fa35 	bl	8005484 <_sbrk_r>
 800501a:	4581      	cmp	r9, r0
 800501c:	d13f      	bne.n	800509e <_malloc_r+0xe6>
 800501e:	6821      	ldr	r1, [r4, #0]
 8005020:	1a6d      	subs	r5, r5, r1
 8005022:	4629      	mov	r1, r5
 8005024:	4638      	mov	r0, r7
 8005026:	f7ff ffa7 	bl	8004f78 <sbrk_aligned>
 800502a:	3001      	adds	r0, #1
 800502c:	d037      	beq.n	800509e <_malloc_r+0xe6>
 800502e:	6823      	ldr	r3, [r4, #0]
 8005030:	442b      	add	r3, r5
 8005032:	6023      	str	r3, [r4, #0]
 8005034:	f8d8 3000 	ldr.w	r3, [r8]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d038      	beq.n	80050ae <_malloc_r+0xf6>
 800503c:	685a      	ldr	r2, [r3, #4]
 800503e:	42a2      	cmp	r2, r4
 8005040:	d12b      	bne.n	800509a <_malloc_r+0xe2>
 8005042:	2200      	movs	r2, #0
 8005044:	605a      	str	r2, [r3, #4]
 8005046:	e00f      	b.n	8005068 <_malloc_r+0xb0>
 8005048:	6822      	ldr	r2, [r4, #0]
 800504a:	1b52      	subs	r2, r2, r5
 800504c:	d41f      	bmi.n	800508e <_malloc_r+0xd6>
 800504e:	2a0b      	cmp	r2, #11
 8005050:	d917      	bls.n	8005082 <_malloc_r+0xca>
 8005052:	1961      	adds	r1, r4, r5
 8005054:	42a3      	cmp	r3, r4
 8005056:	6025      	str	r5, [r4, #0]
 8005058:	bf18      	it	ne
 800505a:	6059      	strne	r1, [r3, #4]
 800505c:	6863      	ldr	r3, [r4, #4]
 800505e:	bf08      	it	eq
 8005060:	f8c8 1000 	streq.w	r1, [r8]
 8005064:	5162      	str	r2, [r4, r5]
 8005066:	604b      	str	r3, [r1, #4]
 8005068:	4638      	mov	r0, r7
 800506a:	f104 060b 	add.w	r6, r4, #11
 800506e:	f000 f9b9 	bl	80053e4 <__malloc_unlock>
 8005072:	f026 0607 	bic.w	r6, r6, #7
 8005076:	1d23      	adds	r3, r4, #4
 8005078:	1af2      	subs	r2, r6, r3
 800507a:	d0ae      	beq.n	8004fda <_malloc_r+0x22>
 800507c:	1b9b      	subs	r3, r3, r6
 800507e:	50a3      	str	r3, [r4, r2]
 8005080:	e7ab      	b.n	8004fda <_malloc_r+0x22>
 8005082:	42a3      	cmp	r3, r4
 8005084:	6862      	ldr	r2, [r4, #4]
 8005086:	d1dd      	bne.n	8005044 <_malloc_r+0x8c>
 8005088:	f8c8 2000 	str.w	r2, [r8]
 800508c:	e7ec      	b.n	8005068 <_malloc_r+0xb0>
 800508e:	4623      	mov	r3, r4
 8005090:	6864      	ldr	r4, [r4, #4]
 8005092:	e7ac      	b.n	8004fee <_malloc_r+0x36>
 8005094:	4634      	mov	r4, r6
 8005096:	6876      	ldr	r6, [r6, #4]
 8005098:	e7b4      	b.n	8005004 <_malloc_r+0x4c>
 800509a:	4613      	mov	r3, r2
 800509c:	e7cc      	b.n	8005038 <_malloc_r+0x80>
 800509e:	230c      	movs	r3, #12
 80050a0:	603b      	str	r3, [r7, #0]
 80050a2:	4638      	mov	r0, r7
 80050a4:	f000 f99e 	bl	80053e4 <__malloc_unlock>
 80050a8:	e797      	b.n	8004fda <_malloc_r+0x22>
 80050aa:	6025      	str	r5, [r4, #0]
 80050ac:	e7dc      	b.n	8005068 <_malloc_r+0xb0>
 80050ae:	605b      	str	r3, [r3, #4]
 80050b0:	deff      	udf	#255	; 0xff
 80050b2:	bf00      	nop
 80050b4:	200002a8 	.word	0x200002a8

080050b8 <_printf_common>:
 80050b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050bc:	4616      	mov	r6, r2
 80050be:	4699      	mov	r9, r3
 80050c0:	688a      	ldr	r2, [r1, #8]
 80050c2:	690b      	ldr	r3, [r1, #16]
 80050c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80050c8:	4293      	cmp	r3, r2
 80050ca:	bfb8      	it	lt
 80050cc:	4613      	movlt	r3, r2
 80050ce:	6033      	str	r3, [r6, #0]
 80050d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80050d4:	4607      	mov	r7, r0
 80050d6:	460c      	mov	r4, r1
 80050d8:	b10a      	cbz	r2, 80050de <_printf_common+0x26>
 80050da:	3301      	adds	r3, #1
 80050dc:	6033      	str	r3, [r6, #0]
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	0699      	lsls	r1, r3, #26
 80050e2:	bf42      	ittt	mi
 80050e4:	6833      	ldrmi	r3, [r6, #0]
 80050e6:	3302      	addmi	r3, #2
 80050e8:	6033      	strmi	r3, [r6, #0]
 80050ea:	6825      	ldr	r5, [r4, #0]
 80050ec:	f015 0506 	ands.w	r5, r5, #6
 80050f0:	d106      	bne.n	8005100 <_printf_common+0x48>
 80050f2:	f104 0a19 	add.w	sl, r4, #25
 80050f6:	68e3      	ldr	r3, [r4, #12]
 80050f8:	6832      	ldr	r2, [r6, #0]
 80050fa:	1a9b      	subs	r3, r3, r2
 80050fc:	42ab      	cmp	r3, r5
 80050fe:	dc26      	bgt.n	800514e <_printf_common+0x96>
 8005100:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005104:	1e13      	subs	r3, r2, #0
 8005106:	6822      	ldr	r2, [r4, #0]
 8005108:	bf18      	it	ne
 800510a:	2301      	movne	r3, #1
 800510c:	0692      	lsls	r2, r2, #26
 800510e:	d42b      	bmi.n	8005168 <_printf_common+0xb0>
 8005110:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005114:	4649      	mov	r1, r9
 8005116:	4638      	mov	r0, r7
 8005118:	47c0      	blx	r8
 800511a:	3001      	adds	r0, #1
 800511c:	d01e      	beq.n	800515c <_printf_common+0xa4>
 800511e:	6823      	ldr	r3, [r4, #0]
 8005120:	6922      	ldr	r2, [r4, #16]
 8005122:	f003 0306 	and.w	r3, r3, #6
 8005126:	2b04      	cmp	r3, #4
 8005128:	bf02      	ittt	eq
 800512a:	68e5      	ldreq	r5, [r4, #12]
 800512c:	6833      	ldreq	r3, [r6, #0]
 800512e:	1aed      	subeq	r5, r5, r3
 8005130:	68a3      	ldr	r3, [r4, #8]
 8005132:	bf0c      	ite	eq
 8005134:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005138:	2500      	movne	r5, #0
 800513a:	4293      	cmp	r3, r2
 800513c:	bfc4      	itt	gt
 800513e:	1a9b      	subgt	r3, r3, r2
 8005140:	18ed      	addgt	r5, r5, r3
 8005142:	2600      	movs	r6, #0
 8005144:	341a      	adds	r4, #26
 8005146:	42b5      	cmp	r5, r6
 8005148:	d11a      	bne.n	8005180 <_printf_common+0xc8>
 800514a:	2000      	movs	r0, #0
 800514c:	e008      	b.n	8005160 <_printf_common+0xa8>
 800514e:	2301      	movs	r3, #1
 8005150:	4652      	mov	r2, sl
 8005152:	4649      	mov	r1, r9
 8005154:	4638      	mov	r0, r7
 8005156:	47c0      	blx	r8
 8005158:	3001      	adds	r0, #1
 800515a:	d103      	bne.n	8005164 <_printf_common+0xac>
 800515c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005164:	3501      	adds	r5, #1
 8005166:	e7c6      	b.n	80050f6 <_printf_common+0x3e>
 8005168:	18e1      	adds	r1, r4, r3
 800516a:	1c5a      	adds	r2, r3, #1
 800516c:	2030      	movs	r0, #48	; 0x30
 800516e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005172:	4422      	add	r2, r4
 8005174:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005178:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800517c:	3302      	adds	r3, #2
 800517e:	e7c7      	b.n	8005110 <_printf_common+0x58>
 8005180:	2301      	movs	r3, #1
 8005182:	4622      	mov	r2, r4
 8005184:	4649      	mov	r1, r9
 8005186:	4638      	mov	r0, r7
 8005188:	47c0      	blx	r8
 800518a:	3001      	adds	r0, #1
 800518c:	d0e6      	beq.n	800515c <_printf_common+0xa4>
 800518e:	3601      	adds	r6, #1
 8005190:	e7d9      	b.n	8005146 <_printf_common+0x8e>
	...

08005194 <_printf_i>:
 8005194:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005198:	7e0f      	ldrb	r7, [r1, #24]
 800519a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800519c:	2f78      	cmp	r7, #120	; 0x78
 800519e:	4691      	mov	r9, r2
 80051a0:	4680      	mov	r8, r0
 80051a2:	460c      	mov	r4, r1
 80051a4:	469a      	mov	sl, r3
 80051a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80051aa:	d807      	bhi.n	80051bc <_printf_i+0x28>
 80051ac:	2f62      	cmp	r7, #98	; 0x62
 80051ae:	d80a      	bhi.n	80051c6 <_printf_i+0x32>
 80051b0:	2f00      	cmp	r7, #0
 80051b2:	f000 80d4 	beq.w	800535e <_printf_i+0x1ca>
 80051b6:	2f58      	cmp	r7, #88	; 0x58
 80051b8:	f000 80c0 	beq.w	800533c <_printf_i+0x1a8>
 80051bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80051c4:	e03a      	b.n	800523c <_printf_i+0xa8>
 80051c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80051ca:	2b15      	cmp	r3, #21
 80051cc:	d8f6      	bhi.n	80051bc <_printf_i+0x28>
 80051ce:	a101      	add	r1, pc, #4	; (adr r1, 80051d4 <_printf_i+0x40>)
 80051d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80051d4:	0800522d 	.word	0x0800522d
 80051d8:	08005241 	.word	0x08005241
 80051dc:	080051bd 	.word	0x080051bd
 80051e0:	080051bd 	.word	0x080051bd
 80051e4:	080051bd 	.word	0x080051bd
 80051e8:	080051bd 	.word	0x080051bd
 80051ec:	08005241 	.word	0x08005241
 80051f0:	080051bd 	.word	0x080051bd
 80051f4:	080051bd 	.word	0x080051bd
 80051f8:	080051bd 	.word	0x080051bd
 80051fc:	080051bd 	.word	0x080051bd
 8005200:	08005345 	.word	0x08005345
 8005204:	0800526d 	.word	0x0800526d
 8005208:	080052ff 	.word	0x080052ff
 800520c:	080051bd 	.word	0x080051bd
 8005210:	080051bd 	.word	0x080051bd
 8005214:	08005367 	.word	0x08005367
 8005218:	080051bd 	.word	0x080051bd
 800521c:	0800526d 	.word	0x0800526d
 8005220:	080051bd 	.word	0x080051bd
 8005224:	080051bd 	.word	0x080051bd
 8005228:	08005307 	.word	0x08005307
 800522c:	682b      	ldr	r3, [r5, #0]
 800522e:	1d1a      	adds	r2, r3, #4
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	602a      	str	r2, [r5, #0]
 8005234:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005238:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800523c:	2301      	movs	r3, #1
 800523e:	e09f      	b.n	8005380 <_printf_i+0x1ec>
 8005240:	6820      	ldr	r0, [r4, #0]
 8005242:	682b      	ldr	r3, [r5, #0]
 8005244:	0607      	lsls	r7, r0, #24
 8005246:	f103 0104 	add.w	r1, r3, #4
 800524a:	6029      	str	r1, [r5, #0]
 800524c:	d501      	bpl.n	8005252 <_printf_i+0xbe>
 800524e:	681e      	ldr	r6, [r3, #0]
 8005250:	e003      	b.n	800525a <_printf_i+0xc6>
 8005252:	0646      	lsls	r6, r0, #25
 8005254:	d5fb      	bpl.n	800524e <_printf_i+0xba>
 8005256:	f9b3 6000 	ldrsh.w	r6, [r3]
 800525a:	2e00      	cmp	r6, #0
 800525c:	da03      	bge.n	8005266 <_printf_i+0xd2>
 800525e:	232d      	movs	r3, #45	; 0x2d
 8005260:	4276      	negs	r6, r6
 8005262:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005266:	485a      	ldr	r0, [pc, #360]	; (80053d0 <_printf_i+0x23c>)
 8005268:	230a      	movs	r3, #10
 800526a:	e012      	b.n	8005292 <_printf_i+0xfe>
 800526c:	682b      	ldr	r3, [r5, #0]
 800526e:	6820      	ldr	r0, [r4, #0]
 8005270:	1d19      	adds	r1, r3, #4
 8005272:	6029      	str	r1, [r5, #0]
 8005274:	0605      	lsls	r5, r0, #24
 8005276:	d501      	bpl.n	800527c <_printf_i+0xe8>
 8005278:	681e      	ldr	r6, [r3, #0]
 800527a:	e002      	b.n	8005282 <_printf_i+0xee>
 800527c:	0641      	lsls	r1, r0, #25
 800527e:	d5fb      	bpl.n	8005278 <_printf_i+0xe4>
 8005280:	881e      	ldrh	r6, [r3, #0]
 8005282:	4853      	ldr	r0, [pc, #332]	; (80053d0 <_printf_i+0x23c>)
 8005284:	2f6f      	cmp	r7, #111	; 0x6f
 8005286:	bf0c      	ite	eq
 8005288:	2308      	moveq	r3, #8
 800528a:	230a      	movne	r3, #10
 800528c:	2100      	movs	r1, #0
 800528e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005292:	6865      	ldr	r5, [r4, #4]
 8005294:	60a5      	str	r5, [r4, #8]
 8005296:	2d00      	cmp	r5, #0
 8005298:	bfa2      	ittt	ge
 800529a:	6821      	ldrge	r1, [r4, #0]
 800529c:	f021 0104 	bicge.w	r1, r1, #4
 80052a0:	6021      	strge	r1, [r4, #0]
 80052a2:	b90e      	cbnz	r6, 80052a8 <_printf_i+0x114>
 80052a4:	2d00      	cmp	r5, #0
 80052a6:	d04b      	beq.n	8005340 <_printf_i+0x1ac>
 80052a8:	4615      	mov	r5, r2
 80052aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80052ae:	fb03 6711 	mls	r7, r3, r1, r6
 80052b2:	5dc7      	ldrb	r7, [r0, r7]
 80052b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80052b8:	4637      	mov	r7, r6
 80052ba:	42bb      	cmp	r3, r7
 80052bc:	460e      	mov	r6, r1
 80052be:	d9f4      	bls.n	80052aa <_printf_i+0x116>
 80052c0:	2b08      	cmp	r3, #8
 80052c2:	d10b      	bne.n	80052dc <_printf_i+0x148>
 80052c4:	6823      	ldr	r3, [r4, #0]
 80052c6:	07de      	lsls	r6, r3, #31
 80052c8:	d508      	bpl.n	80052dc <_printf_i+0x148>
 80052ca:	6923      	ldr	r3, [r4, #16]
 80052cc:	6861      	ldr	r1, [r4, #4]
 80052ce:	4299      	cmp	r1, r3
 80052d0:	bfde      	ittt	le
 80052d2:	2330      	movle	r3, #48	; 0x30
 80052d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80052d8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80052dc:	1b52      	subs	r2, r2, r5
 80052de:	6122      	str	r2, [r4, #16]
 80052e0:	f8cd a000 	str.w	sl, [sp]
 80052e4:	464b      	mov	r3, r9
 80052e6:	aa03      	add	r2, sp, #12
 80052e8:	4621      	mov	r1, r4
 80052ea:	4640      	mov	r0, r8
 80052ec:	f7ff fee4 	bl	80050b8 <_printf_common>
 80052f0:	3001      	adds	r0, #1
 80052f2:	d14a      	bne.n	800538a <_printf_i+0x1f6>
 80052f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80052f8:	b004      	add	sp, #16
 80052fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052fe:	6823      	ldr	r3, [r4, #0]
 8005300:	f043 0320 	orr.w	r3, r3, #32
 8005304:	6023      	str	r3, [r4, #0]
 8005306:	4833      	ldr	r0, [pc, #204]	; (80053d4 <_printf_i+0x240>)
 8005308:	2778      	movs	r7, #120	; 0x78
 800530a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800530e:	6823      	ldr	r3, [r4, #0]
 8005310:	6829      	ldr	r1, [r5, #0]
 8005312:	061f      	lsls	r7, r3, #24
 8005314:	f851 6b04 	ldr.w	r6, [r1], #4
 8005318:	d402      	bmi.n	8005320 <_printf_i+0x18c>
 800531a:	065f      	lsls	r7, r3, #25
 800531c:	bf48      	it	mi
 800531e:	b2b6      	uxthmi	r6, r6
 8005320:	07df      	lsls	r7, r3, #31
 8005322:	bf48      	it	mi
 8005324:	f043 0320 	orrmi.w	r3, r3, #32
 8005328:	6029      	str	r1, [r5, #0]
 800532a:	bf48      	it	mi
 800532c:	6023      	strmi	r3, [r4, #0]
 800532e:	b91e      	cbnz	r6, 8005338 <_printf_i+0x1a4>
 8005330:	6823      	ldr	r3, [r4, #0]
 8005332:	f023 0320 	bic.w	r3, r3, #32
 8005336:	6023      	str	r3, [r4, #0]
 8005338:	2310      	movs	r3, #16
 800533a:	e7a7      	b.n	800528c <_printf_i+0xf8>
 800533c:	4824      	ldr	r0, [pc, #144]	; (80053d0 <_printf_i+0x23c>)
 800533e:	e7e4      	b.n	800530a <_printf_i+0x176>
 8005340:	4615      	mov	r5, r2
 8005342:	e7bd      	b.n	80052c0 <_printf_i+0x12c>
 8005344:	682b      	ldr	r3, [r5, #0]
 8005346:	6826      	ldr	r6, [r4, #0]
 8005348:	6961      	ldr	r1, [r4, #20]
 800534a:	1d18      	adds	r0, r3, #4
 800534c:	6028      	str	r0, [r5, #0]
 800534e:	0635      	lsls	r5, r6, #24
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	d501      	bpl.n	8005358 <_printf_i+0x1c4>
 8005354:	6019      	str	r1, [r3, #0]
 8005356:	e002      	b.n	800535e <_printf_i+0x1ca>
 8005358:	0670      	lsls	r0, r6, #25
 800535a:	d5fb      	bpl.n	8005354 <_printf_i+0x1c0>
 800535c:	8019      	strh	r1, [r3, #0]
 800535e:	2300      	movs	r3, #0
 8005360:	6123      	str	r3, [r4, #16]
 8005362:	4615      	mov	r5, r2
 8005364:	e7bc      	b.n	80052e0 <_printf_i+0x14c>
 8005366:	682b      	ldr	r3, [r5, #0]
 8005368:	1d1a      	adds	r2, r3, #4
 800536a:	602a      	str	r2, [r5, #0]
 800536c:	681d      	ldr	r5, [r3, #0]
 800536e:	6862      	ldr	r2, [r4, #4]
 8005370:	2100      	movs	r1, #0
 8005372:	4628      	mov	r0, r5
 8005374:	f7fa ff2c 	bl	80001d0 <memchr>
 8005378:	b108      	cbz	r0, 800537e <_printf_i+0x1ea>
 800537a:	1b40      	subs	r0, r0, r5
 800537c:	6060      	str	r0, [r4, #4]
 800537e:	6863      	ldr	r3, [r4, #4]
 8005380:	6123      	str	r3, [r4, #16]
 8005382:	2300      	movs	r3, #0
 8005384:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005388:	e7aa      	b.n	80052e0 <_printf_i+0x14c>
 800538a:	6923      	ldr	r3, [r4, #16]
 800538c:	462a      	mov	r2, r5
 800538e:	4649      	mov	r1, r9
 8005390:	4640      	mov	r0, r8
 8005392:	47d0      	blx	sl
 8005394:	3001      	adds	r0, #1
 8005396:	d0ad      	beq.n	80052f4 <_printf_i+0x160>
 8005398:	6823      	ldr	r3, [r4, #0]
 800539a:	079b      	lsls	r3, r3, #30
 800539c:	d413      	bmi.n	80053c6 <_printf_i+0x232>
 800539e:	68e0      	ldr	r0, [r4, #12]
 80053a0:	9b03      	ldr	r3, [sp, #12]
 80053a2:	4298      	cmp	r0, r3
 80053a4:	bfb8      	it	lt
 80053a6:	4618      	movlt	r0, r3
 80053a8:	e7a6      	b.n	80052f8 <_printf_i+0x164>
 80053aa:	2301      	movs	r3, #1
 80053ac:	4632      	mov	r2, r6
 80053ae:	4649      	mov	r1, r9
 80053b0:	4640      	mov	r0, r8
 80053b2:	47d0      	blx	sl
 80053b4:	3001      	adds	r0, #1
 80053b6:	d09d      	beq.n	80052f4 <_printf_i+0x160>
 80053b8:	3501      	adds	r5, #1
 80053ba:	68e3      	ldr	r3, [r4, #12]
 80053bc:	9903      	ldr	r1, [sp, #12]
 80053be:	1a5b      	subs	r3, r3, r1
 80053c0:	42ab      	cmp	r3, r5
 80053c2:	dcf2      	bgt.n	80053aa <_printf_i+0x216>
 80053c4:	e7eb      	b.n	800539e <_printf_i+0x20a>
 80053c6:	2500      	movs	r5, #0
 80053c8:	f104 0619 	add.w	r6, r4, #25
 80053cc:	e7f5      	b.n	80053ba <_printf_i+0x226>
 80053ce:	bf00      	nop
 80053d0:	080055e5 	.word	0x080055e5
 80053d4:	080055f6 	.word	0x080055f6

080053d8 <__malloc_lock>:
 80053d8:	4801      	ldr	r0, [pc, #4]	; (80053e0 <__malloc_lock+0x8>)
 80053da:	f7ff bc73 	b.w	8004cc4 <__retarget_lock_acquire_recursive>
 80053de:	bf00      	nop
 80053e0:	200002a4 	.word	0x200002a4

080053e4 <__malloc_unlock>:
 80053e4:	4801      	ldr	r0, [pc, #4]	; (80053ec <__malloc_unlock+0x8>)
 80053e6:	f7ff bc6e 	b.w	8004cc6 <__retarget_lock_release_recursive>
 80053ea:	bf00      	nop
 80053ec:	200002a4 	.word	0x200002a4

080053f0 <_realloc_r>:
 80053f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053f4:	4680      	mov	r8, r0
 80053f6:	4614      	mov	r4, r2
 80053f8:	460e      	mov	r6, r1
 80053fa:	b921      	cbnz	r1, 8005406 <_realloc_r+0x16>
 80053fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005400:	4611      	mov	r1, r2
 8005402:	f7ff bdd9 	b.w	8004fb8 <_malloc_r>
 8005406:	b92a      	cbnz	r2, 8005414 <_realloc_r+0x24>
 8005408:	f000 f85a 	bl	80054c0 <_free_r>
 800540c:	4625      	mov	r5, r4
 800540e:	4628      	mov	r0, r5
 8005410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005414:	f000 f8a0 	bl	8005558 <_malloc_usable_size_r>
 8005418:	4284      	cmp	r4, r0
 800541a:	4607      	mov	r7, r0
 800541c:	d802      	bhi.n	8005424 <_realloc_r+0x34>
 800541e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005422:	d812      	bhi.n	800544a <_realloc_r+0x5a>
 8005424:	4621      	mov	r1, r4
 8005426:	4640      	mov	r0, r8
 8005428:	f7ff fdc6 	bl	8004fb8 <_malloc_r>
 800542c:	4605      	mov	r5, r0
 800542e:	2800      	cmp	r0, #0
 8005430:	d0ed      	beq.n	800540e <_realloc_r+0x1e>
 8005432:	42bc      	cmp	r4, r7
 8005434:	4622      	mov	r2, r4
 8005436:	4631      	mov	r1, r6
 8005438:	bf28      	it	cs
 800543a:	463a      	movcs	r2, r7
 800543c:	f000 f832 	bl	80054a4 <memcpy>
 8005440:	4631      	mov	r1, r6
 8005442:	4640      	mov	r0, r8
 8005444:	f000 f83c 	bl	80054c0 <_free_r>
 8005448:	e7e1      	b.n	800540e <_realloc_r+0x1e>
 800544a:	4635      	mov	r5, r6
 800544c:	e7df      	b.n	800540e <_realloc_r+0x1e>

0800544e <memmove>:
 800544e:	4288      	cmp	r0, r1
 8005450:	b510      	push	{r4, lr}
 8005452:	eb01 0402 	add.w	r4, r1, r2
 8005456:	d902      	bls.n	800545e <memmove+0x10>
 8005458:	4284      	cmp	r4, r0
 800545a:	4623      	mov	r3, r4
 800545c:	d807      	bhi.n	800546e <memmove+0x20>
 800545e:	1e43      	subs	r3, r0, #1
 8005460:	42a1      	cmp	r1, r4
 8005462:	d008      	beq.n	8005476 <memmove+0x28>
 8005464:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005468:	f803 2f01 	strb.w	r2, [r3, #1]!
 800546c:	e7f8      	b.n	8005460 <memmove+0x12>
 800546e:	4402      	add	r2, r0
 8005470:	4601      	mov	r1, r0
 8005472:	428a      	cmp	r2, r1
 8005474:	d100      	bne.n	8005478 <memmove+0x2a>
 8005476:	bd10      	pop	{r4, pc}
 8005478:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800547c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005480:	e7f7      	b.n	8005472 <memmove+0x24>
	...

08005484 <_sbrk_r>:
 8005484:	b538      	push	{r3, r4, r5, lr}
 8005486:	4d06      	ldr	r5, [pc, #24]	; (80054a0 <_sbrk_r+0x1c>)
 8005488:	2300      	movs	r3, #0
 800548a:	4604      	mov	r4, r0
 800548c:	4608      	mov	r0, r1
 800548e:	602b      	str	r3, [r5, #0]
 8005490:	f7fc f818 	bl	80014c4 <_sbrk>
 8005494:	1c43      	adds	r3, r0, #1
 8005496:	d102      	bne.n	800549e <_sbrk_r+0x1a>
 8005498:	682b      	ldr	r3, [r5, #0]
 800549a:	b103      	cbz	r3, 800549e <_sbrk_r+0x1a>
 800549c:	6023      	str	r3, [r4, #0]
 800549e:	bd38      	pop	{r3, r4, r5, pc}
 80054a0:	200002b0 	.word	0x200002b0

080054a4 <memcpy>:
 80054a4:	440a      	add	r2, r1
 80054a6:	4291      	cmp	r1, r2
 80054a8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80054ac:	d100      	bne.n	80054b0 <memcpy+0xc>
 80054ae:	4770      	bx	lr
 80054b0:	b510      	push	{r4, lr}
 80054b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054ba:	4291      	cmp	r1, r2
 80054bc:	d1f9      	bne.n	80054b2 <memcpy+0xe>
 80054be:	bd10      	pop	{r4, pc}

080054c0 <_free_r>:
 80054c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80054c2:	2900      	cmp	r1, #0
 80054c4:	d044      	beq.n	8005550 <_free_r+0x90>
 80054c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054ca:	9001      	str	r0, [sp, #4]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	f1a1 0404 	sub.w	r4, r1, #4
 80054d2:	bfb8      	it	lt
 80054d4:	18e4      	addlt	r4, r4, r3
 80054d6:	f7ff ff7f 	bl	80053d8 <__malloc_lock>
 80054da:	4a1e      	ldr	r2, [pc, #120]	; (8005554 <_free_r+0x94>)
 80054dc:	9801      	ldr	r0, [sp, #4]
 80054de:	6813      	ldr	r3, [r2, #0]
 80054e0:	b933      	cbnz	r3, 80054f0 <_free_r+0x30>
 80054e2:	6063      	str	r3, [r4, #4]
 80054e4:	6014      	str	r4, [r2, #0]
 80054e6:	b003      	add	sp, #12
 80054e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80054ec:	f7ff bf7a 	b.w	80053e4 <__malloc_unlock>
 80054f0:	42a3      	cmp	r3, r4
 80054f2:	d908      	bls.n	8005506 <_free_r+0x46>
 80054f4:	6825      	ldr	r5, [r4, #0]
 80054f6:	1961      	adds	r1, r4, r5
 80054f8:	428b      	cmp	r3, r1
 80054fa:	bf01      	itttt	eq
 80054fc:	6819      	ldreq	r1, [r3, #0]
 80054fe:	685b      	ldreq	r3, [r3, #4]
 8005500:	1949      	addeq	r1, r1, r5
 8005502:	6021      	streq	r1, [r4, #0]
 8005504:	e7ed      	b.n	80054e2 <_free_r+0x22>
 8005506:	461a      	mov	r2, r3
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	b10b      	cbz	r3, 8005510 <_free_r+0x50>
 800550c:	42a3      	cmp	r3, r4
 800550e:	d9fa      	bls.n	8005506 <_free_r+0x46>
 8005510:	6811      	ldr	r1, [r2, #0]
 8005512:	1855      	adds	r5, r2, r1
 8005514:	42a5      	cmp	r5, r4
 8005516:	d10b      	bne.n	8005530 <_free_r+0x70>
 8005518:	6824      	ldr	r4, [r4, #0]
 800551a:	4421      	add	r1, r4
 800551c:	1854      	adds	r4, r2, r1
 800551e:	42a3      	cmp	r3, r4
 8005520:	6011      	str	r1, [r2, #0]
 8005522:	d1e0      	bne.n	80054e6 <_free_r+0x26>
 8005524:	681c      	ldr	r4, [r3, #0]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	6053      	str	r3, [r2, #4]
 800552a:	440c      	add	r4, r1
 800552c:	6014      	str	r4, [r2, #0]
 800552e:	e7da      	b.n	80054e6 <_free_r+0x26>
 8005530:	d902      	bls.n	8005538 <_free_r+0x78>
 8005532:	230c      	movs	r3, #12
 8005534:	6003      	str	r3, [r0, #0]
 8005536:	e7d6      	b.n	80054e6 <_free_r+0x26>
 8005538:	6825      	ldr	r5, [r4, #0]
 800553a:	1961      	adds	r1, r4, r5
 800553c:	428b      	cmp	r3, r1
 800553e:	bf04      	itt	eq
 8005540:	6819      	ldreq	r1, [r3, #0]
 8005542:	685b      	ldreq	r3, [r3, #4]
 8005544:	6063      	str	r3, [r4, #4]
 8005546:	bf04      	itt	eq
 8005548:	1949      	addeq	r1, r1, r5
 800554a:	6021      	streq	r1, [r4, #0]
 800554c:	6054      	str	r4, [r2, #4]
 800554e:	e7ca      	b.n	80054e6 <_free_r+0x26>
 8005550:	b003      	add	sp, #12
 8005552:	bd30      	pop	{r4, r5, pc}
 8005554:	200002a8 	.word	0x200002a8

08005558 <_malloc_usable_size_r>:
 8005558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800555c:	1f18      	subs	r0, r3, #4
 800555e:	2b00      	cmp	r3, #0
 8005560:	bfbc      	itt	lt
 8005562:	580b      	ldrlt	r3, [r1, r0]
 8005564:	18c0      	addlt	r0, r0, r3
 8005566:	4770      	bx	lr

08005568 <_init>:
 8005568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800556a:	bf00      	nop
 800556c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800556e:	bc08      	pop	{r3}
 8005570:	469e      	mov	lr, r3
 8005572:	4770      	bx	lr

08005574 <_fini>:
 8005574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005576:	bf00      	nop
 8005578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800557a:	bc08      	pop	{r3}
 800557c:	469e      	mov	lr, r3
 800557e:	4770      	bx	lr
