Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 096230a6802b4be788a9693db9eb1f46 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab4_behav xil_defaultlib.lab4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] selected assignment statement does not cover all choices. 'others' clause is needed [H:/EECS140_Lab/Lab4/7segment/7segment.srcs/sources_1/new/lab4.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lab4 in library work failed.
