{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 15:45:01 2018 " "Info: Processing started: Thu May 31 15:45:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off light -c light --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off light -c light --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk100khz " "Info: Assuming node \"clk100khz\" is an undefined clock" {  } { { "light.v" "" { Text "E:/light/light.v" 2 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk100khz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk " "Info: Detected ripple clock \"clk\" as buffer" {  } { { "light.v" "" { Text "E:/light/light.v" 8 -1 0 } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk100khz register flag.01 register flag.11 102.27 MHz 9.778 ns Internal " "Info: Clock \"clk100khz\" has Internal fmax of 102.27 MHz between source register \"flag.01\" and destination register \"flag.11\" (period= 9.778 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.514 ns + Longest register register " "Info: + Longest register to register delay is 9.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag.01 1 REG LCFF_X13_Y1_N7 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y1_N7; Fanout = 12; REG Node = 'flag.01'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "" { flag.01 } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.624 ns) 1.426 ns flag~485 2 COMB LCCOMB_X13_Y1_N22 3 " "Info: 2: + IC(0.802 ns) + CELL(0.624 ns) = 1.426 ns; Loc. = LCCOMB_X13_Y1_N22; Fanout = 3; COMB Node = 'flag~485'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "1.426 ns" { flag.01 flag~485 } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.093 ns) + CELL(0.623 ns) 5.142 ns flag~487 3 COMB LCCOMB_X24_Y10_N16 1 " "Info: 3: + IC(3.093 ns) + CELL(0.623 ns) = 5.142 ns; Loc. = LCCOMB_X24_Y10_N16; Fanout = 1; COMB Node = 'flag~487'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "3.716 ns" { flag~485 flag~487 } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.658 ns) + CELL(0.537 ns) 8.337 ns flag~488 4 COMB LCCOMB_X13_Y1_N10 2 " "Info: 4: + IC(2.658 ns) + CELL(0.537 ns) = 8.337 ns; Loc. = LCCOMB_X13_Y1_N10; Fanout = 2; COMB Node = 'flag~488'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "3.195 ns" { flag~487 flag~488 } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.855 ns) 9.514 ns flag.11 5 REG LCFF_X13_Y1_N27 3 " "Info: 5: + IC(0.322 ns) + CELL(0.855 ns) = 9.514 ns; Loc. = LCFF_X13_Y1_N27; Fanout = 3; REG Node = 'flag.11'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "1.177 ns" { flag~488 flag.11 } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.639 ns ( 27.74 % ) " "Info: Total cell delay = 2.639 ns ( 27.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.875 ns ( 72.26 % ) " "Info: Total interconnect delay = 6.875 ns ( 72.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "9.514 ns" { flag.01 flag~485 flag~487 flag~488 flag.11 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.514 ns" { flag.01 flag~485 flag~487 flag~488 flag.11 } { 0.000ns 0.802ns 3.093ns 2.658ns 0.322ns } { 0.000ns 0.624ns 0.623ns 0.537ns 0.855ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz destination 7.229 ns + Shortest register " "Info: + Shortest clock path from clock \"clk100khz\" to destination register is 7.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 52 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 52; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "" { clk100khz } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.266 ns) + CELL(0.970 ns) 4.180 ns clk 2 REG LCFF_X24_Y10_N19 1 " "Info: 2: + IC(2.266 ns) + CELL(0.970 ns) = 4.180 ns; Loc. = LCFF_X24_Y10_N19; Fanout = 1; REG Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "3.236 ns" { clk100khz clk } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.000 ns) 5.712 ns clk~clkctrl 3 COMB CLKCTRL_G6 13 " "Info: 3: + IC(1.532 ns) + CELL(0.000 ns) = 5.712 ns; Loc. = CLKCTRL_G6; Fanout = 13; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "1.532 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 7.229 ns flag.11 4 REG LCFF_X13_Y1_N27 3 " "Info: 4: + IC(0.851 ns) + CELL(0.666 ns) = 7.229 ns; Loc. = LCFF_X13_Y1_N27; Fanout = 3; REG Node = 'flag.11'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "1.517 ns" { clk~clkctrl flag.11 } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.580 ns ( 35.69 % ) " "Info: Total cell delay = 2.580 ns ( 35.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.649 ns ( 64.31 % ) " "Info: Total interconnect delay = 4.649 ns ( 64.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "7.229 ns" { clk100khz clk clk~clkctrl flag.11 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.229 ns" { clk100khz clk100khz~combout clk clk~clkctrl flag.11 } { 0.000ns 0.000ns 2.266ns 1.532ns 0.851ns } { 0.000ns 0.944ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 7.229 ns - Longest register " "Info: - Longest clock path from clock \"clk100khz\" to source register is 7.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 52 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 52; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "" { clk100khz } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.266 ns) + CELL(0.970 ns) 4.180 ns clk 2 REG LCFF_X24_Y10_N19 1 " "Info: 2: + IC(2.266 ns) + CELL(0.970 ns) = 4.180 ns; Loc. = LCFF_X24_Y10_N19; Fanout = 1; REG Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "3.236 ns" { clk100khz clk } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.000 ns) 5.712 ns clk~clkctrl 3 COMB CLKCTRL_G6 13 " "Info: 3: + IC(1.532 ns) + CELL(0.000 ns) = 5.712 ns; Loc. = CLKCTRL_G6; Fanout = 13; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "1.532 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 7.229 ns flag.01 4 REG LCFF_X13_Y1_N7 12 " "Info: 4: + IC(0.851 ns) + CELL(0.666 ns) = 7.229 ns; Loc. = LCFF_X13_Y1_N7; Fanout = 12; REG Node = 'flag.01'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "1.517 ns" { clk~clkctrl flag.01 } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.580 ns ( 35.69 % ) " "Info: Total cell delay = 2.580 ns ( 35.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.649 ns ( 64.31 % ) " "Info: Total interconnect delay = 4.649 ns ( 64.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "7.229 ns" { clk100khz clk clk~clkctrl flag.01 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.229 ns" { clk100khz clk100khz~combout clk clk~clkctrl flag.01 } { 0.000ns 0.000ns 2.266ns 1.532ns 0.851ns } { 0.000ns 0.944ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "7.229 ns" { clk100khz clk clk~clkctrl flag.11 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.229 ns" { clk100khz clk100khz~combout clk clk~clkctrl flag.11 } { 0.000ns 0.000ns 2.266ns 1.532ns 0.851ns } { 0.000ns 0.944ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "7.229 ns" { clk100khz clk clk~clkctrl flag.01 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.229 ns" { clk100khz clk100khz~combout clk clk~clkctrl flag.01 } { 0.000ns 0.000ns 2.266ns 1.532ns 0.851ns } { 0.000ns 0.944ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "light.v" "" { Text "E:/light/light.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "light.v" "" { Text "E:/light/light.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "9.514 ns" { flag.01 flag~485 flag~487 flag~488 flag.11 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.514 ns" { flag.01 flag~485 flag~487 flag~488 flag.11 } { 0.000ns 0.802ns 3.093ns 2.658ns 0.322ns } { 0.000ns 0.624ns 0.623ns 0.537ns 0.855ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "7.229 ns" { clk100khz clk clk~clkctrl flag.11 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.229 ns" { clk100khz clk100khz~combout clk clk~clkctrl flag.11 } { 0.000ns 0.000ns 2.266ns 1.532ns 0.851ns } { 0.000ns 0.944ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "7.229 ns" { clk100khz clk clk~clkctrl flag.01 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.229 ns" { clk100khz clk100khz~combout clk clk~clkctrl flag.01 } { 0.000ns 0.000ns 2.266ns 1.532ns 0.851ns } { 0.000ns 0.944ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk100khz light\[5\] light\[5\]~reg0 12.131 ns register " "Info: tco from clock \"clk100khz\" to destination pin \"light\[5\]\" through register \"light\[5\]~reg0\" is 12.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk100khz source 7.230 ns + Longest register " "Info: + Longest clock path from clock \"clk100khz\" to source register is 7.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clk100khz 1 CLK PIN_70 52 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 52; CLK Node = 'clk100khz'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "" { clk100khz } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.266 ns) + CELL(0.970 ns) 4.180 ns clk 2 REG LCFF_X24_Y10_N19 1 " "Info: 2: + IC(2.266 ns) + CELL(0.970 ns) = 4.180 ns; Loc. = LCFF_X24_Y10_N19; Fanout = 1; REG Node = 'clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "3.236 ns" { clk100khz clk } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.000 ns) 5.712 ns clk~clkctrl 3 COMB CLKCTRL_G6 13 " "Info: 3: + IC(1.532 ns) + CELL(0.000 ns) = 5.712 ns; Loc. = CLKCTRL_G6; Fanout = 13; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "1.532 ns" { clk clk~clkctrl } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 7.230 ns light\[5\]~reg0 4 REG LCFF_X12_Y1_N13 4 " "Info: 4: + IC(0.852 ns) + CELL(0.666 ns) = 7.230 ns; Loc. = LCFF_X12_Y1_N13; Fanout = 4; REG Node = 'light\[5\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "1.518 ns" { clk~clkctrl light[5]~reg0 } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.580 ns ( 35.68 % ) " "Info: Total cell delay = 2.580 ns ( 35.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.650 ns ( 64.32 % ) " "Info: Total interconnect delay = 4.650 ns ( 64.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "7.230 ns" { clk100khz clk clk~clkctrl light[5]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.230 ns" { clk100khz clk100khz~combout clk clk~clkctrl light[5]~reg0 } { 0.000ns 0.000ns 2.266ns 1.532ns 0.852ns } { 0.000ns 0.944ns 0.970ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "light.v" "" { Text "E:/light/light.v" 74 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.597 ns + Longest register pin " "Info: + Longest register to pin delay is 4.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns light\[5\]~reg0 1 REG LCFF_X12_Y1_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y1_N13; Fanout = 4; REG Node = 'light\[5\]~reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "" { light[5]~reg0 } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(3.216 ns) 4.597 ns light\[5\] 2 PIN PIN_53 0 " "Info: 2: + IC(1.381 ns) + CELL(3.216 ns) = 4.597 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'light\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "4.597 ns" { light[5]~reg0 light[5] } "NODE_NAME" } "" } } { "light.v" "" { Text "E:/light/light.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.216 ns ( 69.96 % ) " "Info: Total cell delay = 3.216 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.381 ns ( 30.04 % ) " "Info: Total interconnect delay = 1.381 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "4.597 ns" { light[5]~reg0 light[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.597 ns" { light[5]~reg0 light[5] } { 0.000ns 1.381ns } { 0.000ns 3.216ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "7.230 ns" { clk100khz clk clk~clkctrl light[5]~reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.230 ns" { clk100khz clk100khz~combout clk clk~clkctrl light[5]~reg0 } { 0.000ns 0.000ns 2.266ns 1.532ns 0.852ns } { 0.000ns 0.944ns 0.970ns 0.000ns 0.666ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "light" "UNKNOWN" "V1" "E:/light/db/light.quartus_db" { Floorplan "E:/light/" "" "4.597 ns" { light[5]~reg0 light[5] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.597 ns" { light[5]~reg0 light[5] } { 0.000ns 1.381ns } { 0.000ns 3.216ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu May 31 15:45:01 2018 " "Info: Processing ended: Thu May 31 15:45:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
