// Seed: 3567440774
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    output wor  id_2
);
  wire id_4;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output wand id_2,
    input tri0 id_3,
    output tri0 id_4,
    input uwire id_5,
    output wire id_6,
    output wand id_7,
    input supply1 id_8,
    output wand id_9,
    output tri id_10,
    input wand id_11,
    output wand id_12
    , id_24,
    input tri0 id_13,
    input wire id_14,
    output wor id_15,
    output wand id_16,
    input tri id_17,
    input supply1 id_18,
    input wor id_19,
    output wire id_20,
    output supply1 id_21,
    input supply1 id_22
);
  wire id_25;
  and (id_12, id_25, id_22, id_17, id_1, id_11, id_24, id_13, id_19, id_8, id_5, id_14);
  module_0(
      id_20, id_1, id_12
  );
endmodule
