0.7
2020.2
Jun 10 2021
19:45:28
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/04-hardware-desc-lang/02_comb_logic/02_comb_logic.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/04-hardware-desc-lang/02_comb_logic/02_comb_logic.srcs/sim_1/new/example_tb.sv,1632912139,systemVerilog,,,,example_tb,,uvm,,,,,,
/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/04-hardware-desc-lang/02_comb_logic/02_comb_logic.srcs/sources_1/new/example.sv,1632910635,systemVerilog,,/home/mo/Desktop/Github/ce-road-to-mastery/03-ddca/04-hardware-desc-lang/02_comb_logic/02_comb_logic.srcs/sim_1/new/example_tb.sv,,example,,uvm,,,,,,
