Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Fri Jan 24 14:25:54 2025
| Host         : DESKTOP-U8LBIVB running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_utilization -hierarchical -file fpga_utilization_hierarchical.rpt
| Design       : fpga
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------+-----------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|              Instance             |                  Module                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------+-----------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| fpga                              |                                   (top) |       1816 |       1724 |      92 |    0 | 2770 |      6 |      4 |          0 |
|   (fpga)                          |                                   (top) |          0 |          0 |       0 |    0 |    9 |      0 |      0 |          0 |
|   core_inst                       |                               fpga_core |       1813 |       1721 |      92 |    0 | 2757 |      6 |      4 |          0 |
|     (core_inst)                   |                               fpga_core |         19 |         19 |       0 |    0 |   11 |      0 |      0 |          0 |
|     eth_axis_rx_inst              |                             eth_axis_rx |         38 |         38 |       0 |    0 |   95 |      0 |      0 |          0 |
|     eth_axis_tx_inst              |                             eth_axis_tx |         50 |         50 |       0 |    0 |   81 |      0 |      0 |          0 |
|     eth_mac_inst                  |                   eth_mac_1g_rgmii_fifo |        356 |        356 |       0 |    0 |  506 |      2 |      2 |          0 |
|       eth_mac_1g_rgmii_inst       |                        eth_mac_1g_rgmii |        206 |        206 |       0 |    0 |  212 |      0 |      0 |          0 |
|         (eth_mac_1g_rgmii_inst)   |                        eth_mac_1g_rgmii |         12 |         12 |       0 |    0 |   22 |      0 |      0 |          0 |
|         eth_mac_1g_inst           |                              eth_mac_1g |        173 |        173 |       0 |    0 |  173 |      0 |      0 |          0 |
|           axis_gmii_rx_inst       |                            axis_gmii_rx |         74 |         74 |       0 |    0 |   98 |      0 |      0 |          0 |
|             (axis_gmii_rx_inst)   |                            axis_gmii_rx |         41 |         41 |       0 |    0 |   98 |      0 |      0 |          0 |
|             eth_crc_8             |                                  lfsr_1 |         33 |         33 |       0 |    0 |    0 |      0 |      0 |          0 |
|           axis_gmii_tx_inst       |                            axis_gmii_tx |         99 |         99 |       0 |    0 |   75 |      0 |      0 |          0 |
|             (axis_gmii_tx_inst)   |                            axis_gmii_tx |         66 |         66 |       0 |    0 |   75 |      0 |      0 |          0 |
|             eth_crc_8             |                                    lfsr |         33 |         33 |       0 |    0 |    0 |      0 |      0 |          0 |
|         rgmii_phy_if_inst         |                            rgmii_phy_if |         21 |         21 |       0 |    0 |   17 |      0 |      0 |          0 |
|           (rgmii_phy_if_inst)     |                            rgmii_phy_if |         16 |         16 |       0 |    0 |   17 |      0 |      0 |          0 |
|           clk_oddr_inst           |                                    oddr |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|           data_oddr_inst          |                    oddr__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|           rx_ssio_ddr_inst        |                             ssio_ddr_in |          5 |          5 |       0 |    0 |    0 |      0 |      0 |          0 |
|             (rx_ssio_ddr_inst)    |                             ssio_ddr_in |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|             data_iddr_inst        |                                    iddr |          5 |          5 |       0 |    0 |    0 |      0 |      0 |          0 |
|       rx_fifo                     | axis_async_fifo_adapter__parameterized0 |         66 |         66 |       0 |    0 |  147 |      1 |      1 |          0 |
|         fifo_inst                 |         axis_async_fifo__parameterized0 |         66 |         66 |       0 |    0 |  147 |      1 |      1 |          0 |
|       tx_fifo                     |                 axis_async_fifo_adapter |         85 |         85 |       0 |    0 |  147 |      1 |      1 |          0 |
|         fifo_inst                 |                         axis_async_fifo |         85 |         85 |       0 |    0 |  147 |      1 |      1 |          0 |
|     udp_complete_inst             |                            udp_complete |       1330 |       1238 |      92 |    0 | 2021 |      2 |      1 |          0 |
|       (udp_complete_inst)         |                            udp_complete |          0 |          0 |       0 |    0 |    2 |      0 |      0 |          0 |
|       ip_arb_mux_inst             |                              ip_arb_mux |         34 |         34 |       0 |    0 |   90 |      0 |      0 |          0 |
|         (ip_arb_mux_inst)         |                              ip_arb_mux |         29 |         29 |       0 |    0 |   89 |      0 |      0 |          0 |
|         arb_inst                  |                               arbiter_0 |          5 |          5 |       0 |    0 |    1 |      0 |      0 |          0 |
|       ip_complete_inst            |                             ip_complete |        841 |        825 |      16 |    0 | 1339 |      1 |      1 |          0 |
|         (ip_complete_inst)        |                             ip_complete |          0 |          0 |       0 |    0 |    3 |      0 |      0 |          0 |
|         arp_inst                  |                                     arp |        386 |        370 |      16 |    0 |  874 |      1 |      1 |          0 |
|           (arp_inst)              |                                     arp |         70 |         70 |       0 |    0 |  317 |      0 |      0 |          0 |
|           arp_cache_inst          |                               arp_cache |        161 |        145 |      16 |    0 |  113 |      1 |      1 |          0 |
|           arp_eth_rx_inst         |                              arp_eth_rx |         98 |         98 |       0 |    0 |  283 |      0 |      0 |          0 |
|           arp_eth_tx_inst         |                              arp_eth_tx |         58 |         58 |       0 |    0 |  161 |      0 |      0 |          0 |
|         eth_arb_mux_inst          |                             eth_arb_mux |         32 |         32 |       0 |    0 |   80 |      0 |      0 |          0 |
|           (eth_arb_mux_inst)      |                             eth_arb_mux |          5 |          5 |       0 |    0 |   77 |      0 |      0 |          0 |
|           arb_inst                |                                 arbiter |         27 |         27 |       0 |    0 |    3 |      0 |      0 |          0 |
|         ip_inst                   |                                      ip |        423 |        423 |       0 |    0 |  382 |      0 |      0 |          0 |
|           (ip_inst)               |                                      ip |          4 |          4 |       0 |    0 |   55 |      0 |      0 |          0 |
|           ip_eth_rx_inst          |                               ip_eth_rx |        145 |        145 |       0 |    0 |  139 |      0 |      0 |          0 |
|           ip_eth_tx_inst          |                               ip_eth_tx |        274 |        274 |       0 |    0 |  188 |      0 |      0 |          0 |
|       udp_inst                    |                                     udp |        456 |        380 |      76 |    0 |  590 |      1 |      0 |          0 |
|         udp_checksum_gen_inst     |                        udp_checksum_gen |        250 |        174 |      76 |    0 |  274 |      1 |      0 |          0 |
|           (udp_checksum_gen_inst) |                        udp_checksum_gen |        228 |        152 |      76 |    0 |  237 |      0 |      0 |          0 |
|           payload_fifo            |                               axis_fifo |         22 |         22 |       0 |    0 |   37 |      1 |      0 |          0 |
|         udp_ip_rx_inst            |                               udp_ip_rx |         95 |         95 |       0 |    0 |  135 |      0 |      0 |          0 |
|         udp_ip_tx_inst            |                               udp_ip_tx |        112 |        112 |       0 |    0 |  181 |      0 |      0 |          0 |
|     udp_payload_fifo              |               axis_fifo__parameterized0 |         28 |         28 |       0 |    0 |   43 |      2 |      1 |          0 |
|   sync_reset_inst                 |                              sync_reset |          3 |          3 |       0 |    0 |    4 |      0 |      0 |          0 |
+-----------------------------------+-----------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


