`timescale 1ns / 1ps

module bcd_updown(
   input wire clk,
   input wire reset,
   input wire up_down,
   output reg[3:0] count
);

always @(posedge clk) begin
   if (reset)
      count<=4'd0;
   else if (up_down) begin 
       if (count==4'd9)
         count<=4'd0;
       else
          count<=count+1'b1;
   end
   else begin
       if (count==4'd0)
           count<=4'd9;
       else
           count<=count-1'b1;
   end
end

endmodule
