
---------- Begin Simulation Statistics ----------
final_tick                               1167713839000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176071                       # Simulator instruction rate (inst/s)
host_mem_usage                                 666144                       # Number of bytes of host memory used
host_op_rate                                   324356                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   567.95                       # Real time elapsed on the host
host_tick_rate                             2056005953                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218644                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.167714                       # Number of seconds simulated
sim_ticks                                1167713839000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218644                       # Number of ops (including micro ops) committed
system.cpu.cpi                              11.677138                       # CPI: cycles per instruction
system.cpu.discardedOps                          4273                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       908881020                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.085637                       # IPC: instructions per cycle
system.cpu.numCycles                       1167713839                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640476     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082689      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380734     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218644                       # Class of committed instruction
system.cpu.tickCycles                       258832819                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10509821                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21036824                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          269                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10552742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          887                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21107318                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            887                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10657892                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649801                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1441                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650044                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648860                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.988883                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2684                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             185                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 23                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              162                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     65306153                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65306153                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65306181                       # number of overall hits
system.cpu.dcache.overall_hits::total        65306181                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21074408                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21074408                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21074451                       # number of overall misses
system.cpu.dcache.overall_misses::total      21074451                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 2153996658000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2153996658000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 2153996658000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2153996658000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380561                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380561                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380632                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380632                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243972                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243972                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.243972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243972                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 102209.118187                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 102209.118187                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 102208.909641                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 102208.909641                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           88                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           88                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10538551                       # number of writebacks
system.cpu.dcache.writebacks::total          10538551                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     10520844                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10520844                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     10520844                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10520844                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10553564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10553564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10553607                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10553607                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1056756882000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1056756882000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1056761422000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1056761422000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.122175                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.122175                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.122176                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.122176                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 100132.702280                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100132.702280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 100132.724480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100132.724480                       # average overall mshr miss latency
system.cpu.dcache.replacements               10552583                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2018186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2018186                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1112940000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1112940000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044085                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044085                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012670                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012670                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42972.315533                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42972.315533                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        25876                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25876                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1058979000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1058979000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012659                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012659                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40925.142990                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40925.142990                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63287967                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63287967                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     21048509                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     21048509                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 2152883718000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2152883718000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336476                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.249578                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249578                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102282.005723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102282.005723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     10520821                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10520821                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     10527688                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10527688                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 1055697903000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1055697903000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100278.228515                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100278.228515                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           43                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           43                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.605634                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.605634                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           43                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4540000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4540000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.605634                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.605634                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105581.395349                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105581.395349                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1167713839000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.768158                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            75859855                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10553607                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.188050                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.768158                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999774                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999774                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96934307                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96934307                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1167713839000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1167713839000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1167713839000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45070065                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086100                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            168940                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     42897844                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42897844                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42897844                       # number of overall hits
system.cpu.icache.overall_hits::total        42897844                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          968                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            968                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          968                       # number of overall misses
system.cpu.icache.overall_misses::total           968                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     96776000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96776000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     96776000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96776000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42898812                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42898812                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42898812                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42898812                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99975.206612                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99975.206612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99975.206612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99975.206612                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          159                       # number of writebacks
system.cpu.icache.writebacks::total               159                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          968                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     94840000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     94840000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     94840000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     94840000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97975.206612                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97975.206612                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97975.206612                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97975.206612                       # average overall mshr miss latency
system.cpu.icache.replacements                    159                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42897844                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42897844                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          968                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           968                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     96776000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96776000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42898812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42898812                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99975.206612                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99975.206612                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     94840000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     94840000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97975.206612                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97975.206612                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1167713839000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           685.800240                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42898812                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               968                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          44316.954545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   685.800240                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.334863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.334863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          809                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          809                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.395020                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          42899780                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         42899780                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1167713839000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1167713839000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1167713839000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1167713839000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218644                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   64                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                27495                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27559                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  64                       # number of overall hits
system.l2.overall_hits::.cpu.data               27495                       # number of overall hits
system.l2.overall_hits::total                   27559                       # number of overall hits
system.l2.demand_misses::.cpu.inst                904                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           10526112                       # number of demand (read+write) misses
system.l2.demand_misses::total               10527016                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               904                       # number of overall misses
system.l2.overall_misses::.cpu.data          10526112                       # number of overall misses
system.l2.overall_misses::total              10527016                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     90526000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1024108341000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1024198867000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     90526000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1024108341000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1024198867000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10553607                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10554575                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10553607                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10554575                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.933884                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997395                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997389                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.933884                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997395                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997389                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100139.380531                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97292.175972                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97292.420473                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100139.380531                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97292.175972                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97292.420473                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10509351                       # number of writebacks
system.l2.writebacks::total                  10509351                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      10526110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10527014                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     10526110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10527014                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     72446000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 813585998000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 813658444000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     72446000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 813585998000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 813658444000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.933884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.997395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997389                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.933884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.997395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997389                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80139.380531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77292.180872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77292.425373                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80139.380531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77292.180872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77292.425373                       # average overall mshr miss latency
system.l2.replacements                       10510697                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10538551                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10538551                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10538551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10538551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          158                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              158                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          158                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          158                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1992                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1992                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        10525695                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10525695                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 1024065137000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1024065137000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      10527687                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10527687                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97291.925806                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97291.925806                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     10525695                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10525695                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 813551257000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 813551257000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999811                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999811                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77291.927706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77291.927706                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          904                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              904                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     90526000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     90526000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.933884                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.933884                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100139.380531                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100139.380531                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          904                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          904                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     72446000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     72446000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.933884                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.933884                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80139.380531                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80139.380531                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         25503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             25503                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     43204000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     43204000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        25920                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25920                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.016088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.016088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103606.714628                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103606.714628                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     34741000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     34741000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.016011                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016011                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83713.253012                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83713.253012                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1167713839000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16302.399516                       # Cycle average of tags in use
system.l2.tags.total_refs                    21107045                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10527081                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.005024                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.081314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.910958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16298.407244                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995020                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          818                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7314                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52741179                       # Number of tag accesses
system.l2.tags.data_accesses                 52741179                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1167713839000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5255305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  10526109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013953239750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328178                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328178                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31522045                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4938376                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10527013                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10509351                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10527013                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10509351                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               5254046                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10527013                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             10509351                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10526616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.077059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.030108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.701419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        328173    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328178                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.013487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.012713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.163737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           325966     99.33%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2210      0.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328178                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336864416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336299232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    288.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    288.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1167713796000                       # Total gap between requests
system.mem_ctrls.avgGap                      55509.30                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        28928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336835488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    168168768                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 24773.192741102732                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 288457220.211124002934                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 144015393.483745485544                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          904                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     10526109                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     10509351                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26056000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 273974367000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 28545677778500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28823.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26028.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2716216.99                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        28928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336835488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336864416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336299232                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336299232                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          904                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     10526109                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       10527013                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     10509351                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      10509351                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        24773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    288457220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        288481993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        24773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        24773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    287997984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       287997984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    287997984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        24773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    288457220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       576479978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             10527013                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5255274                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       657996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       658120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       658144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       657969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       658024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       658085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       658117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       657850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       657770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       657714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       657769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       657845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       657994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       657996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       658043                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       657577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328421                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328471                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328294                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             76618929250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           52635065000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       274000423000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7278.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26028.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             9699064                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4880476                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1202746                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   839.800124                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   729.121871                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   302.121964                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        42819      3.56%      3.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        46363      3.85%      7.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        66665      5.54%     12.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        48602      4.04%     17.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        59147      4.92%     21.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        55211      4.59%     26.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        47016      3.91%     30.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        48346      4.02%     34.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       788577     65.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1202746                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             673728832                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336337536                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              576.963987                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              288.030787                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.76                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1167713839000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4297223280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2284024545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    37587137700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13718608920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 92178175440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 269911019850                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 221108624160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  641084813895                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   549.008492                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 567332181250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  38992460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 561389197750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4290390300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2280396525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    37575735120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13713921360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 92178175440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 269991498720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 221040852480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  641070969945                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   548.996636                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 567167397250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  38992460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 561553981750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1167713839000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1319                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10509351                       # Transaction distribution
system.membus.trans_dist::CleanEvict              459                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10525694                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10525694                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1319                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     31563837                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               31563837                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673163648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673163648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10527014                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10527014    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10527014                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1167713839000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         42055526000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34361369000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             26888                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     21047902                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          159                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           15378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10527687                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10527686                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           968                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25920                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2095                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     31659798                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              31661893                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        36064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    674949024                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              674985088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        10510697                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336299232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21065273                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000055                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007408                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21064117     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1156      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21065273                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1167713839000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        31646028000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1936000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21107214998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
