==39256== Cachegrind, a cache and branch-prediction profiler
==39256== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39256== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39256== Command: ./sift .
==39256== 
--39256-- warning: L3 cache found, using its data for the LL simulation.
--39256-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39256-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39256== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39256== (see section Limitations in user manual)
==39256== NOTE: further instances of this message will not be shown
==39256== 
==39256== I   refs:      3,167,698,658
==39256== I1  misses:        3,259,437
==39256== LLi misses:            2,500
==39256== I1  miss rate:          0.10%
==39256== LLi miss rate:          0.00%
==39256== 
==39256== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39256== D1  misses:      285,500,502  (202,685,713 rd   +  82,814,789 wr)
==39256== LLd misses:        3,369,383  (  1,597,432 rd   +   1,771,951 wr)
==39256== D1  miss rate:          29.3% (       30.0%     +        27.8%  )
==39256== LLd miss rate:           0.3% (        0.2%     +         0.6%  )
==39256== 
==39256== LL refs:         288,759,939  (205,945,150 rd   +  82,814,789 wr)
==39256== LL misses:         3,371,883  (  1,599,932 rd   +   1,771,951 wr)
==39256== LL miss rate:            0.1% (        0.0%     +         0.6%  )
