// Seed: 3979409227
module module_0 (
    output supply1 id_0,
    output wor id_1,
    output uwire id_2,
    output wire id_3,
    input tri id_4,
    output wor id_5,
    input wor id_6,
    output tri1 id_7,
    input wor id_8,
    input uwire id_9,
    input tri0 id_10
    , id_80,
    input wor id_11,
    input wand id_12,
    output wand id_13,
    output supply0 id_14,
    output tri1 id_15,
    input wor id_16,
    output supply0 id_17,
    output tri1 id_18,
    input wand id_19,
    input uwire id_20,
    output tri1 id_21,
    output wor id_22,
    input tri0 id_23,
    input supply1 id_24,
    input tri id_25,
    input tri id_26,
    input supply1 id_27,
    input supply0 id_28,
    input wire id_29,
    output uwire id_30,
    output wand id_31,
    output wire id_32,
    input wor id_33,
    output uwire id_34,
    input wire id_35,
    input tri1 id_36,
    input wor id_37,
    output tri1 id_38,
    output supply1 id_39,
    input wire id_40,
    output supply1 id_41,
    input supply0 id_42,
    input tri1 id_43,
    input uwire id_44,
    input wire id_45,
    input wand id_46,
    input supply1 id_47,
    input wand id_48,
    output tri id_49,
    output uwire id_50,
    input supply1 id_51,
    output uwire id_52,
    input wand id_53,
    input tri1 id_54,
    input tri1 id_55,
    input supply0 id_56,
    input uwire id_57,
    input wand id_58,
    input tri1 id_59,
    input tri1 id_60,
    output wor id_61,
    input wor id_62,
    input uwire id_63,
    input tri0 id_64,
    input supply0 id_65,
    output tri1 id_66
    , id_81,
    input supply1 id_67,
    input uwire id_68
    , id_82,
    input uwire id_69,
    output uwire id_70,
    output wire id_71,
    input tri0 id_72,
    input supply0 id_73,
    output tri1 id_74,
    output tri id_75,
    input supply0 id_76,
    input tri id_77,
    input wor id_78
);
  assign id_38 = id_64;
  assign module_1.id_2 = 0;
  wire [-1 : -1 'b0] id_83;
  wire id_84;
  wor id_85 = id_81 / (id_36) == id_28;
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    output wand id_4,
    output wire id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_0,
      id_3,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_5,
      id_1,
      id_3,
      id_3,
      id_5,
      id_5,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_5,
      id_1,
      id_0,
      id_2,
      id_1,
      id_3,
      id_3,
      id_2,
      id_0,
      id_1,
      id_3,
      id_4,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_3,
      id_0,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_5,
      id_2,
      id_3,
      id_3,
      id_3,
      id_0,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_2,
      id_4,
      id_5,
      id_3,
      id_3,
      id_2
  );
endmodule
