- name: GICC_DIR
  long_name: "CPU Interface Deactivate Interrupt Register"
  purpose: |
       "
       When interrupt priority drop is separated from interrupt deactivation, a
       write to this register deactivates the specified interrupt.
       "
  size: 32
  arch: armv8a
  component: gic_cpu_interface
  execution_state: None

  access_mechanisms:
      - name: str
        is_write: True
        offset: 0x1000

  fieldsets:
      - name: fieldset_1
        size: 32

        fields:
          - name: INTID
            lsb: 0
            msb: 23

          - name: 0
            lsb: 24
            msb: 31
            reserved0: True
