ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.MX_TIM21_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM21_Init
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	MX_TIM21_Init:
  26              	.LFB41:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim21;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM2 init function */
  31:Core/Src/tim.c **** void MX_TIM2_Init(void)
  32:Core/Src/tim.c **** {
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 2


  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  45:Core/Src/tim.c ****   htim2.Instance = TIM2;
  46:Core/Src/tim.c ****   htim2.Init.Prescaler = 125-1;
  47:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  48:Core/Src/tim.c ****   htim2.Init.Period = 255;
  49:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  50:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  51:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  52:Core/Src/tim.c ****   {
  53:Core/Src/tim.c ****     Error_Handler();
  54:Core/Src/tim.c ****   }
  55:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  56:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****     Error_Handler();
  69:Core/Src/tim.c ****   }
  70:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  71:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  72:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  73:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  74:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****     Error_Handler();
  77:Core/Src/tim.c ****   }
  78:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  79:Core/Src/tim.c **** 
  80:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  81:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c **** }
  84:Core/Src/tim.c **** /* TIM21 init function */
  85:Core/Src/tim.c **** void MX_TIM21_Init(void)
  86:Core/Src/tim.c **** {
  27              		.loc 1 86 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 3


  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 87B0     		sub	sp, sp, #28
  35              		.cfi_def_cfa_offset 32
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM21_Init 0 */
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE END TIM21_Init 0 */
  91:Core/Src/tim.c **** 
  92:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  36              		.loc 1 92 3 view .LVU1
  37              		.loc 1 92 26 is_stmt 0 view .LVU2
  38 0004 1022     		movs	r2, #16
  39 0006 0021     		movs	r1, #0
  40 0008 02A8     		add	r0, sp, #8
  41 000a FFF7FEFF 		bl	memset
  42              	.LVL0:
  93:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  43              		.loc 1 93 3 is_stmt 1 view .LVU3
  44              		.loc 1 93 27 is_stmt 0 view .LVU4
  45 000e 0822     		movs	r2, #8
  46 0010 0021     		movs	r1, #0
  47 0012 6846     		mov	r0, sp
  48 0014 FFF7FEFF 		bl	memset
  49              	.LVL1:
  94:Core/Src/tim.c **** 
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM21_Init 1 */
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****   /* USER CODE END TIM21_Init 1 */
  98:Core/Src/tim.c ****   htim21.Instance = TIM21;
  50              		.loc 1 98 3 is_stmt 1 view .LVU5
  51              		.loc 1 98 19 is_stmt 0 view .LVU6
  52 0018 1548     		ldr	r0, .L8
  53 001a 164B     		ldr	r3, .L8+4
  54 001c 0360     		str	r3, [r0]
  99:Core/Src/tim.c ****   htim21.Init.Prescaler = 125-1;
  55              		.loc 1 99 3 is_stmt 1 view .LVU7
  56              		.loc 1 99 25 is_stmt 0 view .LVU8
  57 001e 7C23     		movs	r3, #124
  58 0020 4360     		str	r3, [r0, #4]
 100:Core/Src/tim.c ****   htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
  59              		.loc 1 100 3 is_stmt 1 view .LVU9
  60              		.loc 1 100 27 is_stmt 0 view .LVU10
  61 0022 0023     		movs	r3, #0
  62 0024 8360     		str	r3, [r0, #8]
 101:Core/Src/tim.c ****   htim21.Init.Period = 255;
  63              		.loc 1 101 3 is_stmt 1 view .LVU11
  64              		.loc 1 101 22 is_stmt 0 view .LVU12
  65 0026 FF22     		movs	r2, #255
  66 0028 C260     		str	r2, [r0, #12]
 102:Core/Src/tim.c ****   htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 102 3 is_stmt 1 view .LVU13
  68              		.loc 1 102 29 is_stmt 0 view .LVU14
  69 002a 0361     		str	r3, [r0, #16]
 103:Core/Src/tim.c ****   htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 4


  70              		.loc 1 103 3 is_stmt 1 view .LVU15
  71              		.loc 1 103 33 is_stmt 0 view .LVU16
  72 002c 4361     		str	r3, [r0, #20]
 104:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
  73              		.loc 1 104 3 is_stmt 1 view .LVU17
  74              		.loc 1 104 7 is_stmt 0 view .LVU18
  75 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
  76              	.LVL2:
  77              		.loc 1 104 6 view .LVU19
  78 0032 0028     		cmp	r0, #0
  79 0034 13D1     		bne	.L5
  80              	.L2:
 105:Core/Src/tim.c ****   {
 106:Core/Src/tim.c ****     Error_Handler();
 107:Core/Src/tim.c ****   }
 108:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  81              		.loc 1 108 3 is_stmt 1 view .LVU20
  82              		.loc 1 108 34 is_stmt 0 view .LVU21
  83 0036 8023     		movs	r3, #128
  84 0038 5B01     		lsls	r3, r3, #5
  85 003a 0293     		str	r3, [sp, #8]
 109:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
  86              		.loc 1 109 3 is_stmt 1 view .LVU22
  87              		.loc 1 109 7 is_stmt 0 view .LVU23
  88 003c 0C48     		ldr	r0, .L8
  89 003e 02A9     		add	r1, sp, #8
  90 0040 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  91              	.LVL3:
  92              		.loc 1 109 6 view .LVU24
  93 0044 0028     		cmp	r0, #0
  94 0046 0DD1     		bne	.L6
  95              	.L3:
 110:Core/Src/tim.c ****   {
 111:Core/Src/tim.c ****     Error_Handler();
 112:Core/Src/tim.c ****   }
 113:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96              		.loc 1 113 3 is_stmt 1 view .LVU25
  97              		.loc 1 113 37 is_stmt 0 view .LVU26
  98 0048 0023     		movs	r3, #0
  99 004a 0093     		str	r3, [sp]
 114:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 114 3 is_stmt 1 view .LVU27
 101              		.loc 1 114 33 is_stmt 0 view .LVU28
 102 004c 0193     		str	r3, [sp, #4]
 115:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 103              		.loc 1 115 3 is_stmt 1 view .LVU29
 104              		.loc 1 115 7 is_stmt 0 view .LVU30
 105 004e 0848     		ldr	r0, .L8
 106 0050 6946     		mov	r1, sp
 107 0052 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 108              	.LVL4:
 109              		.loc 1 115 6 view .LVU31
 110 0056 0028     		cmp	r0, #0
 111 0058 07D1     		bne	.L7
 112              	.L1:
 116:Core/Src/tim.c ****   {
 117:Core/Src/tim.c ****     Error_Handler();
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 5


 118:Core/Src/tim.c ****   }
 119:Core/Src/tim.c ****   /* USER CODE BEGIN TIM21_Init 2 */
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c ****   /* USER CODE END TIM21_Init 2 */
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c **** }
 113              		.loc 1 123 1 view .LVU32
 114 005a 07B0     		add	sp, sp, #28
 115              		@ sp needed
 116 005c 00BD     		pop	{pc}
 117              	.L5:
 106:Core/Src/tim.c ****   }
 118              		.loc 1 106 5 is_stmt 1 view .LVU33
 119 005e FFF7FEFF 		bl	Error_Handler
 120              	.LVL5:
 121 0062 E8E7     		b	.L2
 122              	.L6:
 111:Core/Src/tim.c ****   }
 123              		.loc 1 111 5 view .LVU34
 124 0064 FFF7FEFF 		bl	Error_Handler
 125              	.LVL6:
 126 0068 EEE7     		b	.L3
 127              	.L7:
 117:Core/Src/tim.c ****   }
 128              		.loc 1 117 5 view .LVU35
 129 006a FFF7FEFF 		bl	Error_Handler
 130              	.LVL7:
 131              		.loc 1 123 1 is_stmt 0 view .LVU36
 132 006e F4E7     		b	.L1
 133              	.L9:
 134              		.align	2
 135              	.L8:
 136 0070 00000000 		.word	htim21
 137 0074 00080140 		.word	1073809408
 138              		.cfi_endproc
 139              	.LFE41:
 141              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 142              		.align	1
 143              		.global	HAL_TIM_Base_MspInit
 144              		.syntax unified
 145              		.code	16
 146              		.thumb_func
 148              	HAL_TIM_Base_MspInit:
 149              	.LVL8:
 150              	.LFB42:
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 126:Core/Src/tim.c **** {
 151              		.loc 1 126 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 0
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		.loc 1 126 1 is_stmt 0 view .LVU38
 156 0000 10B5     		push	{r4, lr}
 157              		.cfi_def_cfa_offset 8
 158              		.cfi_offset 4, -8
 159              		.cfi_offset 14, -4
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 6


 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 160              		.loc 1 128 3 is_stmt 1 view .LVU39
 161              		.loc 1 128 20 is_stmt 0 view .LVU40
 162 0002 0368     		ldr	r3, [r0]
 163              		.loc 1 128 5 view .LVU41
 164 0004 8022     		movs	r2, #128
 165 0006 D205     		lsls	r2, r2, #23
 166 0008 9342     		cmp	r3, r2
 167 000a 03D0     		beq	.L13
 129:Core/Src/tim.c ****   {
 130:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 133:Core/Src/tim.c ****     /* TIM2 clock enable */
 134:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 135:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 136:Core/Src/tim.c **** 
 137:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 138:Core/Src/tim.c ****   }
 139:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM21)
 168              		.loc 1 139 8 is_stmt 1 view .LVU42
 169              		.loc 1 139 10 is_stmt 0 view .LVU43
 170 000c 0B4A     		ldr	r2, .L15
 171 000e 9342     		cmp	r3, r2
 172 0010 06D0     		beq	.L14
 173              	.LVL9:
 174              	.L10:
 140:Core/Src/tim.c ****   {
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM21_MspInit 0 */
 142:Core/Src/tim.c **** 
 143:Core/Src/tim.c ****   /* USER CODE END TIM21_MspInit 0 */
 144:Core/Src/tim.c ****     /* TIM21 clock enable */
 145:Core/Src/tim.c ****     __HAL_RCC_TIM21_CLK_ENABLE();
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c ****     /* TIM21 interrupt Init */
 148:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 149:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM21_IRQn);
 150:Core/Src/tim.c ****   /* USER CODE BEGIN TIM21_MspInit 1 */
 151:Core/Src/tim.c **** 
 152:Core/Src/tim.c ****   /* USER CODE END TIM21_MspInit 1 */
 153:Core/Src/tim.c ****   }
 154:Core/Src/tim.c **** }
 175              		.loc 1 154 1 view .LVU44
 176              		@ sp needed
 177 0012 10BD     		pop	{r4, pc}
 178              	.LVL10:
 179              	.L13:
 134:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 180              		.loc 1 134 5 is_stmt 1 view .LVU45
 181 0014 0A4A     		ldr	r2, .L15+4
 182 0016 936B     		ldr	r3, [r2, #56]
 183 0018 0121     		movs	r1, #1
 184 001a 0B43     		orrs	r3, r1
 185 001c 9363     		str	r3, [r2, #56]
 186 001e F8E7     		b	.L10
 187              	.L14:
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 7


 145:Core/Src/tim.c **** 
 188              		.loc 1 145 5 view .LVU46
 189 0020 074A     		ldr	r2, .L15+4
 190 0022 536B     		ldr	r3, [r2, #52]
 191 0024 0421     		movs	r1, #4
 192 0026 0B43     		orrs	r3, r1
 193 0028 5363     		str	r3, [r2, #52]
 148:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM21_IRQn);
 194              		.loc 1 148 5 view .LVU47
 195 002a 0022     		movs	r2, #0
 196 002c 0021     		movs	r1, #0
 197 002e 1420     		movs	r0, #20
 198              	.LVL11:
 148:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM21_IRQn);
 199              		.loc 1 148 5 is_stmt 0 view .LVU48
 200 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 201              	.LVL12:
 149:Core/Src/tim.c ****   /* USER CODE BEGIN TIM21_MspInit 1 */
 202              		.loc 1 149 5 is_stmt 1 view .LVU49
 203 0034 1420     		movs	r0, #20
 204 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 205              	.LVL13:
 206              		.loc 1 154 1 is_stmt 0 view .LVU50
 207 003a EAE7     		b	.L10
 208              	.L16:
 209              		.align	2
 210              	.L15:
 211 003c 00080140 		.word	1073809408
 212 0040 00100240 		.word	1073876992
 213              		.cfi_endproc
 214              	.LFE42:
 216              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 217              		.align	1
 218              		.global	HAL_TIM_MspPostInit
 219              		.syntax unified
 220              		.code	16
 221              		.thumb_func
 223              	HAL_TIM_MspPostInit:
 224              	.LVL14:
 225              	.LFB43:
 155:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 156:Core/Src/tim.c **** {
 226              		.loc 1 156 1 is_stmt 1 view -0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 24
 229              		@ frame_needed = 0, uses_anonymous_args = 0
 230              		.loc 1 156 1 is_stmt 0 view .LVU52
 231 0000 10B5     		push	{r4, lr}
 232              		.cfi_def_cfa_offset 8
 233              		.cfi_offset 4, -8
 234              		.cfi_offset 14, -4
 235 0002 86B0     		sub	sp, sp, #24
 236              		.cfi_def_cfa_offset 32
 237 0004 0400     		movs	r4, r0
 157:Core/Src/tim.c **** 
 158:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 238              		.loc 1 158 3 is_stmt 1 view .LVU53
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 8


 239              		.loc 1 158 20 is_stmt 0 view .LVU54
 240 0006 1422     		movs	r2, #20
 241 0008 0021     		movs	r1, #0
 242 000a 01A8     		add	r0, sp, #4
 243              	.LVL15:
 244              		.loc 1 158 20 view .LVU55
 245 000c FFF7FEFF 		bl	memset
 246              	.LVL16:
 159:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 247              		.loc 1 159 3 is_stmt 1 view .LVU56
 248              		.loc 1 159 15 is_stmt 0 view .LVU57
 249 0010 2268     		ldr	r2, [r4]
 250              		.loc 1 159 5 view .LVU58
 251 0012 8023     		movs	r3, #128
 252 0014 DB05     		lsls	r3, r3, #23
 253 0016 9A42     		cmp	r2, r3
 254 0018 01D0     		beq	.L19
 255              	.L17:
 160:Core/Src/tim.c ****   {
 161:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 162:Core/Src/tim.c **** 
 163:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 166:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 167:Core/Src/tim.c ****     PA8     ------> TIM2_CH1
 168:Core/Src/tim.c ****     */
 169:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 170:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 171:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 172:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 173:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 174:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 177:Core/Src/tim.c **** 
 178:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 179:Core/Src/tim.c ****   }
 180:Core/Src/tim.c **** 
 181:Core/Src/tim.c **** }
 256              		.loc 1 181 1 view .LVU59
 257 001a 06B0     		add	sp, sp, #24
 258              		@ sp needed
 259              	.LVL17:
 260              		.loc 1 181 1 view .LVU60
 261 001c 10BD     		pop	{r4, pc}
 262              	.LVL18:
 263              	.L19:
 165:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 264              		.loc 1 165 5 is_stmt 1 view .LVU61
 265              	.LBB2:
 165:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 266              		.loc 1 165 5 view .LVU62
 165:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 267              		.loc 1 165 5 view .LVU63
 268 001e 0B4A     		ldr	r2, .L20
 269 0020 D16A     		ldr	r1, [r2, #44]
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 9


 270 0022 0123     		movs	r3, #1
 271 0024 1943     		orrs	r1, r3
 272 0026 D162     		str	r1, [r2, #44]
 165:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 273              		.loc 1 165 5 view .LVU64
 274 0028 D26A     		ldr	r2, [r2, #44]
 275 002a 1340     		ands	r3, r2
 276 002c 0093     		str	r3, [sp]
 165:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 277              		.loc 1 165 5 view .LVU65
 278 002e 009B     		ldr	r3, [sp]
 279              	.LBE2:
 165:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 280              		.loc 1 165 5 view .LVU66
 169:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 281              		.loc 1 169 5 view .LVU67
 169:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 282              		.loc 1 169 25 is_stmt 0 view .LVU68
 283 0030 8023     		movs	r3, #128
 284 0032 5B00     		lsls	r3, r3, #1
 285 0034 0193     		str	r3, [sp, #4]
 170:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 286              		.loc 1 170 5 is_stmt 1 view .LVU69
 170:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 287              		.loc 1 170 26 is_stmt 0 view .LVU70
 288 0036 FE3B     		subs	r3, r3, #254
 289 0038 0293     		str	r3, [sp, #8]
 171:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 290              		.loc 1 171 5 is_stmt 1 view .LVU71
 172:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_TIM2;
 291              		.loc 1 172 5 view .LVU72
 173:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 292              		.loc 1 173 5 view .LVU73
 173:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 293              		.loc 1 173 31 is_stmt 0 view .LVU74
 294 003a 0333     		adds	r3, r3, #3
 295 003c 0593     		str	r3, [sp, #20]
 174:Core/Src/tim.c **** 
 296              		.loc 1 174 5 is_stmt 1 view .LVU75
 297 003e A020     		movs	r0, #160
 298 0040 01A9     		add	r1, sp, #4
 299 0042 C005     		lsls	r0, r0, #23
 300 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 301              	.LVL19:
 302              		.loc 1 181 1 is_stmt 0 view .LVU76
 303 0048 E7E7     		b	.L17
 304              	.L21:
 305 004a C046     		.align	2
 306              	.L20:
 307 004c 00100240 		.word	1073876992
 308              		.cfi_endproc
 309              	.LFE43:
 311              		.section	.text.MX_TIM2_Init,"ax",%progbits
 312              		.align	1
 313              		.global	MX_TIM2_Init
 314              		.syntax unified
 315              		.code	16
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 10


 316              		.thumb_func
 318              	MX_TIM2_Init:
 319              	.LFB40:
  32:Core/Src/tim.c **** 
 320              		.loc 1 32 1 is_stmt 1 view -0
 321              		.cfi_startproc
 322              		@ args = 0, pretend = 0, frame = 40
 323              		@ frame_needed = 0, uses_anonymous_args = 0
 324 0000 00B5     		push	{lr}
 325              		.cfi_def_cfa_offset 4
 326              		.cfi_offset 14, -4
 327 0002 8BB0     		sub	sp, sp, #44
 328              		.cfi_def_cfa_offset 48
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 329              		.loc 1 38 3 view .LVU78
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 330              		.loc 1 38 26 is_stmt 0 view .LVU79
 331 0004 1022     		movs	r2, #16
 332 0006 0021     		movs	r1, #0
 333 0008 06A8     		add	r0, sp, #24
 334 000a FFF7FEFF 		bl	memset
 335              	.LVL20:
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 336              		.loc 1 39 3 is_stmt 1 view .LVU80
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 337              		.loc 1 39 27 is_stmt 0 view .LVU81
 338 000e 0822     		movs	r2, #8
 339 0010 0021     		movs	r1, #0
 340 0012 04A8     		add	r0, sp, #16
 341 0014 FFF7FEFF 		bl	memset
 342              	.LVL21:
  40:Core/Src/tim.c **** 
 343              		.loc 1 40 3 is_stmt 1 view .LVU82
  40:Core/Src/tim.c **** 
 344              		.loc 1 40 22 is_stmt 0 view .LVU83
 345 0018 1022     		movs	r2, #16
 346 001a 0021     		movs	r1, #0
 347 001c 6846     		mov	r0, sp
 348 001e FFF7FEFF 		bl	memset
 349              	.LVL22:
  45:Core/Src/tim.c ****   htim2.Init.Prescaler = 125-1;
 350              		.loc 1 45 3 is_stmt 1 view .LVU84
  45:Core/Src/tim.c ****   htim2.Init.Prescaler = 125-1;
 351              		.loc 1 45 18 is_stmt 0 view .LVU85
 352 0022 2448     		ldr	r0, .L33
 353 0024 8023     		movs	r3, #128
 354 0026 DB05     		lsls	r3, r3, #23
 355 0028 0360     		str	r3, [r0]
  46:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 356              		.loc 1 46 3 is_stmt 1 view .LVU86
  46:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 357              		.loc 1 46 24 is_stmt 0 view .LVU87
 358 002a 7C23     		movs	r3, #124
 359 002c 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim2.Init.Period = 255;
 360              		.loc 1 47 3 is_stmt 1 view .LVU88
  47:Core/Src/tim.c ****   htim2.Init.Period = 255;
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 11


 361              		.loc 1 47 26 is_stmt 0 view .LVU89
 362 002e 0023     		movs	r3, #0
 363 0030 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 364              		.loc 1 48 3 is_stmt 1 view .LVU90
  48:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 365              		.loc 1 48 21 is_stmt 0 view .LVU91
 366 0032 FF22     		movs	r2, #255
 367 0034 C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 368              		.loc 1 49 3 is_stmt 1 view .LVU92
  49:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 369              		.loc 1 49 28 is_stmt 0 view .LVU93
 370 0036 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 371              		.loc 1 50 3 is_stmt 1 view .LVU94
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 372              		.loc 1 50 32 is_stmt 0 view .LVU95
 373 0038 4361     		str	r3, [r0, #20]
  51:Core/Src/tim.c ****   {
 374              		.loc 1 51 3 is_stmt 1 view .LVU96
  51:Core/Src/tim.c ****   {
 375              		.loc 1 51 7 is_stmt 0 view .LVU97
 376 003a FFF7FEFF 		bl	HAL_TIM_Base_Init
 377              	.LVL23:
  51:Core/Src/tim.c ****   {
 378              		.loc 1 51 6 view .LVU98
 379 003e 0028     		cmp	r0, #0
 380 0040 28D1     		bne	.L28
 381              	.L23:
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 382              		.loc 1 55 3 is_stmt 1 view .LVU99
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 383              		.loc 1 55 34 is_stmt 0 view .LVU100
 384 0042 8023     		movs	r3, #128
 385 0044 5B01     		lsls	r3, r3, #5
 386 0046 0693     		str	r3, [sp, #24]
  56:Core/Src/tim.c ****   {
 387              		.loc 1 56 3 is_stmt 1 view .LVU101
  56:Core/Src/tim.c ****   {
 388              		.loc 1 56 7 is_stmt 0 view .LVU102
 389 0048 1A48     		ldr	r0, .L33
 390 004a 06A9     		add	r1, sp, #24
 391 004c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 392              	.LVL24:
  56:Core/Src/tim.c ****   {
 393              		.loc 1 56 6 view .LVU103
 394 0050 0028     		cmp	r0, #0
 395 0052 22D1     		bne	.L29
 396              	.L24:
  60:Core/Src/tim.c ****   {
 397              		.loc 1 60 3 is_stmt 1 view .LVU104
  60:Core/Src/tim.c ****   {
 398              		.loc 1 60 7 is_stmt 0 view .LVU105
 399 0054 1748     		ldr	r0, .L33
 400 0056 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 401              	.LVL25:
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 12


  60:Core/Src/tim.c ****   {
 402              		.loc 1 60 6 view .LVU106
 403 005a 0028     		cmp	r0, #0
 404 005c 20D1     		bne	.L30
 405              	.L25:
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 406              		.loc 1 64 3 is_stmt 1 view .LVU107
  64:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 407              		.loc 1 64 37 is_stmt 0 view .LVU108
 408 005e 0023     		movs	r3, #0
 409 0060 0493     		str	r3, [sp, #16]
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 410              		.loc 1 65 3 is_stmt 1 view .LVU109
  65:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 411              		.loc 1 65 33 is_stmt 0 view .LVU110
 412 0062 0593     		str	r3, [sp, #20]
  66:Core/Src/tim.c ****   {
 413              		.loc 1 66 3 is_stmt 1 view .LVU111
  66:Core/Src/tim.c ****   {
 414              		.loc 1 66 7 is_stmt 0 view .LVU112
 415 0064 1348     		ldr	r0, .L33
 416 0066 04A9     		add	r1, sp, #16
 417 0068 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 418              	.LVL26:
  66:Core/Src/tim.c ****   {
 419              		.loc 1 66 6 view .LVU113
 420 006c 0028     		cmp	r0, #0
 421 006e 1AD1     		bne	.L31
 422              	.L26:
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 423              		.loc 1 70 3 is_stmt 1 view .LVU114
  70:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 424              		.loc 1 70 20 is_stmt 0 view .LVU115
 425 0070 6023     		movs	r3, #96
 426 0072 0093     		str	r3, [sp]
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 427              		.loc 1 71 3 is_stmt 1 view .LVU116
  71:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 428              		.loc 1 71 19 is_stmt 0 view .LVU117
 429 0074 0023     		movs	r3, #0
 430 0076 0193     		str	r3, [sp, #4]
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 431              		.loc 1 72 3 is_stmt 1 view .LVU118
  72:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 432              		.loc 1 72 24 is_stmt 0 view .LVU119
 433 0078 0293     		str	r3, [sp, #8]
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 434              		.loc 1 73 3 is_stmt 1 view .LVU120
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 435              		.loc 1 73 24 is_stmt 0 view .LVU121
 436 007a 0393     		str	r3, [sp, #12]
  74:Core/Src/tim.c ****   {
 437              		.loc 1 74 3 is_stmt 1 view .LVU122
  74:Core/Src/tim.c ****   {
 438              		.loc 1 74 7 is_stmt 0 view .LVU123
 439 007c 0D48     		ldr	r0, .L33
 440 007e 0022     		movs	r2, #0
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 13


 441 0080 6946     		mov	r1, sp
 442 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 443              	.LVL27:
  74:Core/Src/tim.c ****   {
 444              		.loc 1 74 6 view .LVU124
 445 0086 0028     		cmp	r0, #0
 446 0088 10D1     		bne	.L32
 447              	.L27:
  81:Core/Src/tim.c **** 
 448              		.loc 1 81 3 is_stmt 1 view .LVU125
 449 008a 0A48     		ldr	r0, .L33
 450 008c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 451              	.LVL28:
  83:Core/Src/tim.c **** /* TIM21 init function */
 452              		.loc 1 83 1 is_stmt 0 view .LVU126
 453 0090 0BB0     		add	sp, sp, #44
 454              		@ sp needed
 455 0092 00BD     		pop	{pc}
 456              	.L28:
  53:Core/Src/tim.c ****   }
 457              		.loc 1 53 5 is_stmt 1 view .LVU127
 458 0094 FFF7FEFF 		bl	Error_Handler
 459              	.LVL29:
 460 0098 D3E7     		b	.L23
 461              	.L29:
  58:Core/Src/tim.c ****   }
 462              		.loc 1 58 5 view .LVU128
 463 009a FFF7FEFF 		bl	Error_Handler
 464              	.LVL30:
 465 009e D9E7     		b	.L24
 466              	.L30:
  62:Core/Src/tim.c ****   }
 467              		.loc 1 62 5 view .LVU129
 468 00a0 FFF7FEFF 		bl	Error_Handler
 469              	.LVL31:
 470 00a4 DBE7     		b	.L25
 471              	.L31:
  68:Core/Src/tim.c ****   }
 472              		.loc 1 68 5 view .LVU130
 473 00a6 FFF7FEFF 		bl	Error_Handler
 474              	.LVL32:
 475 00aa E1E7     		b	.L26
 476              	.L32:
  76:Core/Src/tim.c ****   }
 477              		.loc 1 76 5 view .LVU131
 478 00ac FFF7FEFF 		bl	Error_Handler
 479              	.LVL33:
 480 00b0 EBE7     		b	.L27
 481              	.L34:
 482 00b2 C046     		.align	2
 483              	.L33:
 484 00b4 00000000 		.word	htim2
 485              		.cfi_endproc
 486              	.LFE40:
 488              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 489              		.align	1
 490              		.global	HAL_TIM_Base_MspDeInit
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 14


 491              		.syntax unified
 492              		.code	16
 493              		.thumb_func
 495              	HAL_TIM_Base_MspDeInit:
 496              	.LVL34:
 497              	.LFB44:
 182:Core/Src/tim.c **** 
 183:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 184:Core/Src/tim.c **** {
 498              		.loc 1 184 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 0
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		.loc 1 184 1 is_stmt 0 view .LVU133
 503 0000 10B5     		push	{r4, lr}
 504              		.cfi_def_cfa_offset 8
 505              		.cfi_offset 4, -8
 506              		.cfi_offset 14, -4
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 507              		.loc 1 186 3 is_stmt 1 view .LVU134
 508              		.loc 1 186 20 is_stmt 0 view .LVU135
 509 0002 0368     		ldr	r3, [r0]
 510              		.loc 1 186 5 view .LVU136
 511 0004 8022     		movs	r2, #128
 512 0006 D205     		lsls	r2, r2, #23
 513 0008 9342     		cmp	r3, r2
 514 000a 03D0     		beq	.L38
 187:Core/Src/tim.c ****   {
 188:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 189:Core/Src/tim.c **** 
 190:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 191:Core/Src/tim.c ****     /* Peripheral clock disable */
 192:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 193:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 194:Core/Src/tim.c **** 
 195:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 196:Core/Src/tim.c ****   }
 197:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM21)
 515              		.loc 1 197 8 is_stmt 1 view .LVU137
 516              		.loc 1 197 10 is_stmt 0 view .LVU138
 517 000c 094A     		ldr	r2, .L40
 518 000e 9342     		cmp	r3, r2
 519 0010 06D0     		beq	.L39
 520              	.LVL35:
 521              	.L35:
 198:Core/Src/tim.c ****   {
 199:Core/Src/tim.c ****   /* USER CODE BEGIN TIM21_MspDeInit 0 */
 200:Core/Src/tim.c **** 
 201:Core/Src/tim.c ****   /* USER CODE END TIM21_MspDeInit 0 */
 202:Core/Src/tim.c ****     /* Peripheral clock disable */
 203:Core/Src/tim.c ****     __HAL_RCC_TIM21_CLK_DISABLE();
 204:Core/Src/tim.c **** 
 205:Core/Src/tim.c ****     /* TIM21 interrupt Deinit */
 206:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM21_IRQn);
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM21_MspDeInit 1 */
 208:Core/Src/tim.c **** 
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 15


 209:Core/Src/tim.c ****   /* USER CODE END TIM21_MspDeInit 1 */
 210:Core/Src/tim.c ****   }
 211:Core/Src/tim.c **** }
 522              		.loc 1 211 1 view .LVU139
 523              		@ sp needed
 524 0012 10BD     		pop	{r4, pc}
 525              	.LVL36:
 526              	.L38:
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 527              		.loc 1 192 5 is_stmt 1 view .LVU140
 528 0014 084A     		ldr	r2, .L40+4
 529 0016 936B     		ldr	r3, [r2, #56]
 530 0018 0121     		movs	r1, #1
 531 001a 8B43     		bics	r3, r1
 532 001c 9363     		str	r3, [r2, #56]
 533 001e F8E7     		b	.L35
 534              	.L39:
 203:Core/Src/tim.c **** 
 535              		.loc 1 203 5 view .LVU141
 536 0020 054A     		ldr	r2, .L40+4
 537 0022 536B     		ldr	r3, [r2, #52]
 538 0024 0421     		movs	r1, #4
 539 0026 8B43     		bics	r3, r1
 540 0028 5363     		str	r3, [r2, #52]
 206:Core/Src/tim.c ****   /* USER CODE BEGIN TIM21_MspDeInit 1 */
 541              		.loc 1 206 5 view .LVU142
 542 002a 1420     		movs	r0, #20
 543              	.LVL37:
 206:Core/Src/tim.c ****   /* USER CODE BEGIN TIM21_MspDeInit 1 */
 544              		.loc 1 206 5 is_stmt 0 view .LVU143
 545 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 546              	.LVL38:
 547              		.loc 1 211 1 view .LVU144
 548 0030 EFE7     		b	.L35
 549              	.L41:
 550 0032 C046     		.align	2
 551              	.L40:
 552 0034 00080140 		.word	1073809408
 553 0038 00100240 		.word	1073876992
 554              		.cfi_endproc
 555              	.LFE44:
 557              		.global	htim21
 558              		.section	.bss.htim21,"aw",%nobits
 559              		.align	2
 562              	htim21:
 563 0000 00000000 		.space	64
 563      00000000 
 563      00000000 
 563      00000000 
 563      00000000 
 564              		.global	htim2
 565              		.section	.bss.htim2,"aw",%nobits
 566              		.align	2
 569              	htim2:
 570 0000 00000000 		.space	64
 570      00000000 
 570      00000000 
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 16


 570      00000000 
 570      00000000 
 571              		.text
 572              	.Letext0:
 573              		.file 2 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l021xx.h"
 574              		.file 3 "c:\\users\\billa\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 575              		.file 4 "c:\\users\\billa\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 576              		.file 5 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 577              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h"
 578              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 579              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim.h"
 580              		.file 9 "Core/Inc/tim.h"
 581              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_cortex.h"
 582              		.file 11 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_tim_ex.h"
 583              		.file 12 "Core/Inc/main.h"
 584              		.file 13 "<built-in>"
ARM GAS  C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:19     .text.MX_TIM21_Init:0000000000000000 $t
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:25     .text.MX_TIM21_Init:0000000000000000 MX_TIM21_Init
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:136    .text.MX_TIM21_Init:0000000000000070 $d
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:562    .bss.htim21:0000000000000000 htim21
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:142    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:148    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:211    .text.HAL_TIM_Base_MspInit:000000000000003c $d
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:217    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:223    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:307    .text.HAL_TIM_MspPostInit:000000000000004c $d
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:312    .text.MX_TIM2_Init:0000000000000000 $t
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:318    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:484    .text.MX_TIM2_Init:00000000000000b4 $d
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:569    .bss.htim2:0000000000000000 htim2
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:489    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:495    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:552    .text.HAL_TIM_Base_MspDeInit:0000000000000034 $d
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:559    .bss.htim21:0000000000000000 $d
C:\Users\billa\AppData\Local\Temp\ccCfqq3d.s:566    .bss.htim2:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_NVIC_DisableIRQ
