# 100 Days of RTL (Register Transfer Level) Coding

Welcome to the 100 Days of RTL Coding challenge. This structured curriculum is designed to help you master RTL design through hands-on coding exercises. The focus will be solely on coding tasks, gradually increasing in complexity from beginner to advanced levels.

Logging my RTL codes and Learnings on [Google Docs](https://docs.google.com/document/d/1eQ7nqKgPQ6AywVJKSVVJ02bHOq8ehns-pzNDFbToKyQ/edit?usp=sharing)
---

## Phase 1: Basics of RTL Design (Days 1-30)
- **Day 1:** Hello World in Verilog â€“ Basic Module Creation  
- **Day 2:** Simple AND, OR, NOT Gates  
- **Day 3:** 2-to-1 Multiplexer  
- **Day 4:** 4-to-1 Multiplexer  
- **Day 5:** Basic Demultiplexer  
- **Day 6:** Half Adder  
- **Day 7:** Full Adder  
- **Day 8:** 4-bit Ripple Carry Adder  
- **Day 9:** Subtractor Design  
- **Day 10:** 4-bit Comparator  
- **Day 11:** SR Latch  
- **Day 12:** D Flip-Flop  
- **Day 13:** JK Flip-Flop  
- **Day 14:** T Flip-Flop  
- **Day 15:** 4-bit Counter (Up Counter)  
- **Day 16:** Simple FSM Design (3-State)  
- **Day 17:** Moore FSM Model  
- **Day 18:** Mealy FSM Model  
- **Day 19:** Binary Sequence Detector  
- **Day 20:** 4-bit Sequence Detector with Reset  
- **Day 21:** 4x4 RAM Design  
- **Day 22:** ROM Design  
- **Day 23:** Dual-Port RAM  
- **Day 24:** FIFO Buffer (Basic)  
- **Day 25:** Shift Register  
- **Day 26:** Parallel In, Serial Out Shift Register  
- **Day 27:** Serial In, Parallel Out Shift Register  
- **Day 28:** LFSR (Linear Feedback Shift Register)  
- **Day 29:** Priority Encoder  
- **Day 30:** Decoder (3-to-8)

---

## Phase 2: Intermediate RTL Concepts (Days 31-60)
- **Day 31:** 8-to-1 Multiplexer  
- **Day 32:** Barrel Shifter  
- **Day 33:** ALU (Arithmetic Logic Unit â€“ Basic)  
- **Day 34:** Parity Generator and Checker  
- **Day 35:** Priority Encoder with Error Detection  
- **Day 36:** Johnson Counter  
- **Day 37:** Ring Counter  
- **Day 38:** Bidirectional Counter  
- **Day 39:** Frequency Divider  
- **Day 40:** PWM (Pulse Width Modulator)  
- **Day 41:** Vending Machine Controller  
- **Day 42:** Traffic Light Controller  
- **Day 43:** UART Transmitter FSM  
- **Day 44:** UART Receiver FSM  
- **Day 45:** I2C Protocol FSM  
- **Day 46:** SPI Protocol FSM  
- **Day 47:** Elevator Control FSM  
- **Day 48:** Digital Lock FSM  
- **Day 49:** Password Protected Lock System  
- **Day 50:** FSM with Multiple Clock Domains  
- **Day 51:** SRAM Controller Design  
- **Day 52:** DRAM Controller Design  
- **Day 53:** Cache Memory Design (Direct Mapped)  
- **Day 54:** Cache Memory Design (Associative)  
- **Day 55:** Simple DMA Controller  
- **Day 56:** FIFO with Handshake Mechanism  
- **Day 57:** Dual-Clock FIFO  
- **Day 58:** Data Synchronizer  
- **Day 59:** AXI Interface Basics  
- **Day 60:** AXI Lite Slave Design

---

## Phase 3: Advanced RTL Design and Optimization (Days 61-90)
- **Day 61:** 2-stage Pipeline Adder  
- **Day 62:** 4-stage Pipeline Multiplier  
- **Day 63:** Hazard Detection Unit  
- **Day 64:** Forwarding Unit for Pipeline  
- **Day 65:** Branch Prediction Unit  
- **Day 66:** Multi-cycle ALU  
- **Day 67:** Vector Processing Unit  
- **Day 68:** SIMD Design Basics  
- **Day 69:** Data Path Design with Pipeline  
- **Day 70:** High-Performance ALU with Pipelining  
- **Day 71:** Low Power Counter Design  
- **Day 72:** Clock Gating Techniques  
- **Day 73:** Glitch-Free FSM Design  
- **Day 74:** Optimized Memory Controller  
- **Day 75:** Area-Optimized ALU Design  
- **Day 76:** Power-Aware Flip-Flop Design  
- **Day 77:** Multi-Clock Domain Design  
- **Day 78:** Setup and Hold Time Analysis  
- **Day 79:** Metastability Analysis  
- **Day 80:** CDC (Clock Domain Crossing) Handling  
- **Day 81:** Writing Basic Testbenches  
- **Day 82:** Self-Checking Testbenches  
- **Day 83:** Testbench for FSMs  
- **Day 84:** Randomized Testing in Testbench  
- **Day 85:** Bus Functional Models  
- **Day 86:** Functional Coverage Basics  
- **Day 87:** Constrained Random Verification  
- **Day 88:** UVM Basics (Universal Verification Methodology)  
- **Day 89:** Scoreboard Implementation  
- **Day 90:** Complete Verification Environment for ALU

---

## Phase 4: Protocol Implementations â€“ APB, AXI, SPI, JTAG (Days 91-100)
- **Day 91:** Advanced APB Protocol â€“ Basic APB Slave Interface  
- **Day 92:** Advanced APB Protocol â€“ Multi-slave System Integration  
- **Day 93:** AXI Protocol â€“ AXI Lite Slave Interface Design  
- **Day 94:** AXI Protocol â€“ AXI Master Interface Design  
- **Day 95:** SPI Protocol â€“ SPI Master-Slave System Design  
- **Day 96:** SPI Protocol â€“ Comprehensive Testbench Development  
- **Day 97:** JTAG Protocol â€“ Basic JTAG Interface for Boundary Scan  
- **Day 98:** JTAG Protocol â€“ Advanced Debugging Features  
- **Day 99:** Protocol Integration and System Testing  
- **Day 100:** Final Optimization, Documentation, and Showcase

---

## Guidelines
- **Consistency:** Code every day to build momentum.
- **Documentation:** Comment your code and write brief documentation.
- **Testing:** Always verify your design with testbenches.
- **Reflection:** Write down daily learnings and challenges.

Happy Coding! ðŸš€
