#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1594.in[0] (.names)                                         2.378    13.785
new_n1594.out[0] (.names)                                        0.261    14.046
new_n1606.in[0] (.names)                                         0.337    14.383
new_n1606.out[0] (.names)                                        0.261    14.644
new_n1617.in[5] (.names)                                         0.100    14.744
new_n1617.out[0] (.names)                                        0.261    15.005
new_n1633.in[0] (.names)                                         0.477    15.481
new_n1633.out[0] (.names)                                        0.261    15.742
new_n1647_1.in[5] (.names)                                       0.100    15.842
new_n1647_1.out[0] (.names)                                      0.261    16.103
new_n1663.in[0] (.names)                                         0.599    16.702
new_n1663.out[0] (.names)                                        0.261    16.963
new_n1676.in[5] (.names)                                         0.100    17.063
new_n1676.out[0] (.names)                                        0.261    17.324
new_n1681.in[0] (.names)                                         0.475    17.799
new_n1681.out[0] (.names)                                        0.235    18.034
new_n1687.in[3] (.names)                                         0.475    18.509
new_n1687.out[0] (.names)                                        0.261    18.770
new_n1704.in[1] (.names)                                         0.476    19.245
new_n1704.out[0] (.names)                                        0.261    19.506
new_n1717.in[0] (.names)                                         0.331    19.838
new_n1717.out[0] (.names)                                        0.261    20.099
new_n1735.in[1] (.names)                                         0.332    20.431
new_n1735.out[0] (.names)                                        0.261    20.692
new_n1748.in[1] (.names)                                         0.450    21.142
new_n1748.out[0] (.names)                                        0.261    21.403
new_n1751.in[1] (.names)                                         0.478    21.881
new_n1751.out[0] (.names)                                        0.261    22.142
n1230.in[1] (.names)                                             0.100    22.242
n1230.out[0] (.names)                                            0.261    22.503
$sdffe~3^Q~31.D[0] (.latch)                                      0.000    22.503
data arrival time                                                         22.503

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.503
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.526


#Path 2
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1594.in[0] (.names)                                         2.378    13.785
new_n1594.out[0] (.names)                                        0.261    14.046
new_n1606.in[0] (.names)                                         0.337    14.383
new_n1606.out[0] (.names)                                        0.261    14.644
new_n1617.in[5] (.names)                                         0.100    14.744
new_n1617.out[0] (.names)                                        0.261    15.005
new_n1633.in[0] (.names)                                         0.477    15.481
new_n1633.out[0] (.names)                                        0.261    15.742
new_n1647_1.in[5] (.names)                                       0.100    15.842
new_n1647_1.out[0] (.names)                                      0.261    16.103
new_n1663.in[0] (.names)                                         0.599    16.702
new_n1663.out[0] (.names)                                        0.261    16.963
new_n1676.in[5] (.names)                                         0.100    17.063
new_n1676.out[0] (.names)                                        0.261    17.324
new_n1681.in[0] (.names)                                         0.475    17.799
new_n1681.out[0] (.names)                                        0.235    18.034
new_n1687.in[3] (.names)                                         0.475    18.509
new_n1687.out[0] (.names)                                        0.261    18.770
new_n1704.in[1] (.names)                                         0.476    19.245
new_n1704.out[0] (.names)                                        0.261    19.506
new_n1717.in[0] (.names)                                         0.331    19.838
new_n1717.out[0] (.names)                                        0.261    20.099
new_n1735.in[1] (.names)                                         0.332    20.431
new_n1735.out[0] (.names)                                        0.261    20.692
new_n1748.in[1] (.names)                                         0.450    21.142
new_n1748.out[0] (.names)                                        0.261    21.403
n1225.in[3] (.names)                                             0.478    21.881
n1225.out[0] (.names)                                            0.261    22.142
$sdffe~3^Q~30.D[0] (.latch)                                      0.000    22.142
data arrival time                                                         22.142

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.142
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.165


#Path 3
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1594.in[0] (.names)                                         2.378    13.785
new_n1594.out[0] (.names)                                        0.261    14.046
new_n1606.in[0] (.names)                                         0.337    14.383
new_n1606.out[0] (.names)                                        0.261    14.644
new_n1617.in[5] (.names)                                         0.100    14.744
new_n1617.out[0] (.names)                                        0.261    15.005
new_n1633.in[0] (.names)                                         0.477    15.481
new_n1633.out[0] (.names)                                        0.261    15.742
new_n1647_1.in[5] (.names)                                       0.100    15.842
new_n1647_1.out[0] (.names)                                      0.261    16.103
new_n1663.in[0] (.names)                                         0.599    16.702
new_n1663.out[0] (.names)                                        0.261    16.963
new_n1676.in[5] (.names)                                         0.100    17.063
new_n1676.out[0] (.names)                                        0.261    17.324
new_n1681.in[0] (.names)                                         0.475    17.799
new_n1681.out[0] (.names)                                        0.235    18.034
new_n1687.in[3] (.names)                                         0.475    18.509
new_n1687.out[0] (.names)                                        0.261    18.770
new_n1704.in[1] (.names)                                         0.476    19.245
new_n1704.out[0] (.names)                                        0.261    19.506
new_n1717.in[0] (.names)                                         0.331    19.838
new_n1717.out[0] (.names)                                        0.261    20.099
new_n1735.in[1] (.names)                                         0.332    20.431
new_n1735.out[0] (.names)                                        0.261    20.692
new_n1734.in[1] (.names)                                         0.450    21.142
new_n1734.out[0] (.names)                                        0.235    21.377
new_n1739.in[1] (.names)                                         0.100    21.477
new_n1739.out[0] (.names)                                        0.235    21.712
n1220.in[2] (.names)                                             0.100    21.812
n1220.out[0] (.names)                                            0.261    22.073
$sdffe~3^Q~29.D[0] (.latch)                                      0.000    22.073
data arrival time                                                         22.073

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.073
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.096


#Path 4
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1594.in[0] (.names)                                         2.378    13.785
new_n1594.out[0] (.names)                                        0.261    14.046
new_n1606.in[0] (.names)                                         0.337    14.383
new_n1606.out[0] (.names)                                        0.261    14.644
new_n1617.in[5] (.names)                                         0.100    14.744
new_n1617.out[0] (.names)                                        0.261    15.005
new_n1633.in[0] (.names)                                         0.477    15.481
new_n1633.out[0] (.names)                                        0.261    15.742
new_n1647_1.in[5] (.names)                                       0.100    15.842
new_n1647_1.out[0] (.names)                                      0.261    16.103
new_n1663.in[0] (.names)                                         0.599    16.702
new_n1663.out[0] (.names)                                        0.261    16.963
new_n1676.in[5] (.names)                                         0.100    17.063
new_n1676.out[0] (.names)                                        0.261    17.324
new_n1681.in[0] (.names)                                         0.475    17.799
new_n1681.out[0] (.names)                                        0.235    18.034
new_n1687.in[3] (.names)                                         0.475    18.509
new_n1687.out[0] (.names)                                        0.261    18.770
new_n1704.in[1] (.names)                                         0.476    19.245
new_n1704.out[0] (.names)                                        0.261    19.506
new_n1717.in[0] (.names)                                         0.331    19.838
new_n1717.out[0] (.names)                                        0.261    20.099
new_n1735.in[1] (.names)                                         0.332    20.431
new_n1735.out[0] (.names)                                        0.261    20.692
new_n1734.in[1] (.names)                                         0.450    21.142
new_n1734.out[0] (.names)                                        0.235    21.377
new_n1733.in[2] (.names)                                         0.100    21.477
new_n1733.out[0] (.names)                                        0.235    21.712
n1215.in[1] (.names)                                             0.100    21.812
n1215.out[0] (.names)                                            0.261    22.073
$sdffe~3^Q~28.D[0] (.latch)                                      0.000    22.073
data arrival time                                                         22.073

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.073
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.096


#Path 5
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1594.in[0] (.names)                                         2.378    13.785
new_n1594.out[0] (.names)                                        0.261    14.046
new_n1606.in[0] (.names)                                         0.337    14.383
new_n1606.out[0] (.names)                                        0.261    14.644
new_n1617.in[5] (.names)                                         0.100    14.744
new_n1617.out[0] (.names)                                        0.261    15.005
new_n1633.in[0] (.names)                                         0.477    15.481
new_n1633.out[0] (.names)                                        0.261    15.742
new_n1647_1.in[5] (.names)                                       0.100    15.842
new_n1647_1.out[0] (.names)                                      0.261    16.103
new_n1663.in[0] (.names)                                         0.599    16.702
new_n1663.out[0] (.names)                                        0.261    16.963
new_n1676.in[5] (.names)                                         0.100    17.063
new_n1676.out[0] (.names)                                        0.261    17.324
new_n1681.in[0] (.names)                                         0.475    17.799
new_n1681.out[0] (.names)                                        0.235    18.034
new_n1687.in[3] (.names)                                         0.475    18.509
new_n1687.out[0] (.names)                                        0.261    18.770
new_n1704.in[1] (.names)                                         0.476    19.245
new_n1704.out[0] (.names)                                        0.261    19.506
new_n1717.in[0] (.names)                                         0.331    19.838
new_n1717.out[0] (.names)                                        0.261    20.099
new_n1721.in[1] (.names)                                         0.100    20.199
new_n1721.out[0] (.names)                                        0.235    20.434
new_n1720.in[1] (.names)                                         0.337    20.770
new_n1720.out[0] (.names)                                        0.261    21.031
n1205.in[2] (.names)                                             0.478    21.509
n1205.out[0] (.names)                                            0.235    21.744
$sdffe~3^Q~26.D[0] (.latch)                                      0.000    21.744
data arrival time                                                         21.744

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.744
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.768


#Path 6
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1594.in[0] (.names)                                         2.378    13.785
new_n1594.out[0] (.names)                                        0.261    14.046
new_n1606.in[0] (.names)                                         0.337    14.383
new_n1606.out[0] (.names)                                        0.261    14.644
new_n1617.in[5] (.names)                                         0.100    14.744
new_n1617.out[0] (.names)                                        0.261    15.005
new_n1633.in[0] (.names)                                         0.477    15.481
new_n1633.out[0] (.names)                                        0.261    15.742
new_n1647_1.in[5] (.names)                                       0.100    15.842
new_n1647_1.out[0] (.names)                                      0.261    16.103
new_n1663.in[0] (.names)                                         0.599    16.702
new_n1663.out[0] (.names)                                        0.261    16.963
new_n1676.in[5] (.names)                                         0.100    17.063
new_n1676.out[0] (.names)                                        0.261    17.324
new_n1681.in[0] (.names)                                         0.475    17.799
new_n1681.out[0] (.names)                                        0.235    18.034
new_n1687.in[3] (.names)                                         0.475    18.509
new_n1687.out[0] (.names)                                        0.261    18.770
new_n1704.in[1] (.names)                                         0.476    19.245
new_n1704.out[0] (.names)                                        0.261    19.506
new_n1717.in[0] (.names)                                         0.331    19.838
new_n1717.out[0] (.names)                                        0.261    20.099
new_n1721.in[1] (.names)                                         0.100    20.199
new_n1721.out[0] (.names)                                        0.235    20.434
new_n1727.in[0] (.names)                                         0.337    20.770
new_n1727.out[0] (.names)                                        0.235    21.005
n1210.in[1] (.names)                                             0.337    21.342
n1210.out[0] (.names)                                            0.261    21.603
$sdffe~3^Q~27.D[0] (.latch)                                      0.000    21.603
data arrival time                                                         21.603

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.603
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.627


#Path 7
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1594.in[0] (.names)                                         2.378    13.785
new_n1594.out[0] (.names)                                        0.261    14.046
new_n1606.in[0] (.names)                                         0.337    14.383
new_n1606.out[0] (.names)                                        0.261    14.644
new_n1617.in[5] (.names)                                         0.100    14.744
new_n1617.out[0] (.names)                                        0.261    15.005
new_n1633.in[0] (.names)                                         0.477    15.481
new_n1633.out[0] (.names)                                        0.261    15.742
new_n1647_1.in[5] (.names)                                       0.100    15.842
new_n1647_1.out[0] (.names)                                      0.261    16.103
new_n1663.in[0] (.names)                                         0.599    16.702
new_n1663.out[0] (.names)                                        0.261    16.963
new_n1676.in[5] (.names)                                         0.100    17.063
new_n1676.out[0] (.names)                                        0.261    17.324
new_n1681.in[0] (.names)                                         0.475    17.799
new_n1681.out[0] (.names)                                        0.235    18.034
new_n1687.in[3] (.names)                                         0.475    18.509
new_n1687.out[0] (.names)                                        0.261    18.770
new_n1704.in[1] (.names)                                         0.476    19.245
new_n1704.out[0] (.names)                                        0.261    19.506
new_n1703.in[0] (.names)                                         0.100    19.606
new_n1703.out[0] (.names)                                        0.235    19.841
new_n1709.in[0] (.names)                                         0.338    20.179
new_n1709.out[0] (.names)                                        0.235    20.414
n1195.in[1] (.names)                                             0.479    20.893
n1195.out[0] (.names)                                            0.261    21.154
$sdffe~3^Q~24.D[0] (.latch)                                      0.000    21.154
data arrival time                                                         21.154

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.154
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.178


#Path 8
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1594.in[0] (.names)                                         2.378    13.785
new_n1594.out[0] (.names)                                        0.261    14.046
new_n1606.in[0] (.names)                                         0.337    14.383
new_n1606.out[0] (.names)                                        0.261    14.644
new_n1617.in[5] (.names)                                         0.100    14.744
new_n1617.out[0] (.names)                                        0.261    15.005
new_n1633.in[0] (.names)                                         0.477    15.481
new_n1633.out[0] (.names)                                        0.261    15.742
new_n1647_1.in[5] (.names)                                       0.100    15.842
new_n1647_1.out[0] (.names)                                      0.261    16.103
new_n1663.in[0] (.names)                                         0.599    16.702
new_n1663.out[0] (.names)                                        0.261    16.963
new_n1676.in[5] (.names)                                         0.100    17.063
new_n1676.out[0] (.names)                                        0.261    17.324
new_n1681.in[0] (.names)                                         0.475    17.799
new_n1681.out[0] (.names)                                        0.235    18.034
new_n1687.in[3] (.names)                                         0.475    18.509
new_n1687.out[0] (.names)                                        0.261    18.770
new_n1704.in[1] (.names)                                         0.476    19.245
new_n1704.out[0] (.names)                                        0.261    19.506
new_n1703.in[0] (.names)                                         0.100    19.606
new_n1703.out[0] (.names)                                        0.235    19.841
new_n1702.in[3] (.names)                                         0.338    20.179
new_n1702.out[0] (.names)                                        0.261    20.440
n1190.in[2] (.names)                                             0.478    20.918
n1190.out[0] (.names)                                            0.235    21.153
$sdffe~3^Q~23.D[0] (.latch)                                      0.000    21.153
data arrival time                                                         21.153

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.153
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.177


#Path 9
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1594.in[0] (.names)                                         2.378    13.785
new_n1594.out[0] (.names)                                        0.261    14.046
new_n1606.in[0] (.names)                                         0.337    14.383
new_n1606.out[0] (.names)                                        0.261    14.644
new_n1617.in[5] (.names)                                         0.100    14.744
new_n1617.out[0] (.names)                                        0.261    15.005
new_n1633.in[0] (.names)                                         0.477    15.481
new_n1633.out[0] (.names)                                        0.261    15.742
new_n1647_1.in[5] (.names)                                       0.100    15.842
new_n1647_1.out[0] (.names)                                      0.261    16.103
new_n1663.in[0] (.names)                                         0.599    16.702
new_n1663.out[0] (.names)                                        0.261    16.963
new_n1676.in[5] (.names)                                         0.100    17.063
new_n1676.out[0] (.names)                                        0.261    17.324
new_n1681.in[0] (.names)                                         0.475    17.799
new_n1681.out[0] (.names)                                        0.235    18.034
new_n1687.in[3] (.names)                                         0.475    18.509
new_n1687.out[0] (.names)                                        0.261    18.770
new_n1704.in[1] (.names)                                         0.476    19.245
new_n1704.out[0] (.names)                                        0.261    19.506
new_n1717.in[0] (.names)                                         0.331    19.838
new_n1717.out[0] (.names)                                        0.261    20.099
new_n1713.in[2] (.names)                                         0.100    20.199
new_n1713.out[0] (.names)                                        0.235    20.434
n1200.in[1] (.names)                                             0.100    20.534
n1200.out[0] (.names)                                            0.261    20.795
$sdffe~3^Q~25.D[0] (.latch)                                      0.000    20.795
data arrival time                                                         20.795

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.795
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.818


#Path 10
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1594.in[0] (.names)                                         2.378    13.785
new_n1594.out[0] (.names)                                        0.261    14.046
new_n1606.in[0] (.names)                                         0.337    14.383
new_n1606.out[0] (.names)                                        0.261    14.644
new_n1617.in[5] (.names)                                         0.100    14.744
new_n1617.out[0] (.names)                                        0.261    15.005
new_n1633.in[0] (.names)                                         0.477    15.481
new_n1633.out[0] (.names)                                        0.261    15.742
new_n1647_1.in[5] (.names)                                       0.100    15.842
new_n1647_1.out[0] (.names)                                      0.261    16.103
new_n1663.in[0] (.names)                                         0.599    16.702
new_n1663.out[0] (.names)                                        0.261    16.963
new_n1676.in[5] (.names)                                         0.100    17.063
new_n1676.out[0] (.names)                                        0.261    17.324
new_n1681.in[0] (.names)                                         0.475    17.799
new_n1681.out[0] (.names)                                        0.235    18.034
new_n1687.in[3] (.names)                                         0.475    18.509
new_n1687.out[0] (.names)                                        0.261    18.770
new_n1697.in[0] (.names)                                         0.334    19.103
new_n1697.out[0] (.names)                                        0.235    19.338
new_n1696.in[2] (.names)                                         0.475    19.813
new_n1696.out[0] (.names)                                        0.235    20.048
n1185.in[1] (.names)                                             0.100    20.148
n1185.out[0] (.names)                                            0.261    20.409
$sdffe~3^Q~22.D[0] (.latch)                                      0.000    20.409
data arrival time                                                         20.409

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.409
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.432


#Path 11
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1589.in[2] (.names)                                         2.378    13.785
new_n1589.out[0] (.names)                                        0.261    14.046
new_n1597.in[1] (.names)                                         0.100    14.146
new_n1597.out[0] (.names)                                        0.261    14.407
new_n1609.in[1] (.names)                                         0.100    14.507
new_n1609.out[0] (.names)                                        0.261    14.768
new_n1618.in[2] (.names)                                         0.479    15.247
new_n1618.out[0] (.names)                                        0.261    15.508
new_n1627_1.in[0] (.names)                                       0.480    15.988
new_n1627_1.out[0] (.names)                                      0.235    16.223
new_n1645.in[1] (.names)                                         0.453    16.676
new_n1645.out[0] (.names)                                        0.261    16.937
new_n1657.in[0] (.names)                                         0.482    17.419
new_n1657.out[0] (.names)                                        0.261    17.680
new_n1674.in[1] (.names)                                         0.334    18.014
new_n1674.out[0] (.names)                                        0.261    18.275
new_n1673.in[0] (.names)                                         0.100    18.375
new_n1673.out[0] (.names)                                        0.235    18.610
new_n1680.in[1] (.names)                                         0.486    19.095
new_n1680.out[0] (.names)                                        0.235    19.330
new_n1679.in[1] (.names)                                         0.100    19.430
new_n1679.out[0] (.names)                                        0.261    19.691
n1170.in[2] (.names)                                             0.340    20.031
n1170.out[0] (.names)                                            0.235    20.266
$sdffe~3^Q~19.D[0] (.latch)                                      0.000    20.266
data arrival time                                                         20.266

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.266
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.290


#Path 12
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1594.in[0] (.names)                                         2.378    13.785
new_n1594.out[0] (.names)                                        0.261    14.046
new_n1606.in[0] (.names)                                         0.337    14.383
new_n1606.out[0] (.names)                                        0.261    14.644
new_n1617.in[5] (.names)                                         0.100    14.744
new_n1617.out[0] (.names)                                        0.261    15.005
new_n1633.in[0] (.names)                                         0.477    15.481
new_n1633.out[0] (.names)                                        0.261    15.742
new_n1647_1.in[5] (.names)                                       0.100    15.842
new_n1647_1.out[0] (.names)                                      0.261    16.103
new_n1663.in[0] (.names)                                         0.599    16.702
new_n1663.out[0] (.names)                                        0.261    16.963
new_n1676.in[5] (.names)                                         0.100    17.063
new_n1676.out[0] (.names)                                        0.261    17.324
new_n1681.in[0] (.names)                                         0.475    17.799
new_n1681.out[0] (.names)                                        0.235    18.034
new_n1687.in[3] (.names)                                         0.475    18.509
new_n1687.out[0] (.names)                                        0.261    18.770
new_n1690.in[0] (.names)                                         0.334    19.103
new_n1690.out[0] (.names)                                        0.235    19.338
n1180.in[1] (.names)                                             0.338    19.676
n1180.out[0] (.names)                                            0.261    19.937
$sdffe~3^Q~21.D[0] (.latch)                                      0.000    19.937
data arrival time                                                         19.937

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.937
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.961


#Path 13
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1589.in[2] (.names)                                         2.378    13.785
new_n1589.out[0] (.names)                                        0.261    14.046
new_n1597.in[1] (.names)                                         0.100    14.146
new_n1597.out[0] (.names)                                        0.261    14.407
new_n1609.in[1] (.names)                                         0.100    14.507
new_n1609.out[0] (.names)                                        0.261    14.768
new_n1618.in[2] (.names)                                         0.479    15.247
new_n1618.out[0] (.names)                                        0.261    15.508
new_n1627_1.in[0] (.names)                                       0.480    15.988
new_n1627_1.out[0] (.names)                                      0.235    16.223
new_n1645.in[1] (.names)                                         0.453    16.676
new_n1645.out[0] (.names)                                        0.261    16.937
new_n1657.in[0] (.names)                                         0.482    17.419
new_n1657.out[0] (.names)                                        0.261    17.680
new_n1674.in[1] (.names)                                         0.334    18.014
new_n1674.out[0] (.names)                                        0.261    18.275
new_n1673.in[0] (.names)                                         0.100    18.375
new_n1673.out[0] (.names)                                        0.235    18.610
new_n1672.in[3] (.names)                                         0.486    19.095
new_n1672.out[0] (.names)                                        0.261    19.356
n1165.in[2] (.names)                                             0.337    19.693
n1165.out[0] (.names)                                            0.235    19.928
$sdffe~3^Q~18.D[0] (.latch)                                      0.000    19.928
data arrival time                                                         19.928

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.928
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.952


#Path 14
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1594.in[0] (.names)                                         2.378    13.785
new_n1594.out[0] (.names)                                        0.261    14.046
new_n1606.in[0] (.names)                                         0.337    14.383
new_n1606.out[0] (.names)                                        0.261    14.644
new_n1617.in[5] (.names)                                         0.100    14.744
new_n1617.out[0] (.names)                                        0.261    15.005
new_n1633.in[0] (.names)                                         0.477    15.481
new_n1633.out[0] (.names)                                        0.261    15.742
new_n1647_1.in[5] (.names)                                       0.100    15.842
new_n1647_1.out[0] (.names)                                      0.261    16.103
new_n1663.in[0] (.names)                                         0.599    16.702
new_n1663.out[0] (.names)                                        0.261    16.963
new_n1676.in[5] (.names)                                         0.100    17.063
new_n1676.out[0] (.names)                                        0.261    17.324
new_n1681.in[0] (.names)                                         0.475    17.799
new_n1681.out[0] (.names)                                        0.235    18.034
new_n1687.in[3] (.names)                                         0.475    18.509
new_n1687.out[0] (.names)                                        0.261    18.770
new_n1683.in[3] (.names)                                         0.334    19.103
new_n1683.out[0] (.names)                                        0.261    19.364
n1175.in[2] (.names)                                             0.100    19.464
n1175.out[0] (.names)                                            0.235    19.699
$sdffe~3^Q~20.D[0] (.latch)                                      0.000    19.699
data arrival time                                                         19.699

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.699
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.723


#Path 15
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1589.in[2] (.names)                                         2.378    13.785
new_n1589.out[0] (.names)                                        0.261    14.046
new_n1597.in[1] (.names)                                         0.100    14.146
new_n1597.out[0] (.names)                                        0.261    14.407
new_n1609.in[1] (.names)                                         0.100    14.507
new_n1609.out[0] (.names)                                        0.261    14.768
new_n1618.in[2] (.names)                                         0.479    15.247
new_n1618.out[0] (.names)                                        0.261    15.508
new_n1627_1.in[0] (.names)                                       0.480    15.988
new_n1627_1.out[0] (.names)                                      0.235    16.223
new_n1645.in[1] (.names)                                         0.453    16.676
new_n1645.out[0] (.names)                                        0.261    16.937
new_n1657.in[0] (.names)                                         0.482    17.419
new_n1657.out[0] (.names)                                        0.261    17.680
new_n1661.in[1] (.names)                                         0.100    17.780
new_n1661.out[0] (.names)                                        0.235    18.015
new_n1667.in[0] (.names)                                         0.478    18.493
new_n1667.out[0] (.names)                                        0.235    18.728
n1160.in[1] (.names)                                             0.328    19.056
n1160.out[0] (.names)                                            0.261    19.317
$sdffe~3^Q~17.D[0] (.latch)                                      0.000    19.317
data arrival time                                                         19.317

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.317
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.341


#Path 16
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1589.in[2] (.names)                                         2.378    13.785
new_n1589.out[0] (.names)                                        0.261    14.046
new_n1597.in[1] (.names)                                         0.100    14.146
new_n1597.out[0] (.names)                                        0.261    14.407
new_n1609.in[1] (.names)                                         0.100    14.507
new_n1609.out[0] (.names)                                        0.261    14.768
new_n1618.in[2] (.names)                                         0.479    15.247
new_n1618.out[0] (.names)                                        0.261    15.508
new_n1627_1.in[0] (.names)                                       0.480    15.988
new_n1627_1.out[0] (.names)                                      0.235    16.223
new_n1645.in[1] (.names)                                         0.453    16.676
new_n1645.out[0] (.names)                                        0.261    16.937
new_n1657.in[0] (.names)                                         0.482    17.419
new_n1657.out[0] (.names)                                        0.261    17.680
new_n1661.in[1] (.names)                                         0.100    17.780
new_n1661.out[0] (.names)                                        0.235    18.015
new_n1660.in[0] (.names)                                         0.478    18.493
new_n1660.out[0] (.names)                                        0.235    18.728
n1155.in[1] (.names)                                             0.100    18.828
n1155.out[0] (.names)                                            0.261    19.089
$sdffe~3^Q~16.D[0] (.latch)                                      0.000    19.089
data arrival time                                                         19.089

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.089
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.113


#Path 17
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1589.in[2] (.names)                                         2.378    13.785
new_n1589.out[0] (.names)                                        0.261    14.046
new_n1597.in[1] (.names)                                         0.100    14.146
new_n1597.out[0] (.names)                                        0.261    14.407
new_n1609.in[1] (.names)                                         0.100    14.507
new_n1609.out[0] (.names)                                        0.261    14.768
new_n1618.in[2] (.names)                                         0.479    15.247
new_n1618.out[0] (.names)                                        0.261    15.508
new_n1627_1.in[0] (.names)                                       0.480    15.988
new_n1627_1.out[0] (.names)                                      0.235    16.223
new_n1645.in[1] (.names)                                         0.453    16.676
new_n1645.out[0] (.names)                                        0.261    16.937
new_n1644_1.in[0] (.names)                                       0.340    17.277
new_n1644_1.out[0] (.names)                                      0.235    17.512
new_n1650.in[0] (.names)                                         0.479    17.991
new_n1650.out[0] (.names)                                        0.235    18.226
n1145.in[1] (.names)                                             0.338    18.564
n1145.out[0] (.names)                                            0.261    18.825
$sdffe~3^Q~14.D[0] (.latch)                                      0.000    18.825
data arrival time                                                         18.825

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.825
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.848


#Path 18
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1589.in[2] (.names)                                         2.378    13.785
new_n1589.out[0] (.names)                                        0.261    14.046
new_n1597.in[1] (.names)                                         0.100    14.146
new_n1597.out[0] (.names)                                        0.261    14.407
new_n1609.in[1] (.names)                                         0.100    14.507
new_n1609.out[0] (.names)                                        0.261    14.768
new_n1618.in[2] (.names)                                         0.479    15.247
new_n1618.out[0] (.names)                                        0.261    15.508
new_n1627_1.in[0] (.names)                                       0.480    15.988
new_n1627_1.out[0] (.names)                                      0.235    16.223
new_n1645.in[1] (.names)                                         0.453    16.676
new_n1645.out[0] (.names)                                        0.261    16.937
new_n1644_1.in[0] (.names)                                       0.340    17.277
new_n1644_1.out[0] (.names)                                      0.235    17.512
new_n1643_1.in[3] (.names)                                       0.479    17.991
new_n1643_1.out[0] (.names)                                      0.261    18.252
n1140.in[2] (.names)                                             0.337    18.589
n1140.out[0] (.names)                                            0.235    18.824
$sdffe~3^Q~13.D[0] (.latch)                                      0.000    18.824
data arrival time                                                         18.824

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.824
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.847


#Path 19
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1589.in[2] (.names)                                         2.378    13.785
new_n1589.out[0] (.names)                                        0.261    14.046
new_n1597.in[1] (.names)                                         0.100    14.146
new_n1597.out[0] (.names)                                        0.261    14.407
new_n1609.in[1] (.names)                                         0.100    14.507
new_n1609.out[0] (.names)                                        0.261    14.768
new_n1618.in[2] (.names)                                         0.479    15.247
new_n1618.out[0] (.names)                                        0.261    15.508
new_n1627_1.in[0] (.names)                                       0.480    15.988
new_n1627_1.out[0] (.names)                                      0.235    16.223
new_n1645.in[1] (.names)                                         0.453    16.676
new_n1645.out[0] (.names)                                        0.261    16.937
new_n1657.in[0] (.names)                                         0.482    17.419
new_n1657.out[0] (.names)                                        0.261    17.680
new_n1654.in[2] (.names)                                         0.100    17.780
new_n1654.out[0] (.names)                                        0.235    18.015
n1150.in[1] (.names)                                             0.100    18.115
n1150.out[0] (.names)                                            0.261    18.376
$sdffe~3^Q~15.D[0] (.latch)                                      0.000    18.376
data arrival time                                                         18.376

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.376
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.400


#Path 20
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1589.in[2] (.names)                                         2.378    13.785
new_n1589.out[0] (.names)                                        0.261    14.046
new_n1597.in[1] (.names)                                         0.100    14.146
new_n1597.out[0] (.names)                                        0.261    14.407
new_n1609.in[1] (.names)                                         0.100    14.507
new_n1609.out[0] (.names)                                        0.261    14.768
new_n1618.in[2] (.names)                                         0.479    15.247
new_n1618.out[0] (.names)                                        0.261    15.508
new_n1627_1.in[0] (.names)                                       0.480    15.988
new_n1627_1.out[0] (.names)                                      0.235    16.223
new_n1631_1.in[1] (.names)                                       0.100    16.323
new_n1631_1.out[0] (.names)                                      0.235    16.558
new_n1638.in[0] (.names)                                         0.100    16.658
new_n1638.out[0] (.names)                                        0.235    16.893
n1135.in[1] (.names)                                             0.328    17.221
n1135.out[0] (.names)                                            0.261    17.482
$sdffe~3^Q~12.D[0] (.latch)                                      0.000    17.482
data arrival time                                                         17.482

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.482
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.505


#Path 21
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1589.in[2] (.names)                                         2.378    13.785
new_n1589.out[0] (.names)                                        0.261    14.046
new_n1597.in[1] (.names)                                         0.100    14.146
new_n1597.out[0] (.names)                                        0.261    14.407
new_n1609.in[1] (.names)                                         0.100    14.507
new_n1609.out[0] (.names)                                        0.261    14.768
new_n1618.in[2] (.names)                                         0.479    15.247
new_n1618.out[0] (.names)                                        0.261    15.508
new_n1627_1.in[0] (.names)                                       0.480    15.988
new_n1627_1.out[0] (.names)                                      0.235    16.223
new_n1631_1.in[1] (.names)                                       0.100    16.323
new_n1631_1.out[0] (.names)                                      0.235    16.558
new_n1630.in[2] (.names)                                         0.312    16.869
new_n1630.out[0] (.names)                                        0.235    17.104
n1130.in[1] (.names)                                             0.100    17.204
n1130.out[0] (.names)                                            0.261    17.465
$sdffe~3^Q~11.D[0] (.latch)                                      0.000    17.465
data arrival time                                                         17.465

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.465
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.489


#Path 22
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1589.in[2] (.names)                                         2.378    13.785
new_n1589.out[0] (.names)                                        0.261    14.046
new_n1597.in[1] (.names)                                         0.100    14.146
new_n1597.out[0] (.names)                                        0.261    14.407
new_n1609.in[1] (.names)                                         0.100    14.507
new_n1609.out[0] (.names)                                        0.261    14.768
new_n1618.in[2] (.names)                                         0.479    15.247
new_n1618.out[0] (.names)                                        0.261    15.508
new_n1627_1.in[0] (.names)                                       0.480    15.988
new_n1627_1.out[0] (.names)                                      0.235    16.223
new_n1624_1.in[3] (.names)                                       0.100    16.323
new_n1624_1.out[0] (.names)                                      0.261    16.584
n1125.in[2] (.names)                                             0.100    16.684
n1125.out[0] (.names)                                            0.235    16.919
$sdffe~3^Q~10.D[0] (.latch)                                      0.000    16.919
data arrival time                                                         16.919

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.919
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.942


#Path 23
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1589.in[2] (.names)                                         2.378    13.785
new_n1589.out[0] (.names)                                        0.261    14.046
new_n1597.in[1] (.names)                                         0.100    14.146
new_n1597.out[0] (.names)                                        0.261    14.407
new_n1609.in[1] (.names)                                         0.100    14.507
new_n1609.out[0] (.names)                                        0.261    14.768
new_n1618.in[2] (.names)                                         0.479    15.247
new_n1618.out[0] (.names)                                        0.261    15.508
new_n1621.in[1] (.names)                                         0.480    15.988
new_n1621.out[0] (.names)                                        0.235    16.223
n1120.in[1] (.names)                                             0.340    16.563
n1120.out[0] (.names)                                            0.261    16.824
$sdffe~3^Q~9.D[0] (.latch)                                       0.000    16.824
data arrival time                                                         16.824

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.824
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.848


#Path 24
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1589.in[2] (.names)                                         2.378    13.785
new_n1589.out[0] (.names)                                        0.261    14.046
new_n1597.in[1] (.names)                                         0.100    14.146
new_n1597.out[0] (.names)                                        0.261    14.407
new_n1609.in[1] (.names)                                         0.100    14.507
new_n1609.out[0] (.names)                                        0.261    14.768
new_n1618.in[2] (.names)                                         0.479    15.247
new_n1618.out[0] (.names)                                        0.261    15.508
new_n1615_1.in[2] (.names)                                       0.480    15.988
new_n1615_1.out[0] (.names)                                      0.235    16.223
n1115.in[1] (.names)                                             0.311    16.533
n1115.out[0] (.names)                                            0.261    16.794
$sdffe~3^Q~8.D[0] (.latch)                                       0.000    16.794
data arrival time                                                         16.794

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.794
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.818


#Path 25
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1594.in[0] (.names)                                         2.378    13.785
new_n1594.out[0] (.names)                                        0.261    14.046
new_n1606.in[0] (.names)                                         0.337    14.383
new_n1606.out[0] (.names)                                        0.261    14.644
new_n1612_1.in[2] (.names)                                       0.100    14.744
new_n1612_1.out[0] (.names)                                      0.235    14.979
new_n1611_1.in[3] (.names)                                       0.628    15.606
new_n1611_1.out[0] (.names)                                      0.261    15.867
n1110.in[1] (.names)                                             0.479    16.346
n1110.out[0] (.names)                                            0.261    16.607
$sdffe~3^Q~7.D[0] (.latch)                                       0.000    16.607
data arrival time                                                         16.607

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.607
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.631


#Path 26
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1594.in[0] (.names)                                         2.378    13.785
new_n1594.out[0] (.names)                                        0.261    14.046
new_n1598.in[0] (.names)                                         0.100    14.146
new_n1598.out[0] (.names)                                        0.235    14.381
new_n1596_1.in[1] (.names)                                       0.480    14.861
new_n1596_1.out[0] (.names)                                      0.235    15.096
n1095.in[1] (.names)                                             0.615    15.710
n1095.out[0] (.names)                                            0.261    15.971
$sdffe~3^Q~4.D[0] (.latch)                                       0.000    15.971
data arrival time                                                         15.971

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.995


#Path 27
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1589.in[2] (.names)                                         2.378    13.785
new_n1589.out[0] (.names)                                        0.261    14.046
new_n1597.in[1] (.names)                                         0.100    14.146
new_n1597.out[0] (.names)                                        0.261    14.407
new_n1609.in[1] (.names)                                         0.100    14.507
new_n1609.out[0] (.names)                                        0.261    14.768
new_n1604_1.in[1] (.names)                                       0.479    15.247
new_n1604_1.out[0] (.names)                                      0.235    15.482
n1105.in[1] (.names)                                             0.100    15.582
n1105.out[0] (.names)                                            0.261    15.843
$sdffe~3^Q~6.D[0] (.latch)                                       0.000    15.843
data arrival time                                                         15.843

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.843
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.866


#Path 28
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1594.in[0] (.names)                                         2.378    13.785
new_n1594.out[0] (.names)                                        0.261    14.046
new_n1598.in[0] (.names)                                         0.100    14.146
new_n1598.out[0] (.names)                                        0.235    14.381
new_n1600_1.in[1] (.names)                                       0.480    14.861
new_n1600_1.out[0] (.names)                                      0.261    15.122
n1100.in[1] (.names)                                             0.332    15.454
n1100.out[0] (.names)                                            0.261    15.715
$sdffe~3^Q~5.D[0] (.latch)                                       0.000    15.715
data arrival time                                                         15.715

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.715
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.739


#Path 29
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[3] (multiply)                                     1.523    11.406
new_n1593.in[0] (.names)                                         2.375    13.781
new_n1593.out[0] (.names)                                        0.235    14.016
new_n1592_1.in[3] (.names)                                       0.627    14.643
new_n1592_1.out[0] (.names)                                      0.261    14.904
n1090.in[1] (.names)                                             0.340    15.244
n1090.out[0] (.names)                                            0.261    15.505
$sdffe~3^Q~3.D[0] (.latch)                                       0.000    15.505
data arrival time                                                         15.505

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.505
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.529


#Path 30
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1589.in[2] (.names)                                         2.378    13.785
new_n1589.out[0] (.names)                                        0.261    14.046
new_n1588_1.in[0] (.names)                                       0.482    14.528
new_n1588_1.out[0] (.names)                                      0.235    14.763
n1085.in[1] (.names)                                             0.337    15.100
n1085.out[0] (.names)                                            0.261    15.361
$sdffe~3^Q~2.D[0] (.latch)                                       0.000    15.361
data arrival time                                                         15.361

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.361
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.384


#Path 31
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[1] (multiply)                                     1.523    11.406
new_n1586.in[4] (.names)                                         2.378    13.785
new_n1586.out[0] (.names)                                        0.261    14.046
n1080.in[1] (.names)                                             0.338    14.384
n1080.out[0] (.names)                                            0.261    14.645
$sdffe~3^Q~1.D[0] (.latch)                                       0.000    14.645
data arrival time                                                         14.645

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -14.645
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.668


#Path 32
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[14] (multiply)                                    1.523     2.631
$mul~15[0].a[14] (multiply)                                      2.878     5.508
$mul~15[0].out[21] (multiply)                                    1.523     7.031
$mul~16[0].a[21] (multiply)                                      2.852     9.883
$mul~16[0].out[0] (multiply)                                     1.523    11.406
new_n1584_1.in[2] (.names)                                       2.239    13.645
new_n1584_1.out[0] (.names)                                      0.261    13.906
n1075.in[2] (.names)                                             0.337    14.243
n1075.out[0] (.names)                                            0.235    14.478
$sdffe~3^Q~0.D[0] (.latch)                                       0.000    14.478
data arrival time                                                         14.478

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -14.478
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.501


#Path 33
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1832.in[0] (.names)                                         0.100     8.336
new_n1832.out[0] (.names)                                        0.235     8.571
new_n1842.in[0] (.names)                                         0.458     9.029
new_n1842.out[0] (.names)                                        0.261     9.290
new_n1849.in[5] (.names)                                         0.100     9.390
new_n1849.out[0] (.names)                                        0.261     9.651
new_n1857.in[0] (.names)                                         0.100     9.751
new_n1857.out[0] (.names)                                        0.261    10.012
new_n1865.in[2] (.names)                                         0.100    10.112
new_n1865.out[0] (.names)                                        0.261    10.373
new_n1870.in[0] (.names)                                         0.588    10.962
new_n1870.out[0] (.names)                                        0.235    11.197
new_n1872.in[0] (.names)                                         0.100    11.297
new_n1872.out[0] (.names)                                        0.261    11.558
n1513.in[4] (.names)                                             0.100    11.658
n1513.out[0] (.names)                                            0.261    11.919
$sdffe~4^Q~30.D[0] (.latch)                                      0.000    11.919
data arrival time                                                         11.919

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.919
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.942


#Path 34
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1832.in[0] (.names)                                         0.100     8.336
new_n1832.out[0] (.names)                                        0.235     8.571
new_n1842.in[0] (.names)                                         0.458     9.029
new_n1842.out[0] (.names)                                        0.261     9.290
new_n1849.in[5] (.names)                                         0.100     9.390
new_n1849.out[0] (.names)                                        0.261     9.651
new_n1857.in[0] (.names)                                         0.100     9.751
new_n1857.out[0] (.names)                                        0.261    10.012
new_n1865.in[2] (.names)                                         0.100    10.112
new_n1865.out[0] (.names)                                        0.261    10.373
new_n1870.in[0] (.names)                                         0.588    10.962
new_n1870.out[0] (.names)                                        0.235    11.197
new_n1869.in[1] (.names)                                         0.100    11.297
new_n1869.out[0] (.names)                                        0.261    11.558
n1508.in[2] (.names)                                             0.100    11.658
n1508.out[0] (.names)                                            0.235    11.893
$sdffe~4^Q~29.D[0] (.latch)                                      0.000    11.893
data arrival time                                                         11.893

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.893
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.916


#Path 35
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1832.in[0] (.names)                                         0.100     8.336
new_n1832.out[0] (.names)                                        0.235     8.571
new_n1842.in[0] (.names)                                         0.458     9.029
new_n1842.out[0] (.names)                                        0.261     9.290
new_n1849.in[5] (.names)                                         0.100     9.390
new_n1849.out[0] (.names)                                        0.261     9.651
new_n1857.in[0] (.names)                                         0.100     9.751
new_n1857.out[0] (.names)                                        0.261    10.012
new_n1865.in[2] (.names)                                         0.100    10.112
new_n1865.out[0] (.names)                                        0.261    10.373
new_n1870.in[0] (.names)                                         0.588    10.962
new_n1870.out[0] (.names)                                        0.235    11.197
new_n1874.in[0] (.names)                                         0.100    11.297
new_n1874.out[0] (.names)                                        0.235    11.532
n1518.in[2] (.names)                                             0.100    11.632
n1518.out[0] (.names)                                            0.261    11.893
$sdffe~4^Q~31.D[0] (.latch)                                      0.000    11.893
data arrival time                                                         11.893

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.893
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.916


#Path 36
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1832.in[0] (.names)                                         0.100     8.336
new_n1832.out[0] (.names)                                        0.235     8.571
new_n1842.in[0] (.names)                                         0.458     9.029
new_n1842.out[0] (.names)                                        0.261     9.290
new_n1849.in[5] (.names)                                         0.100     9.390
new_n1849.out[0] (.names)                                        0.261     9.651
new_n1857.in[0] (.names)                                         0.100     9.751
new_n1857.out[0] (.names)                                        0.261    10.012
new_n1865.in[2] (.names)                                         0.100    10.112
new_n1865.out[0] (.names)                                        0.261    10.373
new_n1864.in[0] (.names)                                         0.588    10.962
new_n1864.out[0] (.names)                                        0.235    11.197
n1498.in[1] (.names)                                             0.100    11.297
n1498.out[0] (.names)                                            0.261    11.558
$sdffe~4^Q~27.D[0] (.latch)                                      0.000    11.558
data arrival time                                                         11.558

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.558
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.581


#Path 37
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1832.in[0] (.names)                                         0.100     8.336
new_n1832.out[0] (.names)                                        0.235     8.571
new_n1842.in[0] (.names)                                         0.458     9.029
new_n1842.out[0] (.names)                                        0.261     9.290
new_n1849.in[5] (.names)                                         0.100     9.390
new_n1849.out[0] (.names)                                        0.261     9.651
new_n1857.in[0] (.names)                                         0.100     9.751
new_n1857.out[0] (.names)                                        0.261    10.012
new_n1865.in[2] (.names)                                         0.100    10.112
new_n1865.out[0] (.names)                                        0.261    10.373
new_n1867.in[0] (.names)                                         0.588    10.962
new_n1867.out[0] (.names)                                        0.235    11.197
n1503.in[1] (.names)                                             0.100    11.297
n1503.out[0] (.names)                                            0.261    11.558
$sdffe~4^Q~28.D[0] (.latch)                                      0.000    11.558
data arrival time                                                         11.558

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.558
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.581


#Path 38
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1832.in[0] (.names)                                         0.100     8.336
new_n1832.out[0] (.names)                                        0.235     8.571
new_n1842.in[0] (.names)                                         0.458     9.029
new_n1842.out[0] (.names)                                        0.261     9.290
new_n1849.in[5] (.names)                                         0.100     9.390
new_n1849.out[0] (.names)                                        0.261     9.651
new_n1857.in[0] (.names)                                         0.100     9.751
new_n1857.out[0] (.names)                                        0.261    10.012
new_n1862.in[2] (.names)                                         0.100    10.112
new_n1862.out[0] (.names)                                        0.235    10.347
new_n1861.in[1] (.names)                                         0.312    10.659
new_n1861.out[0] (.names)                                        0.261    10.920
n1493.in[2] (.names)                                             0.310    11.229
n1493.out[0] (.names)                                            0.235    11.464
$sdffe~4^Q~26.D[0] (.latch)                                      0.000    11.464
data arrival time                                                         11.464

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.464
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.488


#Path 39
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1832.in[0] (.names)                                         0.100     8.336
new_n1832.out[0] (.names)                                        0.235     8.571
new_n1842.in[0] (.names)                                         0.458     9.029
new_n1842.out[0] (.names)                                        0.261     9.290
new_n1849.in[5] (.names)                                         0.100     9.390
new_n1849.out[0] (.names)                                        0.261     9.651
new_n1852.in[0] (.names)                                         0.430    10.081
new_n1852.out[0] (.names)                                        0.235    10.316
new_n1851.in[1] (.names)                                         0.100    10.416
new_n1851.out[0] (.names)                                        0.261    10.677
n1478.in[2] (.names)                                             0.340    11.017
n1478.out[0] (.names)                                            0.235    11.252
$sdffe~4^Q~23.D[0] (.latch)                                      0.000    11.252
data arrival time                                                         11.252

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.252
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.276


#Path 40
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1832.in[0] (.names)                                         0.100     8.336
new_n1832.out[0] (.names)                                        0.235     8.571
new_n1842.in[0] (.names)                                         0.458     9.029
new_n1842.out[0] (.names)                                        0.261     9.290
new_n1849.in[5] (.names)                                         0.100     9.390
new_n1849.out[0] (.names)                                        0.261     9.651
new_n1852.in[0] (.names)                                         0.430    10.081
new_n1852.out[0] (.names)                                        0.235    10.316
new_n1854.in[0] (.names)                                         0.100    10.416
new_n1854.out[0] (.names)                                        0.235    10.651
n1483.in[1] (.names)                                             0.100    10.751
n1483.out[0] (.names)                                            0.261    11.012
$sdffe~4^Q~24.D[0] (.latch)                                      0.000    11.012
data arrival time                                                         11.012

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.012
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.036


#Path 41
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1832.in[0] (.names)                                         0.100     8.336
new_n1832.out[0] (.names)                                        0.235     8.571
new_n1842.in[0] (.names)                                         0.458     9.029
new_n1842.out[0] (.names)                                        0.261     9.290
new_n1849.in[5] (.names)                                         0.100     9.390
new_n1849.out[0] (.names)                                        0.261     9.651
new_n1848.in[0] (.names)                                         0.430    10.081
new_n1848.out[0] (.names)                                        0.235    10.316
n1473.in[1] (.names)                                             0.332    10.648
n1473.out[0] (.names)                                            0.261    10.909
$sdffe~4^Q~22.D[0] (.latch)                                      0.000    10.909
data arrival time                                                         10.909

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.933


#Path 42
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1832.in[0] (.names)                                         0.100     8.336
new_n1832.out[0] (.names)                                        0.235     8.571
new_n1842.in[0] (.names)                                         0.458     9.029
new_n1842.out[0] (.names)                                        0.261     9.290
new_n1841.in[0] (.names)                                         0.311     9.601
new_n1841.out[0] (.names)                                        0.235     9.836
new_n1840.in[1] (.names)                                         0.100     9.936
new_n1840.out[0] (.names)                                        0.261    10.197
n1463.in[2] (.names)                                             0.337    10.534
n1463.out[0] (.names)                                            0.235    10.769
$sdffe~4^Q~20.D[0] (.latch)                                      0.000    10.769
data arrival time                                                         10.769

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.769
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.792


#Path 43
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1832.in[0] (.names)                                         0.100     8.336
new_n1832.out[0] (.names)                                        0.235     8.571
new_n1842.in[0] (.names)                                         0.458     9.029
new_n1842.out[0] (.names)                                        0.261     9.290
new_n1841.in[0] (.names)                                         0.311     9.601
new_n1841.out[0] (.names)                                        0.235     9.836
new_n1846.in[0] (.names)                                         0.100     9.936
new_n1846.out[0] (.names)                                        0.235    10.171
n1468.in[1] (.names)                                             0.314    10.485
n1468.out[0] (.names)                                            0.261    10.746
$sdffe~4^Q~21.D[0] (.latch)                                      0.000    10.746
data arrival time                                                         10.746

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.746
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.769


#Path 44
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1832.in[0] (.names)                                         0.100     8.336
new_n1832.out[0] (.names)                                        0.235     8.571
new_n1842.in[0] (.names)                                         0.458     9.029
new_n1842.out[0] (.names)                                        0.261     9.290
new_n1849.in[5] (.names)                                         0.100     9.390
new_n1849.out[0] (.names)                                        0.261     9.651
new_n1857.in[0] (.names)                                         0.100     9.751
new_n1857.out[0] (.names)                                        0.261    10.012
new_n1856.in[0] (.names)                                         0.100    10.112
new_n1856.out[0] (.names)                                        0.235    10.347
n1488.in[1] (.names)                                             0.100    10.447
n1488.out[0] (.names)                                            0.261    10.708
$sdffe~4^Q~25.D[0] (.latch)                                      0.000    10.708
data arrival time                                                         10.708

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.708
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.732


#Path 45
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1832.in[0] (.names)                                         0.100     8.336
new_n1832.out[0] (.names)                                        0.235     8.571
new_n1835.in[0] (.names)                                         0.100     8.671
new_n1835.out[0] (.names)                                        0.235     8.906
new_n1838.in[0] (.names)                                         0.338     9.244
new_n1838.out[0] (.names)                                        0.235     9.479
new_n1837.in[1] (.names)                                         0.100     9.579
new_n1837.out[0] (.names)                                        0.261     9.840
n1458.in[2] (.names)                                             0.100     9.940
n1458.out[0] (.names)                                            0.235    10.175
$sdffe~4^Q~19.D[0] (.latch)                                      0.000    10.175
data arrival time                                                         10.175

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.175
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.199


#Path 46
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1832.in[0] (.names)                                         0.100     8.336
new_n1832.out[0] (.names)                                        0.235     8.571
new_n1835.in[0] (.names)                                         0.100     8.671
new_n1835.out[0] (.names)                                        0.235     8.906
new_n1834.in[1] (.names)                                         0.338     9.244
new_n1834.out[0] (.names)                                        0.261     9.505
n1453.in[2] (.names)                                             0.340     9.845
n1453.out[0] (.names)                                            0.235    10.080
$sdffe~4^Q~18.D[0] (.latch)                                      0.000    10.080
data arrival time                                                         10.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.104


#Path 47
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1829.in[0] (.names)                                         0.338     8.574
new_n1829.out[0] (.names)                                        0.235     8.809
new_n1828.in[1] (.names)                                         0.100     8.909
new_n1828.out[0] (.names)                                        0.261     9.170
n1443.in[2] (.names)                                             0.335     9.505
n1443.out[0] (.names)                                            0.235     9.740
$sdffe~4^Q~16.D[0] (.latch)                                      0.000     9.740
data arrival time                                                          9.740

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.740
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.763


#Path 48
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1823.in[2] (.names)                                         0.310     8.185
new_n1823.out[0] (.names)                                        0.235     8.420
new_n1822.in[1] (.names)                                         0.332     8.752
new_n1822.out[0] (.names)                                        0.261     9.013
n1433.in[2] (.names)                                             0.338     9.351
n1433.out[0] (.names)                                            0.235     9.586
$sdffe~4^Q~14.D[0] (.latch)                                      0.000     9.586
data arrival time                                                          9.586

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.586
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.610


#Path 49
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1832.in[0] (.names)                                         0.100     8.336
new_n1832.out[0] (.names)                                        0.235     8.571
new_n1831.in[0] (.names)                                         0.100     8.671
new_n1831.out[0] (.names)                                        0.235     8.906
n1448.in[1] (.names)                                             0.100     9.006
n1448.out[0] (.names)                                            0.261     9.267
$sdffe~4^Q~17.D[0] (.latch)                                      0.000     9.267
data arrival time                                                          9.267

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.267
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.291


#Path 50
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1817.in[0] (.names)                                         0.310     8.185
new_n1817.out[0] (.names)                                        0.235     8.420
n1428.in[1] (.names)                                             0.328     8.748
n1428.out[0] (.names)                                            0.261     9.009
$sdffe~4^Q~13.D[0] (.latch)                                      0.000     9.009
data arrival time                                                          9.009

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.009
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 51
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1818.in[0] (.names)                                         0.471     7.614
new_n1818.out[0] (.names)                                        0.261     7.875
new_n1826.in[2] (.names)                                         0.100     7.975
new_n1826.out[0] (.names)                                        0.261     8.236
new_n1825.in[0] (.names)                                         0.100     8.336
new_n1825.out[0] (.names)                                        0.235     8.571
n1438.in[1] (.names)                                             0.100     8.671
n1438.out[0] (.names)                                            0.261     8.932
$sdffe~4^Q~15.D[0] (.latch)                                      0.000     8.932
data arrival time                                                          8.932

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.932
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.956


#Path 52
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1812.in[0] (.names)                                         0.100     7.243
new_n1812.out[0] (.names)                                        0.235     7.478
n1418.in[1] (.names)                                             1.170     8.648
n1418.out[0] (.names)                                            0.261     8.909
$sdffe~4^Q~11.D[0] (.latch)                                      0.000     8.909
data arrival time                                                          8.909

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.933


#Path 53
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1815.in[0] (.names)                                         0.100     7.243
new_n1815.out[0] (.names)                                        0.235     7.478
new_n1814.in[1] (.names)                                         0.100     7.578
new_n1814.out[0] (.names)                                        0.261     7.839
n1423.in[2] (.names)                                             0.100     7.939
n1423.out[0] (.names)                                            0.235     8.174
$sdffe~4^Q~12.D[0] (.latch)                                      0.000     8.174
data arrival time                                                          8.174

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.174
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.197


#Path 54
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1810.in[0] (.names)                                         0.693     6.908
new_n1810.out[0] (.names)                                        0.235     7.143
new_n1809.in[1] (.names)                                         0.100     7.243
new_n1809.out[0] (.names)                                        0.261     7.504
n1413.in[2] (.names)                                             0.337     7.841
n1413.out[0] (.names)                                            0.235     8.076
$sdffe~4^Q~10.D[0] (.latch)                                      0.000     8.076
data arrival time                                                          8.076

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.076
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.099


#Path 55
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.734     0.734
new_n1464_1.out[0] (.names)                                                                                                           0.261     0.995
new_n1470.in[0] (.names)                                                                                                              0.100     1.095
new_n1470.out[0] (.names)                                                                                                             0.235     1.330
new_n1475.in[0] (.names)                                                                                                              0.100     1.430
new_n1475.out[0] (.names)                                                                                                             0.235     1.665
new_n1480.in[0] (.names)                                                                                                              0.100     1.765
new_n1480.out[0] (.names)                                                                                                             0.235     2.000
new_n1483_1.in[0] (.names)                                                                                                            0.332     2.333
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.568
new_n1491.in[0] (.names)                                                                                                              0.615     3.182
new_n1491.out[0] (.names)                                                                                                             0.261     3.443
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.543
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.804
new_n1505.in[0] (.names)                                                                                                              0.100     3.904
new_n1505.out[0] (.names)                                                                                                             0.235     4.139
new_n1515.in[0] (.names)                                                                                                              0.476     4.615
new_n1515.out[0] (.names)                                                                                                             0.261     4.876
new_n1523_1.in[2] (.names)                                                                                                            0.100     4.976
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.237
new_n1529.in[0] (.names)                                                                                                              0.100     5.337
new_n1529.out[0] (.names)                                                                                                             0.235     5.572
new_n1537.in[0] (.names)                                                                                                              0.100     5.672
new_n1537.out[0] (.names)                                                                                                             0.261     5.933
new_n1545.in[2] (.names)                                                                                                              0.631     6.564
new_n1545.out[0] (.names)                                                                                                             0.261     6.825
new_n1547_1.in[0] (.names)                                                                                                            0.100     6.925
new_n1547_1.out[0] (.names)                                                                                                           0.261     7.186
n932.in[4] (.names)                                                                                                                   0.100     7.286
n932.out[0] (.names)                                                                                                                  0.261     7.547
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch)                         0.000     7.547
data arrival time                                                                                                                               7.547

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.547
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.571


#Path 56
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.734     0.734
new_n1464_1.out[0] (.names)                                                                                                           0.261     0.995
new_n1470.in[0] (.names)                                                                                                              0.100     1.095
new_n1470.out[0] (.names)                                                                                                             0.235     1.330
new_n1475.in[0] (.names)                                                                                                              0.100     1.430
new_n1475.out[0] (.names)                                                                                                             0.235     1.665
new_n1480.in[0] (.names)                                                                                                              0.100     1.765
new_n1480.out[0] (.names)                                                                                                             0.235     2.000
new_n1483_1.in[0] (.names)                                                                                                            0.332     2.333
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.568
new_n1491.in[0] (.names)                                                                                                              0.615     3.182
new_n1491.out[0] (.names)                                                                                                             0.261     3.443
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.543
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.804
new_n1505.in[0] (.names)                                                                                                              0.100     3.904
new_n1505.out[0] (.names)                                                                                                             0.235     4.139
new_n1515.in[0] (.names)                                                                                                              0.476     4.615
new_n1515.out[0] (.names)                                                                                                             0.261     4.876
new_n1523_1.in[2] (.names)                                                                                                            0.100     4.976
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.237
new_n1529.in[0] (.names)                                                                                                              0.100     5.337
new_n1529.out[0] (.names)                                                                                                             0.235     5.572
new_n1537.in[0] (.names)                                                                                                              0.100     5.672
new_n1537.out[0] (.names)                                                                                                             0.261     5.933
new_n1545.in[2] (.names)                                                                                                              0.631     6.564
new_n1545.out[0] (.names)                                                                                                             0.261     6.825
new_n1544_1.in[0] (.names)                                                                                                            0.100     6.925
new_n1544_1.out[0] (.names)                                                                                                           0.235     7.160
n927.in[1] (.names)                                                                                                                   0.100     7.260
n927.out[0] (.names)                                                                                                                  0.261     7.521
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch)                         0.000     7.521
data arrival time                                                                                                                               7.521

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.521
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.545


#Path 57
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.734     0.734
new_n1464_1.out[0] (.names)                                                                                                           0.261     0.995
new_n1470.in[0] (.names)                                                                                                              0.100     1.095
new_n1470.out[0] (.names)                                                                                                             0.235     1.330
new_n1475.in[0] (.names)                                                                                                              0.100     1.430
new_n1475.out[0] (.names)                                                                                                             0.235     1.665
new_n1480.in[0] (.names)                                                                                                              0.100     1.765
new_n1480.out[0] (.names)                                                                                                             0.235     2.000
new_n1483_1.in[0] (.names)                                                                                                            0.332     2.333
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.568
new_n1491.in[0] (.names)                                                                                                              0.615     3.182
new_n1491.out[0] (.names)                                                                                                             0.261     3.443
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.543
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.804
new_n1505.in[0] (.names)                                                                                                              0.100     3.904
new_n1505.out[0] (.names)                                                                                                             0.235     4.139
new_n1515.in[0] (.names)                                                                                                              0.476     4.615
new_n1515.out[0] (.names)                                                                                                             0.261     4.876
new_n1523_1.in[2] (.names)                                                                                                            0.100     4.976
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.237
new_n1529.in[0] (.names)                                                                                                              0.100     5.337
new_n1529.out[0] (.names)                                                                                                             0.235     5.572
new_n1537.in[0] (.names)                                                                                                              0.100     5.672
new_n1537.out[0] (.names)                                                                                                             0.261     5.933
new_n1545.in[2] (.names)                                                                                                              0.631     6.564
new_n1545.out[0] (.names)                                                                                                             0.261     6.825
new_n1549.in[0] (.names)                                                                                                              0.100     6.925
new_n1549.out[0] (.names)                                                                                                             0.235     7.160
n937.in[2] (.names)                                                                                                                   0.100     7.260
n937.out[0] (.names)                                                                                                                  0.261     7.521
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch)                         0.000     7.521
data arrival time                                                                                                                               7.521

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.521
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.545


#Path 58
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1807.in[0] (.names)                                         0.100     5.980
new_n1807.out[0] (.names)                                        0.235     6.215
new_n1806.in[1] (.names)                                         0.693     6.908
new_n1806.out[0] (.names)                                        0.261     7.169
n1408.in[2] (.names)                                             0.100     7.269
n1408.out[0] (.names)                                            0.235     7.504
$sdffe~4^Q~9.D[0] (.latch)                                       0.000     7.504
data arrival time                                                          7.504

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.504
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.527


#Path 59
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.734     0.734
new_n1464_1.out[0] (.names)                                                                                                           0.261     0.995
new_n1470.in[0] (.names)                                                                                                              0.100     1.095
new_n1470.out[0] (.names)                                                                                                             0.235     1.330
new_n1475.in[0] (.names)                                                                                                              0.100     1.430
new_n1475.out[0] (.names)                                                                                                             0.235     1.665
new_n1480.in[0] (.names)                                                                                                              0.100     1.765
new_n1480.out[0] (.names)                                                                                                             0.235     2.000
new_n1483_1.in[0] (.names)                                                                                                            0.332     2.333
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.568
new_n1491.in[0] (.names)                                                                                                              0.615     3.182
new_n1491.out[0] (.names)                                                                                                             0.261     3.443
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.543
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.804
new_n1505.in[0] (.names)                                                                                                              0.100     3.904
new_n1505.out[0] (.names)                                                                                                             0.235     4.139
new_n1515.in[0] (.names)                                                                                                              0.476     4.615
new_n1515.out[0] (.names)                                                                                                             0.261     4.876
new_n1523_1.in[2] (.names)                                                                                                            0.100     4.976
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.237
new_n1529.in[0] (.names)                                                                                                              0.100     5.337
new_n1529.out[0] (.names)                                                                                                             0.235     5.572
new_n1537.in[0] (.names)                                                                                                              0.100     5.672
new_n1537.out[0] (.names)                                                                                                             0.261     5.933
new_n1542.in[2] (.names)                                                                                                              0.631     6.564
new_n1542.out[0] (.names)                                                                                                             0.235     6.799
new_n1541.in[1] (.names)                                                                                                              0.100     6.899
new_n1541.out[0] (.names)                                                                                                             0.261     7.160
n922.in[2] (.names)                                                                                                                   0.100     7.260
n922.out[0] (.names)                                                                                                                  0.235     7.495
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch)                         0.000     7.495
data arrival time                                                                                                                               7.495

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.495
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.519


#Path 60
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.734     0.734
new_n1464_1.out[0] (.names)                                                                                                           0.261     0.995
new_n1470.in[0] (.names)                                                                                                              0.100     1.095
new_n1470.out[0] (.names)                                                                                                             0.235     1.330
new_n1475.in[0] (.names)                                                                                                              0.100     1.430
new_n1475.out[0] (.names)                                                                                                             0.235     1.665
new_n1480.in[0] (.names)                                                                                                              0.100     1.765
new_n1480.out[0] (.names)                                                                                                             0.235     2.000
new_n1483_1.in[0] (.names)                                                                                                            0.332     2.333
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.568
new_n1491.in[0] (.names)                                                                                                              0.615     3.182
new_n1491.out[0] (.names)                                                                                                             0.261     3.443
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.543
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.804
new_n1505.in[0] (.names)                                                                                                              0.100     3.904
new_n1505.out[0] (.names)                                                                                                             0.235     4.139
new_n1515.in[0] (.names)                                                                                                              0.476     4.615
new_n1515.out[0] (.names)                                                                                                             0.261     4.876
new_n1523_1.in[2] (.names)                                                                                                            0.100     4.976
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.237
new_n1529.in[0] (.names)                                                                                                              0.100     5.337
new_n1529.out[0] (.names)                                                                                                             0.235     5.572
new_n1537.in[0] (.names)                                                                                                              0.100     5.672
new_n1537.out[0] (.names)                                                                                                             0.261     5.933
new_n1536_1.in[0] (.names)                                                                                                            0.631     6.564
new_n1536_1.out[0] (.names)                                                                                                           0.235     6.799
n917.in[1] (.names)                                                                                                                   0.100     6.899
n917.out[0] (.names)                                                                                                                  0.261     7.160
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch)                         0.000     7.160
data arrival time                                                                                                                               7.160

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.160
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.184


#Path 61
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1801.in[1] (.names)                                         0.548     6.428
new_n1801.out[0] (.names)                                        0.261     6.689
n1398.in[2] (.names)                                             0.100     6.789
n1398.out[0] (.names)                                            0.235     7.024
$sdffe~4^Q~7.D[0] (.latch)                                       0.000     7.024
data arrival time                                                          7.024

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.024
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.047


#Path 62
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.734     0.734
new_n1464_1.out[0] (.names)                                                                                                           0.261     0.995
new_n1470.in[0] (.names)                                                                                                              0.100     1.095
new_n1470.out[0] (.names)                                                                                                             0.235     1.330
new_n1475.in[0] (.names)                                                                                                              0.100     1.430
new_n1475.out[0] (.names)                                                                                                             0.235     1.665
new_n1480.in[0] (.names)                                                                                                              0.100     1.765
new_n1480.out[0] (.names)                                                                                                             0.235     2.000
new_n1483_1.in[0] (.names)                                                                                                            0.332     2.333
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.568
new_n1491.in[0] (.names)                                                                                                              0.615     3.182
new_n1491.out[0] (.names)                                                                                                             0.261     3.443
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.543
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.804
new_n1505.in[0] (.names)                                                                                                              0.100     3.904
new_n1505.out[0] (.names)                                                                                                             0.235     4.139
new_n1515.in[0] (.names)                                                                                                              0.476     4.615
new_n1515.out[0] (.names)                                                                                                             0.261     4.876
new_n1523_1.in[2] (.names)                                                                                                            0.100     4.976
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.237
new_n1529.in[0] (.names)                                                                                                              0.100     5.337
new_n1529.out[0] (.names)                                                                                                             0.235     5.572
new_n1534.in[0] (.names)                                                                                                              0.481     6.053
new_n1534.out[0] (.names)                                                                                                             0.235     6.288
new_n1533.in[1] (.names)                                                                                                              0.100     6.388
new_n1533.out[0] (.names)                                                                                                             0.261     6.649
n912.in[2] (.names)                                                                                                                   0.100     6.749
n912.out[0] (.names)                                                                                                                  0.235     6.984
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch)                         0.000     6.984
data arrival time                                                                                                                               6.984

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.984
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.008


#Path 63
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.782     0.949
new_n1436.out[0] (.names)                                                                                                             0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.880
new_n1432.in[2] (.names)                                                                                                              0.100     1.980
new_n1432.out[0] (.names)                                                                                                             0.235     2.215
new_n1431.in[2] (.names)                                                                                                              0.100     2.315
new_n1431.out[0] (.names)                                                                                                             0.261     2.576
new_n1430.in[0] (.names)                                                                                                              0.488     3.064
new_n1430.out[0] (.names)                                                                                                             0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.047
new_n1427.in[1] (.names)                                                                                                              0.100     4.147
new_n1427.out[0] (.names)                                                                                                             0.261     4.408
n1070.in[0] (.names)                                                                                                                  0.618     5.025
n1070.out[0] (.names)                                                                                                                 0.235     5.260
new_n1507.in[5] (.names)                                                                                                              0.757     6.017
new_n1507.out[0] (.names)                                                                                                             0.261     6.278
n872.in[2] (.names)                                                                                                                   0.470     6.748
n872.out[0] (.names)                                                                                                                  0.235     6.983
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch)                         0.000     6.983
data arrival time                                                                                                                               6.983

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.983
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.007


#Path 64
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
n1070.in[0] (.names)                                                                                                                 0.618     5.025
n1070.out[0] (.names)                                                                                                                0.235     5.260
new_n1791.in[5] (.names)                                                                                                             0.761     6.022
new_n1791.out[0] (.names)                                                                                                            0.261     6.283
n1378.in[2] (.names)                                                                                                                 0.456     6.739
n1378.out[0] (.names)                                                                                                                0.235     6.974
$sdffe~4^Q~3.D[0] (.latch)                                                                                                           0.000     6.974
data arrival time                                                                                                                              6.974

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~3.clk[0] (.latch)                                                                                                         0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.974
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.997


#Path 65
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.734     0.734
new_n1464_1.out[0] (.names)                                                                                                           0.261     0.995
new_n1470.in[0] (.names)                                                                                                              0.100     1.095
new_n1470.out[0] (.names)                                                                                                             0.235     1.330
new_n1475.in[0] (.names)                                                                                                              0.100     1.430
new_n1475.out[0] (.names)                                                                                                             0.235     1.665
new_n1480.in[0] (.names)                                                                                                              0.100     1.765
new_n1480.out[0] (.names)                                                                                                             0.235     2.000
new_n1483_1.in[0] (.names)                                                                                                            0.332     2.333
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.568
new_n1491.in[0] (.names)                                                                                                              0.615     3.182
new_n1491.out[0] (.names)                                                                                                             0.261     3.443
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.543
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.804
new_n1505.in[0] (.names)                                                                                                              0.100     3.904
new_n1505.out[0] (.names)                                                                                                             0.235     4.139
new_n1515.in[0] (.names)                                                                                                              0.476     4.615
new_n1515.out[0] (.names)                                                                                                             0.261     4.876
new_n1514_1.in[0] (.names)                                                                                                            0.478     5.354
new_n1514_1.out[0] (.names)                                                                                                           0.235     5.589
new_n1520.in[0] (.names)                                                                                                              0.100     5.689
new_n1520.out[0] (.names)                                                                                                             0.235     5.924
new_n1519_1.in[1] (.names)                                                                                                            0.100     6.024
new_n1519_1.out[0] (.names)                                                                                                           0.261     6.285
n887.in[2] (.names)                                                                                                                   0.335     6.619
n887.out[0] (.names)                                                                                                                  0.235     6.854
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch)                         0.000     6.854
data arrival time                                                                                                                               6.854

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.854
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.878


#Path 66
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.782     0.949
new_n1436.out[0] (.names)                                                                                                             0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.880
new_n1432.in[2] (.names)                                                                                                              0.100     1.980
new_n1432.out[0] (.names)                                                                                                             0.235     2.215
new_n1431.in[2] (.names)                                                                                                              0.100     2.315
new_n1431.out[0] (.names)                                                                                                             0.261     2.576
new_n1430.in[0] (.names)                                                                                                              0.488     3.064
new_n1430.out[0] (.names)                                                                                                             0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.047
new_n1427.in[1] (.names)                                                                                                              0.100     4.147
new_n1427.out[0] (.names)                                                                                                             0.261     4.408
n1070.in[0] (.names)                                                                                                                  0.618     5.025
n1070.out[0] (.names)                                                                                                                 0.235     5.260
new_n1525.in[5] (.names)                                                                                                              0.757     6.017
new_n1525.out[0] (.names)                                                                                                             0.261     6.278
n897.in[2] (.names)                                                                                                                   0.338     6.616
n897.out[0] (.names)                                                                                                                  0.235     6.851
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch)                         0.000     6.851
data arrival time                                                                                                                               6.851

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.851
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.875


#Path 67
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.782     0.949
new_n1436.out[0] (.names)                                                                                                             0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.880
new_n1432.in[2] (.names)                                                                                                              0.100     1.980
new_n1432.out[0] (.names)                                                                                                             0.235     2.215
new_n1431.in[2] (.names)                                                                                                              0.100     2.315
new_n1431.out[0] (.names)                                                                                                             0.261     2.576
new_n1430.in[0] (.names)                                                                                                              0.488     3.064
new_n1430.out[0] (.names)                                                                                                             0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.047
new_n1427.in[1] (.names)                                                                                                              0.100     4.147
new_n1427.out[0] (.names)                                                                                                             0.261     4.408
n1070.in[0] (.names)                                                                                                                  0.618     5.025
n1070.out[0] (.names)                                                                                                                 0.235     5.260
new_n1495.in[5] (.names)                                                                                                              0.757     6.017
new_n1495.out[0] (.names)                                                                                                             0.261     6.278
n852.in[2] (.names)                                                                                                                   0.338     6.616
n852.out[0] (.names)                                                                                                                  0.235     6.851
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch)                         0.000     6.851
data arrival time                                                                                                                               6.851

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.851
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.875


#Path 68
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.782     0.949
new_n1436.out[0] (.names)                                                                                                             0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.880
new_n1432.in[2] (.names)                                                                                                              0.100     1.980
new_n1432.out[0] (.names)                                                                                                             0.235     2.215
new_n1431.in[2] (.names)                                                                                                              0.100     2.315
new_n1431.out[0] (.names)                                                                                                             0.261     2.576
new_n1430.in[0] (.names)                                                                                                              0.488     3.064
new_n1430.out[0] (.names)                                                                                                             0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.047
new_n1427.in[1] (.names)                                                                                                              0.100     4.147
new_n1427.out[0] (.names)                                                                                                             0.261     4.408
n1070.in[0] (.names)                                                                                                                  0.618     5.025
n1070.out[0] (.names)                                                                                                                 0.235     5.260
new_n1501.in[5] (.names)                                                                                                              0.757     6.017
new_n1501.out[0] (.names)                                                                                                             0.261     6.278
n862.in[2] (.names)                                                                                                                   0.338     6.616
n862.out[0] (.names)                                                                                                                  0.235     6.851
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch)                         0.000     6.851
data arrival time                                                                                                                               6.851

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.851
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.875


#Path 69
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.782     0.949
new_n1436.out[0] (.names)                                                                                                             0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.880
new_n1432.in[2] (.names)                                                                                                              0.100     1.980
new_n1432.out[0] (.names)                                                                                                             0.235     2.215
new_n1431.in[2] (.names)                                                                                                              0.100     2.315
new_n1431.out[0] (.names)                                                                                                             0.261     2.576
new_n1430.in[0] (.names)                                                                                                              0.488     3.064
new_n1430.out[0] (.names)                                                                                                             0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.047
new_n1427.in[1] (.names)                                                                                                              0.100     4.147
new_n1427.out[0] (.names)                                                                                                             0.261     4.408
n1070.in[0] (.names)                                                                                                                  0.618     5.025
n1070.out[0] (.names)                                                                                                                 0.235     5.260
new_n1513_1.in[5] (.names)                                                                                                            0.757     6.017
new_n1513_1.out[0] (.names)                                                                                                           0.261     6.278
n882.in[2] (.names)                                                                                                                   0.335     6.613
n882.out[0] (.names)                                                                                                                  0.235     6.848
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch)                         0.000     6.848
data arrival time                                                                                                                               6.848

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.848
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.871


#Path 70
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                        0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]        0.124     0.166
new_n1436.in[2] (.names)                                                                                                              0.782     0.949
new_n1436.out[0] (.names)                                                                                                             0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                            0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.880
new_n1432.in[2] (.names)                                                                                                              0.100     1.980
new_n1432.out[0] (.names)                                                                                                             0.235     2.215
new_n1431.in[2] (.names)                                                                                                              0.100     2.315
new_n1431.out[0] (.names)                                                                                                             0.261     2.576
new_n1430.in[0] (.names)                                                                                                              0.488     3.064
new_n1430.out[0] (.names)                                                                                                             0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                           0.261     4.047
new_n1427.in[1] (.names)                                                                                                              0.100     4.147
new_n1427.out[0] (.names)                                                                                                             0.261     4.408
n1070.in[0] (.names)                                                                                                                  0.618     5.025
n1070.out[0] (.names)                                                                                                                 0.235     5.260
new_n1487.in[5] (.names)                                                                                                              0.757     6.017
new_n1487.out[0] (.names)                                                                                                             0.261     6.278
n842.in[2] (.names)                                                                                                                   0.335     6.613
n842.out[0] (.names)                                                                                                                  0.235     6.848
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch)                         0.000     6.848
data arrival time                                                                                                                               6.848

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.848
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.871


#Path 71
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n954.in[2] (.names)                                                                                                                  1.050     6.596
n954.out[0] (.names)                                                                                                                 0.235     6.831
Xoutport~3.D[0] (.latch)                                                                                                             0.000     6.831
data arrival time                                                                                                                              6.831

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~3.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.831
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.854


#Path 72
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n950.in[2] (.names)                                                                                                                  1.050     6.596
n950.out[0] (.names)                                                                                                                 0.235     6.831
Xoutport~2.D[0] (.latch)                                                                                                             0.000     6.831
data arrival time                                                                                                                              6.831

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~2.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.831
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.854


#Path 73
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n966.in[2] (.names)                                                                                                                  1.050     6.596
n966.out[0] (.names)                                                                                                                 0.235     6.831
Xoutport~6.D[0] (.latch)                                                                                                             0.000     6.831
data arrival time                                                                                                                              6.831

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~6.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.831
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.854


#Path 74
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n962.in[2] (.names)                                                                                                                  1.050     6.596
n962.out[0] (.names)                                                                                                                 0.235     6.831
Xoutport~5.D[0] (.latch)                                                                                                             0.000     6.831
data arrival time                                                                                                                              6.831

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~5.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.831
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.854


#Path 75
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n978.in[2] (.names)                                                                                                                  1.050     6.596
n978.out[0] (.names)                                                                                                                 0.235     6.831
Xoutport~9.D[0] (.latch)                                                                                                             0.000     6.831
data arrival time                                                                                                                              6.831

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~9.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.831
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.854


#Path 76
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n946.in[2] (.names)                                                                                                                  1.050     6.596
n946.out[0] (.names)                                                                                                                 0.235     6.831
Xoutport~1.D[0] (.latch)                                                                                                             0.000     6.831
data arrival time                                                                                                                              6.831

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~1.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.831
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.854


#Path 77
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n817.in[0] (.names)                                                                                                                  1.050     6.596
n817.out[0] (.names)                                                                                                                 0.235     6.831
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch)                         0.000     6.831
data arrival time                                                                                                                              6.831

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.831
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.854


#Path 78
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n827.in[0] (.names)                                                                                                                  1.050     6.596
n827.out[0] (.names)                                                                                                                 0.235     6.831
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch)                         0.000     6.831
data arrival time                                                                                                                              6.831

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.831
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.854


#Path 79
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n942.in[2] (.names)                                                                                                                  1.050     6.596
n942.out[0] (.names)                                                                                                                 0.235     6.831
Xoutport~0.D[0] (.latch)                                                                                                             0.000     6.831
data arrival time                                                                                                                              6.831

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~0.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.831
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.854


#Path 80
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
n1070.in[0] (.names)                                                                                                                 0.618     5.025
n1070.out[0] (.names)                                                                                                                0.235     5.260
new_n1796.in[5] (.names)                                                                                                             0.761     6.022
new_n1796.out[0] (.names)                                                                                                            0.261     6.283
n1388.in[2] (.names)                                                                                                                 0.311     6.593
n1388.out[0] (.names)                                                                                                                0.235     6.828
$sdffe~4^Q~5.D[0] (.latch)                                                                                                           0.000     6.828
data arrival time                                                                                                                              6.828

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~5.clk[0] (.latch)                                                                                                         0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.828
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.852


#Path 81
Startpoint: $sdffe~3^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~31.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[31] (multiply)                                      0.942     1.108
$mul~14[0].out[2] (multiply)                                     1.523     2.631
new_n1792.in[1] (.names)                                         2.318     4.949
new_n1792.out[0] (.names)                                        0.261     5.210
new_n1797.in[0] (.names)                                         0.100     5.310
new_n1797.out[0] (.names)                                        0.235     5.545
new_n1802.in[0] (.names)                                         0.100     5.645
new_n1802.out[0] (.names)                                        0.235     5.880
new_n1804.in[0] (.names)                                         0.100     5.980
new_n1804.out[0] (.names)                                        0.235     6.215
n1403.in[1] (.names)                                             0.328     6.543
n1403.out[0] (.names)                                            0.261     6.804
$sdffe~4^Q~8.D[0] (.latch)                                       0.000     6.804
data arrival time                                                          6.804

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.804
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.828


#Path 82
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
n1070.in[0] (.names)                                                                                                                 0.618     5.025
n1070.out[0] (.names)                                                                                                                0.235     5.260
new_n1462.in[5] (.names)                                                                                                             0.619     5.879
new_n1462.out[0] (.names)                                                                                                            0.261     6.140
n797.in[2] (.names)                                                                                                                  0.337     6.477
n797.out[0] (.names)                                                                                                                 0.235     6.712
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch)                         0.000     6.712
data arrival time                                                                                                                              6.712

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.712
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.736


#Path 83
Startpoint: DXport~2.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~2.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[0] (.names)                                                                                                            0.734     0.734
new_n1464_1.out[0] (.names)                                                                                                           0.261     0.995
new_n1470.in[0] (.names)                                                                                                              0.100     1.095
new_n1470.out[0] (.names)                                                                                                             0.235     1.330
new_n1475.in[0] (.names)                                                                                                              0.100     1.430
new_n1475.out[0] (.names)                                                                                                             0.235     1.665
new_n1480.in[0] (.names)                                                                                                              0.100     1.765
new_n1480.out[0] (.names)                                                                                                             0.235     2.000
new_n1483_1.in[0] (.names)                                                                                                            0.332     2.333
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.568
new_n1491.in[0] (.names)                                                                                                              0.615     3.182
new_n1491.out[0] (.names)                                                                                                             0.261     3.443
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.543
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.804
new_n1505.in[0] (.names)                                                                                                              0.100     3.904
new_n1505.out[0] (.names)                                                                                                             0.235     4.139
new_n1508_1.in[0] (.names)                                                                                                            0.769     4.908
new_n1508_1.out[0] (.names)                                                                                                           0.235     5.143
new_n1511.in[0] (.names)                                                                                                              0.619     5.762
new_n1511.out[0] (.names)                                                                                                             0.235     5.997
new_n1510.in[1] (.names)                                                                                                              0.100     6.097
new_n1510.out[0] (.names)                                                                                                             0.261     6.358
n877.in[2] (.names)                                                                                                                   0.100     6.458
n877.out[0] (.names)                                                                                                                  0.235     6.693
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch)                         0.000     6.693
data arrival time                                                                                                                               6.693

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.693
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.717


#Path 84
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
n1070.in[0] (.names)                                                                                                                 0.618     5.025
n1070.out[0] (.names)                                                                                                                0.235     5.260
new_n1469_1.in[5] (.names)                                                                                                           0.619     5.879
new_n1469_1.out[0] (.names)                                                                                                          0.261     6.140
n807.in[2] (.names)                                                                                                                  0.313     6.453
n807.out[0] (.names)                                                                                                                 0.235     6.688
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch)                         0.000     6.688
data arrival time                                                                                                                              6.688

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.688
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.712


#Path 85
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n1239.in[2] (.names)                                                                                                                 0.904     6.450
n1239.out[0] (.names)                                                                                                                0.235     6.685
Uoutport~1.D[0] (.latch)                                                                                                             0.000     6.685
data arrival time                                                                                                                              6.685

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~1.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.685
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.709


#Path 86
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n1263.in[2] (.names)                                                                                                                 0.904     6.450
n1263.out[0] (.names)                                                                                                                0.235     6.685
Uoutport~7.D[0] (.latch)                                                                                                             0.000     6.685
data arrival time                                                                                                                              6.685

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~7.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.685
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.709


#Path 87
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n974.in[2] (.names)                                                                                                                  0.904     6.450
n974.out[0] (.names)                                                                                                                 0.235     6.685
Xoutport~8.D[0] (.latch)                                                                                                             0.000     6.685
data arrival time                                                                                                                              6.685

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~8.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.685
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.709


#Path 88
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n1247.in[2] (.names)                                                                                                                 0.904     6.450
n1247.out[0] (.names)                                                                                                                0.235     6.685
Uoutport~3.D[0] (.latch)                                                                                                             0.000     6.685
data arrival time                                                                                                                              6.685

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~3.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.685
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.709


#Path 89
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n1235.in[2] (.names)                                                                                                                 0.904     6.450
n1235.out[0] (.names)                                                                                                                0.235     6.685
Uoutport~0.D[0] (.latch)                                                                                                             0.000     6.685
data arrival time                                                                                                                              6.685

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~0.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.685
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.709


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n1243.in[2] (.names)                                                                                                                 0.904     6.450
n1243.out[0] (.names)                                                                                                                0.235     6.685
Uoutport~2.D[0] (.latch)                                                                                                             0.000     6.685
data arrival time                                                                                                                              6.685

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~2.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.685
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.709


#Path 91
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n1647.in[2] (.names)                                                                                                                 0.763     6.309
n1647.out[0] (.names)                                                                                                                0.235     6.544
Youtport~31.D[0] (.latch)                                                                                                            0.000     6.544
data arrival time                                                                                                                              6.544

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~31.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.544
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.568


#Path 92
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n982.in[2] (.names)                                                                                                                  0.762     6.308
n982.out[0] (.names)                                                                                                                 0.235     6.543
Xoutport~10.D[0] (.latch)                                                                                                            0.000     6.543
data arrival time                                                                                                                              6.543

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~10.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.543
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.567


#Path 93
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n958.in[2] (.names)                                                                                                                  0.762     6.308
n958.out[0] (.names)                                                                                                                 0.235     6.543
Xoutport~4.D[0] (.latch)                                                                                                             0.000     6.543
data arrival time                                                                                                                              6.543

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~4.clk[0] (.latch)                                                                                                           0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.543
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.567


#Path 94
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n986.in[2] (.names)                                                                                                                  0.762     6.308
n986.out[0] (.names)                                                                                                                 0.235     6.543
Xoutport~11.D[0] (.latch)                                                                                                            0.000     6.543
data arrival time                                                                                                                              6.543

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~11.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.543
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.567


#Path 95
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n990.in[2] (.names)                                                                                                                  0.762     6.308
n990.out[0] (.names)                                                                                                                 0.235     6.543
Xoutport~12.D[0] (.latch)                                                                                                            0.000     6.543
data arrival time                                                                                                                              6.543

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~12.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.543
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.567


#Path 96
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n994.in[2] (.names)                                                                                                                  0.762     6.308
n994.out[0] (.names)                                                                                                                 0.235     6.543
Xoutport~13.D[0] (.latch)                                                                                                            0.000     6.543
data arrival time                                                                                                                              6.543

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~13.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.543
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.567


#Path 97
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n998.in[2] (.names)                                                                                                                  0.762     6.308
n998.out[0] (.names)                                                                                                                 0.235     6.543
Xoutport~14.D[0] (.latch)                                                                                                            0.000     6.543
data arrival time                                                                                                                              6.543

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~14.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.543
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.567


#Path 98
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n1002.in[2] (.names)                                                                                                                 0.762     6.308
n1002.out[0] (.names)                                                                                                                0.235     6.543
Xoutport~15.D[0] (.latch)                                                                                                            0.000     6.543
data arrival time                                                                                                                              6.543

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~15.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.543
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.567


#Path 99
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n1006.in[2] (.names)                                                                                                                 0.762     6.308
n1006.out[0] (.names)                                                                                                                0.235     6.543
Xoutport~16.D[0] (.latch)                                                                                                            0.000     6.543
data arrival time                                                                                                                              6.543

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~16.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.543
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.567


#Path 100
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch clocked by clk)
Endpoint  : Youtport~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n1436.in[2] (.names)                                                                                                             0.782     0.949
new_n1436.out[0] (.names)                                                                                                            0.235     1.184
new_n1434_1.in[0] (.names)                                                                                                           0.100     1.284
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.545
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.645
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.880
new_n1432.in[2] (.names)                                                                                                             0.100     1.980
new_n1432.out[0] (.names)                                                                                                            0.235     2.215
new_n1431.in[2] (.names)                                                                                                             0.100     2.315
new_n1431.out[0] (.names)                                                                                                            0.261     2.576
new_n1430.in[0] (.names)                                                                                                             0.488     3.064
new_n1430.out[0] (.names)                                                                                                            0.261     3.325
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.425
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.686
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.786
new_n1428_1.out[0] (.names)                                                                                                          0.261     4.047
new_n1427.in[1] (.names)                                                                                                             0.100     4.147
new_n1427.out[0] (.names)                                                                                                            0.261     4.408
new_n1465.in[1] (.names)                                                                                                             0.903     5.311
new_n1465.out[0] (.names)                                                                                                            0.235     5.546
n1575.in[2] (.names)                                                                                                                 0.726     6.272
n1575.out[0] (.names)                                                                                                                0.235     6.507
Youtport~13.D[0] (.latch)                                                                                                            0.000     6.507
data arrival time                                                                                                                              6.507

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Youtport~13.clk[0] (.latch)                                                                                                          0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.507
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.530


#End of timing report
