<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-at91 › include › mach › at91_twi.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>at91_twi.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-at91/include/mach/at91_twi.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005 Ivan Kokshaysky</span>
<span class="cm"> * Copyright (C) SAN People</span>
<span class="cm"> *</span>
<span class="cm"> * Two-wire Interface (TWI) registers.</span>
<span class="cm"> * Based on AT91RM9200 datasheet revision E.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef AT91_TWI_H</span>
<span class="cp">#define AT91_TWI_H</span>

<span class="cp">#define	AT91_TWI_CR		0x00		</span><span class="cm">/* Control Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_START		(1 &lt;&lt;  0)	</span><span class="cm">/* Send a Start Condition */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_STOP		(1 &lt;&lt;  1)	</span><span class="cm">/* Send a Stop Condition */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_MSEN		(1 &lt;&lt;  2)	</span><span class="cm">/* Master Transfer Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_MSDIS		(1 &lt;&lt;  3)	</span><span class="cm">/* Master Transfer Disable */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_SVEN		(1 &lt;&lt;  4)	</span><span class="cm">/* Slave Transfer Enable [SAM9260 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_SVDIS		(1 &lt;&lt;  5)	</span><span class="cm">/* Slave Transfer Disable [SAM9260 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_SWRST		(1 &lt;&lt;  7)	</span><span class="cm">/* Software Reset */</span><span class="cp"></span>

<span class="cp">#define	AT91_TWI_MMR		0x04		</span><span class="cm">/* Master Mode Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_IADRSZ		(3    &lt;&lt;  8)	</span><span class="cm">/* Internal Device Address Size */</span><span class="cp"></span>
<span class="cp">#define			AT91_TWI_IADRSZ_NO		(0 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_TWI_IADRSZ_1		(1 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_TWI_IADRSZ_2		(2 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_TWI_IADRSZ_3		(3 &lt;&lt; 8)</span>
<span class="cp">#define		AT91_TWI_MREAD		(1    &lt;&lt; 12)	</span><span class="cm">/* Master Read Direction */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_DADR		(0x7f &lt;&lt; 16)	</span><span class="cm">/* Device Address */</span><span class="cp"></span>

<span class="cp">#define	AT91_TWI_SMR		0x08		</span><span class="cm">/* Slave Mode Register [SAM9260 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_SADR		(0x7f &lt;&lt; 16)	</span><span class="cm">/* Slave Address */</span><span class="cp"></span>

<span class="cp">#define	AT91_TWI_IADR		0x0c		</span><span class="cm">/* Internal Address Register */</span><span class="cp"></span>

<span class="cp">#define	AT91_TWI_CWGR		0x10		</span><span class="cm">/* Clock Waveform Generator Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_CLDIV		(0xff &lt;&lt;  0)	</span><span class="cm">/* Clock Low Divisor */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_CHDIV		(0xff &lt;&lt;  8)	</span><span class="cm">/* Clock High Divisor */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_CKDIV		(7    &lt;&lt; 16)	</span><span class="cm">/* Clock Divider */</span><span class="cp"></span>

<span class="cp">#define	AT91_TWI_SR		0x20		</span><span class="cm">/* Status Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_TXCOMP		(1 &lt;&lt;  0)	</span><span class="cm">/* Transmission Complete */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_RXRDY		(1 &lt;&lt;  1)	</span><span class="cm">/* Receive Holding Register Ready */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_TXRDY		(1 &lt;&lt;  2)	</span><span class="cm">/* Transmit Holding Register Ready */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_SVREAD		(1 &lt;&lt;  3)	</span><span class="cm">/* Slave Read [SAM9260 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_SVACC		(1 &lt;&lt;  4)	</span><span class="cm">/* Slave Access [SAM9260 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_GACC		(1 &lt;&lt;  5)	</span><span class="cm">/* General Call Access [SAM9260 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_OVRE		(1 &lt;&lt;  6)	</span><span class="cm">/* Overrun Error [AT91RM9200 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_UNRE		(1 &lt;&lt;  7)	</span><span class="cm">/* Underrun Error [AT91RM9200 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_NACK		(1 &lt;&lt;  8)	</span><span class="cm">/* Not Acknowledged */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_ARBLST		(1 &lt;&lt;  9)	</span><span class="cm">/* Arbitration Lost [SAM9260 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_SCLWS		(1 &lt;&lt; 10)	</span><span class="cm">/* Clock Wait State [SAM9260 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_TWI_EOSACC		(1 &lt;&lt; 11)	</span><span class="cm">/* End of Slave Address [SAM9260 only] */</span><span class="cp"></span>

<span class="cp">#define	AT91_TWI_IER		0x24		</span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define	AT91_TWI_IDR		0x28		</span><span class="cm">/* Interrupt Disable Register */</span><span class="cp"></span>
<span class="cp">#define	AT91_TWI_IMR		0x2c		</span><span class="cm">/* Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define	AT91_TWI_RHR		0x30		</span><span class="cm">/* Receive Holding Register */</span><span class="cp"></span>
<span class="cp">#define	AT91_TWI_THR		0x34		</span><span class="cm">/* Transmit Holding Register */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
