open verification methodology ovm documented methodology supporting building block library verification semiconductor chip designs initial version ovm released january regular updates expanded functionality latest version ovm released january reuse concepts within ovm derived mainly urm universal reuse methodology large part based erm e reuse methodology e verification language developed verisity design ovm also brings concepts advanced verification methodology avm uvm class library brings much automation systemverilog language sequences data automation features packing copy compare etc uvm also recommendations code packaging naming conventions