Archive member included because of file (symbol)

.\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
                              .\CortexM0\ARM_GCC_441\Debug\main.o (CyDelay)
.\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                              .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o (PWM_R_WriteCompare)
.\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                              .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o (PWM_G_WriteCompare)
.\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                              .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o (PWM_B_WriteCompare)
.\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                              .\CortexM0\ARM_GCC_441\Debug\main.o (CapSense_1_Start)
.\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                              .\CortexM0\ARM_GCC_441\Debug\main.o (CapSense_1_InitializeAllBaselines)
.\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
                              .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o) (CapSense_1_ISR)
.\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
                              .\CortexM0\ARM_GCC_441\Debug\main.o (UART_1_Start)
.\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
                              .\CortexM0\ARM_GCC_441\Debug\main.o (UART_1_SpiUartWriteTxData)
.\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
                              .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o) (UART_1_UartInit)
.\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
                              .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o) (CapSense_1_CSD_Clk1_Start)
.\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
                              .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o) (CapSense_1_CSD_Clk2_Start)
.\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
                              .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o (cyfitter_cfg)
.\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)
                              .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o) (CyDelayCycles)
c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_udivsi3.o)
                              .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o (__aeabi_uidiv)
c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_divsi3.o)
                              .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o) (__aeabi_idiv)
c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
                              c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_udivsi3.o) (__aeabi_idiv0)
c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-memcpy.o)
                              .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o) (memcpy)
c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-memset.o)
                              .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o) (memset)
c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3.a(start_c.o)
                              (__cs3_start_c)
c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3micro.a(micro_isr_interrupt.o)
                              (__cs3_isr_nmi)
c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-init.o)
                              c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3.a(start_c.o) (__libc_init_array)

Allocating common symbols
Common symbol       size              file

CapSense_1_LowBaselineResetCnt
                    0x5               .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)

Discarded input sections

 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crti.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crti.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crti.o
 .data          0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtbegin.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\main.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\main.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\main.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
 .text.LED_RGB_Stop
                0x00000000       0x14 .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
 .text.LED_RGB_SetColorCircleHSV
                0x00000000      0x1dc .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysClkImoStart
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysClkImoStop
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysClkIloStart
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysClkIloStop
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysClkWriteHfclkDirect
                0x00000000       0x2c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysClkWriteSysclkDiv
                0x00000000       0x2c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysClkWriteImoFreq
                0x00000000      0x200 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtLock
                0x00000000       0x44 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtUnlock
                0x00000000       0x60 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtReadEnabledStatus
                0x00000000       0x30 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtWriteMode
                0x00000000       0x70 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtReadMode
                0x00000000       0x24 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtWriteClearOnMatch
                0x00000000       0x60 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtReadClearOnMatch
                0x00000000       0x38 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtEnable
                0x00000000       0x30 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtDisable
                0x00000000       0x30 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtWriteCascade
                0x00000000       0x68 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtReadCascade
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtWriteMatch
                0x00000000       0x6c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtWriteToggleBit
                0x00000000       0x54 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtReadToggleBit
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtReadMatch
                0x00000000       0x38 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtReadCount
                0x00000000       0x54 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtGetInterruptSource
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtClearInterrupt
                0x00000000       0xac .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysWdtResetCounters
                0x00000000       0x38 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysLvdEnable
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysLvdDisable
                0x00000000       0x28 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysLvdGetInterruptSource
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySysLvdClearInterrupt
                0x00000000       0x14 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyDisableInts
                0x00000000       0x24 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyEnableInts
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyIntSetSysVector
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyIntGetSysVector
                0x00000000       0x34 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyIntGetVector
                0x00000000       0x38 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyIntGetPriority
                0x00000000       0x54 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyIntGetState
                0x00000000       0x3c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyIntSetPending
                0x00000000       0x2c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyIntClearPending
                0x00000000       0x2c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CySoftwareReset
                0x00000000       0x20 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text.CyDelayFreq
                0x00000000       0x80 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .rodata        0x00000000       0x30 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_Stop
                0x00000000       0x34 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetQDMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetPrescaler
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetOneShot
                0x00000000       0x50 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetPWMMode
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetPWMSyncKill
                0x00000000       0x4c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetPWMStopOnKill
                0x00000000       0x4c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetPWMDeadTime
                0x00000000       0x50 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetPWMInvert
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_WriteCounter
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadCounter
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetCounterMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadPeriod
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetCompareSwap
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_WritePeriodBuf
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadPeriodBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetPeriodSwap
                0x00000000       0x4c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadCompare
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_WriteCompareBuf
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadCompareBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadCapture
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadCaptureBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetCaptureMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetReloadMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetStartMode
                0x00000000       0x4c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetStopMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetCountMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ReadStatus
                0x00000000       0x20 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_GetInterruptSourceMasked
                0x00000000       0x14 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_GetInterruptSource
                0x00000000       0x14 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_ClearInterrupt
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text.PWM_R_SetInterrupt
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_Stop
                0x00000000       0x34 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetQDMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetPrescaler
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetOneShot
                0x00000000       0x50 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetPWMMode
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetPWMSyncKill
                0x00000000       0x4c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetPWMStopOnKill
                0x00000000       0x4c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetPWMDeadTime
                0x00000000       0x50 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetPWMInvert
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_WriteCounter
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadCounter
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetCounterMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadPeriod
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetCompareSwap
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_WritePeriodBuf
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadPeriodBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetPeriodSwap
                0x00000000       0x4c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadCompare
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_WriteCompareBuf
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadCompareBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadCapture
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadCaptureBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetCaptureMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetReloadMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetStartMode
                0x00000000       0x4c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetStopMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetCountMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ReadStatus
                0x00000000       0x20 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_GetInterruptSourceMasked
                0x00000000       0x14 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_GetInterruptSource
                0x00000000       0x14 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_ClearInterrupt
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text.PWM_G_SetInterrupt
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_Stop
                0x00000000       0x34 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetQDMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetPrescaler
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetOneShot
                0x00000000       0x50 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetPWMMode
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetPWMSyncKill
                0x00000000       0x4c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetPWMStopOnKill
                0x00000000       0x4c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetPWMDeadTime
                0x00000000       0x50 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetPWMInvert
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_WriteCounter
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadCounter
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetCounterMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadPeriod
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetCompareSwap
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_WritePeriodBuf
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadPeriodBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetPeriodSwap
                0x00000000       0x4c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadCompare
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_WriteCompareBuf
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadCompareBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadCapture
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadCaptureBuf
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetCaptureMode
                0x00000000       0x44 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetReloadMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetStartMode
                0x00000000       0x4c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetStopMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetCountMode
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ReadStatus
                0x00000000       0x20 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_GetInterruptSourceMasked
                0x00000000       0x14 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_GetInterruptSource
                0x00000000       0x14 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_ClearInterrupt
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text.PWM_B_SetInterrupt
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_Stop
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_ReadSensorRaw
                0x00000000       0x24 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_GetResolutionIndex
                0x00000000       0x5c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text.CapSense_1_Calc_PRS_Resolution
                0x00000000       0x90 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_InitializeEnabledBaselines
                0x00000000       0x80 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_CheckIsSensorActive
                0x00000000      0x1a0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_CheckIsWidgetActive
                0x00000000       0x88 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_CheckIsAnyWidgetActive
                0x00000000       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_EnableWidget
                0x00000000       0xa0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text.CapSense_1_DisableWidget
                0x00000000       0xa8 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .text.UART_1_Stop
                0x00000000       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .text.UART_1_SetCustomInterruptHandler
                0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .text.UART_1_ScbModeStop
                0x00000000        0x8 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartPutArray
                0x00000000       0x34 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartGetTxBufferSize
                0x00000000       0x20 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartClearTxBuffer
                0x00000000       0x2c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartDisableIntRx
                0x00000000       0x20 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .text.UART_1_SpiUartDisableIntTx
                0x00000000       0x20 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .text.UART_1_UartSetRxAddress
                0x00000000       0x34 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .text.UART_1_UartSetRxAddressMask
                0x00000000       0x34 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .text.UART_1_UartPutString
                0x00000000       0x34 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .text.UART_1_UartPutCRLF
                0x00000000       0x24 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .text.UART_1_UartSaveConfig
                0x00000000        0x8 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .text.UART_1_UartRestoreConfig
                0x00000000        0x8 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
 .text.CapSense_1_CSD_Clk1_GetDividerRegister
                0x00000000       0x14 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
 .text.CapSense_1_CSD_Clk1_GetFractionalDividerRegister
                0x00000000        0xc .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
 .text.CapSense_1_CSD_Clk2_GetDividerRegister
                0x00000000       0x14 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
 .text.CapSense_1_CSD_Clk2_GetFractionalDividerRegister
                0x00000000        0xc .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
 .text          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .text.CYCONFIGCPY
                0x00000000       0x24 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .text.CYCONFIGCPYCODE
                0x00000000       0x24 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .data          0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)
 .bss           0x00000000        0x0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)
 .text          0x00000000       0x9c c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_divsi3.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_divsi3.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .text          0x00000000      0x100 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-memcpy.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-memcpy.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-memcpy.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-memset.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-memset.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtend.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtend.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtend.o
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtn.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtn.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtn.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3.a(start_c.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3.a(start_c.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3micro.a(micro_isr_interrupt.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3micro.a(micro_isr_interrupt.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-init.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-init.o)

Memory Configuration

Name             Origin             Length             Attributes
rom              0x00000000         0x00008000         xr
ram              0x20000000         0x00000b00         xrw
*default*        0x00000000         0xffffffff

Linker script and memory map

LOAD c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crti.o
LOAD c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtbegin.o
START GROUP
LOAD .\CortexM0\ARM_GCC_441\Debug\main.o
LOAD .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
LOAD .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
LOAD .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a
LOAD C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM0\ARM_GCC_441\Debug\CyComponentLibrary.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a
END GROUP
LOAD c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtend.o
LOAD c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtn.o
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a
LOAD c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3.a
LOAD c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3unhosted.a
LOAD c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3micro.a
END GROUP
                0x20000160                PROVIDE (__cs3_heap_start, _end)
                0x00000001                PROVIDE (__cs3_region_num, ((__cs3_regions_end - __cs3_regions) / 0x14))
                0x20001000                PROVIDE (__cs3_stack, 0x20001000)
                0x20000c00                PROVIDE (__cs3_heap_end, (__cs3_stack - 0x400))

.text           0x00000000     0x1de0
 CREATE_OBJECT_SYMBOLS
                0x00000000                PROVIDE (__cs3_interrupt_vector, RomVectors)
 *(.romvectors)
 .romvectors    0x00000000       0x10 .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
                0x00000000                RomVectors
 *(.cs3.interrupt_vector)
                0x00000001                ASSERT ((. != __cs3_interrupt_vector), No interrupt vector)
                0x00000638                PROVIDE (__cs3_reset, Reset)
 *(.cs3.reset)
                0x00000001                ASSERT ((. != __cs3_reset), No reset code)
 *(.text.cs3.init)
 .text.cs3.init
                0x00000010       0x50 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3.a(start_c.o)
                0x00000010                __cs3_start_c
 *(.psocinit)
 .psocinit      0x00000060      0x328 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
                0x000001f4                cyfitter_cfg
                0x00000388                . = (. MAX 0x100)
 *(.text .text.* .gnu.linkonce.t.*)
 .text          0x00000388       0x30 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtbegin.o
 .text.main     0x000003b8       0x5c .\CortexM0\ARM_GCC_441\Debug\main.o
                0x000003b8                main
 .text.LED_RGB_Start
                0x00000414       0x14 .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
                0x00000414                LED_RGB_Start
 .text.LED_RGB_DCWrite
                0x00000428       0x4c .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
                0x00000428                LED_RGB_DCWrite
 .text.LED_RGB_SetColorRGB
                0x00000474       0x3c .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
                0x00000474                LED_RGB_SetColorRGB
 .text.LED_RGB_SetColorCircle
                0x000004b0      0x180 .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
                0x000004b0                LED_RGB_SetColorCircle
 .text.IntDefaultHandler
                0x00000630        0x8 .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
                0x00000630                IntDefaultHandler
 .text.Reset    0x00000638       0x10 .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
                0x00000638                Reset
 .text.initialize_psoc
                0x00000648       0x5c .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
                0x00000648                initialize_psoc
 .text.CyIntSetVector
                0x000006a4       0x4c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x000006a4                CyIntSetVector
 .text.CyIntSetPriority
                0x000006f0       0xa8 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x000006f0                CyIntSetPriority
 .text.CyIntEnable
                0x00000798       0x2c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x00000798                CyIntEnable
 .text.CyIntDisable
                0x000007c4       0x2c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x000007c4                CyIntDisable
 .text.CyHalt   0x000007f0       0x14 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x000007f0                CyHalt
 .text.CyDelay  0x00000804       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x00000804                CyDelay
 .text.CyDelayUs
                0x0000084c       0x28 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x0000084c                CyDelayUs
 .text.PWM_R_Init
                0x00000874       0x54 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x00000874                PWM_R_Init
 .text.PWM_R_Enable
                0x000008c8       0x3c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x000008c8                PWM_R_Enable
 .text.PWM_R_Start
                0x00000904       0x24 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x00000904                PWM_R_Start
 .text.PWM_R_WritePeriod
                0x00000928       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x00000928                PWM_R_WritePeriod
 .text.PWM_R_WriteCompare
                0x00000944       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x00000944                PWM_R_WriteCompare
 .text.PWM_R_TriggerCommand
                0x00000960       0x3c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x00000960                PWM_R_TriggerCommand
 .text.PWM_R_SetInterruptMode
                0x0000099c       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x0000099c                PWM_R_SetInterruptMode
 .text.PWM_G_Init
                0x000009b4       0x54 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x000009b4                PWM_G_Init
 .text.PWM_G_Enable
                0x00000a08       0x3c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x00000a08                PWM_G_Enable
 .text.PWM_G_Start
                0x00000a44       0x24 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x00000a44                PWM_G_Start
 .text.PWM_G_WritePeriod
                0x00000a68       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x00000a68                PWM_G_WritePeriod
 .text.PWM_G_WriteCompare
                0x00000a84       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x00000a84                PWM_G_WriteCompare
 .text.PWM_G_TriggerCommand
                0x00000aa0       0x3c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x00000aa0                PWM_G_TriggerCommand
 .text.PWM_G_SetInterruptMode
                0x00000adc       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x00000adc                PWM_G_SetInterruptMode
 .text.PWM_B_Init
                0x00000af4       0x54 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x00000af4                PWM_B_Init
 .text.PWM_B_Enable
                0x00000b48       0x3c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x00000b48                PWM_B_Enable
 .text.PWM_B_Start
                0x00000b84       0x24 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x00000b84                PWM_B_Start
 .text.PWM_B_WritePeriod
                0x00000ba8       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x00000ba8                PWM_B_WritePeriod
 .text.PWM_B_WriteCompare
                0x00000bc4       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x00000bc4                PWM_B_WriteCompare
 .text.PWM_B_TriggerCommand
                0x00000be0       0x3c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x00000be0                PWM_B_TriggerCommand
 .text.PWM_B_SetInterruptMode
                0x00000c1c       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x00000c1c                PWM_B_SetInterruptMode
 .text.CapSense_1_Init
                0x00000c34       0x94 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00000c34                CapSense_1_Init
 .text.CapSense_1_Enable
                0x00000cc8       0x4c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00000cc8                CapSense_1_Enable
 .text.CapSense_1_Start
                0x00000d14       0x34 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00000d14                CapSense_1_Start
 .text.CapSense_1_FindNextSensor
                0x00000d48       0x68 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00000d48                CapSense_1_FindNextSensor
 .text.CapSense_1_SetScanSlotSettings
                0x00000db0       0x64 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00000db0                CapSense_1_SetScanSlotSettings
 .text.CapSense_1_ScanSensor
                0x00000e14       0x3c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00000e14                CapSense_1_ScanSensor
 .text.CapSense_1_ScanEnabledWidgets
                0x00000e50       0x58 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00000e50                CapSense_1_ScanEnabledWidgets
 .text.CapSense_1_IsBusy
                0x00000ea8       0x28 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00000ea8                CapSense_1_IsBusy
 .text.CapSense_1_ClearSensors
                0x00000ed0       0x30 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00000ed0                CapSense_1_ClearSensors
 .text.CapSense_1_EnableSensor
                0x00000f00       0xb8 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00000f00                CapSense_1_EnableSensor
 .text.CapSense_1_DisableSensor
                0x00000fb8       0xe4 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00000fb8                CapSense_1_DisableSensor
 .text.CapSense_1_PreScan
                0x0000109c       0xcc .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x0000109c                CapSense_1_PreScan
 .text.CapSense_1_PostScan
                0x00001168       0x34 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00001168                CapSense_1_PostScan
 .text.CapSense_1_SetShieldDelay
                0x0000119c       0x38 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x0000119c                CapSense_1_SetShieldDelay
 .text.CapSense_1_BaseInit
                0x000011d4       0x4c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x000011d4                CapSense_1_BaseInit
 .text.CapSense_1_InitializeSensorBaseline
                0x00001220       0x30 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x00001220                CapSense_1_InitializeSensorBaseline
 .text.CapSense_1_InitializeAllBaselines
                0x00001250       0x30 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x00001250                CapSense_1_InitializeAllBaselines
 .text.CapSense_1_UpdateSensorBaseline
                0x00001280      0x1cc .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x00001280                CapSense_1_UpdateSensorBaseline
 .text.CapSense_1_UpdateEnabledBaselines
                0x0000144c       0x64 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x0000144c                CapSense_1_UpdateEnabledBaselines
 .text.CapSense_1_FindMaximum
                0x000014b0       0xb0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x000014b0                CapSense_1_FindMaximum
 .text.CapSense_1_CalcCentroid
                0x00001560      0x184 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x00001560                CapSense_1_CalcCentroid
 .text.CapSense_1_GetCentroidPos
                0x000016e4      0x194 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x000016e4                CapSense_1_GetCentroidPos
 .text.CapSense_1_IIR4Filter
                0x00001878       0x3c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x00001878                CapSense_1_IIR4Filter
 .text.CapSense_1_ISR
                0x000018b4       0x98 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
                0x000018b4                CapSense_1_ISR
 .text.UART_1_Init
                0x0000194c        0xc .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
                0x0000194c                UART_1_Init
 .text.UART_1_Enable
                0x00001958       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
                0x00001958                UART_1_Enable
 .text.UART_1_Start
                0x00001974       0x24 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
                0x00001974                UART_1_Start
 .text.UART_1_SpiUartWriteTxData
                0x00001998       0x28 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
                0x00001998                UART_1_SpiUartWriteTxData
 .text.UART_1_UartInit
                0x000019c0       0xa8 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
                0x000019c0                UART_1_UartInit
 .text.CapSense_1_CSD_Clk1_Start
                0x00001a68       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
                0x00001a68                CapSense_1_CSD_Clk1_Start
 .text.CapSense_1_CSD_Clk1_Stop
                0x00001a84       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
                0x00001a84                CapSense_1_CSD_Clk1_Stop
 .text.CapSense_1_CSD_Clk1_SetFractionalDividerRegister
                0x00001a9c       0x38 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
                0x00001a9c                CapSense_1_CSD_Clk1_SetFractionalDividerRegister
 .text.CapSense_1_CSD_Clk2_Start
                0x00001ad4       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
                0x00001ad4                CapSense_1_CSD_Clk2_Start
 .text.CapSense_1_CSD_Clk2_Stop
                0x00001af0       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
                0x00001af0                CapSense_1_CSD_Clk2_Stop
 .text.CapSense_1_CSD_Clk2_SetFractionalDividerRegister
                0x00001b08       0x38 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
                0x00001b08                CapSense_1_CSD_Clk2_SetFractionalDividerRegister
 .text.CYMEMZERO
                0x00001b40       0x20 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .text.cfg_write_bytes32
                0x00001b60       0x80 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .text.AnalogSetDefault
                0x00001be0        0x8 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .text          0x00001be8       0x20 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)
                0x00001be8                CyDelayCycles
                0x00001bfa                CyEnterCriticalSection
                0x00001c02                CyExitCriticalSection
 .text          0x00001c08       0xc0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_divsi3.o)
                0x00001c08                __divsi3
                0x00001c08                __aeabi_idiv
                0x00001cb4                __aeabi_idivmod
 .text          0x00001cc8        0x4 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
                0x00001cc8                __aeabi_idiv0
                0x00001cc8                __aeabi_ldiv0
 .text          0x00001ccc       0x8c c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-memset.o)
                0x00001ccc                memset
 .text          0x00001d58       0x3c c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3.a(start_c.o)
                0x00001d58                __cs3_premain
 .text          0x00001d94        0x2 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3micro.a(micro_isr_interrupt.o)
                0x00001d94                __cs3_isr_external_24
                0x00001d94                __cs3_isr_external_9
                0x00001d94                __cs3_isr_external_14
                0x00001d94                __cs3_isr_reserved_9
                0x00001d94                __cs3_isr_external_4
                0x00001d94                __cs3_isr_external_21
                0x00001d94                __cs3_isr_external_0
                0x00001d94                __cs3_isr_external_27
                0x00001d94                __cs3_isr_external_11
                0x00001d94                __cs3_isr_usage_fault
                0x00001d94                __cs3_isr_svcall
                0x00001d94                __cs3_isr_external_3
                0x00001d94                __cs3_isr_mpu_fault
                0x00001d94                __cs3_isr_external_16
                0x00001d94                __cs3_isr_pendsv
                0x00001d94                __cs3_isr_external_31
                0x00001d94                __cs3_isr_nmi
                0x00001d94                __cs3_isr_external_5
                0x00001d94                __cs3_isr_external_6
                0x00001d94                __cs3_isr_external_12
                0x00001d94                __cs3_isr_hard_fault
                0x00001d94                __cs3_isr_bus_fault
                0x00001d94                __cs3_isr_external_1
                0x00001d94                __cs3_isr_external_13
                0x00001d94                __cs3_isr_external_30
                0x00001d94                __cs3_isr_external_23
                0x00001d94                __cs3_isr_external_20
                0x00001d94                __cs3_isr_debug
                0x00001d94                __cs3_isr_reserved_13
                0x00001d94                __cs3_isr_external_8
                0x00001d94                __cs3_isr_external_26
                0x00001d94                __cs3_isr_reserved_8
                0x00001d94                __cs3_isr_reserved_7
                0x00001d94                __cs3_isr_external_7
                0x00001d94                __cs3_isr_external_28
                0x00001d94                __cs3_isr_systick
                0x00001d94                __cs3_isr_external_22
                0x00001d94                __cs3_isr_external_10
                0x00001d94                __cs3_isr_external_15
                0x00001d94                __cs3_isr_interrupt
                0x00001d94                __cs3_isr_external_18
                0x00001d94                __cs3_isr_external_29
                0x00001d94                __cs3_isr_external_25
                0x00001d94                __cs3_isr_reserved_10
                0x00001d94                __cs3_isr_external_2
                0x00001d94                __cs3_isr_external_17
                0x00001d94                __cs3_isr_external_19
 *fill*         0x00001d96        0x2 00
 .text          0x00001d98       0x48 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-init.o)
                0x00001d98                __libc_init_array
 *(.plt)
 *(.gnu.warning)
 *(.glue_7t)
 .glue_7t       0x00000000        0x0 linker stubs
 *(.glue_7)
 .glue_7        0x00000000        0x0 linker stubs
 *(.vfp11_veneer)
 .vfp11_veneer  0x00000000        0x0 linker stubs
 *(.bootloader)
 *(.ARM.extab* .gnu.linkonce.armextab.*)
 *(.gcc_except_table)

.v4_bx          0x00001de0        0x0
 .v4_bx         0x00000000        0x0 linker stubs

.eh_frame_hdr
 *(.eh_frame_hdr)

.eh_frame
 *(.eh_frame)
                0x00001de0                PROVIDE (__exidx_start, .)

.ARM.exidx
 *(.ARM.exidx* .gnu.linkonce.armexidx.*)
                0x00001de0                __exidx_end = .

.rodata         0x00001de0      0x138
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata        0x00001de0       0x70 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x00001de0                CapSense_1_portTable
                0x00001de8                CapSense_1_maskTable
                0x00001dfc                CapSense_1_pinShiftTbl
                0x00001e04                CapSense_1_idac1Settings
                0x00001e0c                CapSense_1_idac2Settings
                0x00001e14                CapSense_1_widgetResolution
                0x00001e18                CapSense_1_widgetNumber
                0x00001e20                CapSense_1_PrtSelTbl
                0x00001e30                CapSense_1_PrtCfgTbl
                0x00001e40                CapSense_1_PrtDRTbl
 .rodata        0x00001e50       0x20 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x00001e50                CapSense_1_fingerThreshold
                0x00001e54                CapSense_1_noiseThreshold
                0x00001e58                CapSense_1_hysteresis
                0x00001e5c                CapSense_1_debounce
                0x00001e60                CapSense_1_rawDataIndex
                0x00001e64                CapSense_1_numberOfSensors
                0x00001e68                CapSense_1_centroidMult
                0x00001e6c                CapSense_1_posFiltersMask
 .rodata        0x00001e70       0x70 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
                0x00001ee0                . = ALIGN (0x4)
 *(.init)
 .init          0x00001ee0        0x4 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crti.o
                0x00001ee0                _init
 .init          0x00001ee4        0x8 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtn.o
                0x00001eec                . = ALIGN (0x4)
                0x00001eec                __preinit_array_start = .
 *(.preinit_array)
                0x00001eec                __preinit_array_end = .
                0x00001eec                . = ALIGN (0x4)
                0x00001eec                __init_array_start = .
 *(SORT(.init_array.*))
 *(.init_array)
 .init_array    0x00001eec        0x4 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtbegin.o
 .init_array    0x00001ef0        0x4 .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
                0x00001ef4                __init_array_end = .
                0x00001ef4                . = ALIGN (0x4)
 *(.fini)
 .fini          0x00001ef4        0x4 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crti.o
                0x00001ef4                _fini
 .fini          0x00001ef8        0x8 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtn.o
                0x00001f00                . = ALIGN (0x4)
                0x00001f00                __fini_array_start = .
 *(.fini_array)
 .fini_array    0x00001f00        0x4 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtbegin.o
 *(SORT(.fini_array.*))
                0x00001f04                __fini_array_end = .
                0x00001f04                . = ALIGN (0x4)
 *crtbegin.o(.ctors)
 *(EXCLUDE_FILE(*crtend.o) .ctors)
 *(SORT(.ctors.*))
 *crtend.o(.ctors)
                0x00001f04                . = ALIGN (0x4)
 *crtbegin.o(.dtors)
 *(EXCLUDE_FILE(*crtend.o) .dtors)
 *(SORT(.dtors.*))
 *crtend.o(.dtors)
                0x00001f04                . = ALIGN (0x4)
                0x00001f04                __cs3_regions = .
                0x00001f04        0x4 LONG 0x0
                0x00001f08        0x4 LONG 0x1f18 __cs3_region_init_ram
                0x00001f0c        0x4 LONG 0x200000c8 __cs3_region_start_data
                0x00001f10        0x4 LONG 0x38 __cs3_region_init_size_ram
                0x00001f14        0x4 LONG 0x60 __cs3_region_zero_size_ram
                0x00001f18                __cs3_regions_end = .
                0x00001f18                . = ALIGN (0x8)
                0x00001f18                _etext = .

.ramvectors     0x20000000       0xc0
                0x20000000                __cs3_region_start_ram = .
 *(.cs3.region-head.ram)
                0x20000001                ASSERT ((. == __cs3_region_start_ram), .cs3.region-head.ram not permitted)
 *(.ramvectors)
 .ramvectors    0x20000000       0xc0 .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
                0x20000000                CyRamVectors

.noinit         0x200000c0        0x4
 *(.noinit)
 .noinit        0x200000c0        0x4 .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o

.data           0x200000c8       0x38 load address 0x00001f18
                0x200000c8                __cs3_region_start_data = .
 *(.jcr)
 .jcr           0x200000c8        0x0 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtbegin.o
 .jcr           0x200000c8        0x4 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtend.o
 *(.got.plt)
 *(.got)
 *(.shdata)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x200000cc       0x10 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
                0x200000cc                cydelayFreqHz
                0x200000d0                cydelayFreqKhz
                0x200000d4                cydelayFreqMhz
                0x200000d8                cydelay32kMs
 .data          0x200000dc       0x1c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x200000dc                CapSense_1_SensorEnableMask
                0x200000e0                CapSense_1_pcTable
                0x200000f4                CapSense_1_Clk1DividerVal
                0x200000f5                CapSense_1_Clk2DividerVal
 .data          0x200000f8        0x4 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x200000f8                CapSense_1_posFiltersData
 .data          0x200000fc        0x4 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
                0x20000100                . = ALIGN (0x8)
 *(.ram)
                0x20000100                _edata = .

.bss            0x20000100       0x60 load address 0x00001f50
 *(.shbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x20000100        0x1 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtbegin.o
 .bss           0x20000101        0x1 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                0x20000101                PWM_R_initVar
 .bss           0x20000102        0x1 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                0x20000102                PWM_G_initVar
 .bss           0x20000103        0x1 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                0x20000103                PWM_B_initVar
 .bss           0x20000104       0x24 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                0x20000104                CapSense_1_initVar
                0x20000105                CapSense_1_csv
                0x20000106                CapSense_1_sensorIndex
                0x20000108                CapSense_1_SensorRaw
                0x20000114                CapSense_1_PRSResolutionTbl
 .bss           0x20000128       0x28 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x20000128                CapSense_1_SensorBaseline
                0x20000134                CapSense_1_SensorBaselineLow
                0x2000013c                CapSense_1_SensorSignal
                0x20000144                CapSense_1_SensorOnMask
                0x2000014c                CapSense_1_debounceCounter
 .bss           0x20000150        0x8 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
                0x20000150                UART_1_initVar
                0x20000154                UART_1_customIntrHandler
 *(COMMON)
 COMMON         0x20000158        0x5 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                0x20000158                CapSense_1_LowBaselineResetCnt
                0x20000160                . = ALIGN (0x8)
 *fill*         0x2000015d        0x3 00
 *(.ram.b)
                0x20000160                _end = .
                0x20000160                __end = .
                0x20000b00                __cs3_region_end_ram = (__cs3_region_start_ram + 0xb00)
                0x00000b00                __cs3_region_size_ram = 0xb00
                0x00001f18                __cs3_region_init_ram = LOADADDR (.data)
                0x00000038                __cs3_region_init_size_ram = (_edata - ADDR (.data))
                0x00000060                __cs3_region_zero_size_ram = (_end - _edata)

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.comment        0x00000000      0x2b0
 .comment       0x00000000       0x2b .\CortexM0\ARM_GCC_441\Debug\main.o
 .comment       0x0000002b       0x2b .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
 .comment       0x00000056       0x2b .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
 .comment       0x00000081       0x2b .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .comment       0x000000ac       0x2b .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .comment       0x000000d7       0x2b .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .comment       0x00000102       0x2b .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .comment       0x0000012d       0x2b .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .comment       0x00000158       0x2b .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .comment       0x00000183       0x2b .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .comment       0x000001ae       0x2b .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .comment       0x000001d9       0x2b .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .comment       0x00000204       0x2b .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .comment       0x0000022f       0x2b .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
 .comment       0x0000025a       0x2b .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
 .comment       0x00000285       0x2b .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)

.debug_aranges  0x00000000      0x968
 *(.debug_aranges)
 .debug_aranges
                0x00000000       0x20 .\CortexM0\ARM_GCC_441\Debug\main.o
 .debug_aranges
                0x00000020       0x48 .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
 .debug_aranges
                0x00000068       0x30 .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
 .debug_aranges
                0x00000098      0x198 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .debug_aranges
                0x00000230      0x158 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .debug_aranges
                0x00000388      0x158 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .debug_aranges
                0x000004e0      0x158 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .debug_aranges
                0x00000638       0xa8 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .debug_aranges
                0x000006e0       0x90 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .debug_aranges
                0x00000770       0x20 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .debug_aranges
                0x00000790       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .debug_aranges
                0x000007d8       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .debug_aranges
                0x00000820       0x50 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .debug_aranges
                0x00000870       0x40 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
 .debug_aranges
                0x000008b0       0x40 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
 .debug_aranges
                0x000008f0       0x58 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .debug_aranges
                0x00000948       0x20 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)

.debug_pubnames
                0x00000000     0x1cc4
 *(.debug_pubnames)
 .debug_pubnames
                0x00000000       0x1b .\CortexM0\ARM_GCC_441\Debug\main.o
 .debug_pubnames
                0x0000001b       0x9a .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
 .debug_pubnames
                0x000000b5       0x66 .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
 .debug_pubnames
                0x0000011b      0x470 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .debug_pubnames
                0x0000058b      0x3be .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .debug_pubnames
                0x00000949      0x3be .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .debug_pubnames
                0x00000d07      0x3be .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .debug_pubnames
                0x000010c5      0x3fa .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .debug_pubnames
                0x000014bf      0x3bb .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .debug_pubnames
                0x0000187a       0x25 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .debug_pubnames
                0x0000189f       0xaa .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .debug_pubnames
                0x00001949       0xcb .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .debug_pubnames
                0x00001a14       0xc9 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .debug_pubnames
                0x00001add       0xe2 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
 .debug_pubnames
                0x00001bbf       0xe2 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
 .debug_pubnames
                0x00001ca1       0x23 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)

.debug_info     0x00000000     0x40bd
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x00000000       0xb6 .\CortexM0\ARM_GCC_441\Debug\main.o
 .debug_info    0x000000b6      0x230 .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
 .debug_info    0x000002e6      0x150 .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
 .debug_info    0x00000436      0xa16 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .debug_info    0x00000e4c      0x782 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .debug_info    0x000015ce      0x782 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .debug_info    0x00001d50      0x782 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .debug_info    0x000024d2      0x674 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .debug_info    0x00002b46      0x827 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .debug_info    0x0000336d       0xda .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .debug_info    0x00003447      0x15a .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .debug_info    0x000035a1      0x1b3 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .debug_info    0x00003754      0x1bf .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .debug_info    0x00003913      0x154 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
 .debug_info    0x00003a67      0x154 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
 .debug_info    0x00003bbb      0x449 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .debug_info    0x00004004       0xb9 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)

.debug_abbrev   0x00000000      0xd98
 *(.debug_abbrev)
 .debug_abbrev  0x00000000       0x64 .\CortexM0\ARM_GCC_441\Debug\main.o
 .debug_abbrev  0x00000064       0xb0 .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
 .debug_abbrev  0x00000114       0xcc .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
 .debug_abbrev  0x000001e0      0x14f .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .debug_abbrev  0x0000032f       0xda .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .debug_abbrev  0x00000409       0xda .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .debug_abbrev  0x000004e3       0xda .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .debug_abbrev  0x000005bd      0x11a .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .debug_abbrev  0x000006d7      0x12c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .debug_abbrev  0x00000803       0x80 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .debug_abbrev  0x00000883       0xb1 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .debug_abbrev  0x00000934      0x101 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .debug_abbrev  0x00000a35       0xb1 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .debug_abbrev  0x00000ae6       0x9a .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
 .debug_abbrev  0x00000b80       0x9a .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
 .debug_abbrev  0x00000c1a      0x16a .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .debug_abbrev  0x00000d84       0x14 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)

.debug_line     0x00000000     0x1cdf
 *(.debug_line)
 .debug_line    0x00000000       0x69 .\CortexM0\ARM_GCC_441\Debug\main.o
 .debug_line    0x00000069      0x108 .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
 .debug_line    0x00000171       0xaa .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
 .debug_line    0x0000021b      0x476 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .debug_line    0x00000691      0x38c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .debug_line    0x00000a1d      0x38c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .debug_line    0x00000da9      0x38c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .debug_line    0x00001135      0x225 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .debug_line    0x0000135a      0x260 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .debug_line    0x000015ba       0x8c .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .debug_line    0x00001646       0xdc .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .debug_line    0x00001722       0xec .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .debug_line    0x0000180e      0x10a .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .debug_line    0x00001918       0xd1 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
 .debug_line    0x000019e9       0xd1 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
 .debug_line    0x00001aba      0x1bd .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .debug_line    0x00001c77       0x68 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)

.debug_frame    0x00000000     0x200c
 *(.debug_frame)
 .debug_frame   0x00000000       0x30 .\CortexM0\ARM_GCC_441\Debug\main.o
 .debug_frame   0x00000030       0xc8 .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
 .debug_frame   0x000000f8       0x5c .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
 .debug_frame   0x00000154      0x5ec .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .debug_frame   0x00000740      0x4e0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .debug_frame   0x00000c20      0x4e0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .debug_frame   0x00001100      0x4e0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .debug_frame   0x000015e0      0x240 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .debug_frame   0x00001820      0x1f8 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .debug_frame   0x00001a18       0x30 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .debug_frame   0x00001a48       0xbc .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .debug_frame   0x00001b04       0xcc .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .debug_frame   0x00001bd0       0xe4 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .debug_frame   0x00001cb4       0xa0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
 .debug_frame   0x00001d54       0xa0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
 .debug_frame   0x00001df4      0x108 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .debug_frame   0x00001efc       0x20 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .debug_frame   0x00001f1c       0x20 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_divsi3.o)
 .debug_frame   0x00001f3c       0x30 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-memcpy.o)
 .debug_frame   0x00001f6c       0x2c c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-memset.o)
 .debug_frame   0x00001f98       0x48 c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3.a(start_c.o)
 .debug_frame   0x00001fe0       0x2c c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-init.o)

.debug_str      0x00000000     0x2085
 *(.debug_str)
 .debug_str     0x00000000       0xef .\CortexM0\ARM_GCC_441\Debug\main.o
                                0x128 (size before relaxing)
 .debug_str     0x000000ef      0x16a .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
                                0x219 (size before relaxing)
 .debug_str     0x00000259       0x8a .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
                                0x1a1 (size before relaxing)
 .debug_str     0x000002e3      0x4e8 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
                                0x621 (size before relaxing)
 .debug_str     0x000007cb      0x3ee .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
                                0x50f (size before relaxing)
 .debug_str     0x00000bb9      0x329 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
                                0x50f (size before relaxing)
 .debug_str     0x00000ee2      0x329 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
                                0x50f (size before relaxing)
 .debug_str     0x0000120b      0x3f8 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
                                0x53b (size before relaxing)
 .debug_str     0x00001603      0x425 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
                                0x5f7 (size before relaxing)
 .debug_str     0x00001a28       0x39 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
                                0x17e (size before relaxing)
 .debug_str     0x00001a61       0xb6 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
                                0x1d3 (size before relaxing)
 .debug_str     0x00001b17       0xfa .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
                                0x217 (size before relaxing)
 .debug_str     0x00001c11       0xed .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
                                0x211 (size before relaxing)
 .debug_str     0x00001cfe      0x113 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
                                0x231 (size before relaxing)
 .debug_str     0x00001e11       0xeb .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
                                0x231 (size before relaxing)
 .debug_str     0x00001efc      0x189 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
                                0x2e8 (size before relaxing)

.debug_loc      0x00000000     0x31c4
 *(.debug_loc)
 .debug_loc     0x00000000       0x37 .\CortexM0\ARM_GCC_441\Debug\main.o
 .debug_loc     0x00000037      0x132 .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
 .debug_loc     0x00000169       0x62 .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
 .debug_loc     0x000001cb      0x9cc .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .debug_loc     0x00000b97      0x808 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .debug_loc     0x0000139f      0x808 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .debug_loc     0x00001ba7      0x808 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .debug_loc     0x000023af      0x396 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .debug_loc     0x00002745      0x339 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .debug_loc     0x00002a7e       0x37 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .debug_loc     0x00002ab5      0x10e .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .debug_loc     0x00002bc3      0x13e .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .debug_loc     0x00002d01      0x15d .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .debug_loc     0x00002e5e       0xe3 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
 .debug_loc     0x00002f41       0xe3 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
 .debug_loc     0x00003024      0x1a0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_ranges   0x00000000      0x8c8
 *(.debug_ranges)
 .debug_ranges  0x00000000       0x18 .\CortexM0\ARM_GCC_441\Debug\main.o
 .debug_ranges  0x00000018       0x40 .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
 .debug_ranges  0x00000058       0x28 .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
 .debug_ranges  0x00000080      0x190 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .debug_ranges  0x00000210      0x150 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .debug_ranges  0x00000360      0x150 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .debug_ranges  0x000004b0      0x150 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .debug_ranges  0x00000600       0xa0 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .debug_ranges  0x000006a0       0x88 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .debug_ranges  0x00000728       0x18 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .debug_ranges  0x00000740       0x40 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .debug_ranges  0x00000780       0x40 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .debug_ranges  0x000007c0       0x48 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .debug_ranges  0x00000808       0x38 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
 .debug_ranges  0x00000840       0x38 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
 .debug_ranges  0x00000878       0x50 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.note.gnu.arm.ident
 *(.note.gnu.arm.ident)

.ARM.attributes
                0x00000000       0x29
 *(.ARM.attributes)
 .ARM.attributes
                0x00000000       0x1d c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crti.o
 .ARM.attributes
                0x0000001d       0x2d c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtbegin.o
 .ARM.attributes
                0x0000004a       0x33 .\CortexM0\ARM_GCC_441\Debug\main.o
 .ARM.attributes
                0x0000007d       0x33 .\CortexM0\ARM_GCC_441\Debug\LED_RGB.o
 .ARM.attributes
                0x000000b0       0x33 .\CortexM0\ARM_GCC_441\Debug\Cm0Start.o
 .ARM.attributes
                0x000000e3       0x33 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyLib.o)
 .ARM.attributes
                0x00000116       0x33 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_R.o)
 .ARM.attributes
                0x00000149       0x33 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_G.o)
 .ARM.attributes
                0x0000017c       0x33 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(PWM_B.o)
 .ARM.attributes
                0x000001af       0x33 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1.o)
 .ARM.attributes
                0x000001e2       0x33 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSHL.o)
 .ARM.attributes
                0x00000215       0x33 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_INT.o)
 .ARM.attributes
                0x00000248       0x33 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1.o)
 .ARM.attributes
                0x0000027b       0x33 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_SPI_UART.o)
 .ARM.attributes
                0x000002ae       0x33 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(UART_1_UART.o)
 .ARM.attributes
                0x000002e1       0x33 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk1.o)
 .ARM.attributes
                0x00000314       0x33 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CapSense_1_CSD_Clk2.o)
 .ARM.attributes
                0x00000347       0x33 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(cyfitter_cfg.o)
 .ARM.attributes
                0x0000037a       0x23 .\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.a(CyBootAsmGnu.o)
 .ARM.attributes
                0x0000039d       0x1f c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_udivsi3.o)
 .ARM.attributes
                0x000003bc       0x1f c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_divsi3.o)
 .ARM.attributes
                0x000003db       0x1f c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m\libgcc.a(_dvmd_tls.o)
 .ARM.attributes
                0x000003fa       0x2d c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-memcpy.o)
 .ARM.attributes
                0x00000427       0x2d c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-memset.o)
 .ARM.attributes
                0x00000454       0x2d c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtend.o
 .ARM.attributes
                0x00000481       0x1d c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/armv6-m/crtn.o
 .ARM.attributes
                0x0000049e       0x2d c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3.a(start_c.o)
 .ARM.attributes
                0x000004cb       0x1d c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libcs3micro.a(micro_isr_interrupt.o)
 .ARM.attributes
                0x000004e8       0x2d c:/program files (x86)/cypress/psoc creator/2.2/psoc creator/import/gnu_cs/arm/4.4.1/bin/../lib/gcc/arm-none-eabi/4.4.1/../../../../arm-none-eabi/lib/armv6-m\libc.a(lib_a-init.o)

/DISCARD/
 *(.note.GNU-stack)
OUTPUT(.\CortexM0\ARM_GCC_441\Debug\Lab 3 CapSense UART.elf elf32-littlearm)
