// Seed: 3260691524
module module_0 (
    output wire id_0,
    input wire id_1,
    output tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    input tri id_5,
    input supply0 id_6,
    output wire id_7,
    input wire id_8,
    output wire id_9,
    input tri1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input tri id_15
);
  assign id_0 = 1'b0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
