
hot_garbage.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008904  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08008a94  08008a94  00018a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c94  08008c94  00020220  2**0
                  CONTENTS
  4 .ARM          00000008  08008c94  08008c94  00018c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c9c  08008c9c  00020220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c9c  08008c9c  00018c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ca0  08008ca0  00018ca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08008ca4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c94  20000220  08008ec4  00020220  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001eb4  08008ec4  00021eb4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ac6e  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bfc  00000000  00000000  0003aebe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001220  00000000  00000000  0003eac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010b8  00000000  00000000  0003fce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002594c  00000000  00000000  00040d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016058  00000000  00000000  000666e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d74c5  00000000  00000000  0007c73c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00153c01  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f48  00000000  00000000  00153c54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000220 	.word	0x20000220
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008a7c 	.word	0x08008a7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000224 	.word	0x20000224
 80001cc:	08008a7c 	.word	0x08008a7c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000568:	b5b0      	push	{r4, r5, r7, lr}
 800056a:	b0ba      	sub	sp, #232	; 0xe8
 800056c:	af00      	add	r7, sp, #0
	int status = NO_ERROR;
 800056e:	2300      	movs	r3, #0
 8000570:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000574:	f000 ffda 	bl	800152c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000578:	f000 f974 	bl	8000864 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800057c:	f000 fb14 	bl	8000ba8 <MX_GPIO_Init>
	MX_ADC2_Init();
 8000580:	f000 f9da 	bl	8000938 <MX_ADC2_Init>
	MX_ADC3_Init();
 8000584:	f000 fa2a 	bl	80009dc <MX_ADC3_Init>
	MX_CAN2_Init();
 8000588:	f000 fa7a 	bl	8000a80 <MX_CAN2_Init>
	MX_SPI1_Init();
 800058c:	f000 faac 	bl	8000ae8 <MX_SPI1_Init>
	MX_USART3_UART_Init();
 8000590:	f000 fae0 	bl	8000b54 <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 8000594:	f007 f866 	bl	8007664 <MX_USB_DEVICE_Init>
	/* USER CODE BEGIN 2 */

	uint8_t onStat[3] = { 'M', '3', '\n' };
 8000598:	4aa7      	ldr	r2, [pc, #668]	; (8000838 <main+0x2d0>)
 800059a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800059e:	6812      	ldr	r2, [r2, #0]
 80005a0:	4611      	mov	r1, r2
 80005a2:	8019      	strh	r1, [r3, #0]
 80005a4:	3302      	adds	r3, #2
 80005a6:	0c12      	lsrs	r2, r2, #16
 80005a8:	701a      	strb	r2, [r3, #0]
	uint8_t offStat[3] = { 'M', '5', '\n' };
 80005aa:	4aa4      	ldr	r2, [pc, #656]	; (800083c <main+0x2d4>)
 80005ac:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80005b0:	6812      	ldr	r2, [r2, #0]
 80005b2:	4611      	mov	r1, r2
 80005b4:	8019      	strh	r1, [r3, #0]
 80005b6:	3302      	adds	r3, #2
 80005b8:	0c12      	lsrs	r2, r2, #16
 80005ba:	701a      	strb	r2, [r3, #0]
	uint8_t ssStat[3] = { 'S', 'S', '\n' };
 80005bc:	4aa0      	ldr	r2, [pc, #640]	; (8000840 <main+0x2d8>)
 80005be:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80005c2:	6812      	ldr	r2, [r2, #0]
 80005c4:	4611      	mov	r1, r2
 80005c6:	8019      	strh	r1, [r3, #0]
 80005c8:	3302      	adds	r3, #2
 80005ca:	0c12      	lsrs	r2, r2, #16
 80005cc:	701a      	strb	r2, [r3, #0]
	uint8_t ack[3] = { 'A', 'C', '\n' };
 80005ce:	4a9d      	ldr	r2, [pc, #628]	; (8000844 <main+0x2dc>)
 80005d0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80005d4:	6812      	ldr	r2, [r2, #0]
 80005d6:	4611      	mov	r1, r2
 80005d8:	8019      	strh	r1, [r3, #0]
 80005da:	3302      	adds	r3, #2
 80005dc:	0c12      	lsrs	r2, r2, #16
 80005de:	701a      	strb	r2, [r3, #0]
	uint8_t errorMsg[3] = { 'E', 'R', '\n' };
 80005e0:	4a99      	ldr	r2, [pc, #612]	; (8000848 <main+0x2e0>)
 80005e2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80005e6:	6812      	ldr	r2, [r2, #0]
 80005e8:	4611      	mov	r1, r2
 80005ea:	8019      	strh	r1, [r3, #0]
 80005ec:	3302      	adds	r3, #2
 80005ee:	0c12      	lsrs	r2, r2, #16
 80005f0:	701a      	strb	r2, [r3, #0]

	char initTx[] = "11111111111111111111"; //twenty 1s
 80005f2:	4b96      	ldr	r3, [pc, #600]	; (800084c <main+0x2e4>)
 80005f4:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 80005f8:	461d      	mov	r5, r3
 80005fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005fe:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000602:	6020      	str	r0, [r4, #0]
 8000604:	3404      	adds	r4, #4
 8000606:	7021      	strb	r1, [r4, #0]

	char *initTxPtr = initTx;
 8000608:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800060c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

	uint8_t CDCtx[50] = { 'A', '2', '3', '4', '5', '6', '7', '\n' };
 8000610:	4a8f      	ldr	r2, [pc, #572]	; (8000850 <main+0x2e8>)
 8000612:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000616:	ca07      	ldmia	r2, {r0, r1, r2}
 8000618:	c303      	stmia	r3!, {r0, r1}
 800061a:	701a      	strb	r2, [r3, #0]
 800061c:	f107 037d 	add.w	r3, r7, #125	; 0x7d
 8000620:	2229      	movs	r2, #41	; 0x29
 8000622:	2100      	movs	r1, #0
 8000624:	4618      	mov	r0, r3
 8000626:	f007 fd65 	bl	80080f4 <memset>

	char CDCrx[100];

	CDCrx[0] = 'a';
 800062a:	2361      	movs	r3, #97	; 0x61
 800062c:	743b      	strb	r3, [r7, #16]

	char *CDCrxPtr1 = &CDCrx[2];
 800062e:	f107 0310 	add.w	r3, r7, #16
 8000632:	3302      	adds	r3, #2
 8000634:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8

	uint32_t x = -99;
 8000638:	f06f 0362 	mvn.w	r3, #98	; 0x62
 800063c:	60fb      	str	r3, [r7, #12]
	int rpm = 0;
 800063e:	2300      	movs	r3, #0
 8000640:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

	//HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
	while (CDCrx[0] != 'i')
 8000644:	e00a      	b.n	800065c <main+0xf4>
	{
		//if this fails to build, revert usbd_cdc_if.h and .c from github
		CDC_Receive_FS((uint8_t*) CDCrx, &x);
 8000646:	f107 020c 	add.w	r2, r7, #12
 800064a:	f107 0310 	add.w	r3, r7, #16
 800064e:	4611      	mov	r1, r2
 8000650:	4618      	mov	r0, r3
 8000652:	f007 f8b1 	bl	80077b8 <CDC_Receive_FS>
		HAL_Delay(10);
 8000656:	200a      	movs	r0, #10
 8000658:	f000 ffda 	bl	8001610 <HAL_Delay>
	while (CDCrx[0] != 'i')
 800065c:	7c3b      	ldrb	r3, [r7, #16]
 800065e:	2b69      	cmp	r3, #105	; 0x69
 8000660:	d1f1      	bne.n	8000646 <main+0xde>
	}
	CDC_Transmit_FS((uint8_t*) initTxPtr, 18);
 8000662:	2112      	movs	r1, #18
 8000664:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 8000668:	f007 f8ba 	bl	80077e0 <CDC_Transmit_FS>
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		CDC_Receive_FS(CDCrx, &x);
 800066c:	f107 020c 	add.w	r2, r7, #12
 8000670:	f107 0310 	add.w	r3, r7, #16
 8000674:	4611      	mov	r1, r2
 8000676:	4618      	mov	r0, r3
 8000678:	f007 f89e 	bl	80077b8 <CDC_Receive_FS>

		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 800067c:	2201      	movs	r2, #1
 800067e:	2102      	movs	r1, #2
 8000680:	4874      	ldr	r0, [pc, #464]	; (8000854 <main+0x2ec>)
 8000682:	f001 fe0f 	bl	80022a4 <HAL_GPIO_WritePin>
		HAL_Delay(40);
 8000686:	2028      	movs	r0, #40	; 0x28
 8000688:	f000 ffc2 	bl	8001610 <HAL_Delay>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 800068c:	2200      	movs	r2, #0
 800068e:	2102      	movs	r1, #2
 8000690:	4870      	ldr	r0, [pc, #448]	; (8000854 <main+0x2ec>)
 8000692:	f001 fe07 	bl	80022a4 <HAL_GPIO_WritePin>
		HAL_Delay(40);
 8000696:	2028      	movs	r0, #40	; 0x28
 8000698:	f000 ffba 	bl	8001610 <HAL_Delay>

		if (CDCrx[0] == 'M')
 800069c:	7c3b      	ldrb	r3, [r7, #16]
 800069e:	2b4d      	cmp	r3, #77	; 0x4d
 80006a0:	d143      	bne.n	800072a <main+0x1c2>
		{
			if (CDCrx[1] == '3')
 80006a2:	7c7b      	ldrb	r3, [r7, #17]
 80006a4:	2b33      	cmp	r3, #51	; 0x33
 80006a6:	d11f      	bne.n	80006e8 <main+0x180>
			{
				CDC_Transmit_FS(ack, 3);
 80006a8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80006ac:	2103      	movs	r1, #3
 80006ae:	4618      	mov	r0, r3
 80006b0:	f007 f896 	bl	80077e0 <CDC_Transmit_FS>


				status = spindleFWD(&huart3);
 80006b4:	4868      	ldr	r0, [pc, #416]	; (8000858 <main+0x2f0>)
 80006b6:	f000 fb85 	bl	8000dc4 <spindleFWD>
 80006ba:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
				if (status != NO_ERROR)
 80006be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d006      	beq.n	80006d4 <main+0x16c>
				{
					CDC_Transmit_FS(errorMsg, 3);
 80006c6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80006ca:	2103      	movs	r1, #3
 80006cc:	4618      	mov	r0, r3
 80006ce:	f007 f887 	bl	80077e0 <CDC_Transmit_FS>
 80006d2:	e005      	b.n	80006e0 <main+0x178>
				}
				else
				{
					CDC_Transmit_FS(onStat, 3);
 80006d4:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80006d8:	2103      	movs	r1, #3
 80006da:	4618      	mov	r0, r3
 80006dc:	f007 f880 	bl	80077e0 <CDC_Transmit_FS>
				}

				HAL_Delay(10);
 80006e0:	200a      	movs	r0, #10
 80006e2:	f000 ff95 	bl	8001610 <HAL_Delay>
 80006e6:	e0a3      	b.n	8000830 <main+0x2c8>

			}
			else if (CDCrx[1] == '5')
 80006e8:	7c7b      	ldrb	r3, [r7, #17]
 80006ea:	2b35      	cmp	r3, #53	; 0x35
 80006ec:	f040 80a0 	bne.w	8000830 <main+0x2c8>
			{
				CDC_Transmit_FS(ack, 3);
 80006f0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80006f4:	2103      	movs	r1, #3
 80006f6:	4618      	mov	r0, r3
 80006f8:	f007 f872 	bl	80077e0 <CDC_Transmit_FS>

				if (spindleOff(&huart3) > 0)
 80006fc:	4856      	ldr	r0, [pc, #344]	; (8000858 <main+0x2f0>)
 80006fe:	f000 fb8d 	bl	8000e1c <spindleOff>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	dd06      	ble.n	8000716 <main+0x1ae>
				{

					CDC_Transmit_FS(errorMsg, 3);
 8000708:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800070c:	2103      	movs	r1, #3
 800070e:	4618      	mov	r0, r3
 8000710:	f007 f866 	bl	80077e0 <CDC_Transmit_FS>
 8000714:	e005      	b.n	8000722 <main+0x1ba>
				}
				else
				{
					CDC_Transmit_FS(offStat, 3);
 8000716:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800071a:	2103      	movs	r1, #3
 800071c:	4618      	mov	r0, r3
 800071e:	f007 f85f 	bl	80077e0 <CDC_Transmit_FS>
				}
				HAL_Delay(10);
 8000722:	200a      	movs	r0, #10
 8000724:	f000 ff74 	bl	8001610 <HAL_Delay>
 8000728:	e082      	b.n	8000830 <main+0x2c8>

			}

		}
		else if (CDCrx[0] == 'S')
 800072a:	7c3b      	ldrb	r3, [r7, #16]
 800072c:	2b53      	cmp	r3, #83	; 0x53
 800072e:	d12b      	bne.n	8000788 <main+0x220>
		{
			CDC_Transmit_FS(ack, 3);
 8000730:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000734:	2103      	movs	r1, #3
 8000736:	4618      	mov	r0, r3
 8000738:	f007 f852 	bl	80077e0 <CDC_Transmit_FS>

			CDCrx[7] = (uint8_t) NULL;
 800073c:	2300      	movs	r3, #0
 800073e:	75fb      	strb	r3, [r7, #23]
			//rounddown ok
			rpm = atoi(CDCrxPtr1) / 3;
 8000740:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8000744:	f007 fca8 	bl	8008098 <atoi>
 8000748:	4603      	mov	r3, r0
 800074a:	4a44      	ldr	r2, [pc, #272]	; (800085c <main+0x2f4>)
 800074c:	fb82 1203 	smull	r1, r2, r2, r3
 8000750:	17db      	asrs	r3, r3, #31
 8000752:	1ad3      	subs	r3, r2, r3
 8000754:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

			//if message fails, send error message
			if (setFreq(rpm, &huart3))
 8000758:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800075c:	b29b      	uxth	r3, r3
 800075e:	493e      	ldr	r1, [pc, #248]	; (8000858 <main+0x2f0>)
 8000760:	4618      	mov	r0, r3
 8000762:	f000 fb87 	bl	8000e74 <setFreq>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d006      	beq.n	800077a <main+0x212>
			{
				CDC_Transmit_FS(errorMsg, 3);
 800076c:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8000770:	2103      	movs	r1, #3
 8000772:	4618      	mov	r0, r3
 8000774:	f007 f834 	bl	80077e0 <CDC_Transmit_FS>
 8000778:	e05a      	b.n	8000830 <main+0x2c8>
			}
			else
			{
				CDC_Transmit_FS(ssStat, 3);
 800077a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800077e:	2103      	movs	r1, #3
 8000780:	4618      	mov	r0, r3
 8000782:	f007 f82d 	bl	80077e0 <CDC_Transmit_FS>
 8000786:	e053      	b.n	8000830 <main+0x2c8>
			}

		}
		else if (CDCrx[0] == 'R')
 8000788:	7c3b      	ldrb	r3, [r7, #16]
 800078a:	2b52      	cmp	r3, #82	; 0x52
 800078c:	d14b      	bne.n	8000826 <main+0x2be>
		{
			CDC_Transmit_FS(ack, 3);
 800078e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000792:	2103      	movs	r1, #3
 8000794:	4618      	mov	r0, r3
 8000796:	f007 f823 	bl	80077e0 <CDC_Transmit_FS>
			uint16_t spindleI;
			uint16_t spindleRPM;

			//if no errrors set vars

			switch (masterRd(&huart3, &spindle0))
 800079a:	1d3b      	adds	r3, r7, #4
 800079c:	4619      	mov	r1, r3
 800079e:	482e      	ldr	r0, [pc, #184]	; (8000858 <main+0x2f0>)
 80007a0:	f000 fbd2 	bl	8000f48 <masterRd>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b04      	cmp	r3, #4
 80007a8:	d01a      	beq.n	80007e0 <main+0x278>
 80007aa:	2b04      	cmp	r3, #4
 80007ac:	dc22      	bgt.n	80007f4 <main+0x28c>
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d002      	beq.n	80007b8 <main+0x250>
 80007b2:	2b03      	cmp	r3, #3
 80007b4:	d00b      	beq.n	80007ce <main+0x266>
 80007b6:	e01d      	b.n	80007f4 <main+0x28c>
			{
			case 0:
//				spindleI   = spindle0.current;
//				spindleRPM = spindle0.rpm;

				spindleI = altGetI();
 80007b8:	f000 fc6c 	bl	8001094 <altGetI>
 80007bc:	4603      	mov	r3, r0
 80007be:	f8a7 30e6 	strh.w	r3, [r7, #230]	; 0xe6
				spindleRPM = altGetRPM();
 80007c2:	f000 fc73 	bl	80010ac <altGetRPM>
 80007c6:	4603      	mov	r3, r0
 80007c8:	f8a7 30e4 	strh.w	r3, [r7, #228]	; 0xe4
				break;
 80007cc:	e01b      	b.n	8000806 <main+0x29e>
			case 3:
				//HAL_TIMEOUT
				spindleI = 777;
 80007ce:	f240 3309 	movw	r3, #777	; 0x309
 80007d2:	f8a7 30e6 	strh.w	r3, [r7, #230]	; 0xe6
				spindleRPM = 44666;
 80007d6:	f64a 637a 	movw	r3, #44666	; 0xae7a
 80007da:	f8a7 30e4 	strh.w	r3, [r7, #228]	; 0xe4
				break;
 80007de:	e012      	b.n	8000806 <main+0x29e>
			case 4:
				//CRC failed
				spindleI = 888;
 80007e0:	f44f 735e 	mov.w	r3, #888	; 0x378
 80007e4:	f8a7 30e6 	strh.w	r3, [r7, #230]	; 0xe6
				spindleRPM = getRxCRC();
 80007e8:	f000 fc6c 	bl	80010c4 <getRxCRC>
 80007ec:	4603      	mov	r3, r0
 80007ee:	f8a7 30e4 	strh.w	r3, [r7, #228]	; 0xe4
				break;
 80007f2:	e008      	b.n	8000806 <main+0x29e>
			default:
				spindleI = 999;
 80007f4:	f240 33e7 	movw	r3, #999	; 0x3e7
 80007f8:	f8a7 30e6 	strh.w	r3, [r7, #230]	; 0xe6
				spindleRPM = 44444;
 80007fc:	f64a 539c 	movw	r3, #44444	; 0xad9c
 8000800:	f8a7 30e4 	strh.w	r3, [r7, #228]	; 0xe4
				break;
 8000804:	bf00      	nop
			}

			//11 bytes long
			sprintf(CDCtx, "R%05d,%03d\n", spindleRPM, spindleI);
 8000806:	f8b7 20e4 	ldrh.w	r2, [r7, #228]	; 0xe4
 800080a:	f8b7 30e6 	ldrh.w	r3, [r7, #230]	; 0xe6
 800080e:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8000812:	4913      	ldr	r1, [pc, #76]	; (8000860 <main+0x2f8>)
 8000814:	f007 fc76 	bl	8008104 <siprintf>

			CDC_Transmit_FS(CDCtx, 11);
 8000818:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800081c:	210b      	movs	r1, #11
 800081e:	4618      	mov	r0, r3
 8000820:	f006 ffde 	bl	80077e0 <CDC_Transmit_FS>
 8000824:	e004      	b.n	8000830 <main+0x2c8>

			//delay needed since CDC tx is non blocking and OS is weird
			//HAL_Delay(20);
			//CDC_Transmit_FS(getCheck(), 11);
		}
		else if (CDCrx[0] == 'q') {
 8000826:	7c3b      	ldrb	r3, [r7, #16]
 8000828:	2b71      	cmp	r3, #113	; 0x71
 800082a:	d101      	bne.n	8000830 <main+0x2c8>
			//reboot
			HAL_NVIC_SystemReset();
 800082c:	f001 fb8d 	bl	8001f4a <HAL_NVIC_SystemReset>
		}
		//reset buffer
		CDCrx[0] = 'a';
 8000830:	2361      	movs	r3, #97	; 0x61
 8000832:	743b      	strb	r3, [r7, #16]
		CDC_Receive_FS(CDCrx, &x);
 8000834:	e71a      	b.n	800066c <main+0x104>
 8000836:	bf00      	nop
 8000838:	08008aa0 	.word	0x08008aa0
 800083c:	08008aa4 	.word	0x08008aa4
 8000840:	08008aa8 	.word	0x08008aa8
 8000844:	08008aac 	.word	0x08008aac
 8000848:	08008ab0 	.word	0x08008ab0
 800084c:	08008ab4 	.word	0x08008ab4
 8000850:	08008acc 	.word	0x08008acc
 8000854:	40020800 	.word	0x40020800
 8000858:	20000470 	.word	0x20000470
 800085c:	55555556 	.word	0x55555556
 8000860:	08008a94 	.word	0x08008a94

08000864 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b094      	sub	sp, #80	; 0x50
 8000868:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800086a:	f107 0320 	add.w	r3, r7, #32
 800086e:	2230      	movs	r2, #48	; 0x30
 8000870:	2100      	movs	r1, #0
 8000872:	4618      	mov	r0, r3
 8000874:	f007 fc3e 	bl	80080f4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000878:	f107 030c 	add.w	r3, r7, #12
 800087c:	2200      	movs	r2, #0
 800087e:	601a      	str	r2, [r3, #0]
 8000880:	605a      	str	r2, [r3, #4]
 8000882:	609a      	str	r2, [r3, #8]
 8000884:	60da      	str	r2, [r3, #12]
 8000886:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000888:	2300      	movs	r3, #0
 800088a:	60bb      	str	r3, [r7, #8]
 800088c:	4b28      	ldr	r3, [pc, #160]	; (8000930 <SystemClock_Config+0xcc>)
 800088e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000890:	4a27      	ldr	r2, [pc, #156]	; (8000930 <SystemClock_Config+0xcc>)
 8000892:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000896:	6413      	str	r3, [r2, #64]	; 0x40
 8000898:	4b25      	ldr	r3, [pc, #148]	; (8000930 <SystemClock_Config+0xcc>)
 800089a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800089c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008a0:	60bb      	str	r3, [r7, #8]
 80008a2:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008a4:	2300      	movs	r3, #0
 80008a6:	607b      	str	r3, [r7, #4]
 80008a8:	4b22      	ldr	r3, [pc, #136]	; (8000934 <SystemClock_Config+0xd0>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a21      	ldr	r2, [pc, #132]	; (8000934 <SystemClock_Config+0xd0>)
 80008ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008b2:	6013      	str	r3, [r2, #0]
 80008b4:	4b1f      	ldr	r3, [pc, #124]	; (8000934 <SystemClock_Config+0xd0>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008bc:	607b      	str	r3, [r7, #4]
 80008be:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008c0:	2301      	movs	r3, #1
 80008c2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008c8:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ca:	2302      	movs	r3, #2
 80008cc:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008ce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80008d2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80008d4:	2308      	movs	r3, #8
 80008d6:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 80008d8:	23a8      	movs	r3, #168	; 0xa8
 80008da:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008dc:	2302      	movs	r3, #2
 80008de:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 80008e0:	2307      	movs	r3, #7
 80008e2:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008e4:	f107 0320 	add.w	r3, r7, #32
 80008e8:	4618      	mov	r0, r3
 80008ea:	f002 fe77 	bl	80035dc <HAL_RCC_OscConfig>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <SystemClock_Config+0x94>
	{
		Error_Handler();
 80008f4:	f000 f9ee 	bl	8000cd4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80008f8:	230f      	movs	r3, #15
 80008fa:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008fc:	2302      	movs	r3, #2
 80008fe:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000900:	2300      	movs	r3, #0
 8000902:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000904:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000908:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800090a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800090e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000910:	f107 030c 	add.w	r3, r7, #12
 8000914:	2105      	movs	r1, #5
 8000916:	4618      	mov	r0, r3
 8000918:	f003 f8d8 	bl	8003acc <HAL_RCC_ClockConfig>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <SystemClock_Config+0xc2>
	{
		Error_Handler();
 8000922:	f000 f9d7 	bl	8000cd4 <Error_Handler>
	}
}
 8000926:	bf00      	nop
 8000928:	3750      	adds	r7, #80	; 0x50
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	40023800 	.word	0x40023800
 8000934:	40007000 	.word	0x40007000

08000938 <MX_ADC2_Init>:
 * @brief ADC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC2_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b084      	sub	sp, #16
 800093c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC2_Init 0 */

	/* USER CODE END ADC2_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800093e:	463b      	mov	r3, r7
 8000940:	2200      	movs	r2, #0
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	605a      	str	r2, [r3, #4]
 8000946:	609a      	str	r2, [r3, #8]
 8000948:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC2_Init 1 */

	/* USER CODE END ADC2_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc2.Instance = ADC2;
 800094a:	4b21      	ldr	r3, [pc, #132]	; (80009d0 <MX_ADC2_Init+0x98>)
 800094c:	4a21      	ldr	r2, [pc, #132]	; (80009d4 <MX_ADC2_Init+0x9c>)
 800094e:	601a      	str	r2, [r3, #0]
	hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000950:	4b1f      	ldr	r3, [pc, #124]	; (80009d0 <MX_ADC2_Init+0x98>)
 8000952:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000956:	605a      	str	r2, [r3, #4]
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000958:	4b1d      	ldr	r3, [pc, #116]	; (80009d0 <MX_ADC2_Init+0x98>)
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
	hadc2.Init.ScanConvMode = DISABLE;
 800095e:	4b1c      	ldr	r3, [pc, #112]	; (80009d0 <MX_ADC2_Init+0x98>)
 8000960:	2200      	movs	r2, #0
 8000962:	611a      	str	r2, [r3, #16]
	hadc2.Init.ContinuousConvMode = DISABLE;
 8000964:	4b1a      	ldr	r3, [pc, #104]	; (80009d0 <MX_ADC2_Init+0x98>)
 8000966:	2200      	movs	r2, #0
 8000968:	761a      	strb	r2, [r3, #24]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 800096a:	4b19      	ldr	r3, [pc, #100]	; (80009d0 <MX_ADC2_Init+0x98>)
 800096c:	2200      	movs	r2, #0
 800096e:	f883 2020 	strb.w	r2, [r3, #32]
	hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000972:	4b17      	ldr	r3, [pc, #92]	; (80009d0 <MX_ADC2_Init+0x98>)
 8000974:	2200      	movs	r2, #0
 8000976:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000978:	4b15      	ldr	r3, [pc, #84]	; (80009d0 <MX_ADC2_Init+0x98>)
 800097a:	4a17      	ldr	r2, [pc, #92]	; (80009d8 <MX_ADC2_Init+0xa0>)
 800097c:	629a      	str	r2, [r3, #40]	; 0x28
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800097e:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <MX_ADC2_Init+0x98>)
 8000980:	2200      	movs	r2, #0
 8000982:	60da      	str	r2, [r3, #12]
	hadc2.Init.NbrOfConversion = 1;
 8000984:	4b12      	ldr	r3, [pc, #72]	; (80009d0 <MX_ADC2_Init+0x98>)
 8000986:	2201      	movs	r2, #1
 8000988:	61da      	str	r2, [r3, #28]
	hadc2.Init.DMAContinuousRequests = DISABLE;
 800098a:	4b11      	ldr	r3, [pc, #68]	; (80009d0 <MX_ADC2_Init+0x98>)
 800098c:	2200      	movs	r2, #0
 800098e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000992:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <MX_ADC2_Init+0x98>)
 8000994:	2201      	movs	r2, #1
 8000996:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000998:	480d      	ldr	r0, [pc, #52]	; (80009d0 <MX_ADC2_Init+0x98>)
 800099a:	f000 fe5d 	bl	8001658 <HAL_ADC_Init>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <MX_ADC2_Init+0x70>
	{
		Error_Handler();
 80009a4:	f000 f996 	bl	8000cd4 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 80009a8:	2301      	movs	r3, #1
 80009aa:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80009ac:	2301      	movs	r3, #1
 80009ae:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80009b0:	2300      	movs	r3, #0
 80009b2:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80009b4:	463b      	mov	r3, r7
 80009b6:	4619      	mov	r1, r3
 80009b8:	4805      	ldr	r0, [pc, #20]	; (80009d0 <MX_ADC2_Init+0x98>)
 80009ba:	f000 fe91 	bl	80016e0 <HAL_ADC_ConfigChannel>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_ADC2_Init+0x90>
	{
		Error_Handler();
 80009c4:	f000 f986 	bl	8000cd4 <Error_Handler>
	}
	/* USER CODE BEGIN ADC2_Init 2 */

	/* USER CODE END ADC2_Init 2 */

}
 80009c8:	bf00      	nop
 80009ca:	3710      	adds	r7, #16
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	200004b4 	.word	0x200004b4
 80009d4:	40012100 	.word	0x40012100
 80009d8:	0f000001 	.word	0x0f000001

080009dc <MX_ADC3_Init>:
 * @brief ADC3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC3_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC3_Init 0 */

	/* USER CODE END ADC3_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80009e2:	463b      	mov	r3, r7
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC3_Init 1 */

	/* USER CODE END ADC3_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc3.Instance = ADC3;
 80009ee:	4b21      	ldr	r3, [pc, #132]	; (8000a74 <MX_ADC3_Init+0x98>)
 80009f0:	4a21      	ldr	r2, [pc, #132]	; (8000a78 <MX_ADC3_Init+0x9c>)
 80009f2:	601a      	str	r2, [r3, #0]
	hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80009f4:	4b1f      	ldr	r3, [pc, #124]	; (8000a74 <MX_ADC3_Init+0x98>)
 80009f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80009fa:	605a      	str	r2, [r3, #4]
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80009fc:	4b1d      	ldr	r3, [pc, #116]	; (8000a74 <MX_ADC3_Init+0x98>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	609a      	str	r2, [r3, #8]
	hadc3.Init.ScanConvMode = DISABLE;
 8000a02:	4b1c      	ldr	r3, [pc, #112]	; (8000a74 <MX_ADC3_Init+0x98>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	611a      	str	r2, [r3, #16]
	hadc3.Init.ContinuousConvMode = DISABLE;
 8000a08:	4b1a      	ldr	r3, [pc, #104]	; (8000a74 <MX_ADC3_Init+0x98>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	761a      	strb	r2, [r3, #24]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000a0e:	4b19      	ldr	r3, [pc, #100]	; (8000a74 <MX_ADC3_Init+0x98>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	f883 2020 	strb.w	r2, [r3, #32]
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a16:	4b17      	ldr	r3, [pc, #92]	; (8000a74 <MX_ADC3_Init+0x98>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a1c:	4b15      	ldr	r3, [pc, #84]	; (8000a74 <MX_ADC3_Init+0x98>)
 8000a1e:	4a17      	ldr	r2, [pc, #92]	; (8000a7c <MX_ADC3_Init+0xa0>)
 8000a20:	629a      	str	r2, [r3, #40]	; 0x28
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a22:	4b14      	ldr	r3, [pc, #80]	; (8000a74 <MX_ADC3_Init+0x98>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	60da      	str	r2, [r3, #12]
	hadc3.Init.NbrOfConversion = 1;
 8000a28:	4b12      	ldr	r3, [pc, #72]	; (8000a74 <MX_ADC3_Init+0x98>)
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	61da      	str	r2, [r3, #28]
	hadc3.Init.DMAContinuousRequests = DISABLE;
 8000a2e:	4b11      	ldr	r3, [pc, #68]	; (8000a74 <MX_ADC3_Init+0x98>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a36:	4b0f      	ldr	r3, [pc, #60]	; (8000a74 <MX_ADC3_Init+0x98>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000a3c:	480d      	ldr	r0, [pc, #52]	; (8000a74 <MX_ADC3_Init+0x98>)
 8000a3e:	f000 fe0b 	bl	8001658 <HAL_ADC_Init>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_ADC3_Init+0x70>
	{
		Error_Handler();
 8000a48:	f000 f944 	bl	8000cd4 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 8000a4c:	2303      	movs	r3, #3
 8000a4e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8000a50:	2301      	movs	r3, #1
 8000a52:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a54:	2300      	movs	r3, #0
 8000a56:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000a58:	463b      	mov	r3, r7
 8000a5a:	4619      	mov	r1, r3
 8000a5c:	4805      	ldr	r0, [pc, #20]	; (8000a74 <MX_ADC3_Init+0x98>)
 8000a5e:	f000 fe3f 	bl	80016e0 <HAL_ADC_ConfigChannel>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_ADC3_Init+0x90>
	{
		Error_Handler();
 8000a68:	f000 f934 	bl	8000cd4 <Error_Handler>
	}
	/* USER CODE BEGIN ADC3_Init 2 */

	/* USER CODE END ADC3_Init 2 */

}
 8000a6c:	bf00      	nop
 8000a6e:	3710      	adds	r7, #16
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20000524 	.word	0x20000524
 8000a78:	40012200 	.word	0x40012200
 8000a7c:	0f000001 	.word	0x0f000001

08000a80 <MX_CAN2_Init>:
 * @brief CAN2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN2_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
	/* USER CODE END CAN2_Init 0 */

	/* USER CODE BEGIN CAN2_Init 1 */

	/* USER CODE END CAN2_Init 1 */
	hcan2.Instance = CAN2;
 8000a84:	4b16      	ldr	r3, [pc, #88]	; (8000ae0 <MX_CAN2_Init+0x60>)
 8000a86:	4a17      	ldr	r2, [pc, #92]	; (8000ae4 <MX_CAN2_Init+0x64>)
 8000a88:	601a      	str	r2, [r3, #0]
	hcan2.Init.Prescaler = 16;
 8000a8a:	4b15      	ldr	r3, [pc, #84]	; (8000ae0 <MX_CAN2_Init+0x60>)
 8000a8c:	2210      	movs	r2, #16
 8000a8e:	605a      	str	r2, [r3, #4]
	hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000a90:	4b13      	ldr	r3, [pc, #76]	; (8000ae0 <MX_CAN2_Init+0x60>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	609a      	str	r2, [r3, #8]
	hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000a96:	4b12      	ldr	r3, [pc, #72]	; (8000ae0 <MX_CAN2_Init+0x60>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	60da      	str	r2, [r3, #12]
	hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000a9c:	4b10      	ldr	r3, [pc, #64]	; (8000ae0 <MX_CAN2_Init+0x60>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	611a      	str	r2, [r3, #16]
	hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000aa2:	4b0f      	ldr	r3, [pc, #60]	; (8000ae0 <MX_CAN2_Init+0x60>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	615a      	str	r2, [r3, #20]
	hcan2.Init.TimeTriggeredMode = DISABLE;
 8000aa8:	4b0d      	ldr	r3, [pc, #52]	; (8000ae0 <MX_CAN2_Init+0x60>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	761a      	strb	r2, [r3, #24]
	hcan2.Init.AutoBusOff = DISABLE;
 8000aae:	4b0c      	ldr	r3, [pc, #48]	; (8000ae0 <MX_CAN2_Init+0x60>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	765a      	strb	r2, [r3, #25]
	hcan2.Init.AutoWakeUp = DISABLE;
 8000ab4:	4b0a      	ldr	r3, [pc, #40]	; (8000ae0 <MX_CAN2_Init+0x60>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	769a      	strb	r2, [r3, #26]
	hcan2.Init.AutoRetransmission = DISABLE;
 8000aba:	4b09      	ldr	r3, [pc, #36]	; (8000ae0 <MX_CAN2_Init+0x60>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	76da      	strb	r2, [r3, #27]
	hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000ac0:	4b07      	ldr	r3, [pc, #28]	; (8000ae0 <MX_CAN2_Init+0x60>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	771a      	strb	r2, [r3, #28]
	hcan2.Init.TransmitFifoPriority = DISABLE;
 8000ac6:	4b06      	ldr	r3, [pc, #24]	; (8000ae0 <MX_CAN2_Init+0x60>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000acc:	4804      	ldr	r0, [pc, #16]	; (8000ae0 <MX_CAN2_Init+0x60>)
 8000ace:	f001 f825 	bl	8001b1c <HAL_CAN_Init>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <MX_CAN2_Init+0x5c>
	{
		Error_Handler();
 8000ad8:	f000 f8fc 	bl	8000cd4 <Error_Handler>
	}
	/* USER CODE BEGIN CAN2_Init 2 */

	/* USER CODE END CAN2_Init 2 */

}
 8000adc:	bf00      	nop
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	200004fc 	.word	0x200004fc
 8000ae4:	40006800 	.word	0x40006800

08000ae8 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8000aec:	4b17      	ldr	r3, [pc, #92]	; (8000b4c <MX_SPI1_Init+0x64>)
 8000aee:	4a18      	ldr	r2, [pc, #96]	; (8000b50 <MX_SPI1_Init+0x68>)
 8000af0:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8000af2:	4b16      	ldr	r3, [pc, #88]	; (8000b4c <MX_SPI1_Init+0x64>)
 8000af4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000af8:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000afa:	4b14      	ldr	r3, [pc, #80]	; (8000b4c <MX_SPI1_Init+0x64>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b00:	4b12      	ldr	r3, [pc, #72]	; (8000b4c <MX_SPI1_Init+0x64>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b06:	4b11      	ldr	r3, [pc, #68]	; (8000b4c <MX_SPI1_Init+0x64>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b0c:	4b0f      	ldr	r3, [pc, #60]	; (8000b4c <MX_SPI1_Init+0x64>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8000b12:	4b0e      	ldr	r3, [pc, #56]	; (8000b4c <MX_SPI1_Init+0x64>)
 8000b14:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000b18:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b1a:	4b0c      	ldr	r3, [pc, #48]	; (8000b4c <MX_SPI1_Init+0x64>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b20:	4b0a      	ldr	r3, [pc, #40]	; (8000b4c <MX_SPI1_Init+0x64>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b26:	4b09      	ldr	r3, [pc, #36]	; (8000b4c <MX_SPI1_Init+0x64>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b2c:	4b07      	ldr	r3, [pc, #28]	; (8000b4c <MX_SPI1_Init+0x64>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8000b32:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <MX_SPI1_Init+0x64>)
 8000b34:	220a      	movs	r2, #10
 8000b36:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b38:	4804      	ldr	r0, [pc, #16]	; (8000b4c <MX_SPI1_Init+0x64>)
 8000b3a:	f003 f9c1 	bl	8003ec0 <HAL_SPI_Init>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_SPI1_Init+0x60>
	{
		Error_Handler();
 8000b44:	f000 f8c6 	bl	8000cd4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8000b48:	bf00      	nop
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	2000056c 	.word	0x2000056c
 8000b50:	40013000 	.word	0x40013000

08000b54 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000b58:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <MX_USART3_UART_Init+0x4c>)
 8000b5a:	4a12      	ldr	r2, [pc, #72]	; (8000ba4 <MX_USART3_UART_Init+0x50>)
 8000b5c:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 9600;
 8000b5e:	4b10      	ldr	r3, [pc, #64]	; (8000ba0 <MX_USART3_UART_Init+0x4c>)
 8000b60:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000b64:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b66:	4b0e      	ldr	r3, [pc, #56]	; (8000ba0 <MX_USART3_UART_Init+0x4c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000b6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <MX_USART3_UART_Init+0x4c>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000b72:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <MX_USART3_UART_Init+0x4c>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000b78:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <MX_USART3_UART_Init+0x4c>)
 8000b7a:	220c      	movs	r2, #12
 8000b7c:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b7e:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <MX_USART3_UART_Init+0x4c>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b84:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <MX_USART3_UART_Init+0x4c>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b8a:	4805      	ldr	r0, [pc, #20]	; (8000ba0 <MX_USART3_UART_Init+0x4c>)
 8000b8c:	f003 fa21 	bl	8003fd2 <HAL_UART_Init>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 8000b96:	f000 f89d 	bl	8000cd4 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	20000470 	.word	0x20000470
 8000ba4:	40004800 	.word	0x40004800

08000ba8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b08a      	sub	sp, #40	; 0x28
 8000bac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000bae:	f107 0314 	add.w	r3, r7, #20
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]
 8000bb6:	605a      	str	r2, [r3, #4]
 8000bb8:	609a      	str	r2, [r3, #8]
 8000bba:	60da      	str	r2, [r3, #12]
 8000bbc:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	613b      	str	r3, [r7, #16]
 8000bc2:	4b40      	ldr	r3, [pc, #256]	; (8000cc4 <MX_GPIO_Init+0x11c>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	4a3f      	ldr	r2, [pc, #252]	; (8000cc4 <MX_GPIO_Init+0x11c>)
 8000bc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bce:	4b3d      	ldr	r3, [pc, #244]	; (8000cc4 <MX_GPIO_Init+0x11c>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bd6:	613b      	str	r3, [r7, #16]
 8000bd8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000bda:	2300      	movs	r3, #0
 8000bdc:	60fb      	str	r3, [r7, #12]
 8000bde:	4b39      	ldr	r3, [pc, #228]	; (8000cc4 <MX_GPIO_Init+0x11c>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be2:	4a38      	ldr	r2, [pc, #224]	; (8000cc4 <MX_GPIO_Init+0x11c>)
 8000be4:	f043 0304 	orr.w	r3, r3, #4
 8000be8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bea:	4b36      	ldr	r3, [pc, #216]	; (8000cc4 <MX_GPIO_Init+0x11c>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	f003 0304 	and.w	r3, r3, #4
 8000bf2:	60fb      	str	r3, [r7, #12]
 8000bf4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60bb      	str	r3, [r7, #8]
 8000bfa:	4b32      	ldr	r3, [pc, #200]	; (8000cc4 <MX_GPIO_Init+0x11c>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfe:	4a31      	ldr	r2, [pc, #196]	; (8000cc4 <MX_GPIO_Init+0x11c>)
 8000c00:	f043 0301 	orr.w	r3, r3, #1
 8000c04:	6313      	str	r3, [r2, #48]	; 0x30
 8000c06:	4b2f      	ldr	r3, [pc, #188]	; (8000cc4 <MX_GPIO_Init+0x11c>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	f003 0301 	and.w	r3, r3, #1
 8000c0e:	60bb      	str	r3, [r7, #8]
 8000c10:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	607b      	str	r3, [r7, #4]
 8000c16:	4b2b      	ldr	r3, [pc, #172]	; (8000cc4 <MX_GPIO_Init+0x11c>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1a:	4a2a      	ldr	r2, [pc, #168]	; (8000cc4 <MX_GPIO_Init+0x11c>)
 8000c1c:	f043 0302 	orr.w	r3, r3, #2
 8000c20:	6313      	str	r3, [r2, #48]	; 0x30
 8000c22:	4b28      	ldr	r3, [pc, #160]	; (8000cc4 <MX_GPIO_Init+0x11c>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	f003 0302 	and.w	r3, r3, #2
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	603b      	str	r3, [r7, #0]
 8000c32:	4b24      	ldr	r3, [pc, #144]	; (8000cc4 <MX_GPIO_Init+0x11c>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	4a23      	ldr	r2, [pc, #140]	; (8000cc4 <MX_GPIO_Init+0x11c>)
 8000c38:	f043 0308 	orr.w	r3, r3, #8
 8000c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3e:	4b21      	ldr	r3, [pc, #132]	; (8000cc4 <MX_GPIO_Init+0x11c>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	f003 0308 	and.w	r3, r3, #8
 8000c46:	603b      	str	r3, [r7, #0]
 8000c48:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2102      	movs	r1, #2
 8000c4e:	481e      	ldr	r0, [pc, #120]	; (8000cc8 <MX_GPIO_Init+0x120>)
 8000c50:	f001 fb28 	bl	80022a4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(RS485EN_GPIO_Port, RS485EN_Pin, GPIO_PIN_RESET);
 8000c54:	2200      	movs	r2, #0
 8000c56:	2102      	movs	r1, #2
 8000c58:	481c      	ldr	r0, [pc, #112]	; (8000ccc <MX_GPIO_Init+0x124>)
 8000c5a:	f001 fb23 	bl	80022a4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 8000c5e:	2200      	movs	r2, #0
 8000c60:	211f      	movs	r1, #31
 8000c62:	481b      	ldr	r0, [pc, #108]	; (8000cd0 <MX_GPIO_Init+0x128>)
 8000c64:	f001 fb1e 	bl	80022a4 <HAL_GPIO_WritePin>
	GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4,
			GPIO_PIN_RESET);

	/*Configure GPIO pin : LED1_Pin */
	GPIO_InitStruct.Pin = LED1_Pin;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c70:	2300      	movs	r3, #0
 8000c72:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c74:	2300      	movs	r3, #0
 8000c76:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4812      	ldr	r0, [pc, #72]	; (8000cc8 <MX_GPIO_Init+0x120>)
 8000c80:	f001 f974 	bl	8001f6c <HAL_GPIO_Init>

	/*Configure GPIO pin : RS485EN_Pin */
	GPIO_InitStruct.Pin = RS485EN_Pin;
 8000c84:	2302      	movs	r3, #2
 8000c86:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c90:	2300      	movs	r3, #0
 8000c92:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(RS485EN_GPIO_Port, &GPIO_InitStruct);
 8000c94:	f107 0314 	add.w	r3, r7, #20
 8000c98:	4619      	mov	r1, r3
 8000c9a:	480c      	ldr	r0, [pc, #48]	; (8000ccc <MX_GPIO_Init+0x124>)
 8000c9c:	f001 f966 	bl	8001f6c <HAL_GPIO_Init>

	/*Configure GPIO pins : PD0 PD1 PD2 PD3
	 PD4 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3
 8000ca0:	231f      	movs	r3, #31
 8000ca2:	617b      	str	r3, [r7, #20]
			| GPIO_PIN_4;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cac:	2300      	movs	r3, #0
 8000cae:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cb0:	f107 0314 	add.w	r3, r7, #20
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4806      	ldr	r0, [pc, #24]	; (8000cd0 <MX_GPIO_Init+0x128>)
 8000cb8:	f001 f958 	bl	8001f6c <HAL_GPIO_Init>

}
 8000cbc:	bf00      	nop
 8000cbe:	3728      	adds	r7, #40	; 0x28
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	40023800 	.word	0x40023800
 8000cc8:	40020800 	.word	0x40020800
 8000ccc:	40020400 	.word	0x40020400
 8000cd0:	40020c00 	.word	0x40020c00

08000cd4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cd8:	b672      	cpsid	i
}
 8000cda:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000cdc:	e7fe      	b.n	8000cdc <Error_Handler+0x8>
	...

08000ce0 <sendData8>:

uint16_t packetCRC;
uint16_t rxCRC;

void sendData8(UART_HandleTypeDef *huart)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]

	while(HAL_UART_Receive(huart, rx485, 1, 1) != HAL_TIMEOUT)
 8000ce8:	bf00      	nop
 8000cea:	2301      	movs	r3, #1
 8000cec:	2201      	movs	r2, #1
 8000cee:	490f      	ldr	r1, [pc, #60]	; (8000d2c <sendData8+0x4c>)
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f003 fa4d 	bl	8004190 <HAL_UART_Receive>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b03      	cmp	r3, #3
 8000cfa:	d1f6      	bne.n	8000cea <sendData8+0xa>
		//dump serial rx buffer of any leftover/unexpected data
	}


	//VFD runs at 9600 baud or 1.2KB/s --- 8 bytes takes ~10ms
	HAL_GPIO_WritePin(RS485EN_GPIO_Port, RS485EN_Pin, 1);
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	2102      	movs	r1, #2
 8000d00:	480b      	ldr	r0, [pc, #44]	; (8000d30 <sendData8+0x50>)
 8000d02:	f001 facf 	bl	80022a4 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8000d06:	2005      	movs	r0, #5
 8000d08:	f000 fc82 	bl	8001610 <HAL_Delay>

	//blocking transmit 15ms timeout
	HAL_UART_Transmit(huart, wrMsg, 8, 15);
 8000d0c:	230f      	movs	r3, #15
 8000d0e:	2208      	movs	r2, #8
 8000d10:	4908      	ldr	r1, [pc, #32]	; (8000d34 <sendData8+0x54>)
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f003 f9aa 	bl	800406c <HAL_UART_Transmit>
	//HAL_Delay(5);
	HAL_GPIO_WritePin(RS485EN_GPIO_Port, RS485EN_Pin, 0);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	2102      	movs	r1, #2
 8000d1c:	4804      	ldr	r0, [pc, #16]	; (8000d30 <sendData8+0x50>)
 8000d1e:	f001 fac1 	bl	80022a4 <HAL_GPIO_WritePin>

}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	20000008 	.word	0x20000008
 8000d30:	40020400 	.word	0x40020400
 8000d34:	20000000 	.word	0x20000000

08000d38 <appendCRC8>:


void appendCRC8()
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
	uint16_t crc = crc_chk_value(wrMsg, 6);
 8000d3e:	2106      	movs	r1, #6
 8000d40:	480b      	ldr	r0, [pc, #44]	; (8000d70 <appendCRC8+0x38>)
 8000d42:	f000 f8c9 	bl	8000ed8 <crc_chk_value>
 8000d46:	4603      	mov	r3, r0
 8000d48:	b29b      	uxth	r3, r3
 8000d4a:	807b      	strh	r3, [r7, #2]

	//change to 8 bit pointer so we can separate the data
	uint8_t *crcValPtr = (uint8_t*) &crc;
 8000d4c:	1cbb      	adds	r3, r7, #2
 8000d4e:	607b      	str	r3, [r7, #4]

	//write first byte
	wrMsg[6] = *crcValPtr;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	781a      	ldrb	r2, [r3, #0]
 8000d54:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <appendCRC8+0x38>)
 8000d56:	719a      	strb	r2, [r3, #6]
	crcValPtr++;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	607b      	str	r3, [r7, #4]
	//write second byte
	wrMsg[7] = *crcValPtr;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	781a      	ldrb	r2, [r3, #0]
 8000d62:	4b03      	ldr	r3, [pc, #12]	; (8000d70 <appendCRC8+0x38>)
 8000d64:	71da      	strb	r2, [r3, #7]
}
 8000d66:	bf00      	nop
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	20000000 	.word	0x20000000

08000d74 <checkEcho8>:
//TODO
//Check to see if we need to receive 10 bytes or not

//returns 1 if fail, 0 if success
int checkEcho8(UART_HandleTypeDef *huart)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive(huart, rx485, 8, 50);
 8000d7c:	2332      	movs	r3, #50	; 0x32
 8000d7e:	2208      	movs	r2, #8
 8000d80:	490e      	ldr	r1, [pc, #56]	; (8000dbc <checkEcho8+0x48>)
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	f003 fa04 	bl	8004190 <HAL_UART_Receive>
	for (int i = 0; i < 8; i++)
 8000d88:	2300      	movs	r3, #0
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	e00e      	b.n	8000dac <checkEcho8+0x38>
	{
		if (wrMsg[i] != rx485[i])
 8000d8e:	4a0c      	ldr	r2, [pc, #48]	; (8000dc0 <checkEcho8+0x4c>)
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	4413      	add	r3, r2
 8000d94:	781a      	ldrb	r2, [r3, #0]
 8000d96:	4909      	ldr	r1, [pc, #36]	; (8000dbc <checkEcho8+0x48>)
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	440b      	add	r3, r1
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d001      	beq.n	8000da6 <checkEcho8+0x32>
		{
			return 1;
 8000da2:	2301      	movs	r3, #1
 8000da4:	e006      	b.n	8000db4 <checkEcho8+0x40>
	for (int i = 0; i < 8; i++)
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	3301      	adds	r3, #1
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	2b07      	cmp	r3, #7
 8000db0:	dded      	ble.n	8000d8e <checkEcho8+0x1a>
		}
	}
	return 0;
 8000db2:	2300      	movs	r3, #0
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3710      	adds	r7, #16
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20000008 	.word	0x20000008
 8000dc0:	20000000 	.word	0x20000000

08000dc4 <spindleFWD>:



//sends message to turn on spindle, returns 1 if success, 0 if failed
int spindleFWD(UART_HandleTypeDef *huart)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]

	wrMsg[0] = 0x01;
 8000dcc:	4b12      	ldr	r3, [pc, #72]	; (8000e18 <spindleFWD+0x54>)
 8000dce:	2201      	movs	r2, #1
 8000dd0:	701a      	strb	r2, [r3, #0]
	wrMsg[1] = 0x06;
 8000dd2:	4b11      	ldr	r3, [pc, #68]	; (8000e18 <spindleFWD+0x54>)
 8000dd4:	2206      	movs	r2, #6
 8000dd6:	705a      	strb	r2, [r3, #1]
	wrMsg[2] = 0x10;
 8000dd8:	4b0f      	ldr	r3, [pc, #60]	; (8000e18 <spindleFWD+0x54>)
 8000dda:	2210      	movs	r2, #16
 8000ddc:	709a      	strb	r2, [r3, #2]
	wrMsg[3] = 0x01;
 8000dde:	4b0e      	ldr	r3, [pc, #56]	; (8000e18 <spindleFWD+0x54>)
 8000de0:	2201      	movs	r2, #1
 8000de2:	70da      	strb	r2, [r3, #3]
	wrMsg[4] = 0x00;
 8000de4:	4b0c      	ldr	r3, [pc, #48]	; (8000e18 <spindleFWD+0x54>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	711a      	strb	r2, [r3, #4]
	wrMsg[5] = 0x01;
 8000dea:	4b0b      	ldr	r3, [pc, #44]	; (8000e18 <spindleFWD+0x54>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	715a      	strb	r2, [r3, #5]

	//overwritten by append CRC
	wrMsg[6] = 0x00;
 8000df0:	4b09      	ldr	r3, [pc, #36]	; (8000e18 <spindleFWD+0x54>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	719a      	strb	r2, [r3, #6]
	wrMsg[7] = 0x00;
 8000df6:	4b08      	ldr	r3, [pc, #32]	; (8000e18 <spindleFWD+0x54>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	71da      	strb	r2, [r3, #7]

	appendCRC8();
 8000dfc:	f7ff ff9c 	bl	8000d38 <appendCRC8>

	sendData8(huart);
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f7ff ff6d 	bl	8000ce0 <sendData8>

	return checkEcho8(huart);
 8000e06:	6878      	ldr	r0, [r7, #4]
 8000e08:	f7ff ffb4 	bl	8000d74 <checkEcho8>
 8000e0c:	4603      	mov	r3, r0
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000000 	.word	0x20000000

08000e1c <spindleOff>:

int spindleOff(UART_HandleTypeDef *huart)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]

	wrMsg[0] = 0x01;
 8000e24:	4b12      	ldr	r3, [pc, #72]	; (8000e70 <spindleOff+0x54>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	701a      	strb	r2, [r3, #0]
	wrMsg[1] = 0x06;
 8000e2a:	4b11      	ldr	r3, [pc, #68]	; (8000e70 <spindleOff+0x54>)
 8000e2c:	2206      	movs	r2, #6
 8000e2e:	705a      	strb	r2, [r3, #1]
	wrMsg[2] = 0x10;
 8000e30:	4b0f      	ldr	r3, [pc, #60]	; (8000e70 <spindleOff+0x54>)
 8000e32:	2210      	movs	r2, #16
 8000e34:	709a      	strb	r2, [r3, #2]
	wrMsg[3] = 0x01;
 8000e36:	4b0e      	ldr	r3, [pc, #56]	; (8000e70 <spindleOff+0x54>)
 8000e38:	2201      	movs	r2, #1
 8000e3a:	70da      	strb	r2, [r3, #3]
	wrMsg[4] = 0x00;
 8000e3c:	4b0c      	ldr	r3, [pc, #48]	; (8000e70 <spindleOff+0x54>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	711a      	strb	r2, [r3, #4]
	wrMsg[5] = 0x03;
 8000e42:	4b0b      	ldr	r3, [pc, #44]	; (8000e70 <spindleOff+0x54>)
 8000e44:	2203      	movs	r2, #3
 8000e46:	715a      	strb	r2, [r3, #5]

	//overwritten by append CRC
	wrMsg[6] = 0x00;
 8000e48:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <spindleOff+0x54>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	719a      	strb	r2, [r3, #6]
	wrMsg[7] = 0x00;
 8000e4e:	4b08      	ldr	r3, [pc, #32]	; (8000e70 <spindleOff+0x54>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	71da      	strb	r2, [r3, #7]

	appendCRC8();
 8000e54:	f7ff ff70 	bl	8000d38 <appendCRC8>

	sendData8(huart);
 8000e58:	6878      	ldr	r0, [r7, #4]
 8000e5a:	f7ff ff41 	bl	8000ce0 <sendData8>

	return checkEcho8(huart);
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f7ff ff88 	bl	8000d74 <checkEcho8>
 8000e64:	4603      	mov	r3, r0
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000000 	.word	0x20000000

08000e74 <setFreq>:

int setFreq(uint16_t freq, UART_HandleTypeDef *huart)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	6039      	str	r1, [r7, #0]
 8000e7e:	80fb      	strh	r3, [r7, #6]
	wrMsg[0] = 0x01;
 8000e80:	4b14      	ldr	r3, [pc, #80]	; (8000ed4 <setFreq+0x60>)
 8000e82:	2201      	movs	r2, #1
 8000e84:	701a      	strb	r2, [r3, #0]
	wrMsg[1] = 0x06;
 8000e86:	4b13      	ldr	r3, [pc, #76]	; (8000ed4 <setFreq+0x60>)
 8000e88:	2206      	movs	r2, #6
 8000e8a:	705a      	strb	r2, [r3, #1]
	wrMsg[2] = 0x10;
 8000e8c:	4b11      	ldr	r3, [pc, #68]	; (8000ed4 <setFreq+0x60>)
 8000e8e:	2210      	movs	r2, #16
 8000e90:	709a      	strb	r2, [r3, #2]
	wrMsg[3] = 0x02;
 8000e92:	4b10      	ldr	r3, [pc, #64]	; (8000ed4 <setFreq+0x60>)
 8000e94:	2202      	movs	r2, #2
 8000e96:	70da      	strb	r2, [r3, #3]
	wrMsg[4] = (uint8_t) (freq >> 8);
 8000e98:	88fb      	ldrh	r3, [r7, #6]
 8000e9a:	0a1b      	lsrs	r3, r3, #8
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	b2da      	uxtb	r2, r3
 8000ea0:	4b0c      	ldr	r3, [pc, #48]	; (8000ed4 <setFreq+0x60>)
 8000ea2:	711a      	strb	r2, [r3, #4]
	wrMsg[5] = (uint8_t) (freq & 0xFF);
 8000ea4:	88fb      	ldrh	r3, [r7, #6]
 8000ea6:	b2da      	uxtb	r2, r3
 8000ea8:	4b0a      	ldr	r3, [pc, #40]	; (8000ed4 <setFreq+0x60>)
 8000eaa:	715a      	strb	r2, [r3, #5]

	//overwritten by append CRC
	wrMsg[6] = 0x00;
 8000eac:	4b09      	ldr	r3, [pc, #36]	; (8000ed4 <setFreq+0x60>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	719a      	strb	r2, [r3, #6]
	wrMsg[7] = 0x00;
 8000eb2:	4b08      	ldr	r3, [pc, #32]	; (8000ed4 <setFreq+0x60>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	71da      	strb	r2, [r3, #7]

	appendCRC8();
 8000eb8:	f7ff ff3e 	bl	8000d38 <appendCRC8>

	sendData8(huart);
 8000ebc:	6838      	ldr	r0, [r7, #0]
 8000ebe:	f7ff ff0f 	bl	8000ce0 <sendData8>

	return checkEcho8(huart);
 8000ec2:	6838      	ldr	r0, [r7, #0]
 8000ec4:	f7ff ff56 	bl	8000d74 <checkEcho8>
 8000ec8:	4603      	mov	r3, r0
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	20000000 	.word	0x20000000

08000ed8 <crc_chk_value>:

unsigned int crc_chk_value(uint8_t *data_value, uint8_t length)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b085      	sub	sp, #20
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
 8000ee0:	460b      	mov	r3, r1
 8000ee2:	70fb      	strb	r3, [r7, #3]
	uint16_t crc_value = 0xFFFF;
 8000ee4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ee8:	81fb      	strh	r3, [r7, #14]
	int i;
	while (length--)
 8000eea:	e01f      	b.n	8000f2c <crc_chk_value+0x54>
	{
		crc_value ^= *data_value++;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	1c5a      	adds	r2, r3, #1
 8000ef0:	607a      	str	r2, [r7, #4]
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	b29a      	uxth	r2, r3
 8000ef6:	89fb      	ldrh	r3, [r7, #14]
 8000ef8:	4053      	eors	r3, r2
 8000efa:	81fb      	strh	r3, [r7, #14]
		for (i = 0; i < 8; i++)
 8000efc:	2300      	movs	r3, #0
 8000efe:	60bb      	str	r3, [r7, #8]
 8000f00:	e011      	b.n	8000f26 <crc_chk_value+0x4e>
		{
			if (crc_value & 0x0001)
 8000f02:	89fb      	ldrh	r3, [r7, #14]
 8000f04:	f003 0301 	and.w	r3, r3, #1
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d006      	beq.n	8000f1a <crc_chk_value+0x42>
				crc_value = (crc_value >> 1) ^ 0xA001;
 8000f0c:	89fb      	ldrh	r3, [r7, #14]
 8000f0e:	085b      	lsrs	r3, r3, #1
 8000f10:	b29a      	uxth	r2, r3
 8000f12:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <crc_chk_value+0x6c>)
 8000f14:	4053      	eors	r3, r2
 8000f16:	81fb      	strh	r3, [r7, #14]
 8000f18:	e002      	b.n	8000f20 <crc_chk_value+0x48>
			else
				crc_value = crc_value >> 1;
 8000f1a:	89fb      	ldrh	r3, [r7, #14]
 8000f1c:	085b      	lsrs	r3, r3, #1
 8000f1e:	81fb      	strh	r3, [r7, #14]
		for (i = 0; i < 8; i++)
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	3301      	adds	r3, #1
 8000f24:	60bb      	str	r3, [r7, #8]
 8000f26:	68bb      	ldr	r3, [r7, #8]
 8000f28:	2b07      	cmp	r3, #7
 8000f2a:	ddea      	ble.n	8000f02 <crc_chk_value+0x2a>
	while (length--)
 8000f2c:	78fb      	ldrb	r3, [r7, #3]
 8000f2e:	1e5a      	subs	r2, r3, #1
 8000f30:	70fa      	strb	r2, [r7, #3]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d1da      	bne.n	8000eec <crc_chk_value+0x14>
		}
	}
	return (crc_value);
 8000f36:	89fb      	ldrh	r3, [r7, #14]
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3714      	adds	r7, #20
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	ffffa001 	.word	0xffffa001

08000f48 <masterRd>:
{
	return wrMsg;
}

int masterRd(UART_HandleTypeDef *huart, struct SpindleData *spindle0)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]

	wrMsg[0] = 0x01;
 8000f52:	4b4a      	ldr	r3, [pc, #296]	; (800107c <masterRd+0x134>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	701a      	strb	r2, [r3, #0]
	wrMsg[1] = 0x03;
 8000f58:	4b48      	ldr	r3, [pc, #288]	; (800107c <masterRd+0x134>)
 8000f5a:	2203      	movs	r2, #3
 8000f5c:	705a      	strb	r2, [r3, #1]
	wrMsg[2] = 0xD0;
 8000f5e:	4b47      	ldr	r3, [pc, #284]	; (800107c <masterRd+0x134>)
 8000f60:	22d0      	movs	r2, #208	; 0xd0
 8000f62:	709a      	strb	r2, [r3, #2]
	wrMsg[3] = 0x01;
 8000f64:	4b45      	ldr	r3, [pc, #276]	; (800107c <masterRd+0x134>)
 8000f66:	2201      	movs	r2, #1
 8000f68:	70da      	strb	r2, [r3, #3]
	wrMsg[4] = 0x00;
 8000f6a:	4b44      	ldr	r3, [pc, #272]	; (800107c <masterRd+0x134>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	711a      	strb	r2, [r3, #4]
	wrMsg[5] = 0x03;
 8000f70:	4b42      	ldr	r3, [pc, #264]	; (800107c <masterRd+0x134>)
 8000f72:	2203      	movs	r2, #3
 8000f74:	715a      	strb	r2, [r3, #5]

	//overwritten by append CRC
	wrMsg[6] = 0x00;
 8000f76:	4b41      	ldr	r3, [pc, #260]	; (800107c <masterRd+0x134>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	719a      	strb	r2, [r3, #6]
	wrMsg[7] = 0x00;
 8000f7c:	4b3f      	ldr	r3, [pc, #252]	; (800107c <masterRd+0x134>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	71da      	strb	r2, [r3, #7]

	appendCRC8();
 8000f82:	f7ff fed9 	bl	8000d38 <appendCRC8>


	sendData8(huart);
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f7ff feaa 	bl	8000ce0 <sendData8>

	//TODO check for rx errors
	if(HAL_UART_Receive(huart, rx485, 11, 200) == HAL_TIMEOUT)
 8000f8c:	23c8      	movs	r3, #200	; 0xc8
 8000f8e:	220b      	movs	r2, #11
 8000f90:	493b      	ldr	r1, [pc, #236]	; (8001080 <masterRd+0x138>)
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f003 f8fc 	bl	8004190 <HAL_UART_Receive>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b03      	cmp	r3, #3
 8000f9c:	d101      	bne.n	8000fa2 <masterRd+0x5a>
	{
		return HAL_TIMEOUT;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	e068      	b.n	8001074 <masterRd+0x12c>
	}

	rxCRC = crc_chk_value(rx485, 9);
 8000fa2:	2109      	movs	r1, #9
 8000fa4:	4836      	ldr	r0, [pc, #216]	; (8001080 <masterRd+0x138>)
 8000fa6:	f7ff ff97 	bl	8000ed8 <crc_chk_value>
 8000faa:	4603      	mov	r3, r0
 8000fac:	b29a      	uxth	r2, r3
 8000fae:	4b35      	ldr	r3, [pc, #212]	; (8001084 <masterRd+0x13c>)
 8000fb0:	801a      	strh	r2, [r3, #0]


	//lmao its midnight and i realized endinenness is fuc ked
	packetCRC = (rx485[10] << 8) | rx485[9];
 8000fb2:	4b33      	ldr	r3, [pc, #204]	; (8001080 <masterRd+0x138>)
 8000fb4:	7a9b      	ldrb	r3, [r3, #10]
 8000fb6:	021b      	lsls	r3, r3, #8
 8000fb8:	b21a      	sxth	r2, r3
 8000fba:	4b31      	ldr	r3, [pc, #196]	; (8001080 <masterRd+0x138>)
 8000fbc:	7a5b      	ldrb	r3, [r3, #9]
 8000fbe:	b21b      	sxth	r3, r3
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	b21b      	sxth	r3, r3
 8000fc4:	b29a      	uxth	r2, r3
 8000fc6:	4b30      	ldr	r3, [pc, #192]	; (8001088 <masterRd+0x140>)
 8000fc8:	801a      	strh	r2, [r3, #0]


	if (packetCRC != rxCRC)
 8000fca:	4b2f      	ldr	r3, [pc, #188]	; (8001088 <masterRd+0x140>)
 8000fcc:	881a      	ldrh	r2, [r3, #0]
 8000fce:	4b2d      	ldr	r3, [pc, #180]	; (8001084 <masterRd+0x13c>)
 8000fd0:	881b      	ldrh	r3, [r3, #0]
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d001      	beq.n	8000fda <masterRd+0x92>
	{
		//error code 4 - CRC failed
		return 4;
 8000fd6:	2304      	movs	r3, #4
 8000fd8:	e04c      	b.n	8001074 <masterRd+0x12c>

//	spindle0->current = rx485[3];
//	spindle0->current <<= 8;
//	spindle0->current |= rx485[4];

	spindle0->current = (rx485[3] << 8) | rx485[4];
 8000fda:	4b29      	ldr	r3, [pc, #164]	; (8001080 <masterRd+0x138>)
 8000fdc:	78db      	ldrb	r3, [r3, #3]
 8000fde:	021b      	lsls	r3, r3, #8
 8000fe0:	b21a      	sxth	r2, r3
 8000fe2:	4b27      	ldr	r3, [pc, #156]	; (8001080 <masterRd+0x138>)
 8000fe4:	791b      	ldrb	r3, [r3, #4]
 8000fe6:	b21b      	sxth	r3, r3
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	b21b      	sxth	r3, r3
 8000fec:	b29a      	uxth	r2, r3
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	801a      	strh	r2, [r3, #0]

	//TODO delete whichever method doesnt work
	altI = (rx485[3] << 8) | rx485[4];
 8000ff2:	4b23      	ldr	r3, [pc, #140]	; (8001080 <masterRd+0x138>)
 8000ff4:	78db      	ldrb	r3, [r3, #3]
 8000ff6:	021b      	lsls	r3, r3, #8
 8000ff8:	b21a      	sxth	r2, r3
 8000ffa:	4b21      	ldr	r3, [pc, #132]	; (8001080 <masterRd+0x138>)
 8000ffc:	791b      	ldrb	r3, [r3, #4]
 8000ffe:	b21b      	sxth	r3, r3
 8001000:	4313      	orrs	r3, r2
 8001002:	b21b      	sxth	r3, r3
 8001004:	b29a      	uxth	r2, r3
 8001006:	4b21      	ldr	r3, [pc, #132]	; (800108c <masterRd+0x144>)
 8001008:	801a      	strh	r2, [r3, #0]

	spindle0->voltage = rx485[5];
 800100a:	4b1d      	ldr	r3, [pc, #116]	; (8001080 <masterRd+0x138>)
 800100c:	795b      	ldrb	r3, [r3, #5]
 800100e:	b29a      	uxth	r2, r3
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	805a      	strh	r2, [r3, #2]
	spindle0->voltage <<= 8;
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	885b      	ldrh	r3, [r3, #2]
 8001018:	021b      	lsls	r3, r3, #8
 800101a:	b29a      	uxth	r2, r3
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	805a      	strh	r2, [r3, #2]
	spindle0->voltage |= rx485[6];
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	885a      	ldrh	r2, [r3, #2]
 8001024:	4b16      	ldr	r3, [pc, #88]	; (8001080 <masterRd+0x138>)
 8001026:	799b      	ldrb	r3, [r3, #6]
 8001028:	b29b      	uxth	r3, r3
 800102a:	4313      	orrs	r3, r2
 800102c:	b29a      	uxth	r2, r3
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	805a      	strh	r2, [r3, #2]

	spindle0->rpm = rx485[7];
 8001032:	4b13      	ldr	r3, [pc, #76]	; (8001080 <masterRd+0x138>)
 8001034:	79db      	ldrb	r3, [r3, #7]
 8001036:	b29a      	uxth	r2, r3
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	809a      	strh	r2, [r3, #4]
	spindle0->rpm <<= 8;
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	889b      	ldrh	r3, [r3, #4]
 8001040:	021b      	lsls	r3, r3, #8
 8001042:	b29a      	uxth	r2, r3
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	809a      	strh	r2, [r3, #4]
	spindle0->rpm |= rx485[8];
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	889a      	ldrh	r2, [r3, #4]
 800104c:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <masterRd+0x138>)
 800104e:	7a1b      	ldrb	r3, [r3, #8]
 8001050:	b29b      	uxth	r3, r3
 8001052:	4313      	orrs	r3, r2
 8001054:	b29a      	uxth	r2, r3
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	809a      	strh	r2, [r3, #4]

	//TODO delete whichever method doesnt work
	altRPM = (rx485[7] << 8) | rx485[8];
 800105a:	4b09      	ldr	r3, [pc, #36]	; (8001080 <masterRd+0x138>)
 800105c:	79db      	ldrb	r3, [r3, #7]
 800105e:	021b      	lsls	r3, r3, #8
 8001060:	b21a      	sxth	r2, r3
 8001062:	4b07      	ldr	r3, [pc, #28]	; (8001080 <masterRd+0x138>)
 8001064:	7a1b      	ldrb	r3, [r3, #8]
 8001066:	b21b      	sxth	r3, r3
 8001068:	4313      	orrs	r3, r2
 800106a:	b21b      	sxth	r3, r3
 800106c:	b29a      	uxth	r2, r3
 800106e:	4b08      	ldr	r3, [pc, #32]	; (8001090 <masterRd+0x148>)
 8001070:	801a      	strh	r2, [r3, #0]
	return 0;
 8001072:	2300      	movs	r3, #0

}
 8001074:	4618      	mov	r0, r3
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20000000 	.word	0x20000000
 8001080:	20000008 	.word	0x20000008
 8001084:	200005c4 	.word	0x200005c4
 8001088:	200005c6 	.word	0x200005c6
 800108c:	2000023e 	.word	0x2000023e
 8001090:	2000023c 	.word	0x2000023c

08001094 <altGetI>:


uint16_t altGetI()
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
	return altI;
 8001098:	4b03      	ldr	r3, [pc, #12]	; (80010a8 <altGetI+0x14>)
 800109a:	881b      	ldrh	r3, [r3, #0]
}
 800109c:	4618      	mov	r0, r3
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	2000023e 	.word	0x2000023e

080010ac <altGetRPM>:
uint16_t altGetRPM()
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
	return altRPM;
 80010b0:	4b03      	ldr	r3, [pc, #12]	; (80010c0 <altGetRPM+0x14>)
 80010b2:	881b      	ldrh	r3, [r3, #0]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	2000023c 	.word	0x2000023c

080010c4 <getRxCRC>:
{
	return packetCRC;
}

uint16_t getRxCRC()
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
	return rxCRC;
 80010c8:	4b03      	ldr	r3, [pc, #12]	; (80010d8 <getRxCRC+0x14>)
 80010ca:	881b      	ldrh	r3, [r3, #0]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	200005c4 	.word	0x200005c4

080010dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010e2:	2300      	movs	r3, #0
 80010e4:	607b      	str	r3, [r7, #4]
 80010e6:	4b10      	ldr	r3, [pc, #64]	; (8001128 <HAL_MspInit+0x4c>)
 80010e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ea:	4a0f      	ldr	r2, [pc, #60]	; (8001128 <HAL_MspInit+0x4c>)
 80010ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010f0:	6453      	str	r3, [r2, #68]	; 0x44
 80010f2:	4b0d      	ldr	r3, [pc, #52]	; (8001128 <HAL_MspInit+0x4c>)
 80010f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	603b      	str	r3, [r7, #0]
 8001102:	4b09      	ldr	r3, [pc, #36]	; (8001128 <HAL_MspInit+0x4c>)
 8001104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001106:	4a08      	ldr	r2, [pc, #32]	; (8001128 <HAL_MspInit+0x4c>)
 8001108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800110c:	6413      	str	r3, [r2, #64]	; 0x40
 800110e:	4b06      	ldr	r3, [pc, #24]	; (8001128 <HAL_MspInit+0x4c>)
 8001110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001116:	603b      	str	r3, [r7, #0]
 8001118:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	40023800 	.word	0x40023800

0800112c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b08c      	sub	sp, #48	; 0x30
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001134:	f107 031c 	add.w	r3, r7, #28
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]
 8001142:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a2e      	ldr	r2, [pc, #184]	; (8001204 <HAL_ADC_MspInit+0xd8>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d128      	bne.n	80011a0 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	61bb      	str	r3, [r7, #24]
 8001152:	4b2d      	ldr	r3, [pc, #180]	; (8001208 <HAL_ADC_MspInit+0xdc>)
 8001154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001156:	4a2c      	ldr	r2, [pc, #176]	; (8001208 <HAL_ADC_MspInit+0xdc>)
 8001158:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800115c:	6453      	str	r3, [r2, #68]	; 0x44
 800115e:	4b2a      	ldr	r3, [pc, #168]	; (8001208 <HAL_ADC_MspInit+0xdc>)
 8001160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001162:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001166:	61bb      	str	r3, [r7, #24]
 8001168:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	617b      	str	r3, [r7, #20]
 800116e:	4b26      	ldr	r3, [pc, #152]	; (8001208 <HAL_ADC_MspInit+0xdc>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	4a25      	ldr	r2, [pc, #148]	; (8001208 <HAL_ADC_MspInit+0xdc>)
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	6313      	str	r3, [r2, #48]	; 0x30
 800117a:	4b23      	ldr	r3, [pc, #140]	; (8001208 <HAL_ADC_MspInit+0xdc>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	617b      	str	r3, [r7, #20]
 8001184:	697b      	ldr	r3, [r7, #20]
    /**ADC2 GPIO Configuration
    PA1     ------> ADC2_IN1
    PA2     ------> ADC2_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001186:	2306      	movs	r3, #6
 8001188:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800118a:	2303      	movs	r3, #3
 800118c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001192:	f107 031c 	add.w	r3, r7, #28
 8001196:	4619      	mov	r1, r3
 8001198:	481c      	ldr	r0, [pc, #112]	; (800120c <HAL_ADC_MspInit+0xe0>)
 800119a:	f000 fee7 	bl	8001f6c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800119e:	e02c      	b.n	80011fa <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC3)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a1a      	ldr	r2, [pc, #104]	; (8001210 <HAL_ADC_MspInit+0xe4>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d127      	bne.n	80011fa <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	613b      	str	r3, [r7, #16]
 80011ae:	4b16      	ldr	r3, [pc, #88]	; (8001208 <HAL_ADC_MspInit+0xdc>)
 80011b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011b2:	4a15      	ldr	r2, [pc, #84]	; (8001208 <HAL_ADC_MspInit+0xdc>)
 80011b4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011b8:	6453      	str	r3, [r2, #68]	; 0x44
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <HAL_ADC_MspInit+0xdc>)
 80011bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011c2:	613b      	str	r3, [r7, #16]
 80011c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	4b0f      	ldr	r3, [pc, #60]	; (8001208 <HAL_ADC_MspInit+0xdc>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ce:	4a0e      	ldr	r2, [pc, #56]	; (8001208 <HAL_ADC_MspInit+0xdc>)
 80011d0:	f043 0301 	orr.w	r3, r3, #1
 80011d4:	6313      	str	r3, [r2, #48]	; 0x30
 80011d6:	4b0c      	ldr	r3, [pc, #48]	; (8001208 <HAL_ADC_MspInit+0xdc>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011da:	f003 0301 	and.w	r3, r3, #1
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011e2:	2308      	movs	r3, #8
 80011e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011e6:	2303      	movs	r3, #3
 80011e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ee:	f107 031c 	add.w	r3, r7, #28
 80011f2:	4619      	mov	r1, r3
 80011f4:	4805      	ldr	r0, [pc, #20]	; (800120c <HAL_ADC_MspInit+0xe0>)
 80011f6:	f000 feb9 	bl	8001f6c <HAL_GPIO_Init>
}
 80011fa:	bf00      	nop
 80011fc:	3730      	adds	r7, #48	; 0x30
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40012100 	.word	0x40012100
 8001208:	40023800 	.word	0x40023800
 800120c:	40020000 	.word	0x40020000
 8001210:	40012200 	.word	0x40012200

08001214 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b08a      	sub	sp, #40	; 0x28
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a20      	ldr	r2, [pc, #128]	; (80012b4 <HAL_CAN_MspInit+0xa0>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d13a      	bne.n	80012ac <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN2_MspInit 0 */

  /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	4b1f      	ldr	r3, [pc, #124]	; (80012b8 <HAL_CAN_MspInit+0xa4>)
 800123c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123e:	4a1e      	ldr	r2, [pc, #120]	; (80012b8 <HAL_CAN_MspInit+0xa4>)
 8001240:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001244:	6413      	str	r3, [r2, #64]	; 0x40
 8001246:	4b1c      	ldr	r3, [pc, #112]	; (80012b8 <HAL_CAN_MspInit+0xa4>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800124e:	613b      	str	r3, [r7, #16]
 8001250:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	4b18      	ldr	r3, [pc, #96]	; (80012b8 <HAL_CAN_MspInit+0xa4>)
 8001258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800125a:	4a17      	ldr	r2, [pc, #92]	; (80012b8 <HAL_CAN_MspInit+0xa4>)
 800125c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001260:	6413      	str	r3, [r2, #64]	; 0x40
 8001262:	4b15      	ldr	r3, [pc, #84]	; (80012b8 <HAL_CAN_MspInit+0xa4>)
 8001264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001266:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800126e:	2300      	movs	r3, #0
 8001270:	60bb      	str	r3, [r7, #8]
 8001272:	4b11      	ldr	r3, [pc, #68]	; (80012b8 <HAL_CAN_MspInit+0xa4>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001276:	4a10      	ldr	r2, [pc, #64]	; (80012b8 <HAL_CAN_MspInit+0xa4>)
 8001278:	f043 0302 	orr.w	r3, r3, #2
 800127c:	6313      	str	r3, [r2, #48]	; 0x30
 800127e:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <HAL_CAN_MspInit+0xa4>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001282:	f003 0302 	and.w	r3, r3, #2
 8001286:	60bb      	str	r3, [r7, #8]
 8001288:	68bb      	ldr	r3, [r7, #8]
    /**CAN2 GPIO Configuration
    PB12     ------> CAN2_RX
    PB13     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800128a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800128e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001290:	2302      	movs	r3, #2
 8001292:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001294:	2300      	movs	r3, #0
 8001296:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001298:	2303      	movs	r3, #3
 800129a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800129c:	2309      	movs	r3, #9
 800129e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a0:	f107 0314 	add.w	r3, r7, #20
 80012a4:	4619      	mov	r1, r3
 80012a6:	4805      	ldr	r0, [pc, #20]	; (80012bc <HAL_CAN_MspInit+0xa8>)
 80012a8:	f000 fe60 	bl	8001f6c <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 80012ac:	bf00      	nop
 80012ae:	3728      	adds	r7, #40	; 0x28
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40006800 	.word	0x40006800
 80012b8:	40023800 	.word	0x40023800
 80012bc:	40020400 	.word	0x40020400

080012c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08a      	sub	sp, #40	; 0x28
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c8:	f107 0314 	add.w	r3, r7, #20
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	605a      	str	r2, [r3, #4]
 80012d2:	609a      	str	r2, [r3, #8]
 80012d4:	60da      	str	r2, [r3, #12]
 80012d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a19      	ldr	r2, [pc, #100]	; (8001344 <HAL_SPI_MspInit+0x84>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d12b      	bne.n	800133a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	613b      	str	r3, [r7, #16]
 80012e6:	4b18      	ldr	r3, [pc, #96]	; (8001348 <HAL_SPI_MspInit+0x88>)
 80012e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ea:	4a17      	ldr	r2, [pc, #92]	; (8001348 <HAL_SPI_MspInit+0x88>)
 80012ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80012f0:	6453      	str	r3, [r2, #68]	; 0x44
 80012f2:	4b15      	ldr	r3, [pc, #84]	; (8001348 <HAL_SPI_MspInit+0x88>)
 80012f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	4b11      	ldr	r3, [pc, #68]	; (8001348 <HAL_SPI_MspInit+0x88>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	4a10      	ldr	r2, [pc, #64]	; (8001348 <HAL_SPI_MspInit+0x88>)
 8001308:	f043 0301 	orr.w	r3, r3, #1
 800130c:	6313      	str	r3, [r2, #48]	; 0x30
 800130e:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <HAL_SPI_MspInit+0x88>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800131a:	23f0      	movs	r3, #240	; 0xf0
 800131c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131e:	2302      	movs	r3, #2
 8001320:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	2300      	movs	r3, #0
 8001324:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001326:	2303      	movs	r3, #3
 8001328:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800132a:	2305      	movs	r3, #5
 800132c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132e:	f107 0314 	add.w	r3, r7, #20
 8001332:	4619      	mov	r1, r3
 8001334:	4805      	ldr	r0, [pc, #20]	; (800134c <HAL_SPI_MspInit+0x8c>)
 8001336:	f000 fe19 	bl	8001f6c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800133a:	bf00      	nop
 800133c:	3728      	adds	r7, #40	; 0x28
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40013000 	.word	0x40013000
 8001348:	40023800 	.word	0x40023800
 800134c:	40020000 	.word	0x40020000

08001350 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08a      	sub	sp, #40	; 0x28
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a19      	ldr	r2, [pc, #100]	; (80013d4 <HAL_UART_MspInit+0x84>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d12c      	bne.n	80013cc <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	613b      	str	r3, [r7, #16]
 8001376:	4b18      	ldr	r3, [pc, #96]	; (80013d8 <HAL_UART_MspInit+0x88>)
 8001378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800137a:	4a17      	ldr	r2, [pc, #92]	; (80013d8 <HAL_UART_MspInit+0x88>)
 800137c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001380:	6413      	str	r3, [r2, #64]	; 0x40
 8001382:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <HAL_UART_MspInit+0x88>)
 8001384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001386:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800138a:	613b      	str	r3, [r7, #16]
 800138c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	60fb      	str	r3, [r7, #12]
 8001392:	4b11      	ldr	r3, [pc, #68]	; (80013d8 <HAL_UART_MspInit+0x88>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	4a10      	ldr	r2, [pc, #64]	; (80013d8 <HAL_UART_MspInit+0x88>)
 8001398:	f043 0302 	orr.w	r3, r3, #2
 800139c:	6313      	str	r3, [r2, #48]	; 0x30
 800139e:	4b0e      	ldr	r3, [pc, #56]	; (80013d8 <HAL_UART_MspInit+0x88>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	f003 0302 	and.w	r3, r3, #2
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80013aa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80013ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b0:	2302      	movs	r3, #2
 80013b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b8:	2303      	movs	r3, #3
 80013ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013bc:	2307      	movs	r3, #7
 80013be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c0:	f107 0314 	add.w	r3, r7, #20
 80013c4:	4619      	mov	r1, r3
 80013c6:	4805      	ldr	r0, [pc, #20]	; (80013dc <HAL_UART_MspInit+0x8c>)
 80013c8:	f000 fdd0 	bl	8001f6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80013cc:	bf00      	nop
 80013ce:	3728      	adds	r7, #40	; 0x28
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	40004800 	.word	0x40004800
 80013d8:	40023800 	.word	0x40023800
 80013dc:	40020400 	.word	0x40020400

080013e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013e4:	e7fe      	b.n	80013e4 <NMI_Handler+0x4>

080013e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013e6:	b480      	push	{r7}
 80013e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013ea:	e7fe      	b.n	80013ea <HardFault_Handler+0x4>

080013ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013f0:	e7fe      	b.n	80013f0 <MemManage_Handler+0x4>

080013f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013f2:	b480      	push	{r7}
 80013f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013f6:	e7fe      	b.n	80013f6 <BusFault_Handler+0x4>

080013f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013fc:	e7fe      	b.n	80013fc <UsageFault_Handler+0x4>

080013fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013fe:	b480      	push	{r7}
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001402:	bf00      	nop
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800141a:	b480      	push	{r7}
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800141e:	bf00      	nop
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr

08001428 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800142c:	f000 f8d0 	bl	80015d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001430:	bf00      	nop
 8001432:	bd80      	pop	{r7, pc}

08001434 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001438:	4802      	ldr	r0, [pc, #8]	; (8001444 <OTG_FS_IRQHandler+0x10>)
 800143a:	f001 f89c 	bl	8002576 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	20001a9c 	.word	0x20001a9c

08001448 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001450:	4a14      	ldr	r2, [pc, #80]	; (80014a4 <_sbrk+0x5c>)
 8001452:	4b15      	ldr	r3, [pc, #84]	; (80014a8 <_sbrk+0x60>)
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800145c:	4b13      	ldr	r3, [pc, #76]	; (80014ac <_sbrk+0x64>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d102      	bne.n	800146a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001464:	4b11      	ldr	r3, [pc, #68]	; (80014ac <_sbrk+0x64>)
 8001466:	4a12      	ldr	r2, [pc, #72]	; (80014b0 <_sbrk+0x68>)
 8001468:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800146a:	4b10      	ldr	r3, [pc, #64]	; (80014ac <_sbrk+0x64>)
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4413      	add	r3, r2
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	429a      	cmp	r2, r3
 8001476:	d207      	bcs.n	8001488 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001478:	f006 fe12 	bl	80080a0 <__errno>
 800147c:	4603      	mov	r3, r0
 800147e:	220c      	movs	r2, #12
 8001480:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001482:	f04f 33ff 	mov.w	r3, #4294967295
 8001486:	e009      	b.n	800149c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001488:	4b08      	ldr	r3, [pc, #32]	; (80014ac <_sbrk+0x64>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800148e:	4b07      	ldr	r3, [pc, #28]	; (80014ac <_sbrk+0x64>)
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4413      	add	r3, r2
 8001496:	4a05      	ldr	r2, [pc, #20]	; (80014ac <_sbrk+0x64>)
 8001498:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800149a:	68fb      	ldr	r3, [r7, #12]
}
 800149c:	4618      	mov	r0, r3
 800149e:	3718      	adds	r7, #24
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20020000 	.word	0x20020000
 80014a8:	00000400 	.word	0x00000400
 80014ac:	20000240 	.word	0x20000240
 80014b0:	20001eb8 	.word	0x20001eb8

080014b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014b8:	4b06      	ldr	r3, [pc, #24]	; (80014d4 <SystemInit+0x20>)
 80014ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014be:	4a05      	ldr	r2, [pc, #20]	; (80014d4 <SystemInit+0x20>)
 80014c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014c8:	bf00      	nop
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
 80014d2:	bf00      	nop
 80014d4:	e000ed00 	.word	0xe000ed00

080014d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80014d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001510 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014dc:	480d      	ldr	r0, [pc, #52]	; (8001514 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80014de:	490e      	ldr	r1, [pc, #56]	; (8001518 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80014e0:	4a0e      	ldr	r2, [pc, #56]	; (800151c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014e4:	e002      	b.n	80014ec <LoopCopyDataInit>

080014e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014ea:	3304      	adds	r3, #4

080014ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014f0:	d3f9      	bcc.n	80014e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014f2:	4a0b      	ldr	r2, [pc, #44]	; (8001520 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80014f4:	4c0b      	ldr	r4, [pc, #44]	; (8001524 <LoopFillZerobss+0x26>)
  movs r3, #0
 80014f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014f8:	e001      	b.n	80014fe <LoopFillZerobss>

080014fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014fc:	3204      	adds	r2, #4

080014fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001500:	d3fb      	bcc.n	80014fa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001502:	f7ff ffd7 	bl	80014b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001506:	f006 fdd1 	bl	80080ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800150a:	f7ff f82d 	bl	8000568 <main>
  bx  lr    
 800150e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001510:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001514:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001518:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 800151c:	08008ca4 	.word	0x08008ca4
  ldr r2, =_sbss
 8001520:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8001524:	20001eb4 	.word	0x20001eb4

08001528 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001528:	e7fe      	b.n	8001528 <ADC_IRQHandler>
	...

0800152c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001530:	4b0e      	ldr	r3, [pc, #56]	; (800156c <HAL_Init+0x40>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a0d      	ldr	r2, [pc, #52]	; (800156c <HAL_Init+0x40>)
 8001536:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800153a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800153c:	4b0b      	ldr	r3, [pc, #44]	; (800156c <HAL_Init+0x40>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a0a      	ldr	r2, [pc, #40]	; (800156c <HAL_Init+0x40>)
 8001542:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001546:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001548:	4b08      	ldr	r3, [pc, #32]	; (800156c <HAL_Init+0x40>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a07      	ldr	r2, [pc, #28]	; (800156c <HAL_Init+0x40>)
 800154e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001552:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001554:	2003      	movs	r0, #3
 8001556:	f000 fcc3 	bl	8001ee0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800155a:	2000      	movs	r0, #0
 800155c:	f000 f808 	bl	8001570 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001560:	f7ff fdbc 	bl	80010dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001564:	2300      	movs	r3, #0
}
 8001566:	4618      	mov	r0, r3
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40023c00 	.word	0x40023c00

08001570 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001578:	4b12      	ldr	r3, [pc, #72]	; (80015c4 <HAL_InitTick+0x54>)
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	4b12      	ldr	r3, [pc, #72]	; (80015c8 <HAL_InitTick+0x58>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	4619      	mov	r1, r3
 8001582:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001586:	fbb3 f3f1 	udiv	r3, r3, r1
 800158a:	fbb2 f3f3 	udiv	r3, r2, r3
 800158e:	4618      	mov	r0, r3
 8001590:	f000 fcdf 	bl	8001f52 <HAL_SYSTICK_Config>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e00e      	b.n	80015bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2b0f      	cmp	r3, #15
 80015a2:	d80a      	bhi.n	80015ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015a4:	2200      	movs	r2, #0
 80015a6:	6879      	ldr	r1, [r7, #4]
 80015a8:	f04f 30ff 	mov.w	r0, #4294967295
 80015ac:	f000 fca3 	bl	8001ef6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015b0:	4a06      	ldr	r2, [pc, #24]	; (80015cc <HAL_InitTick+0x5c>)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015b6:	2300      	movs	r3, #0
 80015b8:	e000      	b.n	80015bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	2000003c 	.word	0x2000003c
 80015c8:	20000044 	.word	0x20000044
 80015cc:	20000040 	.word	0x20000040

080015d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015d4:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <HAL_IncTick+0x20>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	461a      	mov	r2, r3
 80015da:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <HAL_IncTick+0x24>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4413      	add	r3, r2
 80015e0:	4a04      	ldr	r2, [pc, #16]	; (80015f4 <HAL_IncTick+0x24>)
 80015e2:	6013      	str	r3, [r2, #0]
}
 80015e4:	bf00      	nop
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	20000044 	.word	0x20000044
 80015f4:	200005c8 	.word	0x200005c8

080015f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  return uwTick;
 80015fc:	4b03      	ldr	r3, [pc, #12]	; (800160c <HAL_GetTick+0x14>)
 80015fe:	681b      	ldr	r3, [r3, #0]
}
 8001600:	4618      	mov	r0, r3
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	200005c8 	.word	0x200005c8

08001610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001618:	f7ff ffee 	bl	80015f8 <HAL_GetTick>
 800161c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001628:	d005      	beq.n	8001636 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800162a:	4b0a      	ldr	r3, [pc, #40]	; (8001654 <HAL_Delay+0x44>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	461a      	mov	r2, r3
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	4413      	add	r3, r2
 8001634:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001636:	bf00      	nop
 8001638:	f7ff ffde 	bl	80015f8 <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	429a      	cmp	r2, r3
 8001646:	d8f7      	bhi.n	8001638 <HAL_Delay+0x28>
  {
  }
}
 8001648:	bf00      	nop
 800164a:	bf00      	nop
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000044 	.word	0x20000044

08001658 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001660:	2300      	movs	r3, #0
 8001662:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d101      	bne.n	800166e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e033      	b.n	80016d6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001672:	2b00      	cmp	r3, #0
 8001674:	d109      	bne.n	800168a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f7ff fd58 	bl	800112c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2200      	movs	r2, #0
 8001680:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2200      	movs	r2, #0
 8001686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168e:	f003 0310 	and.w	r3, r3, #16
 8001692:	2b00      	cmp	r3, #0
 8001694:	d118      	bne.n	80016c8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800169a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800169e:	f023 0302 	bic.w	r3, r3, #2
 80016a2:	f043 0202 	orr.w	r2, r3, #2
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f000 f93a 	bl	8001924 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2200      	movs	r2, #0
 80016b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ba:	f023 0303 	bic.w	r3, r3, #3
 80016be:	f043 0201 	orr.w	r2, r3, #1
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	641a      	str	r2, [r3, #64]	; 0x40
 80016c6:	e001      	b.n	80016cc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
	...

080016e0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b085      	sub	sp, #20
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80016ea:	2300      	movs	r3, #0
 80016ec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80016f4:	2b01      	cmp	r3, #1
 80016f6:	d101      	bne.n	80016fc <HAL_ADC_ConfigChannel+0x1c>
 80016f8:	2302      	movs	r3, #2
 80016fa:	e105      	b.n	8001908 <HAL_ADC_ConfigChannel+0x228>
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2201      	movs	r2, #1
 8001700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2b09      	cmp	r3, #9
 800170a:	d925      	bls.n	8001758 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	68d9      	ldr	r1, [r3, #12]
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	b29b      	uxth	r3, r3
 8001718:	461a      	mov	r2, r3
 800171a:	4613      	mov	r3, r2
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	4413      	add	r3, r2
 8001720:	3b1e      	subs	r3, #30
 8001722:	2207      	movs	r2, #7
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	43da      	mvns	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	400a      	ands	r2, r1
 8001730:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	68d9      	ldr	r1, [r3, #12]
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	689a      	ldr	r2, [r3, #8]
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	b29b      	uxth	r3, r3
 8001742:	4618      	mov	r0, r3
 8001744:	4603      	mov	r3, r0
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	4403      	add	r3, r0
 800174a:	3b1e      	subs	r3, #30
 800174c:	409a      	lsls	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	430a      	orrs	r2, r1
 8001754:	60da      	str	r2, [r3, #12]
 8001756:	e022      	b.n	800179e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	6919      	ldr	r1, [r3, #16]
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	b29b      	uxth	r3, r3
 8001764:	461a      	mov	r2, r3
 8001766:	4613      	mov	r3, r2
 8001768:	005b      	lsls	r3, r3, #1
 800176a:	4413      	add	r3, r2
 800176c:	2207      	movs	r2, #7
 800176e:	fa02 f303 	lsl.w	r3, r2, r3
 8001772:	43da      	mvns	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	400a      	ands	r2, r1
 800177a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	6919      	ldr	r1, [r3, #16]
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	689a      	ldr	r2, [r3, #8]
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	b29b      	uxth	r3, r3
 800178c:	4618      	mov	r0, r3
 800178e:	4603      	mov	r3, r0
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	4403      	add	r3, r0
 8001794:	409a      	lsls	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	430a      	orrs	r2, r1
 800179c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	2b06      	cmp	r3, #6
 80017a4:	d824      	bhi.n	80017f0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	685a      	ldr	r2, [r3, #4]
 80017b0:	4613      	mov	r3, r2
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	4413      	add	r3, r2
 80017b6:	3b05      	subs	r3, #5
 80017b8:	221f      	movs	r2, #31
 80017ba:	fa02 f303 	lsl.w	r3, r2, r3
 80017be:	43da      	mvns	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	400a      	ands	r2, r1
 80017c6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	4618      	mov	r0, r3
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	685a      	ldr	r2, [r3, #4]
 80017da:	4613      	mov	r3, r2
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	4413      	add	r3, r2
 80017e0:	3b05      	subs	r3, #5
 80017e2:	fa00 f203 	lsl.w	r2, r0, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	430a      	orrs	r2, r1
 80017ec:	635a      	str	r2, [r3, #52]	; 0x34
 80017ee:	e04c      	b.n	800188a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	2b0c      	cmp	r3, #12
 80017f6:	d824      	bhi.n	8001842 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	685a      	ldr	r2, [r3, #4]
 8001802:	4613      	mov	r3, r2
 8001804:	009b      	lsls	r3, r3, #2
 8001806:	4413      	add	r3, r2
 8001808:	3b23      	subs	r3, #35	; 0x23
 800180a:	221f      	movs	r2, #31
 800180c:	fa02 f303 	lsl.w	r3, r2, r3
 8001810:	43da      	mvns	r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	400a      	ands	r2, r1
 8001818:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	b29b      	uxth	r3, r3
 8001826:	4618      	mov	r0, r3
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	685a      	ldr	r2, [r3, #4]
 800182c:	4613      	mov	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	4413      	add	r3, r2
 8001832:	3b23      	subs	r3, #35	; 0x23
 8001834:	fa00 f203 	lsl.w	r2, r0, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	430a      	orrs	r2, r1
 800183e:	631a      	str	r2, [r3, #48]	; 0x30
 8001840:	e023      	b.n	800188a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685a      	ldr	r2, [r3, #4]
 800184c:	4613      	mov	r3, r2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	4413      	add	r3, r2
 8001852:	3b41      	subs	r3, #65	; 0x41
 8001854:	221f      	movs	r2, #31
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	43da      	mvns	r2, r3
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	400a      	ands	r2, r1
 8001862:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	b29b      	uxth	r3, r3
 8001870:	4618      	mov	r0, r3
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	685a      	ldr	r2, [r3, #4]
 8001876:	4613      	mov	r3, r2
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	4413      	add	r3, r2
 800187c:	3b41      	subs	r3, #65	; 0x41
 800187e:	fa00 f203 	lsl.w	r2, r0, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	430a      	orrs	r2, r1
 8001888:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800188a:	4b22      	ldr	r3, [pc, #136]	; (8001914 <HAL_ADC_ConfigChannel+0x234>)
 800188c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a21      	ldr	r2, [pc, #132]	; (8001918 <HAL_ADC_ConfigChannel+0x238>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d109      	bne.n	80018ac <HAL_ADC_ConfigChannel+0x1cc>
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2b12      	cmp	r3, #18
 800189e:	d105      	bne.n	80018ac <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a19      	ldr	r2, [pc, #100]	; (8001918 <HAL_ADC_ConfigChannel+0x238>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d123      	bne.n	80018fe <HAL_ADC_ConfigChannel+0x21e>
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2b10      	cmp	r3, #16
 80018bc:	d003      	beq.n	80018c6 <HAL_ADC_ConfigChannel+0x1e6>
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	2b11      	cmp	r3, #17
 80018c4:	d11b      	bne.n	80018fe <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2b10      	cmp	r3, #16
 80018d8:	d111      	bne.n	80018fe <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80018da:	4b10      	ldr	r3, [pc, #64]	; (800191c <HAL_ADC_ConfigChannel+0x23c>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a10      	ldr	r2, [pc, #64]	; (8001920 <HAL_ADC_ConfigChannel+0x240>)
 80018e0:	fba2 2303 	umull	r2, r3, r2, r3
 80018e4:	0c9a      	lsrs	r2, r3, #18
 80018e6:	4613      	mov	r3, r2
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	4413      	add	r3, r2
 80018ec:	005b      	lsls	r3, r3, #1
 80018ee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80018f0:	e002      	b.n	80018f8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	3b01      	subs	r3, #1
 80018f6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d1f9      	bne.n	80018f2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2200      	movs	r2, #0
 8001902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001906:	2300      	movs	r3, #0
}
 8001908:	4618      	mov	r0, r3
 800190a:	3714      	adds	r7, #20
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	40012300 	.word	0x40012300
 8001918:	40012000 	.word	0x40012000
 800191c:	2000003c 	.word	0x2000003c
 8001920:	431bde83 	.word	0x431bde83

08001924 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800192c:	4b79      	ldr	r3, [pc, #484]	; (8001b14 <ADC_Init+0x1f0>)
 800192e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	685a      	ldr	r2, [r3, #4]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	431a      	orrs	r2, r3
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	685a      	ldr	r2, [r3, #4]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001958:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	6859      	ldr	r1, [r3, #4]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	691b      	ldr	r3, [r3, #16]
 8001964:	021a      	lsls	r2, r3, #8
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	430a      	orrs	r2, r1
 800196c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	685a      	ldr	r2, [r3, #4]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800197c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	6859      	ldr	r1, [r3, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689a      	ldr	r2, [r3, #8]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	430a      	orrs	r2, r1
 800198e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	689a      	ldr	r2, [r3, #8]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800199e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	6899      	ldr	r1, [r3, #8]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	68da      	ldr	r2, [r3, #12]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	430a      	orrs	r2, r1
 80019b0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019b6:	4a58      	ldr	r2, [pc, #352]	; (8001b18 <ADC_Init+0x1f4>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d022      	beq.n	8001a02 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	689a      	ldr	r2, [r3, #8]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80019ca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	6899      	ldr	r1, [r3, #8]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	430a      	orrs	r2, r1
 80019dc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	689a      	ldr	r2, [r3, #8]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80019ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	6899      	ldr	r1, [r3, #8]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	430a      	orrs	r2, r1
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	e00f      	b.n	8001a22 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	689a      	ldr	r2, [r3, #8]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001a10:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	689a      	ldr	r2, [r3, #8]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001a20:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	689a      	ldr	r2, [r3, #8]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f022 0202 	bic.w	r2, r2, #2
 8001a30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	6899      	ldr	r1, [r3, #8]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	7e1b      	ldrb	r3, [r3, #24]
 8001a3c:	005a      	lsls	r2, r3, #1
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	430a      	orrs	r2, r1
 8001a44:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d01b      	beq.n	8001a88 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	685a      	ldr	r2, [r3, #4]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001a5e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	685a      	ldr	r2, [r3, #4]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001a6e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	6859      	ldr	r1, [r3, #4]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	035a      	lsls	r2, r3, #13
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	430a      	orrs	r2, r1
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	e007      	b.n	8001a98 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	685a      	ldr	r2, [r3, #4]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a96:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001aa6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	69db      	ldr	r3, [r3, #28]
 8001ab2:	3b01      	subs	r3, #1
 8001ab4:	051a      	lsls	r2, r3, #20
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	430a      	orrs	r2, r1
 8001abc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	689a      	ldr	r2, [r3, #8]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001acc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	6899      	ldr	r1, [r3, #8]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001ada:	025a      	lsls	r2, r3, #9
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	689a      	ldr	r2, [r3, #8]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001af2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6899      	ldr	r1, [r3, #8]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	695b      	ldr	r3, [r3, #20]
 8001afe:	029a      	lsls	r2, r3, #10
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	430a      	orrs	r2, r1
 8001b06:	609a      	str	r2, [r3, #8]
}
 8001b08:	bf00      	nop
 8001b0a:	3714      	adds	r7, #20
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	40012300 	.word	0x40012300
 8001b18:	0f000001 	.word	0x0f000001

08001b1c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b084      	sub	sp, #16
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e0ed      	b.n	8001d0a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d102      	bne.n	8001b40 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f7ff fb6a 	bl	8001214 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f022 0202 	bic.w	r2, r2, #2
 8001b4e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b50:	f7ff fd52 	bl	80015f8 <HAL_GetTick>
 8001b54:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001b56:	e012      	b.n	8001b7e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001b58:	f7ff fd4e 	bl	80015f8 <HAL_GetTick>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	2b0a      	cmp	r3, #10
 8001b64:	d90b      	bls.n	8001b7e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b6a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2205      	movs	r2, #5
 8001b76:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e0c5      	b.n	8001d0a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f003 0302 	and.w	r3, r3, #2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d1e5      	bne.n	8001b58 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f042 0201 	orr.w	r2, r2, #1
 8001b9a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001b9c:	f7ff fd2c 	bl	80015f8 <HAL_GetTick>
 8001ba0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001ba2:	e012      	b.n	8001bca <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ba4:	f7ff fd28 	bl	80015f8 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b0a      	cmp	r3, #10
 8001bb0:	d90b      	bls.n	8001bca <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2205      	movs	r2, #5
 8001bc2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e09f      	b.n	8001d0a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f003 0301 	and.w	r3, r3, #1
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d0e5      	beq.n	8001ba4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	7e1b      	ldrb	r3, [r3, #24]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d108      	bne.n	8001bf2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	e007      	b.n	8001c02 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c00:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	7e5b      	ldrb	r3, [r3, #25]
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d108      	bne.n	8001c1c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	e007      	b.n	8001c2c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c2a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	7e9b      	ldrb	r3, [r3, #26]
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d108      	bne.n	8001c46 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f042 0220 	orr.w	r2, r2, #32
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	e007      	b.n	8001c56 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f022 0220 	bic.w	r2, r2, #32
 8001c54:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	7edb      	ldrb	r3, [r3, #27]
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d108      	bne.n	8001c70 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f022 0210 	bic.w	r2, r2, #16
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	e007      	b.n	8001c80 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f042 0210 	orr.w	r2, r2, #16
 8001c7e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	7f1b      	ldrb	r3, [r3, #28]
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d108      	bne.n	8001c9a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681a      	ldr	r2, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f042 0208 	orr.w	r2, r2, #8
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	e007      	b.n	8001caa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f022 0208 	bic.w	r2, r2, #8
 8001ca8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	7f5b      	ldrb	r3, [r3, #29]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d108      	bne.n	8001cc4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f042 0204 	orr.w	r2, r2, #4
 8001cc0:	601a      	str	r2, [r3, #0]
 8001cc2:	e007      	b.n	8001cd4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f022 0204 	bic.w	r2, r2, #4
 8001cd2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	689a      	ldr	r2, [r3, #8]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	431a      	orrs	r2, r3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	691b      	ldr	r3, [r3, #16]
 8001ce2:	431a      	orrs	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	695b      	ldr	r3, [r3, #20]
 8001ce8:	ea42 0103 	orr.w	r1, r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	1e5a      	subs	r2, r3, #1
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	430a      	orrs	r2, r1
 8001cf8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
	...

08001d14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d24:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <__NVIC_SetPriorityGrouping+0x44>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d2a:	68ba      	ldr	r2, [r7, #8]
 8001d2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d30:	4013      	ands	r3, r2
 8001d32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d46:	4a04      	ldr	r2, [pc, #16]	; (8001d58 <__NVIC_SetPriorityGrouping+0x44>)
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	60d3      	str	r3, [r2, #12]
}
 8001d4c:	bf00      	nop
 8001d4e:	3714      	adds	r7, #20
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d60:	4b04      	ldr	r3, [pc, #16]	; (8001d74 <__NVIC_GetPriorityGrouping+0x18>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	0a1b      	lsrs	r3, r3, #8
 8001d66:	f003 0307 	and.w	r3, r3, #7
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	db0b      	blt.n	8001da2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	f003 021f 	and.w	r2, r3, #31
 8001d90:	4907      	ldr	r1, [pc, #28]	; (8001db0 <__NVIC_EnableIRQ+0x38>)
 8001d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d96:	095b      	lsrs	r3, r3, #5
 8001d98:	2001      	movs	r0, #1
 8001d9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001da2:	bf00      	nop
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	e000e100 	.word	0xe000e100

08001db4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	6039      	str	r1, [r7, #0]
 8001dbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	db0a      	blt.n	8001dde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	b2da      	uxtb	r2, r3
 8001dcc:	490c      	ldr	r1, [pc, #48]	; (8001e00 <__NVIC_SetPriority+0x4c>)
 8001dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd2:	0112      	lsls	r2, r2, #4
 8001dd4:	b2d2      	uxtb	r2, r2
 8001dd6:	440b      	add	r3, r1
 8001dd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ddc:	e00a      	b.n	8001df4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	b2da      	uxtb	r2, r3
 8001de2:	4908      	ldr	r1, [pc, #32]	; (8001e04 <__NVIC_SetPriority+0x50>)
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	f003 030f 	and.w	r3, r3, #15
 8001dea:	3b04      	subs	r3, #4
 8001dec:	0112      	lsls	r2, r2, #4
 8001dee:	b2d2      	uxtb	r2, r2
 8001df0:	440b      	add	r3, r1
 8001df2:	761a      	strb	r2, [r3, #24]
}
 8001df4:	bf00      	nop
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr
 8001e00:	e000e100 	.word	0xe000e100
 8001e04:	e000ed00 	.word	0xe000ed00

08001e08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b089      	sub	sp, #36	; 0x24
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	60f8      	str	r0, [r7, #12]
 8001e10:	60b9      	str	r1, [r7, #8]
 8001e12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f003 0307 	and.w	r3, r3, #7
 8001e1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e1c:	69fb      	ldr	r3, [r7, #28]
 8001e1e:	f1c3 0307 	rsb	r3, r3, #7
 8001e22:	2b04      	cmp	r3, #4
 8001e24:	bf28      	it	cs
 8001e26:	2304      	movcs	r3, #4
 8001e28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	3304      	adds	r3, #4
 8001e2e:	2b06      	cmp	r3, #6
 8001e30:	d902      	bls.n	8001e38 <NVIC_EncodePriority+0x30>
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	3b03      	subs	r3, #3
 8001e36:	e000      	b.n	8001e3a <NVIC_EncodePriority+0x32>
 8001e38:	2300      	movs	r3, #0
 8001e3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	43da      	mvns	r2, r3
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	401a      	ands	r2, r3
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e50:	f04f 31ff 	mov.w	r1, #4294967295
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	fa01 f303 	lsl.w	r3, r1, r3
 8001e5a:	43d9      	mvns	r1, r3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e60:	4313      	orrs	r3, r2
         );
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3724      	adds	r7, #36	; 0x24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
	...

08001e70 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001e74:	f3bf 8f4f 	dsb	sy
}
 8001e78:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001e7a:	4b06      	ldr	r3, [pc, #24]	; (8001e94 <__NVIC_SystemReset+0x24>)
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001e82:	4904      	ldr	r1, [pc, #16]	; (8001e94 <__NVIC_SystemReset+0x24>)
 8001e84:	4b04      	ldr	r3, [pc, #16]	; (8001e98 <__NVIC_SystemReset+0x28>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001e8a:	f3bf 8f4f 	dsb	sy
}
 8001e8e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001e90:	bf00      	nop
 8001e92:	e7fd      	b.n	8001e90 <__NVIC_SystemReset+0x20>
 8001e94:	e000ed00 	.word	0xe000ed00
 8001e98:	05fa0004 	.word	0x05fa0004

08001e9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	3b01      	subs	r3, #1
 8001ea8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001eac:	d301      	bcc.n	8001eb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e00f      	b.n	8001ed2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	; (8001edc <SysTick_Config+0x40>)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001eba:	210f      	movs	r1, #15
 8001ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ec0:	f7ff ff78 	bl	8001db4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ec4:	4b05      	ldr	r3, [pc, #20]	; (8001edc <SysTick_Config+0x40>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eca:	4b04      	ldr	r3, [pc, #16]	; (8001edc <SysTick_Config+0x40>)
 8001ecc:	2207      	movs	r2, #7
 8001ece:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ed0:	2300      	movs	r3, #0
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	e000e010 	.word	0xe000e010

08001ee0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff ff13 	bl	8001d14 <__NVIC_SetPriorityGrouping>
}
 8001eee:	bf00      	nop
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b086      	sub	sp, #24
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	4603      	mov	r3, r0
 8001efe:	60b9      	str	r1, [r7, #8]
 8001f00:	607a      	str	r2, [r7, #4]
 8001f02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f04:	2300      	movs	r3, #0
 8001f06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f08:	f7ff ff28 	bl	8001d5c <__NVIC_GetPriorityGrouping>
 8001f0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	68b9      	ldr	r1, [r7, #8]
 8001f12:	6978      	ldr	r0, [r7, #20]
 8001f14:	f7ff ff78 	bl	8001e08 <NVIC_EncodePriority>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f1e:	4611      	mov	r1, r2
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff ff47 	bl	8001db4 <__NVIC_SetPriority>
}
 8001f26:	bf00      	nop
 8001f28:	3718      	adds	r7, #24
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b082      	sub	sp, #8
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	4603      	mov	r3, r0
 8001f36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff ff1b 	bl	8001d78 <__NVIC_EnableIRQ>
}
 8001f42:	bf00      	nop
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}

08001f4a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001f4e:	f7ff ff8f 	bl	8001e70 <__NVIC_SystemReset>

08001f52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b082      	sub	sp, #8
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f7ff ff9e 	bl	8001e9c <SysTick_Config>
 8001f60:	4603      	mov	r3, r0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
	...

08001f6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b089      	sub	sp, #36	; 0x24
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f76:	2300      	movs	r3, #0
 8001f78:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f82:	2300      	movs	r3, #0
 8001f84:	61fb      	str	r3, [r7, #28]
 8001f86:	e16b      	b.n	8002260 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f88:	2201      	movs	r2, #1
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	697a      	ldr	r2, [r7, #20]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f9c:	693a      	ldr	r2, [r7, #16]
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	f040 815a 	bne.w	800225a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f003 0303 	and.w	r3, r3, #3
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d005      	beq.n	8001fbe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d130      	bne.n	8002020 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	2203      	movs	r2, #3
 8001fca:	fa02 f303 	lsl.w	r3, r2, r3
 8001fce:	43db      	mvns	r3, r3
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	68da      	ldr	r2, [r3, #12]
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	69ba      	ldr	r2, [r7, #24]
 8001fec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	43db      	mvns	r3, r3
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	4013      	ands	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	091b      	lsrs	r3, r3, #4
 800200a:	f003 0201 	and.w	r2, r3, #1
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	fa02 f303 	lsl.w	r3, r2, r3
 8002014:	69ba      	ldr	r2, [r7, #24]
 8002016:	4313      	orrs	r3, r2
 8002018:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f003 0303 	and.w	r3, r3, #3
 8002028:	2b03      	cmp	r3, #3
 800202a:	d017      	beq.n	800205c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	2203      	movs	r2, #3
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	43db      	mvns	r3, r3
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	4013      	ands	r3, r2
 8002042:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	689a      	ldr	r2, [r3, #8]
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	fa02 f303 	lsl.w	r3, r2, r3
 8002050:	69ba      	ldr	r2, [r7, #24]
 8002052:	4313      	orrs	r3, r2
 8002054:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	69ba      	ldr	r2, [r7, #24]
 800205a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f003 0303 	and.w	r3, r3, #3
 8002064:	2b02      	cmp	r3, #2
 8002066:	d123      	bne.n	80020b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	08da      	lsrs	r2, r3, #3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	3208      	adds	r2, #8
 8002070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002074:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	f003 0307 	and.w	r3, r3, #7
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	220f      	movs	r2, #15
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	43db      	mvns	r3, r3
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	4013      	ands	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	691a      	ldr	r2, [r3, #16]
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	4313      	orrs	r3, r2
 80020a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020a2:	69fb      	ldr	r3, [r7, #28]
 80020a4:	08da      	lsrs	r2, r3, #3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	3208      	adds	r2, #8
 80020aa:	69b9      	ldr	r1, [r7, #24]
 80020ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	2203      	movs	r2, #3
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	43db      	mvns	r3, r3
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	4013      	ands	r3, r2
 80020c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f003 0203 	and.w	r2, r3, #3
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	4313      	orrs	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	f000 80b4 	beq.w	800225a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020f2:	2300      	movs	r3, #0
 80020f4:	60fb      	str	r3, [r7, #12]
 80020f6:	4b60      	ldr	r3, [pc, #384]	; (8002278 <HAL_GPIO_Init+0x30c>)
 80020f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020fa:	4a5f      	ldr	r2, [pc, #380]	; (8002278 <HAL_GPIO_Init+0x30c>)
 80020fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002100:	6453      	str	r3, [r2, #68]	; 0x44
 8002102:	4b5d      	ldr	r3, [pc, #372]	; (8002278 <HAL_GPIO_Init+0x30c>)
 8002104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002106:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800210a:	60fb      	str	r3, [r7, #12]
 800210c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800210e:	4a5b      	ldr	r2, [pc, #364]	; (800227c <HAL_GPIO_Init+0x310>)
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	089b      	lsrs	r3, r3, #2
 8002114:	3302      	adds	r3, #2
 8002116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800211a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	f003 0303 	and.w	r3, r3, #3
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	220f      	movs	r2, #15
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	43db      	mvns	r3, r3
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	4013      	ands	r3, r2
 8002130:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4a52      	ldr	r2, [pc, #328]	; (8002280 <HAL_GPIO_Init+0x314>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d02b      	beq.n	8002192 <HAL_GPIO_Init+0x226>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a51      	ldr	r2, [pc, #324]	; (8002284 <HAL_GPIO_Init+0x318>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d025      	beq.n	800218e <HAL_GPIO_Init+0x222>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a50      	ldr	r2, [pc, #320]	; (8002288 <HAL_GPIO_Init+0x31c>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d01f      	beq.n	800218a <HAL_GPIO_Init+0x21e>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a4f      	ldr	r2, [pc, #316]	; (800228c <HAL_GPIO_Init+0x320>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d019      	beq.n	8002186 <HAL_GPIO_Init+0x21a>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a4e      	ldr	r2, [pc, #312]	; (8002290 <HAL_GPIO_Init+0x324>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d013      	beq.n	8002182 <HAL_GPIO_Init+0x216>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a4d      	ldr	r2, [pc, #308]	; (8002294 <HAL_GPIO_Init+0x328>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d00d      	beq.n	800217e <HAL_GPIO_Init+0x212>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a4c      	ldr	r2, [pc, #304]	; (8002298 <HAL_GPIO_Init+0x32c>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d007      	beq.n	800217a <HAL_GPIO_Init+0x20e>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a4b      	ldr	r2, [pc, #300]	; (800229c <HAL_GPIO_Init+0x330>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d101      	bne.n	8002176 <HAL_GPIO_Init+0x20a>
 8002172:	2307      	movs	r3, #7
 8002174:	e00e      	b.n	8002194 <HAL_GPIO_Init+0x228>
 8002176:	2308      	movs	r3, #8
 8002178:	e00c      	b.n	8002194 <HAL_GPIO_Init+0x228>
 800217a:	2306      	movs	r3, #6
 800217c:	e00a      	b.n	8002194 <HAL_GPIO_Init+0x228>
 800217e:	2305      	movs	r3, #5
 8002180:	e008      	b.n	8002194 <HAL_GPIO_Init+0x228>
 8002182:	2304      	movs	r3, #4
 8002184:	e006      	b.n	8002194 <HAL_GPIO_Init+0x228>
 8002186:	2303      	movs	r3, #3
 8002188:	e004      	b.n	8002194 <HAL_GPIO_Init+0x228>
 800218a:	2302      	movs	r3, #2
 800218c:	e002      	b.n	8002194 <HAL_GPIO_Init+0x228>
 800218e:	2301      	movs	r3, #1
 8002190:	e000      	b.n	8002194 <HAL_GPIO_Init+0x228>
 8002192:	2300      	movs	r3, #0
 8002194:	69fa      	ldr	r2, [r7, #28]
 8002196:	f002 0203 	and.w	r2, r2, #3
 800219a:	0092      	lsls	r2, r2, #2
 800219c:	4093      	lsls	r3, r2
 800219e:	69ba      	ldr	r2, [r7, #24]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021a4:	4935      	ldr	r1, [pc, #212]	; (800227c <HAL_GPIO_Init+0x310>)
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	089b      	lsrs	r3, r3, #2
 80021aa:	3302      	adds	r3, #2
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021b2:	4b3b      	ldr	r3, [pc, #236]	; (80022a0 <HAL_GPIO_Init+0x334>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	43db      	mvns	r3, r3
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	4013      	ands	r3, r2
 80021c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d003      	beq.n	80021d6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021d6:	4a32      	ldr	r2, [pc, #200]	; (80022a0 <HAL_GPIO_Init+0x334>)
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80021dc:	4b30      	ldr	r3, [pc, #192]	; (80022a0 <HAL_GPIO_Init+0x334>)
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	43db      	mvns	r3, r3
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	4013      	ands	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d003      	beq.n	8002200 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80021f8:	69ba      	ldr	r2, [r7, #24]
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002200:	4a27      	ldr	r2, [pc, #156]	; (80022a0 <HAL_GPIO_Init+0x334>)
 8002202:	69bb      	ldr	r3, [r7, #24]
 8002204:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002206:	4b26      	ldr	r3, [pc, #152]	; (80022a0 <HAL_GPIO_Init+0x334>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	43db      	mvns	r3, r3
 8002210:	69ba      	ldr	r2, [r7, #24]
 8002212:	4013      	ands	r3, r2
 8002214:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d003      	beq.n	800222a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002222:	69ba      	ldr	r2, [r7, #24]
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	4313      	orrs	r3, r2
 8002228:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800222a:	4a1d      	ldr	r2, [pc, #116]	; (80022a0 <HAL_GPIO_Init+0x334>)
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002230:	4b1b      	ldr	r3, [pc, #108]	; (80022a0 <HAL_GPIO_Init+0x334>)
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	43db      	mvns	r3, r3
 800223a:	69ba      	ldr	r2, [r7, #24]
 800223c:	4013      	ands	r3, r2
 800223e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d003      	beq.n	8002254 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	4313      	orrs	r3, r2
 8002252:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002254:	4a12      	ldr	r2, [pc, #72]	; (80022a0 <HAL_GPIO_Init+0x334>)
 8002256:	69bb      	ldr	r3, [r7, #24]
 8002258:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	3301      	adds	r3, #1
 800225e:	61fb      	str	r3, [r7, #28]
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	2b0f      	cmp	r3, #15
 8002264:	f67f ae90 	bls.w	8001f88 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002268:	bf00      	nop
 800226a:	bf00      	nop
 800226c:	3724      	adds	r7, #36	; 0x24
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop
 8002278:	40023800 	.word	0x40023800
 800227c:	40013800 	.word	0x40013800
 8002280:	40020000 	.word	0x40020000
 8002284:	40020400 	.word	0x40020400
 8002288:	40020800 	.word	0x40020800
 800228c:	40020c00 	.word	0x40020c00
 8002290:	40021000 	.word	0x40021000
 8002294:	40021400 	.word	0x40021400
 8002298:	40021800 	.word	0x40021800
 800229c:	40021c00 	.word	0x40021c00
 80022a0:	40013c00 	.word	0x40013c00

080022a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	460b      	mov	r3, r1
 80022ae:	807b      	strh	r3, [r7, #2]
 80022b0:	4613      	mov	r3, r2
 80022b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022b4:	787b      	ldrb	r3, [r7, #1]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d003      	beq.n	80022c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022ba:	887a      	ldrh	r2, [r7, #2]
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022c0:	e003      	b.n	80022ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022c2:	887b      	ldrh	r3, [r7, #2]
 80022c4:	041a      	lsls	r2, r3, #16
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	619a      	str	r2, [r3, #24]
}
 80022ca:	bf00      	nop
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr

080022d6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80022d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022d8:	b08f      	sub	sp, #60	; 0x3c
 80022da:	af0a      	add	r7, sp, #40	; 0x28
 80022dc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d101      	bne.n	80022e8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e10f      	b.n	8002508 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d106      	bne.n	8002308 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f005 fbb4 	bl	8007a70 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2203      	movs	r2, #3
 800230c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002314:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002318:	2b00      	cmp	r3, #0
 800231a:	d102      	bne.n	8002322 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4618      	mov	r0, r3
 8002328:	f002 fafb 	bl	8004922 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	603b      	str	r3, [r7, #0]
 8002332:	687e      	ldr	r6, [r7, #4]
 8002334:	466d      	mov	r5, sp
 8002336:	f106 0410 	add.w	r4, r6, #16
 800233a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800233c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800233e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002340:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002342:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002346:	e885 0003 	stmia.w	r5, {r0, r1}
 800234a:	1d33      	adds	r3, r6, #4
 800234c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800234e:	6838      	ldr	r0, [r7, #0]
 8002350:	f002 f9d2 	bl	80046f8 <USB_CoreInit>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d005      	beq.n	8002366 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2202      	movs	r2, #2
 800235e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	e0d0      	b.n	8002508 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2100      	movs	r1, #0
 800236c:	4618      	mov	r0, r3
 800236e:	f002 fae9 	bl	8004944 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002372:	2300      	movs	r3, #0
 8002374:	73fb      	strb	r3, [r7, #15]
 8002376:	e04a      	b.n	800240e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002378:	7bfa      	ldrb	r2, [r7, #15]
 800237a:	6879      	ldr	r1, [r7, #4]
 800237c:	4613      	mov	r3, r2
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	1a9b      	subs	r3, r3, r2
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	440b      	add	r3, r1
 8002386:	333d      	adds	r3, #61	; 0x3d
 8002388:	2201      	movs	r2, #1
 800238a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800238c:	7bfa      	ldrb	r2, [r7, #15]
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	4613      	mov	r3, r2
 8002392:	00db      	lsls	r3, r3, #3
 8002394:	1a9b      	subs	r3, r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	440b      	add	r3, r1
 800239a:	333c      	adds	r3, #60	; 0x3c
 800239c:	7bfa      	ldrb	r2, [r7, #15]
 800239e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80023a0:	7bfa      	ldrb	r2, [r7, #15]
 80023a2:	7bfb      	ldrb	r3, [r7, #15]
 80023a4:	b298      	uxth	r0, r3
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	4613      	mov	r3, r2
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	1a9b      	subs	r3, r3, r2
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	440b      	add	r3, r1
 80023b2:	3342      	adds	r3, #66	; 0x42
 80023b4:	4602      	mov	r2, r0
 80023b6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80023b8:	7bfa      	ldrb	r2, [r7, #15]
 80023ba:	6879      	ldr	r1, [r7, #4]
 80023bc:	4613      	mov	r3, r2
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	1a9b      	subs	r3, r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	440b      	add	r3, r1
 80023c6:	333f      	adds	r3, #63	; 0x3f
 80023c8:	2200      	movs	r2, #0
 80023ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80023cc:	7bfa      	ldrb	r2, [r7, #15]
 80023ce:	6879      	ldr	r1, [r7, #4]
 80023d0:	4613      	mov	r3, r2
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	1a9b      	subs	r3, r3, r2
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	440b      	add	r3, r1
 80023da:	3344      	adds	r3, #68	; 0x44
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80023e0:	7bfa      	ldrb	r2, [r7, #15]
 80023e2:	6879      	ldr	r1, [r7, #4]
 80023e4:	4613      	mov	r3, r2
 80023e6:	00db      	lsls	r3, r3, #3
 80023e8:	1a9b      	subs	r3, r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	440b      	add	r3, r1
 80023ee:	3348      	adds	r3, #72	; 0x48
 80023f0:	2200      	movs	r2, #0
 80023f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80023f4:	7bfa      	ldrb	r2, [r7, #15]
 80023f6:	6879      	ldr	r1, [r7, #4]
 80023f8:	4613      	mov	r3, r2
 80023fa:	00db      	lsls	r3, r3, #3
 80023fc:	1a9b      	subs	r3, r3, r2
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	440b      	add	r3, r1
 8002402:	3350      	adds	r3, #80	; 0x50
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002408:	7bfb      	ldrb	r3, [r7, #15]
 800240a:	3301      	adds	r3, #1
 800240c:	73fb      	strb	r3, [r7, #15]
 800240e:	7bfa      	ldrb	r2, [r7, #15]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	429a      	cmp	r2, r3
 8002416:	d3af      	bcc.n	8002378 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002418:	2300      	movs	r3, #0
 800241a:	73fb      	strb	r3, [r7, #15]
 800241c:	e044      	b.n	80024a8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800241e:	7bfa      	ldrb	r2, [r7, #15]
 8002420:	6879      	ldr	r1, [r7, #4]
 8002422:	4613      	mov	r3, r2
 8002424:	00db      	lsls	r3, r3, #3
 8002426:	1a9b      	subs	r3, r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	440b      	add	r3, r1
 800242c:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002430:	2200      	movs	r2, #0
 8002432:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002434:	7bfa      	ldrb	r2, [r7, #15]
 8002436:	6879      	ldr	r1, [r7, #4]
 8002438:	4613      	mov	r3, r2
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	1a9b      	subs	r3, r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	440b      	add	r3, r1
 8002442:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002446:	7bfa      	ldrb	r2, [r7, #15]
 8002448:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800244a:	7bfa      	ldrb	r2, [r7, #15]
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	4613      	mov	r3, r2
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	1a9b      	subs	r3, r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	440b      	add	r3, r1
 8002458:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800245c:	2200      	movs	r2, #0
 800245e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002460:	7bfa      	ldrb	r2, [r7, #15]
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	4613      	mov	r3, r2
 8002466:	00db      	lsls	r3, r3, #3
 8002468:	1a9b      	subs	r3, r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	440b      	add	r3, r1
 800246e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002472:	2200      	movs	r2, #0
 8002474:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002476:	7bfa      	ldrb	r2, [r7, #15]
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	4613      	mov	r3, r2
 800247c:	00db      	lsls	r3, r3, #3
 800247e:	1a9b      	subs	r3, r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	440b      	add	r3, r1
 8002484:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800248c:	7bfa      	ldrb	r2, [r7, #15]
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	4613      	mov	r3, r2
 8002492:	00db      	lsls	r3, r3, #3
 8002494:	1a9b      	subs	r3, r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	440b      	add	r3, r1
 800249a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024a2:	7bfb      	ldrb	r3, [r7, #15]
 80024a4:	3301      	adds	r3, #1
 80024a6:	73fb      	strb	r3, [r7, #15]
 80024a8:	7bfa      	ldrb	r2, [r7, #15]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d3b5      	bcc.n	800241e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	603b      	str	r3, [r7, #0]
 80024b8:	687e      	ldr	r6, [r7, #4]
 80024ba:	466d      	mov	r5, sp
 80024bc:	f106 0410 	add.w	r4, r6, #16
 80024c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80024c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80024c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80024c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80024c8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80024cc:	e885 0003 	stmia.w	r5, {r0, r1}
 80024d0:	1d33      	adds	r3, r6, #4
 80024d2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024d4:	6838      	ldr	r0, [r7, #0]
 80024d6:	f002 fa5f 	bl	8004998 <USB_DevInit>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d005      	beq.n	80024ec <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2202      	movs	r2, #2
 80024e4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e00d      	b.n	8002508 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2201      	movs	r2, #1
 80024f8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4618      	mov	r0, r3
 8002502:	f003 faa7 	bl	8005a54 <USB_DevDisconnect>

  return HAL_OK;
 8002506:	2300      	movs	r3, #0
}
 8002508:	4618      	mov	r0, r3
 800250a:	3714      	adds	r7, #20
 800250c:	46bd      	mov	sp, r7
 800250e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002510 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002524:	2b01      	cmp	r3, #1
 8002526:	d101      	bne.n	800252c <HAL_PCD_Start+0x1c>
 8002528:	2302      	movs	r3, #2
 800252a:	e020      	b.n	800256e <HAL_PCD_Start+0x5e>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002538:	2b01      	cmp	r3, #1
 800253a:	d109      	bne.n	8002550 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002540:	2b01      	cmp	r3, #1
 8002542:	d005      	beq.n	8002550 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002548:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4618      	mov	r0, r3
 8002556:	f002 f9d3 	bl	8004900 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f003 fa57 	bl	8005a12 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800256c:	2300      	movs	r3, #0
}
 800256e:	4618      	mov	r0, r3
 8002570:	3710      	adds	r7, #16
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002576:	b590      	push	{r4, r7, lr}
 8002578:	b08d      	sub	sp, #52	; 0x34
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002584:	6a3b      	ldr	r3, [r7, #32]
 8002586:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4618      	mov	r0, r3
 800258e:	f003 fb15 	bl	8005bbc <USB_GetMode>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	f040 839d 	bne.w	8002cd4 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4618      	mov	r0, r3
 80025a0:	f003 fa79 	bl	8005a96 <USB_ReadInterrupts>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	f000 8393 	beq.w	8002cd2 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4618      	mov	r0, r3
 80025b2:	f003 fa70 	bl	8005a96 <USB_ReadInterrupts>
 80025b6:	4603      	mov	r3, r0
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d107      	bne.n	80025d0 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	695a      	ldr	r2, [r3, #20]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f002 0202 	and.w	r2, r2, #2
 80025ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f003 fa5e 	bl	8005a96 <USB_ReadInterrupts>
 80025da:	4603      	mov	r3, r0
 80025dc:	f003 0310 	and.w	r3, r3, #16
 80025e0:	2b10      	cmp	r3, #16
 80025e2:	d161      	bne.n	80026a8 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	699a      	ldr	r2, [r3, #24]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f022 0210 	bic.w	r2, r2, #16
 80025f2:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80025f4:	6a3b      	ldr	r3, [r7, #32]
 80025f6:	6a1b      	ldr	r3, [r3, #32]
 80025f8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	f003 020f 	and.w	r2, r3, #15
 8002600:	4613      	mov	r3, r2
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	1a9b      	subs	r3, r3, r2
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	4413      	add	r3, r2
 8002610:	3304      	adds	r3, #4
 8002612:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	0c5b      	lsrs	r3, r3, #17
 8002618:	f003 030f 	and.w	r3, r3, #15
 800261c:	2b02      	cmp	r3, #2
 800261e:	d124      	bne.n	800266a <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002626:	4013      	ands	r3, r2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d035      	beq.n	8002698 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	091b      	lsrs	r3, r3, #4
 8002634:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002636:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800263a:	b29b      	uxth	r3, r3
 800263c:	461a      	mov	r2, r3
 800263e:	6a38      	ldr	r0, [r7, #32]
 8002640:	f003 f8c4 	bl	80057cc <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	68da      	ldr	r2, [r3, #12]
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	091b      	lsrs	r3, r3, #4
 800264c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002650:	441a      	add	r2, r3
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	699a      	ldr	r2, [r3, #24]
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	091b      	lsrs	r3, r3, #4
 800265e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002662:	441a      	add	r2, r3
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	619a      	str	r2, [r3, #24]
 8002668:	e016      	b.n	8002698 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	0c5b      	lsrs	r3, r3, #17
 800266e:	f003 030f 	and.w	r3, r3, #15
 8002672:	2b06      	cmp	r3, #6
 8002674:	d110      	bne.n	8002698 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800267c:	2208      	movs	r2, #8
 800267e:	4619      	mov	r1, r3
 8002680:	6a38      	ldr	r0, [r7, #32]
 8002682:	f003 f8a3 	bl	80057cc <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	699a      	ldr	r2, [r3, #24]
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	091b      	lsrs	r3, r3, #4
 800268e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002692:	441a      	add	r2, r3
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	699a      	ldr	r2, [r3, #24]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f042 0210 	orr.w	r2, r2, #16
 80026a6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f003 f9f2 	bl	8005a96 <USB_ReadInterrupts>
 80026b2:	4603      	mov	r3, r0
 80026b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026b8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80026bc:	d16e      	bne.n	800279c <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80026be:	2300      	movs	r3, #0
 80026c0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f003 f9f8 	bl	8005abc <USB_ReadDevAllOutEpInterrupt>
 80026cc:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80026ce:	e062      	b.n	8002796 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80026d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026d2:	f003 0301 	and.w	r3, r3, #1
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d057      	beq.n	800278a <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026e0:	b2d2      	uxtb	r2, r2
 80026e2:	4611      	mov	r1, r2
 80026e4:	4618      	mov	r0, r3
 80026e6:	f003 fa1d 	bl	8005b24 <USB_ReadDevOutEPInterrupt>
 80026ea:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	f003 0301 	and.w	r3, r3, #1
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00c      	beq.n	8002710 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80026f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f8:	015a      	lsls	r2, r3, #5
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	4413      	add	r3, r2
 80026fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002702:	461a      	mov	r2, r3
 8002704:	2301      	movs	r3, #1
 8002706:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002708:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f000 fdb0 	bl	8003270 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	f003 0308 	and.w	r3, r3, #8
 8002716:	2b00      	cmp	r3, #0
 8002718:	d00c      	beq.n	8002734 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800271a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271c:	015a      	lsls	r2, r3, #5
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	4413      	add	r3, r2
 8002722:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002726:	461a      	mov	r2, r3
 8002728:	2308      	movs	r3, #8
 800272a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800272c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 feaa 	bl	8003488 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	f003 0310 	and.w	r3, r3, #16
 800273a:	2b00      	cmp	r3, #0
 800273c:	d008      	beq.n	8002750 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800273e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002740:	015a      	lsls	r2, r3, #5
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	4413      	add	r3, r2
 8002746:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800274a:	461a      	mov	r2, r3
 800274c:	2310      	movs	r3, #16
 800274e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	f003 0320 	and.w	r3, r3, #32
 8002756:	2b00      	cmp	r3, #0
 8002758:	d008      	beq.n	800276c <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800275a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275c:	015a      	lsls	r2, r3, #5
 800275e:	69fb      	ldr	r3, [r7, #28]
 8002760:	4413      	add	r3, r2
 8002762:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002766:	461a      	mov	r2, r3
 8002768:	2320      	movs	r3, #32
 800276a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d009      	beq.n	800278a <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002778:	015a      	lsls	r2, r3, #5
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	4413      	add	r3, r2
 800277e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002782:	461a      	mov	r2, r3
 8002784:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002788:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800278a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800278c:	3301      	adds	r3, #1
 800278e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002792:	085b      	lsrs	r3, r3, #1
 8002794:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002798:	2b00      	cmp	r3, #0
 800279a:	d199      	bne.n	80026d0 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4618      	mov	r0, r3
 80027a2:	f003 f978 	bl	8005a96 <USB_ReadInterrupts>
 80027a6:	4603      	mov	r3, r0
 80027a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027ac:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80027b0:	f040 80c0 	bne.w	8002934 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4618      	mov	r0, r3
 80027ba:	f003 f999 	bl	8005af0 <USB_ReadDevAllInEpInterrupt>
 80027be:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80027c0:	2300      	movs	r3, #0
 80027c2:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80027c4:	e0b2      	b.n	800292c <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80027c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027c8:	f003 0301 	and.w	r3, r3, #1
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	f000 80a7 	beq.w	8002920 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027d8:	b2d2      	uxtb	r2, r2
 80027da:	4611      	mov	r1, r2
 80027dc:	4618      	mov	r0, r3
 80027de:	f003 f9bf 	bl	8005b60 <USB_ReadDevInEPInterrupt>
 80027e2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d057      	beq.n	800289e <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80027ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f0:	f003 030f 	and.w	r3, r3, #15
 80027f4:	2201      	movs	r2, #1
 80027f6:	fa02 f303 	lsl.w	r3, r2, r3
 80027fa:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002802:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	43db      	mvns	r3, r3
 8002808:	69f9      	ldr	r1, [r7, #28]
 800280a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800280e:	4013      	ands	r3, r2
 8002810:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002814:	015a      	lsls	r2, r3, #5
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	4413      	add	r3, r2
 800281a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800281e:	461a      	mov	r2, r3
 8002820:	2301      	movs	r3, #1
 8002822:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	691b      	ldr	r3, [r3, #16]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d132      	bne.n	8002892 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800282c:	6879      	ldr	r1, [r7, #4]
 800282e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002830:	4613      	mov	r3, r2
 8002832:	00db      	lsls	r3, r3, #3
 8002834:	1a9b      	subs	r3, r3, r2
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	440b      	add	r3, r1
 800283a:	3348      	adds	r3, #72	; 0x48
 800283c:	6819      	ldr	r1, [r3, #0]
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002842:	4613      	mov	r3, r2
 8002844:	00db      	lsls	r3, r3, #3
 8002846:	1a9b      	subs	r3, r3, r2
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	4403      	add	r3, r0
 800284c:	3344      	adds	r3, #68	; 0x44
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4419      	add	r1, r3
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002856:	4613      	mov	r3, r2
 8002858:	00db      	lsls	r3, r3, #3
 800285a:	1a9b      	subs	r3, r3, r2
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	4403      	add	r3, r0
 8002860:	3348      	adds	r3, #72	; 0x48
 8002862:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002866:	2b00      	cmp	r3, #0
 8002868:	d113      	bne.n	8002892 <HAL_PCD_IRQHandler+0x31c>
 800286a:	6879      	ldr	r1, [r7, #4]
 800286c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800286e:	4613      	mov	r3, r2
 8002870:	00db      	lsls	r3, r3, #3
 8002872:	1a9b      	subs	r3, r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	440b      	add	r3, r1
 8002878:	3350      	adds	r3, #80	; 0x50
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d108      	bne.n	8002892 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6818      	ldr	r0, [r3, #0]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800288a:	461a      	mov	r2, r3
 800288c:	2101      	movs	r1, #1
 800288e:	f003 f9c7 	bl	8005c20 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002894:	b2db      	uxtb	r3, r3
 8002896:	4619      	mov	r1, r3
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	f005 f96a 	bl	8007b72 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	f003 0308 	and.w	r3, r3, #8
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d008      	beq.n	80028ba <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80028a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028aa:	015a      	lsls	r2, r3, #5
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	4413      	add	r3, r2
 80028b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80028b4:	461a      	mov	r2, r3
 80028b6:	2308      	movs	r3, #8
 80028b8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	f003 0310 	and.w	r3, r3, #16
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d008      	beq.n	80028d6 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80028c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c6:	015a      	lsls	r2, r3, #5
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	4413      	add	r3, r2
 80028cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80028d0:	461a      	mov	r2, r3
 80028d2:	2310      	movs	r3, #16
 80028d4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d008      	beq.n	80028f2 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80028e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e2:	015a      	lsls	r2, r3, #5
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	4413      	add	r3, r2
 80028e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80028ec:	461a      	mov	r2, r3
 80028ee:	2340      	movs	r3, #64	; 0x40
 80028f0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	f003 0302 	and.w	r3, r3, #2
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d008      	beq.n	800290e <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80028fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028fe:	015a      	lsls	r2, r3, #5
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	4413      	add	r3, r2
 8002904:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002908:	461a      	mov	r2, r3
 800290a:	2302      	movs	r3, #2
 800290c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002914:	2b00      	cmp	r3, #0
 8002916:	d003      	beq.n	8002920 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002918:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 fc1b 	bl	8003156 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002922:	3301      	adds	r3, #1
 8002924:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002928:	085b      	lsrs	r3, r3, #1
 800292a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800292c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800292e:	2b00      	cmp	r3, #0
 8002930:	f47f af49 	bne.w	80027c6 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4618      	mov	r0, r3
 800293a:	f003 f8ac 	bl	8005a96 <USB_ReadInterrupts>
 800293e:	4603      	mov	r3, r0
 8002940:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002944:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002948:	d122      	bne.n	8002990 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	69fa      	ldr	r2, [r7, #28]
 8002954:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002958:	f023 0301 	bic.w	r3, r3, #1
 800295c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8002964:	2b01      	cmp	r3, #1
 8002966:	d108      	bne.n	800297a <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2200      	movs	r2, #0
 800296c:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002970:	2100      	movs	r1, #0
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f000 fe26 	bl	80035c4 <HAL_PCDEx_LPM_Callback>
 8002978:	e002      	b.n	8002980 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f005 f970 	bl	8007c60 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	695a      	ldr	r2, [r3, #20]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800298e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4618      	mov	r0, r3
 8002996:	f003 f87e 	bl	8005a96 <USB_ReadInterrupts>
 800299a:	4603      	mov	r3, r0
 800299c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80029a4:	d112      	bne.n	80029cc <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	f003 0301 	and.w	r3, r3, #1
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d102      	bne.n	80029bc <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f005 f92c 	bl	8007c14 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	695a      	ldr	r2, [r3, #20]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80029ca:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f003 f860 	bl	8005a96 <USB_ReadInterrupts>
 80029d6:	4603      	mov	r3, r0
 80029d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029e0:	f040 80c7 	bne.w	8002b72 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	69fa      	ldr	r2, [r7, #28]
 80029ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80029f2:	f023 0301 	bic.w	r3, r3, #1
 80029f6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	2110      	movs	r1, #16
 80029fe:	4618      	mov	r0, r3
 8002a00:	f002 f92e 	bl	8004c60 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a04:	2300      	movs	r3, #0
 8002a06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a08:	e056      	b.n	8002ab8 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002a0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a0c:	015a      	lsls	r2, r3, #5
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	4413      	add	r3, r2
 8002a12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002a16:	461a      	mov	r2, r3
 8002a18:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002a1c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a20:	015a      	lsls	r2, r3, #5
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	4413      	add	r3, r2
 8002a26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a2e:	0151      	lsls	r1, r2, #5
 8002a30:	69fa      	ldr	r2, [r7, #28]
 8002a32:	440a      	add	r2, r1
 8002a34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002a38:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002a3c:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8002a3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a40:	015a      	lsls	r2, r3, #5
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	4413      	add	r3, r2
 8002a46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a4e:	0151      	lsls	r1, r2, #5
 8002a50:	69fa      	ldr	r2, [r7, #28]
 8002a52:	440a      	add	r2, r1
 8002a54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002a58:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002a5c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a60:	015a      	lsls	r2, r3, #5
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	4413      	add	r3, r2
 8002a66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002a70:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a74:	015a      	lsls	r2, r3, #5
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	4413      	add	r3, r2
 8002a7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a82:	0151      	lsls	r1, r2, #5
 8002a84:	69fa      	ldr	r2, [r7, #28]
 8002a86:	440a      	add	r2, r1
 8002a88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002a8c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002a90:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a94:	015a      	lsls	r2, r3, #5
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	4413      	add	r3, r2
 8002a9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002aa2:	0151      	lsls	r1, r2, #5
 8002aa4:	69fa      	ldr	r2, [r7, #28]
 8002aa6:	440a      	add	r2, r1
 8002aa8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002aac:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002ab0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d3a3      	bcc.n	8002a0a <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	69fa      	ldr	r2, [r7, #28]
 8002acc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ad0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002ad4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d016      	beq.n	8002b0c <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ae4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ae8:	69fa      	ldr	r2, [r7, #28]
 8002aea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002aee:	f043 030b 	orr.w	r3, r3, #11
 8002af2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002afe:	69fa      	ldr	r2, [r7, #28]
 8002b00:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b04:	f043 030b 	orr.w	r3, r3, #11
 8002b08:	6453      	str	r3, [r2, #68]	; 0x44
 8002b0a:	e015      	b.n	8002b38 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b12:	695b      	ldr	r3, [r3, #20]
 8002b14:	69fa      	ldr	r2, [r7, #28]
 8002b16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b1a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002b1e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002b22:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b2a:	691b      	ldr	r3, [r3, #16]
 8002b2c:	69fa      	ldr	r2, [r7, #28]
 8002b2e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b32:	f043 030b 	orr.w	r3, r3, #11
 8002b36:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	69fa      	ldr	r2, [r7, #28]
 8002b42:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b46:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002b4a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6818      	ldr	r0, [r3, #0]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	691b      	ldr	r3, [r3, #16]
 8002b54:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	f003 f85f 	bl	8005c20 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	695a      	ldr	r2, [r3, #20]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002b70:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f002 ff8d 	bl	8005a96 <USB_ReadInterrupts>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b86:	d124      	bne.n	8002bd2 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f003 f823 	bl	8005bd8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f002 f8c3 	bl	8004d22 <USB_GetDevSpeed>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681c      	ldr	r4, [r3, #0]
 8002ba8:	f001 f956 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 8002bac:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	461a      	mov	r2, r3
 8002bb6:	4620      	mov	r0, r4
 8002bb8:	f001 fe00 	bl	80047bc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	f005 f800 	bl	8007bc2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	695a      	ldr	r2, [r3, #20]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002bd0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f002 ff5d 	bl	8005a96 <USB_ReadInterrupts>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	f003 0308 	and.w	r3, r3, #8
 8002be2:	2b08      	cmp	r3, #8
 8002be4:	d10a      	bne.n	8002bfc <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f004 ffdd 	bl	8007ba6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	695a      	ldr	r2, [r3, #20]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f002 0208 	and.w	r2, r2, #8
 8002bfa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4618      	mov	r0, r3
 8002c02:	f002 ff48 	bl	8005a96 <USB_ReadInterrupts>
 8002c06:	4603      	mov	r3, r0
 8002c08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c0c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c10:	d10f      	bne.n	8002c32 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002c12:	2300      	movs	r3, #0
 8002c14:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f005 f83f 	bl	8007ca0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	695a      	ldr	r2, [r3, #20]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002c30:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4618      	mov	r0, r3
 8002c38:	f002 ff2d 	bl	8005a96 <USB_ReadInterrupts>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c42:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002c46:	d10f      	bne.n	8002c68 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	4619      	mov	r1, r3
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f005 f812 	bl	8007c7c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	695a      	ldr	r2, [r3, #20]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002c66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f002 ff12 	bl	8005a96 <USB_ReadInterrupts>
 8002c72:	4603      	mov	r3, r0
 8002c74:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002c78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c7c:	d10a      	bne.n	8002c94 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f005 f820 	bl	8007cc4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	695a      	ldr	r2, [r3, #20]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002c92:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f002 fefc 	bl	8005a96 <USB_ReadInterrupts>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	f003 0304 	and.w	r3, r3, #4
 8002ca4:	2b04      	cmp	r3, #4
 8002ca6:	d115      	bne.n	8002cd4 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	f003 0304 	and.w	r3, r3, #4
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d002      	beq.n	8002cc0 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f005 f810 	bl	8007ce0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	6859      	ldr	r1, [r3, #4]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	69ba      	ldr	r2, [r7, #24]
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	605a      	str	r2, [r3, #4]
 8002cd0:	e000      	b.n	8002cd4 <HAL_PCD_IRQHandler+0x75e>
      return;
 8002cd2:	bf00      	nop
    }
  }
}
 8002cd4:	3734      	adds	r7, #52	; 0x34
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd90      	pop	{r4, r7, pc}

08002cda <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b082      	sub	sp, #8
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d101      	bne.n	8002cf4 <HAL_PCD_SetAddress+0x1a>
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	e013      	b.n	8002d1c <HAL_PCD_SetAddress+0x42>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	78fa      	ldrb	r2, [r7, #3]
 8002d00:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	78fa      	ldrb	r2, [r7, #3]
 8002d0a:	4611      	mov	r1, r2
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f002 fe5a 	bl	80059c6 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3708      	adds	r7, #8
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b084      	sub	sp, #16
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	4608      	mov	r0, r1
 8002d2e:	4611      	mov	r1, r2
 8002d30:	461a      	mov	r2, r3
 8002d32:	4603      	mov	r3, r0
 8002d34:	70fb      	strb	r3, [r7, #3]
 8002d36:	460b      	mov	r3, r1
 8002d38:	803b      	strh	r3, [r7, #0]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002d42:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	da0f      	bge.n	8002d6a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d4a:	78fb      	ldrb	r3, [r7, #3]
 8002d4c:	f003 020f 	and.w	r2, r3, #15
 8002d50:	4613      	mov	r3, r2
 8002d52:	00db      	lsls	r3, r3, #3
 8002d54:	1a9b      	subs	r3, r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	3338      	adds	r3, #56	; 0x38
 8002d5a:	687a      	ldr	r2, [r7, #4]
 8002d5c:	4413      	add	r3, r2
 8002d5e:	3304      	adds	r3, #4
 8002d60:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2201      	movs	r2, #1
 8002d66:	705a      	strb	r2, [r3, #1]
 8002d68:	e00f      	b.n	8002d8a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002d6a:	78fb      	ldrb	r3, [r7, #3]
 8002d6c:	f003 020f 	and.w	r2, r3, #15
 8002d70:	4613      	mov	r3, r2
 8002d72:	00db      	lsls	r3, r3, #3
 8002d74:	1a9b      	subs	r3, r3, r2
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	4413      	add	r3, r2
 8002d80:	3304      	adds	r3, #4
 8002d82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2200      	movs	r2, #0
 8002d88:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002d8a:	78fb      	ldrb	r3, [r7, #3]
 8002d8c:	f003 030f 	and.w	r3, r3, #15
 8002d90:	b2da      	uxtb	r2, r3
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002d96:	883a      	ldrh	r2, [r7, #0]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	78ba      	ldrb	r2, [r7, #2]
 8002da0:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	785b      	ldrb	r3, [r3, #1]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d004      	beq.n	8002db4 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002db4:	78bb      	ldrb	r3, [r7, #2]
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d102      	bne.n	8002dc0 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d101      	bne.n	8002dce <HAL_PCD_EP_Open+0xaa>
 8002dca:	2302      	movs	r3, #2
 8002dcc:	e00e      	b.n	8002dec <HAL_PCD_EP_Open+0xc8>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68f9      	ldr	r1, [r7, #12]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f001 ffc5 	bl	8004d6c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8002dea:	7afb      	ldrb	r3, [r7, #11]
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3710      	adds	r7, #16
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002e00:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	da0f      	bge.n	8002e28 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e08:	78fb      	ldrb	r3, [r7, #3]
 8002e0a:	f003 020f 	and.w	r2, r3, #15
 8002e0e:	4613      	mov	r3, r2
 8002e10:	00db      	lsls	r3, r3, #3
 8002e12:	1a9b      	subs	r3, r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	3338      	adds	r3, #56	; 0x38
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	3304      	adds	r3, #4
 8002e1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2201      	movs	r2, #1
 8002e24:	705a      	strb	r2, [r3, #1]
 8002e26:	e00f      	b.n	8002e48 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e28:	78fb      	ldrb	r3, [r7, #3]
 8002e2a:	f003 020f 	and.w	r2, r3, #15
 8002e2e:	4613      	mov	r3, r2
 8002e30:	00db      	lsls	r3, r3, #3
 8002e32:	1a9b      	subs	r3, r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	4413      	add	r3, r2
 8002e3e:	3304      	adds	r3, #4
 8002e40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2200      	movs	r2, #0
 8002e46:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002e48:	78fb      	ldrb	r3, [r7, #3]
 8002e4a:	f003 030f 	and.w	r3, r3, #15
 8002e4e:	b2da      	uxtb	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d101      	bne.n	8002e62 <HAL_PCD_EP_Close+0x6e>
 8002e5e:	2302      	movs	r3, #2
 8002e60:	e00e      	b.n	8002e80 <HAL_PCD_EP_Close+0x8c>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2201      	movs	r2, #1
 8002e66:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68f9      	ldr	r1, [r7, #12]
 8002e70:	4618      	mov	r0, r3
 8002e72:	f002 f803 	bl	8004e7c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3710      	adds	r7, #16
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b086      	sub	sp, #24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	607a      	str	r2, [r7, #4]
 8002e92:	603b      	str	r3, [r7, #0]
 8002e94:	460b      	mov	r3, r1
 8002e96:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e98:	7afb      	ldrb	r3, [r7, #11]
 8002e9a:	f003 020f 	and.w	r2, r3, #15
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	00db      	lsls	r3, r3, #3
 8002ea2:	1a9b      	subs	r3, r3, r2
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002eaa:	68fa      	ldr	r2, [r7, #12]
 8002eac:	4413      	add	r3, r2
 8002eae:	3304      	adds	r3, #4
 8002eb0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	683a      	ldr	r2, [r7, #0]
 8002ebc:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002ebe:	697b      	ldr	r3, [r7, #20]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002eca:	7afb      	ldrb	r3, [r7, #11]
 8002ecc:	f003 030f 	and.w	r3, r3, #15
 8002ed0:	b2da      	uxtb	r2, r3
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d102      	bne.n	8002ee4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002ee4:	7afb      	ldrb	r3, [r7, #11]
 8002ee6:	f003 030f 	and.w	r3, r3, #15
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d109      	bne.n	8002f02 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6818      	ldr	r0, [r3, #0]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	691b      	ldr	r3, [r3, #16]
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	461a      	mov	r2, r3
 8002efa:	6979      	ldr	r1, [r7, #20]
 8002efc:	f002 fade 	bl	80054bc <USB_EP0StartXfer>
 8002f00:	e008      	b.n	8002f14 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	6818      	ldr	r0, [r3, #0]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	691b      	ldr	r3, [r3, #16]
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	6979      	ldr	r1, [r7, #20]
 8002f10:	f002 f890 	bl	8005034 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3718      	adds	r7, #24
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b083      	sub	sp, #12
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
 8002f26:	460b      	mov	r3, r1
 8002f28:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002f2a:	78fb      	ldrb	r3, [r7, #3]
 8002f2c:	f003 020f 	and.w	r2, r3, #15
 8002f30:	6879      	ldr	r1, [r7, #4]
 8002f32:	4613      	mov	r3, r2
 8002f34:	00db      	lsls	r3, r3, #3
 8002f36:	1a9b      	subs	r3, r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	440b      	add	r3, r1
 8002f3c:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002f40:	681b      	ldr	r3, [r3, #0]
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr

08002f4e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002f4e:	b580      	push	{r7, lr}
 8002f50:	b086      	sub	sp, #24
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	60f8      	str	r0, [r7, #12]
 8002f56:	607a      	str	r2, [r7, #4]
 8002f58:	603b      	str	r3, [r7, #0]
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f5e:	7afb      	ldrb	r3, [r7, #11]
 8002f60:	f003 020f 	and.w	r2, r3, #15
 8002f64:	4613      	mov	r3, r2
 8002f66:	00db      	lsls	r3, r3, #3
 8002f68:	1a9b      	subs	r3, r3, r2
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	3338      	adds	r3, #56	; 0x38
 8002f6e:	68fa      	ldr	r2, [r7, #12]
 8002f70:	4413      	add	r3, r2
 8002f72:	3304      	adds	r3, #4
 8002f74:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	683a      	ldr	r2, [r7, #0]
 8002f80:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	2200      	movs	r2, #0
 8002f86:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f8e:	7afb      	ldrb	r3, [r7, #11]
 8002f90:	f003 030f 	and.w	r3, r3, #15
 8002f94:	b2da      	uxtb	r2, r3
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d102      	bne.n	8002fa8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002fa8:	7afb      	ldrb	r3, [r7, #11]
 8002faa:	f003 030f 	and.w	r3, r3, #15
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d109      	bne.n	8002fc6 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	6818      	ldr	r0, [r3, #0]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	6979      	ldr	r1, [r7, #20]
 8002fc0:	f002 fa7c 	bl	80054bc <USB_EP0StartXfer>
 8002fc4:	e008      	b.n	8002fd8 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6818      	ldr	r0, [r3, #0]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	691b      	ldr	r3, [r3, #16]
 8002fce:	b2db      	uxtb	r3, r3
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	6979      	ldr	r1, [r7, #20]
 8002fd4:	f002 f82e 	bl	8005034 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3718      	adds	r7, #24
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b084      	sub	sp, #16
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
 8002fea:	460b      	mov	r3, r1
 8002fec:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002fee:	78fb      	ldrb	r3, [r7, #3]
 8002ff0:	f003 020f 	and.w	r2, r3, #15
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d901      	bls.n	8003000 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e050      	b.n	80030a2 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003000:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003004:	2b00      	cmp	r3, #0
 8003006:	da0f      	bge.n	8003028 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003008:	78fb      	ldrb	r3, [r7, #3]
 800300a:	f003 020f 	and.w	r2, r3, #15
 800300e:	4613      	mov	r3, r2
 8003010:	00db      	lsls	r3, r3, #3
 8003012:	1a9b      	subs	r3, r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	3338      	adds	r3, #56	; 0x38
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	4413      	add	r3, r2
 800301c:	3304      	adds	r3, #4
 800301e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2201      	movs	r2, #1
 8003024:	705a      	strb	r2, [r3, #1]
 8003026:	e00d      	b.n	8003044 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003028:	78fa      	ldrb	r2, [r7, #3]
 800302a:	4613      	mov	r3, r2
 800302c:	00db      	lsls	r3, r3, #3
 800302e:	1a9b      	subs	r3, r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	4413      	add	r3, r2
 800303a:	3304      	adds	r3, #4
 800303c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2200      	movs	r2, #0
 8003042:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2201      	movs	r2, #1
 8003048:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800304a:	78fb      	ldrb	r3, [r7, #3]
 800304c:	f003 030f 	and.w	r3, r3, #15
 8003050:	b2da      	uxtb	r2, r3
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800305c:	2b01      	cmp	r3, #1
 800305e:	d101      	bne.n	8003064 <HAL_PCD_EP_SetStall+0x82>
 8003060:	2302      	movs	r3, #2
 8003062:	e01e      	b.n	80030a2 <HAL_PCD_EP_SetStall+0xc0>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2201      	movs	r2, #1
 8003068:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	68f9      	ldr	r1, [r7, #12]
 8003072:	4618      	mov	r0, r3
 8003074:	f002 fbd3 	bl	800581e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003078:	78fb      	ldrb	r3, [r7, #3]
 800307a:	f003 030f 	and.w	r3, r3, #15
 800307e:	2b00      	cmp	r3, #0
 8003080:	d10a      	bne.n	8003098 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6818      	ldr	r0, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	b2d9      	uxtb	r1, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003092:	461a      	mov	r2, r3
 8003094:	f002 fdc4 	bl	8005c20 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3710      	adds	r7, #16
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}

080030aa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030aa:	b580      	push	{r7, lr}
 80030ac:	b084      	sub	sp, #16
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
 80030b2:	460b      	mov	r3, r1
 80030b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80030b6:	78fb      	ldrb	r3, [r7, #3]
 80030b8:	f003 020f 	and.w	r2, r3, #15
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d901      	bls.n	80030c8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e042      	b.n	800314e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80030c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	da0f      	bge.n	80030f0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030d0:	78fb      	ldrb	r3, [r7, #3]
 80030d2:	f003 020f 	and.w	r2, r3, #15
 80030d6:	4613      	mov	r3, r2
 80030d8:	00db      	lsls	r3, r3, #3
 80030da:	1a9b      	subs	r3, r3, r2
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	3338      	adds	r3, #56	; 0x38
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	4413      	add	r3, r2
 80030e4:	3304      	adds	r3, #4
 80030e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2201      	movs	r2, #1
 80030ec:	705a      	strb	r2, [r3, #1]
 80030ee:	e00f      	b.n	8003110 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030f0:	78fb      	ldrb	r3, [r7, #3]
 80030f2:	f003 020f 	and.w	r2, r3, #15
 80030f6:	4613      	mov	r3, r2
 80030f8:	00db      	lsls	r3, r3, #3
 80030fa:	1a9b      	subs	r3, r3, r2
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	4413      	add	r3, r2
 8003106:	3304      	adds	r3, #4
 8003108:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2200      	movs	r2, #0
 800310e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003116:	78fb      	ldrb	r3, [r7, #3]
 8003118:	f003 030f 	and.w	r3, r3, #15
 800311c:	b2da      	uxtb	r2, r3
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003128:	2b01      	cmp	r3, #1
 800312a:	d101      	bne.n	8003130 <HAL_PCD_EP_ClrStall+0x86>
 800312c:	2302      	movs	r3, #2
 800312e:	e00e      	b.n	800314e <HAL_PCD_EP_ClrStall+0xa4>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68f9      	ldr	r1, [r7, #12]
 800313e:	4618      	mov	r0, r3
 8003140:	f002 fbdb 	bl	80058fa <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	3710      	adds	r7, #16
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}

08003156 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003156:	b580      	push	{r7, lr}
 8003158:	b08a      	sub	sp, #40	; 0x28
 800315a:	af02      	add	r7, sp, #8
 800315c:	6078      	str	r0, [r7, #4]
 800315e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800316a:	683a      	ldr	r2, [r7, #0]
 800316c:	4613      	mov	r3, r2
 800316e:	00db      	lsls	r3, r3, #3
 8003170:	1a9b      	subs	r3, r3, r2
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	3338      	adds	r3, #56	; 0x38
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	4413      	add	r3, r2
 800317a:	3304      	adds	r3, #4
 800317c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	699a      	ldr	r2, [r3, #24]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	429a      	cmp	r2, r3
 8003188:	d901      	bls.n	800318e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e06c      	b.n	8003268 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	695a      	ldr	r2, [r3, #20]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	699b      	ldr	r3, [r3, #24]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	689b      	ldr	r3, [r3, #8]
 800319e:	69fa      	ldr	r2, [r7, #28]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d902      	bls.n	80031aa <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	3303      	adds	r3, #3
 80031ae:	089b      	lsrs	r3, r3, #2
 80031b0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80031b2:	e02b      	b.n	800320c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	695a      	ldr	r2, [r3, #20]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	699b      	ldr	r3, [r3, #24]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	69fa      	ldr	r2, [r7, #28]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d902      	bls.n	80031d0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	3303      	adds	r3, #3
 80031d4:	089b      	lsrs	r3, r3, #2
 80031d6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	68d9      	ldr	r1, [r3, #12]
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	b2da      	uxtb	r2, r3
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	9300      	str	r3, [sp, #0]
 80031ec:	4603      	mov	r3, r0
 80031ee:	6978      	ldr	r0, [r7, #20]
 80031f0:	f002 fab7 	bl	8005762 <USB_WritePacket>

    ep->xfer_buff  += len;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	68da      	ldr	r2, [r3, #12]
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	441a      	add	r2, r3
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	699a      	ldr	r2, [r3, #24]
 8003204:	69fb      	ldr	r3, [r7, #28]
 8003206:	441a      	add	r2, r3
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	015a      	lsls	r2, r3, #5
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	4413      	add	r3, r2
 8003214:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	b29b      	uxth	r3, r3
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	429a      	cmp	r2, r3
 8003220:	d809      	bhi.n	8003236 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	699a      	ldr	r2, [r3, #24]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800322a:	429a      	cmp	r2, r3
 800322c:	d203      	bcs.n	8003236 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d1be      	bne.n	80031b4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	695a      	ldr	r2, [r3, #20]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	429a      	cmp	r2, r3
 8003240:	d811      	bhi.n	8003266 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	f003 030f 	and.w	r3, r3, #15
 8003248:	2201      	movs	r2, #1
 800324a:	fa02 f303 	lsl.w	r3, r2, r3
 800324e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003256:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	43db      	mvns	r3, r3
 800325c:	6939      	ldr	r1, [r7, #16]
 800325e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003262:	4013      	ands	r3, r2
 8003264:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	3720      	adds	r7, #32
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b086      	sub	sp, #24
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	333c      	adds	r3, #60	; 0x3c
 8003288:	3304      	adds	r3, #4
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	015a      	lsls	r2, r3, #5
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	4413      	add	r3, r2
 8003296:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	691b      	ldr	r3, [r3, #16]
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	f040 80a0 	bne.w	80033e8 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	f003 0308 	and.w	r3, r3, #8
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d015      	beq.n	80032de <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	4a72      	ldr	r2, [pc, #456]	; (8003480 <PCD_EP_OutXfrComplete_int+0x210>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	f240 80dd 	bls.w	8003476 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	f000 80d7 	beq.w	8003476 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	015a      	lsls	r2, r3, #5
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	4413      	add	r3, r2
 80032d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032d4:	461a      	mov	r2, r3
 80032d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032da:	6093      	str	r3, [r2, #8]
 80032dc:	e0cb      	b.n	8003476 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	f003 0320 	and.w	r3, r3, #32
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d009      	beq.n	80032fc <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	015a      	lsls	r2, r3, #5
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	4413      	add	r3, r2
 80032f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032f4:	461a      	mov	r2, r3
 80032f6:	2320      	movs	r3, #32
 80032f8:	6093      	str	r3, [r2, #8]
 80032fa:	e0bc      	b.n	8003476 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003302:	2b00      	cmp	r3, #0
 8003304:	f040 80b7 	bne.w	8003476 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	4a5d      	ldr	r2, [pc, #372]	; (8003480 <PCD_EP_OutXfrComplete_int+0x210>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d90f      	bls.n	8003330 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00a      	beq.n	8003330 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	015a      	lsls	r2, r3, #5
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	4413      	add	r3, r2
 8003322:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003326:	461a      	mov	r2, r3
 8003328:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800332c:	6093      	str	r3, [r2, #8]
 800332e:	e0a2      	b.n	8003476 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8003330:	6879      	ldr	r1, [r7, #4]
 8003332:	683a      	ldr	r2, [r7, #0]
 8003334:	4613      	mov	r3, r2
 8003336:	00db      	lsls	r3, r3, #3
 8003338:	1a9b      	subs	r3, r3, r2
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	440b      	add	r3, r1
 800333e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003342:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	0159      	lsls	r1, r3, #5
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	440b      	add	r3, r1
 800334c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003350:	691b      	ldr	r3, [r3, #16]
 8003352:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8003356:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	683a      	ldr	r2, [r7, #0]
 800335c:	4613      	mov	r3, r2
 800335e:	00db      	lsls	r3, r3, #3
 8003360:	1a9b      	subs	r3, r3, r2
 8003362:	009b      	lsls	r3, r3, #2
 8003364:	4403      	add	r3, r0
 8003366:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800336a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800336c:	6879      	ldr	r1, [r7, #4]
 800336e:	683a      	ldr	r2, [r7, #0]
 8003370:	4613      	mov	r3, r2
 8003372:	00db      	lsls	r3, r3, #3
 8003374:	1a9b      	subs	r3, r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	440b      	add	r3, r1
 800337a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800337e:	6819      	ldr	r1, [r3, #0]
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	683a      	ldr	r2, [r7, #0]
 8003384:	4613      	mov	r3, r2
 8003386:	00db      	lsls	r3, r3, #3
 8003388:	1a9b      	subs	r3, r3, r2
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	4403      	add	r3, r0
 800338e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4419      	add	r1, r3
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	683a      	ldr	r2, [r7, #0]
 800339a:	4613      	mov	r3, r2
 800339c:	00db      	lsls	r3, r3, #3
 800339e:	1a9b      	subs	r3, r3, r2
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	4403      	add	r3, r0
 80033a4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80033a8:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d114      	bne.n	80033da <PCD_EP_OutXfrComplete_int+0x16a>
 80033b0:	6879      	ldr	r1, [r7, #4]
 80033b2:	683a      	ldr	r2, [r7, #0]
 80033b4:	4613      	mov	r3, r2
 80033b6:	00db      	lsls	r3, r3, #3
 80033b8:	1a9b      	subs	r3, r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	440b      	add	r3, r1
 80033be:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d108      	bne.n	80033da <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6818      	ldr	r0, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80033d2:	461a      	mov	r2, r3
 80033d4:	2101      	movs	r1, #1
 80033d6:	f002 fc23 	bl	8005c20 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	4619      	mov	r1, r3
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	f004 fbab 	bl	8007b3c <HAL_PCD_DataOutStageCallback>
 80033e6:	e046      	b.n	8003476 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	4a26      	ldr	r2, [pc, #152]	; (8003484 <PCD_EP_OutXfrComplete_int+0x214>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d124      	bne.n	800343a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00a      	beq.n	8003410 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	015a      	lsls	r2, r3, #5
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	4413      	add	r3, r2
 8003402:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003406:	461a      	mov	r2, r3
 8003408:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800340c:	6093      	str	r3, [r2, #8]
 800340e:	e032      	b.n	8003476 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	f003 0320 	and.w	r3, r3, #32
 8003416:	2b00      	cmp	r3, #0
 8003418:	d008      	beq.n	800342c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	015a      	lsls	r2, r3, #5
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	4413      	add	r3, r2
 8003422:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003426:	461a      	mov	r2, r3
 8003428:	2320      	movs	r3, #32
 800342a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	b2db      	uxtb	r3, r3
 8003430:	4619      	mov	r1, r3
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f004 fb82 	bl	8007b3c <HAL_PCD_DataOutStageCallback>
 8003438:	e01d      	b.n	8003476 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d114      	bne.n	800346a <PCD_EP_OutXfrComplete_int+0x1fa>
 8003440:	6879      	ldr	r1, [r7, #4]
 8003442:	683a      	ldr	r2, [r7, #0]
 8003444:	4613      	mov	r3, r2
 8003446:	00db      	lsls	r3, r3, #3
 8003448:	1a9b      	subs	r3, r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	440b      	add	r3, r1
 800344e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d108      	bne.n	800346a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6818      	ldr	r0, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003462:	461a      	mov	r2, r3
 8003464:	2100      	movs	r1, #0
 8003466:	f002 fbdb 	bl	8005c20 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	b2db      	uxtb	r3, r3
 800346e:	4619      	mov	r1, r3
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	f004 fb63 	bl	8007b3c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	3718      	adds	r7, #24
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	4f54300a 	.word	0x4f54300a
 8003484:	4f54310a 	.word	0x4f54310a

08003488 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	333c      	adds	r3, #60	; 0x3c
 80034a0:	3304      	adds	r3, #4
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	015a      	lsls	r2, r3, #5
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	4413      	add	r3, r2
 80034ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	4a15      	ldr	r2, [pc, #84]	; (8003510 <PCD_EP_OutSetupPacket_int+0x88>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d90e      	bls.n	80034dc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d009      	beq.n	80034dc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	015a      	lsls	r2, r3, #5
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	4413      	add	r3, r2
 80034d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034d4:	461a      	mov	r2, r3
 80034d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034da:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f004 fb1b 	bl	8007b18 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	4a0a      	ldr	r2, [pc, #40]	; (8003510 <PCD_EP_OutSetupPacket_int+0x88>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d90c      	bls.n	8003504 <PCD_EP_OutSetupPacket_int+0x7c>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d108      	bne.n	8003504 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6818      	ldr	r0, [r3, #0]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80034fc:	461a      	mov	r2, r3
 80034fe:	2101      	movs	r1, #1
 8003500:	f002 fb8e 	bl	8005c20 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003504:	2300      	movs	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	3718      	adds	r7, #24
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	4f54300a 	.word	0x4f54300a

08003514 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003514:	b480      	push	{r7}
 8003516:	b085      	sub	sp, #20
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	460b      	mov	r3, r1
 800351e:	70fb      	strb	r3, [r7, #3]
 8003520:	4613      	mov	r3, r2
 8003522:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800352c:	78fb      	ldrb	r3, [r7, #3]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d107      	bne.n	8003542 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003532:	883b      	ldrh	r3, [r7, #0]
 8003534:	0419      	lsls	r1, r3, #16
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	68ba      	ldr	r2, [r7, #8]
 800353c:	430a      	orrs	r2, r1
 800353e:	629a      	str	r2, [r3, #40]	; 0x28
 8003540:	e028      	b.n	8003594 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003548:	0c1b      	lsrs	r3, r3, #16
 800354a:	68ba      	ldr	r2, [r7, #8]
 800354c:	4413      	add	r3, r2
 800354e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003550:	2300      	movs	r3, #0
 8003552:	73fb      	strb	r3, [r7, #15]
 8003554:	e00d      	b.n	8003572 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	7bfb      	ldrb	r3, [r7, #15]
 800355c:	3340      	adds	r3, #64	; 0x40
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	4413      	add	r3, r2
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	0c1b      	lsrs	r3, r3, #16
 8003566:	68ba      	ldr	r2, [r7, #8]
 8003568:	4413      	add	r3, r2
 800356a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800356c:	7bfb      	ldrb	r3, [r7, #15]
 800356e:	3301      	adds	r3, #1
 8003570:	73fb      	strb	r3, [r7, #15]
 8003572:	7bfa      	ldrb	r2, [r7, #15]
 8003574:	78fb      	ldrb	r3, [r7, #3]
 8003576:	3b01      	subs	r3, #1
 8003578:	429a      	cmp	r2, r3
 800357a:	d3ec      	bcc.n	8003556 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800357c:	883b      	ldrh	r3, [r7, #0]
 800357e:	0418      	lsls	r0, r3, #16
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6819      	ldr	r1, [r3, #0]
 8003584:	78fb      	ldrb	r3, [r7, #3]
 8003586:	3b01      	subs	r3, #1
 8003588:	68ba      	ldr	r2, [r7, #8]
 800358a:	4302      	orrs	r2, r0
 800358c:	3340      	adds	r3, #64	; 0x40
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	440b      	add	r3, r1
 8003592:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	3714      	adds	r7, #20
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr

080035a2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80035a2:	b480      	push	{r7}
 80035a4:	b083      	sub	sp, #12
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
 80035aa:	460b      	mov	r3, r1
 80035ac:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	887a      	ldrh	r2, [r7, #2]
 80035b4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80035b6:	2300      	movs	r3, #0
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
 80035cc:	460b      	mov	r3, r1
 80035ce:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80035d0:	bf00      	nop
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b086      	sub	sp, #24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d101      	bne.n	80035ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e264      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0301 	and.w	r3, r3, #1
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d075      	beq.n	80036e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035fa:	4ba3      	ldr	r3, [pc, #652]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f003 030c 	and.w	r3, r3, #12
 8003602:	2b04      	cmp	r3, #4
 8003604:	d00c      	beq.n	8003620 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003606:	4ba0      	ldr	r3, [pc, #640]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800360e:	2b08      	cmp	r3, #8
 8003610:	d112      	bne.n	8003638 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003612:	4b9d      	ldr	r3, [pc, #628]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800361a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800361e:	d10b      	bne.n	8003638 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003620:	4b99      	ldr	r3, [pc, #612]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d05b      	beq.n	80036e4 <HAL_RCC_OscConfig+0x108>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d157      	bne.n	80036e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e23f      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003640:	d106      	bne.n	8003650 <HAL_RCC_OscConfig+0x74>
 8003642:	4b91      	ldr	r3, [pc, #580]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a90      	ldr	r2, [pc, #576]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003648:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800364c:	6013      	str	r3, [r2, #0]
 800364e:	e01d      	b.n	800368c <HAL_RCC_OscConfig+0xb0>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003658:	d10c      	bne.n	8003674 <HAL_RCC_OscConfig+0x98>
 800365a:	4b8b      	ldr	r3, [pc, #556]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a8a      	ldr	r2, [pc, #552]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003660:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003664:	6013      	str	r3, [r2, #0]
 8003666:	4b88      	ldr	r3, [pc, #544]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a87      	ldr	r2, [pc, #540]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 800366c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003670:	6013      	str	r3, [r2, #0]
 8003672:	e00b      	b.n	800368c <HAL_RCC_OscConfig+0xb0>
 8003674:	4b84      	ldr	r3, [pc, #528]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a83      	ldr	r2, [pc, #524]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 800367a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800367e:	6013      	str	r3, [r2, #0]
 8003680:	4b81      	ldr	r3, [pc, #516]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a80      	ldr	r2, [pc, #512]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003686:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800368a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d013      	beq.n	80036bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003694:	f7fd ffb0 	bl	80015f8 <HAL_GetTick>
 8003698:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800369a:	e008      	b.n	80036ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800369c:	f7fd ffac 	bl	80015f8 <HAL_GetTick>
 80036a0:	4602      	mov	r2, r0
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b64      	cmp	r3, #100	; 0x64
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e204      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ae:	4b76      	ldr	r3, [pc, #472]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d0f0      	beq.n	800369c <HAL_RCC_OscConfig+0xc0>
 80036ba:	e014      	b.n	80036e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036bc:	f7fd ff9c 	bl	80015f8 <HAL_GetTick>
 80036c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036c2:	e008      	b.n	80036d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036c4:	f7fd ff98 	bl	80015f8 <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	2b64      	cmp	r3, #100	; 0x64
 80036d0:	d901      	bls.n	80036d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e1f0      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036d6:	4b6c      	ldr	r3, [pc, #432]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1f0      	bne.n	80036c4 <HAL_RCC_OscConfig+0xe8>
 80036e2:	e000      	b.n	80036e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0302 	and.w	r3, r3, #2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d063      	beq.n	80037ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80036f2:	4b65      	ldr	r3, [pc, #404]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f003 030c 	and.w	r3, r3, #12
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00b      	beq.n	8003716 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036fe:	4b62      	ldr	r3, [pc, #392]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003706:	2b08      	cmp	r3, #8
 8003708:	d11c      	bne.n	8003744 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800370a:	4b5f      	ldr	r3, [pc, #380]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d116      	bne.n	8003744 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003716:	4b5c      	ldr	r3, [pc, #368]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d005      	beq.n	800372e <HAL_RCC_OscConfig+0x152>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68db      	ldr	r3, [r3, #12]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d001      	beq.n	800372e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e1c4      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800372e:	4b56      	ldr	r3, [pc, #344]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	00db      	lsls	r3, r3, #3
 800373c:	4952      	ldr	r1, [pc, #328]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 800373e:	4313      	orrs	r3, r2
 8003740:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003742:	e03a      	b.n	80037ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d020      	beq.n	800378e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800374c:	4b4f      	ldr	r3, [pc, #316]	; (800388c <HAL_RCC_OscConfig+0x2b0>)
 800374e:	2201      	movs	r2, #1
 8003750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003752:	f7fd ff51 	bl	80015f8 <HAL_GetTick>
 8003756:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003758:	e008      	b.n	800376c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800375a:	f7fd ff4d 	bl	80015f8 <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	2b02      	cmp	r3, #2
 8003766:	d901      	bls.n	800376c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	e1a5      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800376c:	4b46      	ldr	r3, [pc, #280]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0302 	and.w	r3, r3, #2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d0f0      	beq.n	800375a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003778:	4b43      	ldr	r3, [pc, #268]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	00db      	lsls	r3, r3, #3
 8003786:	4940      	ldr	r1, [pc, #256]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003788:	4313      	orrs	r3, r2
 800378a:	600b      	str	r3, [r1, #0]
 800378c:	e015      	b.n	80037ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800378e:	4b3f      	ldr	r3, [pc, #252]	; (800388c <HAL_RCC_OscConfig+0x2b0>)
 8003790:	2200      	movs	r2, #0
 8003792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003794:	f7fd ff30 	bl	80015f8 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800379c:	f7fd ff2c 	bl	80015f8 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e184      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037ae:	4b36      	ldr	r3, [pc, #216]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0302 	and.w	r3, r3, #2
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f0      	bne.n	800379c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0308 	and.w	r3, r3, #8
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d030      	beq.n	8003828 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	695b      	ldr	r3, [r3, #20]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d016      	beq.n	80037fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037ce:	4b30      	ldr	r3, [pc, #192]	; (8003890 <HAL_RCC_OscConfig+0x2b4>)
 80037d0:	2201      	movs	r2, #1
 80037d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037d4:	f7fd ff10 	bl	80015f8 <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037dc:	f7fd ff0c 	bl	80015f8 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e164      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ee:	4b26      	ldr	r3, [pc, #152]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 80037f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037f2:	f003 0302 	and.w	r3, r3, #2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d0f0      	beq.n	80037dc <HAL_RCC_OscConfig+0x200>
 80037fa:	e015      	b.n	8003828 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037fc:	4b24      	ldr	r3, [pc, #144]	; (8003890 <HAL_RCC_OscConfig+0x2b4>)
 80037fe:	2200      	movs	r2, #0
 8003800:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003802:	f7fd fef9 	bl	80015f8 <HAL_GetTick>
 8003806:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003808:	e008      	b.n	800381c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800380a:	f7fd fef5 	bl	80015f8 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	2b02      	cmp	r3, #2
 8003816:	d901      	bls.n	800381c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003818:	2303      	movs	r3, #3
 800381a:	e14d      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800381c:	4b1a      	ldr	r3, [pc, #104]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 800381e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d1f0      	bne.n	800380a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0304 	and.w	r3, r3, #4
 8003830:	2b00      	cmp	r3, #0
 8003832:	f000 80a0 	beq.w	8003976 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003836:	2300      	movs	r3, #0
 8003838:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800383a:	4b13      	ldr	r3, [pc, #76]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 800383c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10f      	bne.n	8003866 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003846:	2300      	movs	r3, #0
 8003848:	60bb      	str	r3, [r7, #8]
 800384a:	4b0f      	ldr	r3, [pc, #60]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 800384c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384e:	4a0e      	ldr	r2, [pc, #56]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003850:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003854:	6413      	str	r3, [r2, #64]	; 0x40
 8003856:	4b0c      	ldr	r3, [pc, #48]	; (8003888 <HAL_RCC_OscConfig+0x2ac>)
 8003858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800385e:	60bb      	str	r3, [r7, #8]
 8003860:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003862:	2301      	movs	r3, #1
 8003864:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003866:	4b0b      	ldr	r3, [pc, #44]	; (8003894 <HAL_RCC_OscConfig+0x2b8>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800386e:	2b00      	cmp	r3, #0
 8003870:	d121      	bne.n	80038b6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003872:	4b08      	ldr	r3, [pc, #32]	; (8003894 <HAL_RCC_OscConfig+0x2b8>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a07      	ldr	r2, [pc, #28]	; (8003894 <HAL_RCC_OscConfig+0x2b8>)
 8003878:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800387c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800387e:	f7fd febb 	bl	80015f8 <HAL_GetTick>
 8003882:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003884:	e011      	b.n	80038aa <HAL_RCC_OscConfig+0x2ce>
 8003886:	bf00      	nop
 8003888:	40023800 	.word	0x40023800
 800388c:	42470000 	.word	0x42470000
 8003890:	42470e80 	.word	0x42470e80
 8003894:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003898:	f7fd feae 	bl	80015f8 <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d901      	bls.n	80038aa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e106      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038aa:	4b85      	ldr	r3, [pc, #532]	; (8003ac0 <HAL_RCC_OscConfig+0x4e4>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d0f0      	beq.n	8003898 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d106      	bne.n	80038cc <HAL_RCC_OscConfig+0x2f0>
 80038be:	4b81      	ldr	r3, [pc, #516]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 80038c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038c2:	4a80      	ldr	r2, [pc, #512]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 80038c4:	f043 0301 	orr.w	r3, r3, #1
 80038c8:	6713      	str	r3, [r2, #112]	; 0x70
 80038ca:	e01c      	b.n	8003906 <HAL_RCC_OscConfig+0x32a>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	2b05      	cmp	r3, #5
 80038d2:	d10c      	bne.n	80038ee <HAL_RCC_OscConfig+0x312>
 80038d4:	4b7b      	ldr	r3, [pc, #492]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 80038d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038d8:	4a7a      	ldr	r2, [pc, #488]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 80038da:	f043 0304 	orr.w	r3, r3, #4
 80038de:	6713      	str	r3, [r2, #112]	; 0x70
 80038e0:	4b78      	ldr	r3, [pc, #480]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 80038e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038e4:	4a77      	ldr	r2, [pc, #476]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 80038e6:	f043 0301 	orr.w	r3, r3, #1
 80038ea:	6713      	str	r3, [r2, #112]	; 0x70
 80038ec:	e00b      	b.n	8003906 <HAL_RCC_OscConfig+0x32a>
 80038ee:	4b75      	ldr	r3, [pc, #468]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 80038f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038f2:	4a74      	ldr	r2, [pc, #464]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 80038f4:	f023 0301 	bic.w	r3, r3, #1
 80038f8:	6713      	str	r3, [r2, #112]	; 0x70
 80038fa:	4b72      	ldr	r3, [pc, #456]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 80038fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038fe:	4a71      	ldr	r2, [pc, #452]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 8003900:	f023 0304 	bic.w	r3, r3, #4
 8003904:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d015      	beq.n	800393a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800390e:	f7fd fe73 	bl	80015f8 <HAL_GetTick>
 8003912:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003914:	e00a      	b.n	800392c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003916:	f7fd fe6f 	bl	80015f8 <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	f241 3288 	movw	r2, #5000	; 0x1388
 8003924:	4293      	cmp	r3, r2
 8003926:	d901      	bls.n	800392c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e0c5      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800392c:	4b65      	ldr	r3, [pc, #404]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 800392e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d0ee      	beq.n	8003916 <HAL_RCC_OscConfig+0x33a>
 8003938:	e014      	b.n	8003964 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800393a:	f7fd fe5d 	bl	80015f8 <HAL_GetTick>
 800393e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003940:	e00a      	b.n	8003958 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003942:	f7fd fe59 	bl	80015f8 <HAL_GetTick>
 8003946:	4602      	mov	r2, r0
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003950:	4293      	cmp	r3, r2
 8003952:	d901      	bls.n	8003958 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e0af      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003958:	4b5a      	ldr	r3, [pc, #360]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 800395a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b00      	cmp	r3, #0
 8003962:	d1ee      	bne.n	8003942 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003964:	7dfb      	ldrb	r3, [r7, #23]
 8003966:	2b01      	cmp	r3, #1
 8003968:	d105      	bne.n	8003976 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800396a:	4b56      	ldr	r3, [pc, #344]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 800396c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396e:	4a55      	ldr	r2, [pc, #340]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 8003970:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003974:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	2b00      	cmp	r3, #0
 800397c:	f000 809b 	beq.w	8003ab6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003980:	4b50      	ldr	r3, [pc, #320]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	f003 030c 	and.w	r3, r3, #12
 8003988:	2b08      	cmp	r3, #8
 800398a:	d05c      	beq.n	8003a46 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	699b      	ldr	r3, [r3, #24]
 8003990:	2b02      	cmp	r3, #2
 8003992:	d141      	bne.n	8003a18 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003994:	4b4c      	ldr	r3, [pc, #304]	; (8003ac8 <HAL_RCC_OscConfig+0x4ec>)
 8003996:	2200      	movs	r2, #0
 8003998:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800399a:	f7fd fe2d 	bl	80015f8 <HAL_GetTick>
 800399e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039a0:	e008      	b.n	80039b4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039a2:	f7fd fe29 	bl	80015f8 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e081      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039b4:	4b43      	ldr	r3, [pc, #268]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1f0      	bne.n	80039a2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	69da      	ldr	r2, [r3, #28]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a1b      	ldr	r3, [r3, #32]
 80039c8:	431a      	orrs	r2, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ce:	019b      	lsls	r3, r3, #6
 80039d0:	431a      	orrs	r2, r3
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039d6:	085b      	lsrs	r3, r3, #1
 80039d8:	3b01      	subs	r3, #1
 80039da:	041b      	lsls	r3, r3, #16
 80039dc:	431a      	orrs	r2, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e2:	061b      	lsls	r3, r3, #24
 80039e4:	4937      	ldr	r1, [pc, #220]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039ea:	4b37      	ldr	r3, [pc, #220]	; (8003ac8 <HAL_RCC_OscConfig+0x4ec>)
 80039ec:	2201      	movs	r2, #1
 80039ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f0:	f7fd fe02 	bl	80015f8 <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039f8:	f7fd fdfe 	bl	80015f8 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e056      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a0a:	4b2e      	ldr	r3, [pc, #184]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d0f0      	beq.n	80039f8 <HAL_RCC_OscConfig+0x41c>
 8003a16:	e04e      	b.n	8003ab6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a18:	4b2b      	ldr	r3, [pc, #172]	; (8003ac8 <HAL_RCC_OscConfig+0x4ec>)
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a1e:	f7fd fdeb 	bl	80015f8 <HAL_GetTick>
 8003a22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a24:	e008      	b.n	8003a38 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a26:	f7fd fde7 	bl	80015f8 <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d901      	bls.n	8003a38 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003a34:	2303      	movs	r3, #3
 8003a36:	e03f      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a38:	4b22      	ldr	r3, [pc, #136]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d1f0      	bne.n	8003a26 <HAL_RCC_OscConfig+0x44a>
 8003a44:	e037      	b.n	8003ab6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d101      	bne.n	8003a52 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e032      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003a52:	4b1c      	ldr	r3, [pc, #112]	; (8003ac4 <HAL_RCC_OscConfig+0x4e8>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	699b      	ldr	r3, [r3, #24]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d028      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d121      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d11a      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a7c:	68fa      	ldr	r2, [r7, #12]
 8003a7e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003a82:	4013      	ands	r3, r2
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a88:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d111      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a98:	085b      	lsrs	r3, r3, #1
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d107      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aac:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d001      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e000      	b.n	8003ab8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003ab6:	2300      	movs	r3, #0
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3718      	adds	r7, #24
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40007000 	.word	0x40007000
 8003ac4:	40023800 	.word	0x40023800
 8003ac8:	42470060 	.word	0x42470060

08003acc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d101      	bne.n	8003ae0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e0cc      	b.n	8003c7a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ae0:	4b68      	ldr	r3, [pc, #416]	; (8003c84 <HAL_RCC_ClockConfig+0x1b8>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0307 	and.w	r3, r3, #7
 8003ae8:	683a      	ldr	r2, [r7, #0]
 8003aea:	429a      	cmp	r2, r3
 8003aec:	d90c      	bls.n	8003b08 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aee:	4b65      	ldr	r3, [pc, #404]	; (8003c84 <HAL_RCC_ClockConfig+0x1b8>)
 8003af0:	683a      	ldr	r2, [r7, #0]
 8003af2:	b2d2      	uxtb	r2, r2
 8003af4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003af6:	4b63      	ldr	r3, [pc, #396]	; (8003c84 <HAL_RCC_ClockConfig+0x1b8>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0307 	and.w	r3, r3, #7
 8003afe:	683a      	ldr	r2, [r7, #0]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d001      	beq.n	8003b08 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e0b8      	b.n	8003c7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0302 	and.w	r3, r3, #2
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d020      	beq.n	8003b56 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0304 	and.w	r3, r3, #4
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d005      	beq.n	8003b2c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b20:	4b59      	ldr	r3, [pc, #356]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	4a58      	ldr	r2, [pc, #352]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003b26:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003b2a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0308 	and.w	r3, r3, #8
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d005      	beq.n	8003b44 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b38:	4b53      	ldr	r3, [pc, #332]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	4a52      	ldr	r2, [pc, #328]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003b3e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003b42:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b44:	4b50      	ldr	r3, [pc, #320]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	494d      	ldr	r1, [pc, #308]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d044      	beq.n	8003bec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d107      	bne.n	8003b7a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b6a:	4b47      	ldr	r3, [pc, #284]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d119      	bne.n	8003baa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e07f      	b.n	8003c7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d003      	beq.n	8003b8a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003b86:	2b03      	cmp	r3, #3
 8003b88:	d107      	bne.n	8003b9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b8a:	4b3f      	ldr	r3, [pc, #252]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d109      	bne.n	8003baa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e06f      	b.n	8003c7a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b9a:	4b3b      	ldr	r3, [pc, #236]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d101      	bne.n	8003baa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e067      	b.n	8003c7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003baa:	4b37      	ldr	r3, [pc, #220]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	f023 0203 	bic.w	r2, r3, #3
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	4934      	ldr	r1, [pc, #208]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003bbc:	f7fd fd1c 	bl	80015f8 <HAL_GetTick>
 8003bc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bc2:	e00a      	b.n	8003bda <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bc4:	f7fd fd18 	bl	80015f8 <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e04f      	b.n	8003c7a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bda:	4b2b      	ldr	r3, [pc, #172]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	f003 020c 	and.w	r2, r3, #12
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d1eb      	bne.n	8003bc4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bec:	4b25      	ldr	r3, [pc, #148]	; (8003c84 <HAL_RCC_ClockConfig+0x1b8>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0307 	and.w	r3, r3, #7
 8003bf4:	683a      	ldr	r2, [r7, #0]
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d20c      	bcs.n	8003c14 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bfa:	4b22      	ldr	r3, [pc, #136]	; (8003c84 <HAL_RCC_ClockConfig+0x1b8>)
 8003bfc:	683a      	ldr	r2, [r7, #0]
 8003bfe:	b2d2      	uxtb	r2, r2
 8003c00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c02:	4b20      	ldr	r3, [pc, #128]	; (8003c84 <HAL_RCC_ClockConfig+0x1b8>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0307 	and.w	r3, r3, #7
 8003c0a:	683a      	ldr	r2, [r7, #0]
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	d001      	beq.n	8003c14 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e032      	b.n	8003c7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0304 	and.w	r3, r3, #4
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d008      	beq.n	8003c32 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c20:	4b19      	ldr	r3, [pc, #100]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	4916      	ldr	r1, [pc, #88]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0308 	and.w	r3, r3, #8
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d009      	beq.n	8003c52 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c3e:	4b12      	ldr	r3, [pc, #72]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	691b      	ldr	r3, [r3, #16]
 8003c4a:	00db      	lsls	r3, r3, #3
 8003c4c:	490e      	ldr	r1, [pc, #56]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c52:	f000 f821 	bl	8003c98 <HAL_RCC_GetSysClockFreq>
 8003c56:	4602      	mov	r2, r0
 8003c58:	4b0b      	ldr	r3, [pc, #44]	; (8003c88 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	091b      	lsrs	r3, r3, #4
 8003c5e:	f003 030f 	and.w	r3, r3, #15
 8003c62:	490a      	ldr	r1, [pc, #40]	; (8003c8c <HAL_RCC_ClockConfig+0x1c0>)
 8003c64:	5ccb      	ldrb	r3, [r1, r3]
 8003c66:	fa22 f303 	lsr.w	r3, r2, r3
 8003c6a:	4a09      	ldr	r2, [pc, #36]	; (8003c90 <HAL_RCC_ClockConfig+0x1c4>)
 8003c6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003c6e:	4b09      	ldr	r3, [pc, #36]	; (8003c94 <HAL_RCC_ClockConfig+0x1c8>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f7fd fc7c 	bl	8001570 <HAL_InitTick>

  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3710      	adds	r7, #16
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	40023c00 	.word	0x40023c00
 8003c88:	40023800 	.word	0x40023800
 8003c8c:	08008b48 	.word	0x08008b48
 8003c90:	2000003c 	.word	0x2000003c
 8003c94:	20000040 	.word	0x20000040

08003c98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c98:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003c9c:	b084      	sub	sp, #16
 8003c9e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	607b      	str	r3, [r7, #4]
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	60fb      	str	r3, [r7, #12]
 8003ca8:	2300      	movs	r3, #0
 8003caa:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cb0:	4b67      	ldr	r3, [pc, #412]	; (8003e50 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f003 030c 	and.w	r3, r3, #12
 8003cb8:	2b08      	cmp	r3, #8
 8003cba:	d00d      	beq.n	8003cd8 <HAL_RCC_GetSysClockFreq+0x40>
 8003cbc:	2b08      	cmp	r3, #8
 8003cbe:	f200 80bd 	bhi.w	8003e3c <HAL_RCC_GetSysClockFreq+0x1a4>
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d002      	beq.n	8003ccc <HAL_RCC_GetSysClockFreq+0x34>
 8003cc6:	2b04      	cmp	r3, #4
 8003cc8:	d003      	beq.n	8003cd2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003cca:	e0b7      	b.n	8003e3c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ccc:	4b61      	ldr	r3, [pc, #388]	; (8003e54 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003cce:	60bb      	str	r3, [r7, #8]
       break;
 8003cd0:	e0b7      	b.n	8003e42 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003cd2:	4b60      	ldr	r3, [pc, #384]	; (8003e54 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003cd4:	60bb      	str	r3, [r7, #8]
      break;
 8003cd6:	e0b4      	b.n	8003e42 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cd8:	4b5d      	ldr	r3, [pc, #372]	; (8003e50 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ce0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ce2:	4b5b      	ldr	r3, [pc, #364]	; (8003e50 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d04d      	beq.n	8003d8a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cee:	4b58      	ldr	r3, [pc, #352]	; (8003e50 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	099b      	lsrs	r3, r3, #6
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	f04f 0300 	mov.w	r3, #0
 8003cfa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003cfe:	f04f 0100 	mov.w	r1, #0
 8003d02:	ea02 0800 	and.w	r8, r2, r0
 8003d06:	ea03 0901 	and.w	r9, r3, r1
 8003d0a:	4640      	mov	r0, r8
 8003d0c:	4649      	mov	r1, r9
 8003d0e:	f04f 0200 	mov.w	r2, #0
 8003d12:	f04f 0300 	mov.w	r3, #0
 8003d16:	014b      	lsls	r3, r1, #5
 8003d18:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003d1c:	0142      	lsls	r2, r0, #5
 8003d1e:	4610      	mov	r0, r2
 8003d20:	4619      	mov	r1, r3
 8003d22:	ebb0 0008 	subs.w	r0, r0, r8
 8003d26:	eb61 0109 	sbc.w	r1, r1, r9
 8003d2a:	f04f 0200 	mov.w	r2, #0
 8003d2e:	f04f 0300 	mov.w	r3, #0
 8003d32:	018b      	lsls	r3, r1, #6
 8003d34:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003d38:	0182      	lsls	r2, r0, #6
 8003d3a:	1a12      	subs	r2, r2, r0
 8003d3c:	eb63 0301 	sbc.w	r3, r3, r1
 8003d40:	f04f 0000 	mov.w	r0, #0
 8003d44:	f04f 0100 	mov.w	r1, #0
 8003d48:	00d9      	lsls	r1, r3, #3
 8003d4a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003d4e:	00d0      	lsls	r0, r2, #3
 8003d50:	4602      	mov	r2, r0
 8003d52:	460b      	mov	r3, r1
 8003d54:	eb12 0208 	adds.w	r2, r2, r8
 8003d58:	eb43 0309 	adc.w	r3, r3, r9
 8003d5c:	f04f 0000 	mov.w	r0, #0
 8003d60:	f04f 0100 	mov.w	r1, #0
 8003d64:	0299      	lsls	r1, r3, #10
 8003d66:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003d6a:	0290      	lsls	r0, r2, #10
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	460b      	mov	r3, r1
 8003d70:	4610      	mov	r0, r2
 8003d72:	4619      	mov	r1, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	461a      	mov	r2, r3
 8003d78:	f04f 0300 	mov.w	r3, #0
 8003d7c:	f7fc fa78 	bl	8000270 <__aeabi_uldivmod>
 8003d80:	4602      	mov	r2, r0
 8003d82:	460b      	mov	r3, r1
 8003d84:	4613      	mov	r3, r2
 8003d86:	60fb      	str	r3, [r7, #12]
 8003d88:	e04a      	b.n	8003e20 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d8a:	4b31      	ldr	r3, [pc, #196]	; (8003e50 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	099b      	lsrs	r3, r3, #6
 8003d90:	461a      	mov	r2, r3
 8003d92:	f04f 0300 	mov.w	r3, #0
 8003d96:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003d9a:	f04f 0100 	mov.w	r1, #0
 8003d9e:	ea02 0400 	and.w	r4, r2, r0
 8003da2:	ea03 0501 	and.w	r5, r3, r1
 8003da6:	4620      	mov	r0, r4
 8003da8:	4629      	mov	r1, r5
 8003daa:	f04f 0200 	mov.w	r2, #0
 8003dae:	f04f 0300 	mov.w	r3, #0
 8003db2:	014b      	lsls	r3, r1, #5
 8003db4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003db8:	0142      	lsls	r2, r0, #5
 8003dba:	4610      	mov	r0, r2
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	1b00      	subs	r0, r0, r4
 8003dc0:	eb61 0105 	sbc.w	r1, r1, r5
 8003dc4:	f04f 0200 	mov.w	r2, #0
 8003dc8:	f04f 0300 	mov.w	r3, #0
 8003dcc:	018b      	lsls	r3, r1, #6
 8003dce:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003dd2:	0182      	lsls	r2, r0, #6
 8003dd4:	1a12      	subs	r2, r2, r0
 8003dd6:	eb63 0301 	sbc.w	r3, r3, r1
 8003dda:	f04f 0000 	mov.w	r0, #0
 8003dde:	f04f 0100 	mov.w	r1, #0
 8003de2:	00d9      	lsls	r1, r3, #3
 8003de4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003de8:	00d0      	lsls	r0, r2, #3
 8003dea:	4602      	mov	r2, r0
 8003dec:	460b      	mov	r3, r1
 8003dee:	1912      	adds	r2, r2, r4
 8003df0:	eb45 0303 	adc.w	r3, r5, r3
 8003df4:	f04f 0000 	mov.w	r0, #0
 8003df8:	f04f 0100 	mov.w	r1, #0
 8003dfc:	0299      	lsls	r1, r3, #10
 8003dfe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003e02:	0290      	lsls	r0, r2, #10
 8003e04:	4602      	mov	r2, r0
 8003e06:	460b      	mov	r3, r1
 8003e08:	4610      	mov	r0, r2
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	461a      	mov	r2, r3
 8003e10:	f04f 0300 	mov.w	r3, #0
 8003e14:	f7fc fa2c 	bl	8000270 <__aeabi_uldivmod>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	460b      	mov	r3, r1
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e20:	4b0b      	ldr	r3, [pc, #44]	; (8003e50 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	0c1b      	lsrs	r3, r3, #16
 8003e26:	f003 0303 	and.w	r3, r3, #3
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	005b      	lsls	r3, r3, #1
 8003e2e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e38:	60bb      	str	r3, [r7, #8]
      break;
 8003e3a:	e002      	b.n	8003e42 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e3c:	4b05      	ldr	r3, [pc, #20]	; (8003e54 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003e3e:	60bb      	str	r3, [r7, #8]
      break;
 8003e40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e42:	68bb      	ldr	r3, [r7, #8]
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3710      	adds	r7, #16
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003e4e:	bf00      	nop
 8003e50:	40023800 	.word	0x40023800
 8003e54:	00f42400 	.word	0x00f42400

08003e58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e5c:	4b03      	ldr	r3, [pc, #12]	; (8003e6c <HAL_RCC_GetHCLKFreq+0x14>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	2000003c 	.word	0x2000003c

08003e70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e74:	f7ff fff0 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	4b05      	ldr	r3, [pc, #20]	; (8003e90 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	0a9b      	lsrs	r3, r3, #10
 8003e80:	f003 0307 	and.w	r3, r3, #7
 8003e84:	4903      	ldr	r1, [pc, #12]	; (8003e94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e86:	5ccb      	ldrb	r3, [r1, r3]
 8003e88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	bd80      	pop	{r7, pc}
 8003e90:	40023800 	.word	0x40023800
 8003e94:	08008b58 	.word	0x08008b58

08003e98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003e9c:	f7ff ffdc 	bl	8003e58 <HAL_RCC_GetHCLKFreq>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	4b05      	ldr	r3, [pc, #20]	; (8003eb8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	0b5b      	lsrs	r3, r3, #13
 8003ea8:	f003 0307 	and.w	r3, r3, #7
 8003eac:	4903      	ldr	r1, [pc, #12]	; (8003ebc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003eae:	5ccb      	ldrb	r3, [r1, r3]
 8003eb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	40023800 	.word	0x40023800
 8003ebc:	08008b58 	.word	0x08008b58

08003ec0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b082      	sub	sp, #8
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e07b      	b.n	8003fca <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d108      	bne.n	8003eec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ee2:	d009      	beq.n	8003ef8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	61da      	str	r2, [r3, #28]
 8003eea:	e005      	b.n	8003ef8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d106      	bne.n	8003f18 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7fd f9d4 	bl	80012c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2202      	movs	r2, #2
 8003f1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f2e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003f40:	431a      	orrs	r2, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f4a:	431a      	orrs	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	691b      	ldr	r3, [r3, #16]
 8003f50:	f003 0302 	and.w	r3, r3, #2
 8003f54:	431a      	orrs	r2, r3
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	431a      	orrs	r2, r3
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	699b      	ldr	r3, [r3, #24]
 8003f64:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f68:	431a      	orrs	r2, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	69db      	ldr	r3, [r3, #28]
 8003f6e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f72:	431a      	orrs	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a1b      	ldr	r3, [r3, #32]
 8003f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f7c:	ea42 0103 	orr.w	r1, r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f84:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	699b      	ldr	r3, [r3, #24]
 8003f94:	0c1b      	lsrs	r3, r3, #16
 8003f96:	f003 0104 	and.w	r1, r3, #4
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f9e:	f003 0210 	and.w	r2, r3, #16
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	69da      	ldr	r2, [r3, #28]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fb8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003fc8:	2300      	movs	r3, #0
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3708      	adds	r7, #8
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fd2:	b580      	push	{r7, lr}
 8003fd4:	b082      	sub	sp, #8
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d101      	bne.n	8003fe4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e03f      	b.n	8004064 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d106      	bne.n	8003ffe <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f7fd f9a9 	bl	8001350 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2224      	movs	r2, #36	; 0x24
 8004002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68da      	ldr	r2, [r3, #12]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004014:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 f9a6 	bl	8004368 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	691a      	ldr	r2, [r3, #16]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800402a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	695a      	ldr	r2, [r3, #20]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800403a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68da      	ldr	r2, [r3, #12]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800404a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2220      	movs	r2, #32
 8004056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2220      	movs	r2, #32
 800405e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004062:	2300      	movs	r3, #0
}
 8004064:	4618      	mov	r0, r3
 8004066:	3708      	adds	r7, #8
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}

0800406c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b08a      	sub	sp, #40	; 0x28
 8004070:	af02      	add	r7, sp, #8
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	60b9      	str	r1, [r7, #8]
 8004076:	603b      	str	r3, [r7, #0]
 8004078:	4613      	mov	r3, r2
 800407a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800407c:	2300      	movs	r3, #0
 800407e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004086:	b2db      	uxtb	r3, r3
 8004088:	2b20      	cmp	r3, #32
 800408a:	d17c      	bne.n	8004186 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d002      	beq.n	8004098 <HAL_UART_Transmit+0x2c>
 8004092:	88fb      	ldrh	r3, [r7, #6]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d101      	bne.n	800409c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e075      	b.n	8004188 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d101      	bne.n	80040aa <HAL_UART_Transmit+0x3e>
 80040a6:	2302      	movs	r3, #2
 80040a8:	e06e      	b.n	8004188 <HAL_UART_Transmit+0x11c>
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2201      	movs	r2, #1
 80040ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2200      	movs	r2, #0
 80040b6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2221      	movs	r2, #33	; 0x21
 80040bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040c0:	f7fd fa9a 	bl	80015f8 <HAL_GetTick>
 80040c4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	88fa      	ldrh	r2, [r7, #6]
 80040ca:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	88fa      	ldrh	r2, [r7, #6]
 80040d0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040da:	d108      	bne.n	80040ee <HAL_UART_Transmit+0x82>
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	691b      	ldr	r3, [r3, #16]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d104      	bne.n	80040ee <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80040e4:	2300      	movs	r3, #0
 80040e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	61bb      	str	r3, [r7, #24]
 80040ec:	e003      	b.n	80040f6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040f2:	2300      	movs	r3, #0
 80040f4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2200      	movs	r2, #0
 80040fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80040fe:	e02a      	b.n	8004156 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	9300      	str	r3, [sp, #0]
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	2200      	movs	r2, #0
 8004108:	2180      	movs	r1, #128	; 0x80
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f000 f8e2 	bl	80042d4 <UART_WaitOnFlagUntilTimeout>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e036      	b.n	8004188 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10b      	bne.n	8004138 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	881b      	ldrh	r3, [r3, #0]
 8004124:	461a      	mov	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800412e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004130:	69bb      	ldr	r3, [r7, #24]
 8004132:	3302      	adds	r3, #2
 8004134:	61bb      	str	r3, [r7, #24]
 8004136:	e007      	b.n	8004148 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	781a      	ldrb	r2, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004142:	69fb      	ldr	r3, [r7, #28]
 8004144:	3301      	adds	r3, #1
 8004146:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800414c:	b29b      	uxth	r3, r3
 800414e:	3b01      	subs	r3, #1
 8004150:	b29a      	uxth	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800415a:	b29b      	uxth	r3, r3
 800415c:	2b00      	cmp	r3, #0
 800415e:	d1cf      	bne.n	8004100 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	9300      	str	r3, [sp, #0]
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	2200      	movs	r2, #0
 8004168:	2140      	movs	r1, #64	; 0x40
 800416a:	68f8      	ldr	r0, [r7, #12]
 800416c:	f000 f8b2 	bl	80042d4 <UART_WaitOnFlagUntilTimeout>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d001      	beq.n	800417a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004176:	2303      	movs	r3, #3
 8004178:	e006      	b.n	8004188 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2220      	movs	r2, #32
 800417e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004182:	2300      	movs	r3, #0
 8004184:	e000      	b.n	8004188 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004186:	2302      	movs	r3, #2
  }
}
 8004188:	4618      	mov	r0, r3
 800418a:	3720      	adds	r7, #32
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}

08004190 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b08a      	sub	sp, #40	; 0x28
 8004194:	af02      	add	r7, sp, #8
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	603b      	str	r3, [r7, #0]
 800419c:	4613      	mov	r3, r2
 800419e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80041a0:	2300      	movs	r3, #0
 80041a2:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	2b20      	cmp	r3, #32
 80041ae:	f040 808c 	bne.w	80042ca <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d002      	beq.n	80041be <HAL_UART_Receive+0x2e>
 80041b8:	88fb      	ldrh	r3, [r7, #6]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80041be:	2301      	movs	r3, #1
 80041c0:	e084      	b.n	80042cc <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d101      	bne.n	80041d0 <HAL_UART_Receive+0x40>
 80041cc:	2302      	movs	r3, #2
 80041ce:	e07d      	b.n	80042cc <HAL_UART_Receive+0x13c>
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2200      	movs	r2, #0
 80041dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2222      	movs	r2, #34	; 0x22
 80041e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2200      	movs	r2, #0
 80041ea:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041ec:	f7fd fa04 	bl	80015f8 <HAL_GetTick>
 80041f0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	88fa      	ldrh	r2, [r7, #6]
 80041f6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	88fa      	ldrh	r2, [r7, #6]
 80041fc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004206:	d108      	bne.n	800421a <HAL_UART_Receive+0x8a>
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	691b      	ldr	r3, [r3, #16]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d104      	bne.n	800421a <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8004210:	2300      	movs	r3, #0
 8004212:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	61bb      	str	r3, [r7, #24]
 8004218:	e003      	b.n	8004222 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800421e:	2300      	movs	r3, #0
 8004220:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800422a:	e043      	b.n	80042b4 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	9300      	str	r3, [sp, #0]
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	2200      	movs	r2, #0
 8004234:	2120      	movs	r1, #32
 8004236:	68f8      	ldr	r0, [r7, #12]
 8004238:	f000 f84c 	bl	80042d4 <UART_WaitOnFlagUntilTimeout>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d001      	beq.n	8004246 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8004242:	2303      	movs	r3, #3
 8004244:	e042      	b.n	80042cc <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d10c      	bne.n	8004266 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	b29b      	uxth	r3, r3
 8004254:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004258:	b29a      	uxth	r2, r3
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800425e:	69bb      	ldr	r3, [r7, #24]
 8004260:	3302      	adds	r3, #2
 8004262:	61bb      	str	r3, [r7, #24]
 8004264:	e01f      	b.n	80042a6 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800426e:	d007      	beq.n	8004280 <HAL_UART_Receive+0xf0>
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d10a      	bne.n	800428e <HAL_UART_Receive+0xfe>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d106      	bne.n	800428e <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	b2da      	uxtb	r2, r3
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	701a      	strb	r2, [r3, #0]
 800428c:	e008      	b.n	80042a0 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	b2db      	uxtb	r3, r3
 8004296:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800429a:	b2da      	uxtb	r2, r3
 800429c:	69fb      	ldr	r3, [r7, #28]
 800429e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80042a0:	69fb      	ldr	r3, [r7, #28]
 80042a2:	3301      	adds	r3, #1
 80042a4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042aa:	b29b      	uxth	r3, r3
 80042ac:	3b01      	subs	r3, #1
 80042ae:	b29a      	uxth	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1b6      	bne.n	800422c <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2220      	movs	r2, #32
 80042c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80042c6:	2300      	movs	r3, #0
 80042c8:	e000      	b.n	80042cc <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80042ca:	2302      	movs	r3, #2
  }
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3720      	adds	r7, #32
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	60f8      	str	r0, [r7, #12]
 80042dc:	60b9      	str	r1, [r7, #8]
 80042de:	603b      	str	r3, [r7, #0]
 80042e0:	4613      	mov	r3, r2
 80042e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042e4:	e02c      	b.n	8004340 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ec:	d028      	beq.n	8004340 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80042ee:	69bb      	ldr	r3, [r7, #24]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d007      	beq.n	8004304 <UART_WaitOnFlagUntilTimeout+0x30>
 80042f4:	f7fd f980 	bl	80015f8 <HAL_GetTick>
 80042f8:	4602      	mov	r2, r0
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	69ba      	ldr	r2, [r7, #24]
 8004300:	429a      	cmp	r2, r3
 8004302:	d21d      	bcs.n	8004340 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	68da      	ldr	r2, [r3, #12]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004312:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	695a      	ldr	r2, [r3, #20]
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f022 0201 	bic.w	r2, r2, #1
 8004322:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2220      	movs	r2, #32
 8004328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2220      	movs	r2, #32
 8004330:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800433c:	2303      	movs	r3, #3
 800433e:	e00f      	b.n	8004360 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	4013      	ands	r3, r2
 800434a:	68ba      	ldr	r2, [r7, #8]
 800434c:	429a      	cmp	r2, r3
 800434e:	bf0c      	ite	eq
 8004350:	2301      	moveq	r3, #1
 8004352:	2300      	movne	r3, #0
 8004354:	b2db      	uxtb	r3, r3
 8004356:	461a      	mov	r2, r3
 8004358:	79fb      	ldrb	r3, [r7, #7]
 800435a:	429a      	cmp	r2, r3
 800435c:	d0c3      	beq.n	80042e6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800435e:	2300      	movs	r3, #0
}
 8004360:	4618      	mov	r0, r3
 8004362:	3710      	adds	r7, #16
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800436c:	b09f      	sub	sp, #124	; 0x7c
 800436e:	af00      	add	r7, sp, #0
 8004370:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004372:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800437c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800437e:	68d9      	ldr	r1, [r3, #12]
 8004380:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	ea40 0301 	orr.w	r3, r0, r1
 8004388:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800438a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800438c:	689a      	ldr	r2, [r3, #8]
 800438e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	431a      	orrs	r2, r3
 8004394:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004396:	695b      	ldr	r3, [r3, #20]
 8004398:	431a      	orrs	r2, r3
 800439a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800439c:	69db      	ldr	r3, [r3, #28]
 800439e:	4313      	orrs	r3, r2
 80043a0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80043a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80043ac:	f021 010c 	bic.w	r1, r1, #12
 80043b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80043b6:	430b      	orrs	r3, r1
 80043b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80043ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	695b      	ldr	r3, [r3, #20]
 80043c0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80043c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043c6:	6999      	ldr	r1, [r3, #24]
 80043c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	ea40 0301 	orr.w	r3, r0, r1
 80043d0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80043d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	4bc5      	ldr	r3, [pc, #788]	; (80046ec <UART_SetConfig+0x384>)
 80043d8:	429a      	cmp	r2, r3
 80043da:	d004      	beq.n	80043e6 <UART_SetConfig+0x7e>
 80043dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	4bc3      	ldr	r3, [pc, #780]	; (80046f0 <UART_SetConfig+0x388>)
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d103      	bne.n	80043ee <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80043e6:	f7ff fd57 	bl	8003e98 <HAL_RCC_GetPCLK2Freq>
 80043ea:	6778      	str	r0, [r7, #116]	; 0x74
 80043ec:	e002      	b.n	80043f4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80043ee:	f7ff fd3f 	bl	8003e70 <HAL_RCC_GetPCLK1Freq>
 80043f2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80043f6:	69db      	ldr	r3, [r3, #28]
 80043f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043fc:	f040 80b6 	bne.w	800456c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004400:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004402:	461c      	mov	r4, r3
 8004404:	f04f 0500 	mov.w	r5, #0
 8004408:	4622      	mov	r2, r4
 800440a:	462b      	mov	r3, r5
 800440c:	1891      	adds	r1, r2, r2
 800440e:	6439      	str	r1, [r7, #64]	; 0x40
 8004410:	415b      	adcs	r3, r3
 8004412:	647b      	str	r3, [r7, #68]	; 0x44
 8004414:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004418:	1912      	adds	r2, r2, r4
 800441a:	eb45 0303 	adc.w	r3, r5, r3
 800441e:	f04f 0000 	mov.w	r0, #0
 8004422:	f04f 0100 	mov.w	r1, #0
 8004426:	00d9      	lsls	r1, r3, #3
 8004428:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800442c:	00d0      	lsls	r0, r2, #3
 800442e:	4602      	mov	r2, r0
 8004430:	460b      	mov	r3, r1
 8004432:	1911      	adds	r1, r2, r4
 8004434:	6639      	str	r1, [r7, #96]	; 0x60
 8004436:	416b      	adcs	r3, r5
 8004438:	667b      	str	r3, [r7, #100]	; 0x64
 800443a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	461a      	mov	r2, r3
 8004440:	f04f 0300 	mov.w	r3, #0
 8004444:	1891      	adds	r1, r2, r2
 8004446:	63b9      	str	r1, [r7, #56]	; 0x38
 8004448:	415b      	adcs	r3, r3
 800444a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800444c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004450:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004454:	f7fb ff0c 	bl	8000270 <__aeabi_uldivmod>
 8004458:	4602      	mov	r2, r0
 800445a:	460b      	mov	r3, r1
 800445c:	4ba5      	ldr	r3, [pc, #660]	; (80046f4 <UART_SetConfig+0x38c>)
 800445e:	fba3 2302 	umull	r2, r3, r3, r2
 8004462:	095b      	lsrs	r3, r3, #5
 8004464:	011e      	lsls	r6, r3, #4
 8004466:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004468:	461c      	mov	r4, r3
 800446a:	f04f 0500 	mov.w	r5, #0
 800446e:	4622      	mov	r2, r4
 8004470:	462b      	mov	r3, r5
 8004472:	1891      	adds	r1, r2, r2
 8004474:	6339      	str	r1, [r7, #48]	; 0x30
 8004476:	415b      	adcs	r3, r3
 8004478:	637b      	str	r3, [r7, #52]	; 0x34
 800447a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800447e:	1912      	adds	r2, r2, r4
 8004480:	eb45 0303 	adc.w	r3, r5, r3
 8004484:	f04f 0000 	mov.w	r0, #0
 8004488:	f04f 0100 	mov.w	r1, #0
 800448c:	00d9      	lsls	r1, r3, #3
 800448e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004492:	00d0      	lsls	r0, r2, #3
 8004494:	4602      	mov	r2, r0
 8004496:	460b      	mov	r3, r1
 8004498:	1911      	adds	r1, r2, r4
 800449a:	65b9      	str	r1, [r7, #88]	; 0x58
 800449c:	416b      	adcs	r3, r5
 800449e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80044a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	461a      	mov	r2, r3
 80044a6:	f04f 0300 	mov.w	r3, #0
 80044aa:	1891      	adds	r1, r2, r2
 80044ac:	62b9      	str	r1, [r7, #40]	; 0x28
 80044ae:	415b      	adcs	r3, r3
 80044b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80044b6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80044ba:	f7fb fed9 	bl	8000270 <__aeabi_uldivmod>
 80044be:	4602      	mov	r2, r0
 80044c0:	460b      	mov	r3, r1
 80044c2:	4b8c      	ldr	r3, [pc, #560]	; (80046f4 <UART_SetConfig+0x38c>)
 80044c4:	fba3 1302 	umull	r1, r3, r3, r2
 80044c8:	095b      	lsrs	r3, r3, #5
 80044ca:	2164      	movs	r1, #100	; 0x64
 80044cc:	fb01 f303 	mul.w	r3, r1, r3
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	00db      	lsls	r3, r3, #3
 80044d4:	3332      	adds	r3, #50	; 0x32
 80044d6:	4a87      	ldr	r2, [pc, #540]	; (80046f4 <UART_SetConfig+0x38c>)
 80044d8:	fba2 2303 	umull	r2, r3, r2, r3
 80044dc:	095b      	lsrs	r3, r3, #5
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80044e4:	441e      	add	r6, r3
 80044e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80044e8:	4618      	mov	r0, r3
 80044ea:	f04f 0100 	mov.w	r1, #0
 80044ee:	4602      	mov	r2, r0
 80044f0:	460b      	mov	r3, r1
 80044f2:	1894      	adds	r4, r2, r2
 80044f4:	623c      	str	r4, [r7, #32]
 80044f6:	415b      	adcs	r3, r3
 80044f8:	627b      	str	r3, [r7, #36]	; 0x24
 80044fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80044fe:	1812      	adds	r2, r2, r0
 8004500:	eb41 0303 	adc.w	r3, r1, r3
 8004504:	f04f 0400 	mov.w	r4, #0
 8004508:	f04f 0500 	mov.w	r5, #0
 800450c:	00dd      	lsls	r5, r3, #3
 800450e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004512:	00d4      	lsls	r4, r2, #3
 8004514:	4622      	mov	r2, r4
 8004516:	462b      	mov	r3, r5
 8004518:	1814      	adds	r4, r2, r0
 800451a:	653c      	str	r4, [r7, #80]	; 0x50
 800451c:	414b      	adcs	r3, r1
 800451e:	657b      	str	r3, [r7, #84]	; 0x54
 8004520:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	461a      	mov	r2, r3
 8004526:	f04f 0300 	mov.w	r3, #0
 800452a:	1891      	adds	r1, r2, r2
 800452c:	61b9      	str	r1, [r7, #24]
 800452e:	415b      	adcs	r3, r3
 8004530:	61fb      	str	r3, [r7, #28]
 8004532:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004536:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800453a:	f7fb fe99 	bl	8000270 <__aeabi_uldivmod>
 800453e:	4602      	mov	r2, r0
 8004540:	460b      	mov	r3, r1
 8004542:	4b6c      	ldr	r3, [pc, #432]	; (80046f4 <UART_SetConfig+0x38c>)
 8004544:	fba3 1302 	umull	r1, r3, r3, r2
 8004548:	095b      	lsrs	r3, r3, #5
 800454a:	2164      	movs	r1, #100	; 0x64
 800454c:	fb01 f303 	mul.w	r3, r1, r3
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	00db      	lsls	r3, r3, #3
 8004554:	3332      	adds	r3, #50	; 0x32
 8004556:	4a67      	ldr	r2, [pc, #412]	; (80046f4 <UART_SetConfig+0x38c>)
 8004558:	fba2 2303 	umull	r2, r3, r2, r3
 800455c:	095b      	lsrs	r3, r3, #5
 800455e:	f003 0207 	and.w	r2, r3, #7
 8004562:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4432      	add	r2, r6
 8004568:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800456a:	e0b9      	b.n	80046e0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800456c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800456e:	461c      	mov	r4, r3
 8004570:	f04f 0500 	mov.w	r5, #0
 8004574:	4622      	mov	r2, r4
 8004576:	462b      	mov	r3, r5
 8004578:	1891      	adds	r1, r2, r2
 800457a:	6139      	str	r1, [r7, #16]
 800457c:	415b      	adcs	r3, r3
 800457e:	617b      	str	r3, [r7, #20]
 8004580:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004584:	1912      	adds	r2, r2, r4
 8004586:	eb45 0303 	adc.w	r3, r5, r3
 800458a:	f04f 0000 	mov.w	r0, #0
 800458e:	f04f 0100 	mov.w	r1, #0
 8004592:	00d9      	lsls	r1, r3, #3
 8004594:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004598:	00d0      	lsls	r0, r2, #3
 800459a:	4602      	mov	r2, r0
 800459c:	460b      	mov	r3, r1
 800459e:	eb12 0804 	adds.w	r8, r2, r4
 80045a2:	eb43 0905 	adc.w	r9, r3, r5
 80045a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	4618      	mov	r0, r3
 80045ac:	f04f 0100 	mov.w	r1, #0
 80045b0:	f04f 0200 	mov.w	r2, #0
 80045b4:	f04f 0300 	mov.w	r3, #0
 80045b8:	008b      	lsls	r3, r1, #2
 80045ba:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80045be:	0082      	lsls	r2, r0, #2
 80045c0:	4640      	mov	r0, r8
 80045c2:	4649      	mov	r1, r9
 80045c4:	f7fb fe54 	bl	8000270 <__aeabi_uldivmod>
 80045c8:	4602      	mov	r2, r0
 80045ca:	460b      	mov	r3, r1
 80045cc:	4b49      	ldr	r3, [pc, #292]	; (80046f4 <UART_SetConfig+0x38c>)
 80045ce:	fba3 2302 	umull	r2, r3, r3, r2
 80045d2:	095b      	lsrs	r3, r3, #5
 80045d4:	011e      	lsls	r6, r3, #4
 80045d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80045d8:	4618      	mov	r0, r3
 80045da:	f04f 0100 	mov.w	r1, #0
 80045de:	4602      	mov	r2, r0
 80045e0:	460b      	mov	r3, r1
 80045e2:	1894      	adds	r4, r2, r2
 80045e4:	60bc      	str	r4, [r7, #8]
 80045e6:	415b      	adcs	r3, r3
 80045e8:	60fb      	str	r3, [r7, #12]
 80045ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80045ee:	1812      	adds	r2, r2, r0
 80045f0:	eb41 0303 	adc.w	r3, r1, r3
 80045f4:	f04f 0400 	mov.w	r4, #0
 80045f8:	f04f 0500 	mov.w	r5, #0
 80045fc:	00dd      	lsls	r5, r3, #3
 80045fe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004602:	00d4      	lsls	r4, r2, #3
 8004604:	4622      	mov	r2, r4
 8004606:	462b      	mov	r3, r5
 8004608:	1814      	adds	r4, r2, r0
 800460a:	64bc      	str	r4, [r7, #72]	; 0x48
 800460c:	414b      	adcs	r3, r1
 800460e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004610:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	4618      	mov	r0, r3
 8004616:	f04f 0100 	mov.w	r1, #0
 800461a:	f04f 0200 	mov.w	r2, #0
 800461e:	f04f 0300 	mov.w	r3, #0
 8004622:	008b      	lsls	r3, r1, #2
 8004624:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004628:	0082      	lsls	r2, r0, #2
 800462a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800462e:	f7fb fe1f 	bl	8000270 <__aeabi_uldivmod>
 8004632:	4602      	mov	r2, r0
 8004634:	460b      	mov	r3, r1
 8004636:	4b2f      	ldr	r3, [pc, #188]	; (80046f4 <UART_SetConfig+0x38c>)
 8004638:	fba3 1302 	umull	r1, r3, r3, r2
 800463c:	095b      	lsrs	r3, r3, #5
 800463e:	2164      	movs	r1, #100	; 0x64
 8004640:	fb01 f303 	mul.w	r3, r1, r3
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	011b      	lsls	r3, r3, #4
 8004648:	3332      	adds	r3, #50	; 0x32
 800464a:	4a2a      	ldr	r2, [pc, #168]	; (80046f4 <UART_SetConfig+0x38c>)
 800464c:	fba2 2303 	umull	r2, r3, r2, r3
 8004650:	095b      	lsrs	r3, r3, #5
 8004652:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004656:	441e      	add	r6, r3
 8004658:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800465a:	4618      	mov	r0, r3
 800465c:	f04f 0100 	mov.w	r1, #0
 8004660:	4602      	mov	r2, r0
 8004662:	460b      	mov	r3, r1
 8004664:	1894      	adds	r4, r2, r2
 8004666:	603c      	str	r4, [r7, #0]
 8004668:	415b      	adcs	r3, r3
 800466a:	607b      	str	r3, [r7, #4]
 800466c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004670:	1812      	adds	r2, r2, r0
 8004672:	eb41 0303 	adc.w	r3, r1, r3
 8004676:	f04f 0400 	mov.w	r4, #0
 800467a:	f04f 0500 	mov.w	r5, #0
 800467e:	00dd      	lsls	r5, r3, #3
 8004680:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004684:	00d4      	lsls	r4, r2, #3
 8004686:	4622      	mov	r2, r4
 8004688:	462b      	mov	r3, r5
 800468a:	eb12 0a00 	adds.w	sl, r2, r0
 800468e:	eb43 0b01 	adc.w	fp, r3, r1
 8004692:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	4618      	mov	r0, r3
 8004698:	f04f 0100 	mov.w	r1, #0
 800469c:	f04f 0200 	mov.w	r2, #0
 80046a0:	f04f 0300 	mov.w	r3, #0
 80046a4:	008b      	lsls	r3, r1, #2
 80046a6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80046aa:	0082      	lsls	r2, r0, #2
 80046ac:	4650      	mov	r0, sl
 80046ae:	4659      	mov	r1, fp
 80046b0:	f7fb fdde 	bl	8000270 <__aeabi_uldivmod>
 80046b4:	4602      	mov	r2, r0
 80046b6:	460b      	mov	r3, r1
 80046b8:	4b0e      	ldr	r3, [pc, #56]	; (80046f4 <UART_SetConfig+0x38c>)
 80046ba:	fba3 1302 	umull	r1, r3, r3, r2
 80046be:	095b      	lsrs	r3, r3, #5
 80046c0:	2164      	movs	r1, #100	; 0x64
 80046c2:	fb01 f303 	mul.w	r3, r1, r3
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	011b      	lsls	r3, r3, #4
 80046ca:	3332      	adds	r3, #50	; 0x32
 80046cc:	4a09      	ldr	r2, [pc, #36]	; (80046f4 <UART_SetConfig+0x38c>)
 80046ce:	fba2 2303 	umull	r2, r3, r2, r3
 80046d2:	095b      	lsrs	r3, r3, #5
 80046d4:	f003 020f 	and.w	r2, r3, #15
 80046d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4432      	add	r2, r6
 80046de:	609a      	str	r2, [r3, #8]
}
 80046e0:	bf00      	nop
 80046e2:	377c      	adds	r7, #124	; 0x7c
 80046e4:	46bd      	mov	sp, r7
 80046e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046ea:	bf00      	nop
 80046ec:	40011000 	.word	0x40011000
 80046f0:	40011400 	.word	0x40011400
 80046f4:	51eb851f 	.word	0x51eb851f

080046f8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80046f8:	b084      	sub	sp, #16
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b084      	sub	sp, #16
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
 8004702:	f107 001c 	add.w	r0, r7, #28
 8004706:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800470a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470c:	2b01      	cmp	r3, #1
 800470e:	d122      	bne.n	8004756 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004714:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004724:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004738:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800473a:	2b01      	cmp	r3, #1
 800473c:	d105      	bne.n	800474a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f001 fac6 	bl	8005cdc <USB_CoreReset>
 8004750:	4603      	mov	r3, r0
 8004752:	73fb      	strb	r3, [r7, #15]
 8004754:	e01a      	b.n	800478c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	68db      	ldr	r3, [r3, #12]
 800475a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f001 faba 	bl	8005cdc <USB_CoreReset>
 8004768:	4603      	mov	r3, r0
 800476a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800476c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800476e:	2b00      	cmp	r3, #0
 8004770:	d106      	bne.n	8004780 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004776:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	639a      	str	r2, [r3, #56]	; 0x38
 800477e:	e005      	b.n	800478c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004784:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800478c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800478e:	2b01      	cmp	r3, #1
 8004790:	d10b      	bne.n	80047aa <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f043 0206 	orr.w	r2, r3, #6
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f043 0220 	orr.w	r2, r3, #32
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80047aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3710      	adds	r7, #16
 80047b0:	46bd      	mov	sp, r7
 80047b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80047b6:	b004      	add	sp, #16
 80047b8:	4770      	bx	lr
	...

080047bc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80047bc:	b480      	push	{r7}
 80047be:	b087      	sub	sp, #28
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	60f8      	str	r0, [r7, #12]
 80047c4:	60b9      	str	r1, [r7, #8]
 80047c6:	4613      	mov	r3, r2
 80047c8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80047ca:	79fb      	ldrb	r3, [r7, #7]
 80047cc:	2b02      	cmp	r3, #2
 80047ce:	d165      	bne.n	800489c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	4a41      	ldr	r2, [pc, #260]	; (80048d8 <USB_SetTurnaroundTime+0x11c>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d906      	bls.n	80047e6 <USB_SetTurnaroundTime+0x2a>
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	4a40      	ldr	r2, [pc, #256]	; (80048dc <USB_SetTurnaroundTime+0x120>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d202      	bcs.n	80047e6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80047e0:	230f      	movs	r3, #15
 80047e2:	617b      	str	r3, [r7, #20]
 80047e4:	e062      	b.n	80048ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	4a3c      	ldr	r2, [pc, #240]	; (80048dc <USB_SetTurnaroundTime+0x120>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d306      	bcc.n	80047fc <USB_SetTurnaroundTime+0x40>
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	4a3b      	ldr	r2, [pc, #236]	; (80048e0 <USB_SetTurnaroundTime+0x124>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d202      	bcs.n	80047fc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80047f6:	230e      	movs	r3, #14
 80047f8:	617b      	str	r3, [r7, #20]
 80047fa:	e057      	b.n	80048ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	4a38      	ldr	r2, [pc, #224]	; (80048e0 <USB_SetTurnaroundTime+0x124>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d306      	bcc.n	8004812 <USB_SetTurnaroundTime+0x56>
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	4a37      	ldr	r2, [pc, #220]	; (80048e4 <USB_SetTurnaroundTime+0x128>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d202      	bcs.n	8004812 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800480c:	230d      	movs	r3, #13
 800480e:	617b      	str	r3, [r7, #20]
 8004810:	e04c      	b.n	80048ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	4a33      	ldr	r2, [pc, #204]	; (80048e4 <USB_SetTurnaroundTime+0x128>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d306      	bcc.n	8004828 <USB_SetTurnaroundTime+0x6c>
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	4a32      	ldr	r2, [pc, #200]	; (80048e8 <USB_SetTurnaroundTime+0x12c>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d802      	bhi.n	8004828 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004822:	230c      	movs	r3, #12
 8004824:	617b      	str	r3, [r7, #20]
 8004826:	e041      	b.n	80048ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	4a2f      	ldr	r2, [pc, #188]	; (80048e8 <USB_SetTurnaroundTime+0x12c>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d906      	bls.n	800483e <USB_SetTurnaroundTime+0x82>
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	4a2e      	ldr	r2, [pc, #184]	; (80048ec <USB_SetTurnaroundTime+0x130>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d802      	bhi.n	800483e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004838:	230b      	movs	r3, #11
 800483a:	617b      	str	r3, [r7, #20]
 800483c:	e036      	b.n	80048ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	4a2a      	ldr	r2, [pc, #168]	; (80048ec <USB_SetTurnaroundTime+0x130>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d906      	bls.n	8004854 <USB_SetTurnaroundTime+0x98>
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	4a29      	ldr	r2, [pc, #164]	; (80048f0 <USB_SetTurnaroundTime+0x134>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d802      	bhi.n	8004854 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800484e:	230a      	movs	r3, #10
 8004850:	617b      	str	r3, [r7, #20]
 8004852:	e02b      	b.n	80048ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	4a26      	ldr	r2, [pc, #152]	; (80048f0 <USB_SetTurnaroundTime+0x134>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d906      	bls.n	800486a <USB_SetTurnaroundTime+0xae>
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	4a25      	ldr	r2, [pc, #148]	; (80048f4 <USB_SetTurnaroundTime+0x138>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d202      	bcs.n	800486a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004864:	2309      	movs	r3, #9
 8004866:	617b      	str	r3, [r7, #20]
 8004868:	e020      	b.n	80048ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	4a21      	ldr	r2, [pc, #132]	; (80048f4 <USB_SetTurnaroundTime+0x138>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d306      	bcc.n	8004880 <USB_SetTurnaroundTime+0xc4>
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	4a20      	ldr	r2, [pc, #128]	; (80048f8 <USB_SetTurnaroundTime+0x13c>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d802      	bhi.n	8004880 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800487a:	2308      	movs	r3, #8
 800487c:	617b      	str	r3, [r7, #20]
 800487e:	e015      	b.n	80048ac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	4a1d      	ldr	r2, [pc, #116]	; (80048f8 <USB_SetTurnaroundTime+0x13c>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d906      	bls.n	8004896 <USB_SetTurnaroundTime+0xda>
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	4a1c      	ldr	r2, [pc, #112]	; (80048fc <USB_SetTurnaroundTime+0x140>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d202      	bcs.n	8004896 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004890:	2307      	movs	r3, #7
 8004892:	617b      	str	r3, [r7, #20]
 8004894:	e00a      	b.n	80048ac <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004896:	2306      	movs	r3, #6
 8004898:	617b      	str	r3, [r7, #20]
 800489a:	e007      	b.n	80048ac <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800489c:	79fb      	ldrb	r3, [r7, #7]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d102      	bne.n	80048a8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80048a2:	2309      	movs	r3, #9
 80048a4:	617b      	str	r3, [r7, #20]
 80048a6:	e001      	b.n	80048ac <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80048a8:	2309      	movs	r3, #9
 80048aa:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	68da      	ldr	r2, [r3, #12]
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	029b      	lsls	r3, r3, #10
 80048c0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80048c4:	431a      	orrs	r2, r3
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	371c      	adds	r7, #28
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr
 80048d8:	00d8acbf 	.word	0x00d8acbf
 80048dc:	00e4e1c0 	.word	0x00e4e1c0
 80048e0:	00f42400 	.word	0x00f42400
 80048e4:	01067380 	.word	0x01067380
 80048e8:	011a499f 	.word	0x011a499f
 80048ec:	01312cff 	.word	0x01312cff
 80048f0:	014ca43f 	.word	0x014ca43f
 80048f4:	016e3600 	.word	0x016e3600
 80048f8:	01a6ab1f 	.word	0x01a6ab1f
 80048fc:	01e84800 	.word	0x01e84800

08004900 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	f043 0201 	orr.w	r2, r3, #1
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004914:	2300      	movs	r3, #0
}
 8004916:	4618      	mov	r0, r3
 8004918:	370c      	adds	r7, #12
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr

08004922 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004922:	b480      	push	{r7}
 8004924:	b083      	sub	sp, #12
 8004926:	af00      	add	r7, sp, #0
 8004928:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f023 0201 	bic.w	r2, r3, #1
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004936:	2300      	movs	r3, #0
}
 8004938:	4618      	mov	r0, r3
 800493a:	370c      	adds	r7, #12
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr

08004944 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b082      	sub	sp, #8
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	460b      	mov	r3, r1
 800494e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800495c:	78fb      	ldrb	r3, [r7, #3]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d106      	bne.n	8004970 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	68db      	ldr	r3, [r3, #12]
 8004966:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	60da      	str	r2, [r3, #12]
 800496e:	e00b      	b.n	8004988 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8004970:	78fb      	ldrb	r3, [r7, #3]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d106      	bne.n	8004984 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	68db      	ldr	r3, [r3, #12]
 800497a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	60da      	str	r2, [r3, #12]
 8004982:	e001      	b.n	8004988 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e003      	b.n	8004990 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8004988:	2032      	movs	r0, #50	; 0x32
 800498a:	f7fc fe41 	bl	8001610 <HAL_Delay>

  return HAL_OK;
 800498e:	2300      	movs	r3, #0
}
 8004990:	4618      	mov	r0, r3
 8004992:	3708      	adds	r7, #8
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004998:	b084      	sub	sp, #16
 800499a:	b580      	push	{r7, lr}
 800499c:	b086      	sub	sp, #24
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]
 80049a2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80049a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80049aa:	2300      	movs	r3, #0
 80049ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80049b2:	2300      	movs	r3, #0
 80049b4:	613b      	str	r3, [r7, #16]
 80049b6:	e009      	b.n	80049cc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	3340      	adds	r3, #64	; 0x40
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	4413      	add	r3, r2
 80049c2:	2200      	movs	r2, #0
 80049c4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	3301      	adds	r3, #1
 80049ca:	613b      	str	r3, [r7, #16]
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	2b0e      	cmp	r3, #14
 80049d0:	d9f2      	bls.n	80049b8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80049d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d11c      	bne.n	8004a12 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	68fa      	ldr	r2, [r7, #12]
 80049e2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049e6:	f043 0302 	orr.w	r3, r3, #2
 80049ea:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049fc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a08:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	639a      	str	r2, [r3, #56]	; 0x38
 8004a10:	e00b      	b.n	8004a2a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a16:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a22:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004a30:	461a      	mov	r2, r3
 8004a32:	2300      	movs	r3, #0
 8004a34:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a44:	461a      	mov	r2, r3
 8004a46:	680b      	ldr	r3, [r1, #0]
 8004a48:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004a4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d10c      	bne.n	8004a6a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d104      	bne.n	8004a60 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004a56:	2100      	movs	r1, #0
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	f000 f949 	bl	8004cf0 <USB_SetDevSpeed>
 8004a5e:	e008      	b.n	8004a72 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004a60:	2101      	movs	r1, #1
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 f944 	bl	8004cf0 <USB_SetDevSpeed>
 8004a68:	e003      	b.n	8004a72 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004a6a:	2103      	movs	r1, #3
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f000 f93f 	bl	8004cf0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004a72:	2110      	movs	r1, #16
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f000 f8f3 	bl	8004c60 <USB_FlushTxFifo>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d001      	beq.n	8004a84 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 f911 	bl	8004cac <USB_FlushRxFifo>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d001      	beq.n	8004a94 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ab8:	2300      	movs	r3, #0
 8004aba:	613b      	str	r3, [r7, #16]
 8004abc:	e043      	b.n	8004b46 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	015a      	lsls	r2, r3, #5
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	4413      	add	r3, r2
 8004ac6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004ad0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004ad4:	d118      	bne.n	8004b08 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8004ad6:	693b      	ldr	r3, [r7, #16]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d10a      	bne.n	8004af2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	015a      	lsls	r2, r3, #5
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ae8:	461a      	mov	r2, r3
 8004aea:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004aee:	6013      	str	r3, [r2, #0]
 8004af0:	e013      	b.n	8004b1a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	015a      	lsls	r2, r3, #5
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	4413      	add	r3, r2
 8004afa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004afe:	461a      	mov	r2, r3
 8004b00:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004b04:	6013      	str	r3, [r2, #0]
 8004b06:	e008      	b.n	8004b1a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	015a      	lsls	r2, r3, #5
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	4413      	add	r3, r2
 8004b10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b14:	461a      	mov	r2, r3
 8004b16:	2300      	movs	r3, #0
 8004b18:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	015a      	lsls	r2, r3, #5
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	4413      	add	r3, r2
 8004b22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b26:	461a      	mov	r2, r3
 8004b28:	2300      	movs	r3, #0
 8004b2a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	015a      	lsls	r2, r3, #5
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	4413      	add	r3, r2
 8004b34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b38:	461a      	mov	r2, r3
 8004b3a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004b3e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	3301      	adds	r3, #1
 8004b44:	613b      	str	r3, [r7, #16]
 8004b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b48:	693a      	ldr	r2, [r7, #16]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d3b7      	bcc.n	8004abe <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b4e:	2300      	movs	r3, #0
 8004b50:	613b      	str	r3, [r7, #16]
 8004b52:	e043      	b.n	8004bdc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	015a      	lsls	r2, r3, #5
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	4413      	add	r3, r2
 8004b5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004b66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004b6a:	d118      	bne.n	8004b9e <USB_DevInit+0x206>
    {
      if (i == 0U)
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d10a      	bne.n	8004b88 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	015a      	lsls	r2, r3, #5
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	4413      	add	r3, r2
 8004b7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b7e:	461a      	mov	r2, r3
 8004b80:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004b84:	6013      	str	r3, [r2, #0]
 8004b86:	e013      	b.n	8004bb0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	015a      	lsls	r2, r3, #5
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	4413      	add	r3, r2
 8004b90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b94:	461a      	mov	r2, r3
 8004b96:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004b9a:	6013      	str	r3, [r2, #0]
 8004b9c:	e008      	b.n	8004bb0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	015a      	lsls	r2, r3, #5
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	4413      	add	r3, r2
 8004ba6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004baa:	461a      	mov	r2, r3
 8004bac:	2300      	movs	r3, #0
 8004bae:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	015a      	lsls	r2, r3, #5
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	4413      	add	r3, r2
 8004bb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bbc:	461a      	mov	r2, r3
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	015a      	lsls	r2, r3, #5
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	4413      	add	r3, r2
 8004bca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bce:	461a      	mov	r2, r3
 8004bd0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004bd4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	3301      	adds	r3, #1
 8004bda:	613b      	str	r3, [r7, #16]
 8004bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bde:	693a      	ldr	r2, [r7, #16]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	d3b7      	bcc.n	8004b54 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bea:	691b      	ldr	r3, [r3, #16]
 8004bec:	68fa      	ldr	r2, [r7, #12]
 8004bee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bf2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bf6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004c04:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d105      	bne.n	8004c18 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	699b      	ldr	r3, [r3, #24]
 8004c10:	f043 0210 	orr.w	r2, r3, #16
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	699a      	ldr	r2, [r3, #24]
 8004c1c:	4b0f      	ldr	r3, [pc, #60]	; (8004c5c <USB_DevInit+0x2c4>)
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	687a      	ldr	r2, [r7, #4]
 8004c22:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004c24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d005      	beq.n	8004c36 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	699b      	ldr	r3, [r3, #24]
 8004c2e:	f043 0208 	orr.w	r2, r3, #8
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004c36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d107      	bne.n	8004c4c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004c44:	f043 0304 	orr.w	r3, r3, #4
 8004c48:	687a      	ldr	r2, [r7, #4]
 8004c4a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004c4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3718      	adds	r7, #24
 8004c52:	46bd      	mov	sp, r7
 8004c54:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004c58:	b004      	add	sp, #16
 8004c5a:	4770      	bx	lr
 8004c5c:	803c3800 	.word	0x803c3800

08004c60 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
 8004c68:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	019b      	lsls	r3, r3, #6
 8004c72:	f043 0220 	orr.w	r2, r3, #32
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	60fb      	str	r3, [r7, #12]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	4a09      	ldr	r2, [pc, #36]	; (8004ca8 <USB_FlushTxFifo+0x48>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d901      	bls.n	8004c8c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8004c88:	2303      	movs	r3, #3
 8004c8a:	e006      	b.n	8004c9a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	691b      	ldr	r3, [r3, #16]
 8004c90:	f003 0320 	and.w	r3, r3, #32
 8004c94:	2b20      	cmp	r3, #32
 8004c96:	d0f0      	beq.n	8004c7a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3714      	adds	r7, #20
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca4:	4770      	bx	lr
 8004ca6:	bf00      	nop
 8004ca8:	00030d40 	.word	0x00030d40

08004cac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b085      	sub	sp, #20
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2210      	movs	r2, #16
 8004cbc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	3301      	adds	r3, #1
 8004cc2:	60fb      	str	r3, [r7, #12]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	4a09      	ldr	r2, [pc, #36]	; (8004cec <USB_FlushRxFifo+0x40>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d901      	bls.n	8004cd0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8004ccc:	2303      	movs	r3, #3
 8004cce:	e006      	b.n	8004cde <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	f003 0310 	and.w	r3, r3, #16
 8004cd8:	2b10      	cmp	r3, #16
 8004cda:	d0f0      	beq.n	8004cbe <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3714      	adds	r7, #20
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop
 8004cec:	00030d40 	.word	0x00030d40

08004cf0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	78fb      	ldrb	r3, [r7, #3]
 8004d0a:	68f9      	ldr	r1, [r7, #12]
 8004d0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004d10:	4313      	orrs	r3, r2
 8004d12:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3714      	adds	r7, #20
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr

08004d22 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004d22:	b480      	push	{r7}
 8004d24:	b087      	sub	sp, #28
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	f003 0306 	and.w	r3, r3, #6
 8004d3a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d102      	bne.n	8004d48 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004d42:	2300      	movs	r3, #0
 8004d44:	75fb      	strb	r3, [r7, #23]
 8004d46:	e00a      	b.n	8004d5e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2b02      	cmp	r3, #2
 8004d4c:	d002      	beq.n	8004d54 <USB_GetDevSpeed+0x32>
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2b06      	cmp	r3, #6
 8004d52:	d102      	bne.n	8004d5a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004d54:	2302      	movs	r3, #2
 8004d56:	75fb      	strb	r3, [r7, #23]
 8004d58:	e001      	b.n	8004d5e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004d5a:	230f      	movs	r3, #15
 8004d5c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004d5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	371c      	adds	r7, #28
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	785b      	ldrb	r3, [r3, #1]
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d13a      	bne.n	8004dfe <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d8e:	69da      	ldr	r2, [r3, #28]
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	f003 030f 	and.w	r3, r3, #15
 8004d98:	2101      	movs	r1, #1
 8004d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	68f9      	ldr	r1, [r7, #12]
 8004da2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004da6:	4313      	orrs	r3, r2
 8004da8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	015a      	lsls	r2, r3, #5
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	4413      	add	r3, r2
 8004db2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d155      	bne.n	8004e6c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	015a      	lsls	r2, r3, #5
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	4413      	add	r3, r2
 8004dc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	78db      	ldrb	r3, [r3, #3]
 8004dda:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004ddc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	059b      	lsls	r3, r3, #22
 8004de2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004de4:	4313      	orrs	r3, r2
 8004de6:	68ba      	ldr	r2, [r7, #8]
 8004de8:	0151      	lsls	r1, r2, #5
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	440a      	add	r2, r1
 8004dee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004df2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004df6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004dfa:	6013      	str	r3, [r2, #0]
 8004dfc:	e036      	b.n	8004e6c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e04:	69da      	ldr	r2, [r3, #28]
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	f003 030f 	and.w	r3, r3, #15
 8004e0e:	2101      	movs	r1, #1
 8004e10:	fa01 f303 	lsl.w	r3, r1, r3
 8004e14:	041b      	lsls	r3, r3, #16
 8004e16:	68f9      	ldr	r1, [r7, #12]
 8004e18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	015a      	lsls	r2, r3, #5
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	4413      	add	r3, r2
 8004e28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d11a      	bne.n	8004e6c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	015a      	lsls	r2, r3, #5
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	4413      	add	r3, r2
 8004e3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	78db      	ldrb	r3, [r3, #3]
 8004e50:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004e52:	430b      	orrs	r3, r1
 8004e54:	4313      	orrs	r3, r2
 8004e56:	68ba      	ldr	r2, [r7, #8]
 8004e58:	0151      	lsls	r1, r2, #5
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	440a      	add	r2, r1
 8004e5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e6a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3714      	adds	r7, #20
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
	...

08004e7c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b085      	sub	sp, #20
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	785b      	ldrb	r3, [r3, #1]
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d161      	bne.n	8004f5c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	015a      	lsls	r2, r3, #5
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	4413      	add	r3, r2
 8004ea0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004eaa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004eae:	d11f      	bne.n	8004ef0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	015a      	lsls	r2, r3, #5
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	4413      	add	r3, r2
 8004eb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	68ba      	ldr	r2, [r7, #8]
 8004ec0:	0151      	lsls	r1, r2, #5
 8004ec2:	68fa      	ldr	r2, [r7, #12]
 8004ec4:	440a      	add	r2, r1
 8004ec6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004eca:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004ece:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	015a      	lsls	r2, r3, #5
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	4413      	add	r3, r2
 8004ed8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68ba      	ldr	r2, [r7, #8]
 8004ee0:	0151      	lsls	r1, r2, #5
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	440a      	add	r2, r1
 8004ee6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004eea:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004eee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ef6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	781b      	ldrb	r3, [r3, #0]
 8004efc:	f003 030f 	and.w	r3, r3, #15
 8004f00:	2101      	movs	r1, #1
 8004f02:	fa01 f303 	lsl.w	r3, r1, r3
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	43db      	mvns	r3, r3
 8004f0a:	68f9      	ldr	r1, [r7, #12]
 8004f0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004f10:	4013      	ands	r3, r2
 8004f12:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f1a:	69da      	ldr	r2, [r3, #28]
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	781b      	ldrb	r3, [r3, #0]
 8004f20:	f003 030f 	and.w	r3, r3, #15
 8004f24:	2101      	movs	r1, #1
 8004f26:	fa01 f303 	lsl.w	r3, r1, r3
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	43db      	mvns	r3, r3
 8004f2e:	68f9      	ldr	r1, [r7, #12]
 8004f30:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004f34:	4013      	ands	r3, r2
 8004f36:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	015a      	lsls	r2, r3, #5
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	4413      	add	r3, r2
 8004f40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	0159      	lsls	r1, r3, #5
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	440b      	add	r3, r1
 8004f4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f52:	4619      	mov	r1, r3
 8004f54:	4b35      	ldr	r3, [pc, #212]	; (800502c <USB_DeactivateEndpoint+0x1b0>)
 8004f56:	4013      	ands	r3, r2
 8004f58:	600b      	str	r3, [r1, #0]
 8004f5a:	e060      	b.n	800501e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	015a      	lsls	r2, r3, #5
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	4413      	add	r3, r2
 8004f64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004f6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004f72:	d11f      	bne.n	8004fb4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	015a      	lsls	r2, r3, #5
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	4413      	add	r3, r2
 8004f7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68ba      	ldr	r2, [r7, #8]
 8004f84:	0151      	lsls	r1, r2, #5
 8004f86:	68fa      	ldr	r2, [r7, #12]
 8004f88:	440a      	add	r2, r1
 8004f8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004f8e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004f92:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	015a      	lsls	r2, r3, #5
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	4413      	add	r3, r2
 8004f9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68ba      	ldr	r2, [r7, #8]
 8004fa4:	0151      	lsls	r1, r2, #5
 8004fa6:	68fa      	ldr	r2, [r7, #12]
 8004fa8:	440a      	add	r2, r1
 8004faa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004fae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004fb2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	781b      	ldrb	r3, [r3, #0]
 8004fc0:	f003 030f 	and.w	r3, r3, #15
 8004fc4:	2101      	movs	r1, #1
 8004fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8004fca:	041b      	lsls	r3, r3, #16
 8004fcc:	43db      	mvns	r3, r3
 8004fce:	68f9      	ldr	r1, [r7, #12]
 8004fd0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fde:	69da      	ldr	r2, [r3, #28]
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	781b      	ldrb	r3, [r3, #0]
 8004fe4:	f003 030f 	and.w	r3, r3, #15
 8004fe8:	2101      	movs	r1, #1
 8004fea:	fa01 f303 	lsl.w	r3, r1, r3
 8004fee:	041b      	lsls	r3, r3, #16
 8004ff0:	43db      	mvns	r3, r3
 8004ff2:	68f9      	ldr	r1, [r7, #12]
 8004ff4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	015a      	lsls	r2, r3, #5
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	4413      	add	r3, r2
 8005004:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	0159      	lsls	r1, r3, #5
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	440b      	add	r3, r1
 8005012:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005016:	4619      	mov	r1, r3
 8005018:	4b05      	ldr	r3, [pc, #20]	; (8005030 <USB_DeactivateEndpoint+0x1b4>)
 800501a:	4013      	ands	r3, r2
 800501c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800501e:	2300      	movs	r3, #0
}
 8005020:	4618      	mov	r0, r3
 8005022:	3714      	adds	r7, #20
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr
 800502c:	ec337800 	.word	0xec337800
 8005030:	eff37800 	.word	0xeff37800

08005034 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b08a      	sub	sp, #40	; 0x28
 8005038:	af02      	add	r7, sp, #8
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	4613      	mov	r3, r2
 8005040:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	781b      	ldrb	r3, [r3, #0]
 800504a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	785b      	ldrb	r3, [r3, #1]
 8005050:	2b01      	cmp	r3, #1
 8005052:	f040 815c 	bne.w	800530e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	695b      	ldr	r3, [r3, #20]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d132      	bne.n	80050c4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	015a      	lsls	r2, r3, #5
 8005062:	69fb      	ldr	r3, [r7, #28]
 8005064:	4413      	add	r3, r2
 8005066:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800506a:	691b      	ldr	r3, [r3, #16]
 800506c:	69ba      	ldr	r2, [r7, #24]
 800506e:	0151      	lsls	r1, r2, #5
 8005070:	69fa      	ldr	r2, [r7, #28]
 8005072:	440a      	add	r2, r1
 8005074:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005078:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800507c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005080:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005082:	69bb      	ldr	r3, [r7, #24]
 8005084:	015a      	lsls	r2, r3, #5
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	4413      	add	r3, r2
 800508a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	69ba      	ldr	r2, [r7, #24]
 8005092:	0151      	lsls	r1, r2, #5
 8005094:	69fa      	ldr	r2, [r7, #28]
 8005096:	440a      	add	r2, r1
 8005098:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800509c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80050a0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80050a2:	69bb      	ldr	r3, [r7, #24]
 80050a4:	015a      	lsls	r2, r3, #5
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	4413      	add	r3, r2
 80050aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050ae:	691b      	ldr	r3, [r3, #16]
 80050b0:	69ba      	ldr	r2, [r7, #24]
 80050b2:	0151      	lsls	r1, r2, #5
 80050b4:	69fa      	ldr	r2, [r7, #28]
 80050b6:	440a      	add	r2, r1
 80050b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80050bc:	0cdb      	lsrs	r3, r3, #19
 80050be:	04db      	lsls	r3, r3, #19
 80050c0:	6113      	str	r3, [r2, #16]
 80050c2:	e074      	b.n	80051ae <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80050c4:	69bb      	ldr	r3, [r7, #24]
 80050c6:	015a      	lsls	r2, r3, #5
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	4413      	add	r3, r2
 80050cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050d0:	691b      	ldr	r3, [r3, #16]
 80050d2:	69ba      	ldr	r2, [r7, #24]
 80050d4:	0151      	lsls	r1, r2, #5
 80050d6:	69fa      	ldr	r2, [r7, #28]
 80050d8:	440a      	add	r2, r1
 80050da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80050de:	0cdb      	lsrs	r3, r3, #19
 80050e0:	04db      	lsls	r3, r3, #19
 80050e2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80050e4:	69bb      	ldr	r3, [r7, #24]
 80050e6:	015a      	lsls	r2, r3, #5
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	4413      	add	r3, r2
 80050ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	69ba      	ldr	r2, [r7, #24]
 80050f4:	0151      	lsls	r1, r2, #5
 80050f6:	69fa      	ldr	r2, [r7, #28]
 80050f8:	440a      	add	r2, r1
 80050fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80050fe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005102:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005106:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	015a      	lsls	r2, r3, #5
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	4413      	add	r3, r2
 8005110:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005114:	691a      	ldr	r2, [r3, #16]
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	6959      	ldr	r1, [r3, #20]
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	440b      	add	r3, r1
 8005120:	1e59      	subs	r1, r3, #1
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	fbb1 f3f3 	udiv	r3, r1, r3
 800512a:	04d9      	lsls	r1, r3, #19
 800512c:	4b9d      	ldr	r3, [pc, #628]	; (80053a4 <USB_EPStartXfer+0x370>)
 800512e:	400b      	ands	r3, r1
 8005130:	69b9      	ldr	r1, [r7, #24]
 8005132:	0148      	lsls	r0, r1, #5
 8005134:	69f9      	ldr	r1, [r7, #28]
 8005136:	4401      	add	r1, r0
 8005138:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800513c:	4313      	orrs	r3, r2
 800513e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	015a      	lsls	r2, r3, #5
 8005144:	69fb      	ldr	r3, [r7, #28]
 8005146:	4413      	add	r3, r2
 8005148:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800514c:	691a      	ldr	r2, [r3, #16]
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005156:	69b9      	ldr	r1, [r7, #24]
 8005158:	0148      	lsls	r0, r1, #5
 800515a:	69f9      	ldr	r1, [r7, #28]
 800515c:	4401      	add	r1, r0
 800515e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005162:	4313      	orrs	r3, r2
 8005164:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	78db      	ldrb	r3, [r3, #3]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d11f      	bne.n	80051ae <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800516e:	69bb      	ldr	r3, [r7, #24]
 8005170:	015a      	lsls	r2, r3, #5
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	4413      	add	r3, r2
 8005176:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	69ba      	ldr	r2, [r7, #24]
 800517e:	0151      	lsls	r1, r2, #5
 8005180:	69fa      	ldr	r2, [r7, #28]
 8005182:	440a      	add	r2, r1
 8005184:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005188:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800518c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800518e:	69bb      	ldr	r3, [r7, #24]
 8005190:	015a      	lsls	r2, r3, #5
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	4413      	add	r3, r2
 8005196:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800519a:	691b      	ldr	r3, [r3, #16]
 800519c:	69ba      	ldr	r2, [r7, #24]
 800519e:	0151      	lsls	r1, r2, #5
 80051a0:	69fa      	ldr	r2, [r7, #28]
 80051a2:	440a      	add	r2, r1
 80051a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051a8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80051ac:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80051ae:	79fb      	ldrb	r3, [r7, #7]
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d14b      	bne.n	800524c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	691b      	ldr	r3, [r3, #16]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d009      	beq.n	80051d0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80051bc:	69bb      	ldr	r3, [r7, #24]
 80051be:	015a      	lsls	r2, r3, #5
 80051c0:	69fb      	ldr	r3, [r7, #28]
 80051c2:	4413      	add	r3, r2
 80051c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051c8:	461a      	mov	r2, r3
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	691b      	ldr	r3, [r3, #16]
 80051ce:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	78db      	ldrb	r3, [r3, #3]
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d128      	bne.n	800522a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80051d8:	69fb      	ldr	r3, [r7, #28]
 80051da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d110      	bne.n	800520a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80051e8:	69bb      	ldr	r3, [r7, #24]
 80051ea:	015a      	lsls	r2, r3, #5
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	4413      	add	r3, r2
 80051f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	69ba      	ldr	r2, [r7, #24]
 80051f8:	0151      	lsls	r1, r2, #5
 80051fa:	69fa      	ldr	r2, [r7, #28]
 80051fc:	440a      	add	r2, r1
 80051fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005202:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005206:	6013      	str	r3, [r2, #0]
 8005208:	e00f      	b.n	800522a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800520a:	69bb      	ldr	r3, [r7, #24]
 800520c:	015a      	lsls	r2, r3, #5
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	4413      	add	r3, r2
 8005212:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	69ba      	ldr	r2, [r7, #24]
 800521a:	0151      	lsls	r1, r2, #5
 800521c:	69fa      	ldr	r2, [r7, #28]
 800521e:	440a      	add	r2, r1
 8005220:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005224:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005228:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800522a:	69bb      	ldr	r3, [r7, #24]
 800522c:	015a      	lsls	r2, r3, #5
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	4413      	add	r3, r2
 8005232:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	69ba      	ldr	r2, [r7, #24]
 800523a:	0151      	lsls	r1, r2, #5
 800523c:	69fa      	ldr	r2, [r7, #28]
 800523e:	440a      	add	r2, r1
 8005240:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005244:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005248:	6013      	str	r3, [r2, #0]
 800524a:	e12f      	b.n	80054ac <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	015a      	lsls	r2, r3, #5
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	4413      	add	r3, r2
 8005254:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	69ba      	ldr	r2, [r7, #24]
 800525c:	0151      	lsls	r1, r2, #5
 800525e:	69fa      	ldr	r2, [r7, #28]
 8005260:	440a      	add	r2, r1
 8005262:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005266:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800526a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	78db      	ldrb	r3, [r3, #3]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d015      	beq.n	80052a0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	2b00      	cmp	r3, #0
 800527a:	f000 8117 	beq.w	80054ac <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005284:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	f003 030f 	and.w	r3, r3, #15
 800528e:	2101      	movs	r1, #1
 8005290:	fa01 f303 	lsl.w	r3, r1, r3
 8005294:	69f9      	ldr	r1, [r7, #28]
 8005296:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800529a:	4313      	orrs	r3, r2
 800529c:	634b      	str	r3, [r1, #52]	; 0x34
 800529e:	e105      	b.n	80054ac <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80052a0:	69fb      	ldr	r3, [r7, #28]
 80052a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d110      	bne.n	80052d2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	015a      	lsls	r2, r3, #5
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	4413      	add	r3, r2
 80052b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	69ba      	ldr	r2, [r7, #24]
 80052c0:	0151      	lsls	r1, r2, #5
 80052c2:	69fa      	ldr	r2, [r7, #28]
 80052c4:	440a      	add	r2, r1
 80052c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80052ce:	6013      	str	r3, [r2, #0]
 80052d0:	e00f      	b.n	80052f2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	015a      	lsls	r2, r3, #5
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	4413      	add	r3, r2
 80052da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	69ba      	ldr	r2, [r7, #24]
 80052e2:	0151      	lsls	r1, r2, #5
 80052e4:	69fa      	ldr	r2, [r7, #28]
 80052e6:	440a      	add	r2, r1
 80052e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052f0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	68d9      	ldr	r1, [r3, #12]
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	781a      	ldrb	r2, [r3, #0]
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	695b      	ldr	r3, [r3, #20]
 80052fe:	b298      	uxth	r0, r3
 8005300:	79fb      	ldrb	r3, [r7, #7]
 8005302:	9300      	str	r3, [sp, #0]
 8005304:	4603      	mov	r3, r0
 8005306:	68f8      	ldr	r0, [r7, #12]
 8005308:	f000 fa2b 	bl	8005762 <USB_WritePacket>
 800530c:	e0ce      	b.n	80054ac <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800530e:	69bb      	ldr	r3, [r7, #24]
 8005310:	015a      	lsls	r2, r3, #5
 8005312:	69fb      	ldr	r3, [r7, #28]
 8005314:	4413      	add	r3, r2
 8005316:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800531a:	691b      	ldr	r3, [r3, #16]
 800531c:	69ba      	ldr	r2, [r7, #24]
 800531e:	0151      	lsls	r1, r2, #5
 8005320:	69fa      	ldr	r2, [r7, #28]
 8005322:	440a      	add	r2, r1
 8005324:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005328:	0cdb      	lsrs	r3, r3, #19
 800532a:	04db      	lsls	r3, r3, #19
 800532c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800532e:	69bb      	ldr	r3, [r7, #24]
 8005330:	015a      	lsls	r2, r3, #5
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	4413      	add	r3, r2
 8005336:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800533a:	691b      	ldr	r3, [r3, #16]
 800533c:	69ba      	ldr	r2, [r7, #24]
 800533e:	0151      	lsls	r1, r2, #5
 8005340:	69fa      	ldr	r2, [r7, #28]
 8005342:	440a      	add	r2, r1
 8005344:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005348:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800534c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005350:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	695b      	ldr	r3, [r3, #20]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d126      	bne.n	80053a8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	015a      	lsls	r2, r3, #5
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	4413      	add	r3, r2
 8005362:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005366:	691a      	ldr	r2, [r3, #16]
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005370:	69b9      	ldr	r1, [r7, #24]
 8005372:	0148      	lsls	r0, r1, #5
 8005374:	69f9      	ldr	r1, [r7, #28]
 8005376:	4401      	add	r1, r0
 8005378:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800537c:	4313      	orrs	r3, r2
 800537e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	015a      	lsls	r2, r3, #5
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	4413      	add	r3, r2
 8005388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	69ba      	ldr	r2, [r7, #24]
 8005390:	0151      	lsls	r1, r2, #5
 8005392:	69fa      	ldr	r2, [r7, #28]
 8005394:	440a      	add	r2, r1
 8005396:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800539a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800539e:	6113      	str	r3, [r2, #16]
 80053a0:	e036      	b.n	8005410 <USB_EPStartXfer+0x3dc>
 80053a2:	bf00      	nop
 80053a4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	695a      	ldr	r2, [r3, #20]
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	4413      	add	r3, r2
 80053b2:	1e5a      	subs	r2, r3, #1
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053bc:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80053be:	69bb      	ldr	r3, [r7, #24]
 80053c0:	015a      	lsls	r2, r3, #5
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	4413      	add	r3, r2
 80053c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053ca:	691a      	ldr	r2, [r3, #16]
 80053cc:	8afb      	ldrh	r3, [r7, #22]
 80053ce:	04d9      	lsls	r1, r3, #19
 80053d0:	4b39      	ldr	r3, [pc, #228]	; (80054b8 <USB_EPStartXfer+0x484>)
 80053d2:	400b      	ands	r3, r1
 80053d4:	69b9      	ldr	r1, [r7, #24]
 80053d6:	0148      	lsls	r0, r1, #5
 80053d8:	69f9      	ldr	r1, [r7, #28]
 80053da:	4401      	add	r1, r0
 80053dc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80053e0:	4313      	orrs	r3, r2
 80053e2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80053e4:	69bb      	ldr	r3, [r7, #24]
 80053e6:	015a      	lsls	r2, r3, #5
 80053e8:	69fb      	ldr	r3, [r7, #28]
 80053ea:	4413      	add	r3, r2
 80053ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053f0:	691a      	ldr	r2, [r3, #16]
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	8af9      	ldrh	r1, [r7, #22]
 80053f8:	fb01 f303 	mul.w	r3, r1, r3
 80053fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005400:	69b9      	ldr	r1, [r7, #24]
 8005402:	0148      	lsls	r0, r1, #5
 8005404:	69f9      	ldr	r1, [r7, #28]
 8005406:	4401      	add	r1, r0
 8005408:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800540c:	4313      	orrs	r3, r2
 800540e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005410:	79fb      	ldrb	r3, [r7, #7]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d10d      	bne.n	8005432 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d009      	beq.n	8005432 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	68d9      	ldr	r1, [r3, #12]
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	015a      	lsls	r2, r3, #5
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	4413      	add	r3, r2
 800542a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800542e:	460a      	mov	r2, r1
 8005430:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	78db      	ldrb	r3, [r3, #3]
 8005436:	2b01      	cmp	r3, #1
 8005438:	d128      	bne.n	800548c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800543a:	69fb      	ldr	r3, [r7, #28]
 800543c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005446:	2b00      	cmp	r3, #0
 8005448:	d110      	bne.n	800546c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	015a      	lsls	r2, r3, #5
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	4413      	add	r3, r2
 8005452:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	69ba      	ldr	r2, [r7, #24]
 800545a:	0151      	lsls	r1, r2, #5
 800545c:	69fa      	ldr	r2, [r7, #28]
 800545e:	440a      	add	r2, r1
 8005460:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005464:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005468:	6013      	str	r3, [r2, #0]
 800546a:	e00f      	b.n	800548c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800546c:	69bb      	ldr	r3, [r7, #24]
 800546e:	015a      	lsls	r2, r3, #5
 8005470:	69fb      	ldr	r3, [r7, #28]
 8005472:	4413      	add	r3, r2
 8005474:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	69ba      	ldr	r2, [r7, #24]
 800547c:	0151      	lsls	r1, r2, #5
 800547e:	69fa      	ldr	r2, [r7, #28]
 8005480:	440a      	add	r2, r1
 8005482:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005486:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800548a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800548c:	69bb      	ldr	r3, [r7, #24]
 800548e:	015a      	lsls	r2, r3, #5
 8005490:	69fb      	ldr	r3, [r7, #28]
 8005492:	4413      	add	r3, r2
 8005494:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	69ba      	ldr	r2, [r7, #24]
 800549c:	0151      	lsls	r1, r2, #5
 800549e:	69fa      	ldr	r2, [r7, #28]
 80054a0:	440a      	add	r2, r1
 80054a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80054a6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80054aa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3720      	adds	r7, #32
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	1ff80000 	.word	0x1ff80000

080054bc <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80054bc:	b480      	push	{r7}
 80054be:	b087      	sub	sp, #28
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	60b9      	str	r1, [r7, #8]
 80054c6:	4613      	mov	r3, r2
 80054c8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	785b      	ldrb	r3, [r3, #1]
 80054d8:	2b01      	cmp	r3, #1
 80054da:	f040 80cd 	bne.w	8005678 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d132      	bne.n	800554c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	015a      	lsls	r2, r3, #5
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	4413      	add	r3, r2
 80054ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054f2:	691b      	ldr	r3, [r3, #16]
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	0151      	lsls	r1, r2, #5
 80054f8:	697a      	ldr	r2, [r7, #20]
 80054fa:	440a      	add	r2, r1
 80054fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005500:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005504:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005508:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	015a      	lsls	r2, r3, #5
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	4413      	add	r3, r2
 8005512:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005516:	691b      	ldr	r3, [r3, #16]
 8005518:	693a      	ldr	r2, [r7, #16]
 800551a:	0151      	lsls	r1, r2, #5
 800551c:	697a      	ldr	r2, [r7, #20]
 800551e:	440a      	add	r2, r1
 8005520:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005524:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005528:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	015a      	lsls	r2, r3, #5
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	4413      	add	r3, r2
 8005532:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	693a      	ldr	r2, [r7, #16]
 800553a:	0151      	lsls	r1, r2, #5
 800553c:	697a      	ldr	r2, [r7, #20]
 800553e:	440a      	add	r2, r1
 8005540:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005544:	0cdb      	lsrs	r3, r3, #19
 8005546:	04db      	lsls	r3, r3, #19
 8005548:	6113      	str	r3, [r2, #16]
 800554a:	e04e      	b.n	80055ea <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	015a      	lsls	r2, r3, #5
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	4413      	add	r3, r2
 8005554:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005558:	691b      	ldr	r3, [r3, #16]
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	0151      	lsls	r1, r2, #5
 800555e:	697a      	ldr	r2, [r7, #20]
 8005560:	440a      	add	r2, r1
 8005562:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005566:	0cdb      	lsrs	r3, r3, #19
 8005568:	04db      	lsls	r3, r3, #19
 800556a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	015a      	lsls	r2, r3, #5
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	4413      	add	r3, r2
 8005574:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	693a      	ldr	r2, [r7, #16]
 800557c:	0151      	lsls	r1, r2, #5
 800557e:	697a      	ldr	r2, [r7, #20]
 8005580:	440a      	add	r2, r1
 8005582:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005586:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800558a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800558e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	695a      	ldr	r2, [r3, #20]
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	429a      	cmp	r2, r3
 800559a:	d903      	bls.n	80055a4 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	689a      	ldr	r2, [r3, #8]
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	015a      	lsls	r2, r3, #5
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	4413      	add	r3, r2
 80055ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055b0:	691b      	ldr	r3, [r3, #16]
 80055b2:	693a      	ldr	r2, [r7, #16]
 80055b4:	0151      	lsls	r1, r2, #5
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	440a      	add	r2, r1
 80055ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80055be:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80055c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	015a      	lsls	r2, r3, #5
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	4413      	add	r3, r2
 80055cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055d0:	691a      	ldr	r2, [r3, #16]
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	695b      	ldr	r3, [r3, #20]
 80055d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055da:	6939      	ldr	r1, [r7, #16]
 80055dc:	0148      	lsls	r0, r1, #5
 80055de:	6979      	ldr	r1, [r7, #20]
 80055e0:	4401      	add	r1, r0
 80055e2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80055e6:	4313      	orrs	r3, r2
 80055e8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80055ea:	79fb      	ldrb	r3, [r7, #7]
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d11e      	bne.n	800562e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	691b      	ldr	r3, [r3, #16]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d009      	beq.n	800560c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	015a      	lsls	r2, r3, #5
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	4413      	add	r3, r2
 8005600:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005604:	461a      	mov	r2, r3
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	015a      	lsls	r2, r3, #5
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	4413      	add	r3, r2
 8005614:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	0151      	lsls	r1, r2, #5
 800561e:	697a      	ldr	r2, [r7, #20]
 8005620:	440a      	add	r2, r1
 8005622:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005626:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800562a:	6013      	str	r3, [r2, #0]
 800562c:	e092      	b.n	8005754 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	015a      	lsls	r2, r3, #5
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	4413      	add	r3, r2
 8005636:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	693a      	ldr	r2, [r7, #16]
 800563e:	0151      	lsls	r1, r2, #5
 8005640:	697a      	ldr	r2, [r7, #20]
 8005642:	440a      	add	r2, r1
 8005644:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005648:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800564c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	695b      	ldr	r3, [r3, #20]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d07e      	beq.n	8005754 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800565c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	f003 030f 	and.w	r3, r3, #15
 8005666:	2101      	movs	r1, #1
 8005668:	fa01 f303 	lsl.w	r3, r1, r3
 800566c:	6979      	ldr	r1, [r7, #20]
 800566e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005672:	4313      	orrs	r3, r2
 8005674:	634b      	str	r3, [r1, #52]	; 0x34
 8005676:	e06d      	b.n	8005754 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	015a      	lsls	r2, r3, #5
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	4413      	add	r3, r2
 8005680:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	693a      	ldr	r2, [r7, #16]
 8005688:	0151      	lsls	r1, r2, #5
 800568a:	697a      	ldr	r2, [r7, #20]
 800568c:	440a      	add	r2, r1
 800568e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005692:	0cdb      	lsrs	r3, r3, #19
 8005694:	04db      	lsls	r3, r3, #19
 8005696:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	015a      	lsls	r2, r3, #5
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	4413      	add	r3, r2
 80056a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	693a      	ldr	r2, [r7, #16]
 80056a8:	0151      	lsls	r1, r2, #5
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	440a      	add	r2, r1
 80056ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056b2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80056b6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80056ba:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	695b      	ldr	r3, [r3, #20]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d003      	beq.n	80056cc <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	689a      	ldr	r2, [r3, #8]
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	015a      	lsls	r2, r3, #5
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	4413      	add	r3, r2
 80056d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	693a      	ldr	r2, [r7, #16]
 80056dc:	0151      	lsls	r1, r2, #5
 80056de:	697a      	ldr	r2, [r7, #20]
 80056e0:	440a      	add	r2, r1
 80056e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80056ea:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	015a      	lsls	r2, r3, #5
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	4413      	add	r3, r2
 80056f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056f8:	691a      	ldr	r2, [r3, #16]
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005702:	6939      	ldr	r1, [r7, #16]
 8005704:	0148      	lsls	r0, r1, #5
 8005706:	6979      	ldr	r1, [r7, #20]
 8005708:	4401      	add	r1, r0
 800570a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800570e:	4313      	orrs	r3, r2
 8005710:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8005712:	79fb      	ldrb	r3, [r7, #7]
 8005714:	2b01      	cmp	r3, #1
 8005716:	d10d      	bne.n	8005734 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d009      	beq.n	8005734 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	68d9      	ldr	r1, [r3, #12]
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	015a      	lsls	r2, r3, #5
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	4413      	add	r3, r2
 800572c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005730:	460a      	mov	r2, r1
 8005732:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005734:	693b      	ldr	r3, [r7, #16]
 8005736:	015a      	lsls	r2, r3, #5
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	4413      	add	r3, r2
 800573c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	693a      	ldr	r2, [r7, #16]
 8005744:	0151      	lsls	r1, r2, #5
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	440a      	add	r2, r1
 800574a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800574e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005752:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005754:	2300      	movs	r3, #0
}
 8005756:	4618      	mov	r0, r3
 8005758:	371c      	adds	r7, #28
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr

08005762 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005762:	b480      	push	{r7}
 8005764:	b089      	sub	sp, #36	; 0x24
 8005766:	af00      	add	r7, sp, #0
 8005768:	60f8      	str	r0, [r7, #12]
 800576a:	60b9      	str	r1, [r7, #8]
 800576c:	4611      	mov	r1, r2
 800576e:	461a      	mov	r2, r3
 8005770:	460b      	mov	r3, r1
 8005772:	71fb      	strb	r3, [r7, #7]
 8005774:	4613      	mov	r3, r2
 8005776:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8005780:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005784:	2b00      	cmp	r3, #0
 8005786:	d11a      	bne.n	80057be <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005788:	88bb      	ldrh	r3, [r7, #4]
 800578a:	3303      	adds	r3, #3
 800578c:	089b      	lsrs	r3, r3, #2
 800578e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005790:	2300      	movs	r3, #0
 8005792:	61bb      	str	r3, [r7, #24]
 8005794:	e00f      	b.n	80057b6 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005796:	79fb      	ldrb	r3, [r7, #7]
 8005798:	031a      	lsls	r2, r3, #12
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	4413      	add	r3, r2
 800579e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057a2:	461a      	mov	r2, r3
 80057a4:	69fb      	ldr	r3, [r7, #28]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	6013      	str	r3, [r2, #0]
      pSrc++;
 80057aa:	69fb      	ldr	r3, [r7, #28]
 80057ac:	3304      	adds	r3, #4
 80057ae:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	3301      	adds	r3, #1
 80057b4:	61bb      	str	r3, [r7, #24]
 80057b6:	69ba      	ldr	r2, [r7, #24]
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	429a      	cmp	r2, r3
 80057bc:	d3eb      	bcc.n	8005796 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80057be:	2300      	movs	r3, #0
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	3724      	adds	r7, #36	; 0x24
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr

080057cc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b089      	sub	sp, #36	; 0x24
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	60f8      	str	r0, [r7, #12]
 80057d4:	60b9      	str	r1, [r7, #8]
 80057d6:	4613      	mov	r3, r2
 80057d8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80057e2:	88fb      	ldrh	r3, [r7, #6]
 80057e4:	3303      	adds	r3, #3
 80057e6:	089b      	lsrs	r3, r3, #2
 80057e8:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80057ea:	2300      	movs	r3, #0
 80057ec:	61bb      	str	r3, [r7, #24]
 80057ee:	e00b      	b.n	8005808 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	601a      	str	r2, [r3, #0]
    pDest++;
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	3304      	adds	r3, #4
 8005800:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8005802:	69bb      	ldr	r3, [r7, #24]
 8005804:	3301      	adds	r3, #1
 8005806:	61bb      	str	r3, [r7, #24]
 8005808:	69ba      	ldr	r2, [r7, #24]
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	429a      	cmp	r2, r3
 800580e:	d3ef      	bcc.n	80057f0 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8005810:	69fb      	ldr	r3, [r7, #28]
}
 8005812:	4618      	mov	r0, r3
 8005814:	3724      	adds	r7, #36	; 0x24
 8005816:	46bd      	mov	sp, r7
 8005818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581c:	4770      	bx	lr

0800581e <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800581e:	b480      	push	{r7}
 8005820:	b085      	sub	sp, #20
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
 8005826:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	781b      	ldrb	r3, [r3, #0]
 8005830:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	785b      	ldrb	r3, [r3, #1]
 8005836:	2b01      	cmp	r3, #1
 8005838:	d12c      	bne.n	8005894 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	015a      	lsls	r2, r3, #5
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	4413      	add	r3, r2
 8005842:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2b00      	cmp	r3, #0
 800584a:	db12      	blt.n	8005872 <USB_EPSetStall+0x54>
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00f      	beq.n	8005872 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	015a      	lsls	r2, r3, #5
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	4413      	add	r3, r2
 800585a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	68ba      	ldr	r2, [r7, #8]
 8005862:	0151      	lsls	r1, r2, #5
 8005864:	68fa      	ldr	r2, [r7, #12]
 8005866:	440a      	add	r2, r1
 8005868:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800586c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005870:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	015a      	lsls	r2, r3, #5
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	4413      	add	r3, r2
 800587a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68ba      	ldr	r2, [r7, #8]
 8005882:	0151      	lsls	r1, r2, #5
 8005884:	68fa      	ldr	r2, [r7, #12]
 8005886:	440a      	add	r2, r1
 8005888:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800588c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005890:	6013      	str	r3, [r2, #0]
 8005892:	e02b      	b.n	80058ec <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	015a      	lsls	r2, r3, #5
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	4413      	add	r3, r2
 800589c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	db12      	blt.n	80058cc <USB_EPSetStall+0xae>
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00f      	beq.n	80058cc <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	015a      	lsls	r2, r3, #5
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	4413      	add	r3, r2
 80058b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	68ba      	ldr	r2, [r7, #8]
 80058bc:	0151      	lsls	r1, r2, #5
 80058be:	68fa      	ldr	r2, [r7, #12]
 80058c0:	440a      	add	r2, r1
 80058c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80058c6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80058ca:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	015a      	lsls	r2, r3, #5
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	4413      	add	r3, r2
 80058d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	68ba      	ldr	r2, [r7, #8]
 80058dc:	0151      	lsls	r1, r2, #5
 80058de:	68fa      	ldr	r2, [r7, #12]
 80058e0:	440a      	add	r2, r1
 80058e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80058e6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80058ea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80058ec:	2300      	movs	r3, #0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3714      	adds	r7, #20
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr

080058fa <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80058fa:	b480      	push	{r7}
 80058fc:	b085      	sub	sp, #20
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
 8005902:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	785b      	ldrb	r3, [r3, #1]
 8005912:	2b01      	cmp	r3, #1
 8005914:	d128      	bne.n	8005968 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	015a      	lsls	r2, r3, #5
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	4413      	add	r3, r2
 800591e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	0151      	lsls	r1, r2, #5
 8005928:	68fa      	ldr	r2, [r7, #12]
 800592a:	440a      	add	r2, r1
 800592c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005930:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005934:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	78db      	ldrb	r3, [r3, #3]
 800593a:	2b03      	cmp	r3, #3
 800593c:	d003      	beq.n	8005946 <USB_EPClearStall+0x4c>
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	78db      	ldrb	r3, [r3, #3]
 8005942:	2b02      	cmp	r3, #2
 8005944:	d138      	bne.n	80059b8 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	015a      	lsls	r2, r3, #5
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	4413      	add	r3, r2
 800594e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68ba      	ldr	r2, [r7, #8]
 8005956:	0151      	lsls	r1, r2, #5
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	440a      	add	r2, r1
 800595c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005964:	6013      	str	r3, [r2, #0]
 8005966:	e027      	b.n	80059b8 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	015a      	lsls	r2, r3, #5
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	4413      	add	r3, r2
 8005970:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68ba      	ldr	r2, [r7, #8]
 8005978:	0151      	lsls	r1, r2, #5
 800597a:	68fa      	ldr	r2, [r7, #12]
 800597c:	440a      	add	r2, r1
 800597e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005982:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005986:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	78db      	ldrb	r3, [r3, #3]
 800598c:	2b03      	cmp	r3, #3
 800598e:	d003      	beq.n	8005998 <USB_EPClearStall+0x9e>
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	78db      	ldrb	r3, [r3, #3]
 8005994:	2b02      	cmp	r3, #2
 8005996:	d10f      	bne.n	80059b8 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	015a      	lsls	r2, r3, #5
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	4413      	add	r3, r2
 80059a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	68ba      	ldr	r2, [r7, #8]
 80059a8:	0151      	lsls	r1, r2, #5
 80059aa:	68fa      	ldr	r2, [r7, #12]
 80059ac:	440a      	add	r2, r1
 80059ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80059b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80059b6:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3714      	adds	r7, #20
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr

080059c6 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80059c6:	b480      	push	{r7}
 80059c8:	b085      	sub	sp, #20
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
 80059ce:	460b      	mov	r3, r1
 80059d0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68fa      	ldr	r2, [r7, #12]
 80059e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80059e4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80059e8:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	78fb      	ldrb	r3, [r7, #3]
 80059f4:	011b      	lsls	r3, r3, #4
 80059f6:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80059fa:	68f9      	ldr	r1, [r7, #12]
 80059fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a00:	4313      	orrs	r3, r2
 8005a02:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005a04:	2300      	movs	r3, #0
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3714      	adds	r7, #20
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr

08005a12 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005a12:	b480      	push	{r7}
 8005a14:	b085      	sub	sp, #20
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005a2c:	f023 0303 	bic.w	r3, r3, #3
 8005a30:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a40:	f023 0302 	bic.w	r3, r3, #2
 8005a44:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005a46:	2300      	movs	r3, #0
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3714      	adds	r7, #20
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b085      	sub	sp, #20
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005a6e:	f023 0303 	bic.w	r3, r3, #3
 8005a72:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	68fa      	ldr	r2, [r7, #12]
 8005a7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a82:	f043 0302 	orr.w	r3, r3, #2
 8005a86:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005a88:	2300      	movs	r3, #0
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3714      	adds	r7, #20
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a94:	4770      	bx	lr

08005a96 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005a96:	b480      	push	{r7}
 8005a98:	b085      	sub	sp, #20
 8005a9a:	af00      	add	r7, sp, #0
 8005a9c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	699b      	ldr	r3, [r3, #24]
 8005aa8:	68fa      	ldr	r2, [r7, #12]
 8005aaa:	4013      	ands	r3, r2
 8005aac:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005aae:	68fb      	ldr	r3, [r7, #12]
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3714      	adds	r7, #20
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b085      	sub	sp, #20
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ace:	699b      	ldr	r3, [r3, #24]
 8005ad0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ad8:	69db      	ldr	r3, [r3, #28]
 8005ada:	68ba      	ldr	r2, [r7, #8]
 8005adc:	4013      	ands	r3, r2
 8005ade:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	0c1b      	lsrs	r3, r3, #16
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3714      	adds	r7, #20
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b085      	sub	sp, #20
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b02:	699b      	ldr	r3, [r3, #24]
 8005b04:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b0c:	69db      	ldr	r3, [r3, #28]
 8005b0e:	68ba      	ldr	r2, [r7, #8]
 8005b10:	4013      	ands	r3, r2
 8005b12:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	b29b      	uxth	r3, r3
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3714      	adds	r7, #20
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr

08005b24 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b085      	sub	sp, #20
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	460b      	mov	r3, r1
 8005b2e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005b34:	78fb      	ldrb	r3, [r7, #3]
 8005b36:	015a      	lsls	r2, r3, #5
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	4413      	add	r3, r2
 8005b3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b4a:	695b      	ldr	r3, [r3, #20]
 8005b4c:	68ba      	ldr	r2, [r7, #8]
 8005b4e:	4013      	ands	r3, r2
 8005b50:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005b52:	68bb      	ldr	r3, [r7, #8]
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3714      	adds	r7, #20
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b087      	sub	sp, #28
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	460b      	mov	r3, r1
 8005b6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b76:	691b      	ldr	r3, [r3, #16]
 8005b78:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b82:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005b84:	78fb      	ldrb	r3, [r7, #3]
 8005b86:	f003 030f 	and.w	r3, r3, #15
 8005b8a:	68fa      	ldr	r2, [r7, #12]
 8005b8c:	fa22 f303 	lsr.w	r3, r2, r3
 8005b90:	01db      	lsls	r3, r3, #7
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	693a      	ldr	r2, [r7, #16]
 8005b96:	4313      	orrs	r3, r2
 8005b98:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005b9a:	78fb      	ldrb	r3, [r7, #3]
 8005b9c:	015a      	lsls	r2, r3, #5
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	4413      	add	r3, r2
 8005ba2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	693a      	ldr	r2, [r7, #16]
 8005baa:	4013      	ands	r3, r2
 8005bac:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005bae:	68bb      	ldr	r3, [r7, #8]
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	371c      	adds	r7, #28
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b083      	sub	sp, #12
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	695b      	ldr	r3, [r3, #20]
 8005bc8:	f003 0301 	and.w	r3, r3, #1
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	370c      	adds	r7, #12
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr

08005bd8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b085      	sub	sp, #20
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005bf2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005bf6:	f023 0307 	bic.w	r3, r3, #7
 8005bfa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	68fa      	ldr	r2, [r7, #12]
 8005c06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c0e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3714      	adds	r7, #20
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr
	...

08005c20 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b087      	sub	sp, #28
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	60f8      	str	r0, [r7, #12]
 8005c28:	460b      	mov	r3, r1
 8005c2a:	607a      	str	r2, [r7, #4]
 8005c2c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	333c      	adds	r3, #60	; 0x3c
 8005c36:	3304      	adds	r3, #4
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	4a26      	ldr	r2, [pc, #152]	; (8005cd8 <USB_EP0_OutStart+0xb8>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d90a      	bls.n	8005c5a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005c50:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c54:	d101      	bne.n	8005c5a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005c56:	2300      	movs	r3, #0
 8005c58:	e037      	b.n	8005cca <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c60:	461a      	mov	r2, r3
 8005c62:	2300      	movs	r3, #0
 8005c64:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c6c:	691b      	ldr	r3, [r3, #16]
 8005c6e:	697a      	ldr	r2, [r7, #20]
 8005c70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c74:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005c78:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	697a      	ldr	r2, [r7, #20]
 8005c84:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c88:	f043 0318 	orr.w	r3, r3, #24
 8005c8c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c94:	691b      	ldr	r3, [r3, #16]
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c9c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8005ca0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005ca2:	7afb      	ldrb	r3, [r7, #11]
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d10f      	bne.n	8005cc8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005ca8:	697b      	ldr	r3, [r7, #20]
 8005caa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cae:	461a      	mov	r2, r3
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	697a      	ldr	r2, [r7, #20]
 8005cbe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005cc2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8005cc6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	371c      	adds	r7, #28
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	4f54300a 	.word	0x4f54300a

08005cdc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b085      	sub	sp, #20
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	3301      	adds	r3, #1
 8005cec:	60fb      	str	r3, [r7, #12]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	4a13      	ldr	r2, [pc, #76]	; (8005d40 <USB_CoreReset+0x64>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d901      	bls.n	8005cfa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	e01b      	b.n	8005d32 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	daf2      	bge.n	8005ce8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005d02:	2300      	movs	r3, #0
 8005d04:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	691b      	ldr	r3, [r3, #16]
 8005d0a:	f043 0201 	orr.w	r2, r3, #1
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	3301      	adds	r3, #1
 8005d16:	60fb      	str	r3, [r7, #12]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	4a09      	ldr	r2, [pc, #36]	; (8005d40 <USB_CoreReset+0x64>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d901      	bls.n	8005d24 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005d20:	2303      	movs	r3, #3
 8005d22:	e006      	b.n	8005d32 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	691b      	ldr	r3, [r3, #16]
 8005d28:	f003 0301 	and.w	r3, r3, #1
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	d0f0      	beq.n	8005d12 <USB_CoreReset+0x36>

  return HAL_OK;
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3714      	adds	r7, #20
 8005d36:	46bd      	mov	sp, r7
 8005d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3c:	4770      	bx	lr
 8005d3e:	bf00      	nop
 8005d40:	00030d40 	.word	0x00030d40

08005d44 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b084      	sub	sp, #16
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005d50:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005d54:	f002 f95c 	bl	8008010 <USBD_static_malloc>
 8005d58:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d105      	bne.n	8005d6c <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8005d68:	2302      	movs	r3, #2
 8005d6a:	e066      	b.n	8005e3a <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	7c1b      	ldrb	r3, [r3, #16]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d119      	bne.n	8005db0 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005d7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005d80:	2202      	movs	r2, #2
 8005d82:	2181      	movs	r1, #129	; 0x81
 8005d84:	6878      	ldr	r0, [r7, #4]
 8005d86:	f002 f820 	bl	8007dca <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005d90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005d94:	2202      	movs	r2, #2
 8005d96:	2101      	movs	r1, #1
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f002 f816 	bl	8007dca <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2201      	movs	r2, #1
 8005da2:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2210      	movs	r2, #16
 8005daa:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8005dae:	e016      	b.n	8005dde <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005db0:	2340      	movs	r3, #64	; 0x40
 8005db2:	2202      	movs	r2, #2
 8005db4:	2181      	movs	r1, #129	; 0x81
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f002 f807 	bl	8007dca <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005dc2:	2340      	movs	r3, #64	; 0x40
 8005dc4:	2202      	movs	r2, #2
 8005dc6:	2101      	movs	r1, #1
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f001 fffe 	bl	8007dca <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2210      	movs	r2, #16
 8005dda:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005dde:	2308      	movs	r3, #8
 8005de0:	2203      	movs	r2, #3
 8005de2:	2182      	movs	r1, #130	; 0x82
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f001 fff0 	bl	8007dca <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	7c1b      	ldrb	r3, [r3, #16]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d109      	bne.n	8005e28 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005e1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005e1e:	2101      	movs	r1, #1
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f002 f8c1 	bl	8007fa8 <USBD_LL_PrepareReceive>
 8005e26:	e007      	b.n	8005e38 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005e2e:	2340      	movs	r3, #64	; 0x40
 8005e30:	2101      	movs	r1, #1
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f002 f8b8 	bl	8007fa8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005e38:	2300      	movs	r3, #0
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3710      	adds	r7, #16
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}

08005e42 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005e42:	b580      	push	{r7, lr}
 8005e44:	b082      	sub	sp, #8
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	6078      	str	r0, [r7, #4]
 8005e4a:	460b      	mov	r3, r1
 8005e4c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005e4e:	2181      	movs	r1, #129	; 0x81
 8005e50:	6878      	ldr	r0, [r7, #4]
 8005e52:	f001 ffe0 	bl	8007e16 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005e5c:	2101      	movs	r1, #1
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f001 ffd9 	bl	8007e16 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005e6c:	2182      	movs	r1, #130	; 0x82
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f001 ffd1 	bl	8007e16 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d00e      	beq.n	8005eac <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f002 f8c4 	bl	800802c <USBD_static_free>
    pdev->pClassData = NULL;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005eac:	2300      	movs	r3, #0
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3708      	adds	r7, #8
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
	...

08005eb8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b086      	sub	sp, #24
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005ec8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d101      	bne.n	8005ee0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8005edc:	2303      	movs	r3, #3
 8005ede:	e0af      	b.n	8006040 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	781b      	ldrb	r3, [r3, #0]
 8005ee4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d03f      	beq.n	8005f6c <USBD_CDC_Setup+0xb4>
 8005eec:	2b20      	cmp	r3, #32
 8005eee:	f040 809f 	bne.w	8006030 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	88db      	ldrh	r3, [r3, #6]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d02e      	beq.n	8005f58 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	781b      	ldrb	r3, [r3, #0]
 8005efe:	b25b      	sxtb	r3, r3
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	da16      	bge.n	8005f32 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	683a      	ldr	r2, [r7, #0]
 8005f0e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8005f10:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005f12:	683a      	ldr	r2, [r7, #0]
 8005f14:	88d2      	ldrh	r2, [r2, #6]
 8005f16:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	88db      	ldrh	r3, [r3, #6]
 8005f1c:	2b07      	cmp	r3, #7
 8005f1e:	bf28      	it	cs
 8005f20:	2307      	movcs	r3, #7
 8005f22:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	89fa      	ldrh	r2, [r7, #14]
 8005f28:	4619      	mov	r1, r3
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f001 fb19 	bl	8007562 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8005f30:	e085      	b.n	800603e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	785a      	ldrb	r2, [r3, #1]
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	88db      	ldrh	r3, [r3, #6]
 8005f40:	b2da      	uxtb	r2, r3
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8005f48:	6939      	ldr	r1, [r7, #16]
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	88db      	ldrh	r3, [r3, #6]
 8005f4e:	461a      	mov	r2, r3
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f001 fb32 	bl	80075ba <USBD_CtlPrepareRx>
      break;
 8005f56:	e072      	b.n	800603e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	683a      	ldr	r2, [r7, #0]
 8005f62:	7850      	ldrb	r0, [r2, #1]
 8005f64:	2200      	movs	r2, #0
 8005f66:	6839      	ldr	r1, [r7, #0]
 8005f68:	4798      	blx	r3
      break;
 8005f6a:	e068      	b.n	800603e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	785b      	ldrb	r3, [r3, #1]
 8005f70:	2b0b      	cmp	r3, #11
 8005f72:	d852      	bhi.n	800601a <USBD_CDC_Setup+0x162>
 8005f74:	a201      	add	r2, pc, #4	; (adr r2, 8005f7c <USBD_CDC_Setup+0xc4>)
 8005f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f7a:	bf00      	nop
 8005f7c:	08005fad 	.word	0x08005fad
 8005f80:	08006029 	.word	0x08006029
 8005f84:	0800601b 	.word	0x0800601b
 8005f88:	0800601b 	.word	0x0800601b
 8005f8c:	0800601b 	.word	0x0800601b
 8005f90:	0800601b 	.word	0x0800601b
 8005f94:	0800601b 	.word	0x0800601b
 8005f98:	0800601b 	.word	0x0800601b
 8005f9c:	0800601b 	.word	0x0800601b
 8005fa0:	0800601b 	.word	0x0800601b
 8005fa4:	08005fd7 	.word	0x08005fd7
 8005fa8:	08006001 	.word	0x08006001
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	2b03      	cmp	r3, #3
 8005fb6:	d107      	bne.n	8005fc8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005fb8:	f107 030a 	add.w	r3, r7, #10
 8005fbc:	2202      	movs	r2, #2
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f001 face 	bl	8007562 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005fc6:	e032      	b.n	800602e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8005fc8:	6839      	ldr	r1, [r7, #0]
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f001 fa58 	bl	8007480 <USBD_CtlError>
            ret = USBD_FAIL;
 8005fd0:	2303      	movs	r3, #3
 8005fd2:	75fb      	strb	r3, [r7, #23]
          break;
 8005fd4:	e02b      	b.n	800602e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	2b03      	cmp	r3, #3
 8005fe0:	d107      	bne.n	8005ff2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005fe2:	f107 030d 	add.w	r3, r7, #13
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	4619      	mov	r1, r3
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f001 fab9 	bl	8007562 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005ff0:	e01d      	b.n	800602e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8005ff2:	6839      	ldr	r1, [r7, #0]
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f001 fa43 	bl	8007480 <USBD_CtlError>
            ret = USBD_FAIL;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	75fb      	strb	r3, [r7, #23]
          break;
 8005ffe:	e016      	b.n	800602e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006006:	b2db      	uxtb	r3, r3
 8006008:	2b03      	cmp	r3, #3
 800600a:	d00f      	beq.n	800602c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800600c:	6839      	ldr	r1, [r7, #0]
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f001 fa36 	bl	8007480 <USBD_CtlError>
            ret = USBD_FAIL;
 8006014:	2303      	movs	r3, #3
 8006016:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006018:	e008      	b.n	800602c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800601a:	6839      	ldr	r1, [r7, #0]
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f001 fa2f 	bl	8007480 <USBD_CtlError>
          ret = USBD_FAIL;
 8006022:	2303      	movs	r3, #3
 8006024:	75fb      	strb	r3, [r7, #23]
          break;
 8006026:	e002      	b.n	800602e <USBD_CDC_Setup+0x176>
          break;
 8006028:	bf00      	nop
 800602a:	e008      	b.n	800603e <USBD_CDC_Setup+0x186>
          break;
 800602c:	bf00      	nop
      }
      break;
 800602e:	e006      	b.n	800603e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8006030:	6839      	ldr	r1, [r7, #0]
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f001 fa24 	bl	8007480 <USBD_CtlError>
      ret = USBD_FAIL;
 8006038:	2303      	movs	r3, #3
 800603a:	75fb      	strb	r3, [r7, #23]
      break;
 800603c:	bf00      	nop
  }

  return (uint8_t)ret;
 800603e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006040:	4618      	mov	r0, r3
 8006042:	3718      	adds	r7, #24
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	460b      	mov	r3, r1
 8006052:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800605a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006062:	2b00      	cmp	r3, #0
 8006064:	d101      	bne.n	800606a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006066:	2303      	movs	r3, #3
 8006068:	e04f      	b.n	800610a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006070:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006072:	78fa      	ldrb	r2, [r7, #3]
 8006074:	6879      	ldr	r1, [r7, #4]
 8006076:	4613      	mov	r3, r2
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	4413      	add	r3, r2
 800607c:	009b      	lsls	r3, r3, #2
 800607e:	440b      	add	r3, r1
 8006080:	3318      	adds	r3, #24
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d029      	beq.n	80060dc <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006088:	78fa      	ldrb	r2, [r7, #3]
 800608a:	6879      	ldr	r1, [r7, #4]
 800608c:	4613      	mov	r3, r2
 800608e:	009b      	lsls	r3, r3, #2
 8006090:	4413      	add	r3, r2
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	440b      	add	r3, r1
 8006096:	3318      	adds	r3, #24
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	78f9      	ldrb	r1, [r7, #3]
 800609c:	68f8      	ldr	r0, [r7, #12]
 800609e:	460b      	mov	r3, r1
 80060a0:	00db      	lsls	r3, r3, #3
 80060a2:	1a5b      	subs	r3, r3, r1
 80060a4:	009b      	lsls	r3, r3, #2
 80060a6:	4403      	add	r3, r0
 80060a8:	3344      	adds	r3, #68	; 0x44
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	fbb2 f1f3 	udiv	r1, r2, r3
 80060b0:	fb03 f301 	mul.w	r3, r3, r1
 80060b4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d110      	bne.n	80060dc <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80060ba:	78fa      	ldrb	r2, [r7, #3]
 80060bc:	6879      	ldr	r1, [r7, #4]
 80060be:	4613      	mov	r3, r2
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	4413      	add	r3, r2
 80060c4:	009b      	lsls	r3, r3, #2
 80060c6:	440b      	add	r3, r1
 80060c8:	3318      	adds	r3, #24
 80060ca:	2200      	movs	r2, #0
 80060cc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80060ce:	78f9      	ldrb	r1, [r7, #3]
 80060d0:	2300      	movs	r3, #0
 80060d2:	2200      	movs	r2, #0
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	f001 ff46 	bl	8007f66 <USBD_LL_Transmit>
 80060da:	e015      	b.n	8006108 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	2200      	movs	r2, #0
 80060e0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d00b      	beq.n	8006108 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80060f6:	691b      	ldr	r3, [r3, #16]
 80060f8:	68ba      	ldr	r2, [r7, #8]
 80060fa:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80060fe:	68ba      	ldr	r2, [r7, #8]
 8006100:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8006104:	78fa      	ldrb	r2, [r7, #3]
 8006106:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006108:	2300      	movs	r3, #0
}
 800610a:	4618      	mov	r0, r3
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}

08006112 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006112:	b580      	push	{r7, lr}
 8006114:	b084      	sub	sp, #16
 8006116:	af00      	add	r7, sp, #0
 8006118:	6078      	str	r0, [r7, #4]
 800611a:	460b      	mov	r3, r1
 800611c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006124:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800612c:	2b00      	cmp	r3, #0
 800612e:	d101      	bne.n	8006134 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006130:	2303      	movs	r3, #3
 8006132:	e015      	b.n	8006160 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006134:	78fb      	ldrb	r3, [r7, #3]
 8006136:	4619      	mov	r1, r3
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f001 ff56 	bl	8007fea <USBD_LL_GetRxDataSize>
 800613e:	4602      	mov	r2, r0
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	68fa      	ldr	r2, [r7, #12]
 8006150:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006154:	68fa      	ldr	r2, [r7, #12]
 8006156:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800615a:	4611      	mov	r1, r2
 800615c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800615e:	2300      	movs	r3, #0
}
 8006160:	4618      	mov	r0, r3
 8006162:	3710      	adds	r7, #16
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006176:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d101      	bne.n	8006182 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800617e:	2303      	movs	r3, #3
 8006180:	e01b      	b.n	80061ba <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006188:	2b00      	cmp	r3, #0
 800618a:	d015      	beq.n	80061b8 <USBD_CDC_EP0_RxReady+0x50>
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006192:	2bff      	cmp	r3, #255	; 0xff
 8006194:	d010      	beq.n	80061b8 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800619c:	689b      	ldr	r3, [r3, #8]
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 80061a4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80061a6:	68fa      	ldr	r2, [r7, #12]
 80061a8:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80061ac:	b292      	uxth	r2, r2
 80061ae:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	22ff      	movs	r2, #255	; 0xff
 80061b4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80061b8:	2300      	movs	r3, #0
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3710      	adds	r7, #16
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}
	...

080061c4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2243      	movs	r2, #67	; 0x43
 80061d0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80061d2:	4b03      	ldr	r3, [pc, #12]	; (80061e0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	370c      	adds	r7, #12
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr
 80061e0:	200000d0 	.word	0x200000d0

080061e4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2243      	movs	r2, #67	; 0x43
 80061f0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80061f2:	4b03      	ldr	r3, [pc, #12]	; (8006200 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	370c      	adds	r7, #12
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr
 8006200:	2000008c 	.word	0x2000008c

08006204 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2243      	movs	r2, #67	; 0x43
 8006210:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8006212:	4b03      	ldr	r3, [pc, #12]	; (8006220 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006214:	4618      	mov	r0, r3
 8006216:	370c      	adds	r7, #12
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr
 8006220:	20000114 	.word	0x20000114

08006224 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006224:	b480      	push	{r7}
 8006226:	b083      	sub	sp, #12
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	220a      	movs	r2, #10
 8006230:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006232:	4b03      	ldr	r3, [pc, #12]	; (8006240 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006234:	4618      	mov	r0, r3
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr
 8006240:	20000048 	.word	0x20000048

08006244 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006244:	b480      	push	{r7}
 8006246:	b083      	sub	sp, #12
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d101      	bne.n	8006258 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006254:	2303      	movs	r3, #3
 8006256:	e004      	b.n	8006262 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	683a      	ldr	r2, [r7, #0]
 800625c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8006260:	2300      	movs	r3, #0
}
 8006262:	4618      	mov	r0, r3
 8006264:	370c      	adds	r7, #12
 8006266:	46bd      	mov	sp, r7
 8006268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626c:	4770      	bx	lr

0800626e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800626e:	b480      	push	{r7}
 8006270:	b087      	sub	sp, #28
 8006272:	af00      	add	r7, sp, #0
 8006274:	60f8      	str	r0, [r7, #12]
 8006276:	60b9      	str	r1, [r7, #8]
 8006278:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006280:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d101      	bne.n	800628c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006288:	2303      	movs	r3, #3
 800628a:	e008      	b.n	800629e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	68ba      	ldr	r2, [r7, #8]
 8006290:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800629c:	2300      	movs	r3, #0
}
 800629e:	4618      	mov	r0, r3
 80062a0:	371c      	adds	r7, #28
 80062a2:	46bd      	mov	sp, r7
 80062a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a8:	4770      	bx	lr

080062aa <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80062aa:	b480      	push	{r7}
 80062ac:	b085      	sub	sp, #20
 80062ae:	af00      	add	r7, sp, #0
 80062b0:	6078      	str	r0, [r7, #4]
 80062b2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80062ba:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d101      	bne.n	80062c6 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 80062c2:	2303      	movs	r3, #3
 80062c4:	e004      	b.n	80062d0 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	683a      	ldr	r2, [r7, #0]
 80062ca:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 80062ce:	2300      	movs	r3, #0
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3714      	adds	r7, #20
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b084      	sub	sp, #16
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80062ea:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80062ec:	2301      	movs	r3, #1
 80062ee:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d101      	bne.n	80062fe <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e01a      	b.n	8006334 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006304:	2b00      	cmp	r3, #0
 8006306:	d114      	bne.n	8006332 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	2201      	movs	r2, #1
 800630c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006310:	68bb      	ldr	r3, [r7, #8]
 8006312:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006326:	2181      	movs	r1, #129	; 0x81
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f001 fe1c 	bl	8007f66 <USBD_LL_Transmit>

    ret = USBD_OK;
 800632e:	2300      	movs	r3, #0
 8006330:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006332:	7bfb      	ldrb	r3, [r7, #15]
}
 8006334:	4618      	mov	r0, r3
 8006336:	3710      	adds	r7, #16
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800634a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006352:	2b00      	cmp	r3, #0
 8006354:	d101      	bne.n	800635a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006356:	2303      	movs	r3, #3
 8006358:	e016      	b.n	8006388 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	7c1b      	ldrb	r3, [r3, #16]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d109      	bne.n	8006376 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006368:	f44f 7300 	mov.w	r3, #512	; 0x200
 800636c:	2101      	movs	r1, #1
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f001 fe1a 	bl	8007fa8 <USBD_LL_PrepareReceive>
 8006374:	e007      	b.n	8006386 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800637c:	2340      	movs	r3, #64	; 0x40
 800637e:	2101      	movs	r1, #1
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f001 fe11 	bl	8007fa8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006386:	2300      	movs	r3, #0
}
 8006388:	4618      	mov	r0, r3
 800638a:	3710      	adds	r7, #16
 800638c:	46bd      	mov	sp, r7
 800638e:	bd80      	pop	{r7, pc}

08006390 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b086      	sub	sp, #24
 8006394:	af00      	add	r7, sp, #0
 8006396:	60f8      	str	r0, [r7, #12]
 8006398:	60b9      	str	r1, [r7, #8]
 800639a:	4613      	mov	r3, r2
 800639c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d101      	bne.n	80063a8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80063a4:	2303      	movs	r3, #3
 80063a6:	e01f      	b.n	80063e8 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2200      	movs	r2, #0
 80063b4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2200      	movs	r2, #0
 80063bc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d003      	beq.n	80063ce <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	68ba      	ldr	r2, [r7, #8]
 80063ca:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2201      	movs	r2, #1
 80063d2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	79fa      	ldrb	r2, [r7, #7]
 80063da:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80063dc:	68f8      	ldr	r0, [r7, #12]
 80063de:	f001 fc8d 	bl	8007cfc <USBD_LL_Init>
 80063e2:	4603      	mov	r3, r0
 80063e4:	75fb      	strb	r3, [r7, #23]

  return ret;
 80063e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3718      	adds	r7, #24
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}

080063f0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b084      	sub	sp, #16
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80063fa:	2300      	movs	r3, #0
 80063fc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d101      	bne.n	8006408 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8006404:	2303      	movs	r3, #3
 8006406:	e016      	b.n	8006436 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	683a      	ldr	r2, [r7, #0]
 800640c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006418:	2b00      	cmp	r3, #0
 800641a:	d00b      	beq.n	8006434 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006422:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006424:	f107 020e 	add.w	r2, r7, #14
 8006428:	4610      	mov	r0, r2
 800642a:	4798      	blx	r3
 800642c:	4602      	mov	r2, r0
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8006434:	2300      	movs	r3, #0
}
 8006436:	4618      	mov	r0, r3
 8006438:	3710      	adds	r7, #16
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}

0800643e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800643e:	b580      	push	{r7, lr}
 8006440:	b082      	sub	sp, #8
 8006442:	af00      	add	r7, sp, #0
 8006444:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f001 fca4 	bl	8007d94 <USBD_LL_Start>
 800644c:	4603      	mov	r3, r0
}
 800644e:	4618      	mov	r0, r3
 8006450:	3708      	adds	r7, #8
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}

08006456 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8006456:	b480      	push	{r7}
 8006458:	b083      	sub	sp, #12
 800645a:	af00      	add	r7, sp, #0
 800645c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800645e:	2300      	movs	r3, #0
}
 8006460:	4618      	mov	r0, r3
 8006462:	370c      	adds	r7, #12
 8006464:	46bd      	mov	sp, r7
 8006466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646a:	4770      	bx	lr

0800646c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b084      	sub	sp, #16
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	460b      	mov	r3, r1
 8006476:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006478:	2303      	movs	r3, #3
 800647a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006482:	2b00      	cmp	r3, #0
 8006484:	d009      	beq.n	800649a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	78fa      	ldrb	r2, [r7, #3]
 8006490:	4611      	mov	r1, r2
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	4798      	blx	r3
 8006496:	4603      	mov	r3, r0
 8006498:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800649a:	7bfb      	ldrb	r3, [r7, #15]
}
 800649c:	4618      	mov	r0, r3
 800649e:	3710      	adds	r7, #16
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b082      	sub	sp, #8
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	460b      	mov	r3, r1
 80064ae:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d007      	beq.n	80064ca <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	78fa      	ldrb	r2, [r7, #3]
 80064c4:	4611      	mov	r1, r2
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	4798      	blx	r3
  }

  return USBD_OK;
 80064ca:	2300      	movs	r3, #0
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3708      	adds	r7, #8
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b084      	sub	sp, #16
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80064e4:	6839      	ldr	r1, [r7, #0]
 80064e6:	4618      	mov	r0, r3
 80064e8:	f000 ff90 	bl	800740c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80064fa:	461a      	mov	r2, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006508:	f003 031f 	and.w	r3, r3, #31
 800650c:	2b02      	cmp	r3, #2
 800650e:	d01a      	beq.n	8006546 <USBD_LL_SetupStage+0x72>
 8006510:	2b02      	cmp	r3, #2
 8006512:	d822      	bhi.n	800655a <USBD_LL_SetupStage+0x86>
 8006514:	2b00      	cmp	r3, #0
 8006516:	d002      	beq.n	800651e <USBD_LL_SetupStage+0x4a>
 8006518:	2b01      	cmp	r3, #1
 800651a:	d00a      	beq.n	8006532 <USBD_LL_SetupStage+0x5e>
 800651c:	e01d      	b.n	800655a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006524:	4619      	mov	r1, r3
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f000 fa62 	bl	80069f0 <USBD_StdDevReq>
 800652c:	4603      	mov	r3, r0
 800652e:	73fb      	strb	r3, [r7, #15]
      break;
 8006530:	e020      	b.n	8006574 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006538:	4619      	mov	r1, r3
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 fac6 	bl	8006acc <USBD_StdItfReq>
 8006540:	4603      	mov	r3, r0
 8006542:	73fb      	strb	r3, [r7, #15]
      break;
 8006544:	e016      	b.n	8006574 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800654c:	4619      	mov	r1, r3
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 fb05 	bl	8006b5e <USBD_StdEPReq>
 8006554:	4603      	mov	r3, r0
 8006556:	73fb      	strb	r3, [r7, #15]
      break;
 8006558:	e00c      	b.n	8006574 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006560:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006564:	b2db      	uxtb	r3, r3
 8006566:	4619      	mov	r1, r3
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f001 fc73 	bl	8007e54 <USBD_LL_StallEP>
 800656e:	4603      	mov	r3, r0
 8006570:	73fb      	strb	r3, [r7, #15]
      break;
 8006572:	bf00      	nop
  }

  return ret;
 8006574:	7bfb      	ldrb	r3, [r7, #15]
}
 8006576:	4618      	mov	r0, r3
 8006578:	3710      	adds	r7, #16
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}

0800657e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b086      	sub	sp, #24
 8006582:	af00      	add	r7, sp, #0
 8006584:	60f8      	str	r0, [r7, #12]
 8006586:	460b      	mov	r3, r1
 8006588:	607a      	str	r2, [r7, #4]
 800658a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800658c:	7afb      	ldrb	r3, [r7, #11]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d138      	bne.n	8006604 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8006598:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80065a0:	2b03      	cmp	r3, #3
 80065a2:	d14a      	bne.n	800663a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	689a      	ldr	r2, [r3, #8]
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	68db      	ldr	r3, [r3, #12]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d913      	bls.n	80065d8 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	689a      	ldr	r2, [r3, #8]
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	1ad2      	subs	r2, r2, r3
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	68da      	ldr	r2, [r3, #12]
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	4293      	cmp	r3, r2
 80065c8:	bf28      	it	cs
 80065ca:	4613      	movcs	r3, r2
 80065cc:	461a      	mov	r2, r3
 80065ce:	6879      	ldr	r1, [r7, #4]
 80065d0:	68f8      	ldr	r0, [r7, #12]
 80065d2:	f001 f80f 	bl	80075f4 <USBD_CtlContinueRx>
 80065d6:	e030      	b.n	800663a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	2b03      	cmp	r3, #3
 80065e2:	d10b      	bne.n	80065fc <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065ea:	691b      	ldr	r3, [r3, #16]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d005      	beq.n	80065fc <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065f6:	691b      	ldr	r3, [r3, #16]
 80065f8:	68f8      	ldr	r0, [r7, #12]
 80065fa:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80065fc:	68f8      	ldr	r0, [r7, #12]
 80065fe:	f001 f80a 	bl	8007616 <USBD_CtlSendStatus>
 8006602:	e01a      	b.n	800663a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800660a:	b2db      	uxtb	r3, r3
 800660c:	2b03      	cmp	r3, #3
 800660e:	d114      	bne.n	800663a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006616:	699b      	ldr	r3, [r3, #24]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00e      	beq.n	800663a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	7afa      	ldrb	r2, [r7, #11]
 8006626:	4611      	mov	r1, r2
 8006628:	68f8      	ldr	r0, [r7, #12]
 800662a:	4798      	blx	r3
 800662c:	4603      	mov	r3, r0
 800662e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8006630:	7dfb      	ldrb	r3, [r7, #23]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d001      	beq.n	800663a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8006636:	7dfb      	ldrb	r3, [r7, #23]
 8006638:	e000      	b.n	800663c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800663a:	2300      	movs	r3, #0
}
 800663c:	4618      	mov	r0, r3
 800663e:	3718      	adds	r7, #24
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}

08006644 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b086      	sub	sp, #24
 8006648:	af00      	add	r7, sp, #0
 800664a:	60f8      	str	r0, [r7, #12]
 800664c:	460b      	mov	r3, r1
 800664e:	607a      	str	r2, [r7, #4]
 8006650:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8006652:	7afb      	ldrb	r3, [r7, #11]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d16b      	bne.n	8006730 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	3314      	adds	r3, #20
 800665c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006664:	2b02      	cmp	r3, #2
 8006666:	d156      	bne.n	8006716 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	689a      	ldr	r2, [r3, #8]
 800666c:	693b      	ldr	r3, [r7, #16]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	429a      	cmp	r2, r3
 8006672:	d914      	bls.n	800669e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	689a      	ldr	r2, [r3, #8]
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	68db      	ldr	r3, [r3, #12]
 800667c:	1ad2      	subs	r2, r2, r3
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	461a      	mov	r2, r3
 8006688:	6879      	ldr	r1, [r7, #4]
 800668a:	68f8      	ldr	r0, [r7, #12]
 800668c:	f000 ff84 	bl	8007598 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006690:	2300      	movs	r3, #0
 8006692:	2200      	movs	r2, #0
 8006694:	2100      	movs	r1, #0
 8006696:	68f8      	ldr	r0, [r7, #12]
 8006698:	f001 fc86 	bl	8007fa8 <USBD_LL_PrepareReceive>
 800669c:	e03b      	b.n	8006716 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	68da      	ldr	r2, [r3, #12]
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d11c      	bne.n	80066e4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	685a      	ldr	r2, [r3, #4]
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80066b2:	429a      	cmp	r2, r3
 80066b4:	d316      	bcc.n	80066e4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	685a      	ldr	r2, [r3, #4]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d20f      	bcs.n	80066e4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80066c4:	2200      	movs	r2, #0
 80066c6:	2100      	movs	r1, #0
 80066c8:	68f8      	ldr	r0, [r7, #12]
 80066ca:	f000 ff65 	bl	8007598 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80066d6:	2300      	movs	r3, #0
 80066d8:	2200      	movs	r2, #0
 80066da:	2100      	movs	r1, #0
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	f001 fc63 	bl	8007fa8 <USBD_LL_PrepareReceive>
 80066e2:	e018      	b.n	8006716 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	2b03      	cmp	r3, #3
 80066ee:	d10b      	bne.n	8006708 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d005      	beq.n	8006708 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006702:	68db      	ldr	r3, [r3, #12]
 8006704:	68f8      	ldr	r0, [r7, #12]
 8006706:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006708:	2180      	movs	r1, #128	; 0x80
 800670a:	68f8      	ldr	r0, [r7, #12]
 800670c:	f001 fba2 	bl	8007e54 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006710:	68f8      	ldr	r0, [r7, #12]
 8006712:	f000 ff93 	bl	800763c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800671c:	2b01      	cmp	r3, #1
 800671e:	d122      	bne.n	8006766 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8006720:	68f8      	ldr	r0, [r7, #12]
 8006722:	f7ff fe98 	bl	8006456 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2200      	movs	r2, #0
 800672a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800672e:	e01a      	b.n	8006766 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006736:	b2db      	uxtb	r3, r3
 8006738:	2b03      	cmp	r3, #3
 800673a:	d114      	bne.n	8006766 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006742:	695b      	ldr	r3, [r3, #20]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d00e      	beq.n	8006766 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800674e:	695b      	ldr	r3, [r3, #20]
 8006750:	7afa      	ldrb	r2, [r7, #11]
 8006752:	4611      	mov	r1, r2
 8006754:	68f8      	ldr	r0, [r7, #12]
 8006756:	4798      	blx	r3
 8006758:	4603      	mov	r3, r0
 800675a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800675c:	7dfb      	ldrb	r3, [r7, #23]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d001      	beq.n	8006766 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8006762:	7dfb      	ldrb	r3, [r7, #23]
 8006764:	e000      	b.n	8006768 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8006766:	2300      	movs	r3, #0
}
 8006768:	4618      	mov	r0, r3
 800676a:	3718      	adds	r7, #24
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b082      	sub	sp, #8
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2201      	movs	r2, #1
 800677c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2200      	movs	r2, #0
 8006784:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2200      	movs	r2, #0
 800678c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2200      	movs	r2, #0
 8006792:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800679c:	2b00      	cmp	r3, #0
 800679e:	d101      	bne.n	80067a4 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e02f      	b.n	8006804 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d00f      	beq.n	80067ce <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d009      	beq.n	80067ce <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067c0:	685b      	ldr	r3, [r3, #4]
 80067c2:	687a      	ldr	r2, [r7, #4]
 80067c4:	6852      	ldr	r2, [r2, #4]
 80067c6:	b2d2      	uxtb	r2, r2
 80067c8:	4611      	mov	r1, r2
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80067ce:	2340      	movs	r3, #64	; 0x40
 80067d0:	2200      	movs	r2, #0
 80067d2:	2100      	movs	r1, #0
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f001 faf8 	bl	8007dca <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2201      	movs	r2, #1
 80067de:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2240      	movs	r2, #64	; 0x40
 80067e6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80067ea:	2340      	movs	r3, #64	; 0x40
 80067ec:	2200      	movs	r2, #0
 80067ee:	2180      	movs	r1, #128	; 0x80
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f001 faea 	bl	8007dca <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2201      	movs	r2, #1
 80067fa:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2240      	movs	r2, #64	; 0x40
 8006800:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8006802:	2300      	movs	r3, #0
}
 8006804:	4618      	mov	r0, r3
 8006806:	3708      	adds	r7, #8
 8006808:	46bd      	mov	sp, r7
 800680a:	bd80      	pop	{r7, pc}

0800680c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800680c:	b480      	push	{r7}
 800680e:	b083      	sub	sp, #12
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
 8006814:	460b      	mov	r3, r1
 8006816:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	78fa      	ldrb	r2, [r7, #3]
 800681c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800681e:	2300      	movs	r3, #0
}
 8006820:	4618      	mov	r0, r3
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800682c:	b480      	push	{r7}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800683a:	b2da      	uxtb	r2, r3
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2204      	movs	r2, #4
 8006846:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	370c      	adds	r7, #12
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr

08006858 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006858:	b480      	push	{r7}
 800685a:	b083      	sub	sp, #12
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006866:	b2db      	uxtb	r3, r3
 8006868:	2b04      	cmp	r3, #4
 800686a:	d106      	bne.n	800687a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8006872:	b2da      	uxtb	r2, r3
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800687a:	2300      	movs	r3, #0
}
 800687c:	4618      	mov	r0, r3
 800687e:	370c      	adds	r7, #12
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr

08006888 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b082      	sub	sp, #8
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006896:	2b00      	cmp	r3, #0
 8006898:	d101      	bne.n	800689e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800689a:	2303      	movs	r3, #3
 800689c:	e012      	b.n	80068c4 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80068a4:	b2db      	uxtb	r3, r3
 80068a6:	2b03      	cmp	r3, #3
 80068a8:	d10b      	bne.n	80068c2 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068b0:	69db      	ldr	r3, [r3, #28]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d005      	beq.n	80068c2 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068bc:	69db      	ldr	r3, [r3, #28]
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3708      	adds	r7, #8
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}

080068cc <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b082      	sub	sp, #8
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	460b      	mov	r3, r1
 80068d6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d101      	bne.n	80068e6 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 80068e2:	2303      	movs	r3, #3
 80068e4:	e014      	b.n	8006910 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80068ec:	b2db      	uxtb	r3, r3
 80068ee:	2b03      	cmp	r3, #3
 80068f0:	d10d      	bne.n	800690e <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068f8:	6a1b      	ldr	r3, [r3, #32]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d007      	beq.n	800690e <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006904:	6a1b      	ldr	r3, [r3, #32]
 8006906:	78fa      	ldrb	r2, [r7, #3]
 8006908:	4611      	mov	r1, r2
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800690e:	2300      	movs	r3, #0
}
 8006910:	4618      	mov	r0, r3
 8006912:	3708      	adds	r7, #8
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}

08006918 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b082      	sub	sp, #8
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	460b      	mov	r3, r1
 8006922:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800692a:	2b00      	cmp	r3, #0
 800692c:	d101      	bne.n	8006932 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800692e:	2303      	movs	r3, #3
 8006930:	e014      	b.n	800695c <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006938:	b2db      	uxtb	r3, r3
 800693a:	2b03      	cmp	r3, #3
 800693c:	d10d      	bne.n	800695a <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006946:	2b00      	cmp	r3, #0
 8006948:	d007      	beq.n	800695a <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006952:	78fa      	ldrb	r2, [r7, #3]
 8006954:	4611      	mov	r1, r2
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800695a:	2300      	movs	r3, #0
}
 800695c:	4618      	mov	r0, r3
 800695e:	3708      	adds	r7, #8
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}

08006964 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006964:	b480      	push	{r7}
 8006966:	b083      	sub	sp, #12
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	4618      	mov	r0, r3
 8006970:	370c      	adds	r7, #12
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr

0800697a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800697a:	b580      	push	{r7, lr}
 800697c:	b082      	sub	sp, #8
 800697e:	af00      	add	r7, sp, #0
 8006980:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2201      	movs	r2, #1
 8006986:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006990:	2b00      	cmp	r3, #0
 8006992:	d009      	beq.n	80069a8 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	6852      	ldr	r2, [r2, #4]
 80069a0:	b2d2      	uxtb	r2, r2
 80069a2:	4611      	mov	r1, r2
 80069a4:	6878      	ldr	r0, [r7, #4]
 80069a6:	4798      	blx	r3
  }

  return USBD_OK;
 80069a8:	2300      	movs	r3, #0
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3708      	adds	r7, #8
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}

080069b2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80069b2:	b480      	push	{r7}
 80069b4:	b087      	sub	sp, #28
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	781b      	ldrb	r3, [r3, #0]
 80069c2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	3301      	adds	r3, #1
 80069c8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	781b      	ldrb	r3, [r3, #0]
 80069ce:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80069d0:	8a3b      	ldrh	r3, [r7, #16]
 80069d2:	021b      	lsls	r3, r3, #8
 80069d4:	b21a      	sxth	r2, r3
 80069d6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80069da:	4313      	orrs	r3, r2
 80069dc:	b21b      	sxth	r3, r3
 80069de:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80069e0:	89fb      	ldrh	r3, [r7, #14]
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	371c      	adds	r7, #28
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr
	...

080069f0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b084      	sub	sp, #16
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80069fa:	2300      	movs	r3, #0
 80069fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	781b      	ldrb	r3, [r3, #0]
 8006a02:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006a06:	2b40      	cmp	r3, #64	; 0x40
 8006a08:	d005      	beq.n	8006a16 <USBD_StdDevReq+0x26>
 8006a0a:	2b40      	cmp	r3, #64	; 0x40
 8006a0c:	d853      	bhi.n	8006ab6 <USBD_StdDevReq+0xc6>
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d00b      	beq.n	8006a2a <USBD_StdDevReq+0x3a>
 8006a12:	2b20      	cmp	r3, #32
 8006a14:	d14f      	bne.n	8006ab6 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	6839      	ldr	r1, [r7, #0]
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	4798      	blx	r3
 8006a24:	4603      	mov	r3, r0
 8006a26:	73fb      	strb	r3, [r7, #15]
      break;
 8006a28:	e04a      	b.n	8006ac0 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	785b      	ldrb	r3, [r3, #1]
 8006a2e:	2b09      	cmp	r3, #9
 8006a30:	d83b      	bhi.n	8006aaa <USBD_StdDevReq+0xba>
 8006a32:	a201      	add	r2, pc, #4	; (adr r2, 8006a38 <USBD_StdDevReq+0x48>)
 8006a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a38:	08006a8d 	.word	0x08006a8d
 8006a3c:	08006aa1 	.word	0x08006aa1
 8006a40:	08006aab 	.word	0x08006aab
 8006a44:	08006a97 	.word	0x08006a97
 8006a48:	08006aab 	.word	0x08006aab
 8006a4c:	08006a6b 	.word	0x08006a6b
 8006a50:	08006a61 	.word	0x08006a61
 8006a54:	08006aab 	.word	0x08006aab
 8006a58:	08006a83 	.word	0x08006a83
 8006a5c:	08006a75 	.word	0x08006a75
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006a60:	6839      	ldr	r1, [r7, #0]
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f000 f9de 	bl	8006e24 <USBD_GetDescriptor>
          break;
 8006a68:	e024      	b.n	8006ab4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006a6a:	6839      	ldr	r1, [r7, #0]
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 fb43 	bl	80070f8 <USBD_SetAddress>
          break;
 8006a72:	e01f      	b.n	8006ab4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006a74:	6839      	ldr	r1, [r7, #0]
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f000 fb82 	bl	8007180 <USBD_SetConfig>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	73fb      	strb	r3, [r7, #15]
          break;
 8006a80:	e018      	b.n	8006ab4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006a82:	6839      	ldr	r1, [r7, #0]
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	f000 fc21 	bl	80072cc <USBD_GetConfig>
          break;
 8006a8a:	e013      	b.n	8006ab4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006a8c:	6839      	ldr	r1, [r7, #0]
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 fc52 	bl	8007338 <USBD_GetStatus>
          break;
 8006a94:	e00e      	b.n	8006ab4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006a96:	6839      	ldr	r1, [r7, #0]
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f000 fc81 	bl	80073a0 <USBD_SetFeature>
          break;
 8006a9e:	e009      	b.n	8006ab4 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006aa0:	6839      	ldr	r1, [r7, #0]
 8006aa2:	6878      	ldr	r0, [r7, #4]
 8006aa4:	f000 fc90 	bl	80073c8 <USBD_ClrFeature>
          break;
 8006aa8:	e004      	b.n	8006ab4 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8006aaa:	6839      	ldr	r1, [r7, #0]
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 fce7 	bl	8007480 <USBD_CtlError>
          break;
 8006ab2:	bf00      	nop
      }
      break;
 8006ab4:	e004      	b.n	8006ac0 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8006ab6:	6839      	ldr	r1, [r7, #0]
 8006ab8:	6878      	ldr	r0, [r7, #4]
 8006aba:	f000 fce1 	bl	8007480 <USBD_CtlError>
      break;
 8006abe:	bf00      	nop
  }

  return ret;
 8006ac0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	3710      	adds	r7, #16
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}
 8006aca:	bf00      	nop

08006acc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b084      	sub	sp, #16
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	781b      	ldrb	r3, [r3, #0]
 8006ade:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006ae2:	2b40      	cmp	r3, #64	; 0x40
 8006ae4:	d005      	beq.n	8006af2 <USBD_StdItfReq+0x26>
 8006ae6:	2b40      	cmp	r3, #64	; 0x40
 8006ae8:	d82f      	bhi.n	8006b4a <USBD_StdItfReq+0x7e>
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d001      	beq.n	8006af2 <USBD_StdItfReq+0x26>
 8006aee:	2b20      	cmp	r3, #32
 8006af0:	d12b      	bne.n	8006b4a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	3b01      	subs	r3, #1
 8006afc:	2b02      	cmp	r3, #2
 8006afe:	d81d      	bhi.n	8006b3c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	889b      	ldrh	r3, [r3, #4]
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d813      	bhi.n	8006b32 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	6839      	ldr	r1, [r7, #0]
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	4798      	blx	r3
 8006b18:	4603      	mov	r3, r0
 8006b1a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	88db      	ldrh	r3, [r3, #6]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d110      	bne.n	8006b46 <USBD_StdItfReq+0x7a>
 8006b24:	7bfb      	ldrb	r3, [r7, #15]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d10d      	bne.n	8006b46 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f000 fd73 	bl	8007616 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006b30:	e009      	b.n	8006b46 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8006b32:	6839      	ldr	r1, [r7, #0]
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f000 fca3 	bl	8007480 <USBD_CtlError>
          break;
 8006b3a:	e004      	b.n	8006b46 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8006b3c:	6839      	ldr	r1, [r7, #0]
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 fc9e 	bl	8007480 <USBD_CtlError>
          break;
 8006b44:	e000      	b.n	8006b48 <USBD_StdItfReq+0x7c>
          break;
 8006b46:	bf00      	nop
      }
      break;
 8006b48:	e004      	b.n	8006b54 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8006b4a:	6839      	ldr	r1, [r7, #0]
 8006b4c:	6878      	ldr	r0, [r7, #4]
 8006b4e:	f000 fc97 	bl	8007480 <USBD_CtlError>
      break;
 8006b52:	bf00      	nop
  }

  return ret;
 8006b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3710      	adds	r7, #16
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}

08006b5e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b5e:	b580      	push	{r7, lr}
 8006b60:	b084      	sub	sp, #16
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
 8006b66:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	889b      	ldrh	r3, [r3, #4]
 8006b70:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	781b      	ldrb	r3, [r3, #0]
 8006b76:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006b7a:	2b40      	cmp	r3, #64	; 0x40
 8006b7c:	d007      	beq.n	8006b8e <USBD_StdEPReq+0x30>
 8006b7e:	2b40      	cmp	r3, #64	; 0x40
 8006b80:	f200 8145 	bhi.w	8006e0e <USBD_StdEPReq+0x2b0>
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d00c      	beq.n	8006ba2 <USBD_StdEPReq+0x44>
 8006b88:	2b20      	cmp	r3, #32
 8006b8a:	f040 8140 	bne.w	8006e0e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	6839      	ldr	r1, [r7, #0]
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	4798      	blx	r3
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	73fb      	strb	r3, [r7, #15]
      break;
 8006ba0:	e13a      	b.n	8006e18 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	785b      	ldrb	r3, [r3, #1]
 8006ba6:	2b03      	cmp	r3, #3
 8006ba8:	d007      	beq.n	8006bba <USBD_StdEPReq+0x5c>
 8006baa:	2b03      	cmp	r3, #3
 8006bac:	f300 8129 	bgt.w	8006e02 <USBD_StdEPReq+0x2a4>
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d07f      	beq.n	8006cb4 <USBD_StdEPReq+0x156>
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d03c      	beq.n	8006c32 <USBD_StdEPReq+0xd4>
 8006bb8:	e123      	b.n	8006e02 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	2b02      	cmp	r3, #2
 8006bc4:	d002      	beq.n	8006bcc <USBD_StdEPReq+0x6e>
 8006bc6:	2b03      	cmp	r3, #3
 8006bc8:	d016      	beq.n	8006bf8 <USBD_StdEPReq+0x9a>
 8006bca:	e02c      	b.n	8006c26 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006bcc:	7bbb      	ldrb	r3, [r7, #14]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00d      	beq.n	8006bee <USBD_StdEPReq+0x90>
 8006bd2:	7bbb      	ldrb	r3, [r7, #14]
 8006bd4:	2b80      	cmp	r3, #128	; 0x80
 8006bd6:	d00a      	beq.n	8006bee <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006bd8:	7bbb      	ldrb	r3, [r7, #14]
 8006bda:	4619      	mov	r1, r3
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f001 f939 	bl	8007e54 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006be2:	2180      	movs	r1, #128	; 0x80
 8006be4:	6878      	ldr	r0, [r7, #4]
 8006be6:	f001 f935 	bl	8007e54 <USBD_LL_StallEP>
 8006bea:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006bec:	e020      	b.n	8006c30 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8006bee:	6839      	ldr	r1, [r7, #0]
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f000 fc45 	bl	8007480 <USBD_CtlError>
              break;
 8006bf6:	e01b      	b.n	8006c30 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	885b      	ldrh	r3, [r3, #2]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d10e      	bne.n	8006c1e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006c00:	7bbb      	ldrb	r3, [r7, #14]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d00b      	beq.n	8006c1e <USBD_StdEPReq+0xc0>
 8006c06:	7bbb      	ldrb	r3, [r7, #14]
 8006c08:	2b80      	cmp	r3, #128	; 0x80
 8006c0a:	d008      	beq.n	8006c1e <USBD_StdEPReq+0xc0>
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	88db      	ldrh	r3, [r3, #6]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d104      	bne.n	8006c1e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006c14:	7bbb      	ldrb	r3, [r7, #14]
 8006c16:	4619      	mov	r1, r3
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f001 f91b 	bl	8007e54 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 fcf9 	bl	8007616 <USBD_CtlSendStatus>

              break;
 8006c24:	e004      	b.n	8006c30 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8006c26:	6839      	ldr	r1, [r7, #0]
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 fc29 	bl	8007480 <USBD_CtlError>
              break;
 8006c2e:	bf00      	nop
          }
          break;
 8006c30:	e0ec      	b.n	8006e0c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	2b02      	cmp	r3, #2
 8006c3c:	d002      	beq.n	8006c44 <USBD_StdEPReq+0xe6>
 8006c3e:	2b03      	cmp	r3, #3
 8006c40:	d016      	beq.n	8006c70 <USBD_StdEPReq+0x112>
 8006c42:	e030      	b.n	8006ca6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006c44:	7bbb      	ldrb	r3, [r7, #14]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d00d      	beq.n	8006c66 <USBD_StdEPReq+0x108>
 8006c4a:	7bbb      	ldrb	r3, [r7, #14]
 8006c4c:	2b80      	cmp	r3, #128	; 0x80
 8006c4e:	d00a      	beq.n	8006c66 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006c50:	7bbb      	ldrb	r3, [r7, #14]
 8006c52:	4619      	mov	r1, r3
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f001 f8fd 	bl	8007e54 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006c5a:	2180      	movs	r1, #128	; 0x80
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f001 f8f9 	bl	8007e54 <USBD_LL_StallEP>
 8006c62:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006c64:	e025      	b.n	8006cb2 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8006c66:	6839      	ldr	r1, [r7, #0]
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f000 fc09 	bl	8007480 <USBD_CtlError>
              break;
 8006c6e:	e020      	b.n	8006cb2 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	885b      	ldrh	r3, [r3, #2]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d11b      	bne.n	8006cb0 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006c78:	7bbb      	ldrb	r3, [r7, #14]
 8006c7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d004      	beq.n	8006c8c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006c82:	7bbb      	ldrb	r3, [r7, #14]
 8006c84:	4619      	mov	r1, r3
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f001 f903 	bl	8007e92 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 fcc2 	bl	8007616 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c98:	689b      	ldr	r3, [r3, #8]
 8006c9a:	6839      	ldr	r1, [r7, #0]
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	4798      	blx	r3
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8006ca4:	e004      	b.n	8006cb0 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8006ca6:	6839      	ldr	r1, [r7, #0]
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f000 fbe9 	bl	8007480 <USBD_CtlError>
              break;
 8006cae:	e000      	b.n	8006cb2 <USBD_StdEPReq+0x154>
              break;
 8006cb0:	bf00      	nop
          }
          break;
 8006cb2:	e0ab      	b.n	8006e0c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	2b02      	cmp	r3, #2
 8006cbe:	d002      	beq.n	8006cc6 <USBD_StdEPReq+0x168>
 8006cc0:	2b03      	cmp	r3, #3
 8006cc2:	d032      	beq.n	8006d2a <USBD_StdEPReq+0x1cc>
 8006cc4:	e097      	b.n	8006df6 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006cc6:	7bbb      	ldrb	r3, [r7, #14]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d007      	beq.n	8006cdc <USBD_StdEPReq+0x17e>
 8006ccc:	7bbb      	ldrb	r3, [r7, #14]
 8006cce:	2b80      	cmp	r3, #128	; 0x80
 8006cd0:	d004      	beq.n	8006cdc <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8006cd2:	6839      	ldr	r1, [r7, #0]
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f000 fbd3 	bl	8007480 <USBD_CtlError>
                break;
 8006cda:	e091      	b.n	8006e00 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006cdc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	da0b      	bge.n	8006cfc <USBD_StdEPReq+0x19e>
 8006ce4:	7bbb      	ldrb	r3, [r7, #14]
 8006ce6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006cea:	4613      	mov	r3, r2
 8006cec:	009b      	lsls	r3, r3, #2
 8006cee:	4413      	add	r3, r2
 8006cf0:	009b      	lsls	r3, r3, #2
 8006cf2:	3310      	adds	r3, #16
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	4413      	add	r3, r2
 8006cf8:	3304      	adds	r3, #4
 8006cfa:	e00b      	b.n	8006d14 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006cfc:	7bbb      	ldrb	r3, [r7, #14]
 8006cfe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d02:	4613      	mov	r3, r2
 8006d04:	009b      	lsls	r3, r3, #2
 8006d06:	4413      	add	r3, r2
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	4413      	add	r3, r2
 8006d12:	3304      	adds	r3, #4
 8006d14:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	2202      	movs	r2, #2
 8006d20:	4619      	mov	r1, r3
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f000 fc1d 	bl	8007562 <USBD_CtlSendData>
              break;
 8006d28:	e06a      	b.n	8006e00 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006d2a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	da11      	bge.n	8006d56 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006d32:	7bbb      	ldrb	r3, [r7, #14]
 8006d34:	f003 020f 	and.w	r2, r3, #15
 8006d38:	6879      	ldr	r1, [r7, #4]
 8006d3a:	4613      	mov	r3, r2
 8006d3c:	009b      	lsls	r3, r3, #2
 8006d3e:	4413      	add	r3, r2
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	440b      	add	r3, r1
 8006d44:	3324      	adds	r3, #36	; 0x24
 8006d46:	881b      	ldrh	r3, [r3, #0]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d117      	bne.n	8006d7c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006d4c:	6839      	ldr	r1, [r7, #0]
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 fb96 	bl	8007480 <USBD_CtlError>
                  break;
 8006d54:	e054      	b.n	8006e00 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006d56:	7bbb      	ldrb	r3, [r7, #14]
 8006d58:	f003 020f 	and.w	r2, r3, #15
 8006d5c:	6879      	ldr	r1, [r7, #4]
 8006d5e:	4613      	mov	r3, r2
 8006d60:	009b      	lsls	r3, r3, #2
 8006d62:	4413      	add	r3, r2
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	440b      	add	r3, r1
 8006d68:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006d6c:	881b      	ldrh	r3, [r3, #0]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d104      	bne.n	8006d7c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006d72:	6839      	ldr	r1, [r7, #0]
 8006d74:	6878      	ldr	r0, [r7, #4]
 8006d76:	f000 fb83 	bl	8007480 <USBD_CtlError>
                  break;
 8006d7a:	e041      	b.n	8006e00 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	da0b      	bge.n	8006d9c <USBD_StdEPReq+0x23e>
 8006d84:	7bbb      	ldrb	r3, [r7, #14]
 8006d86:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006d8a:	4613      	mov	r3, r2
 8006d8c:	009b      	lsls	r3, r3, #2
 8006d8e:	4413      	add	r3, r2
 8006d90:	009b      	lsls	r3, r3, #2
 8006d92:	3310      	adds	r3, #16
 8006d94:	687a      	ldr	r2, [r7, #4]
 8006d96:	4413      	add	r3, r2
 8006d98:	3304      	adds	r3, #4
 8006d9a:	e00b      	b.n	8006db4 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006d9c:	7bbb      	ldrb	r3, [r7, #14]
 8006d9e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006da2:	4613      	mov	r3, r2
 8006da4:	009b      	lsls	r3, r3, #2
 8006da6:	4413      	add	r3, r2
 8006da8:	009b      	lsls	r3, r3, #2
 8006daa:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	4413      	add	r3, r2
 8006db2:	3304      	adds	r3, #4
 8006db4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006db6:	7bbb      	ldrb	r3, [r7, #14]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d002      	beq.n	8006dc2 <USBD_StdEPReq+0x264>
 8006dbc:	7bbb      	ldrb	r3, [r7, #14]
 8006dbe:	2b80      	cmp	r3, #128	; 0x80
 8006dc0:	d103      	bne.n	8006dca <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	601a      	str	r2, [r3, #0]
 8006dc8:	e00e      	b.n	8006de8 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006dca:	7bbb      	ldrb	r3, [r7, #14]
 8006dcc:	4619      	mov	r1, r3
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f001 f87e 	bl	8007ed0 <USBD_LL_IsStallEP>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d003      	beq.n	8006de2 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	2201      	movs	r2, #1
 8006dde:	601a      	str	r2, [r3, #0]
 8006de0:	e002      	b.n	8006de8 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	2200      	movs	r2, #0
 8006de6:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	2202      	movs	r2, #2
 8006dec:	4619      	mov	r1, r3
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f000 fbb7 	bl	8007562 <USBD_CtlSendData>
              break;
 8006df4:	e004      	b.n	8006e00 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8006df6:	6839      	ldr	r1, [r7, #0]
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f000 fb41 	bl	8007480 <USBD_CtlError>
              break;
 8006dfe:	bf00      	nop
          }
          break;
 8006e00:	e004      	b.n	8006e0c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8006e02:	6839      	ldr	r1, [r7, #0]
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f000 fb3b 	bl	8007480 <USBD_CtlError>
          break;
 8006e0a:	bf00      	nop
      }
      break;
 8006e0c:	e004      	b.n	8006e18 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8006e0e:	6839      	ldr	r1, [r7, #0]
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f000 fb35 	bl	8007480 <USBD_CtlError>
      break;
 8006e16:	bf00      	nop
  }

  return ret;
 8006e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	3710      	adds	r7, #16
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}
	...

08006e24 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b084      	sub	sp, #16
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006e2e:	2300      	movs	r3, #0
 8006e30:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006e32:	2300      	movs	r3, #0
 8006e34:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006e36:	2300      	movs	r3, #0
 8006e38:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	885b      	ldrh	r3, [r3, #2]
 8006e3e:	0a1b      	lsrs	r3, r3, #8
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	3b01      	subs	r3, #1
 8006e44:	2b06      	cmp	r3, #6
 8006e46:	f200 8128 	bhi.w	800709a <USBD_GetDescriptor+0x276>
 8006e4a:	a201      	add	r2, pc, #4	; (adr r2, 8006e50 <USBD_GetDescriptor+0x2c>)
 8006e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e50:	08006e6d 	.word	0x08006e6d
 8006e54:	08006e85 	.word	0x08006e85
 8006e58:	08006ec5 	.word	0x08006ec5
 8006e5c:	0800709b 	.word	0x0800709b
 8006e60:	0800709b 	.word	0x0800709b
 8006e64:	0800703b 	.word	0x0800703b
 8006e68:	08007067 	.word	0x08007067
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	7c12      	ldrb	r2, [r2, #16]
 8006e78:	f107 0108 	add.w	r1, r7, #8
 8006e7c:	4610      	mov	r0, r2
 8006e7e:	4798      	blx	r3
 8006e80:	60f8      	str	r0, [r7, #12]
      break;
 8006e82:	e112      	b.n	80070aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	7c1b      	ldrb	r3, [r3, #16]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d10d      	bne.n	8006ea8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e94:	f107 0208 	add.w	r2, r7, #8
 8006e98:	4610      	mov	r0, r2
 8006e9a:	4798      	blx	r3
 8006e9c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	2202      	movs	r2, #2
 8006ea4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006ea6:	e100      	b.n	80070aa <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eb0:	f107 0208 	add.w	r2, r7, #8
 8006eb4:	4610      	mov	r0, r2
 8006eb6:	4798      	blx	r3
 8006eb8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	2202      	movs	r2, #2
 8006ec0:	701a      	strb	r2, [r3, #0]
      break;
 8006ec2:	e0f2      	b.n	80070aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	885b      	ldrh	r3, [r3, #2]
 8006ec8:	b2db      	uxtb	r3, r3
 8006eca:	2b05      	cmp	r3, #5
 8006ecc:	f200 80ac 	bhi.w	8007028 <USBD_GetDescriptor+0x204>
 8006ed0:	a201      	add	r2, pc, #4	; (adr r2, 8006ed8 <USBD_GetDescriptor+0xb4>)
 8006ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed6:	bf00      	nop
 8006ed8:	08006ef1 	.word	0x08006ef1
 8006edc:	08006f25 	.word	0x08006f25
 8006ee0:	08006f59 	.word	0x08006f59
 8006ee4:	08006f8d 	.word	0x08006f8d
 8006ee8:	08006fc1 	.word	0x08006fc1
 8006eec:	08006ff5 	.word	0x08006ff5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d00b      	beq.n	8006f14 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	7c12      	ldrb	r2, [r2, #16]
 8006f08:	f107 0108 	add.w	r1, r7, #8
 8006f0c:	4610      	mov	r0, r2
 8006f0e:	4798      	blx	r3
 8006f10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f12:	e091      	b.n	8007038 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f14:	6839      	ldr	r1, [r7, #0]
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f000 fab2 	bl	8007480 <USBD_CtlError>
            err++;
 8006f1c:	7afb      	ldrb	r3, [r7, #11]
 8006f1e:	3301      	adds	r3, #1
 8006f20:	72fb      	strb	r3, [r7, #11]
          break;
 8006f22:	e089      	b.n	8007038 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f2a:	689b      	ldr	r3, [r3, #8]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d00b      	beq.n	8006f48 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	687a      	ldr	r2, [r7, #4]
 8006f3a:	7c12      	ldrb	r2, [r2, #16]
 8006f3c:	f107 0108 	add.w	r1, r7, #8
 8006f40:	4610      	mov	r0, r2
 8006f42:	4798      	blx	r3
 8006f44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f46:	e077      	b.n	8007038 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f48:	6839      	ldr	r1, [r7, #0]
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f000 fa98 	bl	8007480 <USBD_CtlError>
            err++;
 8006f50:	7afb      	ldrb	r3, [r7, #11]
 8006f52:	3301      	adds	r3, #1
 8006f54:	72fb      	strb	r3, [r7, #11]
          break;
 8006f56:	e06f      	b.n	8007038 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f5e:	68db      	ldr	r3, [r3, #12]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d00b      	beq.n	8006f7c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f6a:	68db      	ldr	r3, [r3, #12]
 8006f6c:	687a      	ldr	r2, [r7, #4]
 8006f6e:	7c12      	ldrb	r2, [r2, #16]
 8006f70:	f107 0108 	add.w	r1, r7, #8
 8006f74:	4610      	mov	r0, r2
 8006f76:	4798      	blx	r3
 8006f78:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f7a:	e05d      	b.n	8007038 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f7c:	6839      	ldr	r1, [r7, #0]
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 fa7e 	bl	8007480 <USBD_CtlError>
            err++;
 8006f84:	7afb      	ldrb	r3, [r7, #11]
 8006f86:	3301      	adds	r3, #1
 8006f88:	72fb      	strb	r3, [r7, #11]
          break;
 8006f8a:	e055      	b.n	8007038 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f92:	691b      	ldr	r3, [r3, #16]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d00b      	beq.n	8006fb0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006f9e:	691b      	ldr	r3, [r3, #16]
 8006fa0:	687a      	ldr	r2, [r7, #4]
 8006fa2:	7c12      	ldrb	r2, [r2, #16]
 8006fa4:	f107 0108 	add.w	r1, r7, #8
 8006fa8:	4610      	mov	r0, r2
 8006faa:	4798      	blx	r3
 8006fac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006fae:	e043      	b.n	8007038 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006fb0:	6839      	ldr	r1, [r7, #0]
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 fa64 	bl	8007480 <USBD_CtlError>
            err++;
 8006fb8:	7afb      	ldrb	r3, [r7, #11]
 8006fba:	3301      	adds	r3, #1
 8006fbc:	72fb      	strb	r3, [r7, #11]
          break;
 8006fbe:	e03b      	b.n	8007038 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006fc6:	695b      	ldr	r3, [r3, #20]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d00b      	beq.n	8006fe4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006fd2:	695b      	ldr	r3, [r3, #20]
 8006fd4:	687a      	ldr	r2, [r7, #4]
 8006fd6:	7c12      	ldrb	r2, [r2, #16]
 8006fd8:	f107 0108 	add.w	r1, r7, #8
 8006fdc:	4610      	mov	r0, r2
 8006fde:	4798      	blx	r3
 8006fe0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006fe2:	e029      	b.n	8007038 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006fe4:	6839      	ldr	r1, [r7, #0]
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f000 fa4a 	bl	8007480 <USBD_CtlError>
            err++;
 8006fec:	7afb      	ldrb	r3, [r7, #11]
 8006fee:	3301      	adds	r3, #1
 8006ff0:	72fb      	strb	r3, [r7, #11]
          break;
 8006ff2:	e021      	b.n	8007038 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006ffa:	699b      	ldr	r3, [r3, #24]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d00b      	beq.n	8007018 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007006:	699b      	ldr	r3, [r3, #24]
 8007008:	687a      	ldr	r2, [r7, #4]
 800700a:	7c12      	ldrb	r2, [r2, #16]
 800700c:	f107 0108 	add.w	r1, r7, #8
 8007010:	4610      	mov	r0, r2
 8007012:	4798      	blx	r3
 8007014:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007016:	e00f      	b.n	8007038 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007018:	6839      	ldr	r1, [r7, #0]
 800701a:	6878      	ldr	r0, [r7, #4]
 800701c:	f000 fa30 	bl	8007480 <USBD_CtlError>
            err++;
 8007020:	7afb      	ldrb	r3, [r7, #11]
 8007022:	3301      	adds	r3, #1
 8007024:	72fb      	strb	r3, [r7, #11]
          break;
 8007026:	e007      	b.n	8007038 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007028:	6839      	ldr	r1, [r7, #0]
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f000 fa28 	bl	8007480 <USBD_CtlError>
          err++;
 8007030:	7afb      	ldrb	r3, [r7, #11]
 8007032:	3301      	adds	r3, #1
 8007034:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8007036:	bf00      	nop
      }
      break;
 8007038:	e037      	b.n	80070aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	7c1b      	ldrb	r3, [r3, #16]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d109      	bne.n	8007056 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800704a:	f107 0208 	add.w	r2, r7, #8
 800704e:	4610      	mov	r0, r2
 8007050:	4798      	blx	r3
 8007052:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007054:	e029      	b.n	80070aa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007056:	6839      	ldr	r1, [r7, #0]
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 fa11 	bl	8007480 <USBD_CtlError>
        err++;
 800705e:	7afb      	ldrb	r3, [r7, #11]
 8007060:	3301      	adds	r3, #1
 8007062:	72fb      	strb	r3, [r7, #11]
      break;
 8007064:	e021      	b.n	80070aa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	7c1b      	ldrb	r3, [r3, #16]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d10d      	bne.n	800708a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007076:	f107 0208 	add.w	r2, r7, #8
 800707a:	4610      	mov	r0, r2
 800707c:	4798      	blx	r3
 800707e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	3301      	adds	r3, #1
 8007084:	2207      	movs	r2, #7
 8007086:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007088:	e00f      	b.n	80070aa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800708a:	6839      	ldr	r1, [r7, #0]
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f000 f9f7 	bl	8007480 <USBD_CtlError>
        err++;
 8007092:	7afb      	ldrb	r3, [r7, #11]
 8007094:	3301      	adds	r3, #1
 8007096:	72fb      	strb	r3, [r7, #11]
      break;
 8007098:	e007      	b.n	80070aa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800709a:	6839      	ldr	r1, [r7, #0]
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f000 f9ef 	bl	8007480 <USBD_CtlError>
      err++;
 80070a2:	7afb      	ldrb	r3, [r7, #11]
 80070a4:	3301      	adds	r3, #1
 80070a6:	72fb      	strb	r3, [r7, #11]
      break;
 80070a8:	bf00      	nop
  }

  if (err != 0U)
 80070aa:	7afb      	ldrb	r3, [r7, #11]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d11e      	bne.n	80070ee <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	88db      	ldrh	r3, [r3, #6]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d016      	beq.n	80070e6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80070b8:	893b      	ldrh	r3, [r7, #8]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d00e      	beq.n	80070dc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	88da      	ldrh	r2, [r3, #6]
 80070c2:	893b      	ldrh	r3, [r7, #8]
 80070c4:	4293      	cmp	r3, r2
 80070c6:	bf28      	it	cs
 80070c8:	4613      	movcs	r3, r2
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80070ce:	893b      	ldrh	r3, [r7, #8]
 80070d0:	461a      	mov	r2, r3
 80070d2:	68f9      	ldr	r1, [r7, #12]
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 fa44 	bl	8007562 <USBD_CtlSendData>
 80070da:	e009      	b.n	80070f0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80070dc:	6839      	ldr	r1, [r7, #0]
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f000 f9ce 	bl	8007480 <USBD_CtlError>
 80070e4:	e004      	b.n	80070f0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f000 fa95 	bl	8007616 <USBD_CtlSendStatus>
 80070ec:	e000      	b.n	80070f0 <USBD_GetDescriptor+0x2cc>
    return;
 80070ee:	bf00      	nop
  }
}
 80070f0:	3710      	adds	r7, #16
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}
 80070f6:	bf00      	nop

080070f8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	889b      	ldrh	r3, [r3, #4]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d131      	bne.n	800716e <USBD_SetAddress+0x76>
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	88db      	ldrh	r3, [r3, #6]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d12d      	bne.n	800716e <USBD_SetAddress+0x76>
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	885b      	ldrh	r3, [r3, #2]
 8007116:	2b7f      	cmp	r3, #127	; 0x7f
 8007118:	d829      	bhi.n	800716e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	885b      	ldrh	r3, [r3, #2]
 800711e:	b2db      	uxtb	r3, r3
 8007120:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007124:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800712c:	b2db      	uxtb	r3, r3
 800712e:	2b03      	cmp	r3, #3
 8007130:	d104      	bne.n	800713c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007132:	6839      	ldr	r1, [r7, #0]
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f000 f9a3 	bl	8007480 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800713a:	e01d      	b.n	8007178 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	7bfa      	ldrb	r2, [r7, #15]
 8007140:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007144:	7bfb      	ldrb	r3, [r7, #15]
 8007146:	4619      	mov	r1, r3
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f000 feed 	bl	8007f28 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800714e:	6878      	ldr	r0, [r7, #4]
 8007150:	f000 fa61 	bl	8007616 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007154:	7bfb      	ldrb	r3, [r7, #15]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d004      	beq.n	8007164 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2202      	movs	r2, #2
 800715e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007162:	e009      	b.n	8007178 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800716c:	e004      	b.n	8007178 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800716e:	6839      	ldr	r1, [r7, #0]
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f000 f985 	bl	8007480 <USBD_CtlError>
  }
}
 8007176:	bf00      	nop
 8007178:	bf00      	nop
 800717a:	3710      	adds	r7, #16
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}

08007180 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b084      	sub	sp, #16
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
 8007188:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800718a:	2300      	movs	r3, #0
 800718c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	885b      	ldrh	r3, [r3, #2]
 8007192:	b2da      	uxtb	r2, r3
 8007194:	4b4c      	ldr	r3, [pc, #304]	; (80072c8 <USBD_SetConfig+0x148>)
 8007196:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007198:	4b4b      	ldr	r3, [pc, #300]	; (80072c8 <USBD_SetConfig+0x148>)
 800719a:	781b      	ldrb	r3, [r3, #0]
 800719c:	2b01      	cmp	r3, #1
 800719e:	d905      	bls.n	80071ac <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80071a0:	6839      	ldr	r1, [r7, #0]
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 f96c 	bl	8007480 <USBD_CtlError>
    return USBD_FAIL;
 80071a8:	2303      	movs	r3, #3
 80071aa:	e088      	b.n	80072be <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	2b02      	cmp	r3, #2
 80071b6:	d002      	beq.n	80071be <USBD_SetConfig+0x3e>
 80071b8:	2b03      	cmp	r3, #3
 80071ba:	d025      	beq.n	8007208 <USBD_SetConfig+0x88>
 80071bc:	e071      	b.n	80072a2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80071be:	4b42      	ldr	r3, [pc, #264]	; (80072c8 <USBD_SetConfig+0x148>)
 80071c0:	781b      	ldrb	r3, [r3, #0]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d01c      	beq.n	8007200 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80071c6:	4b40      	ldr	r3, [pc, #256]	; (80072c8 <USBD_SetConfig+0x148>)
 80071c8:	781b      	ldrb	r3, [r3, #0]
 80071ca:	461a      	mov	r2, r3
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80071d0:	4b3d      	ldr	r3, [pc, #244]	; (80072c8 <USBD_SetConfig+0x148>)
 80071d2:	781b      	ldrb	r3, [r3, #0]
 80071d4:	4619      	mov	r1, r3
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f7ff f948 	bl	800646c <USBD_SetClassConfig>
 80071dc:	4603      	mov	r3, r0
 80071de:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80071e0:	7bfb      	ldrb	r3, [r7, #15]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d004      	beq.n	80071f0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80071e6:	6839      	ldr	r1, [r7, #0]
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f000 f949 	bl	8007480 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80071ee:	e065      	b.n	80072bc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f000 fa10 	bl	8007616 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2203      	movs	r2, #3
 80071fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80071fe:	e05d      	b.n	80072bc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f000 fa08 	bl	8007616 <USBD_CtlSendStatus>
      break;
 8007206:	e059      	b.n	80072bc <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007208:	4b2f      	ldr	r3, [pc, #188]	; (80072c8 <USBD_SetConfig+0x148>)
 800720a:	781b      	ldrb	r3, [r3, #0]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d112      	bne.n	8007236 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2202      	movs	r2, #2
 8007214:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8007218:	4b2b      	ldr	r3, [pc, #172]	; (80072c8 <USBD_SetConfig+0x148>)
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	461a      	mov	r2, r3
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007222:	4b29      	ldr	r3, [pc, #164]	; (80072c8 <USBD_SetConfig+0x148>)
 8007224:	781b      	ldrb	r3, [r3, #0]
 8007226:	4619      	mov	r1, r3
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f7ff f93b 	bl	80064a4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	f000 f9f1 	bl	8007616 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007234:	e042      	b.n	80072bc <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8007236:	4b24      	ldr	r3, [pc, #144]	; (80072c8 <USBD_SetConfig+0x148>)
 8007238:	781b      	ldrb	r3, [r3, #0]
 800723a:	461a      	mov	r2, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	429a      	cmp	r2, r3
 8007242:	d02a      	beq.n	800729a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	685b      	ldr	r3, [r3, #4]
 8007248:	b2db      	uxtb	r3, r3
 800724a:	4619      	mov	r1, r3
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f7ff f929 	bl	80064a4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007252:	4b1d      	ldr	r3, [pc, #116]	; (80072c8 <USBD_SetConfig+0x148>)
 8007254:	781b      	ldrb	r3, [r3, #0]
 8007256:	461a      	mov	r2, r3
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800725c:	4b1a      	ldr	r3, [pc, #104]	; (80072c8 <USBD_SetConfig+0x148>)
 800725e:	781b      	ldrb	r3, [r3, #0]
 8007260:	4619      	mov	r1, r3
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f7ff f902 	bl	800646c <USBD_SetClassConfig>
 8007268:	4603      	mov	r3, r0
 800726a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800726c:	7bfb      	ldrb	r3, [r7, #15]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d00f      	beq.n	8007292 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8007272:	6839      	ldr	r1, [r7, #0]
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 f903 	bl	8007480 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	b2db      	uxtb	r3, r3
 8007280:	4619      	mov	r1, r3
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f7ff f90e 	bl	80064a4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2202      	movs	r2, #2
 800728c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007290:	e014      	b.n	80072bc <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f000 f9bf 	bl	8007616 <USBD_CtlSendStatus>
      break;
 8007298:	e010      	b.n	80072bc <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f000 f9bb 	bl	8007616 <USBD_CtlSendStatus>
      break;
 80072a0:	e00c      	b.n	80072bc <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80072a2:	6839      	ldr	r1, [r7, #0]
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f000 f8eb 	bl	8007480 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80072aa:	4b07      	ldr	r3, [pc, #28]	; (80072c8 <USBD_SetConfig+0x148>)
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	4619      	mov	r1, r3
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	f7ff f8f7 	bl	80064a4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80072b6:	2303      	movs	r3, #3
 80072b8:	73fb      	strb	r3, [r7, #15]
      break;
 80072ba:	bf00      	nop
  }

  return ret;
 80072bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80072be:	4618      	mov	r0, r3
 80072c0:	3710      	adds	r7, #16
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bd80      	pop	{r7, pc}
 80072c6:	bf00      	nop
 80072c8:	20000244 	.word	0x20000244

080072cc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b082      	sub	sp, #8
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
 80072d4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	88db      	ldrh	r3, [r3, #6]
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d004      	beq.n	80072e8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80072de:	6839      	ldr	r1, [r7, #0]
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f000 f8cd 	bl	8007480 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80072e6:	e023      	b.n	8007330 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80072ee:	b2db      	uxtb	r3, r3
 80072f0:	2b02      	cmp	r3, #2
 80072f2:	dc02      	bgt.n	80072fa <USBD_GetConfig+0x2e>
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	dc03      	bgt.n	8007300 <USBD_GetConfig+0x34>
 80072f8:	e015      	b.n	8007326 <USBD_GetConfig+0x5a>
 80072fa:	2b03      	cmp	r3, #3
 80072fc:	d00b      	beq.n	8007316 <USBD_GetConfig+0x4a>
 80072fe:	e012      	b.n	8007326 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2200      	movs	r2, #0
 8007304:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	3308      	adds	r3, #8
 800730a:	2201      	movs	r2, #1
 800730c:	4619      	mov	r1, r3
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 f927 	bl	8007562 <USBD_CtlSendData>
        break;
 8007314:	e00c      	b.n	8007330 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	3304      	adds	r3, #4
 800731a:	2201      	movs	r2, #1
 800731c:	4619      	mov	r1, r3
 800731e:	6878      	ldr	r0, [r7, #4]
 8007320:	f000 f91f 	bl	8007562 <USBD_CtlSendData>
        break;
 8007324:	e004      	b.n	8007330 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007326:	6839      	ldr	r1, [r7, #0]
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 f8a9 	bl	8007480 <USBD_CtlError>
        break;
 800732e:	bf00      	nop
}
 8007330:	bf00      	nop
 8007332:	3708      	adds	r7, #8
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}

08007338 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b082      	sub	sp, #8
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007348:	b2db      	uxtb	r3, r3
 800734a:	3b01      	subs	r3, #1
 800734c:	2b02      	cmp	r3, #2
 800734e:	d81e      	bhi.n	800738e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	88db      	ldrh	r3, [r3, #6]
 8007354:	2b02      	cmp	r3, #2
 8007356:	d004      	beq.n	8007362 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007358:	6839      	ldr	r1, [r7, #0]
 800735a:	6878      	ldr	r0, [r7, #4]
 800735c:	f000 f890 	bl	8007480 <USBD_CtlError>
        break;
 8007360:	e01a      	b.n	8007398 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2201      	movs	r2, #1
 8007366:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800736e:	2b00      	cmp	r3, #0
 8007370:	d005      	beq.n	800737e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	68db      	ldr	r3, [r3, #12]
 8007376:	f043 0202 	orr.w	r2, r3, #2
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	330c      	adds	r3, #12
 8007382:	2202      	movs	r2, #2
 8007384:	4619      	mov	r1, r3
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f000 f8eb 	bl	8007562 <USBD_CtlSendData>
      break;
 800738c:	e004      	b.n	8007398 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800738e:	6839      	ldr	r1, [r7, #0]
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f000 f875 	bl	8007480 <USBD_CtlError>
      break;
 8007396:	bf00      	nop
  }
}
 8007398:	bf00      	nop
 800739a:	3708      	adds	r7, #8
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b082      	sub	sp, #8
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	885b      	ldrh	r3, [r3, #2]
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d106      	bne.n	80073c0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2201      	movs	r2, #1
 80073b6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f000 f92b 	bl	8007616 <USBD_CtlSendStatus>
  }
}
 80073c0:	bf00      	nop
 80073c2:	3708      	adds	r7, #8
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	3b01      	subs	r3, #1
 80073dc:	2b02      	cmp	r3, #2
 80073de:	d80b      	bhi.n	80073f8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	885b      	ldrh	r3, [r3, #2]
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d10c      	bne.n	8007402 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2200      	movs	r2, #0
 80073ec:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f000 f910 	bl	8007616 <USBD_CtlSendStatus>
      }
      break;
 80073f6:	e004      	b.n	8007402 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80073f8:	6839      	ldr	r1, [r7, #0]
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f000 f840 	bl	8007480 <USBD_CtlError>
      break;
 8007400:	e000      	b.n	8007404 <USBD_ClrFeature+0x3c>
      break;
 8007402:	bf00      	nop
  }
}
 8007404:	bf00      	nop
 8007406:	3708      	adds	r7, #8
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b084      	sub	sp, #16
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	781a      	ldrb	r2, [r3, #0]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	3301      	adds	r3, #1
 8007426:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	781a      	ldrb	r2, [r3, #0]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	3301      	adds	r3, #1
 8007434:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007436:	68f8      	ldr	r0, [r7, #12]
 8007438:	f7ff fabb 	bl	80069b2 <SWAPBYTE>
 800743c:	4603      	mov	r3, r0
 800743e:	461a      	mov	r2, r3
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	3301      	adds	r3, #1
 8007448:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	3301      	adds	r3, #1
 800744e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007450:	68f8      	ldr	r0, [r7, #12]
 8007452:	f7ff faae 	bl	80069b2 <SWAPBYTE>
 8007456:	4603      	mov	r3, r0
 8007458:	461a      	mov	r2, r3
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	3301      	adds	r3, #1
 8007462:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	3301      	adds	r3, #1
 8007468:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800746a:	68f8      	ldr	r0, [r7, #12]
 800746c:	f7ff faa1 	bl	80069b2 <SWAPBYTE>
 8007470:	4603      	mov	r3, r0
 8007472:	461a      	mov	r2, r3
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	80da      	strh	r2, [r3, #6]
}
 8007478:	bf00      	nop
 800747a:	3710      	adds	r7, #16
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b082      	sub	sp, #8
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800748a:	2180      	movs	r1, #128	; 0x80
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	f000 fce1 	bl	8007e54 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007492:	2100      	movs	r1, #0
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f000 fcdd 	bl	8007e54 <USBD_LL_StallEP>
}
 800749a:	bf00      	nop
 800749c:	3708      	adds	r7, #8
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}

080074a2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80074a2:	b580      	push	{r7, lr}
 80074a4:	b086      	sub	sp, #24
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	60f8      	str	r0, [r7, #12]
 80074aa:	60b9      	str	r1, [r7, #8]
 80074ac:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80074ae:	2300      	movs	r3, #0
 80074b0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d036      	beq.n	8007526 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80074bc:	6938      	ldr	r0, [r7, #16]
 80074be:	f000 f836 	bl	800752e <USBD_GetLen>
 80074c2:	4603      	mov	r3, r0
 80074c4:	3301      	adds	r3, #1
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	005b      	lsls	r3, r3, #1
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80074d0:	7dfb      	ldrb	r3, [r7, #23]
 80074d2:	68ba      	ldr	r2, [r7, #8]
 80074d4:	4413      	add	r3, r2
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	7812      	ldrb	r2, [r2, #0]
 80074da:	701a      	strb	r2, [r3, #0]
  idx++;
 80074dc:	7dfb      	ldrb	r3, [r7, #23]
 80074de:	3301      	adds	r3, #1
 80074e0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80074e2:	7dfb      	ldrb	r3, [r7, #23]
 80074e4:	68ba      	ldr	r2, [r7, #8]
 80074e6:	4413      	add	r3, r2
 80074e8:	2203      	movs	r2, #3
 80074ea:	701a      	strb	r2, [r3, #0]
  idx++;
 80074ec:	7dfb      	ldrb	r3, [r7, #23]
 80074ee:	3301      	adds	r3, #1
 80074f0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80074f2:	e013      	b.n	800751c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80074f4:	7dfb      	ldrb	r3, [r7, #23]
 80074f6:	68ba      	ldr	r2, [r7, #8]
 80074f8:	4413      	add	r3, r2
 80074fa:	693a      	ldr	r2, [r7, #16]
 80074fc:	7812      	ldrb	r2, [r2, #0]
 80074fe:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007500:	693b      	ldr	r3, [r7, #16]
 8007502:	3301      	adds	r3, #1
 8007504:	613b      	str	r3, [r7, #16]
    idx++;
 8007506:	7dfb      	ldrb	r3, [r7, #23]
 8007508:	3301      	adds	r3, #1
 800750a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800750c:	7dfb      	ldrb	r3, [r7, #23]
 800750e:	68ba      	ldr	r2, [r7, #8]
 8007510:	4413      	add	r3, r2
 8007512:	2200      	movs	r2, #0
 8007514:	701a      	strb	r2, [r3, #0]
    idx++;
 8007516:	7dfb      	ldrb	r3, [r7, #23]
 8007518:	3301      	adds	r3, #1
 800751a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	781b      	ldrb	r3, [r3, #0]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d1e7      	bne.n	80074f4 <USBD_GetString+0x52>
 8007524:	e000      	b.n	8007528 <USBD_GetString+0x86>
    return;
 8007526:	bf00      	nop
  }
}
 8007528:	3718      	adds	r7, #24
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}

0800752e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800752e:	b480      	push	{r7}
 8007530:	b085      	sub	sp, #20
 8007532:	af00      	add	r7, sp, #0
 8007534:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007536:	2300      	movs	r3, #0
 8007538:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800753e:	e005      	b.n	800754c <USBD_GetLen+0x1e>
  {
    len++;
 8007540:	7bfb      	ldrb	r3, [r7, #15]
 8007542:	3301      	adds	r3, #1
 8007544:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	3301      	adds	r3, #1
 800754a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	781b      	ldrb	r3, [r3, #0]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d1f5      	bne.n	8007540 <USBD_GetLen+0x12>
  }

  return len;
 8007554:	7bfb      	ldrb	r3, [r7, #15]
}
 8007556:	4618      	mov	r0, r3
 8007558:	3714      	adds	r7, #20
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr

08007562 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007562:	b580      	push	{r7, lr}
 8007564:	b084      	sub	sp, #16
 8007566:	af00      	add	r7, sp, #0
 8007568:	60f8      	str	r0, [r7, #12]
 800756a:	60b9      	str	r1, [r7, #8]
 800756c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2202      	movs	r2, #2
 8007572:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	687a      	ldr	r2, [r7, #4]
 800757a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	68ba      	ldr	r2, [r7, #8]
 8007586:	2100      	movs	r1, #0
 8007588:	68f8      	ldr	r0, [r7, #12]
 800758a:	f000 fcec 	bl	8007f66 <USBD_LL_Transmit>

  return USBD_OK;
 800758e:	2300      	movs	r3, #0
}
 8007590:	4618      	mov	r0, r3
 8007592:	3710      	adds	r7, #16
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}

08007598 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	68ba      	ldr	r2, [r7, #8]
 80075a8:	2100      	movs	r1, #0
 80075aa:	68f8      	ldr	r0, [r7, #12]
 80075ac:	f000 fcdb 	bl	8007f66 <USBD_LL_Transmit>

  return USBD_OK;
 80075b0:	2300      	movs	r3, #0
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3710      	adds	r7, #16
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}

080075ba <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80075ba:	b580      	push	{r7, lr}
 80075bc:	b084      	sub	sp, #16
 80075be:	af00      	add	r7, sp, #0
 80075c0:	60f8      	str	r0, [r7, #12]
 80075c2:	60b9      	str	r1, [r7, #8]
 80075c4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2203      	movs	r2, #3
 80075ca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	687a      	ldr	r2, [r7, #4]
 80075da:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	68ba      	ldr	r2, [r7, #8]
 80075e2:	2100      	movs	r1, #0
 80075e4:	68f8      	ldr	r0, [r7, #12]
 80075e6:	f000 fcdf 	bl	8007fa8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80075ea:	2300      	movs	r3, #0
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	3710      	adds	r7, #16
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}

080075f4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b084      	sub	sp, #16
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	60b9      	str	r1, [r7, #8]
 80075fe:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	68ba      	ldr	r2, [r7, #8]
 8007604:	2100      	movs	r1, #0
 8007606:	68f8      	ldr	r0, [r7, #12]
 8007608:	f000 fcce 	bl	8007fa8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800760c:	2300      	movs	r3, #0
}
 800760e:	4618      	mov	r0, r3
 8007610:	3710      	adds	r7, #16
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}

08007616 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007616:	b580      	push	{r7, lr}
 8007618:	b082      	sub	sp, #8
 800761a:	af00      	add	r7, sp, #0
 800761c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2204      	movs	r2, #4
 8007622:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007626:	2300      	movs	r3, #0
 8007628:	2200      	movs	r2, #0
 800762a:	2100      	movs	r1, #0
 800762c:	6878      	ldr	r0, [r7, #4]
 800762e:	f000 fc9a 	bl	8007f66 <USBD_LL_Transmit>

  return USBD_OK;
 8007632:	2300      	movs	r3, #0
}
 8007634:	4618      	mov	r0, r3
 8007636:	3708      	adds	r7, #8
 8007638:	46bd      	mov	sp, r7
 800763a:	bd80      	pop	{r7, pc}

0800763c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b082      	sub	sp, #8
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2205      	movs	r2, #5
 8007648:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800764c:	2300      	movs	r3, #0
 800764e:	2200      	movs	r2, #0
 8007650:	2100      	movs	r1, #0
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 fca8 	bl	8007fa8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007658:	2300      	movs	r3, #0
}
 800765a:	4618      	mov	r0, r3
 800765c:	3708      	adds	r7, #8
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
	...

08007664 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007668:	2200      	movs	r2, #0
 800766a:	4912      	ldr	r1, [pc, #72]	; (80076b4 <MX_USB_DEVICE_Init+0x50>)
 800766c:	4812      	ldr	r0, [pc, #72]	; (80076b8 <MX_USB_DEVICE_Init+0x54>)
 800766e:	f7fe fe8f 	bl	8006390 <USBD_Init>
 8007672:	4603      	mov	r3, r0
 8007674:	2b00      	cmp	r3, #0
 8007676:	d001      	beq.n	800767c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007678:	f7f9 fb2c 	bl	8000cd4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800767c:	490f      	ldr	r1, [pc, #60]	; (80076bc <MX_USB_DEVICE_Init+0x58>)
 800767e:	480e      	ldr	r0, [pc, #56]	; (80076b8 <MX_USB_DEVICE_Init+0x54>)
 8007680:	f7fe feb6 	bl	80063f0 <USBD_RegisterClass>
 8007684:	4603      	mov	r3, r0
 8007686:	2b00      	cmp	r3, #0
 8007688:	d001      	beq.n	800768e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800768a:	f7f9 fb23 	bl	8000cd4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800768e:	490c      	ldr	r1, [pc, #48]	; (80076c0 <MX_USB_DEVICE_Init+0x5c>)
 8007690:	4809      	ldr	r0, [pc, #36]	; (80076b8 <MX_USB_DEVICE_Init+0x54>)
 8007692:	f7fe fdd7 	bl	8006244 <USBD_CDC_RegisterInterface>
 8007696:	4603      	mov	r3, r0
 8007698:	2b00      	cmp	r3, #0
 800769a:	d001      	beq.n	80076a0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800769c:	f7f9 fb1a 	bl	8000cd4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80076a0:	4805      	ldr	r0, [pc, #20]	; (80076b8 <MX_USB_DEVICE_Init+0x54>)
 80076a2:	f7fe fecc 	bl	800643e <USBD_Start>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d001      	beq.n	80076b0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80076ac:	f7f9 fb12 	bl	8000cd4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80076b0:	bf00      	nop
 80076b2:	bd80      	pop	{r7, pc}
 80076b4:	2000016c 	.word	0x2000016c
 80076b8:	200005cc 	.word	0x200005cc
 80076bc:	20000054 	.word	0x20000054
 80076c0:	20000158 	.word	0x20000158

080076c4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80076c8:	2200      	movs	r2, #0
 80076ca:	4905      	ldr	r1, [pc, #20]	; (80076e0 <CDC_Init_FS+0x1c>)
 80076cc:	4805      	ldr	r0, [pc, #20]	; (80076e4 <CDC_Init_FS+0x20>)
 80076ce:	f7fe fdce 	bl	800626e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80076d2:	4905      	ldr	r1, [pc, #20]	; (80076e8 <CDC_Init_FS+0x24>)
 80076d4:	4803      	ldr	r0, [pc, #12]	; (80076e4 <CDC_Init_FS+0x20>)
 80076d6:	f7fe fde8 	bl	80062aa <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80076da:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80076dc:	4618      	mov	r0, r3
 80076de:	bd80      	pop	{r7, pc}
 80076e0:	2000109c 	.word	0x2000109c
 80076e4:	200005cc 	.word	0x200005cc
 80076e8:	2000089c 	.word	0x2000089c

080076ec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80076ec:	b480      	push	{r7}
 80076ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80076f0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b083      	sub	sp, #12
 8007700:	af00      	add	r7, sp, #0
 8007702:	4603      	mov	r3, r0
 8007704:	6039      	str	r1, [r7, #0]
 8007706:	71fb      	strb	r3, [r7, #7]
 8007708:	4613      	mov	r3, r2
 800770a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800770c:	79fb      	ldrb	r3, [r7, #7]
 800770e:	2b23      	cmp	r3, #35	; 0x23
 8007710:	d84a      	bhi.n	80077a8 <CDC_Control_FS+0xac>
 8007712:	a201      	add	r2, pc, #4	; (adr r2, 8007718 <CDC_Control_FS+0x1c>)
 8007714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007718:	080077a9 	.word	0x080077a9
 800771c:	080077a9 	.word	0x080077a9
 8007720:	080077a9 	.word	0x080077a9
 8007724:	080077a9 	.word	0x080077a9
 8007728:	080077a9 	.word	0x080077a9
 800772c:	080077a9 	.word	0x080077a9
 8007730:	080077a9 	.word	0x080077a9
 8007734:	080077a9 	.word	0x080077a9
 8007738:	080077a9 	.word	0x080077a9
 800773c:	080077a9 	.word	0x080077a9
 8007740:	080077a9 	.word	0x080077a9
 8007744:	080077a9 	.word	0x080077a9
 8007748:	080077a9 	.word	0x080077a9
 800774c:	080077a9 	.word	0x080077a9
 8007750:	080077a9 	.word	0x080077a9
 8007754:	080077a9 	.word	0x080077a9
 8007758:	080077a9 	.word	0x080077a9
 800775c:	080077a9 	.word	0x080077a9
 8007760:	080077a9 	.word	0x080077a9
 8007764:	080077a9 	.word	0x080077a9
 8007768:	080077a9 	.word	0x080077a9
 800776c:	080077a9 	.word	0x080077a9
 8007770:	080077a9 	.word	0x080077a9
 8007774:	080077a9 	.word	0x080077a9
 8007778:	080077a9 	.word	0x080077a9
 800777c:	080077a9 	.word	0x080077a9
 8007780:	080077a9 	.word	0x080077a9
 8007784:	080077a9 	.word	0x080077a9
 8007788:	080077a9 	.word	0x080077a9
 800778c:	080077a9 	.word	0x080077a9
 8007790:	080077a9 	.word	0x080077a9
 8007794:	080077a9 	.word	0x080077a9
 8007798:	080077a9 	.word	0x080077a9
 800779c:	080077a9 	.word	0x080077a9
 80077a0:	080077a9 	.word	0x080077a9
 80077a4:	080077a9 	.word	0x080077a9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80077a8:	bf00      	nop
  }

  return (USBD_OK);
 80077aa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <CDC_Receive_FS>:
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
//static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b082      	sub	sp, #8
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80077c2:	6879      	ldr	r1, [r7, #4]
 80077c4:	4805      	ldr	r0, [pc, #20]	; (80077dc <CDC_Receive_FS+0x24>)
 80077c6:	f7fe fd70 	bl	80062aa <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80077ca:	4804      	ldr	r0, [pc, #16]	; (80077dc <CDC_Receive_FS+0x24>)
 80077cc:	f7fe fdb6 	bl	800633c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80077d0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3708      	adds	r7, #8
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}
 80077da:	bf00      	nop
 80077dc:	200005cc 	.word	0x200005cc

080077e0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b084      	sub	sp, #16
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	460b      	mov	r3, r1
 80077ea:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80077ec:	2300      	movs	r3, #0
 80077ee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80077f0:	4b0d      	ldr	r3, [pc, #52]	; (8007828 <CDC_Transmit_FS+0x48>)
 80077f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80077f6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d001      	beq.n	8007806 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007802:	2301      	movs	r3, #1
 8007804:	e00b      	b.n	800781e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007806:	887b      	ldrh	r3, [r7, #2]
 8007808:	461a      	mov	r2, r3
 800780a:	6879      	ldr	r1, [r7, #4]
 800780c:	4806      	ldr	r0, [pc, #24]	; (8007828 <CDC_Transmit_FS+0x48>)
 800780e:	f7fe fd2e 	bl	800626e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007812:	4805      	ldr	r0, [pc, #20]	; (8007828 <CDC_Transmit_FS+0x48>)
 8007814:	f7fe fd62 	bl	80062dc <USBD_CDC_TransmitPacket>
 8007818:	4603      	mov	r3, r0
 800781a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800781c:	7bfb      	ldrb	r3, [r7, #15]
}
 800781e:	4618      	mov	r0, r3
 8007820:	3710      	adds	r7, #16
 8007822:	46bd      	mov	sp, r7
 8007824:	bd80      	pop	{r7, pc}
 8007826:	bf00      	nop
 8007828:	200005cc 	.word	0x200005cc

0800782c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800782c:	b480      	push	{r7}
 800782e:	b087      	sub	sp, #28
 8007830:	af00      	add	r7, sp, #0
 8007832:	60f8      	str	r0, [r7, #12]
 8007834:	60b9      	str	r1, [r7, #8]
 8007836:	4613      	mov	r3, r2
 8007838:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800783a:	2300      	movs	r3, #0
 800783c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800783e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007842:	4618      	mov	r0, r3
 8007844:	371c      	adds	r7, #28
 8007846:	46bd      	mov	sp, r7
 8007848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784c:	4770      	bx	lr
	...

08007850 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007850:	b480      	push	{r7}
 8007852:	b083      	sub	sp, #12
 8007854:	af00      	add	r7, sp, #0
 8007856:	4603      	mov	r3, r0
 8007858:	6039      	str	r1, [r7, #0]
 800785a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	2212      	movs	r2, #18
 8007860:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007862:	4b03      	ldr	r3, [pc, #12]	; (8007870 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007864:	4618      	mov	r0, r3
 8007866:	370c      	adds	r7, #12
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr
 8007870:	20000188 	.word	0x20000188

08007874 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0
 800787a:	4603      	mov	r3, r0
 800787c:	6039      	str	r1, [r7, #0]
 800787e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	2204      	movs	r2, #4
 8007884:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007886:	4b03      	ldr	r3, [pc, #12]	; (8007894 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007888:	4618      	mov	r0, r3
 800788a:	370c      	adds	r7, #12
 800788c:	46bd      	mov	sp, r7
 800788e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007892:	4770      	bx	lr
 8007894:	2000019c 	.word	0x2000019c

08007898 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b082      	sub	sp, #8
 800789c:	af00      	add	r7, sp, #0
 800789e:	4603      	mov	r3, r0
 80078a0:	6039      	str	r1, [r7, #0]
 80078a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80078a4:	79fb      	ldrb	r3, [r7, #7]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d105      	bne.n	80078b6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80078aa:	683a      	ldr	r2, [r7, #0]
 80078ac:	4907      	ldr	r1, [pc, #28]	; (80078cc <USBD_FS_ProductStrDescriptor+0x34>)
 80078ae:	4808      	ldr	r0, [pc, #32]	; (80078d0 <USBD_FS_ProductStrDescriptor+0x38>)
 80078b0:	f7ff fdf7 	bl	80074a2 <USBD_GetString>
 80078b4:	e004      	b.n	80078c0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80078b6:	683a      	ldr	r2, [r7, #0]
 80078b8:	4904      	ldr	r1, [pc, #16]	; (80078cc <USBD_FS_ProductStrDescriptor+0x34>)
 80078ba:	4805      	ldr	r0, [pc, #20]	; (80078d0 <USBD_FS_ProductStrDescriptor+0x38>)
 80078bc:	f7ff fdf1 	bl	80074a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80078c0:	4b02      	ldr	r3, [pc, #8]	; (80078cc <USBD_FS_ProductStrDescriptor+0x34>)
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3708      	adds	r7, #8
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}
 80078ca:	bf00      	nop
 80078cc:	2000189c 	.word	0x2000189c
 80078d0:	08008b00 	.word	0x08008b00

080078d4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b082      	sub	sp, #8
 80078d8:	af00      	add	r7, sp, #0
 80078da:	4603      	mov	r3, r0
 80078dc:	6039      	str	r1, [r7, #0]
 80078de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80078e0:	683a      	ldr	r2, [r7, #0]
 80078e2:	4904      	ldr	r1, [pc, #16]	; (80078f4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80078e4:	4804      	ldr	r0, [pc, #16]	; (80078f8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80078e6:	f7ff fddc 	bl	80074a2 <USBD_GetString>
  return USBD_StrDesc;
 80078ea:	4b02      	ldr	r3, [pc, #8]	; (80078f4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3708      	adds	r7, #8
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}
 80078f4:	2000189c 	.word	0x2000189c
 80078f8:	08008b18 	.word	0x08008b18

080078fc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b082      	sub	sp, #8
 8007900:	af00      	add	r7, sp, #0
 8007902:	4603      	mov	r3, r0
 8007904:	6039      	str	r1, [r7, #0]
 8007906:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	221a      	movs	r2, #26
 800790c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800790e:	f000 f843 	bl	8007998 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007912:	4b02      	ldr	r3, [pc, #8]	; (800791c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007914:	4618      	mov	r0, r3
 8007916:	3708      	adds	r7, #8
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}
 800791c:	200001a0 	.word	0x200001a0

08007920 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b082      	sub	sp, #8
 8007924:	af00      	add	r7, sp, #0
 8007926:	4603      	mov	r3, r0
 8007928:	6039      	str	r1, [r7, #0]
 800792a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800792c:	79fb      	ldrb	r3, [r7, #7]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d105      	bne.n	800793e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007932:	683a      	ldr	r2, [r7, #0]
 8007934:	4907      	ldr	r1, [pc, #28]	; (8007954 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007936:	4808      	ldr	r0, [pc, #32]	; (8007958 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007938:	f7ff fdb3 	bl	80074a2 <USBD_GetString>
 800793c:	e004      	b.n	8007948 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800793e:	683a      	ldr	r2, [r7, #0]
 8007940:	4904      	ldr	r1, [pc, #16]	; (8007954 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007942:	4805      	ldr	r0, [pc, #20]	; (8007958 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007944:	f7ff fdad 	bl	80074a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007948:	4b02      	ldr	r3, [pc, #8]	; (8007954 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800794a:	4618      	mov	r0, r3
 800794c:	3708      	adds	r7, #8
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	2000189c 	.word	0x2000189c
 8007958:	08008b2c 	.word	0x08008b2c

0800795c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b082      	sub	sp, #8
 8007960:	af00      	add	r7, sp, #0
 8007962:	4603      	mov	r3, r0
 8007964:	6039      	str	r1, [r7, #0]
 8007966:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007968:	79fb      	ldrb	r3, [r7, #7]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d105      	bne.n	800797a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800796e:	683a      	ldr	r2, [r7, #0]
 8007970:	4907      	ldr	r1, [pc, #28]	; (8007990 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007972:	4808      	ldr	r0, [pc, #32]	; (8007994 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007974:	f7ff fd95 	bl	80074a2 <USBD_GetString>
 8007978:	e004      	b.n	8007984 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800797a:	683a      	ldr	r2, [r7, #0]
 800797c:	4904      	ldr	r1, [pc, #16]	; (8007990 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800797e:	4805      	ldr	r0, [pc, #20]	; (8007994 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007980:	f7ff fd8f 	bl	80074a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007984:	4b02      	ldr	r3, [pc, #8]	; (8007990 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007986:	4618      	mov	r0, r3
 8007988:	3708      	adds	r7, #8
 800798a:	46bd      	mov	sp, r7
 800798c:	bd80      	pop	{r7, pc}
 800798e:	bf00      	nop
 8007990:	2000189c 	.word	0x2000189c
 8007994:	08008b38 	.word	0x08008b38

08007998 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b084      	sub	sp, #16
 800799c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800799e:	4b0f      	ldr	r3, [pc, #60]	; (80079dc <Get_SerialNum+0x44>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80079a4:	4b0e      	ldr	r3, [pc, #56]	; (80079e0 <Get_SerialNum+0x48>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80079aa:	4b0e      	ldr	r3, [pc, #56]	; (80079e4 <Get_SerialNum+0x4c>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80079b0:	68fa      	ldr	r2, [r7, #12]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	4413      	add	r3, r2
 80079b6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d009      	beq.n	80079d2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80079be:	2208      	movs	r2, #8
 80079c0:	4909      	ldr	r1, [pc, #36]	; (80079e8 <Get_SerialNum+0x50>)
 80079c2:	68f8      	ldr	r0, [r7, #12]
 80079c4:	f000 f814 	bl	80079f0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80079c8:	2204      	movs	r2, #4
 80079ca:	4908      	ldr	r1, [pc, #32]	; (80079ec <Get_SerialNum+0x54>)
 80079cc:	68b8      	ldr	r0, [r7, #8]
 80079ce:	f000 f80f 	bl	80079f0 <IntToUnicode>
  }
}
 80079d2:	bf00      	nop
 80079d4:	3710      	adds	r7, #16
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
 80079da:	bf00      	nop
 80079dc:	1fff7a10 	.word	0x1fff7a10
 80079e0:	1fff7a14 	.word	0x1fff7a14
 80079e4:	1fff7a18 	.word	0x1fff7a18
 80079e8:	200001a2 	.word	0x200001a2
 80079ec:	200001b2 	.word	0x200001b2

080079f0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b087      	sub	sp, #28
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	60f8      	str	r0, [r7, #12]
 80079f8:	60b9      	str	r1, [r7, #8]
 80079fa:	4613      	mov	r3, r2
 80079fc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80079fe:	2300      	movs	r3, #0
 8007a00:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007a02:	2300      	movs	r3, #0
 8007a04:	75fb      	strb	r3, [r7, #23]
 8007a06:	e027      	b.n	8007a58 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	0f1b      	lsrs	r3, r3, #28
 8007a0c:	2b09      	cmp	r3, #9
 8007a0e:	d80b      	bhi.n	8007a28 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	0f1b      	lsrs	r3, r3, #28
 8007a14:	b2da      	uxtb	r2, r3
 8007a16:	7dfb      	ldrb	r3, [r7, #23]
 8007a18:	005b      	lsls	r3, r3, #1
 8007a1a:	4619      	mov	r1, r3
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	440b      	add	r3, r1
 8007a20:	3230      	adds	r2, #48	; 0x30
 8007a22:	b2d2      	uxtb	r2, r2
 8007a24:	701a      	strb	r2, [r3, #0]
 8007a26:	e00a      	b.n	8007a3e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	0f1b      	lsrs	r3, r3, #28
 8007a2c:	b2da      	uxtb	r2, r3
 8007a2e:	7dfb      	ldrb	r3, [r7, #23]
 8007a30:	005b      	lsls	r3, r3, #1
 8007a32:	4619      	mov	r1, r3
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	440b      	add	r3, r1
 8007a38:	3237      	adds	r2, #55	; 0x37
 8007a3a:	b2d2      	uxtb	r2, r2
 8007a3c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	011b      	lsls	r3, r3, #4
 8007a42:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007a44:	7dfb      	ldrb	r3, [r7, #23]
 8007a46:	005b      	lsls	r3, r3, #1
 8007a48:	3301      	adds	r3, #1
 8007a4a:	68ba      	ldr	r2, [r7, #8]
 8007a4c:	4413      	add	r3, r2
 8007a4e:	2200      	movs	r2, #0
 8007a50:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007a52:	7dfb      	ldrb	r3, [r7, #23]
 8007a54:	3301      	adds	r3, #1
 8007a56:	75fb      	strb	r3, [r7, #23]
 8007a58:	7dfa      	ldrb	r2, [r7, #23]
 8007a5a:	79fb      	ldrb	r3, [r7, #7]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d3d3      	bcc.n	8007a08 <IntToUnicode+0x18>
  }
}
 8007a60:	bf00      	nop
 8007a62:	bf00      	nop
 8007a64:	371c      	adds	r7, #28
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr
	...

08007a70 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b08a      	sub	sp, #40	; 0x28
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a78:	f107 0314 	add.w	r3, r7, #20
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	601a      	str	r2, [r3, #0]
 8007a80:	605a      	str	r2, [r3, #4]
 8007a82:	609a      	str	r2, [r3, #8]
 8007a84:	60da      	str	r2, [r3, #12]
 8007a86:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007a90:	d13a      	bne.n	8007b08 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a92:	2300      	movs	r3, #0
 8007a94:	613b      	str	r3, [r7, #16]
 8007a96:	4b1e      	ldr	r3, [pc, #120]	; (8007b10 <HAL_PCD_MspInit+0xa0>)
 8007a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a9a:	4a1d      	ldr	r2, [pc, #116]	; (8007b10 <HAL_PCD_MspInit+0xa0>)
 8007a9c:	f043 0301 	orr.w	r3, r3, #1
 8007aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8007aa2:	4b1b      	ldr	r3, [pc, #108]	; (8007b10 <HAL_PCD_MspInit+0xa0>)
 8007aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aa6:	f003 0301 	and.w	r3, r3, #1
 8007aaa:	613b      	str	r3, [r7, #16]
 8007aac:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007aae:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8007ab2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ab4:	2302      	movs	r3, #2
 8007ab6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ab8:	2300      	movs	r3, #0
 8007aba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007abc:	2303      	movs	r3, #3
 8007abe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007ac0:	230a      	movs	r3, #10
 8007ac2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ac4:	f107 0314 	add.w	r3, r7, #20
 8007ac8:	4619      	mov	r1, r3
 8007aca:	4812      	ldr	r0, [pc, #72]	; (8007b14 <HAL_PCD_MspInit+0xa4>)
 8007acc:	f7fa fa4e 	bl	8001f6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007ad0:	4b0f      	ldr	r3, [pc, #60]	; (8007b10 <HAL_PCD_MspInit+0xa0>)
 8007ad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ad4:	4a0e      	ldr	r2, [pc, #56]	; (8007b10 <HAL_PCD_MspInit+0xa0>)
 8007ad6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ada:	6353      	str	r3, [r2, #52]	; 0x34
 8007adc:	2300      	movs	r3, #0
 8007ade:	60fb      	str	r3, [r7, #12]
 8007ae0:	4b0b      	ldr	r3, [pc, #44]	; (8007b10 <HAL_PCD_MspInit+0xa0>)
 8007ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ae4:	4a0a      	ldr	r2, [pc, #40]	; (8007b10 <HAL_PCD_MspInit+0xa0>)
 8007ae6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007aea:	6453      	str	r3, [r2, #68]	; 0x44
 8007aec:	4b08      	ldr	r3, [pc, #32]	; (8007b10 <HAL_PCD_MspInit+0xa0>)
 8007aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007af0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007af4:	60fb      	str	r3, [r7, #12]
 8007af6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007af8:	2200      	movs	r2, #0
 8007afa:	2100      	movs	r1, #0
 8007afc:	2043      	movs	r0, #67	; 0x43
 8007afe:	f7fa f9fa 	bl	8001ef6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007b02:	2043      	movs	r0, #67	; 0x43
 8007b04:	f7fa fa13 	bl	8001f2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007b08:	bf00      	nop
 8007b0a:	3728      	adds	r7, #40	; 0x28
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}
 8007b10:	40023800 	.word	0x40023800
 8007b14:	40020000 	.word	0x40020000

08007b18 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b082      	sub	sp, #8
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007b2c:	4619      	mov	r1, r3
 8007b2e:	4610      	mov	r0, r2
 8007b30:	f7fe fcd0 	bl	80064d4 <USBD_LL_SetupStage>
}
 8007b34:	bf00      	nop
 8007b36:	3708      	adds	r7, #8
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}

08007b3c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b082      	sub	sp, #8
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
 8007b44:	460b      	mov	r3, r1
 8007b46:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8007b4e:	78fa      	ldrb	r2, [r7, #3]
 8007b50:	6879      	ldr	r1, [r7, #4]
 8007b52:	4613      	mov	r3, r2
 8007b54:	00db      	lsls	r3, r3, #3
 8007b56:	1a9b      	subs	r3, r3, r2
 8007b58:	009b      	lsls	r3, r3, #2
 8007b5a:	440b      	add	r3, r1
 8007b5c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	78fb      	ldrb	r3, [r7, #3]
 8007b64:	4619      	mov	r1, r3
 8007b66:	f7fe fd0a 	bl	800657e <USBD_LL_DataOutStage>
}
 8007b6a:	bf00      	nop
 8007b6c:	3708      	adds	r7, #8
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	bd80      	pop	{r7, pc}

08007b72 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b72:	b580      	push	{r7, lr}
 8007b74:	b082      	sub	sp, #8
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	6078      	str	r0, [r7, #4]
 8007b7a:	460b      	mov	r3, r1
 8007b7c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8007b84:	78fa      	ldrb	r2, [r7, #3]
 8007b86:	6879      	ldr	r1, [r7, #4]
 8007b88:	4613      	mov	r3, r2
 8007b8a:	00db      	lsls	r3, r3, #3
 8007b8c:	1a9b      	subs	r3, r3, r2
 8007b8e:	009b      	lsls	r3, r3, #2
 8007b90:	440b      	add	r3, r1
 8007b92:	3348      	adds	r3, #72	; 0x48
 8007b94:	681a      	ldr	r2, [r3, #0]
 8007b96:	78fb      	ldrb	r3, [r7, #3]
 8007b98:	4619      	mov	r1, r3
 8007b9a:	f7fe fd53 	bl	8006644 <USBD_LL_DataInStage>
}
 8007b9e:	bf00      	nop
 8007ba0:	3708      	adds	r7, #8
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}

08007ba6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ba6:	b580      	push	{r7, lr}
 8007ba8:	b082      	sub	sp, #8
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	f7fe fe67 	bl	8006888 <USBD_LL_SOF>
}
 8007bba:	bf00      	nop
 8007bbc:	3708      	adds	r7, #8
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bd80      	pop	{r7, pc}

08007bc2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007bc2:	b580      	push	{r7, lr}
 8007bc4:	b084      	sub	sp, #16
 8007bc6:	af00      	add	r7, sp, #0
 8007bc8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	68db      	ldr	r3, [r3, #12]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d102      	bne.n	8007bdc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	73fb      	strb	r3, [r7, #15]
 8007bda:	e008      	b.n	8007bee <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	68db      	ldr	r3, [r3, #12]
 8007be0:	2b02      	cmp	r3, #2
 8007be2:	d102      	bne.n	8007bea <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8007be4:	2301      	movs	r3, #1
 8007be6:	73fb      	strb	r3, [r7, #15]
 8007be8:	e001      	b.n	8007bee <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8007bea:	f7f9 f873 	bl	8000cd4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007bf4:	7bfa      	ldrb	r2, [r7, #15]
 8007bf6:	4611      	mov	r1, r2
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f7fe fe07 	bl	800680c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007c04:	4618      	mov	r0, r3
 8007c06:	f7fe fdb3 	bl	8006770 <USBD_LL_Reset>
}
 8007c0a:	bf00      	nop
 8007c0c:	3710      	adds	r7, #16
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
	...

08007c14 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b082      	sub	sp, #8
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007c22:	4618      	mov	r0, r3
 8007c24:	f7fe fe02 	bl	800682c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	687a      	ldr	r2, [r7, #4]
 8007c34:	6812      	ldr	r2, [r2, #0]
 8007c36:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007c3a:	f043 0301 	orr.w	r3, r3, #1
 8007c3e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6a1b      	ldr	r3, [r3, #32]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d005      	beq.n	8007c54 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007c48:	4b04      	ldr	r3, [pc, #16]	; (8007c5c <HAL_PCD_SuspendCallback+0x48>)
 8007c4a:	691b      	ldr	r3, [r3, #16]
 8007c4c:	4a03      	ldr	r2, [pc, #12]	; (8007c5c <HAL_PCD_SuspendCallback+0x48>)
 8007c4e:	f043 0306 	orr.w	r3, r3, #6
 8007c52:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007c54:	bf00      	nop
 8007c56:	3708      	adds	r7, #8
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}
 8007c5c:	e000ed00 	.word	0xe000ed00

08007c60 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b082      	sub	sp, #8
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f7fe fdf2 	bl	8006858 <USBD_LL_Resume>
}
 8007c74:	bf00      	nop
 8007c76:	3708      	adds	r7, #8
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}

08007c7c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b082      	sub	sp, #8
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
 8007c84:	460b      	mov	r3, r1
 8007c86:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007c8e:	78fa      	ldrb	r2, [r7, #3]
 8007c90:	4611      	mov	r1, r2
 8007c92:	4618      	mov	r0, r3
 8007c94:	f7fe fe40 	bl	8006918 <USBD_LL_IsoOUTIncomplete>
}
 8007c98:	bf00      	nop
 8007c9a:	3708      	adds	r7, #8
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b082      	sub	sp, #8
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
 8007ca8:	460b      	mov	r3, r1
 8007caa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007cb2:	78fa      	ldrb	r2, [r7, #3]
 8007cb4:	4611      	mov	r1, r2
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f7fe fe08 	bl	80068cc <USBD_LL_IsoINIncomplete>
}
 8007cbc:	bf00      	nop
 8007cbe:	3708      	adds	r7, #8
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}

08007cc4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b082      	sub	sp, #8
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	f7fe fe46 	bl	8006964 <USBD_LL_DevConnected>
}
 8007cd8:	bf00      	nop
 8007cda:	3708      	adds	r7, #8
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}

08007ce0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b082      	sub	sp, #8
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007cee:	4618      	mov	r0, r3
 8007cf0:	f7fe fe43 	bl	800697a <USBD_LL_DevDisconnected>
}
 8007cf4:	bf00      	nop
 8007cf6:	3708      	adds	r7, #8
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	bd80      	pop	{r7, pc}

08007cfc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007cfc:	b580      	push	{r7, lr}
 8007cfe:	b082      	sub	sp, #8
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	781b      	ldrb	r3, [r3, #0]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d13c      	bne.n	8007d86 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007d0c:	4a20      	ldr	r2, [pc, #128]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	4a1e      	ldr	r2, [pc, #120]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d18:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007d1c:	4b1c      	ldr	r3, [pc, #112]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d1e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007d22:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007d24:	4b1a      	ldr	r3, [pc, #104]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d26:	2204      	movs	r2, #4
 8007d28:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007d2a:	4b19      	ldr	r3, [pc, #100]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d2c:	2202      	movs	r2, #2
 8007d2e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007d30:	4b17      	ldr	r3, [pc, #92]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d32:	2200      	movs	r2, #0
 8007d34:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007d36:	4b16      	ldr	r3, [pc, #88]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d38:	2202      	movs	r2, #2
 8007d3a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007d3c:	4b14      	ldr	r3, [pc, #80]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d3e:	2200      	movs	r2, #0
 8007d40:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007d42:	4b13      	ldr	r3, [pc, #76]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d44:	2200      	movs	r2, #0
 8007d46:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007d48:	4b11      	ldr	r3, [pc, #68]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007d4e:	4b10      	ldr	r3, [pc, #64]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d50:	2200      	movs	r2, #0
 8007d52:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007d54:	4b0e      	ldr	r3, [pc, #56]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d56:	2200      	movs	r2, #0
 8007d58:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007d5a:	480d      	ldr	r0, [pc, #52]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d5c:	f7fa fabb 	bl	80022d6 <HAL_PCD_Init>
 8007d60:	4603      	mov	r3, r0
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d001      	beq.n	8007d6a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007d66:	f7f8 ffb5 	bl	8000cd4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007d6a:	2180      	movs	r1, #128	; 0x80
 8007d6c:	4808      	ldr	r0, [pc, #32]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d6e:	f7fb fc18 	bl	80035a2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007d72:	2240      	movs	r2, #64	; 0x40
 8007d74:	2100      	movs	r1, #0
 8007d76:	4806      	ldr	r0, [pc, #24]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d78:	f7fb fbcc 	bl	8003514 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007d7c:	2280      	movs	r2, #128	; 0x80
 8007d7e:	2101      	movs	r1, #1
 8007d80:	4803      	ldr	r0, [pc, #12]	; (8007d90 <USBD_LL_Init+0x94>)
 8007d82:	f7fb fbc7 	bl	8003514 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007d86:	2300      	movs	r3, #0
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3708      	adds	r7, #8
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}
 8007d90:	20001a9c 	.word	0x20001a9c

08007d94 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b084      	sub	sp, #16
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007da0:	2300      	movs	r3, #0
 8007da2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007daa:	4618      	mov	r0, r3
 8007dac:	f7fa fbb0 	bl	8002510 <HAL_PCD_Start>
 8007db0:	4603      	mov	r3, r0
 8007db2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007db4:	7bfb      	ldrb	r3, [r7, #15]
 8007db6:	4618      	mov	r0, r3
 8007db8:	f000 f942 	bl	8008040 <USBD_Get_USB_Status>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007dc0:	7bbb      	ldrb	r3, [r7, #14]
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3710      	adds	r7, #16
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}

08007dca <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007dca:	b580      	push	{r7, lr}
 8007dcc:	b084      	sub	sp, #16
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	6078      	str	r0, [r7, #4]
 8007dd2:	4608      	mov	r0, r1
 8007dd4:	4611      	mov	r1, r2
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	4603      	mov	r3, r0
 8007dda:	70fb      	strb	r3, [r7, #3]
 8007ddc:	460b      	mov	r3, r1
 8007dde:	70bb      	strb	r3, [r7, #2]
 8007de0:	4613      	mov	r3, r2
 8007de2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007de4:	2300      	movs	r3, #0
 8007de6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007de8:	2300      	movs	r3, #0
 8007dea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007df2:	78bb      	ldrb	r3, [r7, #2]
 8007df4:	883a      	ldrh	r2, [r7, #0]
 8007df6:	78f9      	ldrb	r1, [r7, #3]
 8007df8:	f7fa ff94 	bl	8002d24 <HAL_PCD_EP_Open>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e00:	7bfb      	ldrb	r3, [r7, #15]
 8007e02:	4618      	mov	r0, r3
 8007e04:	f000 f91c 	bl	8008040 <USBD_Get_USB_Status>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e0c:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3710      	adds	r7, #16
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}

08007e16 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e16:	b580      	push	{r7, lr}
 8007e18:	b084      	sub	sp, #16
 8007e1a:	af00      	add	r7, sp, #0
 8007e1c:	6078      	str	r0, [r7, #4]
 8007e1e:	460b      	mov	r3, r1
 8007e20:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e22:	2300      	movs	r3, #0
 8007e24:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e26:	2300      	movs	r3, #0
 8007e28:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007e30:	78fa      	ldrb	r2, [r7, #3]
 8007e32:	4611      	mov	r1, r2
 8007e34:	4618      	mov	r0, r3
 8007e36:	f7fa ffdd 	bl	8002df4 <HAL_PCD_EP_Close>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e3e:	7bfb      	ldrb	r3, [r7, #15]
 8007e40:	4618      	mov	r0, r3
 8007e42:	f000 f8fd 	bl	8008040 <USBD_Get_USB_Status>
 8007e46:	4603      	mov	r3, r0
 8007e48:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e4a:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3710      	adds	r7, #16
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}

08007e54 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b084      	sub	sp, #16
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	460b      	mov	r3, r1
 8007e5e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e60:	2300      	movs	r3, #0
 8007e62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e64:	2300      	movs	r3, #0
 8007e66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007e6e:	78fa      	ldrb	r2, [r7, #3]
 8007e70:	4611      	mov	r1, r2
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7fb f8b5 	bl	8002fe2 <HAL_PCD_EP_SetStall>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e7c:	7bfb      	ldrb	r3, [r7, #15]
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f000 f8de 	bl	8008040 <USBD_Get_USB_Status>
 8007e84:	4603      	mov	r3, r0
 8007e86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e88:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3710      	adds	r7, #16
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}

08007e92 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e92:	b580      	push	{r7, lr}
 8007e94:	b084      	sub	sp, #16
 8007e96:	af00      	add	r7, sp, #0
 8007e98:	6078      	str	r0, [r7, #4]
 8007e9a:	460b      	mov	r3, r1
 8007e9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007eac:	78fa      	ldrb	r2, [r7, #3]
 8007eae:	4611      	mov	r1, r2
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	f7fb f8fa 	bl	80030aa <HAL_PCD_EP_ClrStall>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007eba:	7bfb      	ldrb	r3, [r7, #15]
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	f000 f8bf 	bl	8008040 <USBD_Get_USB_Status>
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007ec6:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3710      	adds	r7, #16
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}

08007ed0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b085      	sub	sp, #20
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
 8007ed8:	460b      	mov	r3, r1
 8007eda:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007ee2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007ee4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	da0b      	bge.n	8007f04 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007eec:	78fb      	ldrb	r3, [r7, #3]
 8007eee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007ef2:	68f9      	ldr	r1, [r7, #12]
 8007ef4:	4613      	mov	r3, r2
 8007ef6:	00db      	lsls	r3, r3, #3
 8007ef8:	1a9b      	subs	r3, r3, r2
 8007efa:	009b      	lsls	r3, r3, #2
 8007efc:	440b      	add	r3, r1
 8007efe:	333e      	adds	r3, #62	; 0x3e
 8007f00:	781b      	ldrb	r3, [r3, #0]
 8007f02:	e00b      	b.n	8007f1c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007f04:	78fb      	ldrb	r3, [r7, #3]
 8007f06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007f0a:	68f9      	ldr	r1, [r7, #12]
 8007f0c:	4613      	mov	r3, r2
 8007f0e:	00db      	lsls	r3, r3, #3
 8007f10:	1a9b      	subs	r3, r3, r2
 8007f12:	009b      	lsls	r3, r3, #2
 8007f14:	440b      	add	r3, r1
 8007f16:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007f1a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3714      	adds	r7, #20
 8007f20:	46bd      	mov	sp, r7
 8007f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f26:	4770      	bx	lr

08007f28 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b084      	sub	sp, #16
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
 8007f30:	460b      	mov	r3, r1
 8007f32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f34:	2300      	movs	r3, #0
 8007f36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f38:	2300      	movs	r3, #0
 8007f3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007f42:	78fa      	ldrb	r2, [r7, #3]
 8007f44:	4611      	mov	r1, r2
 8007f46:	4618      	mov	r0, r3
 8007f48:	f7fa fec7 	bl	8002cda <HAL_PCD_SetAddress>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f50:	7bfb      	ldrb	r3, [r7, #15]
 8007f52:	4618      	mov	r0, r3
 8007f54:	f000 f874 	bl	8008040 <USBD_Get_USB_Status>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007f5c:	7bbb      	ldrb	r3, [r7, #14]
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3710      	adds	r7, #16
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}

08007f66 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007f66:	b580      	push	{r7, lr}
 8007f68:	b086      	sub	sp, #24
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	60f8      	str	r0, [r7, #12]
 8007f6e:	607a      	str	r2, [r7, #4]
 8007f70:	603b      	str	r3, [r7, #0]
 8007f72:	460b      	mov	r3, r1
 8007f74:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f76:	2300      	movs	r3, #0
 8007f78:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007f84:	7af9      	ldrb	r1, [r7, #11]
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	687a      	ldr	r2, [r7, #4]
 8007f8a:	f7fa ffe0 	bl	8002f4e <HAL_PCD_EP_Transmit>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f92:	7dfb      	ldrb	r3, [r7, #23]
 8007f94:	4618      	mov	r0, r3
 8007f96:	f000 f853 	bl	8008040 <USBD_Get_USB_Status>
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007f9e:	7dbb      	ldrb	r3, [r7, #22]
}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	3718      	adds	r7, #24
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}

08007fa8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b086      	sub	sp, #24
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	60f8      	str	r0, [r7, #12]
 8007fb0:	607a      	str	r2, [r7, #4]
 8007fb2:	603b      	str	r3, [r7, #0]
 8007fb4:	460b      	mov	r3, r1
 8007fb6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007fc6:	7af9      	ldrb	r1, [r7, #11]
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	687a      	ldr	r2, [r7, #4]
 8007fcc:	f7fa ff5c 	bl	8002e88 <HAL_PCD_EP_Receive>
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007fd4:	7dfb      	ldrb	r3, [r7, #23]
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f000 f832 	bl	8008040 <USBD_Get_USB_Status>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007fe0:	7dbb      	ldrb	r3, [r7, #22]
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3718      	adds	r7, #24
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}

08007fea <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007fea:	b580      	push	{r7, lr}
 8007fec:	b082      	sub	sp, #8
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	6078      	str	r0, [r7, #4]
 8007ff2:	460b      	mov	r3, r1
 8007ff4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007ffc:	78fa      	ldrb	r2, [r7, #3]
 8007ffe:	4611      	mov	r1, r2
 8008000:	4618      	mov	r0, r3
 8008002:	f7fa ff8c 	bl	8002f1e <HAL_PCD_EP_GetRxCount>
 8008006:	4603      	mov	r3, r0
}
 8008008:	4618      	mov	r0, r3
 800800a:	3708      	adds	r7, #8
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008010:	b480      	push	{r7}
 8008012:	b083      	sub	sp, #12
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008018:	4b03      	ldr	r3, [pc, #12]	; (8008028 <USBD_static_malloc+0x18>)
}
 800801a:	4618      	mov	r0, r3
 800801c:	370c      	adds	r7, #12
 800801e:	46bd      	mov	sp, r7
 8008020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008024:	4770      	bx	lr
 8008026:	bf00      	nop
 8008028:	20000248 	.word	0x20000248

0800802c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800802c:	b480      	push	{r7}
 800802e:	b083      	sub	sp, #12
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]

}
 8008034:	bf00      	nop
 8008036:	370c      	adds	r7, #12
 8008038:	46bd      	mov	sp, r7
 800803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803e:	4770      	bx	lr

08008040 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008040:	b480      	push	{r7}
 8008042:	b085      	sub	sp, #20
 8008044:	af00      	add	r7, sp, #0
 8008046:	4603      	mov	r3, r0
 8008048:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800804a:	2300      	movs	r3, #0
 800804c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800804e:	79fb      	ldrb	r3, [r7, #7]
 8008050:	2b03      	cmp	r3, #3
 8008052:	d817      	bhi.n	8008084 <USBD_Get_USB_Status+0x44>
 8008054:	a201      	add	r2, pc, #4	; (adr r2, 800805c <USBD_Get_USB_Status+0x1c>)
 8008056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800805a:	bf00      	nop
 800805c:	0800806d 	.word	0x0800806d
 8008060:	08008073 	.word	0x08008073
 8008064:	08008079 	.word	0x08008079
 8008068:	0800807f 	.word	0x0800807f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800806c:	2300      	movs	r3, #0
 800806e:	73fb      	strb	r3, [r7, #15]
    break;
 8008070:	e00b      	b.n	800808a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008072:	2303      	movs	r3, #3
 8008074:	73fb      	strb	r3, [r7, #15]
    break;
 8008076:	e008      	b.n	800808a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008078:	2301      	movs	r3, #1
 800807a:	73fb      	strb	r3, [r7, #15]
    break;
 800807c:	e005      	b.n	800808a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800807e:	2303      	movs	r3, #3
 8008080:	73fb      	strb	r3, [r7, #15]
    break;
 8008082:	e002      	b.n	800808a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008084:	2303      	movs	r3, #3
 8008086:	73fb      	strb	r3, [r7, #15]
    break;
 8008088:	bf00      	nop
  }
  return usb_status;
 800808a:	7bfb      	ldrb	r3, [r7, #15]
}
 800808c:	4618      	mov	r0, r3
 800808e:	3714      	adds	r7, #20
 8008090:	46bd      	mov	sp, r7
 8008092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008096:	4770      	bx	lr

08008098 <atoi>:
 8008098:	220a      	movs	r2, #10
 800809a:	2100      	movs	r1, #0
 800809c:	f000 b8d6 	b.w	800824c <strtol>

080080a0 <__errno>:
 80080a0:	4b01      	ldr	r3, [pc, #4]	; (80080a8 <__errno+0x8>)
 80080a2:	6818      	ldr	r0, [r3, #0]
 80080a4:	4770      	bx	lr
 80080a6:	bf00      	nop
 80080a8:	200001bc 	.word	0x200001bc

080080ac <__libc_init_array>:
 80080ac:	b570      	push	{r4, r5, r6, lr}
 80080ae:	4d0d      	ldr	r5, [pc, #52]	; (80080e4 <__libc_init_array+0x38>)
 80080b0:	4c0d      	ldr	r4, [pc, #52]	; (80080e8 <__libc_init_array+0x3c>)
 80080b2:	1b64      	subs	r4, r4, r5
 80080b4:	10a4      	asrs	r4, r4, #2
 80080b6:	2600      	movs	r6, #0
 80080b8:	42a6      	cmp	r6, r4
 80080ba:	d109      	bne.n	80080d0 <__libc_init_array+0x24>
 80080bc:	4d0b      	ldr	r5, [pc, #44]	; (80080ec <__libc_init_array+0x40>)
 80080be:	4c0c      	ldr	r4, [pc, #48]	; (80080f0 <__libc_init_array+0x44>)
 80080c0:	f000 fcdc 	bl	8008a7c <_init>
 80080c4:	1b64      	subs	r4, r4, r5
 80080c6:	10a4      	asrs	r4, r4, #2
 80080c8:	2600      	movs	r6, #0
 80080ca:	42a6      	cmp	r6, r4
 80080cc:	d105      	bne.n	80080da <__libc_init_array+0x2e>
 80080ce:	bd70      	pop	{r4, r5, r6, pc}
 80080d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80080d4:	4798      	blx	r3
 80080d6:	3601      	adds	r6, #1
 80080d8:	e7ee      	b.n	80080b8 <__libc_init_array+0xc>
 80080da:	f855 3b04 	ldr.w	r3, [r5], #4
 80080de:	4798      	blx	r3
 80080e0:	3601      	adds	r6, #1
 80080e2:	e7f2      	b.n	80080ca <__libc_init_array+0x1e>
 80080e4:	08008c9c 	.word	0x08008c9c
 80080e8:	08008c9c 	.word	0x08008c9c
 80080ec:	08008c9c 	.word	0x08008c9c
 80080f0:	08008ca0 	.word	0x08008ca0

080080f4 <memset>:
 80080f4:	4402      	add	r2, r0
 80080f6:	4603      	mov	r3, r0
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d100      	bne.n	80080fe <memset+0xa>
 80080fc:	4770      	bx	lr
 80080fe:	f803 1b01 	strb.w	r1, [r3], #1
 8008102:	e7f9      	b.n	80080f8 <memset+0x4>

08008104 <siprintf>:
 8008104:	b40e      	push	{r1, r2, r3}
 8008106:	b500      	push	{lr}
 8008108:	b09c      	sub	sp, #112	; 0x70
 800810a:	ab1d      	add	r3, sp, #116	; 0x74
 800810c:	9002      	str	r0, [sp, #8]
 800810e:	9006      	str	r0, [sp, #24]
 8008110:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008114:	4809      	ldr	r0, [pc, #36]	; (800813c <siprintf+0x38>)
 8008116:	9107      	str	r1, [sp, #28]
 8008118:	9104      	str	r1, [sp, #16]
 800811a:	4909      	ldr	r1, [pc, #36]	; (8008140 <siprintf+0x3c>)
 800811c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008120:	9105      	str	r1, [sp, #20]
 8008122:	6800      	ldr	r0, [r0, #0]
 8008124:	9301      	str	r3, [sp, #4]
 8008126:	a902      	add	r1, sp, #8
 8008128:	f000 f8f6 	bl	8008318 <_svfiprintf_r>
 800812c:	9b02      	ldr	r3, [sp, #8]
 800812e:	2200      	movs	r2, #0
 8008130:	701a      	strb	r2, [r3, #0]
 8008132:	b01c      	add	sp, #112	; 0x70
 8008134:	f85d eb04 	ldr.w	lr, [sp], #4
 8008138:	b003      	add	sp, #12
 800813a:	4770      	bx	lr
 800813c:	200001bc 	.word	0x200001bc
 8008140:	ffff0208 	.word	0xffff0208

08008144 <_strtol_l.isra.0>:
 8008144:	2b01      	cmp	r3, #1
 8008146:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800814a:	d001      	beq.n	8008150 <_strtol_l.isra.0+0xc>
 800814c:	2b24      	cmp	r3, #36	; 0x24
 800814e:	d906      	bls.n	800815e <_strtol_l.isra.0+0x1a>
 8008150:	f7ff ffa6 	bl	80080a0 <__errno>
 8008154:	2316      	movs	r3, #22
 8008156:	6003      	str	r3, [r0, #0]
 8008158:	2000      	movs	r0, #0
 800815a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800815e:	4f3a      	ldr	r7, [pc, #232]	; (8008248 <_strtol_l.isra.0+0x104>)
 8008160:	468e      	mov	lr, r1
 8008162:	4676      	mov	r6, lr
 8008164:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008168:	5de5      	ldrb	r5, [r4, r7]
 800816a:	f015 0508 	ands.w	r5, r5, #8
 800816e:	d1f8      	bne.n	8008162 <_strtol_l.isra.0+0x1e>
 8008170:	2c2d      	cmp	r4, #45	; 0x2d
 8008172:	d134      	bne.n	80081de <_strtol_l.isra.0+0x9a>
 8008174:	f89e 4000 	ldrb.w	r4, [lr]
 8008178:	f04f 0801 	mov.w	r8, #1
 800817c:	f106 0e02 	add.w	lr, r6, #2
 8008180:	2b00      	cmp	r3, #0
 8008182:	d05c      	beq.n	800823e <_strtol_l.isra.0+0xfa>
 8008184:	2b10      	cmp	r3, #16
 8008186:	d10c      	bne.n	80081a2 <_strtol_l.isra.0+0x5e>
 8008188:	2c30      	cmp	r4, #48	; 0x30
 800818a:	d10a      	bne.n	80081a2 <_strtol_l.isra.0+0x5e>
 800818c:	f89e 4000 	ldrb.w	r4, [lr]
 8008190:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008194:	2c58      	cmp	r4, #88	; 0x58
 8008196:	d14d      	bne.n	8008234 <_strtol_l.isra.0+0xf0>
 8008198:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800819c:	2310      	movs	r3, #16
 800819e:	f10e 0e02 	add.w	lr, lr, #2
 80081a2:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80081a6:	f10c 3cff 	add.w	ip, ip, #4294967295
 80081aa:	2600      	movs	r6, #0
 80081ac:	fbbc f9f3 	udiv	r9, ip, r3
 80081b0:	4635      	mov	r5, r6
 80081b2:	fb03 ca19 	mls	sl, r3, r9, ip
 80081b6:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80081ba:	2f09      	cmp	r7, #9
 80081bc:	d818      	bhi.n	80081f0 <_strtol_l.isra.0+0xac>
 80081be:	463c      	mov	r4, r7
 80081c0:	42a3      	cmp	r3, r4
 80081c2:	dd24      	ble.n	800820e <_strtol_l.isra.0+0xca>
 80081c4:	2e00      	cmp	r6, #0
 80081c6:	db1f      	blt.n	8008208 <_strtol_l.isra.0+0xc4>
 80081c8:	45a9      	cmp	r9, r5
 80081ca:	d31d      	bcc.n	8008208 <_strtol_l.isra.0+0xc4>
 80081cc:	d101      	bne.n	80081d2 <_strtol_l.isra.0+0x8e>
 80081ce:	45a2      	cmp	sl, r4
 80081d0:	db1a      	blt.n	8008208 <_strtol_l.isra.0+0xc4>
 80081d2:	fb05 4503 	mla	r5, r5, r3, r4
 80081d6:	2601      	movs	r6, #1
 80081d8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80081dc:	e7eb      	b.n	80081b6 <_strtol_l.isra.0+0x72>
 80081de:	2c2b      	cmp	r4, #43	; 0x2b
 80081e0:	bf08      	it	eq
 80081e2:	f89e 4000 	ldrbeq.w	r4, [lr]
 80081e6:	46a8      	mov	r8, r5
 80081e8:	bf08      	it	eq
 80081ea:	f106 0e02 	addeq.w	lr, r6, #2
 80081ee:	e7c7      	b.n	8008180 <_strtol_l.isra.0+0x3c>
 80081f0:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80081f4:	2f19      	cmp	r7, #25
 80081f6:	d801      	bhi.n	80081fc <_strtol_l.isra.0+0xb8>
 80081f8:	3c37      	subs	r4, #55	; 0x37
 80081fa:	e7e1      	b.n	80081c0 <_strtol_l.isra.0+0x7c>
 80081fc:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008200:	2f19      	cmp	r7, #25
 8008202:	d804      	bhi.n	800820e <_strtol_l.isra.0+0xca>
 8008204:	3c57      	subs	r4, #87	; 0x57
 8008206:	e7db      	b.n	80081c0 <_strtol_l.isra.0+0x7c>
 8008208:	f04f 36ff 	mov.w	r6, #4294967295
 800820c:	e7e4      	b.n	80081d8 <_strtol_l.isra.0+0x94>
 800820e:	2e00      	cmp	r6, #0
 8008210:	da05      	bge.n	800821e <_strtol_l.isra.0+0xda>
 8008212:	2322      	movs	r3, #34	; 0x22
 8008214:	6003      	str	r3, [r0, #0]
 8008216:	4665      	mov	r5, ip
 8008218:	b942      	cbnz	r2, 800822c <_strtol_l.isra.0+0xe8>
 800821a:	4628      	mov	r0, r5
 800821c:	e79d      	b.n	800815a <_strtol_l.isra.0+0x16>
 800821e:	f1b8 0f00 	cmp.w	r8, #0
 8008222:	d000      	beq.n	8008226 <_strtol_l.isra.0+0xe2>
 8008224:	426d      	negs	r5, r5
 8008226:	2a00      	cmp	r2, #0
 8008228:	d0f7      	beq.n	800821a <_strtol_l.isra.0+0xd6>
 800822a:	b10e      	cbz	r6, 8008230 <_strtol_l.isra.0+0xec>
 800822c:	f10e 31ff 	add.w	r1, lr, #4294967295
 8008230:	6011      	str	r1, [r2, #0]
 8008232:	e7f2      	b.n	800821a <_strtol_l.isra.0+0xd6>
 8008234:	2430      	movs	r4, #48	; 0x30
 8008236:	2b00      	cmp	r3, #0
 8008238:	d1b3      	bne.n	80081a2 <_strtol_l.isra.0+0x5e>
 800823a:	2308      	movs	r3, #8
 800823c:	e7b1      	b.n	80081a2 <_strtol_l.isra.0+0x5e>
 800823e:	2c30      	cmp	r4, #48	; 0x30
 8008240:	d0a4      	beq.n	800818c <_strtol_l.isra.0+0x48>
 8008242:	230a      	movs	r3, #10
 8008244:	e7ad      	b.n	80081a2 <_strtol_l.isra.0+0x5e>
 8008246:	bf00      	nop
 8008248:	08008b61 	.word	0x08008b61

0800824c <strtol>:
 800824c:	4613      	mov	r3, r2
 800824e:	460a      	mov	r2, r1
 8008250:	4601      	mov	r1, r0
 8008252:	4802      	ldr	r0, [pc, #8]	; (800825c <strtol+0x10>)
 8008254:	6800      	ldr	r0, [r0, #0]
 8008256:	f7ff bf75 	b.w	8008144 <_strtol_l.isra.0>
 800825a:	bf00      	nop
 800825c:	200001bc 	.word	0x200001bc

08008260 <__ssputs_r>:
 8008260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008264:	688e      	ldr	r6, [r1, #8]
 8008266:	429e      	cmp	r6, r3
 8008268:	4682      	mov	sl, r0
 800826a:	460c      	mov	r4, r1
 800826c:	4690      	mov	r8, r2
 800826e:	461f      	mov	r7, r3
 8008270:	d838      	bhi.n	80082e4 <__ssputs_r+0x84>
 8008272:	898a      	ldrh	r2, [r1, #12]
 8008274:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008278:	d032      	beq.n	80082e0 <__ssputs_r+0x80>
 800827a:	6825      	ldr	r5, [r4, #0]
 800827c:	6909      	ldr	r1, [r1, #16]
 800827e:	eba5 0901 	sub.w	r9, r5, r1
 8008282:	6965      	ldr	r5, [r4, #20]
 8008284:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008288:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800828c:	3301      	adds	r3, #1
 800828e:	444b      	add	r3, r9
 8008290:	106d      	asrs	r5, r5, #1
 8008292:	429d      	cmp	r5, r3
 8008294:	bf38      	it	cc
 8008296:	461d      	movcc	r5, r3
 8008298:	0553      	lsls	r3, r2, #21
 800829a:	d531      	bpl.n	8008300 <__ssputs_r+0xa0>
 800829c:	4629      	mov	r1, r5
 800829e:	f000 fb47 	bl	8008930 <_malloc_r>
 80082a2:	4606      	mov	r6, r0
 80082a4:	b950      	cbnz	r0, 80082bc <__ssputs_r+0x5c>
 80082a6:	230c      	movs	r3, #12
 80082a8:	f8ca 3000 	str.w	r3, [sl]
 80082ac:	89a3      	ldrh	r3, [r4, #12]
 80082ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082b2:	81a3      	strh	r3, [r4, #12]
 80082b4:	f04f 30ff 	mov.w	r0, #4294967295
 80082b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082bc:	6921      	ldr	r1, [r4, #16]
 80082be:	464a      	mov	r2, r9
 80082c0:	f000 fabe 	bl	8008840 <memcpy>
 80082c4:	89a3      	ldrh	r3, [r4, #12]
 80082c6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80082ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082ce:	81a3      	strh	r3, [r4, #12]
 80082d0:	6126      	str	r6, [r4, #16]
 80082d2:	6165      	str	r5, [r4, #20]
 80082d4:	444e      	add	r6, r9
 80082d6:	eba5 0509 	sub.w	r5, r5, r9
 80082da:	6026      	str	r6, [r4, #0]
 80082dc:	60a5      	str	r5, [r4, #8]
 80082de:	463e      	mov	r6, r7
 80082e0:	42be      	cmp	r6, r7
 80082e2:	d900      	bls.n	80082e6 <__ssputs_r+0x86>
 80082e4:	463e      	mov	r6, r7
 80082e6:	4632      	mov	r2, r6
 80082e8:	6820      	ldr	r0, [r4, #0]
 80082ea:	4641      	mov	r1, r8
 80082ec:	f000 fab6 	bl	800885c <memmove>
 80082f0:	68a3      	ldr	r3, [r4, #8]
 80082f2:	6822      	ldr	r2, [r4, #0]
 80082f4:	1b9b      	subs	r3, r3, r6
 80082f6:	4432      	add	r2, r6
 80082f8:	60a3      	str	r3, [r4, #8]
 80082fa:	6022      	str	r2, [r4, #0]
 80082fc:	2000      	movs	r0, #0
 80082fe:	e7db      	b.n	80082b8 <__ssputs_r+0x58>
 8008300:	462a      	mov	r2, r5
 8008302:	f000 fb6f 	bl	80089e4 <_realloc_r>
 8008306:	4606      	mov	r6, r0
 8008308:	2800      	cmp	r0, #0
 800830a:	d1e1      	bne.n	80082d0 <__ssputs_r+0x70>
 800830c:	6921      	ldr	r1, [r4, #16]
 800830e:	4650      	mov	r0, sl
 8008310:	f000 fabe 	bl	8008890 <_free_r>
 8008314:	e7c7      	b.n	80082a6 <__ssputs_r+0x46>
	...

08008318 <_svfiprintf_r>:
 8008318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800831c:	4698      	mov	r8, r3
 800831e:	898b      	ldrh	r3, [r1, #12]
 8008320:	061b      	lsls	r3, r3, #24
 8008322:	b09d      	sub	sp, #116	; 0x74
 8008324:	4607      	mov	r7, r0
 8008326:	460d      	mov	r5, r1
 8008328:	4614      	mov	r4, r2
 800832a:	d50e      	bpl.n	800834a <_svfiprintf_r+0x32>
 800832c:	690b      	ldr	r3, [r1, #16]
 800832e:	b963      	cbnz	r3, 800834a <_svfiprintf_r+0x32>
 8008330:	2140      	movs	r1, #64	; 0x40
 8008332:	f000 fafd 	bl	8008930 <_malloc_r>
 8008336:	6028      	str	r0, [r5, #0]
 8008338:	6128      	str	r0, [r5, #16]
 800833a:	b920      	cbnz	r0, 8008346 <_svfiprintf_r+0x2e>
 800833c:	230c      	movs	r3, #12
 800833e:	603b      	str	r3, [r7, #0]
 8008340:	f04f 30ff 	mov.w	r0, #4294967295
 8008344:	e0d1      	b.n	80084ea <_svfiprintf_r+0x1d2>
 8008346:	2340      	movs	r3, #64	; 0x40
 8008348:	616b      	str	r3, [r5, #20]
 800834a:	2300      	movs	r3, #0
 800834c:	9309      	str	r3, [sp, #36]	; 0x24
 800834e:	2320      	movs	r3, #32
 8008350:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008354:	f8cd 800c 	str.w	r8, [sp, #12]
 8008358:	2330      	movs	r3, #48	; 0x30
 800835a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008504 <_svfiprintf_r+0x1ec>
 800835e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008362:	f04f 0901 	mov.w	r9, #1
 8008366:	4623      	mov	r3, r4
 8008368:	469a      	mov	sl, r3
 800836a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800836e:	b10a      	cbz	r2, 8008374 <_svfiprintf_r+0x5c>
 8008370:	2a25      	cmp	r2, #37	; 0x25
 8008372:	d1f9      	bne.n	8008368 <_svfiprintf_r+0x50>
 8008374:	ebba 0b04 	subs.w	fp, sl, r4
 8008378:	d00b      	beq.n	8008392 <_svfiprintf_r+0x7a>
 800837a:	465b      	mov	r3, fp
 800837c:	4622      	mov	r2, r4
 800837e:	4629      	mov	r1, r5
 8008380:	4638      	mov	r0, r7
 8008382:	f7ff ff6d 	bl	8008260 <__ssputs_r>
 8008386:	3001      	adds	r0, #1
 8008388:	f000 80aa 	beq.w	80084e0 <_svfiprintf_r+0x1c8>
 800838c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800838e:	445a      	add	r2, fp
 8008390:	9209      	str	r2, [sp, #36]	; 0x24
 8008392:	f89a 3000 	ldrb.w	r3, [sl]
 8008396:	2b00      	cmp	r3, #0
 8008398:	f000 80a2 	beq.w	80084e0 <_svfiprintf_r+0x1c8>
 800839c:	2300      	movs	r3, #0
 800839e:	f04f 32ff 	mov.w	r2, #4294967295
 80083a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083a6:	f10a 0a01 	add.w	sl, sl, #1
 80083aa:	9304      	str	r3, [sp, #16]
 80083ac:	9307      	str	r3, [sp, #28]
 80083ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083b2:	931a      	str	r3, [sp, #104]	; 0x68
 80083b4:	4654      	mov	r4, sl
 80083b6:	2205      	movs	r2, #5
 80083b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083bc:	4851      	ldr	r0, [pc, #324]	; (8008504 <_svfiprintf_r+0x1ec>)
 80083be:	f7f7 ff07 	bl	80001d0 <memchr>
 80083c2:	9a04      	ldr	r2, [sp, #16]
 80083c4:	b9d8      	cbnz	r0, 80083fe <_svfiprintf_r+0xe6>
 80083c6:	06d0      	lsls	r0, r2, #27
 80083c8:	bf44      	itt	mi
 80083ca:	2320      	movmi	r3, #32
 80083cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083d0:	0711      	lsls	r1, r2, #28
 80083d2:	bf44      	itt	mi
 80083d4:	232b      	movmi	r3, #43	; 0x2b
 80083d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083da:	f89a 3000 	ldrb.w	r3, [sl]
 80083de:	2b2a      	cmp	r3, #42	; 0x2a
 80083e0:	d015      	beq.n	800840e <_svfiprintf_r+0xf6>
 80083e2:	9a07      	ldr	r2, [sp, #28]
 80083e4:	4654      	mov	r4, sl
 80083e6:	2000      	movs	r0, #0
 80083e8:	f04f 0c0a 	mov.w	ip, #10
 80083ec:	4621      	mov	r1, r4
 80083ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083f2:	3b30      	subs	r3, #48	; 0x30
 80083f4:	2b09      	cmp	r3, #9
 80083f6:	d94e      	bls.n	8008496 <_svfiprintf_r+0x17e>
 80083f8:	b1b0      	cbz	r0, 8008428 <_svfiprintf_r+0x110>
 80083fa:	9207      	str	r2, [sp, #28]
 80083fc:	e014      	b.n	8008428 <_svfiprintf_r+0x110>
 80083fe:	eba0 0308 	sub.w	r3, r0, r8
 8008402:	fa09 f303 	lsl.w	r3, r9, r3
 8008406:	4313      	orrs	r3, r2
 8008408:	9304      	str	r3, [sp, #16]
 800840a:	46a2      	mov	sl, r4
 800840c:	e7d2      	b.n	80083b4 <_svfiprintf_r+0x9c>
 800840e:	9b03      	ldr	r3, [sp, #12]
 8008410:	1d19      	adds	r1, r3, #4
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	9103      	str	r1, [sp, #12]
 8008416:	2b00      	cmp	r3, #0
 8008418:	bfbb      	ittet	lt
 800841a:	425b      	neglt	r3, r3
 800841c:	f042 0202 	orrlt.w	r2, r2, #2
 8008420:	9307      	strge	r3, [sp, #28]
 8008422:	9307      	strlt	r3, [sp, #28]
 8008424:	bfb8      	it	lt
 8008426:	9204      	strlt	r2, [sp, #16]
 8008428:	7823      	ldrb	r3, [r4, #0]
 800842a:	2b2e      	cmp	r3, #46	; 0x2e
 800842c:	d10c      	bne.n	8008448 <_svfiprintf_r+0x130>
 800842e:	7863      	ldrb	r3, [r4, #1]
 8008430:	2b2a      	cmp	r3, #42	; 0x2a
 8008432:	d135      	bne.n	80084a0 <_svfiprintf_r+0x188>
 8008434:	9b03      	ldr	r3, [sp, #12]
 8008436:	1d1a      	adds	r2, r3, #4
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	9203      	str	r2, [sp, #12]
 800843c:	2b00      	cmp	r3, #0
 800843e:	bfb8      	it	lt
 8008440:	f04f 33ff 	movlt.w	r3, #4294967295
 8008444:	3402      	adds	r4, #2
 8008446:	9305      	str	r3, [sp, #20]
 8008448:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008514 <_svfiprintf_r+0x1fc>
 800844c:	7821      	ldrb	r1, [r4, #0]
 800844e:	2203      	movs	r2, #3
 8008450:	4650      	mov	r0, sl
 8008452:	f7f7 febd 	bl	80001d0 <memchr>
 8008456:	b140      	cbz	r0, 800846a <_svfiprintf_r+0x152>
 8008458:	2340      	movs	r3, #64	; 0x40
 800845a:	eba0 000a 	sub.w	r0, r0, sl
 800845e:	fa03 f000 	lsl.w	r0, r3, r0
 8008462:	9b04      	ldr	r3, [sp, #16]
 8008464:	4303      	orrs	r3, r0
 8008466:	3401      	adds	r4, #1
 8008468:	9304      	str	r3, [sp, #16]
 800846a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800846e:	4826      	ldr	r0, [pc, #152]	; (8008508 <_svfiprintf_r+0x1f0>)
 8008470:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008474:	2206      	movs	r2, #6
 8008476:	f7f7 feab 	bl	80001d0 <memchr>
 800847a:	2800      	cmp	r0, #0
 800847c:	d038      	beq.n	80084f0 <_svfiprintf_r+0x1d8>
 800847e:	4b23      	ldr	r3, [pc, #140]	; (800850c <_svfiprintf_r+0x1f4>)
 8008480:	bb1b      	cbnz	r3, 80084ca <_svfiprintf_r+0x1b2>
 8008482:	9b03      	ldr	r3, [sp, #12]
 8008484:	3307      	adds	r3, #7
 8008486:	f023 0307 	bic.w	r3, r3, #7
 800848a:	3308      	adds	r3, #8
 800848c:	9303      	str	r3, [sp, #12]
 800848e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008490:	4433      	add	r3, r6
 8008492:	9309      	str	r3, [sp, #36]	; 0x24
 8008494:	e767      	b.n	8008366 <_svfiprintf_r+0x4e>
 8008496:	fb0c 3202 	mla	r2, ip, r2, r3
 800849a:	460c      	mov	r4, r1
 800849c:	2001      	movs	r0, #1
 800849e:	e7a5      	b.n	80083ec <_svfiprintf_r+0xd4>
 80084a0:	2300      	movs	r3, #0
 80084a2:	3401      	adds	r4, #1
 80084a4:	9305      	str	r3, [sp, #20]
 80084a6:	4619      	mov	r1, r3
 80084a8:	f04f 0c0a 	mov.w	ip, #10
 80084ac:	4620      	mov	r0, r4
 80084ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084b2:	3a30      	subs	r2, #48	; 0x30
 80084b4:	2a09      	cmp	r2, #9
 80084b6:	d903      	bls.n	80084c0 <_svfiprintf_r+0x1a8>
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d0c5      	beq.n	8008448 <_svfiprintf_r+0x130>
 80084bc:	9105      	str	r1, [sp, #20]
 80084be:	e7c3      	b.n	8008448 <_svfiprintf_r+0x130>
 80084c0:	fb0c 2101 	mla	r1, ip, r1, r2
 80084c4:	4604      	mov	r4, r0
 80084c6:	2301      	movs	r3, #1
 80084c8:	e7f0      	b.n	80084ac <_svfiprintf_r+0x194>
 80084ca:	ab03      	add	r3, sp, #12
 80084cc:	9300      	str	r3, [sp, #0]
 80084ce:	462a      	mov	r2, r5
 80084d0:	4b0f      	ldr	r3, [pc, #60]	; (8008510 <_svfiprintf_r+0x1f8>)
 80084d2:	a904      	add	r1, sp, #16
 80084d4:	4638      	mov	r0, r7
 80084d6:	f3af 8000 	nop.w
 80084da:	1c42      	adds	r2, r0, #1
 80084dc:	4606      	mov	r6, r0
 80084de:	d1d6      	bne.n	800848e <_svfiprintf_r+0x176>
 80084e0:	89ab      	ldrh	r3, [r5, #12]
 80084e2:	065b      	lsls	r3, r3, #25
 80084e4:	f53f af2c 	bmi.w	8008340 <_svfiprintf_r+0x28>
 80084e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084ea:	b01d      	add	sp, #116	; 0x74
 80084ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084f0:	ab03      	add	r3, sp, #12
 80084f2:	9300      	str	r3, [sp, #0]
 80084f4:	462a      	mov	r2, r5
 80084f6:	4b06      	ldr	r3, [pc, #24]	; (8008510 <_svfiprintf_r+0x1f8>)
 80084f8:	a904      	add	r1, sp, #16
 80084fa:	4638      	mov	r0, r7
 80084fc:	f000 f87a 	bl	80085f4 <_printf_i>
 8008500:	e7eb      	b.n	80084da <_svfiprintf_r+0x1c2>
 8008502:	bf00      	nop
 8008504:	08008c61 	.word	0x08008c61
 8008508:	08008c6b 	.word	0x08008c6b
 800850c:	00000000 	.word	0x00000000
 8008510:	08008261 	.word	0x08008261
 8008514:	08008c67 	.word	0x08008c67

08008518 <_printf_common>:
 8008518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800851c:	4616      	mov	r6, r2
 800851e:	4699      	mov	r9, r3
 8008520:	688a      	ldr	r2, [r1, #8]
 8008522:	690b      	ldr	r3, [r1, #16]
 8008524:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008528:	4293      	cmp	r3, r2
 800852a:	bfb8      	it	lt
 800852c:	4613      	movlt	r3, r2
 800852e:	6033      	str	r3, [r6, #0]
 8008530:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008534:	4607      	mov	r7, r0
 8008536:	460c      	mov	r4, r1
 8008538:	b10a      	cbz	r2, 800853e <_printf_common+0x26>
 800853a:	3301      	adds	r3, #1
 800853c:	6033      	str	r3, [r6, #0]
 800853e:	6823      	ldr	r3, [r4, #0]
 8008540:	0699      	lsls	r1, r3, #26
 8008542:	bf42      	ittt	mi
 8008544:	6833      	ldrmi	r3, [r6, #0]
 8008546:	3302      	addmi	r3, #2
 8008548:	6033      	strmi	r3, [r6, #0]
 800854a:	6825      	ldr	r5, [r4, #0]
 800854c:	f015 0506 	ands.w	r5, r5, #6
 8008550:	d106      	bne.n	8008560 <_printf_common+0x48>
 8008552:	f104 0a19 	add.w	sl, r4, #25
 8008556:	68e3      	ldr	r3, [r4, #12]
 8008558:	6832      	ldr	r2, [r6, #0]
 800855a:	1a9b      	subs	r3, r3, r2
 800855c:	42ab      	cmp	r3, r5
 800855e:	dc26      	bgt.n	80085ae <_printf_common+0x96>
 8008560:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008564:	1e13      	subs	r3, r2, #0
 8008566:	6822      	ldr	r2, [r4, #0]
 8008568:	bf18      	it	ne
 800856a:	2301      	movne	r3, #1
 800856c:	0692      	lsls	r2, r2, #26
 800856e:	d42b      	bmi.n	80085c8 <_printf_common+0xb0>
 8008570:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008574:	4649      	mov	r1, r9
 8008576:	4638      	mov	r0, r7
 8008578:	47c0      	blx	r8
 800857a:	3001      	adds	r0, #1
 800857c:	d01e      	beq.n	80085bc <_printf_common+0xa4>
 800857e:	6823      	ldr	r3, [r4, #0]
 8008580:	68e5      	ldr	r5, [r4, #12]
 8008582:	6832      	ldr	r2, [r6, #0]
 8008584:	f003 0306 	and.w	r3, r3, #6
 8008588:	2b04      	cmp	r3, #4
 800858a:	bf08      	it	eq
 800858c:	1aad      	subeq	r5, r5, r2
 800858e:	68a3      	ldr	r3, [r4, #8]
 8008590:	6922      	ldr	r2, [r4, #16]
 8008592:	bf0c      	ite	eq
 8008594:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008598:	2500      	movne	r5, #0
 800859a:	4293      	cmp	r3, r2
 800859c:	bfc4      	itt	gt
 800859e:	1a9b      	subgt	r3, r3, r2
 80085a0:	18ed      	addgt	r5, r5, r3
 80085a2:	2600      	movs	r6, #0
 80085a4:	341a      	adds	r4, #26
 80085a6:	42b5      	cmp	r5, r6
 80085a8:	d11a      	bne.n	80085e0 <_printf_common+0xc8>
 80085aa:	2000      	movs	r0, #0
 80085ac:	e008      	b.n	80085c0 <_printf_common+0xa8>
 80085ae:	2301      	movs	r3, #1
 80085b0:	4652      	mov	r2, sl
 80085b2:	4649      	mov	r1, r9
 80085b4:	4638      	mov	r0, r7
 80085b6:	47c0      	blx	r8
 80085b8:	3001      	adds	r0, #1
 80085ba:	d103      	bne.n	80085c4 <_printf_common+0xac>
 80085bc:	f04f 30ff 	mov.w	r0, #4294967295
 80085c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085c4:	3501      	adds	r5, #1
 80085c6:	e7c6      	b.n	8008556 <_printf_common+0x3e>
 80085c8:	18e1      	adds	r1, r4, r3
 80085ca:	1c5a      	adds	r2, r3, #1
 80085cc:	2030      	movs	r0, #48	; 0x30
 80085ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80085d2:	4422      	add	r2, r4
 80085d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80085d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80085dc:	3302      	adds	r3, #2
 80085de:	e7c7      	b.n	8008570 <_printf_common+0x58>
 80085e0:	2301      	movs	r3, #1
 80085e2:	4622      	mov	r2, r4
 80085e4:	4649      	mov	r1, r9
 80085e6:	4638      	mov	r0, r7
 80085e8:	47c0      	blx	r8
 80085ea:	3001      	adds	r0, #1
 80085ec:	d0e6      	beq.n	80085bc <_printf_common+0xa4>
 80085ee:	3601      	adds	r6, #1
 80085f0:	e7d9      	b.n	80085a6 <_printf_common+0x8e>
	...

080085f4 <_printf_i>:
 80085f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085f8:	460c      	mov	r4, r1
 80085fa:	4691      	mov	r9, r2
 80085fc:	7e27      	ldrb	r7, [r4, #24]
 80085fe:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008600:	2f78      	cmp	r7, #120	; 0x78
 8008602:	4680      	mov	r8, r0
 8008604:	469a      	mov	sl, r3
 8008606:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800860a:	d807      	bhi.n	800861c <_printf_i+0x28>
 800860c:	2f62      	cmp	r7, #98	; 0x62
 800860e:	d80a      	bhi.n	8008626 <_printf_i+0x32>
 8008610:	2f00      	cmp	r7, #0
 8008612:	f000 80d8 	beq.w	80087c6 <_printf_i+0x1d2>
 8008616:	2f58      	cmp	r7, #88	; 0x58
 8008618:	f000 80a3 	beq.w	8008762 <_printf_i+0x16e>
 800861c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008620:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008624:	e03a      	b.n	800869c <_printf_i+0xa8>
 8008626:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800862a:	2b15      	cmp	r3, #21
 800862c:	d8f6      	bhi.n	800861c <_printf_i+0x28>
 800862e:	a001      	add	r0, pc, #4	; (adr r0, 8008634 <_printf_i+0x40>)
 8008630:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008634:	0800868d 	.word	0x0800868d
 8008638:	080086a1 	.word	0x080086a1
 800863c:	0800861d 	.word	0x0800861d
 8008640:	0800861d 	.word	0x0800861d
 8008644:	0800861d 	.word	0x0800861d
 8008648:	0800861d 	.word	0x0800861d
 800864c:	080086a1 	.word	0x080086a1
 8008650:	0800861d 	.word	0x0800861d
 8008654:	0800861d 	.word	0x0800861d
 8008658:	0800861d 	.word	0x0800861d
 800865c:	0800861d 	.word	0x0800861d
 8008660:	080087ad 	.word	0x080087ad
 8008664:	080086d1 	.word	0x080086d1
 8008668:	0800878f 	.word	0x0800878f
 800866c:	0800861d 	.word	0x0800861d
 8008670:	0800861d 	.word	0x0800861d
 8008674:	080087cf 	.word	0x080087cf
 8008678:	0800861d 	.word	0x0800861d
 800867c:	080086d1 	.word	0x080086d1
 8008680:	0800861d 	.word	0x0800861d
 8008684:	0800861d 	.word	0x0800861d
 8008688:	08008797 	.word	0x08008797
 800868c:	680b      	ldr	r3, [r1, #0]
 800868e:	1d1a      	adds	r2, r3, #4
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	600a      	str	r2, [r1, #0]
 8008694:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008698:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800869c:	2301      	movs	r3, #1
 800869e:	e0a3      	b.n	80087e8 <_printf_i+0x1f4>
 80086a0:	6825      	ldr	r5, [r4, #0]
 80086a2:	6808      	ldr	r0, [r1, #0]
 80086a4:	062e      	lsls	r6, r5, #24
 80086a6:	f100 0304 	add.w	r3, r0, #4
 80086aa:	d50a      	bpl.n	80086c2 <_printf_i+0xce>
 80086ac:	6805      	ldr	r5, [r0, #0]
 80086ae:	600b      	str	r3, [r1, #0]
 80086b0:	2d00      	cmp	r5, #0
 80086b2:	da03      	bge.n	80086bc <_printf_i+0xc8>
 80086b4:	232d      	movs	r3, #45	; 0x2d
 80086b6:	426d      	negs	r5, r5
 80086b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086bc:	485e      	ldr	r0, [pc, #376]	; (8008838 <_printf_i+0x244>)
 80086be:	230a      	movs	r3, #10
 80086c0:	e019      	b.n	80086f6 <_printf_i+0x102>
 80086c2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80086c6:	6805      	ldr	r5, [r0, #0]
 80086c8:	600b      	str	r3, [r1, #0]
 80086ca:	bf18      	it	ne
 80086cc:	b22d      	sxthne	r5, r5
 80086ce:	e7ef      	b.n	80086b0 <_printf_i+0xbc>
 80086d0:	680b      	ldr	r3, [r1, #0]
 80086d2:	6825      	ldr	r5, [r4, #0]
 80086d4:	1d18      	adds	r0, r3, #4
 80086d6:	6008      	str	r0, [r1, #0]
 80086d8:	0628      	lsls	r0, r5, #24
 80086da:	d501      	bpl.n	80086e0 <_printf_i+0xec>
 80086dc:	681d      	ldr	r5, [r3, #0]
 80086de:	e002      	b.n	80086e6 <_printf_i+0xf2>
 80086e0:	0669      	lsls	r1, r5, #25
 80086e2:	d5fb      	bpl.n	80086dc <_printf_i+0xe8>
 80086e4:	881d      	ldrh	r5, [r3, #0]
 80086e6:	4854      	ldr	r0, [pc, #336]	; (8008838 <_printf_i+0x244>)
 80086e8:	2f6f      	cmp	r7, #111	; 0x6f
 80086ea:	bf0c      	ite	eq
 80086ec:	2308      	moveq	r3, #8
 80086ee:	230a      	movne	r3, #10
 80086f0:	2100      	movs	r1, #0
 80086f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80086f6:	6866      	ldr	r6, [r4, #4]
 80086f8:	60a6      	str	r6, [r4, #8]
 80086fa:	2e00      	cmp	r6, #0
 80086fc:	bfa2      	ittt	ge
 80086fe:	6821      	ldrge	r1, [r4, #0]
 8008700:	f021 0104 	bicge.w	r1, r1, #4
 8008704:	6021      	strge	r1, [r4, #0]
 8008706:	b90d      	cbnz	r5, 800870c <_printf_i+0x118>
 8008708:	2e00      	cmp	r6, #0
 800870a:	d04d      	beq.n	80087a8 <_printf_i+0x1b4>
 800870c:	4616      	mov	r6, r2
 800870e:	fbb5 f1f3 	udiv	r1, r5, r3
 8008712:	fb03 5711 	mls	r7, r3, r1, r5
 8008716:	5dc7      	ldrb	r7, [r0, r7]
 8008718:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800871c:	462f      	mov	r7, r5
 800871e:	42bb      	cmp	r3, r7
 8008720:	460d      	mov	r5, r1
 8008722:	d9f4      	bls.n	800870e <_printf_i+0x11a>
 8008724:	2b08      	cmp	r3, #8
 8008726:	d10b      	bne.n	8008740 <_printf_i+0x14c>
 8008728:	6823      	ldr	r3, [r4, #0]
 800872a:	07df      	lsls	r7, r3, #31
 800872c:	d508      	bpl.n	8008740 <_printf_i+0x14c>
 800872e:	6923      	ldr	r3, [r4, #16]
 8008730:	6861      	ldr	r1, [r4, #4]
 8008732:	4299      	cmp	r1, r3
 8008734:	bfde      	ittt	le
 8008736:	2330      	movle	r3, #48	; 0x30
 8008738:	f806 3c01 	strble.w	r3, [r6, #-1]
 800873c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008740:	1b92      	subs	r2, r2, r6
 8008742:	6122      	str	r2, [r4, #16]
 8008744:	f8cd a000 	str.w	sl, [sp]
 8008748:	464b      	mov	r3, r9
 800874a:	aa03      	add	r2, sp, #12
 800874c:	4621      	mov	r1, r4
 800874e:	4640      	mov	r0, r8
 8008750:	f7ff fee2 	bl	8008518 <_printf_common>
 8008754:	3001      	adds	r0, #1
 8008756:	d14c      	bne.n	80087f2 <_printf_i+0x1fe>
 8008758:	f04f 30ff 	mov.w	r0, #4294967295
 800875c:	b004      	add	sp, #16
 800875e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008762:	4835      	ldr	r0, [pc, #212]	; (8008838 <_printf_i+0x244>)
 8008764:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008768:	6823      	ldr	r3, [r4, #0]
 800876a:	680e      	ldr	r6, [r1, #0]
 800876c:	061f      	lsls	r7, r3, #24
 800876e:	f856 5b04 	ldr.w	r5, [r6], #4
 8008772:	600e      	str	r6, [r1, #0]
 8008774:	d514      	bpl.n	80087a0 <_printf_i+0x1ac>
 8008776:	07d9      	lsls	r1, r3, #31
 8008778:	bf44      	itt	mi
 800877a:	f043 0320 	orrmi.w	r3, r3, #32
 800877e:	6023      	strmi	r3, [r4, #0]
 8008780:	b91d      	cbnz	r5, 800878a <_printf_i+0x196>
 8008782:	6823      	ldr	r3, [r4, #0]
 8008784:	f023 0320 	bic.w	r3, r3, #32
 8008788:	6023      	str	r3, [r4, #0]
 800878a:	2310      	movs	r3, #16
 800878c:	e7b0      	b.n	80086f0 <_printf_i+0xfc>
 800878e:	6823      	ldr	r3, [r4, #0]
 8008790:	f043 0320 	orr.w	r3, r3, #32
 8008794:	6023      	str	r3, [r4, #0]
 8008796:	2378      	movs	r3, #120	; 0x78
 8008798:	4828      	ldr	r0, [pc, #160]	; (800883c <_printf_i+0x248>)
 800879a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800879e:	e7e3      	b.n	8008768 <_printf_i+0x174>
 80087a0:	065e      	lsls	r6, r3, #25
 80087a2:	bf48      	it	mi
 80087a4:	b2ad      	uxthmi	r5, r5
 80087a6:	e7e6      	b.n	8008776 <_printf_i+0x182>
 80087a8:	4616      	mov	r6, r2
 80087aa:	e7bb      	b.n	8008724 <_printf_i+0x130>
 80087ac:	680b      	ldr	r3, [r1, #0]
 80087ae:	6826      	ldr	r6, [r4, #0]
 80087b0:	6960      	ldr	r0, [r4, #20]
 80087b2:	1d1d      	adds	r5, r3, #4
 80087b4:	600d      	str	r5, [r1, #0]
 80087b6:	0635      	lsls	r5, r6, #24
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	d501      	bpl.n	80087c0 <_printf_i+0x1cc>
 80087bc:	6018      	str	r0, [r3, #0]
 80087be:	e002      	b.n	80087c6 <_printf_i+0x1d2>
 80087c0:	0671      	lsls	r1, r6, #25
 80087c2:	d5fb      	bpl.n	80087bc <_printf_i+0x1c8>
 80087c4:	8018      	strh	r0, [r3, #0]
 80087c6:	2300      	movs	r3, #0
 80087c8:	6123      	str	r3, [r4, #16]
 80087ca:	4616      	mov	r6, r2
 80087cc:	e7ba      	b.n	8008744 <_printf_i+0x150>
 80087ce:	680b      	ldr	r3, [r1, #0]
 80087d0:	1d1a      	adds	r2, r3, #4
 80087d2:	600a      	str	r2, [r1, #0]
 80087d4:	681e      	ldr	r6, [r3, #0]
 80087d6:	6862      	ldr	r2, [r4, #4]
 80087d8:	2100      	movs	r1, #0
 80087da:	4630      	mov	r0, r6
 80087dc:	f7f7 fcf8 	bl	80001d0 <memchr>
 80087e0:	b108      	cbz	r0, 80087e6 <_printf_i+0x1f2>
 80087e2:	1b80      	subs	r0, r0, r6
 80087e4:	6060      	str	r0, [r4, #4]
 80087e6:	6863      	ldr	r3, [r4, #4]
 80087e8:	6123      	str	r3, [r4, #16]
 80087ea:	2300      	movs	r3, #0
 80087ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087f0:	e7a8      	b.n	8008744 <_printf_i+0x150>
 80087f2:	6923      	ldr	r3, [r4, #16]
 80087f4:	4632      	mov	r2, r6
 80087f6:	4649      	mov	r1, r9
 80087f8:	4640      	mov	r0, r8
 80087fa:	47d0      	blx	sl
 80087fc:	3001      	adds	r0, #1
 80087fe:	d0ab      	beq.n	8008758 <_printf_i+0x164>
 8008800:	6823      	ldr	r3, [r4, #0]
 8008802:	079b      	lsls	r3, r3, #30
 8008804:	d413      	bmi.n	800882e <_printf_i+0x23a>
 8008806:	68e0      	ldr	r0, [r4, #12]
 8008808:	9b03      	ldr	r3, [sp, #12]
 800880a:	4298      	cmp	r0, r3
 800880c:	bfb8      	it	lt
 800880e:	4618      	movlt	r0, r3
 8008810:	e7a4      	b.n	800875c <_printf_i+0x168>
 8008812:	2301      	movs	r3, #1
 8008814:	4632      	mov	r2, r6
 8008816:	4649      	mov	r1, r9
 8008818:	4640      	mov	r0, r8
 800881a:	47d0      	blx	sl
 800881c:	3001      	adds	r0, #1
 800881e:	d09b      	beq.n	8008758 <_printf_i+0x164>
 8008820:	3501      	adds	r5, #1
 8008822:	68e3      	ldr	r3, [r4, #12]
 8008824:	9903      	ldr	r1, [sp, #12]
 8008826:	1a5b      	subs	r3, r3, r1
 8008828:	42ab      	cmp	r3, r5
 800882a:	dcf2      	bgt.n	8008812 <_printf_i+0x21e>
 800882c:	e7eb      	b.n	8008806 <_printf_i+0x212>
 800882e:	2500      	movs	r5, #0
 8008830:	f104 0619 	add.w	r6, r4, #25
 8008834:	e7f5      	b.n	8008822 <_printf_i+0x22e>
 8008836:	bf00      	nop
 8008838:	08008c72 	.word	0x08008c72
 800883c:	08008c83 	.word	0x08008c83

08008840 <memcpy>:
 8008840:	440a      	add	r2, r1
 8008842:	4291      	cmp	r1, r2
 8008844:	f100 33ff 	add.w	r3, r0, #4294967295
 8008848:	d100      	bne.n	800884c <memcpy+0xc>
 800884a:	4770      	bx	lr
 800884c:	b510      	push	{r4, lr}
 800884e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008852:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008856:	4291      	cmp	r1, r2
 8008858:	d1f9      	bne.n	800884e <memcpy+0xe>
 800885a:	bd10      	pop	{r4, pc}

0800885c <memmove>:
 800885c:	4288      	cmp	r0, r1
 800885e:	b510      	push	{r4, lr}
 8008860:	eb01 0402 	add.w	r4, r1, r2
 8008864:	d902      	bls.n	800886c <memmove+0x10>
 8008866:	4284      	cmp	r4, r0
 8008868:	4623      	mov	r3, r4
 800886a:	d807      	bhi.n	800887c <memmove+0x20>
 800886c:	1e43      	subs	r3, r0, #1
 800886e:	42a1      	cmp	r1, r4
 8008870:	d008      	beq.n	8008884 <memmove+0x28>
 8008872:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008876:	f803 2f01 	strb.w	r2, [r3, #1]!
 800887a:	e7f8      	b.n	800886e <memmove+0x12>
 800887c:	4402      	add	r2, r0
 800887e:	4601      	mov	r1, r0
 8008880:	428a      	cmp	r2, r1
 8008882:	d100      	bne.n	8008886 <memmove+0x2a>
 8008884:	bd10      	pop	{r4, pc}
 8008886:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800888a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800888e:	e7f7      	b.n	8008880 <memmove+0x24>

08008890 <_free_r>:
 8008890:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008892:	2900      	cmp	r1, #0
 8008894:	d048      	beq.n	8008928 <_free_r+0x98>
 8008896:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800889a:	9001      	str	r0, [sp, #4]
 800889c:	2b00      	cmp	r3, #0
 800889e:	f1a1 0404 	sub.w	r4, r1, #4
 80088a2:	bfb8      	it	lt
 80088a4:	18e4      	addlt	r4, r4, r3
 80088a6:	f000 f8d3 	bl	8008a50 <__malloc_lock>
 80088aa:	4a20      	ldr	r2, [pc, #128]	; (800892c <_free_r+0x9c>)
 80088ac:	9801      	ldr	r0, [sp, #4]
 80088ae:	6813      	ldr	r3, [r2, #0]
 80088b0:	4615      	mov	r5, r2
 80088b2:	b933      	cbnz	r3, 80088c2 <_free_r+0x32>
 80088b4:	6063      	str	r3, [r4, #4]
 80088b6:	6014      	str	r4, [r2, #0]
 80088b8:	b003      	add	sp, #12
 80088ba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80088be:	f000 b8cd 	b.w	8008a5c <__malloc_unlock>
 80088c2:	42a3      	cmp	r3, r4
 80088c4:	d90b      	bls.n	80088de <_free_r+0x4e>
 80088c6:	6821      	ldr	r1, [r4, #0]
 80088c8:	1862      	adds	r2, r4, r1
 80088ca:	4293      	cmp	r3, r2
 80088cc:	bf04      	itt	eq
 80088ce:	681a      	ldreq	r2, [r3, #0]
 80088d0:	685b      	ldreq	r3, [r3, #4]
 80088d2:	6063      	str	r3, [r4, #4]
 80088d4:	bf04      	itt	eq
 80088d6:	1852      	addeq	r2, r2, r1
 80088d8:	6022      	streq	r2, [r4, #0]
 80088da:	602c      	str	r4, [r5, #0]
 80088dc:	e7ec      	b.n	80088b8 <_free_r+0x28>
 80088de:	461a      	mov	r2, r3
 80088e0:	685b      	ldr	r3, [r3, #4]
 80088e2:	b10b      	cbz	r3, 80088e8 <_free_r+0x58>
 80088e4:	42a3      	cmp	r3, r4
 80088e6:	d9fa      	bls.n	80088de <_free_r+0x4e>
 80088e8:	6811      	ldr	r1, [r2, #0]
 80088ea:	1855      	adds	r5, r2, r1
 80088ec:	42a5      	cmp	r5, r4
 80088ee:	d10b      	bne.n	8008908 <_free_r+0x78>
 80088f0:	6824      	ldr	r4, [r4, #0]
 80088f2:	4421      	add	r1, r4
 80088f4:	1854      	adds	r4, r2, r1
 80088f6:	42a3      	cmp	r3, r4
 80088f8:	6011      	str	r1, [r2, #0]
 80088fa:	d1dd      	bne.n	80088b8 <_free_r+0x28>
 80088fc:	681c      	ldr	r4, [r3, #0]
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	6053      	str	r3, [r2, #4]
 8008902:	4421      	add	r1, r4
 8008904:	6011      	str	r1, [r2, #0]
 8008906:	e7d7      	b.n	80088b8 <_free_r+0x28>
 8008908:	d902      	bls.n	8008910 <_free_r+0x80>
 800890a:	230c      	movs	r3, #12
 800890c:	6003      	str	r3, [r0, #0]
 800890e:	e7d3      	b.n	80088b8 <_free_r+0x28>
 8008910:	6825      	ldr	r5, [r4, #0]
 8008912:	1961      	adds	r1, r4, r5
 8008914:	428b      	cmp	r3, r1
 8008916:	bf04      	itt	eq
 8008918:	6819      	ldreq	r1, [r3, #0]
 800891a:	685b      	ldreq	r3, [r3, #4]
 800891c:	6063      	str	r3, [r4, #4]
 800891e:	bf04      	itt	eq
 8008920:	1949      	addeq	r1, r1, r5
 8008922:	6021      	streq	r1, [r4, #0]
 8008924:	6054      	str	r4, [r2, #4]
 8008926:	e7c7      	b.n	80088b8 <_free_r+0x28>
 8008928:	b003      	add	sp, #12
 800892a:	bd30      	pop	{r4, r5, pc}
 800892c:	20000468 	.word	0x20000468

08008930 <_malloc_r>:
 8008930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008932:	1ccd      	adds	r5, r1, #3
 8008934:	f025 0503 	bic.w	r5, r5, #3
 8008938:	3508      	adds	r5, #8
 800893a:	2d0c      	cmp	r5, #12
 800893c:	bf38      	it	cc
 800893e:	250c      	movcc	r5, #12
 8008940:	2d00      	cmp	r5, #0
 8008942:	4606      	mov	r6, r0
 8008944:	db01      	blt.n	800894a <_malloc_r+0x1a>
 8008946:	42a9      	cmp	r1, r5
 8008948:	d903      	bls.n	8008952 <_malloc_r+0x22>
 800894a:	230c      	movs	r3, #12
 800894c:	6033      	str	r3, [r6, #0]
 800894e:	2000      	movs	r0, #0
 8008950:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008952:	f000 f87d 	bl	8008a50 <__malloc_lock>
 8008956:	4921      	ldr	r1, [pc, #132]	; (80089dc <_malloc_r+0xac>)
 8008958:	680a      	ldr	r2, [r1, #0]
 800895a:	4614      	mov	r4, r2
 800895c:	b99c      	cbnz	r4, 8008986 <_malloc_r+0x56>
 800895e:	4f20      	ldr	r7, [pc, #128]	; (80089e0 <_malloc_r+0xb0>)
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	b923      	cbnz	r3, 800896e <_malloc_r+0x3e>
 8008964:	4621      	mov	r1, r4
 8008966:	4630      	mov	r0, r6
 8008968:	f000 f862 	bl	8008a30 <_sbrk_r>
 800896c:	6038      	str	r0, [r7, #0]
 800896e:	4629      	mov	r1, r5
 8008970:	4630      	mov	r0, r6
 8008972:	f000 f85d 	bl	8008a30 <_sbrk_r>
 8008976:	1c43      	adds	r3, r0, #1
 8008978:	d123      	bne.n	80089c2 <_malloc_r+0x92>
 800897a:	230c      	movs	r3, #12
 800897c:	6033      	str	r3, [r6, #0]
 800897e:	4630      	mov	r0, r6
 8008980:	f000 f86c 	bl	8008a5c <__malloc_unlock>
 8008984:	e7e3      	b.n	800894e <_malloc_r+0x1e>
 8008986:	6823      	ldr	r3, [r4, #0]
 8008988:	1b5b      	subs	r3, r3, r5
 800898a:	d417      	bmi.n	80089bc <_malloc_r+0x8c>
 800898c:	2b0b      	cmp	r3, #11
 800898e:	d903      	bls.n	8008998 <_malloc_r+0x68>
 8008990:	6023      	str	r3, [r4, #0]
 8008992:	441c      	add	r4, r3
 8008994:	6025      	str	r5, [r4, #0]
 8008996:	e004      	b.n	80089a2 <_malloc_r+0x72>
 8008998:	6863      	ldr	r3, [r4, #4]
 800899a:	42a2      	cmp	r2, r4
 800899c:	bf0c      	ite	eq
 800899e:	600b      	streq	r3, [r1, #0]
 80089a0:	6053      	strne	r3, [r2, #4]
 80089a2:	4630      	mov	r0, r6
 80089a4:	f000 f85a 	bl	8008a5c <__malloc_unlock>
 80089a8:	f104 000b 	add.w	r0, r4, #11
 80089ac:	1d23      	adds	r3, r4, #4
 80089ae:	f020 0007 	bic.w	r0, r0, #7
 80089b2:	1ac2      	subs	r2, r0, r3
 80089b4:	d0cc      	beq.n	8008950 <_malloc_r+0x20>
 80089b6:	1a1b      	subs	r3, r3, r0
 80089b8:	50a3      	str	r3, [r4, r2]
 80089ba:	e7c9      	b.n	8008950 <_malloc_r+0x20>
 80089bc:	4622      	mov	r2, r4
 80089be:	6864      	ldr	r4, [r4, #4]
 80089c0:	e7cc      	b.n	800895c <_malloc_r+0x2c>
 80089c2:	1cc4      	adds	r4, r0, #3
 80089c4:	f024 0403 	bic.w	r4, r4, #3
 80089c8:	42a0      	cmp	r0, r4
 80089ca:	d0e3      	beq.n	8008994 <_malloc_r+0x64>
 80089cc:	1a21      	subs	r1, r4, r0
 80089ce:	4630      	mov	r0, r6
 80089d0:	f000 f82e 	bl	8008a30 <_sbrk_r>
 80089d4:	3001      	adds	r0, #1
 80089d6:	d1dd      	bne.n	8008994 <_malloc_r+0x64>
 80089d8:	e7cf      	b.n	800897a <_malloc_r+0x4a>
 80089da:	bf00      	nop
 80089dc:	20000468 	.word	0x20000468
 80089e0:	2000046c 	.word	0x2000046c

080089e4 <_realloc_r>:
 80089e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089e6:	4607      	mov	r7, r0
 80089e8:	4614      	mov	r4, r2
 80089ea:	460e      	mov	r6, r1
 80089ec:	b921      	cbnz	r1, 80089f8 <_realloc_r+0x14>
 80089ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80089f2:	4611      	mov	r1, r2
 80089f4:	f7ff bf9c 	b.w	8008930 <_malloc_r>
 80089f8:	b922      	cbnz	r2, 8008a04 <_realloc_r+0x20>
 80089fa:	f7ff ff49 	bl	8008890 <_free_r>
 80089fe:	4625      	mov	r5, r4
 8008a00:	4628      	mov	r0, r5
 8008a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a04:	f000 f830 	bl	8008a68 <_malloc_usable_size_r>
 8008a08:	42a0      	cmp	r0, r4
 8008a0a:	d20f      	bcs.n	8008a2c <_realloc_r+0x48>
 8008a0c:	4621      	mov	r1, r4
 8008a0e:	4638      	mov	r0, r7
 8008a10:	f7ff ff8e 	bl	8008930 <_malloc_r>
 8008a14:	4605      	mov	r5, r0
 8008a16:	2800      	cmp	r0, #0
 8008a18:	d0f2      	beq.n	8008a00 <_realloc_r+0x1c>
 8008a1a:	4631      	mov	r1, r6
 8008a1c:	4622      	mov	r2, r4
 8008a1e:	f7ff ff0f 	bl	8008840 <memcpy>
 8008a22:	4631      	mov	r1, r6
 8008a24:	4638      	mov	r0, r7
 8008a26:	f7ff ff33 	bl	8008890 <_free_r>
 8008a2a:	e7e9      	b.n	8008a00 <_realloc_r+0x1c>
 8008a2c:	4635      	mov	r5, r6
 8008a2e:	e7e7      	b.n	8008a00 <_realloc_r+0x1c>

08008a30 <_sbrk_r>:
 8008a30:	b538      	push	{r3, r4, r5, lr}
 8008a32:	4d06      	ldr	r5, [pc, #24]	; (8008a4c <_sbrk_r+0x1c>)
 8008a34:	2300      	movs	r3, #0
 8008a36:	4604      	mov	r4, r0
 8008a38:	4608      	mov	r0, r1
 8008a3a:	602b      	str	r3, [r5, #0]
 8008a3c:	f7f8 fd04 	bl	8001448 <_sbrk>
 8008a40:	1c43      	adds	r3, r0, #1
 8008a42:	d102      	bne.n	8008a4a <_sbrk_r+0x1a>
 8008a44:	682b      	ldr	r3, [r5, #0]
 8008a46:	b103      	cbz	r3, 8008a4a <_sbrk_r+0x1a>
 8008a48:	6023      	str	r3, [r4, #0]
 8008a4a:	bd38      	pop	{r3, r4, r5, pc}
 8008a4c:	20001ea4 	.word	0x20001ea4

08008a50 <__malloc_lock>:
 8008a50:	4801      	ldr	r0, [pc, #4]	; (8008a58 <__malloc_lock+0x8>)
 8008a52:	f000 b811 	b.w	8008a78 <__retarget_lock_acquire_recursive>
 8008a56:	bf00      	nop
 8008a58:	20001eac 	.word	0x20001eac

08008a5c <__malloc_unlock>:
 8008a5c:	4801      	ldr	r0, [pc, #4]	; (8008a64 <__malloc_unlock+0x8>)
 8008a5e:	f000 b80c 	b.w	8008a7a <__retarget_lock_release_recursive>
 8008a62:	bf00      	nop
 8008a64:	20001eac 	.word	0x20001eac

08008a68 <_malloc_usable_size_r>:
 8008a68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a6c:	1f18      	subs	r0, r3, #4
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	bfbc      	itt	lt
 8008a72:	580b      	ldrlt	r3, [r1, r0]
 8008a74:	18c0      	addlt	r0, r0, r3
 8008a76:	4770      	bx	lr

08008a78 <__retarget_lock_acquire_recursive>:
 8008a78:	4770      	bx	lr

08008a7a <__retarget_lock_release_recursive>:
 8008a7a:	4770      	bx	lr

08008a7c <_init>:
 8008a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a7e:	bf00      	nop
 8008a80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a82:	bc08      	pop	{r3}
 8008a84:	469e      	mov	lr, r3
 8008a86:	4770      	bx	lr

08008a88 <_fini>:
 8008a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a8a:	bf00      	nop
 8008a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a8e:	bc08      	pop	{r3}
 8008a90:	469e      	mov	lr, r3
 8008a92:	4770      	bx	lr
