
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
      
      <link rel="icon" href="../../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.4.3, mkdocs-material-9.1.9">
    
    
      
        <title>snRuntime/include/occamy_soc_peripheral.h - Snitch</title>
      
    
    
      <link rel="stylesheet" href="../../../assets/stylesheets/main.85bb2934.min.css">
      
      

    
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
    <script>__md_scope=new URL("../../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    <body dir="ltr">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#snruntimeincludeoccamy_soc_peripheralh" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../../.." title="Snitch" class="md-header__button md-logo" aria-label="Snitch" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            Snitch
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              snRuntime/include/occamy_soc_peripheral.h
            
          </span>
        </div>
      </div>
    </div>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/pulp-platform/snitch" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
  </div>
  <div class="md-source__repository">
    pulp-platform/snitch
  </div>
</a>
      </div>
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


<nav class="md-nav md-nav--primary" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../../.." title="Snitch" class="md-nav__button md-logo" aria-label="Snitch" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    Snitch
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/pulp-platform/snitch" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
  </div>
  <div class="md-source__repository">
    pulp-platform/snitch
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
    <li class="md-nav__item">
      <a href="../../.." class="md-nav__link">
        Home
      </a>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" >
      
      
      
        <label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
          User Guide
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2">
          <span class="md-nav__icon md-icon"></span>
          User Guide
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/getting_started/" class="md-nav__link">
        Getting Started
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/benchmarking/" class="md-nav__link">
        Benchmarking
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/setup-iis/" class="md-nav__link">
        Tooling Setup at IIS
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/example_trace.html" class="md-nav__link">
        Trace Example
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/docker/" class="md-nav__link">
        Docker
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/directory_structure/" class="md-nav__link">
        Directory Structure
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/documentation/" class="md-nav__link">
        Documentation
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" >
      
      
      
        <label class="md-nav__link" for="__nav_3" id="__nav_3_label" tabindex="0">
          Systems
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3">
          <span class="md-nav__icon md-icon"></span>
          Systems
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_1" >
      
      
      
        <label class="md-nav__link" for="__nav_3_1" id="__nav_3_1_label" tabindex="0">
          Snitch Cluster
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_1_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_1">
          <span class="md-nav__icon md-icon"></span>
          Snitch Cluster
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/snitch_cluster/" class="md-nav__link">
        Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../schema-doc/snitch_cluster/" class="md-nav__link">
        Schema
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_2" >
      
      
      
        <label class="md-nav__link" for="__nav_3_2" id="__nav_3_2_label" tabindex="0">
          Occamy
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_2">
          <span class="md-nav__icon md-icon"></span>
          Occamy
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/occamy_system/occamy.md" class="md-nav__link">
        Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_2_2" >
      
      
      
        <label class="md-nav__link" for="__nav_3_2_2" id="__nav_3_2_2_label" tabindex="0">
          Architecture
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="3" aria-labelledby="__nav_3_2_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_2_2">
          <span class="md-nav__icon md-icon"></span>
          Architecture
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/occamy_system/1_overview/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/occamy_system/2_addrmap/" class="md-nav__link">
        Address Map
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/occamy_system/3_system_components/" class="md-nav__link">
        System Components
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../ug/occamy_system/4_clocking/" class="md-nav__link">
        Clocking
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../5_interrupts_and_synchronization.md" class="md-nav__link">
        Interrupts and Synchronization
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../schema-doc/occamy/" class="md-nav__link">
        Schema
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" >
      
      
      
        <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
          Reference Manual
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4">
          <span class="md-nav__icon md-icon"></span>
          Reference Manual
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../rm/snitch/" class="md-nav__link">
        Snitch
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../rm/snitch_cluster/" class="md-nav__link">
        Snitch Cluster
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../rm/reqrsp_interface/" class="md-nav__link">
        Reqrsp Interface
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../rm/custom_instructions/" class="md-nav__link">
        Custom Instructions
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5" >
      
      
      
        <label class="md-nav__link" for="__nav_5" id="__nav_5_label" tabindex="0">
          Snitch Runtime
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5">
          <span class="md-nav__icon md-icon"></span>
          Snitch Runtime
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../Pages/" class="md-nav__link">
        Pages
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../" class="md-nav__link">
        Files
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../Classes/" class="md-nav__link">
        Classes
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../Examples/" class="md-nav__link">
        Examples
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../Modules/" class="md-nav__link">
        Modules
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../Namespaces/" class="md-nav__link">
        Namespaces
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    <li class="md-nav__item">
      <a href="../../../publications/" class="md-nav__link">
        Publications
      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#defines" class="md-nav__link">
    Defines
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#macros-documentation" class="md-nav__link">
    Macros Documentation
  </a>
  
    <nav class="md-nav" aria-label="Macros Documentation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_param_num_scratch_regs" class="md-nav__link">
    define OCCAMY_SOC_PARAM_NUM_SCRATCH_REGS
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_param_num_pads" class="md-nav__link">
    define OCCAMY_SOC_PARAM_NUM_PADS
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_param_reg_width" class="md-nav__link">
    define OCCAMY_SOC_PARAM_REG_WIDTH
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_common_ecc_narrow_uncorrectable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_UNCORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_common_ecc_narrow_correctable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_CORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_common_ecc_wide_uncorrectable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_UNCORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_common_ecc_wide_correctable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_CORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_state_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_INTR_STATE_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_state_ecc_narrow_uncorrectable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_STATE_ECC_NARROW_UNCORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_state_ecc_narrow_correctable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_STATE_ECC_NARROW_CORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_state_ecc_wide_uncorrectable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_STATE_ECC_WIDE_UNCORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_state_ecc_wide_correctable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_STATE_ECC_WIDE_CORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_enable_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_INTR_ENABLE_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_enable_ecc_narrow_uncorrectable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_UNCORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_enable_ecc_narrow_correctable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_CORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_enable_ecc_wide_uncorrectable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_UNCORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_enable_ecc_wide_correctable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_CORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_test_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_INTR_TEST_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_test_ecc_narrow_uncorrectable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_TEST_ECC_NARROW_UNCORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_test_ecc_narrow_correctable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_TEST_ECC_NARROW_CORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_test_ecc_wide_uncorrectable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_TEST_ECC_WIDE_UNCORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_intr_test_ecc_wide_correctable_bit" class="md-nav__link">
    define OCCAMY_SOC_INTR_TEST_ECC_WIDE_CORRECTABLE_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_version_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_VERSION_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_version_version_mask" class="md-nav__link">
    define OCCAMY_SOC_VERSION_VERSION_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_version_version_offset" class="md-nav__link">
    define OCCAMY_SOC_VERSION_VERSION_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_version_version_field" class="md-nav__link">
    define OCCAMY_SOC_VERSION_VERSION_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_chip_id_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_CHIP_ID_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_chip_id_chip_id_mask" class="md-nav__link">
    define OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_chip_id_chip_id_offset" class="md-nav__link">
    define OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_chip_id_chip_id_field" class="md-nav__link">
    define OCCAMY_SOC_CHIP_ID_CHIP_ID_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_scratch_scratch_field_width" class="md-nav__link">
    define OCCAMY_SOC_SCRATCH_SCRATCH_FIELD_WIDTH
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_scratch_scratch_fields_per_reg" class="md-nav__link">
    define OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_scratch_multireg_count" class="md-nav__link">
    define OCCAMY_SOC_SCRATCH_MULTIREG_COUNT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_scratch_0_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_SCRATCH_0_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_scratch_1_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_SCRATCH_1_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_scratch_2_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_SCRATCH_2_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_scratch_3_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_SCRATCH_3_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_boot_mode_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_BOOT_MODE_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_boot_mode_mode_mask" class="md-nav__link">
    define OCCAMY_SOC_BOOT_MODE_MODE_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_boot_mode_mode_offset" class="md-nav__link">
    define OCCAMY_SOC_BOOT_MODE_MODE_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_boot_mode_mode_field" class="md-nav__link">
    define OCCAMY_SOC_BOOT_MODE_MODE_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_boot_mode_mode_value_idle" class="md-nav__link">
    define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_IDLE
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_boot_mode_mode_value_serial" class="md-nav__link">
    define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_SERIAL
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_boot_mode_mode_value_i2c" class="md-nav__link">
    define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_I2C
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_num_quadrants_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_NUM_QUADRANTS_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_0_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_0_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_0_slw_0_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_0_SLW_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_0_smt_0_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_0_SMT_0_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_0_drv_0_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_0_DRV_0_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_0_drv_0_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_0_DRV_0_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_0_drv_0_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_0_DRV_0_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_1_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_1_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_1_slw_1_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_1_SLW_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_1_smt_1_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_1_SMT_1_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_1_drv_1_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_1_DRV_1_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_1_drv_1_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_1_DRV_1_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_1_drv_1_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_1_DRV_1_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_2_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_2_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_2_slw_2_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_2_SLW_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_2_smt_2_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_2_SMT_2_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_2_drv_2_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_2_DRV_2_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_2_drv_2_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_2_DRV_2_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_2_drv_2_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_2_DRV_2_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_3_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_3_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_3_slw_3_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_3_SLW_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_3_smt_3_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_3_SMT_3_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_3_drv_3_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_3_DRV_3_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_3_drv_3_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_3_DRV_3_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_3_drv_3_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_3_DRV_3_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_4_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_4_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_4_slw_4_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_4_SLW_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_4_smt_4_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_4_SMT_4_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_4_drv_4_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_4_DRV_4_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_4_drv_4_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_4_DRV_4_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_4_drv_4_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_4_DRV_4_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_5_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_5_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_5_slw_5_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_5_SLW_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_5_smt_5_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_5_SMT_5_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_5_drv_5_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_5_DRV_5_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_5_drv_5_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_5_DRV_5_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_5_drv_5_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_5_DRV_5_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_6_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_6_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_6_slw_6_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_6_SLW_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_6_smt_6_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_6_SMT_6_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_6_drv_6_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_6_DRV_6_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_6_drv_6_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_6_DRV_6_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_6_drv_6_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_6_DRV_6_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_7_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_7_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_7_slw_7_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_7_SLW_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_7_smt_7_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_7_SMT_7_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_7_drv_7_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_7_DRV_7_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_7_drv_7_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_7_DRV_7_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_7_drv_7_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_7_DRV_7_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_8_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_8_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_8_slw_8_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_8_SLW_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_8_smt_8_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_8_SMT_8_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_8_drv_8_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_8_DRV_8_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_8_drv_8_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_8_DRV_8_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_8_drv_8_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_8_DRV_8_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_9_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_9_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_9_slw_9_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_9_SLW_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_9_smt_9_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_9_SMT_9_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_9_drv_9_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_9_DRV_9_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_9_drv_9_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_9_DRV_9_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_9_drv_9_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_9_DRV_9_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_10_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_10_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_10_slw_10_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_10_SLW_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_10_smt_10_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_10_SMT_10_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_10_drv_10_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_10_DRV_10_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_10_drv_10_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_10_DRV_10_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_10_drv_10_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_10_DRV_10_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_11_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_11_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_11_slw_11_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_11_SLW_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_11_smt_11_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_11_SMT_11_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_11_drv_11_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_11_DRV_11_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_11_drv_11_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_11_DRV_11_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_11_drv_11_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_11_DRV_11_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_12_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_12_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_12_slw_12_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_12_SLW_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_12_smt_12_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_12_SMT_12_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_12_drv_12_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_12_DRV_12_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_12_drv_12_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_12_DRV_12_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_12_drv_12_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_12_DRV_12_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_13_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_13_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_13_slw_13_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_13_SLW_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_13_smt_13_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_13_SMT_13_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_13_drv_13_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_13_DRV_13_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_13_drv_13_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_13_DRV_13_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_13_drv_13_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_13_DRV_13_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_14_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_14_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_14_slw_14_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_14_SLW_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_14_smt_14_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_14_SMT_14_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_14_drv_14_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_14_DRV_14_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_14_drv_14_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_14_DRV_14_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_14_drv_14_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_14_DRV_14_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_15_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_15_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_15_slw_15_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_15_SLW_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_15_smt_15_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_15_SMT_15_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_15_drv_15_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_15_DRV_15_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_15_drv_15_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_15_DRV_15_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_15_drv_15_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_15_DRV_15_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_16_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_16_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_16_slw_16_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_16_SLW_16_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_16_smt_16_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_16_SMT_16_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_16_drv_16_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_16_DRV_16_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_16_drv_16_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_16_DRV_16_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_16_drv_16_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_16_DRV_16_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_17_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_17_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_17_slw_17_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_17_SLW_17_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_17_smt_17_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_17_SMT_17_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_17_drv_17_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_17_DRV_17_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_17_drv_17_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_17_DRV_17_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_17_drv_17_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_17_DRV_17_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_18_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_18_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_18_slw_18_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_18_SLW_18_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_18_smt_18_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_18_SMT_18_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_18_drv_18_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_18_DRV_18_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_18_drv_18_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_18_DRV_18_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_18_drv_18_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_18_DRV_18_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_19_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_19_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_19_slw_19_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_19_SLW_19_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_19_smt_19_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_19_SMT_19_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_19_drv_19_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_19_DRV_19_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_19_drv_19_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_19_DRV_19_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_19_drv_19_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_19_DRV_19_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_20_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_20_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_20_slw_20_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_20_SLW_20_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_20_smt_20_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_20_SMT_20_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_20_drv_20_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_20_DRV_20_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_20_drv_20_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_20_DRV_20_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_20_drv_20_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_20_DRV_20_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_21_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_21_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_21_slw_21_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_21_SLW_21_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_21_smt_21_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_21_SMT_21_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_21_drv_21_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_21_DRV_21_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_21_drv_21_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_21_DRV_21_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_21_drv_21_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_21_DRV_21_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_22_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_22_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_22_slw_22_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_22_SLW_22_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_22_smt_22_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_22_SMT_22_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_22_drv_22_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_22_DRV_22_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_22_drv_22_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_22_DRV_22_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_22_drv_22_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_22_DRV_22_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_23_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_23_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_23_slw_23_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_23_SLW_23_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_23_smt_23_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_23_SMT_23_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_23_drv_23_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_23_DRV_23_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_23_drv_23_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_23_DRV_23_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_23_drv_23_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_23_DRV_23_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_24_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_24_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_24_slw_24_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_24_SLW_24_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_24_smt_24_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_24_SMT_24_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_24_drv_24_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_24_DRV_24_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_24_drv_24_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_24_DRV_24_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_24_drv_24_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_24_DRV_24_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_25_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_25_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_25_slw_25_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_25_SLW_25_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_25_smt_25_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_25_SMT_25_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_25_drv_25_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_25_DRV_25_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_25_drv_25_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_25_DRV_25_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_25_drv_25_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_25_DRV_25_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_26_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_26_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_26_slw_26_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_26_SLW_26_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_26_smt_26_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_26_SMT_26_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_26_drv_26_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_26_DRV_26_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_26_drv_26_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_26_DRV_26_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_26_drv_26_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_26_DRV_26_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_27_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_27_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_27_slw_27_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_27_SLW_27_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_27_smt_27_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_27_SMT_27_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_27_drv_27_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_27_DRV_27_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_27_drv_27_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_27_DRV_27_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_27_drv_27_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_27_DRV_27_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_28_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_28_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_28_slw_28_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_28_SLW_28_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_28_smt_28_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_28_SMT_28_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_28_drv_28_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_28_DRV_28_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_28_drv_28_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_28_DRV_28_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_28_drv_28_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_28_DRV_28_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_29_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_29_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_29_slw_29_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_29_SLW_29_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_29_smt_29_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_29_SMT_29_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_29_drv_29_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_29_DRV_29_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_29_drv_29_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_29_DRV_29_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_29_drv_29_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_29_DRV_29_FIELD
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_30_reg_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_30_REG_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_30_slw_30_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_30_SLW_30_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_30_smt_30_bit" class="md-nav__link">
    define OCCAMY_SOC_PAD_30_SMT_30_BIT
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_30_drv_30_mask" class="md-nav__link">
    define OCCAMY_SOC_PAD_30_DRV_30_MASK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_30_drv_30_offset" class="md-nav__link">
    define OCCAMY_SOC_PAD_30_DRV_30_OFFSET
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#define-occamy_soc_pad_30_drv_30_field" class="md-nav__link">
    define OCCAMY_SOC_PAD_30_DRV_30_FIELD
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#source-code" class="md-nav__link">
    Source code
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="snruntimeincludeoccamy_soc_peripheralh">snRuntime/include/occamy_soc_peripheral.h</h1>
<h2 id="defines">Defines</h2>
<table>
<thead>
<tr>
<th></th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-param-num-scratch-regs">OCCAMY_SOC_PARAM_NUM_SCRATCH_REGS</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-param-num-pads">OCCAMY_SOC_PARAM_NUM_PADS</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-param-reg-width">OCCAMY_SOC_PARAM_REG_WIDTH</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-common-ecc-narrow-uncorrectable-bit">OCCAMY_SOC_INTR_COMMON_ECC_NARROW_UNCORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-common-ecc-narrow-correctable-bit">OCCAMY_SOC_INTR_COMMON_ECC_NARROW_CORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-common-ecc-wide-uncorrectable-bit">OCCAMY_SOC_INTR_COMMON_ECC_WIDE_UNCORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-common-ecc-wide-correctable-bit">OCCAMY_SOC_INTR_COMMON_ECC_WIDE_CORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-state-reg-offset">OCCAMY_SOC_INTR_STATE_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-state-ecc-narrow-uncorrectable-bit">OCCAMY_SOC_INTR_STATE_ECC_NARROW_UNCORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-state-ecc-narrow-correctable-bit">OCCAMY_SOC_INTR_STATE_ECC_NARROW_CORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-state-ecc-wide-uncorrectable-bit">OCCAMY_SOC_INTR_STATE_ECC_WIDE_UNCORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-state-ecc-wide-correctable-bit">OCCAMY_SOC_INTR_STATE_ECC_WIDE_CORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-enable-reg-offset">OCCAMY_SOC_INTR_ENABLE_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-enable-ecc-narrow-uncorrectable-bit">OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_UNCORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-enable-ecc-narrow-correctable-bit">OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_CORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-enable-ecc-wide-uncorrectable-bit">OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_UNCORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-enable-ecc-wide-correctable-bit">OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_CORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-test-reg-offset">OCCAMY_SOC_INTR_TEST_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-test-ecc-narrow-uncorrectable-bit">OCCAMY_SOC_INTR_TEST_ECC_NARROW_UNCORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-test-ecc-narrow-correctable-bit">OCCAMY_SOC_INTR_TEST_ECC_NARROW_CORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-test-ecc-wide-uncorrectable-bit">OCCAMY_SOC_INTR_TEST_ECC_WIDE_UNCORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-intr-test-ecc-wide-correctable-bit">OCCAMY_SOC_INTR_TEST_ECC_WIDE_CORRECTABLE_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-version-reg-offset">OCCAMY_SOC_VERSION_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-version-version-mask">OCCAMY_SOC_VERSION_VERSION_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-version-version-offset">OCCAMY_SOC_VERSION_VERSION_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-version-version-field">OCCAMY_SOC_VERSION_VERSION_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-chip-id-reg-offset">OCCAMY_SOC_CHIP_ID_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-chip-id-chip-id-mask">OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-chip-id-chip-id-offset">OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-chip-id-chip-id-field">OCCAMY_SOC_CHIP_ID_CHIP_ID_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-scratch-scratch-field-width">OCCAMY_SOC_SCRATCH_SCRATCH_FIELD_WIDTH</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-scratch-scratch-fields-per-reg">OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-scratch-multireg-count">OCCAMY_SOC_SCRATCH_MULTIREG_COUNT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-scratch-0-reg-offset">OCCAMY_SOC_SCRATCH_0_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-scratch-1-reg-offset">OCCAMY_SOC_SCRATCH_1_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-scratch-2-reg-offset">OCCAMY_SOC_SCRATCH_2_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-scratch-3-reg-offset">OCCAMY_SOC_SCRATCH_3_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-boot-mode-reg-offset">OCCAMY_SOC_BOOT_MODE_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-boot-mode-mode-mask">OCCAMY_SOC_BOOT_MODE_MODE_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-boot-mode-mode-offset">OCCAMY_SOC_BOOT_MODE_MODE_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-boot-mode-mode-field">OCCAMY_SOC_BOOT_MODE_MODE_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-boot-mode-mode-value-idle">OCCAMY_SOC_BOOT_MODE_MODE_VALUE_IDLE</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-boot-mode-mode-value-serial">OCCAMY_SOC_BOOT_MODE_MODE_VALUE_SERIAL</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-boot-mode-mode-value-i2c">OCCAMY_SOC_BOOT_MODE_MODE_VALUE_I2C</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-num-quadrants-reg-offset">OCCAMY_SOC_NUM_QUADRANTS_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-0-reg-offset">OCCAMY_SOC_PAD_0_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-0-slw-0-bit">OCCAMY_SOC_PAD_0_SLW_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-0-smt-0-bit">OCCAMY_SOC_PAD_0_SMT_0_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-0-drv-0-mask">OCCAMY_SOC_PAD_0_DRV_0_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-0-drv-0-offset">OCCAMY_SOC_PAD_0_DRV_0_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-0-drv-0-field">OCCAMY_SOC_PAD_0_DRV_0_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-1-reg-offset">OCCAMY_SOC_PAD_1_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-1-slw-1-bit">OCCAMY_SOC_PAD_1_SLW_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-1-smt-1-bit">OCCAMY_SOC_PAD_1_SMT_1_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-1-drv-1-mask">OCCAMY_SOC_PAD_1_DRV_1_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-1-drv-1-offset">OCCAMY_SOC_PAD_1_DRV_1_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-1-drv-1-field">OCCAMY_SOC_PAD_1_DRV_1_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-2-reg-offset">OCCAMY_SOC_PAD_2_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-2-slw-2-bit">OCCAMY_SOC_PAD_2_SLW_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-2-smt-2-bit">OCCAMY_SOC_PAD_2_SMT_2_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-2-drv-2-mask">OCCAMY_SOC_PAD_2_DRV_2_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-2-drv-2-offset">OCCAMY_SOC_PAD_2_DRV_2_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-2-drv-2-field">OCCAMY_SOC_PAD_2_DRV_2_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-3-reg-offset">OCCAMY_SOC_PAD_3_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-3-slw-3-bit">OCCAMY_SOC_PAD_3_SLW_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-3-smt-3-bit">OCCAMY_SOC_PAD_3_SMT_3_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-3-drv-3-mask">OCCAMY_SOC_PAD_3_DRV_3_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-3-drv-3-offset">OCCAMY_SOC_PAD_3_DRV_3_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-3-drv-3-field">OCCAMY_SOC_PAD_3_DRV_3_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-4-reg-offset">OCCAMY_SOC_PAD_4_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-4-slw-4-bit">OCCAMY_SOC_PAD_4_SLW_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-4-smt-4-bit">OCCAMY_SOC_PAD_4_SMT_4_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-4-drv-4-mask">OCCAMY_SOC_PAD_4_DRV_4_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-4-drv-4-offset">OCCAMY_SOC_PAD_4_DRV_4_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-4-drv-4-field">OCCAMY_SOC_PAD_4_DRV_4_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-5-reg-offset">OCCAMY_SOC_PAD_5_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-5-slw-5-bit">OCCAMY_SOC_PAD_5_SLW_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-5-smt-5-bit">OCCAMY_SOC_PAD_5_SMT_5_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-5-drv-5-mask">OCCAMY_SOC_PAD_5_DRV_5_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-5-drv-5-offset">OCCAMY_SOC_PAD_5_DRV_5_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-5-drv-5-field">OCCAMY_SOC_PAD_5_DRV_5_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-6-reg-offset">OCCAMY_SOC_PAD_6_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-6-slw-6-bit">OCCAMY_SOC_PAD_6_SLW_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-6-smt-6-bit">OCCAMY_SOC_PAD_6_SMT_6_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-6-drv-6-mask">OCCAMY_SOC_PAD_6_DRV_6_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-6-drv-6-offset">OCCAMY_SOC_PAD_6_DRV_6_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-6-drv-6-field">OCCAMY_SOC_PAD_6_DRV_6_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-7-reg-offset">OCCAMY_SOC_PAD_7_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-7-slw-7-bit">OCCAMY_SOC_PAD_7_SLW_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-7-smt-7-bit">OCCAMY_SOC_PAD_7_SMT_7_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-7-drv-7-mask">OCCAMY_SOC_PAD_7_DRV_7_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-7-drv-7-offset">OCCAMY_SOC_PAD_7_DRV_7_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-7-drv-7-field">OCCAMY_SOC_PAD_7_DRV_7_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-8-reg-offset">OCCAMY_SOC_PAD_8_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-8-slw-8-bit">OCCAMY_SOC_PAD_8_SLW_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-8-smt-8-bit">OCCAMY_SOC_PAD_8_SMT_8_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-8-drv-8-mask">OCCAMY_SOC_PAD_8_DRV_8_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-8-drv-8-offset">OCCAMY_SOC_PAD_8_DRV_8_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-8-drv-8-field">OCCAMY_SOC_PAD_8_DRV_8_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-9-reg-offset">OCCAMY_SOC_PAD_9_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-9-slw-9-bit">OCCAMY_SOC_PAD_9_SLW_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-9-smt-9-bit">OCCAMY_SOC_PAD_9_SMT_9_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-9-drv-9-mask">OCCAMY_SOC_PAD_9_DRV_9_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-9-drv-9-offset">OCCAMY_SOC_PAD_9_DRV_9_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-9-drv-9-field">OCCAMY_SOC_PAD_9_DRV_9_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-10-reg-offset">OCCAMY_SOC_PAD_10_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-10-slw-10-bit">OCCAMY_SOC_PAD_10_SLW_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-10-smt-10-bit">OCCAMY_SOC_PAD_10_SMT_10_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-10-drv-10-mask">OCCAMY_SOC_PAD_10_DRV_10_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-10-drv-10-offset">OCCAMY_SOC_PAD_10_DRV_10_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-10-drv-10-field">OCCAMY_SOC_PAD_10_DRV_10_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-11-reg-offset">OCCAMY_SOC_PAD_11_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-11-slw-11-bit">OCCAMY_SOC_PAD_11_SLW_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-11-smt-11-bit">OCCAMY_SOC_PAD_11_SMT_11_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-11-drv-11-mask">OCCAMY_SOC_PAD_11_DRV_11_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-11-drv-11-offset">OCCAMY_SOC_PAD_11_DRV_11_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-11-drv-11-field">OCCAMY_SOC_PAD_11_DRV_11_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-12-reg-offset">OCCAMY_SOC_PAD_12_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-12-slw-12-bit">OCCAMY_SOC_PAD_12_SLW_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-12-smt-12-bit">OCCAMY_SOC_PAD_12_SMT_12_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-12-drv-12-mask">OCCAMY_SOC_PAD_12_DRV_12_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-12-drv-12-offset">OCCAMY_SOC_PAD_12_DRV_12_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-12-drv-12-field">OCCAMY_SOC_PAD_12_DRV_12_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-13-reg-offset">OCCAMY_SOC_PAD_13_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-13-slw-13-bit">OCCAMY_SOC_PAD_13_SLW_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-13-smt-13-bit">OCCAMY_SOC_PAD_13_SMT_13_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-13-drv-13-mask">OCCAMY_SOC_PAD_13_DRV_13_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-13-drv-13-offset">OCCAMY_SOC_PAD_13_DRV_13_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-13-drv-13-field">OCCAMY_SOC_PAD_13_DRV_13_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-14-reg-offset">OCCAMY_SOC_PAD_14_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-14-slw-14-bit">OCCAMY_SOC_PAD_14_SLW_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-14-smt-14-bit">OCCAMY_SOC_PAD_14_SMT_14_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-14-drv-14-mask">OCCAMY_SOC_PAD_14_DRV_14_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-14-drv-14-offset">OCCAMY_SOC_PAD_14_DRV_14_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-14-drv-14-field">OCCAMY_SOC_PAD_14_DRV_14_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-15-reg-offset">OCCAMY_SOC_PAD_15_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-15-slw-15-bit">OCCAMY_SOC_PAD_15_SLW_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-15-smt-15-bit">OCCAMY_SOC_PAD_15_SMT_15_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-15-drv-15-mask">OCCAMY_SOC_PAD_15_DRV_15_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-15-drv-15-offset">OCCAMY_SOC_PAD_15_DRV_15_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-15-drv-15-field">OCCAMY_SOC_PAD_15_DRV_15_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-16-reg-offset">OCCAMY_SOC_PAD_16_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-16-slw-16-bit">OCCAMY_SOC_PAD_16_SLW_16_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-16-smt-16-bit">OCCAMY_SOC_PAD_16_SMT_16_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-16-drv-16-mask">OCCAMY_SOC_PAD_16_DRV_16_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-16-drv-16-offset">OCCAMY_SOC_PAD_16_DRV_16_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-16-drv-16-field">OCCAMY_SOC_PAD_16_DRV_16_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-17-reg-offset">OCCAMY_SOC_PAD_17_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-17-slw-17-bit">OCCAMY_SOC_PAD_17_SLW_17_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-17-smt-17-bit">OCCAMY_SOC_PAD_17_SMT_17_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-17-drv-17-mask">OCCAMY_SOC_PAD_17_DRV_17_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-17-drv-17-offset">OCCAMY_SOC_PAD_17_DRV_17_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-17-drv-17-field">OCCAMY_SOC_PAD_17_DRV_17_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-18-reg-offset">OCCAMY_SOC_PAD_18_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-18-slw-18-bit">OCCAMY_SOC_PAD_18_SLW_18_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-18-smt-18-bit">OCCAMY_SOC_PAD_18_SMT_18_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-18-drv-18-mask">OCCAMY_SOC_PAD_18_DRV_18_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-18-drv-18-offset">OCCAMY_SOC_PAD_18_DRV_18_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-18-drv-18-field">OCCAMY_SOC_PAD_18_DRV_18_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-19-reg-offset">OCCAMY_SOC_PAD_19_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-19-slw-19-bit">OCCAMY_SOC_PAD_19_SLW_19_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-19-smt-19-bit">OCCAMY_SOC_PAD_19_SMT_19_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-19-drv-19-mask">OCCAMY_SOC_PAD_19_DRV_19_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-19-drv-19-offset">OCCAMY_SOC_PAD_19_DRV_19_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-19-drv-19-field">OCCAMY_SOC_PAD_19_DRV_19_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-20-reg-offset">OCCAMY_SOC_PAD_20_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-20-slw-20-bit">OCCAMY_SOC_PAD_20_SLW_20_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-20-smt-20-bit">OCCAMY_SOC_PAD_20_SMT_20_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-20-drv-20-mask">OCCAMY_SOC_PAD_20_DRV_20_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-20-drv-20-offset">OCCAMY_SOC_PAD_20_DRV_20_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-20-drv-20-field">OCCAMY_SOC_PAD_20_DRV_20_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-21-reg-offset">OCCAMY_SOC_PAD_21_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-21-slw-21-bit">OCCAMY_SOC_PAD_21_SLW_21_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-21-smt-21-bit">OCCAMY_SOC_PAD_21_SMT_21_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-21-drv-21-mask">OCCAMY_SOC_PAD_21_DRV_21_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-21-drv-21-offset">OCCAMY_SOC_PAD_21_DRV_21_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-21-drv-21-field">OCCAMY_SOC_PAD_21_DRV_21_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-22-reg-offset">OCCAMY_SOC_PAD_22_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-22-slw-22-bit">OCCAMY_SOC_PAD_22_SLW_22_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-22-smt-22-bit">OCCAMY_SOC_PAD_22_SMT_22_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-22-drv-22-mask">OCCAMY_SOC_PAD_22_DRV_22_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-22-drv-22-offset">OCCAMY_SOC_PAD_22_DRV_22_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-22-drv-22-field">OCCAMY_SOC_PAD_22_DRV_22_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-23-reg-offset">OCCAMY_SOC_PAD_23_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-23-slw-23-bit">OCCAMY_SOC_PAD_23_SLW_23_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-23-smt-23-bit">OCCAMY_SOC_PAD_23_SMT_23_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-23-drv-23-mask">OCCAMY_SOC_PAD_23_DRV_23_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-23-drv-23-offset">OCCAMY_SOC_PAD_23_DRV_23_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-23-drv-23-field">OCCAMY_SOC_PAD_23_DRV_23_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-24-reg-offset">OCCAMY_SOC_PAD_24_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-24-slw-24-bit">OCCAMY_SOC_PAD_24_SLW_24_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-24-smt-24-bit">OCCAMY_SOC_PAD_24_SMT_24_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-24-drv-24-mask">OCCAMY_SOC_PAD_24_DRV_24_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-24-drv-24-offset">OCCAMY_SOC_PAD_24_DRV_24_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-24-drv-24-field">OCCAMY_SOC_PAD_24_DRV_24_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-25-reg-offset">OCCAMY_SOC_PAD_25_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-25-slw-25-bit">OCCAMY_SOC_PAD_25_SLW_25_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-25-smt-25-bit">OCCAMY_SOC_PAD_25_SMT_25_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-25-drv-25-mask">OCCAMY_SOC_PAD_25_DRV_25_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-25-drv-25-offset">OCCAMY_SOC_PAD_25_DRV_25_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-25-drv-25-field">OCCAMY_SOC_PAD_25_DRV_25_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-26-reg-offset">OCCAMY_SOC_PAD_26_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-26-slw-26-bit">OCCAMY_SOC_PAD_26_SLW_26_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-26-smt-26-bit">OCCAMY_SOC_PAD_26_SMT_26_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-26-drv-26-mask">OCCAMY_SOC_PAD_26_DRV_26_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-26-drv-26-offset">OCCAMY_SOC_PAD_26_DRV_26_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-26-drv-26-field">OCCAMY_SOC_PAD_26_DRV_26_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-27-reg-offset">OCCAMY_SOC_PAD_27_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-27-slw-27-bit">OCCAMY_SOC_PAD_27_SLW_27_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-27-smt-27-bit">OCCAMY_SOC_PAD_27_SMT_27_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-27-drv-27-mask">OCCAMY_SOC_PAD_27_DRV_27_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-27-drv-27-offset">OCCAMY_SOC_PAD_27_DRV_27_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-27-drv-27-field">OCCAMY_SOC_PAD_27_DRV_27_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-28-reg-offset">OCCAMY_SOC_PAD_28_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-28-slw-28-bit">OCCAMY_SOC_PAD_28_SLW_28_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-28-smt-28-bit">OCCAMY_SOC_PAD_28_SMT_28_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-28-drv-28-mask">OCCAMY_SOC_PAD_28_DRV_28_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-28-drv-28-offset">OCCAMY_SOC_PAD_28_DRV_28_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-28-drv-28-field">OCCAMY_SOC_PAD_28_DRV_28_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-29-reg-offset">OCCAMY_SOC_PAD_29_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-29-slw-29-bit">OCCAMY_SOC_PAD_29_SLW_29_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-29-smt-29-bit">OCCAMY_SOC_PAD_29_SMT_29_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-29-drv-29-mask">OCCAMY_SOC_PAD_29_DRV_29_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-29-drv-29-offset">OCCAMY_SOC_PAD_29_DRV_29_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-29-drv-29-field">OCCAMY_SOC_PAD_29_DRV_29_FIELD</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-30-reg-offset">OCCAMY_SOC_PAD_30_REG_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-30-slw-30-bit">OCCAMY_SOC_PAD_30_SLW_30_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-30-smt-30-bit">OCCAMY_SOC_PAD_30_SMT_30_BIT</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-30-drv-30-mask">OCCAMY_SOC_PAD_30_DRV_30_MASK</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-30-drv-30-offset">OCCAMY_SOC_PAD_30_DRV_30_OFFSET</a></strong></td>
</tr>
<tr>
<td></td>
<td><strong><a href="/snitch/runtime/Files/occamy__soc__peripheral_8h/#define-occamy-soc-pad-30-drv-30-field">OCCAMY_SOC_PAD_30_DRV_30_FIELD</a></strong></td>
</tr>
</tbody>
</table>
<h2 id="macros-documentation">Macros Documentation</h2>
<h3 id="define-occamy_soc_param_num_scratch_regs">define OCCAMY_SOC_PARAM_NUM_SCRATCH_REGS</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PARAM_NUM_SCRATCH_REGS 4</span>
</code></pre></div>
<h3 id="define-occamy_soc_param_num_pads">define OCCAMY_SOC_PARAM_NUM_PADS</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PARAM_NUM_PADS 31</span>
</code></pre></div>
<h3 id="define-occamy_soc_param_reg_width">define OCCAMY_SOC_PARAM_REG_WIDTH</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PARAM_REG_WIDTH 32</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_common_ecc_narrow_uncorrectable_bit">define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_UNCORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_UNCORRECTABLE_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_common_ecc_narrow_correctable_bit">define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_CORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_CORRECTABLE_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_common_ecc_wide_uncorrectable_bit">define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_UNCORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_UNCORRECTABLE_BIT 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_common_ecc_wide_correctable_bit">define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_CORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_CORRECTABLE_BIT 3</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_state_reg_offset">define OCCAMY_SOC_INTR_STATE_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_STATE_REG_OFFSET 0x0</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_state_ecc_narrow_uncorrectable_bit">define OCCAMY_SOC_INTR_STATE_ECC_NARROW_UNCORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_STATE_ECC_NARROW_UNCORRECTABLE_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_state_ecc_narrow_correctable_bit">define OCCAMY_SOC_INTR_STATE_ECC_NARROW_CORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_STATE_ECC_NARROW_CORRECTABLE_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_state_ecc_wide_uncorrectable_bit">define OCCAMY_SOC_INTR_STATE_ECC_WIDE_UNCORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_STATE_ECC_WIDE_UNCORRECTABLE_BIT 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_state_ecc_wide_correctable_bit">define OCCAMY_SOC_INTR_STATE_ECC_WIDE_CORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_STATE_ECC_WIDE_CORRECTABLE_BIT 3</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_enable_reg_offset">define OCCAMY_SOC_INTR_ENABLE_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_ENABLE_REG_OFFSET 0x4</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_enable_ecc_narrow_uncorrectable_bit">define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_UNCORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_UNCORRECTABLE_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_enable_ecc_narrow_correctable_bit">define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_CORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_CORRECTABLE_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_enable_ecc_wide_uncorrectable_bit">define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_UNCORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_UNCORRECTABLE_BIT 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_enable_ecc_wide_correctable_bit">define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_CORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_CORRECTABLE_BIT 3</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_test_reg_offset">define OCCAMY_SOC_INTR_TEST_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_TEST_REG_OFFSET 0x8</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_test_ecc_narrow_uncorrectable_bit">define OCCAMY_SOC_INTR_TEST_ECC_NARROW_UNCORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_TEST_ECC_NARROW_UNCORRECTABLE_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_test_ecc_narrow_correctable_bit">define OCCAMY_SOC_INTR_TEST_ECC_NARROW_CORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_TEST_ECC_NARROW_CORRECTABLE_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_test_ecc_wide_uncorrectable_bit">define OCCAMY_SOC_INTR_TEST_ECC_WIDE_UNCORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_TEST_ECC_WIDE_UNCORRECTABLE_BIT 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_intr_test_ecc_wide_correctable_bit">define OCCAMY_SOC_INTR_TEST_ECC_WIDE_CORRECTABLE_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_INTR_TEST_ECC_WIDE_CORRECTABLE_BIT 3</span>
</code></pre></div>
<h3 id="define-occamy_soc_version_reg_offset">define OCCAMY_SOC_VERSION_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_VERSION_REG_OFFSET 0xc</span>
</code></pre></div>
<h3 id="define-occamy_soc_version_version_mask">define OCCAMY_SOC_VERSION_VERSION_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_VERSION_VERSION_MASK 0xffff</span>
</code></pre></div>
<h3 id="define-occamy_soc_version_version_offset">define OCCAMY_SOC_VERSION_VERSION_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_VERSION_VERSION_OFFSET 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_version_version_field">define OCCAMY_SOC_VERSION_VERSION_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_VERSION_VERSION_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_VERSION_VERSION_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_VERSION_VERSION_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_chip_id_reg_offset">define OCCAMY_SOC_CHIP_ID_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_CHIP_ID_REG_OFFSET 0x10</span>
</code></pre></div>
<h3 id="define-occamy_soc_chip_id_chip_id_mask">define OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_chip_id_chip_id_offset">define OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_chip_id_chip_id_field">define OCCAMY_SOC_CHIP_ID_CHIP_ID_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_CHIP_ID_CHIP_ID_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_scratch_scratch_field_width">define OCCAMY_SOC_SCRATCH_SCRATCH_FIELD_WIDTH</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_SCRATCH_SCRATCH_FIELD_WIDTH 32</span>
</code></pre></div>
<h3 id="define-occamy_soc_scratch_scratch_fields_per_reg">define OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_scratch_multireg_count">define OCCAMY_SOC_SCRATCH_MULTIREG_COUNT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_SCRATCH_MULTIREG_COUNT 4</span>
</code></pre></div>
<h3 id="define-occamy_soc_scratch_0_reg_offset">define OCCAMY_SOC_SCRATCH_0_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_SCRATCH_0_REG_OFFSET 0x14</span>
</code></pre></div>
<h3 id="define-occamy_soc_scratch_1_reg_offset">define OCCAMY_SOC_SCRATCH_1_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_SCRATCH_1_REG_OFFSET 0x18</span>
</code></pre></div>
<h3 id="define-occamy_soc_scratch_2_reg_offset">define OCCAMY_SOC_SCRATCH_2_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_SCRATCH_2_REG_OFFSET 0x1c</span>
</code></pre></div>
<h3 id="define-occamy_soc_scratch_3_reg_offset">define OCCAMY_SOC_SCRATCH_3_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_SCRATCH_3_REG_OFFSET 0x20</span>
</code></pre></div>
<h3 id="define-occamy_soc_boot_mode_reg_offset">define OCCAMY_SOC_BOOT_MODE_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_BOOT_MODE_REG_OFFSET 0x24</span>
</code></pre></div>
<h3 id="define-occamy_soc_boot_mode_mode_mask">define OCCAMY_SOC_BOOT_MODE_MODE_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_BOOT_MODE_MODE_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_boot_mode_mode_offset">define OCCAMY_SOC_BOOT_MODE_MODE_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_BOOT_MODE_MODE_OFFSET 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_boot_mode_mode_field">define OCCAMY_SOC_BOOT_MODE_MODE_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_BOOT_MODE_MODE_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_BOOT_MODE_MODE_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_BOOT_MODE_MODE_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_boot_mode_mode_value_idle">define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_IDLE</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_IDLE 0x0</span>
</code></pre></div>
<h3 id="define-occamy_soc_boot_mode_mode_value_serial">define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_SERIAL</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_SERIAL 0x1</span>
</code></pre></div>
<h3 id="define-occamy_soc_boot_mode_mode_value_i2c">define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_I2C</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_I2C 0x2</span>
</code></pre></div>
<h3 id="define-occamy_soc_num_quadrants_reg_offset">define OCCAMY_SOC_NUM_QUADRANTS_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_NUM_QUADRANTS_REG_OFFSET 0x28</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_0_reg_offset">define OCCAMY_SOC_PAD_0_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_0_REG_OFFSET 0x2c</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_0_slw_0_bit">define OCCAMY_SOC_PAD_0_SLW_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_0_SLW_0_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_0_smt_0_bit">define OCCAMY_SOC_PAD_0_SMT_0_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_0_SMT_0_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_0_drv_0_mask">define OCCAMY_SOC_PAD_0_DRV_0_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_0_DRV_0_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_0_drv_0_offset">define OCCAMY_SOC_PAD_0_DRV_0_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_0_DRV_0_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_0_drv_0_field">define OCCAMY_SOC_PAD_0_DRV_0_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_0_DRV_0_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_0_DRV_0_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_0_DRV_0_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_1_reg_offset">define OCCAMY_SOC_PAD_1_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_1_REG_OFFSET 0x30</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_1_slw_1_bit">define OCCAMY_SOC_PAD_1_SLW_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_1_SLW_1_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_1_smt_1_bit">define OCCAMY_SOC_PAD_1_SMT_1_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_1_SMT_1_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_1_drv_1_mask">define OCCAMY_SOC_PAD_1_DRV_1_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_1_DRV_1_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_1_drv_1_offset">define OCCAMY_SOC_PAD_1_DRV_1_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_1_DRV_1_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_1_drv_1_field">define OCCAMY_SOC_PAD_1_DRV_1_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_1_DRV_1_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_1_DRV_1_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_1_DRV_1_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_2_reg_offset">define OCCAMY_SOC_PAD_2_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_2_REG_OFFSET 0x34</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_2_slw_2_bit">define OCCAMY_SOC_PAD_2_SLW_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_2_SLW_2_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_2_smt_2_bit">define OCCAMY_SOC_PAD_2_SMT_2_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_2_SMT_2_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_2_drv_2_mask">define OCCAMY_SOC_PAD_2_DRV_2_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_2_DRV_2_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_2_drv_2_offset">define OCCAMY_SOC_PAD_2_DRV_2_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_2_DRV_2_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_2_drv_2_field">define OCCAMY_SOC_PAD_2_DRV_2_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_2_DRV_2_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_2_DRV_2_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_2_DRV_2_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_3_reg_offset">define OCCAMY_SOC_PAD_3_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_3_REG_OFFSET 0x38</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_3_slw_3_bit">define OCCAMY_SOC_PAD_3_SLW_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_3_SLW_3_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_3_smt_3_bit">define OCCAMY_SOC_PAD_3_SMT_3_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_3_SMT_3_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_3_drv_3_mask">define OCCAMY_SOC_PAD_3_DRV_3_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_3_DRV_3_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_3_drv_3_offset">define OCCAMY_SOC_PAD_3_DRV_3_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_3_DRV_3_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_3_drv_3_field">define OCCAMY_SOC_PAD_3_DRV_3_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_3_DRV_3_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_3_DRV_3_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_3_DRV_3_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_4_reg_offset">define OCCAMY_SOC_PAD_4_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_4_REG_OFFSET 0x3c</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_4_slw_4_bit">define OCCAMY_SOC_PAD_4_SLW_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_4_SLW_4_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_4_smt_4_bit">define OCCAMY_SOC_PAD_4_SMT_4_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_4_SMT_4_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_4_drv_4_mask">define OCCAMY_SOC_PAD_4_DRV_4_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_4_DRV_4_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_4_drv_4_offset">define OCCAMY_SOC_PAD_4_DRV_4_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_4_DRV_4_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_4_drv_4_field">define OCCAMY_SOC_PAD_4_DRV_4_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_4_DRV_4_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_4_DRV_4_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_4_DRV_4_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_5_reg_offset">define OCCAMY_SOC_PAD_5_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_5_REG_OFFSET 0x40</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_5_slw_5_bit">define OCCAMY_SOC_PAD_5_SLW_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_5_SLW_5_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_5_smt_5_bit">define OCCAMY_SOC_PAD_5_SMT_5_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_5_SMT_5_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_5_drv_5_mask">define OCCAMY_SOC_PAD_5_DRV_5_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_5_DRV_5_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_5_drv_5_offset">define OCCAMY_SOC_PAD_5_DRV_5_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_5_DRV_5_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_5_drv_5_field">define OCCAMY_SOC_PAD_5_DRV_5_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_5_DRV_5_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_5_DRV_5_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_5_DRV_5_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_6_reg_offset">define OCCAMY_SOC_PAD_6_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_6_REG_OFFSET 0x44</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_6_slw_6_bit">define OCCAMY_SOC_PAD_6_SLW_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_6_SLW_6_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_6_smt_6_bit">define OCCAMY_SOC_PAD_6_SMT_6_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_6_SMT_6_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_6_drv_6_mask">define OCCAMY_SOC_PAD_6_DRV_6_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_6_DRV_6_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_6_drv_6_offset">define OCCAMY_SOC_PAD_6_DRV_6_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_6_DRV_6_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_6_drv_6_field">define OCCAMY_SOC_PAD_6_DRV_6_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_6_DRV_6_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_6_DRV_6_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_6_DRV_6_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_7_reg_offset">define OCCAMY_SOC_PAD_7_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_7_REG_OFFSET 0x48</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_7_slw_7_bit">define OCCAMY_SOC_PAD_7_SLW_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_7_SLW_7_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_7_smt_7_bit">define OCCAMY_SOC_PAD_7_SMT_7_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_7_SMT_7_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_7_drv_7_mask">define OCCAMY_SOC_PAD_7_DRV_7_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_7_DRV_7_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_7_drv_7_offset">define OCCAMY_SOC_PAD_7_DRV_7_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_7_DRV_7_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_7_drv_7_field">define OCCAMY_SOC_PAD_7_DRV_7_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_7_DRV_7_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_7_DRV_7_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_7_DRV_7_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_8_reg_offset">define OCCAMY_SOC_PAD_8_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_8_REG_OFFSET 0x4c</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_8_slw_8_bit">define OCCAMY_SOC_PAD_8_SLW_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_8_SLW_8_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_8_smt_8_bit">define OCCAMY_SOC_PAD_8_SMT_8_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_8_SMT_8_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_8_drv_8_mask">define OCCAMY_SOC_PAD_8_DRV_8_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_8_DRV_8_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_8_drv_8_offset">define OCCAMY_SOC_PAD_8_DRV_8_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_8_DRV_8_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_8_drv_8_field">define OCCAMY_SOC_PAD_8_DRV_8_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_8_DRV_8_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_8_DRV_8_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_8_DRV_8_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_9_reg_offset">define OCCAMY_SOC_PAD_9_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_9_REG_OFFSET 0x50</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_9_slw_9_bit">define OCCAMY_SOC_PAD_9_SLW_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_9_SLW_9_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_9_smt_9_bit">define OCCAMY_SOC_PAD_9_SMT_9_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_9_SMT_9_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_9_drv_9_mask">define OCCAMY_SOC_PAD_9_DRV_9_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_9_DRV_9_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_9_drv_9_offset">define OCCAMY_SOC_PAD_9_DRV_9_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_9_DRV_9_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_9_drv_9_field">define OCCAMY_SOC_PAD_9_DRV_9_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_9_DRV_9_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_9_DRV_9_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_9_DRV_9_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_10_reg_offset">define OCCAMY_SOC_PAD_10_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_10_REG_OFFSET 0x54</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_10_slw_10_bit">define OCCAMY_SOC_PAD_10_SLW_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_10_SLW_10_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_10_smt_10_bit">define OCCAMY_SOC_PAD_10_SMT_10_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_10_SMT_10_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_10_drv_10_mask">define OCCAMY_SOC_PAD_10_DRV_10_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_10_DRV_10_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_10_drv_10_offset">define OCCAMY_SOC_PAD_10_DRV_10_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_10_DRV_10_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_10_drv_10_field">define OCCAMY_SOC_PAD_10_DRV_10_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_10_DRV_10_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_10_DRV_10_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_10_DRV_10_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_11_reg_offset">define OCCAMY_SOC_PAD_11_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_11_REG_OFFSET 0x58</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_11_slw_11_bit">define OCCAMY_SOC_PAD_11_SLW_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_11_SLW_11_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_11_smt_11_bit">define OCCAMY_SOC_PAD_11_SMT_11_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_11_SMT_11_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_11_drv_11_mask">define OCCAMY_SOC_PAD_11_DRV_11_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_11_DRV_11_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_11_drv_11_offset">define OCCAMY_SOC_PAD_11_DRV_11_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_11_DRV_11_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_11_drv_11_field">define OCCAMY_SOC_PAD_11_DRV_11_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_11_DRV_11_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_11_DRV_11_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_11_DRV_11_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_12_reg_offset">define OCCAMY_SOC_PAD_12_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_12_REG_OFFSET 0x5c</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_12_slw_12_bit">define OCCAMY_SOC_PAD_12_SLW_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_12_SLW_12_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_12_smt_12_bit">define OCCAMY_SOC_PAD_12_SMT_12_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_12_SMT_12_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_12_drv_12_mask">define OCCAMY_SOC_PAD_12_DRV_12_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_12_DRV_12_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_12_drv_12_offset">define OCCAMY_SOC_PAD_12_DRV_12_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_12_DRV_12_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_12_drv_12_field">define OCCAMY_SOC_PAD_12_DRV_12_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_12_DRV_12_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_12_DRV_12_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_12_DRV_12_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_13_reg_offset">define OCCAMY_SOC_PAD_13_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_13_REG_OFFSET 0x60</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_13_slw_13_bit">define OCCAMY_SOC_PAD_13_SLW_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_13_SLW_13_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_13_smt_13_bit">define OCCAMY_SOC_PAD_13_SMT_13_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_13_SMT_13_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_13_drv_13_mask">define OCCAMY_SOC_PAD_13_DRV_13_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_13_DRV_13_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_13_drv_13_offset">define OCCAMY_SOC_PAD_13_DRV_13_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_13_DRV_13_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_13_drv_13_field">define OCCAMY_SOC_PAD_13_DRV_13_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_13_DRV_13_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_13_DRV_13_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_13_DRV_13_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_14_reg_offset">define OCCAMY_SOC_PAD_14_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_14_REG_OFFSET 0x64</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_14_slw_14_bit">define OCCAMY_SOC_PAD_14_SLW_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_14_SLW_14_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_14_smt_14_bit">define OCCAMY_SOC_PAD_14_SMT_14_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_14_SMT_14_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_14_drv_14_mask">define OCCAMY_SOC_PAD_14_DRV_14_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_14_DRV_14_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_14_drv_14_offset">define OCCAMY_SOC_PAD_14_DRV_14_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_14_DRV_14_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_14_drv_14_field">define OCCAMY_SOC_PAD_14_DRV_14_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_14_DRV_14_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_14_DRV_14_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_14_DRV_14_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_15_reg_offset">define OCCAMY_SOC_PAD_15_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_15_REG_OFFSET 0x68</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_15_slw_15_bit">define OCCAMY_SOC_PAD_15_SLW_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_15_SLW_15_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_15_smt_15_bit">define OCCAMY_SOC_PAD_15_SMT_15_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_15_SMT_15_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_15_drv_15_mask">define OCCAMY_SOC_PAD_15_DRV_15_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_15_DRV_15_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_15_drv_15_offset">define OCCAMY_SOC_PAD_15_DRV_15_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_15_DRV_15_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_15_drv_15_field">define OCCAMY_SOC_PAD_15_DRV_15_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_15_DRV_15_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_15_DRV_15_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_15_DRV_15_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_16_reg_offset">define OCCAMY_SOC_PAD_16_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_16_REG_OFFSET 0x6c</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_16_slw_16_bit">define OCCAMY_SOC_PAD_16_SLW_16_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_16_SLW_16_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_16_smt_16_bit">define OCCAMY_SOC_PAD_16_SMT_16_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_16_SMT_16_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_16_drv_16_mask">define OCCAMY_SOC_PAD_16_DRV_16_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_16_DRV_16_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_16_drv_16_offset">define OCCAMY_SOC_PAD_16_DRV_16_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_16_DRV_16_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_16_drv_16_field">define OCCAMY_SOC_PAD_16_DRV_16_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_16_DRV_16_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_16_DRV_16_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_16_DRV_16_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_17_reg_offset">define OCCAMY_SOC_PAD_17_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_17_REG_OFFSET 0x70</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_17_slw_17_bit">define OCCAMY_SOC_PAD_17_SLW_17_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_17_SLW_17_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_17_smt_17_bit">define OCCAMY_SOC_PAD_17_SMT_17_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_17_SMT_17_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_17_drv_17_mask">define OCCAMY_SOC_PAD_17_DRV_17_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_17_DRV_17_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_17_drv_17_offset">define OCCAMY_SOC_PAD_17_DRV_17_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_17_DRV_17_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_17_drv_17_field">define OCCAMY_SOC_PAD_17_DRV_17_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_17_DRV_17_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_17_DRV_17_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_17_DRV_17_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_18_reg_offset">define OCCAMY_SOC_PAD_18_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_18_REG_OFFSET 0x74</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_18_slw_18_bit">define OCCAMY_SOC_PAD_18_SLW_18_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_18_SLW_18_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_18_smt_18_bit">define OCCAMY_SOC_PAD_18_SMT_18_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_18_SMT_18_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_18_drv_18_mask">define OCCAMY_SOC_PAD_18_DRV_18_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_18_DRV_18_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_18_drv_18_offset">define OCCAMY_SOC_PAD_18_DRV_18_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_18_DRV_18_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_18_drv_18_field">define OCCAMY_SOC_PAD_18_DRV_18_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_18_DRV_18_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_18_DRV_18_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_18_DRV_18_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_19_reg_offset">define OCCAMY_SOC_PAD_19_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_19_REG_OFFSET 0x78</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_19_slw_19_bit">define OCCAMY_SOC_PAD_19_SLW_19_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_19_SLW_19_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_19_smt_19_bit">define OCCAMY_SOC_PAD_19_SMT_19_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_19_SMT_19_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_19_drv_19_mask">define OCCAMY_SOC_PAD_19_DRV_19_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_19_DRV_19_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_19_drv_19_offset">define OCCAMY_SOC_PAD_19_DRV_19_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_19_DRV_19_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_19_drv_19_field">define OCCAMY_SOC_PAD_19_DRV_19_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_19_DRV_19_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_19_DRV_19_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_19_DRV_19_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_20_reg_offset">define OCCAMY_SOC_PAD_20_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_20_REG_OFFSET 0x7c</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_20_slw_20_bit">define OCCAMY_SOC_PAD_20_SLW_20_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_20_SLW_20_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_20_smt_20_bit">define OCCAMY_SOC_PAD_20_SMT_20_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_20_SMT_20_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_20_drv_20_mask">define OCCAMY_SOC_PAD_20_DRV_20_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_20_DRV_20_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_20_drv_20_offset">define OCCAMY_SOC_PAD_20_DRV_20_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_20_DRV_20_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_20_drv_20_field">define OCCAMY_SOC_PAD_20_DRV_20_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_20_DRV_20_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_20_DRV_20_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_20_DRV_20_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_21_reg_offset">define OCCAMY_SOC_PAD_21_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_21_REG_OFFSET 0x80</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_21_slw_21_bit">define OCCAMY_SOC_PAD_21_SLW_21_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_21_SLW_21_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_21_smt_21_bit">define OCCAMY_SOC_PAD_21_SMT_21_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_21_SMT_21_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_21_drv_21_mask">define OCCAMY_SOC_PAD_21_DRV_21_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_21_DRV_21_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_21_drv_21_offset">define OCCAMY_SOC_PAD_21_DRV_21_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_21_DRV_21_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_21_drv_21_field">define OCCAMY_SOC_PAD_21_DRV_21_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_21_DRV_21_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_21_DRV_21_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_21_DRV_21_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_22_reg_offset">define OCCAMY_SOC_PAD_22_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_22_REG_OFFSET 0x84</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_22_slw_22_bit">define OCCAMY_SOC_PAD_22_SLW_22_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_22_SLW_22_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_22_smt_22_bit">define OCCAMY_SOC_PAD_22_SMT_22_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_22_SMT_22_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_22_drv_22_mask">define OCCAMY_SOC_PAD_22_DRV_22_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_22_DRV_22_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_22_drv_22_offset">define OCCAMY_SOC_PAD_22_DRV_22_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_22_DRV_22_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_22_drv_22_field">define OCCAMY_SOC_PAD_22_DRV_22_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_22_DRV_22_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_22_DRV_22_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_22_DRV_22_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_23_reg_offset">define OCCAMY_SOC_PAD_23_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_23_REG_OFFSET 0x88</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_23_slw_23_bit">define OCCAMY_SOC_PAD_23_SLW_23_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_23_SLW_23_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_23_smt_23_bit">define OCCAMY_SOC_PAD_23_SMT_23_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_23_SMT_23_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_23_drv_23_mask">define OCCAMY_SOC_PAD_23_DRV_23_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_23_DRV_23_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_23_drv_23_offset">define OCCAMY_SOC_PAD_23_DRV_23_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_23_DRV_23_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_23_drv_23_field">define OCCAMY_SOC_PAD_23_DRV_23_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_23_DRV_23_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_23_DRV_23_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_23_DRV_23_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_24_reg_offset">define OCCAMY_SOC_PAD_24_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_24_REG_OFFSET 0x8c</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_24_slw_24_bit">define OCCAMY_SOC_PAD_24_SLW_24_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_24_SLW_24_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_24_smt_24_bit">define OCCAMY_SOC_PAD_24_SMT_24_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_24_SMT_24_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_24_drv_24_mask">define OCCAMY_SOC_PAD_24_DRV_24_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_24_DRV_24_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_24_drv_24_offset">define OCCAMY_SOC_PAD_24_DRV_24_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_24_DRV_24_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_24_drv_24_field">define OCCAMY_SOC_PAD_24_DRV_24_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_24_DRV_24_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_24_DRV_24_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_24_DRV_24_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_25_reg_offset">define OCCAMY_SOC_PAD_25_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_25_REG_OFFSET 0x90</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_25_slw_25_bit">define OCCAMY_SOC_PAD_25_SLW_25_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_25_SLW_25_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_25_smt_25_bit">define OCCAMY_SOC_PAD_25_SMT_25_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_25_SMT_25_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_25_drv_25_mask">define OCCAMY_SOC_PAD_25_DRV_25_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_25_DRV_25_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_25_drv_25_offset">define OCCAMY_SOC_PAD_25_DRV_25_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_25_DRV_25_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_25_drv_25_field">define OCCAMY_SOC_PAD_25_DRV_25_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_25_DRV_25_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_25_DRV_25_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_25_DRV_25_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_26_reg_offset">define OCCAMY_SOC_PAD_26_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_26_REG_OFFSET 0x94</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_26_slw_26_bit">define OCCAMY_SOC_PAD_26_SLW_26_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_26_SLW_26_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_26_smt_26_bit">define OCCAMY_SOC_PAD_26_SMT_26_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_26_SMT_26_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_26_drv_26_mask">define OCCAMY_SOC_PAD_26_DRV_26_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_26_DRV_26_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_26_drv_26_offset">define OCCAMY_SOC_PAD_26_DRV_26_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_26_DRV_26_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_26_drv_26_field">define OCCAMY_SOC_PAD_26_DRV_26_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_26_DRV_26_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_26_DRV_26_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_26_DRV_26_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_27_reg_offset">define OCCAMY_SOC_PAD_27_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_27_REG_OFFSET 0x98</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_27_slw_27_bit">define OCCAMY_SOC_PAD_27_SLW_27_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_27_SLW_27_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_27_smt_27_bit">define OCCAMY_SOC_PAD_27_SMT_27_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_27_SMT_27_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_27_drv_27_mask">define OCCAMY_SOC_PAD_27_DRV_27_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_27_DRV_27_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_27_drv_27_offset">define OCCAMY_SOC_PAD_27_DRV_27_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_27_DRV_27_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_27_drv_27_field">define OCCAMY_SOC_PAD_27_DRV_27_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_27_DRV_27_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_27_DRV_27_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_27_DRV_27_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_28_reg_offset">define OCCAMY_SOC_PAD_28_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_28_REG_OFFSET 0x9c</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_28_slw_28_bit">define OCCAMY_SOC_PAD_28_SLW_28_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_28_SLW_28_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_28_smt_28_bit">define OCCAMY_SOC_PAD_28_SMT_28_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_28_SMT_28_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_28_drv_28_mask">define OCCAMY_SOC_PAD_28_DRV_28_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_28_DRV_28_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_28_drv_28_offset">define OCCAMY_SOC_PAD_28_DRV_28_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_28_DRV_28_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_28_drv_28_field">define OCCAMY_SOC_PAD_28_DRV_28_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_28_DRV_28_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_28_DRV_28_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_28_DRV_28_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_29_reg_offset">define OCCAMY_SOC_PAD_29_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_29_REG_OFFSET 0xa0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_29_slw_29_bit">define OCCAMY_SOC_PAD_29_SLW_29_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_29_SLW_29_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_29_smt_29_bit">define OCCAMY_SOC_PAD_29_SMT_29_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_29_SMT_29_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_29_drv_29_mask">define OCCAMY_SOC_PAD_29_DRV_29_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_29_DRV_29_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_29_drv_29_offset">define OCCAMY_SOC_PAD_29_DRV_29_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_29_DRV_29_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_29_drv_29_field">define OCCAMY_SOC_PAD_29_DRV_29_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_29_DRV_29_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_29_DRV_29_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_29_DRV_29_OFFSET})</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_30_reg_offset">define OCCAMY_SOC_PAD_30_REG_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_30_REG_OFFSET 0xa4</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_30_slw_30_bit">define OCCAMY_SOC_PAD_30_SLW_30_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_30_SLW_30_BIT 0</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_30_smt_30_bit">define OCCAMY_SOC_PAD_30_SMT_30_BIT</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_30_SMT_30_BIT 1</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_30_drv_30_mask">define OCCAMY_SOC_PAD_30_DRV_30_MASK</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_30_DRV_30_MASK 0x3</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_30_drv_30_offset">define OCCAMY_SOC_PAD_30_DRV_30_OFFSET</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_30_DRV_30_OFFSET 2</span>
</code></pre></div>
<h3 id="define-occamy_soc_pad_30_drv_30_field">define OCCAMY_SOC_PAD_30_DRV_30_FIELD</h3>
<div class="highlight"><pre><span></span><code><span class="cp">#define OCCAMY_SOC_PAD_30_DRV_30_FIELD     ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_30_DRV_30_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_30_DRV_30_OFFSET})</span>
</code></pre></div>
<h2 id="source-code">Source code</h2>
<div class="highlight"><pre><span></span><code><span class="c1">// Generated register defines for occamy_SoC</span>

<span class="c1">// Copyright information found in source file:</span>
<span class="c1">// Copyright 2020 ETH Zurich and University of Bologna.</span>

<span class="c1">// Licensing information found in source file:</span>
<span class="c1">// Licensed under Solderpad Hardware License, Version 0.51, see LICENSE for</span>
<span class="c1">// details. SPDX-License-Identifier: SHL-0.51</span>

<span class="cp">#ifndef _OCCAMY_SOC_REG_DEFS_</span>
<span class="cp">#define _OCCAMY_SOC_REG_DEFS_</span>

<span class="cp">#ifdef __cplusplus</span>
<span class="k">extern</span><span class="w"> </span><span class="s">&quot;C&quot;</span><span class="w"> </span><span class="p">{</span>
<span class="cp">#endif</span>
<span class="c1">// Number of scratch registers</span>
<span class="cp">#define OCCAMY_SOC_PARAM_NUM_SCRATCH_REGS 4</span>

<span class="c1">// Number of GPIO pads in the chip.</span>
<span class="cp">#define OCCAMY_SOC_PARAM_NUM_PADS 31</span>

<span class="c1">// Register width</span>
<span class="cp">#define OCCAMY_SOC_PARAM_REG_WIDTH 32</span>

<span class="c1">// Common Interrupt Offsets</span>
<span class="cp">#define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_UNCORRECTABLE_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_INTR_COMMON_ECC_NARROW_CORRECTABLE_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_UNCORRECTABLE_BIT 2</span>
<span class="cp">#define OCCAMY_SOC_INTR_COMMON_ECC_WIDE_CORRECTABLE_BIT 3</span>

<span class="c1">// Interrupt State Register</span>
<span class="cp">#define OCCAMY_SOC_INTR_STATE_REG_OFFSET 0x0</span>
<span class="cp">#define OCCAMY_SOC_INTR_STATE_ECC_NARROW_UNCORRECTABLE_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_INTR_STATE_ECC_NARROW_CORRECTABLE_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_INTR_STATE_ECC_WIDE_UNCORRECTABLE_BIT 2</span>
<span class="cp">#define OCCAMY_SOC_INTR_STATE_ECC_WIDE_CORRECTABLE_BIT 3</span>

<span class="c1">// Interrupt Enable Register</span>
<span class="cp">#define OCCAMY_SOC_INTR_ENABLE_REG_OFFSET 0x4</span>
<span class="cp">#define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_UNCORRECTABLE_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_INTR_ENABLE_ECC_NARROW_CORRECTABLE_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_UNCORRECTABLE_BIT 2</span>
<span class="cp">#define OCCAMY_SOC_INTR_ENABLE_ECC_WIDE_CORRECTABLE_BIT 3</span>

<span class="c1">// Interrupt Test Register</span>
<span class="cp">#define OCCAMY_SOC_INTR_TEST_REG_OFFSET 0x8</span>
<span class="cp">#define OCCAMY_SOC_INTR_TEST_ECC_NARROW_UNCORRECTABLE_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_INTR_TEST_ECC_NARROW_CORRECTABLE_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_INTR_TEST_ECC_WIDE_UNCORRECTABLE_BIT 2</span>
<span class="cp">#define OCCAMY_SOC_INTR_TEST_ECC_WIDE_CORRECTABLE_BIT 3</span>

<span class="c1">// Version register, should read 1.</span>
<span class="cp">#define OCCAMY_SOC_VERSION_REG_OFFSET 0xc</span>
<span class="cp">#define OCCAMY_SOC_VERSION_VERSION_MASK 0xffff</span>
<span class="cp">#define OCCAMY_SOC_VERSION_VERSION_OFFSET 0</span>
<span class="cp">#define OCCAMY_SOC_VERSION_VERSION_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_VERSION_VERSION_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_VERSION_VERSION_OFFSET})</span>

<span class="c1">// Id of chip for multi-chip systems.</span>
<span class="cp">#define OCCAMY_SOC_CHIP_ID_REG_OFFSET 0x10</span>
<span class="cp">#define OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET 0</span>
<span class="cp">#define OCCAMY_SOC_CHIP_ID_CHIP_ID_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_CHIP_ID_CHIP_ID_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_CHIP_ID_CHIP_ID_OFFSET})</span>

<span class="c1">// Scratch register for SW to write to. (common parameters)</span>
<span class="cp">#define OCCAMY_SOC_SCRATCH_SCRATCH_FIELD_WIDTH 32</span>
<span class="cp">#define OCCAMY_SOC_SCRATCH_SCRATCH_FIELDS_PER_REG 1</span>
<span class="cp">#define OCCAMY_SOC_SCRATCH_MULTIREG_COUNT 4</span>

<span class="c1">// Scratch register for SW to write to.</span>
<span class="cp">#define OCCAMY_SOC_SCRATCH_0_REG_OFFSET 0x14</span>

<span class="c1">// Scratch register for SW to write to.</span>
<span class="cp">#define OCCAMY_SOC_SCRATCH_1_REG_OFFSET 0x18</span>

<span class="c1">// Scratch register for SW to write to.</span>
<span class="cp">#define OCCAMY_SOC_SCRATCH_2_REG_OFFSET 0x1c</span>

<span class="c1">// Scratch register for SW to write to.</span>
<span class="cp">#define OCCAMY_SOC_SCRATCH_3_REG_OFFSET 0x20</span>

<span class="c1">// Selected boot mode exposed a register.</span>
<span class="cp">#define OCCAMY_SOC_BOOT_MODE_REG_OFFSET 0x24</span>
<span class="cp">#define OCCAMY_SOC_BOOT_MODE_MODE_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_BOOT_MODE_MODE_OFFSET 0</span>
<span class="cp">#define OCCAMY_SOC_BOOT_MODE_MODE_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_BOOT_MODE_MODE_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_BOOT_MODE_MODE_OFFSET})</span>
<span class="cp">#define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_IDLE 0x0</span>
<span class="cp">#define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_SERIAL 0x1</span>
<span class="cp">#define OCCAMY_SOC_BOOT_MODE_MODE_VALUE_I2C 0x2</span>

<span class="c1">// Number of quadrants per chip.</span>
<span class="cp">#define OCCAMY_SOC_NUM_QUADRANTS_REG_OFFSET 0x28</span>

<span class="c1">// GPIO pad configuration. (common parameters)</span>
<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_0_REG_OFFSET 0x2c</span>
<span class="cp">#define OCCAMY_SOC_PAD_0_SLW_0_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_0_SMT_0_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_0_DRV_0_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_0_DRV_0_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_0_DRV_0_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_0_DRV_0_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_0_DRV_0_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_1_REG_OFFSET 0x30</span>
<span class="cp">#define OCCAMY_SOC_PAD_1_SLW_1_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_1_SMT_1_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_1_DRV_1_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_1_DRV_1_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_1_DRV_1_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_1_DRV_1_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_1_DRV_1_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_2_REG_OFFSET 0x34</span>
<span class="cp">#define OCCAMY_SOC_PAD_2_SLW_2_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_2_SMT_2_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_2_DRV_2_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_2_DRV_2_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_2_DRV_2_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_2_DRV_2_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_2_DRV_2_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_3_REG_OFFSET 0x38</span>
<span class="cp">#define OCCAMY_SOC_PAD_3_SLW_3_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_3_SMT_3_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_3_DRV_3_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_3_DRV_3_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_3_DRV_3_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_3_DRV_3_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_3_DRV_3_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_4_REG_OFFSET 0x3c</span>
<span class="cp">#define OCCAMY_SOC_PAD_4_SLW_4_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_4_SMT_4_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_4_DRV_4_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_4_DRV_4_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_4_DRV_4_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_4_DRV_4_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_4_DRV_4_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_5_REG_OFFSET 0x40</span>
<span class="cp">#define OCCAMY_SOC_PAD_5_SLW_5_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_5_SMT_5_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_5_DRV_5_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_5_DRV_5_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_5_DRV_5_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_5_DRV_5_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_5_DRV_5_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_6_REG_OFFSET 0x44</span>
<span class="cp">#define OCCAMY_SOC_PAD_6_SLW_6_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_6_SMT_6_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_6_DRV_6_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_6_DRV_6_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_6_DRV_6_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_6_DRV_6_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_6_DRV_6_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_7_REG_OFFSET 0x48</span>
<span class="cp">#define OCCAMY_SOC_PAD_7_SLW_7_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_7_SMT_7_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_7_DRV_7_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_7_DRV_7_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_7_DRV_7_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_7_DRV_7_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_7_DRV_7_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_8_REG_OFFSET 0x4c</span>
<span class="cp">#define OCCAMY_SOC_PAD_8_SLW_8_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_8_SMT_8_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_8_DRV_8_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_8_DRV_8_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_8_DRV_8_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_8_DRV_8_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_8_DRV_8_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_9_REG_OFFSET 0x50</span>
<span class="cp">#define OCCAMY_SOC_PAD_9_SLW_9_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_9_SMT_9_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_9_DRV_9_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_9_DRV_9_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_9_DRV_9_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_9_DRV_9_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_9_DRV_9_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_10_REG_OFFSET 0x54</span>
<span class="cp">#define OCCAMY_SOC_PAD_10_SLW_10_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_10_SMT_10_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_10_DRV_10_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_10_DRV_10_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_10_DRV_10_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_10_DRV_10_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_10_DRV_10_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_11_REG_OFFSET 0x58</span>
<span class="cp">#define OCCAMY_SOC_PAD_11_SLW_11_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_11_SMT_11_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_11_DRV_11_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_11_DRV_11_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_11_DRV_11_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_11_DRV_11_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_11_DRV_11_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_12_REG_OFFSET 0x5c</span>
<span class="cp">#define OCCAMY_SOC_PAD_12_SLW_12_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_12_SMT_12_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_12_DRV_12_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_12_DRV_12_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_12_DRV_12_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_12_DRV_12_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_12_DRV_12_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_13_REG_OFFSET 0x60</span>
<span class="cp">#define OCCAMY_SOC_PAD_13_SLW_13_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_13_SMT_13_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_13_DRV_13_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_13_DRV_13_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_13_DRV_13_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_13_DRV_13_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_13_DRV_13_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_14_REG_OFFSET 0x64</span>
<span class="cp">#define OCCAMY_SOC_PAD_14_SLW_14_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_14_SMT_14_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_14_DRV_14_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_14_DRV_14_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_14_DRV_14_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_14_DRV_14_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_14_DRV_14_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_15_REG_OFFSET 0x68</span>
<span class="cp">#define OCCAMY_SOC_PAD_15_SLW_15_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_15_SMT_15_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_15_DRV_15_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_15_DRV_15_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_15_DRV_15_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_15_DRV_15_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_15_DRV_15_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_16_REG_OFFSET 0x6c</span>
<span class="cp">#define OCCAMY_SOC_PAD_16_SLW_16_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_16_SMT_16_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_16_DRV_16_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_16_DRV_16_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_16_DRV_16_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_16_DRV_16_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_16_DRV_16_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_17_REG_OFFSET 0x70</span>
<span class="cp">#define OCCAMY_SOC_PAD_17_SLW_17_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_17_SMT_17_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_17_DRV_17_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_17_DRV_17_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_17_DRV_17_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_17_DRV_17_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_17_DRV_17_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_18_REG_OFFSET 0x74</span>
<span class="cp">#define OCCAMY_SOC_PAD_18_SLW_18_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_18_SMT_18_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_18_DRV_18_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_18_DRV_18_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_18_DRV_18_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_18_DRV_18_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_18_DRV_18_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_19_REG_OFFSET 0x78</span>
<span class="cp">#define OCCAMY_SOC_PAD_19_SLW_19_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_19_SMT_19_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_19_DRV_19_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_19_DRV_19_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_19_DRV_19_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_19_DRV_19_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_19_DRV_19_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_20_REG_OFFSET 0x7c</span>
<span class="cp">#define OCCAMY_SOC_PAD_20_SLW_20_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_20_SMT_20_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_20_DRV_20_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_20_DRV_20_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_20_DRV_20_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_20_DRV_20_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_20_DRV_20_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_21_REG_OFFSET 0x80</span>
<span class="cp">#define OCCAMY_SOC_PAD_21_SLW_21_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_21_SMT_21_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_21_DRV_21_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_21_DRV_21_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_21_DRV_21_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_21_DRV_21_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_21_DRV_21_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_22_REG_OFFSET 0x84</span>
<span class="cp">#define OCCAMY_SOC_PAD_22_SLW_22_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_22_SMT_22_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_22_DRV_22_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_22_DRV_22_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_22_DRV_22_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_22_DRV_22_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_22_DRV_22_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_23_REG_OFFSET 0x88</span>
<span class="cp">#define OCCAMY_SOC_PAD_23_SLW_23_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_23_SMT_23_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_23_DRV_23_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_23_DRV_23_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_23_DRV_23_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_23_DRV_23_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_23_DRV_23_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_24_REG_OFFSET 0x8c</span>
<span class="cp">#define OCCAMY_SOC_PAD_24_SLW_24_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_24_SMT_24_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_24_DRV_24_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_24_DRV_24_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_24_DRV_24_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_24_DRV_24_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_24_DRV_24_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_25_REG_OFFSET 0x90</span>
<span class="cp">#define OCCAMY_SOC_PAD_25_SLW_25_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_25_SMT_25_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_25_DRV_25_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_25_DRV_25_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_25_DRV_25_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_25_DRV_25_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_25_DRV_25_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_26_REG_OFFSET 0x94</span>
<span class="cp">#define OCCAMY_SOC_PAD_26_SLW_26_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_26_SMT_26_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_26_DRV_26_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_26_DRV_26_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_26_DRV_26_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_26_DRV_26_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_26_DRV_26_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_27_REG_OFFSET 0x98</span>
<span class="cp">#define OCCAMY_SOC_PAD_27_SLW_27_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_27_SMT_27_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_27_DRV_27_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_27_DRV_27_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_27_DRV_27_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_27_DRV_27_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_27_DRV_27_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_28_REG_OFFSET 0x9c</span>
<span class="cp">#define OCCAMY_SOC_PAD_28_SLW_28_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_28_SMT_28_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_28_DRV_28_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_28_DRV_28_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_28_DRV_28_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_28_DRV_28_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_28_DRV_28_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_29_REG_OFFSET 0xa0</span>
<span class="cp">#define OCCAMY_SOC_PAD_29_SLW_29_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_29_SMT_29_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_29_DRV_29_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_29_DRV_29_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_29_DRV_29_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_29_DRV_29_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_29_DRV_29_OFFSET})</span>

<span class="c1">// GPIO pad configuration.</span>
<span class="cp">#define OCCAMY_SOC_PAD_30_REG_OFFSET 0xa4</span>
<span class="cp">#define OCCAMY_SOC_PAD_30_SLW_30_BIT 0</span>
<span class="cp">#define OCCAMY_SOC_PAD_30_SMT_30_BIT 1</span>
<span class="cp">#define OCCAMY_SOC_PAD_30_DRV_30_MASK 0x3</span>
<span class="cp">#define OCCAMY_SOC_PAD_30_DRV_30_OFFSET 2</span>
<span class="cp">#define OCCAMY_SOC_PAD_30_DRV_30_FIELD                           \</span>
<span class="cp">    ((bitfield_field32_t){.mask = OCCAMY_SOC_PAD_30_DRV_30_MASK, \</span>
<span class="cp">                          .index = OCCAMY_SOC_PAD_30_DRV_30_OFFSET})</span>

<span class="cp">#ifdef __cplusplus</span>
<span class="p">}</span><span class="w">  </span><span class="c1">// extern &quot;C&quot;</span>
<span class="cp">#endif</span>
<span class="cp">#endif  </span><span class="c1">// _OCCAMY_SOC_REG_DEFS_</span>
<span class="w">        </span><span class="c1">// End generated register defines for occamy_SoC</span>
</code></pre></div>
<hr />
<p>Updated on 2023-05-04 at 14:37:43 +0000</p>





                
              </article>
            </div>
          
          
        </div>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": "../../..", "features": [], "search": "../../../assets/javascripts/workers/search.208ed371.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../../../assets/javascripts/bundle.fac441b0.min.js"></script>
      
    
  </body>
</html>