#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jul 29 17:32:21 2020
# Process ID: 2644
# Log file: C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.runs/synth_1/UART_IP_v1_0.vds
# Journal file: C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UART_IP_v1_0.tcl -notrace
Command: synth_design -top UART_IP_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 263.414 ; gain = 92.461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_IP_v1_0' [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UART_IP_v1_0_S00_AXI' [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v:229]
INFO: [Synth 8-226] default block is never used [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v:380]
WARNING: [Synth 8-3848] Net slv_reg0_out in module/entity UART_IP_v1_0_S00_AXI does not have driver. [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v:19]
INFO: [Synth 8-256] done synthesizing module 'UART_IP_v1_0_S00_AXI' (1#1) [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'GenBuadRate' [C:/Users/18131/Desktop/task2/uart_source/BaudRate.v:7]
INFO: [Synth 8-256] done synthesizing module 'GenBuadRate' (2#1) [C:/Users/18131/Desktop/task2/uart_source/BaudRate.v:7]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/18131/Desktop/task2/uart_source/transmit.v:1]
	Parameter BEGIN bound to: 3'b000 
	Parameter TRANSDATA bound to: 3'b001 
	Parameter PARITY bound to: 3'b010 
	Parameter END bound to: 3'b011 
	Parameter FREE bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [C:/Users/18131/Desktop/task2/uart_source/transmit.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'tx_data' does not match port width (8) of module 'uart_tx' [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:98]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/18131/Desktop/task2/uart_source/reciever.v:1]
	Parameter BEGIN bound to: 2'b00 
	Parameter TRANSDATA bound to: 2'b01 
	Parameter PARITY bound to: 2'b10 
	Parameter END bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/18131/Desktop/task2/uart_source/reciever.v:43]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [C:/Users/18131/Desktop/task2/uart_source/reciever.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'rx_data' does not match port width (8) of module 'uart_rx' [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:100]
WARNING: [Synth 8-3848] Net slv_reg0_in in module/entity UART_IP_v1_0 does not have driver. [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_enable with 1st driver pin 'UART_IP_v1_0:/UART_IP_v1_0_S00_AXI_inst/write_enable' [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:98]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_enable with 2nd driver pin 'GND' [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:98]
CRITICAL WARNING: [Synth 8-5559] multi-driven net write_enable is connected to constant driver, other driver is ignored [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:98]
INFO: [Synth 8-256] done synthesizing module 'UART_IP_v1_0' (5#1) [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 297.637 ; gain = 126.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 297.637 ; gain = 126.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 297.637 ; gain = 126.684
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "rx_clk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_clk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "parity_result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
