Source Block: miaow/src/verilog/rtl/lsu/lsu_op_manager.v@484:494@HdlStmAssign
assign vgpr_dest_data = mem_data_buffer;
assign vgpr_dest_wr_en = vgpr_op & gpr_wr;
assign vgpr_wr_mask = exec_mask_base_reg;
assign vgpr_dest_addr = gpr_dest_addr[9:0];

assign mem_out_addr = mem_in_addr_reg[31:0];
assign mem_rd_en = mem_rd_en_reg;
assign mem_wr_en = mem_wr_en_reg;

assign sgpr_source1_rd_en = muxed_sgpr_source1_rd_en;
assign sgpr_source2_rd_en = muxed_sgpr_source2_rd_en;

Diff Content:
- 489 assign mem_out_addr = mem_in_addr_reg[31:0];

Clone Blocks:
Clone Blocks 1:
miaow/src/verilog/rtl/lsu/lsu_op_manager.v@482:492
assign sgpr_dest_addr = gpr_dest_addr[8:0];

assign vgpr_dest_data = mem_data_buffer;
assign vgpr_dest_wr_en = vgpr_op & gpr_wr;
assign vgpr_wr_mask = exec_mask_base_reg;
assign vgpr_dest_addr = gpr_dest_addr[9:0];

assign mem_out_addr = mem_in_addr_reg[31:0];
assign mem_rd_en = mem_rd_en_reg;
assign mem_wr_en = mem_wr_en_reg;


Clone Blocks 2:
miaow/src/verilog/rtl/lsu/lsu_op_manager.v@486:496
assign vgpr_wr_mask = exec_mask_base_reg;
assign vgpr_dest_addr = gpr_dest_addr[9:0];

assign mem_out_addr = mem_in_addr_reg[31:0];
assign mem_rd_en = mem_rd_en_reg;
assign mem_wr_en = mem_wr_en_reg;

assign sgpr_source1_rd_en = muxed_sgpr_source1_rd_en;
assign sgpr_source2_rd_en = muxed_sgpr_source2_rd_en;
assign sgpr_source1_addr = muxed_sgpr_source1_addr;
assign sgpr_source2_addr = muxed_sgpr_source2_addr;

Clone Blocks 3:
miaow/src/verilog/rtl/lsu/lsu_op_manager.v@485:495
assign vgpr_dest_wr_en = vgpr_op & gpr_wr;
assign vgpr_wr_mask = exec_mask_base_reg;
assign vgpr_dest_addr = gpr_dest_addr[9:0];

assign mem_out_addr = mem_in_addr_reg[31:0];
assign mem_rd_en = mem_rd_en_reg;
assign mem_wr_en = mem_wr_en_reg;

assign sgpr_source1_rd_en = muxed_sgpr_source1_rd_en;
assign sgpr_source2_rd_en = muxed_sgpr_source2_rd_en;
assign sgpr_source1_addr = muxed_sgpr_source1_addr;

Clone Blocks 4:
miaow/src/verilog/rtl/lsu/lsu_op_manager.v@486:496
assign vgpr_wr_mask = exec_mask_base_reg;
assign vgpr_dest_addr = gpr_dest_addr[9:0];

assign mem_out_addr = mem_in_addr_reg[31:0];
assign mem_rd_en = mem_rd_en_reg;
assign mem_wr_en = mem_wr_en_reg;

assign sgpr_source1_rd_en = muxed_sgpr_source1_rd_en;
assign sgpr_source2_rd_en = muxed_sgpr_source2_rd_en;
assign sgpr_source1_addr = muxed_sgpr_source1_addr;
assign sgpr_source2_addr = muxed_sgpr_source2_addr;

Clone Blocks 5:
miaow/src/verilog/rtl/lsu/lsu_op_manager.v@481:491
assign sgpr_dest_wr_en = {4{sgpr_op & gpr_wr}} & sgpr_wr_mask_reg;
assign sgpr_dest_addr = gpr_dest_addr[8:0];

assign vgpr_dest_data = mem_data_buffer;
assign vgpr_dest_wr_en = vgpr_op & gpr_wr;
assign vgpr_wr_mask = exec_mask_base_reg;
assign vgpr_dest_addr = gpr_dest_addr[9:0];

assign mem_out_addr = mem_in_addr_reg[31:0];
assign mem_rd_en = mem_rd_en_reg;
assign mem_wr_en = mem_wr_en_reg;

Clone Blocks 6:
miaow/src/verilog/rtl/lsu/lsu_op_manager.v@484:494
assign vgpr_dest_data = mem_data_buffer;
assign vgpr_dest_wr_en = vgpr_op & gpr_wr;
assign vgpr_wr_mask = exec_mask_base_reg;
assign vgpr_dest_addr = gpr_dest_addr[9:0];

assign mem_out_addr = mem_in_addr_reg[31:0];
assign mem_rd_en = mem_rd_en_reg;
assign mem_wr_en = mem_wr_en_reg;

assign sgpr_source1_rd_en = muxed_sgpr_source1_rd_en;
assign sgpr_source2_rd_en = muxed_sgpr_source2_rd_en;

Clone Blocks 7:
miaow/src/verilog/rtl/lsu/lsu_op_manager.v@485:495
assign vgpr_dest_wr_en = vgpr_op & gpr_wr;
assign vgpr_wr_mask = exec_mask_base_reg;
assign vgpr_dest_addr = gpr_dest_addr[9:0];

assign mem_out_addr = mem_in_addr_reg[31:0];
assign mem_rd_en = mem_rd_en_reg;
assign mem_wr_en = mem_wr_en_reg;

assign sgpr_source1_rd_en = muxed_sgpr_source1_rd_en;
assign sgpr_source2_rd_en = muxed_sgpr_source2_rd_en;
assign sgpr_source1_addr = muxed_sgpr_source1_addr;

Clone Blocks 8:
miaow/src/verilog/rtl/lsu/lsu_op_manager.v@496:506
assign sgpr_source2_addr = muxed_sgpr_source2_addr;

assign vgpr_source1_rd_en = muxed_vgpr_source1_rd_en;
assign vgpr_source2_rd_en = muxed_vgpr_source2_rd_en;
assign vgpr_source1_addr = muxed_vgpr_source1_addr;
assign vgpr_source2_addr = muxed_sgpr_source2_addr;

assign mem_rd_en = mem_rd_en_reg;
assign mem_wr_en = mem_wr_en_reg;
assign mem_out_addr = mem_in_addr_reg[31:0];
assign mem_wr_data = mem_data_buffer[31:0];

