Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Aug  6 17:23:12 2024
| Host         : COURIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Eje18_top_timing_summary_routed.rpt -pb Eje18_top_timing_summary_routed.pb -rpx Eje18_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Eje18_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (94)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (94)
-------------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   98          inf        0.000                      0                   98           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT/inst_contBCD/salReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.314ns  (logic 4.013ns (63.561%)  route 2.301ns (36.439%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE                         0.000     0.000 r  DUT/inst_contBCD/salReg_reg[1]/C
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_contBCD/salReg_reg[1]/Q
                         net (fo=4, routed)           2.301     2.757    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557     6.314 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.314    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_contBCD/salReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.273ns  (logic 3.986ns (63.543%)  route 2.287ns (36.457%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE                         0.000     0.000 r  DUT/inst_contBCD/salReg_reg[0]/C
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_contBCD/salReg_reg[0]/Q
                         net (fo=5, routed)           2.287     2.743    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     6.273 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.273    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_contBCD/salReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 4.166ns (69.578%)  route 1.822ns (30.422%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE                         0.000     0.000 r  DUT/inst_contBCD/salReg_reg[2]/C
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DUT/inst_contBCD/salReg_reg[2]/Q
                         net (fo=4, routed)           1.822     2.241    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.747     5.988 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.988    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_contBCD/salReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.849ns  (logic 4.172ns (71.325%)  route 1.677ns (28.675%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE                         0.000     0.000 r  DUT/inst_contBCD/salReg_reg[3]/C
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  DUT/inst_contBCD/salReg_reg[3]/Q
                         net (fo=3, routed)           1.677     2.096    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.753     5.849 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.849    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.727ns  (logic 2.215ns (38.677%)  route 3.512ns (61.323%))
  Logic Levels:           8  (CARRY4=5 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y118       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[5]/C
    SLICE_X111Y118       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_gen_ena/count_reg[5]/Q
                         net (fo=2, routed)           0.616     1.072    DUT/inst_gen_ena/count_reg[5]
    SLICE_X110Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.728 r  DUT/inst_gen_ena/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.728    DUT/inst_gen_ena/count_reg[0]_i_9_n_0
    SLICE_X110Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.842 r  DUT/inst_gen_ena/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.842    DUT/inst_gen_ena/count_reg[0]_i_10_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.956 r  DUT/inst_gen_ena/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.956    DUT/inst_gen_ena/count_reg[0]_i_12_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  DUT/inst_gen_ena/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.070    DUT/inst_gen_ena/count_reg[0]_i_15_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.404 r  DUT/inst_gen_ena/count_reg[0]_i_14/O[1]
                         net (fo=2, routed)           1.008     3.413    DUT/inst_gen_ena/p_0_in[22]
    SLICE_X112Y121       LUT6 (Prop_lut6_I4_O)        0.303     3.716 r  DUT/inst_gen_ena/count[0]_i_7/O
                         net (fo=1, routed)           0.935     4.650    DUT/inst_gen_ena/count[0]_i_7_n_0
    SLICE_X112Y119       LUT6 (Prop_lut6_I4_O)        0.124     4.774 r  DUT/inst_gen_ena/count[0]_i_1/O
                         net (fo=27, routed)          0.953     5.727    DUT/inst_gen_ena/count[0]_i_1_n_0
    SLICE_X111Y123       FDRE                                         r  DUT/inst_gen_ena/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.727ns  (logic 2.215ns (38.677%)  route 3.512ns (61.323%))
  Logic Levels:           8  (CARRY4=5 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y118       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[5]/C
    SLICE_X111Y118       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_gen_ena/count_reg[5]/Q
                         net (fo=2, routed)           0.616     1.072    DUT/inst_gen_ena/count_reg[5]
    SLICE_X110Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.728 r  DUT/inst_gen_ena/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.728    DUT/inst_gen_ena/count_reg[0]_i_9_n_0
    SLICE_X110Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.842 r  DUT/inst_gen_ena/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.842    DUT/inst_gen_ena/count_reg[0]_i_10_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.956 r  DUT/inst_gen_ena/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.956    DUT/inst_gen_ena/count_reg[0]_i_12_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  DUT/inst_gen_ena/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.070    DUT/inst_gen_ena/count_reg[0]_i_15_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.404 r  DUT/inst_gen_ena/count_reg[0]_i_14/O[1]
                         net (fo=2, routed)           1.008     3.413    DUT/inst_gen_ena/p_0_in[22]
    SLICE_X112Y121       LUT6 (Prop_lut6_I4_O)        0.303     3.716 r  DUT/inst_gen_ena/count[0]_i_7/O
                         net (fo=1, routed)           0.935     4.650    DUT/inst_gen_ena/count[0]_i_7_n_0
    SLICE_X112Y119       LUT6 (Prop_lut6_I4_O)        0.124     4.774 r  DUT/inst_gen_ena/count[0]_i_1/O
                         net (fo=27, routed)          0.953     5.727    DUT/inst_gen_ena/count[0]_i_1_n_0
    SLICE_X111Y123       FDRE                                         r  DUT/inst_gen_ena/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.727ns  (logic 2.215ns (38.677%)  route 3.512ns (61.323%))
  Logic Levels:           8  (CARRY4=5 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y118       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[5]/C
    SLICE_X111Y118       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_gen_ena/count_reg[5]/Q
                         net (fo=2, routed)           0.616     1.072    DUT/inst_gen_ena/count_reg[5]
    SLICE_X110Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.728 r  DUT/inst_gen_ena/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.728    DUT/inst_gen_ena/count_reg[0]_i_9_n_0
    SLICE_X110Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.842 r  DUT/inst_gen_ena/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.842    DUT/inst_gen_ena/count_reg[0]_i_10_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.956 r  DUT/inst_gen_ena/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.956    DUT/inst_gen_ena/count_reg[0]_i_12_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  DUT/inst_gen_ena/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.070    DUT/inst_gen_ena/count_reg[0]_i_15_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.404 r  DUT/inst_gen_ena/count_reg[0]_i_14/O[1]
                         net (fo=2, routed)           1.008     3.413    DUT/inst_gen_ena/p_0_in[22]
    SLICE_X112Y121       LUT6 (Prop_lut6_I4_O)        0.303     3.716 r  DUT/inst_gen_ena/count[0]_i_7/O
                         net (fo=1, routed)           0.935     4.650    DUT/inst_gen_ena/count[0]_i_7_n_0
    SLICE_X112Y119       LUT6 (Prop_lut6_I4_O)        0.124     4.774 r  DUT/inst_gen_ena/count[0]_i_1/O
                         net (fo=27, routed)          0.953     5.727    DUT/inst_gen_ena/count[0]_i_1_n_0
    SLICE_X111Y123       FDRE                                         r  DUT/inst_gen_ena/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.585ns  (logic 2.215ns (39.659%)  route 3.370ns (60.341%))
  Logic Levels:           8  (CARRY4=5 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y118       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[5]/C
    SLICE_X111Y118       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_gen_ena/count_reg[5]/Q
                         net (fo=2, routed)           0.616     1.072    DUT/inst_gen_ena/count_reg[5]
    SLICE_X110Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.728 r  DUT/inst_gen_ena/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.728    DUT/inst_gen_ena/count_reg[0]_i_9_n_0
    SLICE_X110Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.842 r  DUT/inst_gen_ena/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.842    DUT/inst_gen_ena/count_reg[0]_i_10_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.956 r  DUT/inst_gen_ena/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.956    DUT/inst_gen_ena/count_reg[0]_i_12_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  DUT/inst_gen_ena/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.070    DUT/inst_gen_ena/count_reg[0]_i_15_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.404 r  DUT/inst_gen_ena/count_reg[0]_i_14/O[1]
                         net (fo=2, routed)           1.008     3.413    DUT/inst_gen_ena/p_0_in[22]
    SLICE_X112Y121       LUT6 (Prop_lut6_I4_O)        0.303     3.716 r  DUT/inst_gen_ena/count[0]_i_7/O
                         net (fo=1, routed)           0.935     4.650    DUT/inst_gen_ena/count[0]_i_7_n_0
    SLICE_X112Y119       LUT6 (Prop_lut6_I4_O)        0.124     4.774 r  DUT/inst_gen_ena/count[0]_i_1/O
                         net (fo=27, routed)          0.811     5.585    DUT/inst_gen_ena/count[0]_i_1_n_0
    SLICE_X111Y122       FDRE                                         r  DUT/inst_gen_ena/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.585ns  (logic 2.215ns (39.659%)  route 3.370ns (60.341%))
  Logic Levels:           8  (CARRY4=5 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y118       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[5]/C
    SLICE_X111Y118       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_gen_ena/count_reg[5]/Q
                         net (fo=2, routed)           0.616     1.072    DUT/inst_gen_ena/count_reg[5]
    SLICE_X110Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.728 r  DUT/inst_gen_ena/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.728    DUT/inst_gen_ena/count_reg[0]_i_9_n_0
    SLICE_X110Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.842 r  DUT/inst_gen_ena/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.842    DUT/inst_gen_ena/count_reg[0]_i_10_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.956 r  DUT/inst_gen_ena/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.956    DUT/inst_gen_ena/count_reg[0]_i_12_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  DUT/inst_gen_ena/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.070    DUT/inst_gen_ena/count_reg[0]_i_15_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.404 r  DUT/inst_gen_ena/count_reg[0]_i_14/O[1]
                         net (fo=2, routed)           1.008     3.413    DUT/inst_gen_ena/p_0_in[22]
    SLICE_X112Y121       LUT6 (Prop_lut6_I4_O)        0.303     3.716 r  DUT/inst_gen_ena/count[0]_i_7/O
                         net (fo=1, routed)           0.935     4.650    DUT/inst_gen_ena/count[0]_i_7_n_0
    SLICE_X112Y119       LUT6 (Prop_lut6_I4_O)        0.124     4.774 r  DUT/inst_gen_ena/count[0]_i_1/O
                         net (fo=27, routed)          0.811     5.585    DUT/inst_gen_ena/count[0]_i_1_n_0
    SLICE_X111Y122       FDRE                                         r  DUT/inst_gen_ena/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.585ns  (logic 2.215ns (39.659%)  route 3.370ns (60.341%))
  Logic Levels:           8  (CARRY4=5 FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y118       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[5]/C
    SLICE_X111Y118       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DUT/inst_gen_ena/count_reg[5]/Q
                         net (fo=2, routed)           0.616     1.072    DUT/inst_gen_ena/count_reg[5]
    SLICE_X110Y118       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.728 r  DUT/inst_gen_ena/count_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.728    DUT/inst_gen_ena/count_reg[0]_i_9_n_0
    SLICE_X110Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.842 r  DUT/inst_gen_ena/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.842    DUT/inst_gen_ena/count_reg[0]_i_10_n_0
    SLICE_X110Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.956 r  DUT/inst_gen_ena/count_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.956    DUT/inst_gen_ena/count_reg[0]_i_12_n_0
    SLICE_X110Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.070 r  DUT/inst_gen_ena/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.070    DUT/inst_gen_ena/count_reg[0]_i_15_n_0
    SLICE_X110Y122       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.404 r  DUT/inst_gen_ena/count_reg[0]_i_14/O[1]
                         net (fo=2, routed)           1.008     3.413    DUT/inst_gen_ena/p_0_in[22]
    SLICE_X112Y121       LUT6 (Prop_lut6_I4_O)        0.303     3.716 r  DUT/inst_gen_ena/count[0]_i_7/O
                         net (fo=1, routed)           0.935     4.650    DUT/inst_gen_ena/count[0]_i_7_n_0
    SLICE_X112Y119       LUT6 (Prop_lut6_I4_O)        0.124     4.774 r  DUT/inst_gen_ena/count[0]_i_1/O
                         net (fo=27, routed)          0.811     5.585    DUT/inst_gen_ena/count[0]_i_1_n_0
    SLICE_X111Y122       FDRE                                         r  DUT/inst_gen_ena/count_reg[22]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT/inst_contBCD/salReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_contBCD/salReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.183ns (50.196%)  route 0.182ns (49.804%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE                         0.000     0.000 r  DUT/inst_contBCD/salReg_reg[0]/C
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_contBCD/salReg_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    DUT/inst_contBCD/Q[0]
    SLICE_X113Y104       LUT3 (Prop_lut3_I2_O)        0.042     0.365 r  DUT/inst_contBCD/salReg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    DUT/inst_contBCD/salReg[2]_i_1_n_0
    SLICE_X113Y104       FDRE                                         r  DUT/inst_contBCD/salReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[15]/C
    SLICE_X111Y120       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/count_reg[15]/Q
                         net (fo=2, routed)           0.118     0.259    DUT/inst_gen_ena/count_reg[15]
    SLICE_X111Y120       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  DUT/inst_gen_ena/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    DUT/inst_gen_ena/count_reg[12]_i_1_n_4
    SLICE_X111Y120       FDRE                                         r  DUT/inst_gen_ena/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_contBCD/salReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_contBCD/salReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE                         0.000     0.000 r  DUT/inst_contBCD/salReg_reg[0]/C
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DUT/inst_contBCD/salReg_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    DUT/inst_contBCD/Q[0]
    SLICE_X113Y104       LUT1 (Prop_lut1_I0_O)        0.045     0.368 r  DUT/inst_contBCD/salReg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    DUT/inst_contBCD/salReg[0]_i_1_n_0
    SLICE_X113Y104       FDRE                                         r  DUT/inst_contBCD/salReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_contBCD/salReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_contBCD/salReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.184ns (50.058%)  route 0.184ns (49.942%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE                         0.000     0.000 r  DUT/inst_contBCD/salReg_reg[0]/C
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_contBCD/salReg_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    DUT/inst_contBCD/Q[0]
    SLICE_X113Y104       LUT4 (Prop_lut4_I2_O)        0.043     0.368 r  DUT/inst_contBCD/salReg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.368    DUT/inst_contBCD/salReg[3]_i_2_n_0
    SLICE_X113Y104       FDRE                                         r  DUT/inst_contBCD/salReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[11]/C
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/count_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    DUT/inst_gen_ena/count_reg[11]
    SLICE_X111Y119       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  DUT/inst_gen_ena/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    DUT/inst_gen_ena/count_reg[8]_i_1_n_4
    SLICE_X111Y119       FDRE                                         r  DUT/inst_gen_ena/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[19]/C
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/count_reg[19]/Q
                         net (fo=2, routed)           0.119     0.260    DUT/inst_gen_ena/count_reg[19]
    SLICE_X111Y121       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  DUT/inst_gen_ena/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    DUT/inst_gen_ena/count_reg[16]_i_1_n_4
    SLICE_X111Y121       FDRE                                         r  DUT/inst_gen_ena/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[23]/C
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/count_reg[23]/Q
                         net (fo=2, routed)           0.119     0.260    DUT/inst_gen_ena/count_reg[23]
    SLICE_X111Y122       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  DUT/inst_gen_ena/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    DUT/inst_gen_ena/count_reg[20]_i_1_n_4
    SLICE_X111Y122       FDRE                                         r  DUT/inst_gen_ena/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[3]/C
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/count_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    DUT/inst_gen_ena/count_reg[3]
    SLICE_X111Y117       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  DUT/inst_gen_ena/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.368    DUT/inst_gen_ena/count_reg[0]_i_2_n_4
    SLICE_X111Y117       FDRE                                         r  DUT/inst_gen_ena/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_gen_ena/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_gen_ena/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y118       FDRE                         0.000     0.000 r  DUT/inst_gen_ena/count_reg[7]/C
    SLICE_X111Y118       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_gen_ena/count_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    DUT/inst_gen_ena/count_reg[7]
    SLICE_X111Y118       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  DUT/inst_gen_ena/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    DUT/inst_gen_ena/count_reg[4]_i_1_n_4
    SLICE_X111Y118       FDRE                                         r  DUT/inst_gen_ena/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/inst_contBCD/salReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/inst_contBCD/salReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.328%)  route 0.184ns (49.672%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y104       FDRE                         0.000     0.000 r  DUT/inst_contBCD/salReg_reg[0]/C
    SLICE_X113Y104       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/inst_contBCD/salReg_reg[0]/Q
                         net (fo=5, routed)           0.184     0.325    DUT/inst_contBCD/Q[0]
    SLICE_X113Y104       LUT4 (Prop_lut4_I2_O)        0.045     0.370 r  DUT/inst_contBCD/salReg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    DUT/inst_contBCD/salReg[1]_i_1_n_0
    SLICE_X113Y104       FDRE                                         r  DUT/inst_contBCD/salReg_reg[1]/D
  -------------------------------------------------------------------    -------------------





