#Build: Synplify Pro (R) P-2019.03G, Build 307R, Sep 25 2019
#install: D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro
#OS: Windows 7 6.1
#Hostname: GW-HW-023

# Tue Aug 11 16:27:23 2020

#Implementation: rev_1


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: GW-HW-023

Implementation : rev_1
Synopsys HDL Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:21:26

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: GW-HW-023

Implementation : rev_1
Synopsys Verilog Compiler, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:21:26

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v" (library work)
@I::"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v" (library work)
@I:"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v" (library work)
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":110:9:110:26|Net match_m0_en_reg_wr is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":111:9:111:26|Net match_m1_en_reg_wr is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":112:9:112:26|Net match_m2_en_reg_wr is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":113:9:113:27|Net match_ctl_en_reg_wr is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":114:9:114:24|Net match_cnt_reg_wr is not declared.
@I::"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v" (library work)
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":121:9:121:27|Net capture_length_zero is not declared.
@I::"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v" (library work)
@I:"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":"E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\ao_0\gw_ao_top_define.v" (library work)
@I:"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":"E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\ao_0\gw_ao_expression.v" (library work)
@I:"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":"E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\ao_0\gw_ao_parameter.v" (library work)
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":629:9:629:20|Net start_reg_wr is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":632:9:632:29|Net trig_level_max_reg_wr is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":633:9:633:31|Net capture_mem_addr_max_wr is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":634:9:634:31|Net capture_mem_addr_rem_wr is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":635:9:635:30|Net capture_windows_num_wr is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2109:9:2109:18|Net match_en_0 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2110:9:2110:18|Net match_en_1 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2111:9:2111:18|Net match_en_2 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2112:9:2112:18|Net match_en_3 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2113:9:2113:18|Net match_en_4 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2114:9:2114:18|Net match_en_5 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2115:9:2115:18|Net match_en_6 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2116:9:2116:18|Net match_en_7 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2117:9:2117:18|Net match_en_8 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2118:9:2118:18|Net match_en_9 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2119:9:2119:19|Net match_en_10 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2120:9:2120:19|Net match_en_11 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2121:9:2121:19|Net match_en_12 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2122:9:2122:19|Net match_en_13 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2123:9:2123:19|Net match_en_14 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2124:9:2124:19|Net match_en_15 is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2636:9:2636:16|Net stop_reg is not declared.
@I::"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v" (library work)
@I:"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":"E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\ao_control\gw_con_top_define.v" (library work)
@I:"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":"E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\ao_control\gw_con_parameter.v" (library work)
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":203:9:203:18|Net capture_dr is not declared.
@W: CG1337 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":217:9:217:22|Net enable_i_delay is not declared.
@I::"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\gw_jtag.v" (library work)
@I::"E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\gw_gao_top.v" (library work)
Verilog syntax check successful!
Selecting top level module gw_gao
@N: CG364 :"D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\lib\generic\gw2a.v":365:7:365:10|Synthesizing module IBUF in library work.
Running optimization stage 1 on IBUF .......
@N: CG364 :"D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro\lib\generic\gw2a.v":370:7:370:10|Synthesizing module OBUF in library work.
Running optimization stage 1 on OBUF .......
@N: CG364 :"D:\Program Files\Gowin\Gowin_V1.9.6.01Beta\IDE\data\ipcores\gw_jtag.v":1:7:1:13|Synthesizing module GW_JTAG in library work.
Running optimization stage 1 on GW_JTAG .......
Running optimization stage 1 on MUX16 .......
Running optimization stage 1 on gw_con_top .......
Running optimization stage 1 on ao_mem_ctrl_0_1024s_6s_10s .......
Running optimization stage 1 on ao_crc32_0 .......
Running optimization stage 1 on ao_match_0_0s_1s_16s_1_1_0_1_2_3_4 .......
Running optimization stage 1 on ao_top_0 .......
@N: CG364 :"E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\gw_gao_top.v":1:7:1:12|Synthesizing module gw_gao in library work.
@W: CG360 :"E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\gw_gao_top.v":51:5:51:11|Removing wire tdo_er2, as there is no assignment to it.
Running optimization stage 1 on gw_gao .......
Running optimization stage 2 on gw_gao .......
@W: CL156 :"E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\gw_gao_top.v":51:5:51:11|*Input tdo_er2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on ao_match_0_0s_1s_16s_1_1_0_1_2_3_4 .......
Running optimization stage 2 on ao_top_0 .......
Extracted state machine for register module_state
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1001
   1010
   1011
Running optimization stage 2 on ao_crc32_0 .......
Running optimization stage 2 on ao_mem_ctrl_0_1024s_6s_10s .......
Running optimization stage 2 on gw_con_top .......
Running optimization stage 2 on MUX16 .......
Running optimization stage 2 on GW_JTAG .......
Running optimization stage 2 on OBUF .......
Running optimization stage 2 on IBUF .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\rev_1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 99MB peak: 104MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 11 16:27:25 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: GW-HW-023

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:21:26

@N|Running in 64-bit mode
@N: NF107 :"e:\rtl_design\others_reference\universityplan1_guangzhou2020\ethernet-1000m_test\ethernet_g\impl\gao\gw_gao_top.v":1:7:1:12|Selected library: work cell: gw_gao view verilog as top level
@N: NF107 :"e:\rtl_design\others_reference\universityplan1_guangzhou2020\ethernet-1000m_test\ethernet_g\impl\gao\gw_gao_top.v":1:7:1:12|Selected library: work cell: gw_gao view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 11 16:27:25 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\rev_1\synwork\gao_std_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 18MB peak: 18MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 11 16:27:25 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: GW-HW-023

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q1p1, Build 307R, Built Sep 25 2019 09:21:26

@N|Running in 64-bit mode
@N: NF107 :"e:\rtl_design\others_reference\universityplan1_guangzhou2020\ethernet-1000m_test\ethernet_g\impl\gao\gw_gao_top.v":1:7:1:12|Selected library: work cell: gw_gao view verilog as top level
@N: NF107 :"e:\rtl_design\others_reference\universityplan1_guangzhou2020\ethernet-1000m_test\ethernet_g\impl\gao\gw_gao_top.v":1:7:1:12|Selected library: work cell: gw_gao view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 11 16:27:27 2020

###########################################################]
Premap Report

# Tue Aug 11 16:27:27 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: GW-HW-023

Implementation : rev_1
Synopsys Generic Technology Pre-mapping, Version mapgw, Build 1450R, Built Sep 25 2019 09:35:08


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\rev_1\gao_std_scck.rpt 
Printing clock  summary report in "E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\rev_1\gao_std_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 127MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 127MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 127MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Encoding state machine module_state[10:0] (in view: work.ao_top_0(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1001 -> 00100000000
   1010 -> 01000000000
   1011 -> 10000000000

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 222MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 222MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 223MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 222MB peak: 223MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 223MB peak: 223MB)



Clock Summary
******************

          Start                                  Requested     Requested     Clock        Clock                     Clock
Level     Clock                                  Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------------------------
0 -       System                                 225.5 MHz     4.435         system       system_clkgroup           0    
                                                                                                                         
0 -       gw_gao|gao_jtag_tck_inferred_clock     169.5 MHz     5.898         inferred     Autoconstr_clkgroup_1     253  
                                                                                                                         
0 -       gw_gao|I_phy1_rxc_c                    216.1 MHz     4.627         inferred     Autoconstr_clkgroup_0     55   
=========================================================================================================================



Clock Load Summary
***********************

                                       Clock     Source                       Clock Pin                                          Non-clock Pin     Non-clock Pin                 
Clock                                  Load      Pin                          Seq Example                                        Seq Example       Comb Example                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 0         -                            -                                                  -                 -                             
                                                                                                                                                                                 
gw_gao|gao_jtag_tck_inferred_clock     253       u_gw_jtag.tck_o(GW_JTAG)     u_la0_top.data_register[36:0].C                    -                 u_icon_top.un1_tck_i.I[0](inv)
                                                                                                                                                                                 
gw_gao|I_phy1_rxc_c                    55        I_phy1_rxc_c(port)           u_la0_top.internal_reg_force_triger_syn[1:0].C     -                 u_la0_top.clk_ao.I[0](keepbuf)
=================================================================================================================================================================================


ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 253 clock pin(s) of sequential element(s)
0 instances converted, 253 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       ENCRYPTED           port                   50         ENCRYPTED      
=======================================================================================
======================================================= Gated/Generated Clocks ========================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                    
---------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       ENCRYPTED           IO_port                253                    ENCRYPTED           Clock source is invalid for GCC
=======================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\rev_1\gao_std.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 223MB peak: 223MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 223MB peak: 223MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 224MB peak: 224MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 224MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Tue Aug 11 16:27:29 2020

###########################################################]
Map & Optimize Report

# Tue Aug 11 16:27:30 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: D:\Program Files\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: GW-HW-023

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1450R, Built Sep 25 2019 09:35:08


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 121MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 217MB peak: 217MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 221MB peak: 221MB)


Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 224MB peak: 224MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 230MB peak: 230MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 230MB peak: 230MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 230MB peak: 230MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 230MB peak: 231MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 230MB peak: 231MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 231MB peak: 231MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 245MB peak: 245MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		    -2.69ns		 413 /       290
   2		0h:00m:03s		    -2.53ns		 416 /       290
   3		0h:00m:03s		    -2.49ns		 417 /       290
   4		0h:00m:03s		    -2.64ns		 416 /       290
   5		0h:00m:03s		    -2.49ns		 416 /       290
Timing driven replication report
Added 3 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   6		0h:00m:04s		    -2.49ns		 430 /       293
   7		0h:00m:04s		    -2.64ns		 431 /       293


   8		0h:00m:04s		    -2.49ns		 435 /       293

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 246MB peak: 247MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 247MB peak: 247MB)


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 176MB peak: 248MB)

Writing Analyst data base E:\RTL_Design\others_reference\UniversityPlan1_Guangzhou2020\Ethernet-1000M_test\ethernet_g\impl\gao\rev_1\synwork\gao_std_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 249MB peak: 249MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 249MB peak: 249MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 249MB peak: 249MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 246MB peak: 250MB)

@W: MT246 :"e:\rtl_design\others_reference\universityplan1_guangzhou2020\ethernet-1000m_test\ethernet_g\impl\gao\gw_gao_top.v":73:9:73:17|Blackbox GW_JTAG is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock gw_gao|I_phy1_rxc_c with period 4.81ns. Please declare a user-defined clock on port I_phy1_rxc_c.
@W: MT420 |Found inferred clock gw_gao|gao_jtag_tck_inferred_clock with period 6.23ns. Please declare a user-defined clock on net gao_jtag_tck.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Aug 11 16:27:38 2020
#


Top view:               gw_gao
Requested Frequency:    160.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.100

                                       Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------------------------
gw_gao|I_phy1_rxc_c                    208.1 MHz     176.9 MHz     4.806         5.654         -0.848     inferred     Autoconstr_clkgroup_0
gw_gao|gao_jtag_tck_inferred_clock     160.5 MHz     136.4 MHz     6.231         7.331         -1.100     inferred     Autoconstr_clkgroup_1
System                                 271.2 MHz     230.5 MHz     3.688         4.338         -0.651     system       system_clkgroup      
============================================================================================================================================





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
System                              System                              |  3.688       -0.651  |  No paths    -      |  No paths    -      |  No paths    -    
System                              gw_gao|I_phy1_rxc_c                 |  4.806       2.449   |  No paths    -      |  No paths    -      |  No paths    -    
System                              gw_gao|gao_jtag_tck_inferred_clock  |  6.231       -0.856  |  No paths    -      |  6.231       5.575  |  No paths    -    
gw_gao|I_phy1_rxc_c                 System                              |  4.806       3.950   |  No paths    -      |  No paths    -      |  No paths    -    
gw_gao|I_phy1_rxc_c                 gw_gao|I_phy1_rxc_c                 |  4.806       -0.848  |  4.806       3.883  |  No paths    -      |  2.403       1.480
gw_gao|I_phy1_rxc_c                 gw_gao|gao_jtag_tck_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
gw_gao|gao_jtag_tck_inferred_clock  System                              |  6.231       0.640   |  No paths    -      |  No paths    -      |  No paths    -    
gw_gao|gao_jtag_tck_inferred_clock  gw_gao|I_phy1_rxc_c                 |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
gw_gao|gao_jtag_tck_inferred_clock  gw_gao|gao_jtag_tck_inferred_clock  |  6.231       -1.100  |  6.231       5.308  |  No paths    -      |  3.115       0.977
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: gw_gao|I_phy1_rxc_c
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                       Arrival           
Instance                                        Reference               Type      Pin     Net                                  Time        Slack 
                                                Clock                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------
u_la0_top.triger_level_cnt[0]                   gw_gao|I_phy1_rxc_c     DFFC      Q       triger_level_cnt[0]                  0.267       -0.848
u_la0_top.capture_window_sel[1]                 gw_gao|I_phy1_rxc_c     DFFC      Q       capture_window_sel[1]                0.267       -0.832
u_la0_top.internal_reg_force_triger_syn[1]      gw_gao|I_phy1_rxc_c     DFFC      Q       internal_reg_force_triger_syn[1]     0.267       -0.825
u_la0_top.capture_window_sel[0]                 gw_gao|I_phy1_rxc_c     DFFC      Q       capture_window_sel[0]                0.267       -0.809
u_la0_top.triger_level_cnt[3]                   gw_gao|I_phy1_rxc_c     DFFC      Q       triger_level_cnt[3]                  0.267       -0.799
u_la0_top.triger_level_cnt[2]                   gw_gao|I_phy1_rxc_c     DFFC      Q       triger_level_cnt[2]                  0.267       -0.776
u_la0_top.triger_level_cnt[1]                   gw_gao|I_phy1_rxc_c     DFFC      Q       triger_level_cnt[1]                  0.267       -0.729
u_la0_top.genblk1\.u_ao_match_0.match_sep       gw_gao|I_phy1_rxc_c     DFFC      Q       match                                0.267       -0.226
u_la0_top.u_ao_mem_ctrl.capture_mem_addr[1]     gw_gao|I_phy1_rxc_c     DFFCE     Q       capture_mem_addr[1]                  0.267       0.019 
u_la0_top.capture_window_sel[2]                 gw_gao|I_phy1_rxc_c     DFFC      Q       capture_window_sel[2]                0.267       0.040 
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                             Required           
Instance                                        Reference               Type      Pin     Net                        Time         Slack 
                                                Clock                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------
u_la0_top.u_ao_mem_ctrl.capture_mem_wr          gw_gao|I_phy1_rxc_c     DFFCE     CE      g0_3                       4.738        -0.848
u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en         gw_gao|I_phy1_rxc_c     DFFCE     CE      g0_0_0                     4.738        -0.848
u_la0_top.triger_level_cnt[2]                   gw_gao|I_phy1_rxc_c     DFFC      D       triger_level_cnt_4[2]      4.738        -0.368
u_la0_top.triger_level_cnt[3]                   gw_gao|I_phy1_rxc_c     DFFC      D       triger_level_cnt_4[3]      4.738        -0.249
u_la0_top.triger_level_cnt[1]                   gw_gao|I_phy1_rxc_c     DFFC      D       triger_level_cnt_4[1]      4.738        -0.149
u_la0_top.trigger_seq_start                     gw_gao|I_phy1_rxc_c     DFFCE     CE      un2_start_reg              4.738        -0.102
u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en         gw_gao|I_phy1_rxc_c     DFFCE     D       mem_addr_inc_en7           4.738        -0.022
u_la0_top.u_ao_mem_ctrl.capture_loop            gw_gao|I_phy1_rxc_c     DFFCE     CE      un1_mem_addr_inc_en6       4.738        0.019 
u_la0_top.u_ao_mem_ctrl.capture_mem_addr[0]     gw_gao|I_phy1_rxc_c     DFFCE     D       capture_mem_addr_lm[0]     4.738        0.019 
u_la0_top.u_ao_mem_ctrl.capture_mem_addr[1]     gw_gao|I_phy1_rxc_c     DFFCE     D       capture_mem_addr_lm[1]     4.738        0.019 
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.806
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.738

    - Propagation time:                      5.586
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.848

    Number of logic level(s):                5
    Starting point:                          u_la0_top.triger_level_cnt[0] / Q
    Ending point:                            u_la0_top.u_ao_mem_ctrl.capture_mem_wr / CE
    The start point is clocked by            gw_gao|I_phy1_rxc_c [rising] on pin CLK
    The end   point is clocked by            gw_gao|I_phy1_rxc_c [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
u_la0_top.triger_level_cnt[0]              DFFC      Q        Out     0.267     0.267       -         
triger_level_cnt[0]                        Net       -        -       0.589     -           6         
u_la0_top.un1_match_final_3_x              LUT3      I1       In      -         0.856       -         
u_la0_top.un1_match_final_3_x              LUT3      F        Out     0.627     1.483       -         
un1_match_final_3_x                        Net       -        -       0.441     -           1         
u_la0_top.triger_level_cnt_0_sqmuxa_1      LUT4      I0       In      -         1.924       -         
u_la0_top.triger_level_cnt_0_sqmuxa_1      LUT4      F        Out     0.604     2.528       -         
triger_level_cnt_0_sqmuxa_1                Net       -        -       0.441     -           1         
u_la0_top.triger_level_cnt_0_sqmuxa        LUT4      I2       In      -         2.969       -         
u_la0_top.triger_level_cnt_0_sqmuxa        LUT4      F        Out     0.508     3.478       -         
triger_level_cnt_0_sqmuxa                  Net       -        -       0.656     -           15        
u_la0_top.u_ao_mem_ctrl.g0_0_1             LUT4      I3       In      -         4.133       -         
u_la0_top.u_ao_mem_ctrl.g0_0_1             LUT4      F        Out     0.408     4.541       -         
g0_0_1                                     Net       -        -       0.441     -           1         
u_la0_top.u_ao_mem_ctrl.g0_3               LUT4      I0       In      -         4.982       -         
u_la0_top.u_ao_mem_ctrl.g0_3               LUT4      F        Out     0.604     5.586       -         
g0_3                                       Net       -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_mem_wr     DFFCE     CE       In      -         5.586       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.654 is 3.086(54.6%) logic and 2.568(45.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.806
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.738

    - Propagation time:                      5.586
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.848

    Number of logic level(s):                5
    Starting point:                          u_la0_top.triger_level_cnt[0] / Q
    Ending point:                            u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en / CE
    The start point is clocked by            gw_gao|I_phy1_rxc_c [rising] on pin CLK
    The end   point is clocked by            gw_gao|I_phy1_rxc_c [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                        Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
u_la0_top.triger_level_cnt[0]               DFFC      Q        Out     0.267     0.267       -         
triger_level_cnt[0]                         Net       -        -       0.589     -           6         
u_la0_top.un1_match_final_3_x               LUT3      I1       In      -         0.856       -         
u_la0_top.un1_match_final_3_x               LUT3      F        Out     0.627     1.483       -         
un1_match_final_3_x                         Net       -        -       0.441     -           1         
u_la0_top.triger_level_cnt_0_sqmuxa_1       LUT4      I0       In      -         1.924       -         
u_la0_top.triger_level_cnt_0_sqmuxa_1       LUT4      F        Out     0.604     2.528       -         
triger_level_cnt_0_sqmuxa_1                 Net       -        -       0.441     -           1         
u_la0_top.triger_level_cnt_0_sqmuxa         LUT4      I2       In      -         2.969       -         
u_la0_top.triger_level_cnt_0_sqmuxa         LUT4      F        Out     0.508     3.478       -         
triger_level_cnt_0_sqmuxa                   Net       -        -       0.656     -           15        
u_la0_top.u_ao_mem_ctrl.g0_2                LUT4      I3       In      -         4.133       -         
u_la0_top.u_ao_mem_ctrl.g0_2                LUT4      F        Out     0.408     4.541       -         
g0_0                                        Net       -        -       0.441     -           1         
u_la0_top.u_ao_mem_ctrl.g0_0                LUT4      I0       In      -         4.982       -         
u_la0_top.u_ao_mem_ctrl.g0_0                LUT4      F        Out     0.604     5.586       -         
g0_0_0                                      Net       -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en     DFFCE     CE       In      -         5.586       -         
=======================================================================================================
Total path delay (propagation time + setup) of 5.654 is 3.086(54.6%) logic and 2.568(45.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.806
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.738

    - Propagation time:                      5.571
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.832

    Number of logic level(s):                5
    Starting point:                          u_la0_top.capture_window_sel[1] / Q
    Ending point:                            u_la0_top.u_ao_mem_ctrl.capture_mem_wr / CE
    The start point is clocked by            gw_gao|I_phy1_rxc_c [rising] on pin CLK
    The end   point is clocked by            gw_gao|I_phy1_rxc_c [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
u_la0_top.capture_window_sel[1]            DFFC      Q        Out     0.267     0.267       -         
capture_window_sel[1]                      Net       -        -       0.589     -           5         
u_la0_top.un6_start_reg_c2                 LUT4      I1       In      -         0.856       -         
u_la0_top.un6_start_reg_c2                 LUT4      F        Out     0.627     1.483       -         
un6_start_reg_c2                           Net       -        -       0.441     -           1         
u_la0_top.un6_start_reg_ac0_5_0            LUT4      I3       In      -         1.924       -         
u_la0_top.un6_start_reg_ac0_5_0            LUT4      F        Out     0.408     2.332       -         
un6_start_reg_ac0_5_0                      Net       -        -       0.589     -           3         
u_la0_top.start_reg                        LUT3      I2       In      -         2.921       -         
u_la0_top.start_reg                        LUT3      F        Out     0.508     3.429       -         
start_reg                                  Net       -        -       0.589     -           3         
u_la0_top.u_ao_mem_ctrl.g0_0_1             LUT4      I2       In      -         4.017       -         
u_la0_top.u_ao_mem_ctrl.g0_0_1             LUT4      F        Out     0.508     4.526       -         
g0_0_1                                     Net       -        -       0.441     -           1         
u_la0_top.u_ao_mem_ctrl.g0_3               LUT4      I0       In      -         4.967       -         
u_la0_top.u_ao_mem_ctrl.g0_3               LUT4      F        Out     0.604     5.571       -         
g0_3                                       Net       -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_mem_wr     DFFCE     CE       In      -         5.571       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.638 is 2.990(53.0%) logic and 2.648(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.806
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.738

    - Propagation time:                      5.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.825

    Number of logic level(s):                5
    Starting point:                          u_la0_top.internal_reg_force_triger_syn[1] / Q
    Ending point:                            u_la0_top.u_ao_mem_ctrl.capture_mem_wr / CE
    The start point is clocked by            gw_gao|I_phy1_rxc_c [rising] on pin CLK
    The end   point is clocked by            gw_gao|I_phy1_rxc_c [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
u_la0_top.internal_reg_force_triger_syn[1]     DFFC      Q        Out     0.267     0.267       -         
internal_reg_force_triger_syn[1]               Net       -        -       0.589     -           2         
u_la0_top.un1_match_final_3_x                  LUT3      I0       In      -         0.856       -         
u_la0_top.un1_match_final_3_x                  LUT3      F        Out     0.604     1.460       -         
un1_match_final_3_x                            Net       -        -       0.441     -           1         
u_la0_top.triger_level_cnt_0_sqmuxa_1          LUT4      I0       In      -         1.901       -         
u_la0_top.triger_level_cnt_0_sqmuxa_1          LUT4      F        Out     0.604     2.505       -         
triger_level_cnt_0_sqmuxa_1                    Net       -        -       0.441     -           1         
u_la0_top.triger_level_cnt_0_sqmuxa            LUT4      I2       In      -         2.946       -         
u_la0_top.triger_level_cnt_0_sqmuxa            LUT4      F        Out     0.508     3.454       -         
triger_level_cnt_0_sqmuxa                      Net       -        -       0.656     -           15        
u_la0_top.u_ao_mem_ctrl.g0_0_1                 LUT4      I3       In      -         4.110       -         
u_la0_top.u_ao_mem_ctrl.g0_0_1                 LUT4      F        Out     0.408     4.518       -         
g0_0_1                                         Net       -        -       0.441     -           1         
u_la0_top.u_ao_mem_ctrl.g0_3                   LUT4      I0       In      -         4.959       -         
u_la0_top.u_ao_mem_ctrl.g0_3                   LUT4      F        Out     0.604     5.563       -         
g0_3                                           Net       -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.capture_mem_wr         DFFCE     CE       In      -         5.563       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.630 is 3.062(54.4%) logic and 2.568(45.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.806
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.738

    - Propagation time:                      5.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.825

    Number of logic level(s):                5
    Starting point:                          u_la0_top.internal_reg_force_triger_syn[1] / Q
    Ending point:                            u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en / CE
    The start point is clocked by            gw_gao|I_phy1_rxc_c [rising] on pin CLK
    The end   point is clocked by            gw_gao|I_phy1_rxc_c [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                           Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
u_la0_top.internal_reg_force_triger_syn[1]     DFFC      Q        Out     0.267     0.267       -         
internal_reg_force_triger_syn[1]               Net       -        -       0.589     -           2         
u_la0_top.un1_match_final_3_x                  LUT3      I0       In      -         0.856       -         
u_la0_top.un1_match_final_3_x                  LUT3      F        Out     0.604     1.460       -         
un1_match_final_3_x                            Net       -        -       0.441     -           1         
u_la0_top.triger_level_cnt_0_sqmuxa_1          LUT4      I0       In      -         1.901       -         
u_la0_top.triger_level_cnt_0_sqmuxa_1          LUT4      F        Out     0.604     2.505       -         
triger_level_cnt_0_sqmuxa_1                    Net       -        -       0.441     -           1         
u_la0_top.triger_level_cnt_0_sqmuxa            LUT4      I2       In      -         2.946       -         
u_la0_top.triger_level_cnt_0_sqmuxa            LUT4      F        Out     0.508     3.454       -         
triger_level_cnt_0_sqmuxa                      Net       -        -       0.656     -           15        
u_la0_top.u_ao_mem_ctrl.g0_2                   LUT4      I3       In      -         4.110       -         
u_la0_top.u_ao_mem_ctrl.g0_2                   LUT4      F        Out     0.408     4.518       -         
g0_0                                           Net       -        -       0.441     -           1         
u_la0_top.u_ao_mem_ctrl.g0_0                   LUT4      I0       In      -         4.959       -         
u_la0_top.u_ao_mem_ctrl.g0_0                   LUT4      F        Out     0.604     5.563       -         
g0_0_0                                         Net       -        -       0.000     -           1         
u_la0_top.u_ao_mem_ctrl.mem_addr_inc_en        DFFCE     CE       In      -         5.563       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.630 is 3.062(54.4%) logic and 2.568(45.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: gw_gao|gao_jtag_tck_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                                  Arrival           
Instance                                   Reference                              Type      Pin     Net                              Time        Slack 
                                           Clock                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------
u_icon_top.module_id_reg[1]                gw_gao|gao_jtag_tck_inferred_clock     DFFCE     Q       module_id_reg[1]                 0.267       -1.100
u_icon_top.module_id_reg[0]                gw_gao|gao_jtag_tck_inferred_clock     DFFCE     Q       module_id_reg[0]                 0.267       -1.077
u_la0_top.data_register[32]                gw_gao|gao_jtag_tck_inferred_clock     DFFCE     Q       data_register[32]                0.267       -1.012
u_icon_top.module_id_reg[2]                gw_gao|gao_jtag_tck_inferred_clock     DFFCE     Q       module_id_reg[2]                 0.267       -0.981
u_la0_top.data_register[33]                gw_gao|gao_jtag_tck_inferred_clock     DFFCE     Q       data_register[33]                0.267       -0.894
u_icon_top.module_id_reg[3]                gw_gao|gao_jtag_tck_inferred_clock     DFFCE     Q       module_id_reg[3]                 0.267       -0.881
u_la0_top.data_register_fast[36]           gw_gao|gao_jtag_tck_inferred_clock     DFFCE     Q       data_register_fast[36]           0.267       -0.794
u_la0_top.bit_count[3]                     gw_gao|gao_jtag_tck_inferred_clock     DFFC      Q       bit_count[3]                     0.267       -0.751
u_la0_top.bit_count[2]                     gw_gao|gao_jtag_tck_inferred_clock     DFFC      Q       bit_count[2]                     0.267       -0.728
u_la0_top.internal_register_select[13]     gw_gao|gao_jtag_tck_inferred_clock     DFFCE     Q       internal_register_select[13]     0.267       -0.664
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                                             Required           
Instance                            Reference                              Type      Pin     Net                         Time         Slack 
                                    Clock                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------
u_la0_top.bit_count[0]              gw_gao|gao_jtag_tck_inferred_clock     DFFC      D       bit_count_3[0]              6.164        -1.100
u_la0_top.bit_count[2]              gw_gao|gao_jtag_tck_inferred_clock     DFFC      D       bit_count_3[2]              6.164        -1.100
u_la0_top.bit_count[3]              gw_gao|gao_jtag_tck_inferred_clock     DFFC      D       bit_count_3[3]              6.164        -1.100
u_la0_top.bit_count[1]              gw_gao|gao_jtag_tck_inferred_clock     DFFC      D       bit_count_3[1]              6.164        -1.000
u_la0_top.data_out_shift_reg[4]     gw_gao|gao_jtag_tck_inferred_clock     DFFCE     D       data_out_shift_reg_4[4]     6.164        -0.832
u_la0_top.data_out_shift_reg[5]     gw_gao|gao_jtag_tck_inferred_clock     DFFCE     D       data_out_shift_reg_4[5]     6.164        -0.832
u_la0_top.data_out_shift_reg[0]     gw_gao|gao_jtag_tck_inferred_clock     DFFCE     D       data_out_shift_reg_4[0]     6.164        -0.664
u_la0_top.word_count[0]             gw_gao|gao_jtag_tck_inferred_clock     DFFCE     CE      word_ct_en                  6.164        -0.658
u_la0_top.word_count[1]             gw_gao|gao_jtag_tck_inferred_clock     DFFCE     CE      word_ct_en                  6.164        -0.658
u_la0_top.word_count[2]             gw_gao|gao_jtag_tck_inferred_clock     DFFCE     CE      word_ct_en                  6.164        -0.658
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.231
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.164

    - Propagation time:                      7.263
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.100

    Number of logic level(s):                6
    Starting point:                          u_icon_top.module_id_reg[1] / Q
    Ending point:                            u_la0_top.bit_count[0] / D
    The start point is clocked by            gw_gao|gao_jtag_tck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            gw_gao|gao_jtag_tck_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
u_icon_top.module_id_reg[1]               DFFCE     Q        Out     0.267     0.267       -         
module_id_reg[1]                          Net       -        -       0.589     -           2         
u_icon_top._decfrac0                      LUT4      I1       In      -         0.856       -         
u_icon_top._decfrac0                      LUT4      F        Out     0.627     1.483       -         
control0[6]                               Net       -        -       0.723     -           22        
u_la0_top.module_next_state_0_a4_0[0]     LUT4      I1       In      -         2.205       -         
u_la0_top.module_next_state_0_a4_0[0]     LUT4      F        Out     0.627     2.833       -         
N_310                                     Net       -        -       0.589     -           3         
u_la0_top.module_next_state_0[0]          LUT4      I0       In      -         3.421       -         
u_la0_top.module_next_state_0[0]          LUT4      F        Out     0.604     4.025       -         
module_next_state[0]                      Net       -        -       0.441     -           1         
u_la0_top.bit_ct_rst_0                    LUT4      I2       In      -         4.466       -         
u_la0_top.bit_ct_rst_0                    LUT4      F        Out     0.508     4.974       -         
N_438                                     Net       -        -       0.589     -           2         
u_la0_top.bit_ct_rst_u                    LUT4      I0       In      -         5.563       -         
u_la0_top.bit_ct_rst_u                    LUT4      F        Out     0.604     6.167       -         
bit_ct_rst                                Net       -        -       0.589     -           4         
u_la0_top.bit_count_3[0]                  LUT3      I2       In      -         6.755       -         
u_la0_top.bit_count_3[0]                  LUT3      F        Out     0.508     7.263       -         
bit_count_3[0]                            Net       -        -       0.000     -           1         
u_la0_top.bit_count[0]                    DFFC      D        In      -         7.263       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.331 is 3.813(52.0%) logic and 3.518(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.231
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.164

    - Propagation time:                      7.263
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.100

    Number of logic level(s):                6
    Starting point:                          u_icon_top.module_id_reg[1] / Q
    Ending point:                            u_la0_top.bit_count[3] / D
    The start point is clocked by            gw_gao|gao_jtag_tck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            gw_gao|gao_jtag_tck_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
u_icon_top.module_id_reg[1]               DFFCE     Q        Out     0.267     0.267       -         
module_id_reg[1]                          Net       -        -       0.589     -           2         
u_icon_top._decfrac0                      LUT4      I1       In      -         0.856       -         
u_icon_top._decfrac0                      LUT4      F        Out     0.627     1.483       -         
control0[6]                               Net       -        -       0.723     -           22        
u_la0_top.module_next_state_0_a4_0[0]     LUT4      I1       In      -         2.205       -         
u_la0_top.module_next_state_0_a4_0[0]     LUT4      F        Out     0.627     2.833       -         
N_310                                     Net       -        -       0.589     -           3         
u_la0_top.module_next_state_0[0]          LUT4      I0       In      -         3.421       -         
u_la0_top.module_next_state_0[0]          LUT4      F        Out     0.604     4.025       -         
module_next_state[0]                      Net       -        -       0.441     -           1         
u_la0_top.bit_ct_rst_0                    LUT4      I2       In      -         4.466       -         
u_la0_top.bit_ct_rst_0                    LUT4      F        Out     0.508     4.974       -         
N_438                                     Net       -        -       0.589     -           2         
u_la0_top.bit_ct_rst_u                    LUT4      I0       In      -         5.563       -         
u_la0_top.bit_ct_rst_u                    LUT4      F        Out     0.604     6.167       -         
bit_ct_rst                                Net       -        -       0.589     -           4         
u_la0_top.bit_count_3[3]                  LUT4      I2       In      -         6.755       -         
u_la0_top.bit_count_3[3]                  LUT4      F        Out     0.508     7.263       -         
bit_count_3[3]                            Net       -        -       0.000     -           1         
u_la0_top.bit_count[3]                    DFFC      D        In      -         7.263       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.331 is 3.813(52.0%) logic and 3.518(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.231
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.164

    - Propagation time:                      7.263
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.100

    Number of logic level(s):                6
    Starting point:                          u_icon_top.module_id_reg[1] / Q
    Ending point:                            u_la0_top.bit_count[2] / D
    The start point is clocked by            gw_gao|gao_jtag_tck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            gw_gao|gao_jtag_tck_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
u_icon_top.module_id_reg[1]               DFFCE     Q        Out     0.267     0.267       -         
module_id_reg[1]                          Net       -        -       0.589     -           2         
u_icon_top._decfrac0                      LUT4      I1       In      -         0.856       -         
u_icon_top._decfrac0                      LUT4      F        Out     0.627     1.483       -         
control0[6]                               Net       -        -       0.723     -           22        
u_la0_top.module_next_state_0_a4_0[0]     LUT4      I1       In      -         2.205       -         
u_la0_top.module_next_state_0_a4_0[0]     LUT4      F        Out     0.627     2.833       -         
N_310                                     Net       -        -       0.589     -           3         
u_la0_top.module_next_state_0[0]          LUT4      I0       In      -         3.421       -         
u_la0_top.module_next_state_0[0]          LUT4      F        Out     0.604     4.025       -         
module_next_state[0]                      Net       -        -       0.441     -           1         
u_la0_top.bit_ct_rst_0                    LUT4      I2       In      -         4.466       -         
u_la0_top.bit_ct_rst_0                    LUT4      F        Out     0.508     4.974       -         
N_438                                     Net       -        -       0.589     -           2         
u_la0_top.bit_ct_rst_u                    LUT4      I0       In      -         5.563       -         
u_la0_top.bit_ct_rst_u                    LUT4      F        Out     0.604     6.167       -         
bit_ct_rst                                Net       -        -       0.589     -           4         
u_la0_top.bit_count_3[2]                  LUT4      I2       In      -         6.755       -         
u_la0_top.bit_count_3[2]                  LUT4      F        Out     0.508     7.263       -         
bit_count_3[2]                            Net       -        -       0.000     -           1         
u_la0_top.bit_count[2]                    DFFC      D        In      -         7.263       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.331 is 3.813(52.0%) logic and 3.518(48.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.231
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.164

    - Propagation time:                      7.240
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.077

    Number of logic level(s):                6
    Starting point:                          u_icon_top.module_id_reg[0] / Q
    Ending point:                            u_la0_top.bit_count[0] / D
    The start point is clocked by            gw_gao|gao_jtag_tck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            gw_gao|gao_jtag_tck_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
u_icon_top.module_id_reg[0]               DFFCE     Q        Out     0.267     0.267       -         
module_id_reg[0]                          Net       -        -       0.589     -           2         
u_icon_top._decfrac0                      LUT4      I0       In      -         0.856       -         
u_icon_top._decfrac0                      LUT4      F        Out     0.604     1.460       -         
control0[6]                               Net       -        -       0.723     -           22        
u_la0_top.module_next_state_0_a4_0[0]     LUT4      I1       In      -         2.182       -         
u_la0_top.module_next_state_0_a4_0[0]     LUT4      F        Out     0.627     2.809       -         
N_310                                     Net       -        -       0.589     -           3         
u_la0_top.module_next_state_0[0]          LUT4      I0       In      -         3.398       -         
u_la0_top.module_next_state_0[0]          LUT4      F        Out     0.604     4.002       -         
module_next_state[0]                      Net       -        -       0.441     -           1         
u_la0_top.bit_ct_rst_0                    LUT4      I2       In      -         4.443       -         
u_la0_top.bit_ct_rst_0                    LUT4      F        Out     0.508     4.951       -         
N_438                                     Net       -        -       0.589     -           2         
u_la0_top.bit_ct_rst_u                    LUT4      I0       In      -         5.540       -         
u_la0_top.bit_ct_rst_u                    LUT4      F        Out     0.604     6.144       -         
bit_ct_rst                                Net       -        -       0.589     -           4         
u_la0_top.bit_count_3[0]                  LUT3      I2       In      -         6.732       -         
u_la0_top.bit_count_3[0]                  LUT3      F        Out     0.508     7.240       -         
bit_count_3[0]                            Net       -        -       0.000     -           1         
u_la0_top.bit_count[0]                    DFFC      D        In      -         7.240       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.308 is 3.789(51.9%) logic and 3.518(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.231
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.164

    - Propagation time:                      7.240
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.077

    Number of logic level(s):                6
    Starting point:                          u_icon_top.module_id_reg[0] / Q
    Ending point:                            u_la0_top.bit_count[3] / D
    The start point is clocked by            gw_gao|gao_jtag_tck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            gw_gao|gao_jtag_tck_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                      Type      Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
u_icon_top.module_id_reg[0]               DFFCE     Q        Out     0.267     0.267       -         
module_id_reg[0]                          Net       -        -       0.589     -           2         
u_icon_top._decfrac0                      LUT4      I0       In      -         0.856       -         
u_icon_top._decfrac0                      LUT4      F        Out     0.604     1.460       -         
control0[6]                               Net       -        -       0.723     -           22        
u_la0_top.module_next_state_0_a4_0[0]     LUT4      I1       In      -         2.182       -         
u_la0_top.module_next_state_0_a4_0[0]     LUT4      F        Out     0.627     2.809       -         
N_310                                     Net       -        -       0.589     -           3         
u_la0_top.module_next_state_0[0]          LUT4      I0       In      -         3.398       -         
u_la0_top.module_next_state_0[0]          LUT4      F        Out     0.604     4.002       -         
module_next_state[0]                      Net       -        -       0.441     -           1         
u_la0_top.bit_ct_rst_0                    LUT4      I2       In      -         4.443       -         
u_la0_top.bit_ct_rst_0                    LUT4      F        Out     0.508     4.951       -         
N_438                                     Net       -        -       0.589     -           2         
u_la0_top.bit_ct_rst_u                    LUT4      I0       In      -         5.540       -         
u_la0_top.bit_ct_rst_u                    LUT4      F        Out     0.604     6.144       -         
bit_ct_rst                                Net       -        -       0.589     -           4         
u_la0_top.bit_count_3[3]                  LUT4      I2       In      -         6.732       -         
u_la0_top.bit_count_3[3]                  LUT4      F        Out     0.508     7.240       -         
bit_count_3[3]                            Net       -        -       0.000     -           1         
u_la0_top.bit_count[3]                    DFFC      D        In      -         7.240       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.308 is 3.789(51.9%) logic and 3.518(48.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                                    Arrival           
Instance                                           Reference     Type        Pin                       Net                     Time        Slack 
                                                   Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------
u_gw_jtag                                          System        GW_JTAG     update_dr_o               update_dr               0.000       -0.856
u_gw_jtag                                          System        GW_JTAG     shift_dr_capture_dr_o     shift_dr_capture_dr     0.000       -0.399
u_la0_top.u_ao_mem_ctrl.capture_mem_wr_RNIQKR6     System        INV         O                         capture_end             0.000       2.449 
u_gw_jtag                                          System        GW_JTAG     test_logic_reset_o        gao_jtag_reset          0.000       3.099 
u_la0_top.address_counter_cry_0_RNO[0]             System        INV         O                         address_counter         0.000       4.123 
u_icon_top.rst_i_RNI1PSF                           System        INV         O                         control0[1]             0.000       5.575 
u_gw_jtag                                          System        GW_JTAG     enable_er1_o              enable_er1              0.000       5.575 
u_gw_jtag                                          System        GW_JTAG     tdi_o                     gao_jtag_tdi            0.000       5.575 
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                            Required           
Instance                            Reference     Type        Pin           Net                         Time         Slack 
                                    Clock                                                                                  
---------------------------------------------------------------------------------------------------------------------------
u_la0_top.bit_count[0]              System        DFFC        D             bit_count_3[0]              6.164        -0.856
u_la0_top.bit_count[2]              System        DFFC        D             bit_count_3[2]              6.164        -0.856
u_la0_top.bit_count[3]              System        DFFC        D             bit_count_3[3]              6.164        -0.856
u_la0_top.bit_count[1]              System        DFFC        D             bit_count_3[1]              6.164        -0.756
u_la0_top.data_out_shift_reg[4]     System        DFFCE       D             data_out_shift_reg_4[4]     6.164        -0.676
u_la0_top.data_out_shift_reg[5]     System        DFFCE       D             data_out_shift_reg_4[5]     6.164        -0.676
u_gw_jtag                           System        GW_JTAG     tdo_er1_i     tdo_er1                     3.688        -0.651
u_la0_top.word_count[0]             System        DFFCE       CE            word_ct_en                  6.164        -0.415
u_la0_top.word_count[1]             System        DFFCE       CE            word_ct_en                  6.164        -0.415
u_la0_top.word_count[2]             System        DFFCE       CE            word_ct_en                  6.164        -0.415
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.231
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.164

    - Propagation time:                      7.020
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.856

    Number of logic level(s):                6
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.bit_count[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|gao_jtag_tck_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin             Pin               Arrival     No. of    
Name                                    Type        Name            Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
u_gw_jtag                               GW_JTAG     update_dr_o     Out     0.000     0.000       -         
update_dr                               Net         -               -       0.723     -           21        
u_la0_top.un1_control_3_s_sx            LUT4        I0              In      -         0.723       -         
u_la0_top.un1_control_3_s_sx            LUT4        F               Out     0.604     1.327       -         
un1_control_3_s_sx                      Net         -               -       0.589     -           2         
u_la0_top.un1_control_3_s               LUT2        I1              In      -         1.915       -         
u_la0_top.un1_control_3_s               LUT2        F               Out     0.627     2.542       -         
un1_control_3_out                       Net         -               -       0.589     -           4         
u_la0_top.module_state_ns_i_a2_0[5]     LUT4        I3              In      -         3.131       -         
u_la0_top.module_state_ns_i_a2_0[5]     LUT4        F               Out     0.408     3.539       -         
N_316                                   Net         -               -       0.589     -           3         
u_la0_top.bit_ct_rst_0                  LUT4        I0              In      -         4.127       -         
u_la0_top.bit_ct_rst_0                  LUT4        F               Out     0.604     4.731       -         
N_438                                   Net         -               -       0.589     -           2         
u_la0_top.bit_ct_rst_u                  LUT4        I0              In      -         5.320       -         
u_la0_top.bit_ct_rst_u                  LUT4        F               Out     0.604     5.923       -         
bit_ct_rst                              Net         -               -       0.589     -           4         
u_la0_top.bit_count_3[0]                LUT3        I2              In      -         6.512       -         
u_la0_top.bit_count_3[0]                LUT3        F               Out     0.508     7.020       -         
bit_count_3[0]                          Net         -               -       0.000     -           1         
u_la0_top.bit_count[0]                  DFFC        D               In      -         7.020       -         
============================================================================================================
Total path delay (propagation time + setup) of 7.087 is 3.422(48.3%) logic and 3.665(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.231
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.164

    - Propagation time:                      7.020
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.856

    Number of logic level(s):                6
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.bit_count[3] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|gao_jtag_tck_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin             Pin               Arrival     No. of    
Name                                    Type        Name            Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
u_gw_jtag                               GW_JTAG     update_dr_o     Out     0.000     0.000       -         
update_dr                               Net         -               -       0.723     -           21        
u_la0_top.un1_control_3_s_sx            LUT4        I0              In      -         0.723       -         
u_la0_top.un1_control_3_s_sx            LUT4        F               Out     0.604     1.327       -         
un1_control_3_s_sx                      Net         -               -       0.589     -           2         
u_la0_top.un1_control_3_s               LUT2        I1              In      -         1.915       -         
u_la0_top.un1_control_3_s               LUT2        F               Out     0.627     2.542       -         
un1_control_3_out                       Net         -               -       0.589     -           4         
u_la0_top.module_state_ns_i_a2_0[5]     LUT4        I3              In      -         3.131       -         
u_la0_top.module_state_ns_i_a2_0[5]     LUT4        F               Out     0.408     3.539       -         
N_316                                   Net         -               -       0.589     -           3         
u_la0_top.bit_ct_rst_0                  LUT4        I0              In      -         4.127       -         
u_la0_top.bit_ct_rst_0                  LUT4        F               Out     0.604     4.731       -         
N_438                                   Net         -               -       0.589     -           2         
u_la0_top.bit_ct_rst_u                  LUT4        I0              In      -         5.320       -         
u_la0_top.bit_ct_rst_u                  LUT4        F               Out     0.604     5.923       -         
bit_ct_rst                              Net         -               -       0.589     -           4         
u_la0_top.bit_count_3[3]                LUT4        I2              In      -         6.512       -         
u_la0_top.bit_count_3[3]                LUT4        F               Out     0.508     7.020       -         
bit_count_3[3]                          Net         -               -       0.000     -           1         
u_la0_top.bit_count[3]                  DFFC        D               In      -         7.020       -         
============================================================================================================
Total path delay (propagation time + setup) of 7.087 is 3.422(48.3%) logic and 3.665(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.231
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.164

    - Propagation time:                      7.020
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.856

    Number of logic level(s):                6
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.bit_count[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|gao_jtag_tck_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin             Pin               Arrival     No. of    
Name                                    Type        Name            Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
u_gw_jtag                               GW_JTAG     update_dr_o     Out     0.000     0.000       -         
update_dr                               Net         -               -       0.723     -           21        
u_la0_top.un1_control_3_s_sx            LUT4        I0              In      -         0.723       -         
u_la0_top.un1_control_3_s_sx            LUT4        F               Out     0.604     1.327       -         
un1_control_3_s_sx                      Net         -               -       0.589     -           2         
u_la0_top.un1_control_3_s               LUT2        I1              In      -         1.915       -         
u_la0_top.un1_control_3_s               LUT2        F               Out     0.627     2.542       -         
un1_control_3_out                       Net         -               -       0.589     -           4         
u_la0_top.module_state_ns_i_a2_0[5]     LUT4        I3              In      -         3.131       -         
u_la0_top.module_state_ns_i_a2_0[5]     LUT4        F               Out     0.408     3.539       -         
N_316                                   Net         -               -       0.589     -           3         
u_la0_top.bit_ct_rst_0                  LUT4        I0              In      -         4.127       -         
u_la0_top.bit_ct_rst_0                  LUT4        F               Out     0.604     4.731       -         
N_438                                   Net         -               -       0.589     -           2         
u_la0_top.bit_ct_rst_u                  LUT4        I0              In      -         5.320       -         
u_la0_top.bit_ct_rst_u                  LUT4        F               Out     0.604     5.923       -         
bit_ct_rst                              Net         -               -       0.589     -           4         
u_la0_top.bit_count_3[2]                LUT4        I2              In      -         6.512       -         
u_la0_top.bit_count_3[2]                LUT4        F               Out     0.508     7.020       -         
bit_count_3[2]                          Net         -               -       0.000     -           1         
u_la0_top.bit_count[2]                  DFFC        D               In      -         7.020       -         
============================================================================================================
Total path delay (propagation time + setup) of 7.087 is 3.422(48.3%) logic and 3.665(51.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.231
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.164

    - Propagation time:                      6.920
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.756

    Number of logic level(s):                6
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.bit_count[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|gao_jtag_tck_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin             Pin               Arrival     No. of    
Name                                    Type        Name            Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
u_gw_jtag                               GW_JTAG     update_dr_o     Out     0.000     0.000       -         
update_dr                               Net         -               -       0.723     -           21        
u_la0_top.un1_control_3_s_sx            LUT4        I0              In      -         0.723       -         
u_la0_top.un1_control_3_s_sx            LUT4        F               Out     0.604     1.327       -         
un1_control_3_s_sx                      Net         -               -       0.589     -           2         
u_la0_top.un1_control_3_s               LUT2        I1              In      -         1.915       -         
u_la0_top.un1_control_3_s               LUT2        F               Out     0.627     2.542       -         
un1_control_3_out                       Net         -               -       0.589     -           4         
u_la0_top.module_state_ns_i_a2_0[5]     LUT4        I3              In      -         3.131       -         
u_la0_top.module_state_ns_i_a2_0[5]     LUT4        F               Out     0.408     3.539       -         
N_316                                   Net         -               -       0.589     -           3         
u_la0_top.bit_ct_rst_0                  LUT4        I0              In      -         4.127       -         
u_la0_top.bit_ct_rst_0                  LUT4        F               Out     0.604     4.731       -         
N_438                                   Net         -               -       0.589     -           2         
u_la0_top.bit_ct_rst_u                  LUT4        I0              In      -         5.320       -         
u_la0_top.bit_ct_rst_u                  LUT4        F               Out     0.604     5.923       -         
bit_ct_rst                              Net         -               -       0.589     -           4         
u_la0_top.bit_count_3[1]                LUT4        I3              In      -         6.512       -         
u_la0_top.bit_count_3[1]                LUT4        F               Out     0.408     6.920       -         
bit_count_3[1]                          Net         -               -       0.000     -           1         
u_la0_top.bit_count[1]                  DFFC        D               In      -         6.920       -         
============================================================================================================
Total path delay (propagation time + setup) of 6.987 is 3.322(47.5%) logic and 3.665(52.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.231
    - Setup time:                            0.067
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.164

    - Propagation time:                      6.840
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.676

    Number of logic level(s):                6
    Starting point:                          u_gw_jtag / update_dr_o
    Ending point:                            u_la0_top.data_out_shift_reg[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            gw_gao|gao_jtag_tck_inferred_clock [rising] on pin CLK

Instance / Net                                      Pin             Pin               Arrival     No. of    
Name                                    Type        Name            Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
u_gw_jtag                               GW_JTAG     update_dr_o     Out     0.000     0.000       -         
update_dr                               Net         -               -       0.723     -           21        
u_la0_top.un1_control_3_s_sx            LUT4        I0              In      -         0.723       -         
u_la0_top.un1_control_3_s_sx            LUT4        F               Out     0.604     1.327       -         
un1_control_3_s_sx                      Net         -               -       0.589     -           2         
u_la0_top.un1_control_3_s               LUT2        I1              In      -         1.915       -         
u_la0_top.un1_control_3_s               LUT2        F               Out     0.627     2.542       -         
un1_control_3_out                       Net         -               -       0.589     -           4         
u_la0_top.module_state_ns_i_a2_0[5]     LUT4        I3              In      -         3.131       -         
u_la0_top.module_state_ns_i_a2_0[5]     LUT4        F               Out     0.408     3.539       -         
N_316                                   Net         -               -       0.589     -           3         
u_la0_top.out_reg_ld_en                 LUT4        I0              In      -         4.127       -         
u_la0_top.out_reg_ld_en                 LUT4        F               Out     0.604     4.731       -         
out_reg_ld_en                           Net         -               -       0.656     -           16        
u_la0_top.data_out_shift_reg_4_0[4]     LUT4        I3              In      -         5.387       -         
u_la0_top.data_out_shift_reg_4_0[4]     LUT4        F               Out     0.408     5.795       -         
N_382                                   Net         -               -       0.441     -           1         
u_la0_top.data_out_shift_reg_4[4]       LUT3        I0              In      -         6.236       -         
u_la0_top.data_out_shift_reg_4[4]       LUT3        F               Out     0.604     6.840       -         
data_out_shift_reg_4[4]                 Net         -               -       0.000     -           1         
u_la0_top.data_out_shift_reg[4]         DFFCE       D               In      -         6.840       -         
============================================================================================================
Total path delay (propagation time + setup) of 6.907 is 3.322(48.1%) logic and 3.585(51.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 247MB peak: 250MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 247MB peak: 250MB)

---------------------------------------
Resource Usage Report for gw_gao 

Mapping to part: gw2a_18pbga484-7
Cell usage:
ALU             64 uses
DFF             5 uses
DFFC            52 uses
DFFCE           193 uses
DFFNC           4 uses
DFFNP           2 uses
DFFP            5 uses
DFFPE           32 uses
GSR             1 use
GW_JTAG         1 use
INV             3 uses
MUX16           1 use
MUX2_LUT5       5 uses
MUX2_LUT6       2 uses
SDP             1 use
LUT2            66 uses
LUT3            84 uses
LUT4            239 uses

I/O ports: 10
I/O primitives: 4
IBUF           3 uses
OBUF           1 use

I/O Register bits:                  0
Register bits not including I/Os:   293 of 15552 (1%)

RAM/ROM usage summary
Block Rams : 1 of 46 (2%)

Total load per clock:
   gw_gao|I_phy1_rxc_c: 1
   gw_gao|gao_jtag_tck_inferred_clock: 245

@S |Mapping Summary:
Total  LUTs: 389 (1%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 77MB peak: 250MB)

Process took 0h:00m:08s realtime, 0h:00m:07s cputime
# Tue Aug 11 16:27:39 2020

###########################################################]
