# MIPS
MIPS pipeline implementation in Verilog using Xilinx ISE.

![pipeline](https://github.com/bkboggy/MIPS/blob/master/readme_images/pipeline.JPG)
