// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        corrected_frame_i_address0,
        corrected_frame_i_ce0,
        corrected_frame_i_we0,
        corrected_frame_i_d0,
        corrected_frame_q_address0,
        corrected_frame_q_ce0,
        corrected_frame_q_we0,
        corrected_frame_q_d0,
        frame_data_i_address0,
        frame_data_i_ce0,
        frame_data_i_q0,
        frame_data_q_address0,
        frame_data_q_ce0,
        frame_data_q_q0,
        phase_correction_i,
        phase_correction_q,
        grp_fu_814_p_din0,
        grp_fu_814_p_din1,
        grp_fu_814_p_opcode,
        grp_fu_814_p_dout0,
        grp_fu_814_p_ce,
        grp_fu_818_p_din0,
        grp_fu_818_p_din1,
        grp_fu_818_p_opcode,
        grp_fu_818_p_dout0,
        grp_fu_818_p_ce,
        grp_fu_806_p_din0,
        grp_fu_806_p_din1,
        grp_fu_806_p_dout0,
        grp_fu_806_p_ce,
        grp_fu_826_p_din0,
        grp_fu_826_p_din1,
        grp_fu_826_p_dout0,
        grp_fu_826_p_ce,
        grp_fu_834_p_din0,
        grp_fu_834_p_din1,
        grp_fu_834_p_dout0,
        grp_fu_834_p_ce,
        grp_fu_838_p_din0,
        grp_fu_838_p_din1,
        grp_fu_838_p_dout0,
        grp_fu_838_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] corrected_frame_i_address0;
output   corrected_frame_i_ce0;
output   corrected_frame_i_we0;
output  [31:0] corrected_frame_i_d0;
output  [11:0] corrected_frame_q_address0;
output   corrected_frame_q_ce0;
output   corrected_frame_q_we0;
output  [31:0] corrected_frame_q_d0;
output  [11:0] frame_data_i_address0;
output   frame_data_i_ce0;
input  [31:0] frame_data_i_q0;
output  [11:0] frame_data_q_address0;
output   frame_data_q_ce0;
input  [31:0] frame_data_q_q0;
input  [31:0] phase_correction_i;
input  [31:0] phase_correction_q;
output  [31:0] grp_fu_814_p_din0;
output  [31:0] grp_fu_814_p_din1;
output  [0:0] grp_fu_814_p_opcode;
input  [31:0] grp_fu_814_p_dout0;
output   grp_fu_814_p_ce;
output  [31:0] grp_fu_818_p_din0;
output  [31:0] grp_fu_818_p_din1;
output  [0:0] grp_fu_818_p_opcode;
input  [31:0] grp_fu_818_p_dout0;
output   grp_fu_818_p_ce;
output  [31:0] grp_fu_806_p_din0;
output  [31:0] grp_fu_806_p_din1;
input  [31:0] grp_fu_806_p_dout0;
output   grp_fu_806_p_ce;
output  [31:0] grp_fu_826_p_din0;
output  [31:0] grp_fu_826_p_din1;
input  [31:0] grp_fu_826_p_dout0;
output   grp_fu_826_p_ce;
output  [31:0] grp_fu_834_p_din0;
output  [31:0] grp_fu_834_p_din1;
input  [31:0] grp_fu_834_p_dout0;
output   grp_fu_834_p_ce;
output  [31:0] grp_fu_838_p_din0;
output  [31:0] grp_fu_838_p_din1;
input  [31:0] grp_fu_838_p_dout0;
output   grp_fu_838_p_ce;

reg ap_idle;
reg corrected_frame_i_ce0;
reg corrected_frame_i_we0;
reg corrected_frame_q_ce0;
reg corrected_frame_q_we0;
reg frame_data_i_ce0;
reg frame_data_q_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln180_fu_140_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] i_9_cast_fu_152_p1;
reg   [63:0] i_9_cast_reg_186;
reg   [63:0] i_9_cast_reg_186_pp0_iter1_reg;
reg   [63:0] i_9_cast_reg_186_pp0_iter2_reg;
reg   [63:0] i_9_cast_reg_186_pp0_iter3_reg;
reg   [63:0] i_9_cast_reg_186_pp0_iter4_reg;
reg   [63:0] i_9_cast_reg_186_pp0_iter5_reg;
reg   [63:0] i_9_cast_reg_186_pp0_iter6_reg;
reg   [63:0] i_9_cast_reg_186_pp0_iter7_reg;
reg   [63:0] i_9_cast_reg_186_pp0_iter8_reg;
reg   [63:0] i_9_cast_reg_186_pp0_iter9_reg;
reg   [63:0] i_9_cast_reg_186_pp0_iter10_reg;
reg   [31:0] a_q_reg_202;
reg   [31:0] a_i_reg_208;
reg   [31:0] mul_i5_reg_214;
reg   [31:0] mul4_i3_reg_219;
reg   [31:0] mul8_i3_reg_224;
reg   [31:0] mul11_i3_reg_229;
reg   [31:0] sub_i5_reg_234;
reg   [31:0] add_i6_reg_239;
wire    ap_block_pp0_stage0;
reg   [12:0] i_fu_40;
wire   [12:0] add_ln180_fu_146_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_i_5;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_done_reg = 1'b0;
end

qpsk_hls_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln180_fu_140_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_40 <= add_ln180_fu_146_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_40 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_i_reg_208 <= frame_data_i_q0;
        a_q_reg_202 <= frame_data_q_q0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        i_9_cast_reg_186_pp0_iter1_reg[12 : 0] <= i_9_cast_reg_186[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_i6_reg_239 <= grp_fu_818_p_dout0;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        i_9_cast_reg_186_pp0_iter10_reg[12 : 0] <= i_9_cast_reg_186_pp0_iter9_reg[12 : 0];
        i_9_cast_reg_186_pp0_iter2_reg[12 : 0] <= i_9_cast_reg_186_pp0_iter1_reg[12 : 0];
        i_9_cast_reg_186_pp0_iter3_reg[12 : 0] <= i_9_cast_reg_186_pp0_iter2_reg[12 : 0];
        i_9_cast_reg_186_pp0_iter4_reg[12 : 0] <= i_9_cast_reg_186_pp0_iter3_reg[12 : 0];
        i_9_cast_reg_186_pp0_iter5_reg[12 : 0] <= i_9_cast_reg_186_pp0_iter4_reg[12 : 0];
        i_9_cast_reg_186_pp0_iter6_reg[12 : 0] <= i_9_cast_reg_186_pp0_iter5_reg[12 : 0];
        i_9_cast_reg_186_pp0_iter7_reg[12 : 0] <= i_9_cast_reg_186_pp0_iter6_reg[12 : 0];
        i_9_cast_reg_186_pp0_iter8_reg[12 : 0] <= i_9_cast_reg_186_pp0_iter7_reg[12 : 0];
        i_9_cast_reg_186_pp0_iter9_reg[12 : 0] <= i_9_cast_reg_186_pp0_iter8_reg[12 : 0];
        mul11_i3_reg_229 <= grp_fu_838_p_dout0;
        mul4_i3_reg_219 <= grp_fu_826_p_dout0;
        mul8_i3_reg_224 <= grp_fu_834_p_dout0;
        mul_i5_reg_214 <= grp_fu_806_p_dout0;
        sub_i5_reg_234 <= grp_fu_814_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln180_fu_140_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_9_cast_reg_186[12 : 0] <= i_9_cast_fu_152_p1[12 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln180_fu_140_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_5 = 13'd0;
    end else begin
        ap_sig_allocacmp_i_5 = i_fu_40;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        corrected_frame_i_ce0 = 1'b1;
    end else begin
        corrected_frame_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        corrected_frame_i_we0 = 1'b1;
    end else begin
        corrected_frame_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        corrected_frame_q_ce0 = 1'b1;
    end else begin
        corrected_frame_q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        corrected_frame_q_we0 = 1'b1;
    end else begin
        corrected_frame_q_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        frame_data_i_ce0 = 1'b1;
    end else begin
        frame_data_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        frame_data_q_ce0 = 1'b1;
    end else begin
        frame_data_q_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln180_fu_146_p2 = (ap_sig_allocacmp_i_5 + 13'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign corrected_frame_i_address0 = i_9_cast_reg_186_pp0_iter10_reg;

assign corrected_frame_i_d0 = sub_i5_reg_234;

assign corrected_frame_q_address0 = i_9_cast_reg_186_pp0_iter10_reg;

assign corrected_frame_q_d0 = add_i6_reg_239;

assign frame_data_i_address0 = i_9_cast_fu_152_p1;

assign frame_data_q_address0 = i_9_cast_fu_152_p1;

assign grp_fu_806_p_ce = 1'b1;

assign grp_fu_806_p_din0 = a_i_reg_208;

assign grp_fu_806_p_din1 = phase_correction_i;

assign grp_fu_814_p_ce = 1'b1;

assign grp_fu_814_p_din0 = mul_i5_reg_214;

assign grp_fu_814_p_din1 = mul4_i3_reg_219;

assign grp_fu_814_p_opcode = 2'd1;

assign grp_fu_818_p_ce = 1'b1;

assign grp_fu_818_p_din0 = mul8_i3_reg_224;

assign grp_fu_818_p_din1 = mul11_i3_reg_229;

assign grp_fu_818_p_opcode = 2'd0;

assign grp_fu_826_p_ce = 1'b1;

assign grp_fu_826_p_din0 = a_q_reg_202;

assign grp_fu_826_p_din1 = phase_correction_q;

assign grp_fu_834_p_ce = 1'b1;

assign grp_fu_834_p_din0 = a_i_reg_208;

assign grp_fu_834_p_din1 = phase_correction_q;

assign grp_fu_838_p_ce = 1'b1;

assign grp_fu_838_p_din0 = a_q_reg_202;

assign grp_fu_838_p_din1 = phase_correction_i;

assign i_9_cast_fu_152_p1 = ap_sig_allocacmp_i_5;

assign icmp_ln180_fu_140_p2 = ((ap_sig_allocacmp_i_5 == 13'd4096) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    i_9_cast_reg_186[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    i_9_cast_reg_186_pp0_iter1_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    i_9_cast_reg_186_pp0_iter2_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    i_9_cast_reg_186_pp0_iter3_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    i_9_cast_reg_186_pp0_iter4_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    i_9_cast_reg_186_pp0_iter5_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    i_9_cast_reg_186_pp0_iter6_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    i_9_cast_reg_186_pp0_iter7_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    i_9_cast_reg_186_pp0_iter8_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    i_9_cast_reg_186_pp0_iter9_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
    i_9_cast_reg_186_pp0_iter10_reg[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12
