module sign_extend(imm, sign_extended_imm);
input [15:0] imm;
output reg [31:0] sign_extended_imm;
reg sign;
integer i;
always @* begin
sign_extended_imm = imm;
sign = imm[15];
for(i=0;i<16;i=i+1)begin
sign_extended_imm = {sign,sign_extended_imm};
end
end

endmodule