// Seed: 2020223592
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  assign module_1.type_53 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output wand id_2,
    output wand id_3,
    input supply1 id_4,
    output supply1 id_5,
    output tri id_6,
    input uwire id_7,
    input uwire id_8,
    output tri id_9,
    input uwire id_10,
    input uwire id_11,
    output tri1 id_12,
    input wor id_13,
    input tri0 id_14,
    input uwire id_15
    , id_40,
    output uwire id_16,
    input wire id_17,
    input tri0 id_18,
    output wire id_19,
    output tri1 id_20,
    output uwire id_21,
    input tri1 id_22,
    input supply0 id_23,
    output wire id_24,
    input wor id_25,
    input tri0 id_26,
    output wand id_27
    , id_41,
    input supply0 id_28,
    output uwire id_29,
    input wire id_30,
    input wire id_31,
    input supply0 id_32,
    output supply1 id_33,
    input tri0 id_34,
    input wor id_35,
    input supply0 id_36,
    input tri id_37,
    output tri id_38
);
  wire id_42;
  module_0 modCall_1 (
      id_40,
      id_40,
      id_42
  );
endmodule
