#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Sep  5 18:09:35 2019
# Process ID: 10208
# Current directory: C:/Docs/gyro_tester_zedboard_code
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12240 C:\Docs\gyro_tester_zedboard_code\gyro_tester.xpr
# Log file: C:/Docs/gyro_tester_zedboard_code/vivado.log
# Journal file: C:/Docs/gyro_tester_zedboard_code\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Docs/gyro_tester_zedboard_code/gyro_tester.xpr
INFO: [Project 1-313] Project file moved from 'C:/Docs/gyro_tester' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Docs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_2_RxFIFO_0
design_2_TxFIFO_0
design_2_BiDirChannels_0_0

open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 808.543 ; gain = 180.723
update_compile_order -fileset sources_1
open_bd_design {C:/Docs/gyro_tester_zedboard_code/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:axi4_pl_interrupt_generator:1.0 - axi4_pl_interrupt_ge_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:user:axis_stream_fifo:1.0 - RxFIFO
Adding cell -- xilinx.com:user:axis_stream_fifo:1.0 - TxFIFO
Adding cell -- xilinx.com:user:axi4_pl_SPI_ip:1.0 - SPI_ip_0
Adding cell -- xilinx.com:user:BiDirChannels:1.0 - BiDirChannels_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_2> from BD file <C:/Docs/gyro_tester_zedboard_code/gyro_tester.srcs/sources_1/bd/design_2/design_2.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 928.176 ; gain = 114.430
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep  6 20:47:31 2019...
