#ifndefSTM32_HAL_LEGACY#defineSTM32_HAL_LEGACY#ifdef__cplusplusextern"C"{#endif#defineAES_FLAG_RDERRCRYP_FLAG_RDERR#defineAES_FLAG_WRERRCRYP_FLAG_WRERR#defineAES_CLEARFLAG_CCFCRYP_CLEARFLAG_CCF#defineAES_CLEARFLAG_RDERRCRYP_CLEARFLAG_RDERR#defineAES_CLEARFLAG_WRERRCRYP_CLEARFLAG_WRERR#ifdefined(STM32H7)||defined(STM32MP1)#defineCRYP_DATATYPE_32BCRYP_NO_SWAP#defineCRYP_DATATYPE_16BCRYP_HALFWORD_SWAP#defineCRYP_DATATYPE_8BCRYP_BYTE_SWAP#defineCRYP_DATATYPE_1BCRYP_BIT_SWAP#endif#defineADC_RESOLUTION12bADC_RESOLUTION_12B#defineADC_RESOLUTION10bADC_RESOLUTION_10B#defineADC_RESOLUTION8bADC_RESOLUTION_8B#defineADC_RESOLUTION6bADC_RESOLUTION_6B#defineOVR_DATA_OVERWRITTENADC_OVR_DATA_OVERWRITTEN#defineOVR_DATA_PRESERVEDADC_OVR_DATA_PRESERVED#defineEOC_SINGLE_CONVADC_EOC_SINGLE_CONV#defineEOC_SEQ_CONVADC_EOC_SEQ_CONV#defineEOC_SINGLE_SEQ_CONVADC_EOC_SINGLE_SEQ_CONV#defineREGULAR_GROUPADC_REGULAR_GROUP#defineINJECTED_GROUPADC_INJECTED_GROUP#defineREGULAR_INJECTED_GROUPADC_REGULAR_INJECTED_GROUP#defineAWD_EVENTADC_AWD_EVENT#defineAWD1_EVENTADC_AWD1_EVENT#defineAWD2_EVENTADC_AWD2_EVENT#defineAWD3_EVENTADC_AWD3_EVENT#defineOVR_EVENTADC_OVR_EVENT#defineJQOVF_EVENTADC_JQOVF_EVENT#defineALL_CHANNELSADC_ALL_CHANNELS#defineREGULAR_CHANNELSADC_REGULAR_CHANNELS#defineINJECTED_CHANNELSADC_INJECTED_CHANNELS#defineSYSCFG_FLAG_SENSOR_ADCADC_FLAG_SENSOR#defineSYSCFG_FLAG_VREF_ADCADC_FLAG_VREFINT#defineADC_CLOCKPRESCALER_PCLK_DIV1ADC_CLOCK_SYNC_PCLK_DIV1#defineADC_CLOCKPRESCALER_PCLK_DIV2ADC_CLOCK_SYNC_PCLK_DIV2#defineADC_CLOCKPRESCALER_PCLK_DIV4ADC_CLOCK_SYNC_PCLK_DIV4#defineADC_CLOCKPRESCALER_PCLK_DIV6ADC_CLOCK_SYNC_PCLK_DIV6#defineADC_CLOCKPRESCALER_PCLK_DIV8ADC_CLOCK_SYNC_PCLK_DIV8#defineADC_EXTERNALTRIG0_T6_TRGOADC_EXTERNALTRIGCONV_T6_TRGO#defineADC_EXTERNALTRIG1_T21_CC2ADC_EXTERNALTRIGCONV_T21_CC2#defineADC_EXTERNALTRIG2_T2_TRGOADC_EXTERNALTRIGCONV_T2_TRGO#defineADC_EXTERNALTRIG3_T2_CC4ADC_EXTERNALTRIGCONV_T2_CC4#defineADC_EXTERNALTRIG4_T22_TRGOADC_EXTERNALTRIGCONV_T22_TRGO#defineADC_EXTERNALTRIG7_EXT_IT11ADC_EXTERNALTRIGCONV_EXT_IT11#defineADC_CLOCK_ASYNCADC_CLOCK_ASYNC_DIV1#defineADC_EXTERNALTRIG_EDGE_NONEADC_EXTERNALTRIGCONVEDGE_NONE#defineADC_EXTERNALTRIG_EDGE_RISINGADC_EXTERNALTRIGCONVEDGE_RISING#defineADC_EXTERNALTRIG_EDGE_FALLINGADC_EXTERNALTRIGCONVEDGE_FALLING#defineADC_EXTERNALTRIG_EDGE_RISINGFALLINGADC_EXTERNALTRIGCONVEDGE_RISINGFALLING#defineADC_SAMPLETIME_2CYCLE_5ADC_SAMPLETIME_2CYCLES_5#defineHAL_ADC_STATE_BUSY_REGHAL_ADC_STATE_REG_BUSY#defineHAL_ADC_STATE_BUSY_INJHAL_ADC_STATE_INJ_BUSY#defineHAL_ADC_STATE_EOC_REGHAL_ADC_STATE_REG_EOC#defineHAL_ADC_STATE_EOC_INJHAL_ADC_STATE_INJ_EOC#defineHAL_ADC_STATE_ERRORHAL_ADC_STATE_ERROR_INTERNAL#defineHAL_ADC_STATE_BUSYHAL_ADC_STATE_BUSY_INTERNAL#defineHAL_ADC_STATE_AWDHAL_ADC_STATE_AWD1#ifdefined(STM32H7)#defineADC_CHANNEL_VBAT_DIV4ADC_CHANNEL_VBAT#endif#ifdefined(STM32U5)#defineADC_SAMPLETIME_5CYCLEADC_SAMPLETIME_5CYCLES#defineADC_SAMPLETIME_391CYCLES_5ADC_SAMPLETIME_391CYCLES#defineADC4_SAMPLETIME_160CYCLES_5ADC4_SAMPLETIME_814CYCLES_5#endif#ifdefined(STM32H5)#defineADC_CHANNEL_VCOREADC_CHANNEL_VDDCORE#endif#define__HAL_CEC_GET_IT__HAL_CEC_GET_FLAG#defineCOMP_WINDOWMODE_DISABLEDCOMP_WINDOWMODE_DISABLE#defineCOMP_WINDOWMODE_ENABLEDCOMP_WINDOWMODE_ENABLE#defineCOMP_EXTI_LINE_COMP1_EVENTCOMP_EXTI_LINE_COMP1#defineCOMP_EXTI_LINE_COMP2_EVENTCOMP_EXTI_LINE_COMP2#defineCOMP_EXTI_LINE_COMP3_EVENTCOMP_EXTI_LINE_COMP3#defineCOMP_EXTI_LINE_COMP4_EVENTCOMP_EXTI_LINE_COMP4#defineCOMP_EXTI_LINE_COMP5_EVENTCOMP_EXTI_LINE_COMP5#defineCOMP_EXTI_LINE_COMP6_EVENTCOMP_EXTI_LINE_COMP6#defineCOMP_EXTI_LINE_COMP7_EVENTCOMP_EXTI_LINE_COMP7#ifdefined(STM32L0)#defineCOMP_LPTIMCONNECTION_ENABLED((uint32_t)0x00000003U)#endif#defineCOMP_OUTPUT_COMP6TIM2OCREFCLRCOMP_OUTPUT_COMP6_TIM2OCREFCLR#ifdefined(STM32F373xC)||defined(STM32F378xx)#defineCOMP_OUTPUT_TIM3IC1COMP_OUTPUT_COMP1_TIM3IC1#defineCOMP_OUTPUT_TIM3OCREFCLRCOMP_OUTPUT_COMP1_TIM3OCREFCLR#endif#ifdefined(STM32L0)||defined(STM32L4)#defineCOMP_WINDOWMODE_ENABLECOMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON#defineCOMP_NONINVERTINGINPUT_IO1COMP_INPUT_PLUS_IO1#defineCOMP_NONINVERTINGINPUT_IO2COMP_INPUT_PLUS_IO2#defineCOMP_NONINVERTINGINPUT_IO3COMP_INPUT_PLUS_IO3#defineCOMP_NONINVERTINGINPUT_IO4COMP_INPUT_PLUS_IO4#defineCOMP_NONINVERTINGINPUT_IO5COMP_INPUT_PLUS_IO5#defineCOMP_NONINVERTINGINPUT_IO6COMP_INPUT_PLUS_IO6#defineCOMP_INVERTINGINPUT_1_4VREFINTCOMP_INPUT_MINUS_1_4VREFINT#defineCOMP_INVERTINGINPUT_1_2VREFINTCOMP_INPUT_MINUS_1_2VREFINT#defineCOMP_INVERTINGINPUT_3_4VREFINTCOMP_INPUT_MINUS_3_4VREFINT#defineCOMP_INVERTINGINPUT_VREFINTCOMP_INPUT_MINUS_VREFINT#defineCOMP_INVERTINGINPUT_DAC1_CH1COMP_INPUT_MINUS_DAC1_CH1#defineCOMP_INVERTINGINPUT_DAC1_CH2COMP_INPUT_MINUS_DAC1_CH2#defineCOMP_INVERTINGINPUT_DAC1COMP_INPUT_MINUS_DAC1_CH1#defineCOMP_INVERTINGINPUT_DAC2COMP_INPUT_MINUS_DAC1_CH2#defineCOMP_INVERTINGINPUT_IO1COMP_INPUT_MINUS_IO1#ifdefined(STM32L0)#defineCOMP_INVERTINGINPUT_IO2COMP_INPUT_MINUS_DAC1_CH2#defineCOMP_INVERTINGINPUT_IO3COMP_INPUT_MINUS_IO2#else#defineCOMP_INVERTINGINPUT_IO2COMP_INPUT_MINUS_IO2#defineCOMP_INVERTINGINPUT_IO3COMP_INPUT_MINUS_IO3#endif#defineCOMP_INVERTINGINPUT_IO4COMP_INPUT_MINUS_IO4#defineCOMP_INVERTINGINPUT_IO5COMP_INPUT_MINUS_IO5#defineCOMP_OUTPUTLEVEL_LOWCOMP_OUTPUT_LEVEL_LOW#defineCOMP_OUTPUTLEVEL_HIGHCOMP_OUTPUT_LEVEL_HIGH#ifdefined(COMP_CSR_LOCK)#defineCOMP_FLAG_LOCKCOMP_CSR_LOCK#elifdefined(COMP_CSR_COMP1LOCK)#defineCOMP_FLAG_LOCKCOMP_CSR_COMP1LOCK#elifdefined(COMP_CSR_COMPxLOCK)#defineCOMP_FLAG_LOCKCOMP_CSR_COMPxLOCK#endif#ifdefined(STM32L4)#defineCOMP_BLANKINGSRCE_TIM1OC5COMP_BLANKINGSRC_TIM1_OC5_COMP1#defineCOMP_BLANKINGSRCE_TIM2OC3COMP_BLANKINGSRC_TIM2_OC3_COMP1#defineCOMP_BLANKINGSRCE_TIM3OC3COMP_BLANKINGSRC_TIM3_OC3_COMP1#defineCOMP_BLANKINGSRCE_TIM3OC4COMP_BLANKINGSRC_TIM3_OC4_COMP2#defineCOMP_BLANKINGSRCE_TIM8OC5COMP_BLANKINGSRC_TIM8_OC5_COMP2#defineCOMP_BLANKINGSRCE_TIM15OC1COMP_BLANKINGSRC_TIM15_OC1_COMP2#defineCOMP_BLANKINGSRCE_NONECOMP_BLANKINGSRC_NONE#endif#ifdefined(STM32L0)#defineCOMP_MODE_HIGHSPEEDCOMP_POWERMODE_MEDIUMSPEED#defineCOMP_MODE_LOWSPEEDCOMP_POWERMODE_ULTRALOWPOWER#else#defineCOMP_MODE_HIGHSPEEDCOMP_POWERMODE_HIGHSPEED#defineCOMP_MODE_MEDIUMSPEEDCOMP_POWERMODE_MEDIUMSPEED#defineCOMP_MODE_LOWPOWERCOMP_POWERMODE_LOWPOWER#defineCOMP_MODE_ULTRALOWPOWERCOMP_POWERMODE_ULTRALOWPOWER#endif#endif#ifdefined(STM32U5)#define__HAL_COMP_COMP1_EXTI_CLEAR_RASING_FLAG__HAL_COMP_COMP1_EXTI_CLEAR_RISING_FLAG#endif#define__HAL_CORTEX_SYSTICKCLK_CONFIGHAL_SYSTICK_CLKSourceConfig#ifdefined(STM32U5)#defineMPU_DEVICE_nGnRnEMPU_DEVICE_NGNRNE#defineMPU_DEVICE_nGnREMPU_DEVICE_NGNRE#defineMPU_DEVICE_nGREMPU_DEVICE_NGRE#endif#ifdefined(STM32H5)||defined(STM32C0)#else#defineHAL_CRC_Input_Data_ReverseHAL_CRCEx_Input_Data_Reverse#defineHAL_CRC_Output_Data_ReverseHAL_CRCEx_Output_Data_Reverse#endif#defineCRC_OUTPUTDATA_INVERSION_DISABLEDCRC_OUTPUTDATA_INVERSION_DISABLE#defineCRC_OUTPUTDATA_INVERSION_ENABLEDCRC_OUTPUTDATA_INVERSION_ENABLE#defineDAC1_CHANNEL_1DAC_CHANNEL_1#defineDAC1_CHANNEL_2DAC_CHANNEL_2#defineDAC2_CHANNEL_1DAC_CHANNEL_1#defineDAC_WAVE_NONE0x00000000U#defineDAC_WAVE_NOISEDAC_CR_WAVE1_0#defineDAC_WAVE_TRIANGLEDAC_CR_WAVE1_1#defineDAC_WAVEGENERATION_NONEDAC_WAVE_NONE#defineDAC_WAVEGENERATION_NOISEDAC_WAVE_NOISE#defineDAC_WAVEGENERATION_TRIANGLEDAC_WAVE_TRIANGLE#ifdefined(STM32G4)||defined(STM32H7)||defined(STM32U5)#defineDAC_CHIPCONNECT_DISABLEDAC_CHIPCONNECT_EXTERNAL#defineDAC_CHIPCONNECT_ENABLEDAC_CHIPCONNECT_INTERNAL#endif#ifdefined(STM32U5)#defineDAC_TRIGGER_STOP_LPTIM1_OUTDAC_TRIGGER_STOP_LPTIM1_CH1#defineDAC_TRIGGER_STOP_LPTIM3_OUTDAC_TRIGGER_STOP_LPTIM3_CH1#defineDAC_TRIGGER_LPTIM1_OUTDAC_TRIGGER_LPTIM1_CH1#defineDAC_TRIGGER_LPTIM3_OUTDAC_TRIGGER_LPTIM3_CH1#endif#ifdefined(STM32H5)#defineDAC_TRIGGER_LPTIM1_OUTDAC_TRIGGER_LPTIM1_CH1#defineDAC_TRIGGER_LPTIM2_OUTDAC_TRIGGER_LPTIM2_CH1#endif#ifdefined(STM32L1)||defined(STM32L4)||defined(STM32G0)||defined(STM32L5)||defined(STM32H7)||\defined(STM32F4)||defined(STM32G4)#defineHAL_DAC_MSP_INIT_CB_IDHAL_DAC_MSPINIT_CB_ID#defineHAL_DAC_MSP_DEINIT_CB_IDHAL_DAC_MSPDEINIT_CB_ID#endif#defineHAL_REMAPDMA_ADC_DMA_CH2DMA_REMAP_ADC_DMA_CH2#defineHAL_REMAPDMA_USART1_TX_DMA_CH4DMA_REMAP_USART1_TX_DMA_CH4#defineHAL_REMAPDMA_USART1_RX_DMA_CH5DMA_REMAP_USART1_RX_DMA_CH5#defineHAL_REMAPDMA_TIM16_DMA_CH4DMA_REMAP_TIM16_DMA_CH4#defineHAL_REMAPDMA_TIM17_DMA_CH2DMA_REMAP_TIM17_DMA_CH2#defineHAL_REMAPDMA_USART3_DMA_CH32DMA_REMAP_USART3_DMA_CH32#defineHAL_REMAPDMA_TIM16_DMA_CH6DMA_REMAP_TIM16_DMA_CH6#defineHAL_REMAPDMA_TIM17_DMA_CH7DMA_REMAP_TIM17_DMA_CH7#defineHAL_REMAPDMA_SPI2_DMA_CH67DMA_REMAP_SPI2_DMA_CH67#defineHAL_REMAPDMA_USART2_DMA_CH67DMA_REMAP_USART2_DMA_CH67#defineHAL_REMAPDMA_I2C1_DMA_CH76DMA_REMAP_I2C1_DMA_CH76#defineHAL_REMAPDMA_TIM1_DMA_CH6DMA_REMAP_TIM1_DMA_CH6#defineHAL_REMAPDMA_TIM2_DMA_CH7DMA_REMAP_TIM2_DMA_CH7#defineHAL_REMAPDMA_TIM3_DMA_CH6DMA_REMAP_TIM3_DMA_CH6#defineIS_HAL_REMAPDMAIS_DMA_REMAP#define__HAL_REMAPDMA_CHANNEL_ENABLE__HAL_DMA_REMAP_CHANNEL_ENABLE#define__HAL_REMAPDMA_CHANNEL_DISABLE__HAL_DMA_REMAP_CHANNEL_DISABLE#ifdefined(STM32L4)#defineHAL_DMAMUX1_REQUEST_GEN_EXTI0HAL_DMAMUX1_REQ_GEN_EXTI0#defineHAL_DMAMUX1_REQUEST_GEN_EXTI1HAL_DMAMUX1_REQ_GEN_EXTI1#defineHAL_DMAMUX1_REQUEST_GEN_EXTI2HAL_DMAMUX1_REQ_GEN_EXTI2#defineHAL_DMAMUX1_REQUEST_GEN_EXTI3HAL_DMAMUX1_REQ_GEN_EXTI3#defineHAL_DMAMUX1_REQUEST_GEN_EXTI4HAL_DMAMUX1_REQ_GEN_EXTI4#defineHAL_DMAMUX1_REQUEST_GEN_EXTI5HAL_DMAMUX1_REQ_GEN_EXTI5#defineHAL_DMAMUX1_REQUEST_GEN_EXTI6HAL_DMAMUX1_REQ_GEN_EXTI6#defineHAL_DMAMUX1_REQUEST_GEN_EXTI7HAL_DMAMUX1_REQ_GEN_EXTI7#defineHAL_DMAMUX1_REQUEST_GEN_EXTI8HAL_DMAMUX1_REQ_GEN_EXTI8#defineHAL_DMAMUX1_REQUEST_GEN_EXTI9HAL_DMAMUX1_REQ_GEN_EXTI9#defineHAL_DMAMUX1_REQUEST_GEN_EXTI10HAL_DMAMUX1_REQ_GEN_EXTI10#defineHAL_DMAMUX1_REQUEST_GEN_EXTI11HAL_DMAMUX1_REQ_GEN_EXTI11#defineHAL_DMAMUX1_REQUEST_GEN_EXTI12HAL_DMAMUX1_REQ_GEN_EXTI12#defineHAL_DMAMUX1_REQUEST_GEN_EXTI13HAL_DMAMUX1_REQ_GEN_EXTI13#defineHAL_DMAMUX1_REQUEST_GEN_EXTI14HAL_DMAMUX1_REQ_GEN_EXTI14#defineHAL_DMAMUX1_REQUEST_GEN_EXTI15HAL_DMAMUX1_REQ_GEN_EXTI15#defineHAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVTHAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT#defineHAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVTHAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT#defineHAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVTHAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT#defineHAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH3_EVTHAL_DMAMUX1_REQ_GEN_DMAMUX1_CH3_EVT#defineHAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUTHAL_DMAMUX1_REQ_GEN_LPTIM1_OUT#defineHAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUTHAL_DMAMUX1_REQ_GEN_LPTIM2_OUT#defineHAL_DMAMUX1_REQUEST_GEN_DSI_TEHAL_DMAMUX1_REQ_GEN_DSI_TE#defineHAL_DMAMUX1_REQUEST_GEN_DSI_EOTHAL_DMAMUX1_REQ_GEN_DSI_EOT#defineHAL_DMAMUX1_REQUEST_GEN_DMA2D_EOTHAL_DMAMUX1_REQ_GEN_DMA2D_EOT#defineHAL_DMAMUX1_REQUEST_GEN_LTDC_ITHAL_DMAMUX1_REQ_GEN_LTDC_IT#defineHAL_DMAMUX_REQUEST_GEN_NO_EVENTHAL_DMAMUX_REQ_GEN_NO_EVENT#defineHAL_DMAMUX_REQUEST_GEN_RISINGHAL_DMAMUX_REQ_GEN_RISING#defineHAL_DMAMUX_REQUEST_GEN_FALLINGHAL_DMAMUX_REQ_GEN_FALLING#defineHAL_DMAMUX_REQUEST_GEN_RISING_FALLINGHAL_DMAMUX_REQ_GEN_RISING_FALLING#ifdefined(STM32L4R5xx)||defined(STM32L4R9xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||\defined(STM32L4S7xx)||defined(STM32L4S9xx)#defineDMA_REQUEST_DCMI_PSSIDMA_REQUEST_DCMI#endif#endif#ifdefined(STM32G0)#defineDMA_REQUEST_DAC1_CHANNEL1DMA_REQUEST_DAC1_CH1#defineDMA_REQUEST_DAC1_CHANNEL2DMA_REQUEST_DAC1_CH2#defineDMA_REQUEST_TIM16_TRIG_COMDMA_REQUEST_TIM16_COM#defineDMA_REQUEST_TIM17_TRIG_COMDMA_REQUEST_TIM17_COM#defineLL_DMAMUX_REQ_TIM16_TRIG_COMLL_DMAMUX_REQ_TIM16_COM#defineLL_DMAMUX_REQ_TIM17_TRIG_COMLL_DMAMUX_REQ_TIM17_COM#endif#ifdefined(STM32H7)#defineDMA_REQUEST_DAC1DMA_REQUEST_DAC1_CH1#defineDMA_REQUEST_DAC2DMA_REQUEST_DAC1_CH2#defineBDMA_REQUEST_LP_UART1_RXBDMA_REQUEST_LPUART1_RX#defineBDMA_REQUEST_LP_UART1_TXBDMA_REQUEST_LPUART1_TX#defineHAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVTHAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT#defineHAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVTHAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT#defineHAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVTHAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT#defineHAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUTHAL_DMAMUX1_REQ_GEN_LPTIM1_OUT#defineHAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUTHAL_DMAMUX1_REQ_GEN_LPTIM2_OUT#defineHAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUTHAL_DMAMUX1_REQ_GEN_LPTIM3_OUT#defineHAL_DMAMUX1_REQUEST_GEN_EXTI0HAL_DMAMUX1_REQ_GEN_EXTI0#defineHAL_DMAMUX1_REQUEST_GEN_TIM12_TRGOHAL_DMAMUX1_REQ_GEN_TIM12_TRGO#defineHAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVTHAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT#defineHAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVTHAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT#defineHAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVTHAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT#defineHAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVTHAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT#defineHAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVTHAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT#defineHAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVTHAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT#defineHAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVTHAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT#defineHAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUPHAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP#defineHAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUPHAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP#defineHAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUPHAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP#defineHAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUTHAL_DMAMUX2_REQ_GEN_LPTIM2_OUT#defineHAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUPHAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP#defineHAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUTHAL_DMAMUX2_REQ_GEN_LPTIM3_OUT#defineHAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUPHAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP#defineHAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUPHAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP#defineHAL_DMAMUX2_REQUEST_GEN_I2C4_WKUPHAL_DMAMUX2_REQ_GEN_I2C4_WKUP#defineHAL_DMAMUX2_REQUEST_GEN_SPI6_WKUPHAL_DMAMUX2_REQ_GEN_SPI6_WKUP#defineHAL_DMAMUX2_REQUEST_GEN_COMP1_OUTHAL_DMAMUX2_REQ_GEN_COMP1_OUT#defineHAL_DMAMUX2_REQUEST_GEN_COMP2_OUTHAL_DMAMUX2_REQ_GEN_COMP2_OUT#defineHAL_DMAMUX2_REQUEST_GEN_RTC_WKUPHAL_DMAMUX2_REQ_GEN_RTC_WKUP#defineHAL_DMAMUX2_REQUEST_GEN_EXTI0HAL_DMAMUX2_REQ_GEN_EXTI0#defineHAL_DMAMUX2_REQUEST_GEN_EXTI2HAL_DMAMUX2_REQ_GEN_EXTI2#defineHAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVTHAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT#defineHAL_DMAMUX2_REQUEST_GEN_SPI6_ITHAL_DMAMUX2_REQ_GEN_SPI6_IT#defineHAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_ITHAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT#defineHAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_ITHAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT#defineHAL_DMAMUX2_REQUEST_GEN_ADC3_ITHAL_DMAMUX2_REQ_GEN_ADC3_IT#defineHAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUTHAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT#defineHAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_ITHAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT#defineHAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_ITHAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT#defineHAL_DMAMUX_REQUEST_GEN_NO_EVENTHAL_DMAMUX_REQ_GEN_NO_EVENT#defineHAL_DMAMUX_REQUEST_GEN_RISINGHAL_DMAMUX_REQ_GEN_RISING#defineHAL_DMAMUX_REQUEST_GEN_FALLINGHAL_DMAMUX_REQ_GEN_FALLING#defineHAL_DMAMUX_REQUEST_GEN_RISING_FALLINGHAL_DMAMUX_REQ_GEN_RISING_FALLING#defineDFSDM_FILTER_EXT_TRIG_LPTIM1DFSDM_FILTER_EXT_TRIG_LPTIM1_OUT#defineDFSDM_FILTER_EXT_TRIG_LPTIM2DFSDM_FILTER_EXT_TRIG_LPTIM2_OUT#defineDFSDM_FILTER_EXT_TRIG_LPTIM3DFSDM_FILTER_EXT_TRIG_LPTIM3_OUT#defineDAC_TRIGGER_LP1_OUTDAC_TRIGGER_LPTIM1_OUT#defineDAC_TRIGGER_LP2_OUTDAC_TRIGGER_LPTIM2_OUT#endif#ifdefined(STM32U5)#defineGPDMA1_REQUEST_DCMIGPDMA1_REQUEST_DCMI_PSSI#endif#defineTYPEPROGRAM_BYTEFLASH_TYPEPROGRAM_BYTE#defineTYPEPROGRAM_HALFWORDFLASH_TYPEPROGRAM_HALFWORD#defineTYPEPROGRAM_WORDFLASH_TYPEPROGRAM_WORD#defineTYPEPROGRAM_DOUBLEWORDFLASH_TYPEPROGRAM_DOUBLEWORD#defineTYPEERASE_SECTORSFLASH_TYPEERASE_SECTORS#defineTYPEERASE_PAGESFLASH_TYPEERASE_PAGES#defineTYPEERASE_PAGEERASEFLASH_TYPEERASE_PAGES#defineTYPEERASE_MASSERASEFLASH_TYPEERASE_MASSERASE#defineWRPSTATE_DISABLEOB_WRPSTATE_DISABLE#defineWRPSTATE_ENABLEOB_WRPSTATE_ENABLE#defineHAL_FLASH_TIMEOUT_VALUEFLASH_TIMEOUT_VALUE#defineOBEX_PCROPOPTIONBYTE_PCROP#defineOBEX_BOOTCONFIGOPTIONBYTE_BOOTCONFIG#definePCROPSTATE_DISABLEOB_PCROP_STATE_DISABLE#definePCROPSTATE_ENABLEOB_PCROP_STATE_ENABLE#defineTYPEERASEDATA_BYTEFLASH_TYPEERASEDATA_BYTE#defineTYPEERASEDATA_HALFWORDFLASH_TYPEERASEDATA_HALFWORD#defineTYPEERASEDATA_WORDFLASH_TYPEERASEDATA_WORD#defineTYPEPROGRAMDATA_BYTEFLASH_TYPEPROGRAMDATA_BYTE#defineTYPEPROGRAMDATA_HALFWORDFLASH_TYPEPROGRAMDATA_HALFWORD#defineTYPEPROGRAMDATA_WORDFLASH_TYPEPROGRAMDATA_WORD#defineTYPEPROGRAMDATA_FASTBYTEFLASH_TYPEPROGRAMDATA_FASTBYTE#defineTYPEPROGRAMDATA_FASTHALFWORDFLASH_TYPEPROGRAMDATA_FASTHALFWORD#defineTYPEPROGRAMDATA_FASTWORDFLASH_TYPEPROGRAMDATA_FASTWORD#definePAGESIZEFLASH_PAGE_SIZE#defineTYPEPROGRAM_FASTBYTEFLASH_TYPEPROGRAM_BYTE#defineTYPEPROGRAM_FASTHALFWORDFLASH_TYPEPROGRAM_HALFWORD#defineTYPEPROGRAM_FASTWORDFLASH_TYPEPROGRAM_WORD#defineVOLTAGE_RANGE_1FLASH_VOLTAGE_RANGE_1#defineVOLTAGE_RANGE_2FLASH_VOLTAGE_RANGE_2#defineVOLTAGE_RANGE_3FLASH_VOLTAGE_RANGE_3#defineVOLTAGE_RANGE_4FLASH_VOLTAGE_RANGE_4#defineTYPEPROGRAM_FASTFLASH_TYPEPROGRAM_FAST#defineTYPEPROGRAM_FAST_AND_LASTFLASH_TYPEPROGRAM_FAST_AND_LAST#defineWRPAREA_BANK1_AREAAOB_WRPAREA_BANK1_AREAA#defineWRPAREA_BANK1_AREABOB_WRPAREA_BANK1_AREAB#defineWRPAREA_BANK2_AREAAOB_WRPAREA_BANK2_AREAA#defineWRPAREA_BANK2_AREABOB_WRPAREA_BANK2_AREAB#defineIWDG_STDBY_FREEZEOB_IWDG_STDBY_FREEZE#defineIWDG_STDBY_ACTIVEOB_IWDG_STDBY_RUN#defineIWDG_STOP_FREEZEOB_IWDG_STOP_FREEZE#defineIWDG_STOP_ACTIVEOB_IWDG_STOP_RUN#defineFLASH_ERROR_NONEHAL_FLASH_ERROR_NONE#defineFLASH_ERROR_RDHAL_FLASH_ERROR_RD#defineFLASH_ERROR_PGHAL_FLASH_ERROR_PROG#defineFLASH_ERROR_PGPHAL_FLASH_ERROR_PGS#defineFLASH_ERROR_WRPHAL_FLASH_ERROR_WRP#defineFLASH_ERROR_OPTVHAL_FLASH_ERROR_OPTV#defineFLASH_ERROR_OPTVUSRHAL_FLASH_ERROR_OPTVUSR#defineFLASH_ERROR_PROGHAL_FLASH_ERROR_PROG#defineFLASH_ERROR_OPHAL_FLASH_ERROR_OPERATION#defineFLASH_ERROR_PGAHAL_FLASH_ERROR_PGA#defineFLASH_ERROR_SIZEHAL_FLASH_ERROR_SIZE#defineFLASH_ERROR_SIZHAL_FLASH_ERROR_SIZE#defineFLASH_ERROR_PGSHAL_FLASH_ERROR_PGS#defineFLASH_ERROR_MISHAL_FLASH_ERROR_MIS#defineFLASH_ERROR_FASTHAL_FLASH_ERROR_FAST#defineFLASH_ERROR_FWWERRHAL_FLASH_ERROR_FWWERR#defineFLASH_ERROR_NOTZEROHAL_FLASH_ERROR_NOTZERO#defineFLASH_ERROR_OPERATIONHAL_FLASH_ERROR_OPERATION#defineFLASH_ERROR_ERSHAL_FLASH_ERROR_ERS#defineOB_WDG_SWOB_IWDG_SW#defineOB_WDG_HWOB_IWDG_HW#defineOB_SDADC12_VDD_MONITOR_SETOB_SDACD_VDD_MONITOR_SET#defineOB_SDADC12_VDD_MONITOR_RESETOB_SDACD_VDD_MONITOR_RESET#defineOB_RAM_PARITY_CHECK_SETOB_SRAM_PARITY_SET#defineOB_RAM_PARITY_CHECK_RESETOB_SRAM_PARITY_RESET#defineIS_OB_SDADC12_VDD_MONITORIS_OB_SDACD_VDD_MONITOR#defineOB_RDP_LEVEL0OB_RDP_LEVEL_0#defineOB_RDP_LEVEL1OB_RDP_LEVEL_1#defineOB_RDP_LEVEL2OB_RDP_LEVEL_2#ifdefined(STM32G0)||defined(STM32C0)#defineOB_BOOT_LOCK_DISABLEOB_BOOT_ENTRY_FORCED_NONE#defineOB_BOOT_LOCK_ENABLEOB_BOOT_ENTRY_FORCED_FLASH#else#defineOB_BOOT_ENTRY_FORCED_NONEOB_BOOT_LOCK_DISABLE#defineOB_BOOT_ENTRY_FORCED_FLASHOB_BOOT_LOCK_ENABLE#endif#ifdefined(STM32H7)#defineFLASH_FLAG_SNECCE_BANK1RRFLASH_FLAG_SNECCERR_BANK1#defineFLASH_FLAG_DBECCE_BANK1RRFLASH_FLAG_DBECCERR_BANK1#defineFLASH_FLAG_STRBER_BANK1RFLASH_FLAG_STRBERR_BANK1#defineFLASH_FLAG_SNECCE_BANK2RRFLASH_FLAG_SNECCERR_BANK2#defineFLASH_FLAG_DBECCE_BANK2RRFLASH_FLAG_DBECCERR_BANK2#defineFLASH_FLAG_STRBER_BANK2RFLASH_FLAG_STRBERR_BANK2#defineFLASH_FLAG_WDWFLASH_FLAG_WBNE#defineOB_WRP_SECTOR_AllOB_WRP_SECTOR_ALL#endif#ifdefined(STM32U5)#defineOB_USER_nRST_STOPOB_USER_NRST_STOP#defineOB_USER_nRST_STDBYOB_USER_NRST_STDBY#defineOB_USER_nRST_SHDWOB_USER_NRST_SHDW#defineOB_USER_nSWBOOT0OB_USER_NSWBOOT0#defineOB_USER_nBOOT0OB_USER_NBOOT0#defineOB_nBOOT0_RESETOB_NBOOT0_RESET#defineOB_nBOOT0_SETOB_NBOOT0_SET#defineOB_USER_SRAM134_RSTOB_USER_SRAM_RST#defineOB_SRAM134_RST_ERASEOB_SRAM_RST_ERASE#defineOB_SRAM134_RST_NOT_ERASEOB_SRAM_RST_NOT_ERASE#endif#ifdefined(STM32U0)#defineOB_USER_nRST_STOPOB_USER_NRST_STOP#defineOB_USER_nRST_STDBYOB_USER_NRST_STDBY#defineOB_USER_nRST_SHDWOB_USER_NRST_SHDW#defineOB_USER_nBOOT_SELOB_USER_NBOOT_SEL#defineOB_USER_nBOOT0OB_USER_NBOOT0#defineOB_USER_nBOOT1OB_USER_NBOOT1#defineOB_nBOOT0_RESETOB_NBOOT0_RESET#defineOB_nBOOT0_SETOB_NBOOT0_SET#endif#ifdefined(STM32H7)#define__HAL_RCC_JPEG_CLK_ENABLE__HAL_RCC_JPGDECEN_CLK_ENABLE#define__HAL_RCC_JPEG_CLK_DISABLE__HAL_RCC_JPGDECEN_CLK_DISABLE#define__HAL_RCC_JPEG_FORCE_RESET__HAL_RCC_JPGDECRST_FORCE_RESET#define__HAL_RCC_JPEG_RELEASE_RESET__HAL_RCC_JPGDECRST_RELEASE_RESET#define__HAL_RCC_JPEG_CLK_SLEEP_ENABLE__HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE#define__HAL_RCC_JPEG_CLK_SLEEP_DISABLE__HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE#endif#defineHAL_SYSCFG_FASTMODEPLUS_I2C_PA9I2C_FASTMODEPLUS_PA9#defineHAL_SYSCFG_FASTMODEPLUS_I2C_PA10I2C_FASTMODEPLUS_PA10#defineHAL_SYSCFG_FASTMODEPLUS_I2C_PB6I2C_FASTMODEPLUS_PB6#defineHAL_SYSCFG_FASTMODEPLUS_I2C_PB7I2C_FASTMODEPLUS_PB7#defineHAL_SYSCFG_FASTMODEPLUS_I2C_PB8I2C_FASTMODEPLUS_PB8#defineHAL_SYSCFG_FASTMODEPLUS_I2C_PB9I2C_FASTMODEPLUS_PB9#defineHAL_SYSCFG_FASTMODEPLUS_I2C1I2C_FASTMODEPLUS_I2C1#defineHAL_SYSCFG_FASTMODEPLUS_I2C2I2C_FASTMODEPLUS_I2C2#defineHAL_SYSCFG_FASTMODEPLUS_I2C3I2C_FASTMODEPLUS_I2C3#ifdefined(STM32G4)#defineHAL_SYSCFG_EnableIOAnalogSwitchBoosterHAL_SYSCFG_EnableIOSwitchBooster#defineHAL_SYSCFG_DisableIOAnalogSwitchBoosterHAL_SYSCFG_DisableIOSwitchBooster#defineHAL_SYSCFG_EnableIOAnalogSwitchVDDHAL_SYSCFG_EnableIOSwitchVDD#defineHAL_SYSCFG_DisableIOAnalogSwitchVDDHAL_SYSCFG_DisableIOSwitchVDD#endif#ifdefined(STM32H5)#defineSYSCFG_IT_FPU_IOCSBS_IT_FPU_IOC#defineSYSCFG_IT_FPU_DZCSBS_IT_FPU_DZC#defineSYSCFG_IT_FPU_UFCSBS_IT_FPU_UFC#defineSYSCFG_IT_FPU_OFCSBS_IT_FPU_OFC#defineSYSCFG_IT_FPU_IDCSBS_IT_FPU_IDC#defineSYSCFG_IT_FPU_IXCSBS_IT_FPU_IXC#defineSYSCFG_BREAK_FLASH_ECCSBS_BREAK_FLASH_ECC#defineSYSCFG_BREAK_PVDSBS_BREAK_PVD#defineSYSCFG_BREAK_SRAM_ECCSBS_BREAK_SRAM_ECC#defineSYSCFG_BREAK_LOCKUPSBS_BREAK_LOCKUP#defineSYSCFG_VREFBUF_VOLTAGE_SCALE0VREFBUF_VOLTAGE_SCALE0#defineSYSCFG_VREFBUF_VOLTAGE_SCALE1VREFBUF_VOLTAGE_SCALE1#defineSYSCFG_VREFBUF_VOLTAGE_SCALE2VREFBUF_VOLTAGE_SCALE2#defineSYSCFG_VREFBUF_VOLTAGE_SCALE3VREFBUF_VOLTAGE_SCALE3#defineSYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLEVREFBUF_HIGH_IMPEDANCE_DISABLE#defineSYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLEVREFBUF_HIGH_IMPEDANCE_ENABLE#defineSYSCFG_FASTMODEPLUS_PB6SBS_FASTMODEPLUS_PB6#defineSYSCFG_FASTMODEPLUS_PB7SBS_FASTMODEPLUS_PB7#defineSYSCFG_FASTMODEPLUS_PB8SBS_FASTMODEPLUS_PB8#defineSYSCFG_FASTMODEPLUS_PB9SBS_FASTMODEPLUS_PB9#defineSYSCFG_ETH_MIISBS_ETH_MII#defineSYSCFG_ETH_RMIISBS_ETH_RMII#defineIS_SYSCFG_ETHERNET_CONFIGIS_SBS_ETHERNET_CONFIG#defineSYSCFG_MEMORIES_ERASE_FLAG_IPMEESBS_MEMORIES_ERASE_FLAG_IPMEE#defineSYSCFG_MEMORIES_ERASE_FLAG_MCLRSBS_MEMORIES_ERASE_FLAG_MCLR#defineIS_SYSCFG_MEMORIES_ERASE_FLAGIS_SBS_MEMORIES_ERASE_FLAG#defineIS_SYSCFG_CODE_CONFIGIS_SBS_CODE_CONFIG#defineSYSCFG_MPU_NSECSBS_MPU_NSEC#defineSYSCFG_VTOR_NSECSBS_VTOR_NSEC#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)#defineSYSCFG_SAUSBS_SAU#defineSYSCFG_MPU_SECSBS_MPU_SEC#defineSYSCFG_VTOR_AIRCR_SECSBS_VTOR_AIRCR_SEC#defineSYSCFG_LOCK_ALLSBS_LOCK_ALL#else#defineSYSCFG_LOCK_ALLSBS_LOCK_ALL#endif#defineSYSCFG_CLKSBS_CLK#defineSYSCFG_CLASSBSBS_CLASSB#defineSYSCFG_FPUSBS_FPU#defineSYSCFG_ALLSBS_ALL#defineSYSCFG_SECSBS_SEC#defineSYSCFG_NSECSBS_NSEC#define__HAL_SYSCFG_FPU_INTERRUPT_ENABLE__HAL_SBS_FPU_INTERRUPT_ENABLE#define__HAL_SYSCFG_FPU_INTERRUPT_DISABLE__HAL_SBS_FPU_INTERRUPT_DISABLE#define__HAL_SYSCFG_BREAK_ECC_LOCK__HAL_SBS_BREAK_ECC_LOCK#define__HAL_SYSCFG_BREAK_LOCKUP_LOCK__HAL_SBS_BREAK_LOCKUP_LOCK#define__HAL_SYSCFG_BREAK_PVD_LOCK__HAL_SBS_BREAK_PVD_LOCK#define__HAL_SYSCFG_BREAK_SRAM_ECC_LOCK__HAL_SBS_BREAK_SRAM_ECC_LOCK#define__HAL_SYSCFG_FASTMODEPLUS_ENABLE__HAL_SBS_FASTMODEPLUS_ENABLE#define__HAL_SYSCFG_FASTMODEPLUS_DISABLE__HAL_SBS_FASTMODEPLUS_DISABLE#define__HAL_SYSCFG_GET_MEMORIES_ERASE_STATUS__HAL_SBS_GET_MEMORIES_ERASE_STATUS#define__HAL_SYSCFG_CLEAR_MEMORIES_ERASE_STATUS__HAL_SBS_CLEAR_MEMORIES_ERASE_STATUS#defineIS_SYSCFG_FPU_INTERRUPTIS_SBS_FPU_INTERRUPT#defineIS_SYSCFG_BREAK_CONFIGIS_SBS_BREAK_CONFIG#defineIS_SYSCFG_VREFBUF_VOLTAGE_SCALEIS_VREFBUF_VOLTAGE_SCALE#defineIS_SYSCFG_VREFBUF_HIGH_IMPEDANCEIS_VREFBUF_HIGH_IMPEDANCE#defineIS_SYSCFG_VREFBUF_TRIMMINGIS_VREFBUF_TRIMMING#defineIS_SYSCFG_FASTMODEPLUSIS_SBS_FASTMODEPLUS#defineIS_SYSCFG_ITEMS_ATTRIBUTESIS_SBS_ITEMS_ATTRIBUTES#defineIS_SYSCFG_ATTRIBUTESIS_SBS_ATTRIBUTES#defineIS_SYSCFG_LOCK_ITEMSIS_SBS_LOCK_ITEMS#defineHAL_SYSCFG_VREFBUF_VoltageScalingConfigHAL_VREFBUF_VoltageScalingConfig#defineHAL_SYSCFG_VREFBUF_HighImpedanceConfigHAL_VREFBUF_HighImpedanceConfig#defineHAL_SYSCFG_VREFBUF_TrimmingConfigHAL_VREFBUF_TrimmingConfig#defineHAL_SYSCFG_EnableVREFBUFHAL_EnableVREFBUF#defineHAL_SYSCFG_DisableVREFBUFHAL_DisableVREFBUF#defineHAL_SYSCFG_EnableIOAnalogSwitchBoosterHAL_SBS_EnableIOAnalogSwitchBooster#defineHAL_SYSCFG_DisableIOAnalogSwitchBoosterHAL_SBS_DisableIOAnalogSwitchBooster#defineHAL_SYSCFG_ETHInterfaceSelectHAL_SBS_ETHInterfaceSelect#defineHAL_SYSCFG_LockHAL_SBS_Lock#defineHAL_SYSCFG_GetLockHAL_SBS_GetLock#ifdefined(__ARM_FEATURE_CMSE)&&(__ARM_FEATURE_CMSE==3U)#defineHAL_SYSCFG_ConfigAttributesHAL_SBS_ConfigAttributes#defineHAL_SYSCFG_GetConfigAttributesHAL_SBS_GetConfigAttributes#endif#endif#ifdefined(STM32L4)||defined(STM32F7)||defined(STM32H7)||defined(STM32G4)#defineFMC_NAND_PCC_WAIT_FEATURE_DISABLEFMC_NAND_WAIT_FEATURE_DISABLE#defineFMC_NAND_PCC_WAIT_FEATURE_ENABLEFMC_NAND_WAIT_FEATURE_ENABLE#defineFMC_NAND_PCC_MEM_BUS_WIDTH_8FMC_NAND_MEM_BUS_WIDTH_8#defineFMC_NAND_PCC_MEM_BUS_WIDTH_16FMC_NAND_MEM_BUS_WIDTH_16#elifdefined(STM32F1)||defined(STM32F2)||defined(STM32F3)||defined(STM32F4)#defineFMC_NAND_WAIT_FEATURE_DISABLEFMC_NAND_PCC_WAIT_FEATURE_DISABLE#defineFMC_NAND_WAIT_FEATURE_ENABLEFMC_NAND_PCC_WAIT_FEATURE_ENABLE#defineFMC_NAND_MEM_BUS_WIDTH_8FMC_NAND_PCC_MEM_BUS_WIDTH_8#defineFMC_NAND_MEM_BUS_WIDTH_16FMC_NAND_PCC_MEM_BUS_WIDTH_16#endif#defineFSMC_NORSRAM_TYPEDEFFSMC_NORSRAM_TypeDef#defineFSMC_NORSRAM_EXTENDED_TYPEDEFFSMC_NORSRAM_EXTENDED_TypeDef#defineGET_GPIO_SOURCEGPIO_GET_INDEX#defineGET_GPIO_INDEXGPIO_GET_INDEX#ifdefined(STM32F4)#defineGPIO_AF12_SDMMCGPIO_AF12_SDIO#defineGPIO_AF12_SDMMC1GPIO_AF12_SDIO#endif#ifdefined(STM32F7)#defineGPIO_AF12_SDIOGPIO_AF12_SDMMC1#defineGPIO_AF12_SDMMCGPIO_AF12_SDMMC1#endif#ifdefined(STM32L4)#defineGPIO_AF12_SDIOGPIO_AF12_SDMMC1#defineGPIO_AF12_SDMMCGPIO_AF12_SDMMC1#endif#ifdefined(STM32H7)#defineGPIO_AF7_SDIO1GPIO_AF7_SDMMC1#defineGPIO_AF8_SDIO1GPIO_AF8_SDMMC1#defineGPIO_AF12_SDIO1GPIO_AF12_SDMMC1#defineGPIO_AF9_SDIO2GPIO_AF9_SDMMC2#defineGPIO_AF10_SDIO2GPIO_AF10_SDMMC2#defineGPIO_AF11_SDIO2GPIO_AF11_SDMMC2#ifdefined(STM32H743xx)||defined(STM32H753xx)||defined(STM32H750xx)||defined(STM32H742xx)||\defined(STM32H745xx)||defined(STM32H755xx)||defined(STM32H747xx)||defined(STM32H757xx)#defineGPIO_AF10_OTG2_HSGPIO_AF10_OTG2_FS#defineGPIO_AF10_OTG1_FSGPIO_AF10_OTG1_HS#defineGPIO_AF12_OTG2_FSGPIO_AF12_OTG1_FS#endif#endif#defineGPIO_AF0_LPTIMGPIO_AF0_LPTIM1#defineGPIO_AF1_LPTIMGPIO_AF1_LPTIM1#defineGPIO_AF2_LPTIMGPIO_AF2_LPTIM1#ifdefined(STM32L0)||defined(STM32L4)||defined(STM32F4)||defined(STM32F2)||defined(STM32F7)||\defined(STM32G4)||defined(STM32H7)||defined(STM32WB)||defined(STM32U5)#defineGPIO_SPEED_LOWGPIO_SPEED_FREQ_LOW#defineGPIO_SPEED_MEDIUMGPIO_SPEED_FREQ_MEDIUM#defineGPIO_SPEED_FASTGPIO_SPEED_FREQ_HIGH#defineGPIO_SPEED_HIGHGPIO_SPEED_FREQ_VERY_HIGH#endif#ifdefined(STM32L1)#defineGPIO_SPEED_VERY_LOWGPIO_SPEED_FREQ_LOW#defineGPIO_SPEED_LOWGPIO_SPEED_FREQ_MEDIUM#defineGPIO_SPEED_MEDIUMGPIO_SPEED_FREQ_HIGH#defineGPIO_SPEED_HIGHGPIO_SPEED_FREQ_VERY_HIGH#endif#ifdefined(STM32F0)||defined(STM32F3)||defined(STM32F1)#defineGPIO_SPEED_LOWGPIO_SPEED_FREQ_LOW#defineGPIO_SPEED_MEDIUMGPIO_SPEED_FREQ_MEDIUM#defineGPIO_SPEED_HIGHGPIO_SPEED_FREQ_HIGH#endif#defineGPIO_AF6_DFSDMGPIO_AF6_DFSDM1#ifdefined(STM32U5)||defined(STM32H5)#defineGPIO_AF0_RTC_50HzGPIO_AF0_RTC_50HZ#endif#ifdefined(STM32U5)#defineGPIO_AF0_S2DSTOPGPIO_AF0_SRDSTOP#defineGPIO_AF11_LPGPIOGPIO_AF11_LPGPIO1#endif#ifdefined(STM32WBA)#defineGPIO_AF11_RF_ANTSW0GPIO_AF11_RF#defineGPIO_AF11_RF_ANTSW1GPIO_AF11_RF#defineGPIO_AF11_RF_ANTSW2GPIO_AF11_RF#defineGPIO_AF11_RF_IO1GPIO_AF11_RF#defineGPIO_AF11_RF_IO2GPIO_AF11_RF#defineGPIO_AF11_RF_IO3GPIO_AF11_RF#defineGPIO_AF11_RF_IO4GPIO_AF11_RF#defineGPIO_AF11_RF_IO5GPIO_AF11_RF#defineGPIO_AF11_RF_IO6GPIO_AF11_RF#defineGPIO_AF11_RF_IO7GPIO_AF11_RF#defineGPIO_AF11_RF_IO8GPIO_AF11_RF#defineGPIO_AF11_RF_IO9GPIO_AF11_RF#endif#ifdefined(STM32U5)#defineGTZC_PERIPH_DCMIGTZC_PERIPH_DCMI_PSSI#defineGTZC_PERIPH_LTDCGTZC_PERIPH_LTDCUSB#endif#ifdefined(STM32H5)#defineGTZC_PERIPH_DAC12GTZC_PERIPH_DAC1#defineGTZC_PERIPH_ADC12GTZC_PERIPH_ADC#defineGTZC_PERIPH_USBFSGTZC_PERIPH_USB#endif#ifdefined(STM32H5)||defined(STM32U5)#defineGTZC_MCPBB_NB_VCTR_REG_MAXGTZC_MPCBB_NB_VCTR_REG_MAX#defineGTZC_MCPBB_NB_LCK_VCTR_REG_MAXGTZC_MPCBB_NB_LCK_VCTR_REG_MAX#defineGTZC_MCPBB_SUPERBLOCK_UNLOCKEDGTZC_MPCBB_SUPERBLOCK_UNLOCKED#defineGTZC_MCPBB_SUPERBLOCK_LOCKEDGTZC_MPCBB_SUPERBLOCK_LOCKED#defineGTZC_MCPBB_BLOCK_NSECGTZC_MPCBB_BLOCK_NSEC#defineGTZC_MCPBB_BLOCK_SECGTZC_MPCBB_BLOCK_SEC#defineGTZC_MCPBB_BLOCK_NPRIVGTZC_MPCBB_BLOCK_NPRIV#defineGTZC_MCPBB_BLOCK_PRIVGTZC_MPCBB_BLOCK_PRIV#defineGTZC_MCPBB_LOCK_OFFGTZC_MPCBB_LOCK_OFF#defineGTZC_MCPBB_LOCK_ONGTZC_MPCBB_LOCK_ON#endif#defineHRTIM_TIMDELAYEDPROTECTION_DISABLEDHRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED#defineHRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6#defineHRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6#defineHRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6#defineHRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6#defineHRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7#defineHRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7#defineHRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7#defineHRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7#define__HAL_HRTIM_SetCounter__HAL_HRTIM_SETCOUNTER#define__HAL_HRTIM_GetCounter__HAL_HRTIM_GETCOUNTER#define__HAL_HRTIM_SetPeriod__HAL_HRTIM_SETPERIOD#define__HAL_HRTIM_GetPeriod__HAL_HRTIM_GETPERIOD#define__HAL_HRTIM_SetClockPrescaler__HAL_HRTIM_SETCLOCKPRESCALER#define__HAL_HRTIM_GetClockPrescaler__HAL_HRTIM_GETCLOCKPRESCALER#define__HAL_HRTIM_SetCompare__HAL_HRTIM_SETCOMPARE#define__HAL_HRTIM_GetCompare__HAL_HRTIM_GETCOMPARE#ifdefined(STM32G4)#defineHAL_HRTIM_ExternalEventCounterConfigHAL_HRTIM_ExtEventCounterConfig#defineHAL_HRTIM_ExternalEventCounterEnableHAL_HRTIM_ExtEventCounterEnable#defineHAL_HRTIM_ExternalEventCounterDisableHAL_HRTIM_ExtEventCounterDisable#defineHAL_HRTIM_ExternalEventCounterResetHAL_HRTIM_ExtEventCounterReset#defineHRTIM_TIMEEVENT_AHRTIM_EVENTCOUNTER_A#defineHRTIM_TIMEEVENT_BHRTIM_EVENTCOUNTER_B#defineHRTIM_TIMEEVENTRESETMODE_UNCONDITIONALHRTIM_EVENTCOUNTER_RSTMODE_UNCONDITIONAL#defineHRTIM_TIMEEVENTRESETMODE_CONDITIONALHRTIM_EVENTCOUNTER_RSTMODE_CONDITIONAL#endif#ifdefined(STM32H7)#defineHRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1HRTIM_OUTPUTSET_TIMEV_1#defineHRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2HRTIM_OUTPUTSET_TIMEV_2#defineHRTIM_OUTPUTSET_TIMAEV3_TIMCCMP2HRTIM_OUTPUTSET_TIMEV_3#defineHRTIM_OUTPUTSET_TIMAEV4_TIMCCMP3HRTIM_OUTPUTSET_TIMEV_4#defineHRTIM_OUTPUTSET_TIMAEV5_TIMDCMP1HRTIM_OUTPUTSET_TIMEV_5#defineHRTIM_OUTPUTSET_TIMAEV6_TIMDCMP2HRTIM_OUTPUTSET_TIMEV_6#defineHRTIM_OUTPUTSET_TIMAEV7_TIMECMP3HRTIM_OUTPUTSET_TIMEV_7#defineHRTIM_OUTPUTSET_TIMAEV8_TIMECMP4HRTIM_OUTPUTSET_TIMEV_8#defineHRTIM_OUTPUTSET_TIMAEV9_TIMFCMP4HRTIM_OUTPUTSET_TIMEV_9#defineHRTIM_OUTPUTSET_TIMBEV1_TIMACMP1HRTIM_OUTPUTSET_TIMEV_1#defineHRTIM_OUTPUTSET_TIMBEV2_TIMACMP2HRTIM_OUTPUTSET_TIMEV_2#defineHRTIM_OUTPUTSET_TIMBEV3_TIMCCMP3HRTIM_OUTPUTSET_TIMEV_3#defineHRTIM_OUTPUTSET_TIMBEV4_TIMCCMP4HRTIM_OUTPUTSET_TIMEV_4#defineHRTIM_OUTPUTSET_TIMBEV5_TIMDCMP3HRTIM_OUTPUTSET_TIMEV_5#defineHRTIM_OUTPUTSET_TIMBEV6_TIMDCMP4HRTIM_OUTPUTSET_TIMEV_6#defineHRTIM_OUTPUTSET_TIMBEV7_TIMECMP1HRTIM_OUTPUTSET_TIMEV_7#defineHRTIM_OUTPUTSET_TIMBEV8_TIMECMP2HRTIM_OUTPUTSET_TIMEV_8#defineHRTIM_OUTPUTSET_TIMBEV9_TIMFCMP3HRTIM_OUTPUTSET_TIMEV_9#defineHRTIM_OUTPUTSET_TIMCEV1_TIMACMP1HRTIM_OUTPUTSET_TIMEV_1#defineHRTIM_OUTPUTSET_TIMCEV2_TIMACMP2HRTIM_OUTPUTSET_TIMEV_2#defineHRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2HRTIM_OUTPUTSET_TIMEV_3#defineHRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3HRTIM_OUTPUTSET_TIMEV_4#defineHRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2HRTIM_OUTPUTSET_TIMEV_5#defineHRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4HRTIM_OUTPUTSET_TIMEV_6#defineHRTIM_OUTPUTSET_TIMCEV7_TIMECMP3HRTIM_OUTPUTSET_TIMEV_7#defineHRTIM_OUTPUTSET_TIMCEV8_TIMECMP4HRTIM_OUTPUTSET_TIMEV_8#defineHRTIM_OUTPUTSET_TIMCEV9_TIMFCMP2HRTIM_OUTPUTSET_TIMEV_9#defineHRTIM_OUTPUTSET_TIMDEV1_TIMACMP1HRTIM_OUTPUTSET_TIMEV_1#defineHRTIM_OUTPUTSET_TIMDEV2_TIMACMP4HRTIM_OUTPUTSET_TIMEV_2#defineHRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2HRTIM_OUTPUTSET_TIMEV_3#defineHRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4HRTIM_OUTPUTSET_TIMEV_4#defineHRTIM_OUTPUTSET_TIMDEV5_TIMCCMP4HRTIM_OUTPUTSET_TIMEV_5#defineHRTIM_OUTPUTSET_TIMDEV6_TIMECMP1HRTIM_OUTPUTSET_TIMEV_6#defineHRTIM_OUTPUTSET_TIMDEV7_TIMECMP4HRTIM_OUTPUTSET_TIMEV_7#defineHRTIM_OUTPUTSET_TIMDEV8_TIMFCMP1HRTIM_OUTPUTSET_TIMEV_8#defineHRTIM_OUTPUTSET_TIMDEV9_TIMFCMP3HRTIM_OUTPUTSET_TIMEV_9#defineHRTIM_OUTPUTSET_TIMEEV1_TIMACMP4HRTIM_OUTPUTSET_TIMEV_1#defineHRTIM_OUTPUTSET_TIMEEV2_TIMBCMP3HRTIM_OUTPUTSET_TIMEV_2#defineHRTIM_OUTPUTSET_TIMEEV3_TIMBCMP4HRTIM_OUTPUTSET_TIMEV_3#defineHRTIM_OUTPUTSET_TIMEEV4_TIMCCMP1HRTIM_OUTPUTSET_TIMEV_4#defineHRTIM_OUTPUTSET_TIMEEV5_TIMDCMP2HRTIM_OUTPUTSET_TIMEV_5#defineHRTIM_OUTPUTSET_TIMEEV6_TIMDCMP1HRTIM_OUTPUTSET_TIMEV_6#defineHRTIM_OUTPUTSET_TIMEEV7_TIMDCMP2HRTIM_OUTPUTSET_TIMEV_7#defineHRTIM_OUTPUTSET_TIMEEV8_TIMFCMP3HRTIM_OUTPUTSET_TIMEV_8#defineHRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4HRTIM_OUTPUTSET_TIMEV_9#defineHRTIM_OUTPUTSET_TIMFEV1_TIMACMP3HRTIM_OUTPUTSET_TIMEV_1#defineHRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1HRTIM_OUTPUTSET_TIMEV_2#defineHRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4HRTIM_OUTPUTSET_TIMEV_3#defineHRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1HRTIM_OUTPUTSET_TIMEV_4#defineHRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4HRTIM_OUTPUTSET_TIMEV_5#defineHRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3HRTIM_OUTPUTSET_TIMEV_6#defineHRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4HRTIM_OUTPUTSET_TIMEV_7#defineHRTIM_OUTPUTSET_TIMFEV8_TIMECMP2HRTIM_OUTPUTSET_TIMEV_8#defineHRTIM_OUTPUTSET_TIMFEV9_TIMECMP3HRTIM_OUTPUTSET_TIMEV_9#defineHRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1HRTIM_OUTPUTSET_TIMEV_1#defineHRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2HRTIM_OUTPUTSET_TIMEV_2#defineHRTIM_OUTPUTRESET_TIMAEV3_TIMCCMP2HRTIM_OUTPUTSET_TIMEV_3#defineHRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP3HRTIM_OUTPUTSET_TIMEV_4#defineHRTIM_OUTPUTRESET_TIMAEV5_TIMDCMP1HRTIM_OUTPUTSET_TIMEV_5#defineHRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP2HRTIM_OUTPUTSET_TIMEV_6#defineHRTIM_OUTPUTRESET_TIMAEV7_TIMECMP3HRTIM_OUTPUTSET_TIMEV_7#defineHRTIM_OUTPUTRESET_TIMAEV8_TIMECMP4HRTIM_OUTPUTSET_TIMEV_8#defineHRTIM_OUTPUTRESET_TIMAEV9_TIMFCMP4HRTIM_OUTPUTSET_TIMEV_9#defineHRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1HRTIM_OUTPUTSET_TIMEV_1#defineHRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2HRTIM_OUTPUTSET_TIMEV_2#defineHRTIM_OUTPUTRESET_TIMBEV3_TIMCCMP3HRTIM_OUTPUTSET_TIMEV_3#defineHRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP4HRTIM_OUTPUTSET_TIMEV_4#defineHRTIM_OUTPUTRESET_TIMBEV5_TIMDCMP3HRTIM_OUTPUTSET_TIMEV_5#defineHRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP4HRTIM_OUTPUTSET_TIMEV_6#defineHRTIM_OUTPUTRESET_TIMBEV7_TIMECMP1HRTIM_OUTPUTSET_TIMEV_7#defineHRTIM_OUTPUTRESET_TIMBEV8_TIMECMP2HRTIM_OUTPUTSET_TIMEV_8#defineHRTIM_OUTPUTRESET_TIMBEV9_TIMFCMP3HRTIM_OUTPUTSET_TIMEV_9#defineHRTIM_OUTPUTRESET_TIMCEV1_TIMACMP1HRTIM_OUTPUTSET_TIMEV_1#defineHRTIM_OUTPUTRESET_TIMCEV2_TIMACMP2HRTIM_OUTPUTSET_TIMEV_2#defineHRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2HRTIM_OUTPUTSET_TIMEV_3#defineHRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3HRTIM_OUTPUTSET_TIMEV_4#defineHRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2HRTIM_OUTPUTSET_TIMEV_5#defineHRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4HRTIM_OUTPUTSET_TIMEV_6#defineHRTIM_OUTPUTRESET_TIMCEV7_TIMECMP3HRTIM_OUTPUTSET_TIMEV_7#defineHRTIM_OUTPUTRESET_TIMCEV8_TIMECMP4HRTIM_OUTPUTSET_TIMEV_8#defineHRTIM_OUTPUTRESET_TIMCEV9_TIMFCMP2HRTIM_OUTPUTSET_TIMEV_9#defineHRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1HRTIM_OUTPUTSET_TIMEV_1#defineHRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4HRTIM_OUTPUTSET_TIMEV_2#defineHRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2HRTIM_OUTPUTSET_TIMEV_3#defineHRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4HRTIM_OUTPUTSET_TIMEV_4#defineHRTIM_OUTPUTRESET_TIMDEV5_TIMCCMP4HRTIM_OUTPUTSET_TIMEV_5#defineHRTIM_OUTPUTRESET_TIMDEV6_TIMECMP1HRTIM_OUTPUTSET_TIMEV_6#defineHRTIM_OUTPUTRESET_TIMDEV7_TIMECMP4HRTIM_OUTPUTSET_TIMEV_7#defineHRTIM_OUTPUTRESET_TIMDEV8_TIMFCMP1HRTIM_OUTPUTSET_TIMEV_8#defineHRTIM_OUTPUTRESET_TIMDEV9_TIMFCMP3HRTIM_OUTPUTSET_TIMEV_9#defineHRTIM_OUTPUTRESET_TIMEEV1_TIMACMP4HRTIM_OUTPUTSET_TIMEV_1#defineHRTIM_OUTPUTRESET_TIMEEV2_TIMBCMP3HRTIM_OUTPUTSET_TIMEV_2#defineHRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP4HRTIM_OUTPUTSET_TIMEV_3#defineHRTIM_OUTPUTRESET_TIMEEV4_TIMCCMP1HRTIM_OUTPUTSET_TIMEV_4#defineHRTIM_OUTPUTRESET_TIMEEV5_TIMDCMP2HRTIM_OUTPUTSET_TIMEV_5#defineHRTIM_OUTPUTRESET_TIMEEV6_TIMDCMP1HRTIM_OUTPUTSET_TIMEV_6#defineHRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP2HRTIM_OUTPUTSET_TIMEV_7#defineHRTIM_OUTPUTRESET_TIMEEV8_TIMFCMP3HRTIM_OUTPUTSET_TIMEV_8#defineHRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4HRTIM_OUTPUTSET_TIMEV_9#defineHRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3HRTIM_OUTPUTSET_TIMEV_1#defineHRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1HRTIM_OUTPUTSET_TIMEV_2#defineHRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4HRTIM_OUTPUTSET_TIMEV_3#defineHRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1HRTIM_OUTPUTSET_TIMEV_4#defineHRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4HRTIM_OUTPUTSET_TIMEV_5#defineHRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3HRTIM_OUTPUTSET_TIMEV_6#defineHRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4HRTIM_OUTPUTSET_TIMEV_7#defineHRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2HRTIM_OUTPUTSET_TIMEV_8#defineHRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3HRTIM_OUTPUTSET_TIMEV_9#endif#ifdefined(STM32F3)#defineHRTIM_EVENTSRC_1(0x00000000U)#defineHRTIM_EVENTSRC_2(HRTIM_EECR1_EE1SRC_0)#defineHRTIM_EVENTSRC_3(HRTIM_EECR1_EE1SRC_1)#defineHRTIM_EVENTSRC_4(HRTIM_EECR1_EE1SRC_1|HRTIM_EECR1_EE1SRC_0)#defineHRTIM_CALIBRATIONRATE_73000x00000000U#defineHRTIM_CALIBRATIONRATE_910(HRTIM_DLLCR_CALRTE_0)#defineHRTIM_CALIBRATIONRATE_114(HRTIM_DLLCR_CALRTE_1)#defineHRTIM_CALIBRATIONRATE_14(HRTIM_DLLCR_CALRTE_1|HRTIM_DLLCR_CALRTE_0)#endif#defineI2C_DUALADDRESS_DISABLEDI2C_DUALADDRESS_DISABLE#defineI2C_DUALADDRESS_ENABLEDI2C_DUALADDRESS_ENABLE#defineI2C_GENERALCALL_DISABLEDI2C_GENERALCALL_DISABLE#defineI2C_GENERALCALL_ENABLEDI2C_GENERALCALL_ENABLE#defineI2C_NOSTRETCH_DISABLEDI2C_NOSTRETCH_DISABLE#defineI2C_NOSTRETCH_ENABLEDI2C_NOSTRETCH_ENABLE#defineI2C_ANALOGFILTER_ENABLEDI2C_ANALOGFILTER_ENABLE#defineI2C_ANALOGFILTER_DISABLEDI2C_ANALOGFILTER_DISABLE#ifdefined(STM32F0)||defined(STM32F1)||defined(STM32F3)||defined(STM32G0)||defined(STM32L4)||\defined(STM32L1)||defined(STM32F7)#defineHAL_I2C_STATE_MEM_BUSY_TXHAL_I2C_STATE_BUSY_TX#defineHAL_I2C_STATE_MEM_BUSY_RXHAL_I2C_STATE_BUSY_RX#defineHAL_I2C_STATE_MASTER_BUSY_TXHAL_I2C_STATE_BUSY_TX#defineHAL_I2C_STATE_MASTER_BUSY_RXHAL_I2C_STATE_BUSY_RX#defineHAL_I2C_STATE_SLAVE_BUSY_TXHAL_I2C_STATE_BUSY_TX#defineHAL_I2C_STATE_SLAVE_BUSY_RXHAL_I2C_STATE_BUSY_RX#endif#defineIRDA_ONE_BIT_SAMPLE_DISABLEDIRDA_ONE_BIT_SAMPLE_DISABLE#defineIRDA_ONE_BIT_SAMPLE_ENABLEDIRDA_ONE_BIT_SAMPLE_ENABLE#defineKR_KEY_RELOADIWDG_KEY_RELOAD#defineKR_KEY_ENABLEIWDG_KEY_ENABLE#defineKR_KEY_EWAIWDG_KEY_WRITE_ACCESS_ENABLE#defineKR_KEY_DWAIWDG_KEY_WRITE_ACCESS_DISABLE#defineLPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTIONLPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION#defineLPTIM_CLOCKSAMPLETIME_2TRANSISTIONSLPTIM_CLOCKSAMPLETIME_2TRANSITIONS#defineLPTIM_CLOCKSAMPLETIME_4TRANSISTIONSLPTIM_CLOCKSAMPLETIME_4TRANSITIONS#defineLPTIM_CLOCKSAMPLETIME_8TRANSISTIONSLPTIM_CLOCKSAMPLETIME_8TRANSITIONS#defineLPTIM_CLOCKPOLARITY_RISINGEDGELPTIM_CLOCKPOLARITY_RISING#defineLPTIM_CLOCKPOLARITY_FALLINGEDGELPTIM_CLOCKPOLARITY_FALLING#defineLPTIM_CLOCKPOLARITY_BOTHEDGESLPTIM_CLOCKPOLARITY_RISING_FALLING#defineLPTIM_TRIGSAMPLETIME_DIRECTTRANSISTIONLPTIM_TRIGSAMPLETIME_DIRECTTRANSITION#defineLPTIM_TRIGSAMPLETIME_2TRANSISTIONSLPTIM_TRIGSAMPLETIME_2TRANSITIONS#defineLPTIM_TRIGSAMPLETIME_4TRANSISTIONSLPTIM_TRIGSAMPLETIME_4TRANSITIONS#defineLPTIM_TRIGSAMPLETIME_8TRANSISTIONSLPTIM_TRIGSAMPLETIME_8TRANSITIONS#defineLPTIM_TRIGSAMPLETIME_2TRANSITIONLPTIM_TRIGSAMPLETIME_2TRANSITIONS#defineLPTIM_TRIGSAMPLETIME_4TRANSITIONLPTIM_TRIGSAMPLETIME_4TRANSITIONS#defineLPTIM_TRIGSAMPLETIME_8TRANSITIONLPTIM_TRIGSAMPLETIME_8TRANSITIONS#defineHAL_LPTIM_ReadCompareHAL_LPTIM_ReadCapturedValue#ifdefined(STM32U5)#defineLPTIM_ISR_CC1LPTIM_ISR_CC1IF#defineLPTIM_ISR_CC2LPTIM_ISR_CC2IF#defineLPTIM_CHANNEL_ALL0x00000000U#endif#defineHAL_NAND_Read_PageHAL_NAND_Read_Page_8b#defineHAL_NAND_Write_PageHAL_NAND_Write_Page_8b#defineHAL_NAND_Read_SpareAreaHAL_NAND_Read_SpareArea_8b#defineHAL_NAND_Write_SpareAreaHAL_NAND_Write_SpareArea_8b#defineNAND_AddressTypedefNAND_AddressTypeDef#define__ARRAY_ADDRESSARRAY_ADDRESS#define__ADDR_1st_CYCLEADDR_1ST_CYCLE#define__ADDR_2nd_CYCLEADDR_2ND_CYCLE#define__ADDR_3rd_CYCLEADDR_3RD_CYCLE#define__ADDR_4th_CYCLEADDR_4TH_CYCLE#defineNOR_StatusTypedefHAL_NOR_StatusTypeDef#defineNOR_SUCCESSHAL_NOR_STATUS_SUCCESS#defineNOR_ONGOINGHAL_NOR_STATUS_ONGOING#defineNOR_ERRORHAL_NOR_STATUS_ERROR#defineNOR_TIMEOUTHAL_NOR_STATUS_TIMEOUT#define__NOR_WRITENOR_WRITE#define__NOR_ADDR_SHIFTNOR_ADDR_SHIFT#defineOPAMP_NONINVERTINGINPUT_VP0OPAMP_NONINVERTINGINPUT_IO0#defineOPAMP_NONINVERTINGINPUT_VP1OPAMP_NONINVERTINGINPUT_IO1#defineOPAMP_NONINVERTINGINPUT_VP2OPAMP_NONINVERTINGINPUT_IO2#defineOPAMP_NONINVERTINGINPUT_VP3OPAMP_NONINVERTINGINPUT_IO3#defineOPAMP_SEC_NONINVERTINGINPUT_VP0OPAMP_SEC_NONINVERTINGINPUT_IO0#defineOPAMP_SEC_NONINVERTINGINPUT_VP1OPAMP_SEC_NONINVERTINGINPUT_IO1#defineOPAMP_SEC_NONINVERTINGINPUT_VP2OPAMP_SEC_NONINVERTINGINPUT_IO2#defineOPAMP_SEC_NONINVERTINGINPUT_VP3OPAMP_SEC_NONINVERTINGINPUT_IO3#defineOPAMP_INVERTINGINPUT_VM0OPAMP_INVERTINGINPUT_IO0#defineOPAMP_INVERTINGINPUT_VM1OPAMP_INVERTINGINPUT_IO1#defineIOPAMP_INVERTINGINPUT_VM0OPAMP_INVERTINGINPUT_IO0#defineIOPAMP_INVERTINGINPUT_VM1OPAMP_INVERTINGINPUT_IO1#defineOPAMP_SEC_INVERTINGINPUT_VM0OPAMP_SEC_INVERTINGINPUT_IO0#defineOPAMP_SEC_INVERTINGINPUT_VM1OPAMP_SEC_INVERTINGINPUT_IO1#defineOPAMP_INVERTINGINPUT_VINMOPAMP_SEC_INVERTINGINPUT_IO1#defineOPAMP_PGACONNECT_NOOPAMP_PGA_CONNECT_INVERTINGINPUT_NO#defineOPAMP_PGACONNECT_VM0OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0#defineOPAMP_PGACONNECT_VM1OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1#ifdefined(STM32L1)||defined(STM32L4)||defined(STM32L5)||defined(STM32H7)||defined(STM32G4)||defined(STM32U5)#defineHAL_OPAMP_MSP_INIT_CB_IDHAL_OPAMP_MSPINIT_CB_ID#defineHAL_OPAMP_MSP_DEINIT_CB_IDHAL_OPAMP_MSPDEINIT_CB_ID#endif#ifdefined(STM32L4)||defined(STM32L5)#defineOPAMP_POWERMODE_NORMALOPAMP_POWERMODE_NORMALPOWER#elifdefined(STM32G4)#defineOPAMP_POWERMODE_NORMALOPAMP_POWERMODE_NORMALSPEED#endif#defineI2S_STANDARD_PHILLIPSI2S_STANDARD_PHILIPS#ifdefined(STM32H7)#defineI2S_IT_TXEI2S_IT_TXP#defineI2S_IT_RXNEI2S_IT_RXP#defineI2S_FLAG_TXEI2S_FLAG_TXP#defineI2S_FLAG_RXNEI2S_FLAG_RXP#endif#ifdefined(STM32F7)#defineI2S_CLOCK_SYSCLKI2S_CLOCK_PLL#endif#defineCF_DATAATA_DATA#defineCF_SECTOR_COUNTATA_SECTOR_COUNT#defineCF_SECTOR_NUMBERATA_SECTOR_NUMBER#defineCF_CYLINDER_LOWATA_CYLINDER_LOW#defineCF_CYLINDER_HIGHATA_CYLINDER_HIGH#defineCF_CARD_HEADATA_CARD_HEAD#defineCF_STATUS_CMDATA_STATUS_CMD#defineCF_STATUS_CMD_ALTERNATEATA_STATUS_CMD_ALTERNATE#defineCF_COMMON_DATA_AREAATA_COMMON_DATA_AREA#defineCF_READ_SECTOR_CMDATA_READ_SECTOR_CMD#defineCF_WRITE_SECTOR_CMDATA_WRITE_SECTOR_CMD#defineCF_ERASE_SECTOR_CMDATA_ERASE_SECTOR_CMD#defineCF_IDENTIFY_CMDATA_IDENTIFY_CMD#definePCCARD_StatusTypedefHAL_PCCARD_StatusTypeDef#definePCCARD_SUCCESSHAL_PCCARD_STATUS_SUCCESS#definePCCARD_ONGOINGHAL_PCCARD_STATUS_ONGOING#definePCCARD_ERRORHAL_PCCARD_STATUS_ERROR#definePCCARD_TIMEOUTHAL_PCCARD_STATUS_TIMEOUT#defineFORMAT_BINRTC_FORMAT_BIN#defineFORMAT_BCDRTC_FORMAT_BCD#defineRTC_ALARMSUBSECONDMASK_NoneRTC_ALARMSUBSECONDMASK_NONE#defineRTC_TAMPERERASEBACKUP_DISABLEDRTC_TAMPER_ERASE_BACKUP_DISABLE#defineRTC_TAMPERMASK_FLAG_DISABLEDRTC_TAMPERMASK_FLAG_DISABLE#defineRTC_TAMPERMASK_FLAG_ENABLEDRTC_TAMPERMASK_FLAG_ENABLE#defineRTC_MASKTAMPERFLAG_DISABLEDRTC_TAMPERMASK_FLAG_DISABLE#defineRTC_MASKTAMPERFLAG_ENABLEDRTC_TAMPERMASK_FLAG_ENABLE#defineRTC_TAMPERERASEBACKUP_ENABLEDRTC_TAMPER_ERASE_BACKUP_ENABLE#defineRTC_TAMPER1_2_INTERRUPTRTC_ALL_TAMPER_INTERRUPT#defineRTC_TAMPER1_2_3_INTERRUPTRTC_ALL_TAMPER_INTERRUPT#defineRTC_TIMESTAMPPIN_PC13RTC_TIMESTAMPPIN_DEFAULT#defineRTC_TIMESTAMPPIN_PA0RTC_TIMESTAMPPIN_POS1#defineRTC_TIMESTAMPPIN_PI8RTC_TIMESTAMPPIN_POS1#defineRTC_TIMESTAMPPIN_PC1RTC_TIMESTAMPPIN_POS2#defineRTC_OUTPUT_REMAP_PC13RTC_OUTPUT_REMAP_NONE#defineRTC_OUTPUT_REMAP_PB14RTC_OUTPUT_REMAP_POS1#defineRTC_OUTPUT_REMAP_PB2RTC_OUTPUT_REMAP_POS1#defineRTC_TAMPERPIN_PC13RTC_TAMPERPIN_DEFAULT#defineRTC_TAMPERPIN_PA0RTC_TAMPERPIN_POS1#defineRTC_TAMPERPIN_PI8RTC_TAMPERPIN_POS1#ifdefined(STM32H5)||defined(STM32H7RS)#defineTAMP_SECRETDEVICE_ERASE_NONETAMP_DEVICESECRETS_ERASE_NONE#defineTAMP_SECRETDEVICE_ERASE_BKP_SRAMTAMP_DEVICESECRETS_ERASE_BKPSRAM#endif#ifdefined(STM32WBA)#defineTAMP_SECRETDEVICE_ERASE_NONETAMP_DEVICESECRETS_ERASE_NONE#defineTAMP_SECRETDEVICE_ERASE_SRAM2TAMP_DEVICESECRETS_ERASE_SRAM2#defineTAMP_SECRETDEVICE_ERASE_RHUKTAMP_DEVICESECRETS_ERASE_RHUK#defineTAMP_SECRETDEVICE_ERASE_ICACHETAMP_DEVICESECRETS_ERASE_ICACHE#defineTAMP_SECRETDEVICE_ERASE_SAES_AES_HASHTAMP_DEVICESECRETS_ERASE_SAES_AES_HASH#defineTAMP_SECRETDEVICE_ERASE_PKA_SRAMTAMP_DEVICESECRETS_ERASE_PKA_SRAM#defineTAMP_SECRETDEVICE_ERASE_ALLTAMP_DEVICESECRETS_ERASE_ALL#endif#ifdefined(STM32H5)||defined(STM32WBA)||defined(STM32H7RS)#defineTAMP_SECRETDEVICE_ERASE_DISABLETAMP_DEVICESECRETS_ERASE_NONE#defineTAMP_SECRETDEVICE_ERASE_ENABLETAMP_SECRETDEVICE_ERASE_ALL#endif#ifdefined(STM32F7)#defineRTC_TAMPCR_TAMPXERTC_TAMPER_ENABLE_BITS_MASK#defineRTC_TAMPCR_TAMPXIERTC_TAMPER_IT_ENABLE_BITS_MASK#endif#ifdefined(STM32H7)#defineRTC_TAMPCR_TAMPXERTC_TAMPER_X#defineRTC_TAMPCR_TAMPXIERTC_TAMPER_X_INTERRUPT#endif#ifdefined(STM32F7)||defined(STM32H7)||defined(STM32L0)#defineRTC_TAMPER1_INTERRUPTRTC_IT_TAMP1#defineRTC_TAMPER2_INTERRUPTRTC_IT_TAMP2#defineRTC_TAMPER3_INTERRUPTRTC_IT_TAMP3#defineRTC_ALL_TAMPER_INTERRUPTRTC_IT_TAMP#endif#defineSMARTCARD_NACK_ENABLEDSMARTCARD_NACK_ENABLE#defineSMARTCARD_NACK_DISABLEDSMARTCARD_NACK_DISABLE#defineSMARTCARD_ONEBIT_SAMPLING_DISABLEDSMARTCARD_ONE_BIT_SAMPLE_DISABLE#defineSMARTCARD_ONEBIT_SAMPLING_ENABLEDSMARTCARD_ONE_BIT_SAMPLE_ENABLE#defineSMARTCARD_ONEBIT_SAMPLING_DISABLESMARTCARD_ONE_BIT_SAMPLE_DISABLE#defineSMARTCARD_ONEBIT_SAMPLING_ENABLESMARTCARD_ONE_BIT_SAMPLE_ENABLE#defineSMARTCARD_TIMEOUT_DISABLEDSMARTCARD_TIMEOUT_DISABLE#defineSMARTCARD_TIMEOUT_ENABLEDSMARTCARD_TIMEOUT_ENABLE#defineSMARTCARD_LASTBIT_DISABLEDSMARTCARD_LASTBIT_DISABLE#defineSMARTCARD_LASTBIT_ENABLEDSMARTCARD_LASTBIT_ENABLE#defineSMBUS_DUALADDRESS_DISABLEDSMBUS_DUALADDRESS_DISABLE#defineSMBUS_DUALADDRESS_ENABLEDSMBUS_DUALADDRESS_ENABLE#defineSMBUS_GENERALCALL_DISABLEDSMBUS_GENERALCALL_DISABLE#defineSMBUS_GENERALCALL_ENABLEDSMBUS_GENERALCALL_ENABLE#defineSMBUS_NOSTRETCH_DISABLEDSMBUS_NOSTRETCH_DISABLE#defineSMBUS_NOSTRETCH_ENABLEDSMBUS_NOSTRETCH_ENABLE#defineSMBUS_ANALOGFILTER_ENABLEDSMBUS_ANALOGFILTER_ENABLE#defineSMBUS_ANALOGFILTER_DISABLEDSMBUS_ANALOGFILTER_DISABLE#defineSMBUS_PEC_DISABLEDSMBUS_PEC_DISABLE#defineSMBUS_PEC_ENABLEDSMBUS_PEC_ENABLE#defineHAL_SMBUS_STATE_SLAVE_LISTENHAL_SMBUS_STATE_LISTEN#defineSPI_TIMODE_DISABLEDSPI_TIMODE_DISABLE#defineSPI_TIMODE_ENABLEDSPI_TIMODE_ENABLE#defineSPI_CRCCALCULATION_DISABLEDSPI_CRCCALCULATION_DISABLE#defineSPI_CRCCALCULATION_ENABLEDSPI_CRCCALCULATION_ENABLE#defineSPI_NSS_PULSE_DISABLEDSPI_NSS_PULSE_DISABLE#defineSPI_NSS_PULSE_ENABLEDSPI_NSS_PULSE_ENABLE#ifdefined(STM32H7)#defineSPI_FLAG_TXESPI_FLAG_TXP#defineSPI_FLAG_RXNESPI_FLAG_RXP#defineSPI_IT_TXESPI_IT_TXP#defineSPI_IT_RXNESPI_IT_RXP#defineSPI_FRLVL_EMPTYSPI_RX_FIFO_0PACKET#defineSPI_FRLVL_QUARTER_FULLSPI_RX_FIFO_1PACKET#defineSPI_FRLVL_HALF_FULLSPI_RX_FIFO_2PACKET#defineSPI_FRLVL_FULLSPI_RX_FIFO_3PACKET#endif#defineCCER_CCxE_MASKTIM_CCER_CCxE_MASK#defineCCER_CCxNE_MASKTIM_CCER_CCxNE_MASK#defineTIM_DMABase_CR1TIM_DMABASE_CR1#defineTIM_DMABase_CR2TIM_DMABASE_CR2#defineTIM_DMABase_SMCRTIM_DMABASE_SMCR#defineTIM_DMABase_DIERTIM_DMABASE_DIER#defineTIM_DMABase_SRTIM_DMABASE_SR#defineTIM_DMABase_EGRTIM_DMABASE_EGR#defineTIM_DMABase_CCMR1TIM_DMABASE_CCMR1#defineTIM_DMABase_CCMR2TIM_DMABASE_CCMR2#defineTIM_DMABase_CCERTIM_DMABASE_CCER#defineTIM_DMABase_CNTTIM_DMABASE_CNT#defineTIM_DMABase_PSCTIM_DMABASE_PSC#defineTIM_DMABase_ARRTIM_DMABASE_ARR#defineTIM_DMABase_RCRTIM_DMABASE_RCR#defineTIM_DMABase_CCR1TIM_DMABASE_CCR1#defineTIM_DMABase_CCR2TIM_DMABASE_CCR2#defineTIM_DMABase_CCR3TIM_DMABASE_CCR3#defineTIM_DMABase_CCR4TIM_DMABASE_CCR4#defineTIM_DMABase_BDTRTIM_DMABASE_BDTR#defineTIM_DMABase_DCRTIM_DMABASE_DCR#defineTIM_DMABase_DMARTIM_DMABASE_DMAR#defineTIM_DMABase_OR1TIM_DMABASE_OR1#defineTIM_DMABase_CCMR3TIM_DMABASE_CCMR3#defineTIM_DMABase_CCR5TIM_DMABASE_CCR5#defineTIM_DMABase_CCR6TIM_DMABASE_CCR6#defineTIM_DMABase_OR2TIM_DMABASE_OR2#defineTIM_DMABase_OR3TIM_DMABASE_OR3#defineTIM_DMABase_ORTIM_DMABASE_OR#defineTIM_EventSource_UpdateTIM_EVENTSOURCE_UPDATE#defineTIM_EventSource_CC1TIM_EVENTSOURCE_CC1#defineTIM_EventSource_CC2TIM_EVENTSOURCE_CC2#defineTIM_EventSource_CC3TIM_EVENTSOURCE_CC3#defineTIM_EventSource_CC4TIM_EVENTSOURCE_CC4#defineTIM_EventSource_COMTIM_EVENTSOURCE_COM#defineTIM_EventSource_TriggerTIM_EVENTSOURCE_TRIGGER#defineTIM_EventSource_BreakTIM_EVENTSOURCE_BREAK#defineTIM_EventSource_Break2TIM_EVENTSOURCE_BREAK2#defineTIM_DMABurstLength_1TransferTIM_DMABURSTLENGTH_1TRANSFER#defineTIM_DMABurstLength_2TransfersTIM_DMABURSTLENGTH_2TRANSFERS#defineTIM_DMABurstLength_3TransfersTIM_DMABURSTLENGTH_3TRANSFERS#defineTIM_DMABurstLength_4TransfersTIM_DMABURSTLENGTH_4TRANSFERS#defineTIM_DMABurstLength_5TransfersTIM_DMABURSTLENGTH_5TRANSFERS#defineTIM_DMABurstLength_6TransfersTIM_DMABURSTLENGTH_6TRANSFERS#defineTIM_DMABurstLength_7TransfersTIM_DMABURSTLENGTH_7TRANSFERS#defineTIM_DMABurstLength_8TransfersTIM_DMABURSTLENGTH_8TRANSFERS#defineTIM_DMABurstLength_9TransfersTIM_DMABURSTLENGTH_9TRANSFERS#defineTIM_DMABurstLength_10TransfersTIM_DMABURSTLENGTH_10TRANSFERS#defineTIM_DMABurstLength_11TransfersTIM_DMABURSTLENGTH_11TRANSFERS#defineTIM_DMABurstLength_12TransfersTIM_DMABURSTLENGTH_12TRANSFERS#defineTIM_DMABurstLength_13TransfersTIM_DMABURSTLENGTH_13TRANSFERS#defineTIM_DMABurstLength_14TransfersTIM_DMABURSTLENGTH_14TRANSFERS#defineTIM_DMABurstLength_15TransfersTIM_DMABURSTLENGTH_15TRANSFERS#defineTIM_DMABurstLength_16TransfersTIM_DMABURSTLENGTH_16TRANSFERS#defineTIM_DMABurstLength_17TransfersTIM_DMABURSTLENGTH_17TRANSFERS#defineTIM_DMABurstLength_18TransfersTIM_DMABURSTLENGTH_18TRANSFERS#ifdefined(STM32L0)#defineTIM22_TI1_GPIO1TIM22_TI1_GPIO#defineTIM22_TI1_GPIO2TIM22_TI1_GPIO#endif#ifdefined(STM32F3)#defineIS_TIM_HALL_INTERFACE_INSTANCEIS_TIM_HALL_SENSOR_INTERFACE_INSTANCE#endif#ifdefined(STM32H7)#defineTIM_TIM1_ETR_COMP1_OUTTIM_TIM1_ETR_COMP1#defineTIM_TIM1_ETR_COMP2_OUTTIM_TIM1_ETR_COMP2#defineTIM_TIM8_ETR_COMP1_OUTTIM_TIM8_ETR_COMP1#defineTIM_TIM8_ETR_COMP2_OUTTIM_TIM8_ETR_COMP2#defineTIM_TIM2_ETR_COMP1_OUTTIM_TIM2_ETR_COMP1#defineTIM_TIM2_ETR_COMP2_OUTTIM_TIM2_ETR_COMP2#defineTIM_TIM3_ETR_COMP1_OUTTIM_TIM3_ETR_COMP1#defineTIM_TIM1_TI1_COMP1_OUTTIM_TIM1_TI1_COMP1#defineTIM_TIM8_TI1_COMP2_OUTTIM_TIM8_TI1_COMP2#defineTIM_TIM2_TI4_COMP1_OUTTIM_TIM2_TI4_COMP1#defineTIM_TIM2_TI4_COMP2_OUTTIM_TIM2_TI4_COMP2#defineTIM_TIM2_TI4_COMP1COMP2_OUTTIM_TIM2_TI4_COMP1_COMP2#defineTIM_TIM3_TI1_COMP1_OUTTIM_TIM3_TI1_COMP1#defineTIM_TIM3_TI1_COMP2_OUTTIM_TIM3_TI1_COMP2#defineTIM_TIM3_TI1_COMP1COMP2_OUTTIM_TIM3_TI1_COMP1_COMP2#endif#ifdefined(STM32U5)#defineOCREF_CLEAR_SELECT_PosOCREF_CLEAR_SELECT_POS#defineOCREF_CLEAR_SELECT_MskOCREF_CLEAR_SELECT_MSK#endif#defineTSC_SYNC_POL_FALLTSC_SYNC_POLARITY_FALLING#defineTSC_SYNC_POL_RISE_HIGHTSC_SYNC_POLARITY_RISING#defineUART_ONEBIT_SAMPLING_DISABLEDUART_ONE_BIT_SAMPLE_DISABLE#defineUART_ONEBIT_SAMPLING_ENABLEDUART_ONE_BIT_SAMPLE_ENABLE#defineUART_ONE_BIT_SAMPLE_DISABLEDUART_ONE_BIT_SAMPLE_DISABLE#defineUART_ONE_BIT_SAMPLE_ENABLEDUART_ONE_BIT_SAMPLE_ENABLE#define__HAL_UART_ONEBIT_ENABLE__HAL_UART_ONE_BIT_SAMPLE_ENABLE#define__HAL_UART_ONEBIT_DISABLE__HAL_UART_ONE_BIT_SAMPLE_DISABLE#define__DIV_SAMPLING16UART_DIV_SAMPLING16#define__DIVMANT_SAMPLING16UART_DIVMANT_SAMPLING16#define__DIVFRAQ_SAMPLING16UART_DIVFRAQ_SAMPLING16#define__UART_BRR_SAMPLING16UART_BRR_SAMPLING16#define__DIV_SAMPLING8UART_DIV_SAMPLING8#define__DIVMANT_SAMPLING8UART_DIVMANT_SAMPLING8#define__DIVFRAQ_SAMPLING8UART_DIVFRAQ_SAMPLING8#define__UART_BRR_SAMPLING8UART_BRR_SAMPLING8#define__DIV_LPUARTUART_DIV_LPUART#defineUART_WAKEUPMETHODE_IDLELINEUART_WAKEUPMETHOD_IDLELINE#defineUART_WAKEUPMETHODE_ADDRESSMARKUART_WAKEUPMETHOD_ADDRESSMARK#defineUSART_CLOCK_DISABLEDUSART_CLOCK_DISABLE#defineUSART_CLOCK_ENABLEDUSART_CLOCK_ENABLE#defineUSARTNACK_ENABLEDUSART_NACK_ENABLE#defineUSARTNACK_DISABLEDUSART_NACK_DISABLE#defineCFR_BASEWWDG_CFR_BASE#defineCAN_FilterFIFO0CAN_FILTER_FIFO0#defineCAN_FilterFIFO1CAN_FILTER_FIFO1#defineCAN_IT_RQCP0CAN_IT_TME#defineCAN_IT_RQCP1CAN_IT_TME#defineCAN_IT_RQCP2CAN_IT_TME#defineINAK_TIMEOUTCAN_TIMEOUT_VALUE#defineSLAK_TIMEOUTCAN_TIMEOUT_VALUE#defineCAN_TXSTATUS_FAILED((uint8_t)0x00U)#defineCAN_TXSTATUS_OK((uint8_t)0x01U)#defineCAN_TXSTATUS_PENDING((uint8_t)0x02U)#defineVLAN_TAGETH_VLAN_TAG#defineMIN_ETH_PAYLOADETH_MIN_ETH_PAYLOAD#defineMAX_ETH_PAYLOADETH_MAX_ETH_PAYLOAD#defineJUMBO_FRAME_PAYLOADETH_JUMBO_FRAME_PAYLOAD#defineMACMIIAR_CR_MASKETH_MACMIIAR_CR_MASK#defineMACCR_CLEAR_MASKETH_MACCR_CLEAR_MASK#defineMACFCR_CLEAR_MASKETH_MACFCR_CLEAR_MASK#defineDMAOMR_CLEAR_MASKETH_DMAOMR_CLEAR_MASK#defineETH_MMCCR0x00000100U#defineETH_MMCRIR0x00000104U#defineETH_MMCTIR0x00000108U#defineETH_MMCRIMR0x0000010CU#defineETH_MMCTIMR0x00000110U#defineETH_MMCTGFSCCR0x0000014CU#defineETH_MMCTGFMSCCR0x00000150U#defineETH_MMCTGFCR0x00000168U#defineETH_MMCRFCECR0x00000194U#defineETH_MMCRFAECR0x00000198U#defineETH_MMCRGUFCR0x000001C4U#defineETH_MAC_TXFIFO_FULL0x02000000U#defineETH_MAC_TXFIFONOT_EMPTY0x01000000U#defineETH_MAC_TXFIFO_WRITE_ACTIVE0x00400000U#defineETH_MAC_TXFIFO_IDLE0x00000000U#defineETH_MAC_TXFIFO_READ0x00100000U#defineETH_MAC_TXFIFO_WAITING0x00200000U#defineETH_MAC_TXFIFO_WRITING0x00300000U#defineETH_MAC_TRANSMISSION_PAUSE0x00080000U#defineETH_MAC_TRANSMITFRAMECONTROLLER_IDLE0x00000000U#defineETH_MAC_TRANSMITFRAMECONTROLLER_WAITING0x00020000U#defineETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF0x00040000U#defineETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING0x00060000U#defineETH_MAC_MII_TRANSMIT_ACTIVE0x00010000U#defineETH_MAC_RXFIFO_EMPTY0x00000000U#defineETH_MAC_RXFIFO_BELOW_THRESHOLD0x00000100U#defineETH_MAC_RXFIFO_ABOVE_THRESHOLD0x00000200U#defineETH_MAC_RXFIFO_FULL0x00000300U#ifdefined(STM32F1)#else#defineETH_MAC_READCONTROLLER_IDLE0x00000000U#defineETH_MAC_READCONTROLLER_READING_DATA0x00000020U#defineETH_MAC_READCONTROLLER_READING_STATUS0x00000040U#endif#defineETH_MAC_READCONTROLLER_FLUSHING0x00000060U#defineETH_MAC_RXFIFO_WRITE_ACTIVE0x00000010U#defineETH_MAC_SMALL_FIFO_NOTACTIVE0x00000000U#defineETH_MAC_SMALL_FIFO_READ_ACTIVE0x00000002U#defineETH_MAC_SMALL_FIFO_WRITE_ACTIVE0x00000004U#defineETH_MAC_SMALL_FIFO_RW_ACTIVE0x00000006U#defineETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE0x00000001U#defineETH_TxPacketConfigETH_TxPacketConfigTypeDef#defineHAL_DCMI_ERROR_OVFHAL_DCMI_ERROR_OVR#defineDCMI_IT_OVFDCMI_IT_OVR#defineDCMI_FLAG_OVFRIDCMI_FLAG_OVRRI#defineDCMI_FLAG_OVFMIDCMI_FLAG_OVRMI#defineHAL_DCMI_ConfigCROPHAL_DCMI_ConfigCrop#defineHAL_DCMI_EnableCROPHAL_DCMI_EnableCrop#defineHAL_DCMI_DisableCROPHAL_DCMI_DisableCrop#ifdefined(STM32L4)||defined(STM32F7)||defined(STM32F427xx)||defined(STM32F437xx)\||defined(STM32F429xx)||defined(STM32F439xx)||defined(STM32F469xx)||defined(STM32F479xx)\||defined(STM32H7)#defineDMA2D_ARGB8888DMA2D_OUTPUT_ARGB8888#defineDMA2D_RGB888DMA2D_OUTPUT_RGB888#defineDMA2D_RGB565DMA2D_OUTPUT_RGB565#defineDMA2D_ARGB1555DMA2D_OUTPUT_ARGB1555#defineDMA2D_ARGB4444DMA2D_OUTPUT_ARGB4444#defineCM_ARGB8888DMA2D_INPUT_ARGB8888#defineCM_RGB888DMA2D_INPUT_RGB888#defineCM_RGB565DMA2D_INPUT_RGB565#defineCM_ARGB1555DMA2D_INPUT_ARGB1555#defineCM_ARGB4444DMA2D_INPUT_ARGB4444#defineCM_L8DMA2D_INPUT_L8#defineCM_AL44DMA2D_INPUT_AL44#defineCM_AL88DMA2D_INPUT_AL88#defineCM_L4DMA2D_INPUT_L4#defineCM_A8DMA2D_INPUT_A8#defineCM_A4DMA2D_INPUT_A4#endif#ifdefined(STM32L4)||defined(STM32F7)||defined(STM32F427xx)||defined(STM32F437xx)\||defined(STM32F429xx)||defined(STM32F439xx)||defined(STM32F469xx)||defined(STM32F479xx)\||defined(STM32H7)||defined(STM32U5)#defineHAL_DMA2D_DisableCLUTHAL_DMA2D_CLUTLoading_Abort#endif#defineHAL_CRYP_ComputationCpltCallbackHAL_CRYPEx_ComputationCpltCallback#ifdefined(STM32U5)#defineHAL_DCACHE_CleanInvalidateByAddrHAL_DCACHE_CleanInvalidByAddr#defineHAL_DCACHE_CleanInvalidateByAddr_ITHAL_DCACHE_CleanInvalidByAddr_IT#endif#if!defined(STM32F2)#defineHAL_HASHEx_IRQHandlerHAL_HASH_IRQHandler#endif#defineHAL_HASH_STATETypeDefHAL_HASH_StateTypeDef#defineHAL_HASHPhaseTypeDefHAL_HASH_PhaseTypeDef#defineHAL_HMAC_MD5_FinishHAL_HASH_MD5_Finish#defineHAL_HMAC_SHA1_FinishHAL_HASH_SHA1_Finish#defineHAL_HMAC_SHA224_FinishHAL_HASH_SHA224_Finish#defineHAL_HMAC_SHA256_FinishHAL_HASH_SHA256_Finish#defineHASH_AlgoSelection_SHA1HASH_ALGOSELECTION_SHA1#defineHASH_AlgoSelection_SHA224HASH_ALGOSELECTION_SHA224#defineHASH_AlgoSelection_SHA256HASH_ALGOSELECTION_SHA256#defineHASH_AlgoSelection_MD5HASH_ALGOSELECTION_MD5#defineHASH_AlgoMode_HASHHASH_ALGOMODE_HASH#defineHASH_AlgoMode_HMACHASH_ALGOMODE_HMAC#defineHASH_HMACKeyType_ShortKeyHASH_HMAC_KEYTYPE_SHORTKEY#defineHASH_HMACKeyType_LongKeyHASH_HMAC_KEYTYPE_LONGKEY#ifdefined(STM32L4)||defined(STM32L5)||defined(STM32F2)||defined(STM32F4)||defined(STM32F7)||defined(STM32H7)#defineHAL_HASH_MD5_AccumulateHAL_HASH_MD5_Accmlt#defineHAL_HASH_MD5_Accumulate_EndHAL_HASH_MD5_Accmlt_End#defineHAL_HASH_MD5_Accumulate_ITHAL_HASH_MD5_Accmlt_IT#defineHAL_HASH_MD5_Accumulate_End_ITHAL_HASH_MD5_Accmlt_End_IT#defineHAL_HASH_SHA1_AccumulateHAL_HASH_SHA1_Accmlt#defineHAL_HASH_SHA1_Accumulate_EndHAL_HASH_SHA1_Accmlt_End#defineHAL_HASH_SHA1_Accumulate_ITHAL_HASH_SHA1_Accmlt_IT#defineHAL_HASH_SHA1_Accumulate_End_ITHAL_HASH_SHA1_Accmlt_End_IT#defineHAL_HASHEx_SHA224_AccumulateHAL_HASHEx_SHA224_Accmlt#defineHAL_HASHEx_SHA224_Accumulate_EndHAL_HASHEx_SHA224_Accmlt_End#defineHAL_HASHEx_SHA224_Accumulate_ITHAL_HASHEx_SHA224_Accmlt_IT#defineHAL_HASHEx_SHA224_Accumulate_End_ITHAL_HASHEx_SHA224_Accmlt_End_IT#defineHAL_HASHEx_SHA256_AccumulateHAL_HASHEx_SHA256_Accmlt#defineHAL_HASHEx_SHA256_Accumulate_EndHAL_HASHEx_SHA256_Accmlt_End#defineHAL_HASHEx_SHA256_Accumulate_ITHAL_HASHEx_SHA256_Accmlt_IT#defineHAL_HASHEx_SHA256_Accumulate_End_ITHAL_HASHEx_SHA256_Accmlt_End_IT#endif#defineHAL_EnableDBGSleepModeHAL_DBGMCU_EnableDBGSleepMode#defineHAL_DisableDBGSleepModeHAL_DBGMCU_DisableDBGSleepMode#defineHAL_EnableDBGStopModeHAL_DBGMCU_EnableDBGStopMode#defineHAL_DisableDBGStopModeHAL_DBGMCU_DisableDBGStopMode#defineHAL_EnableDBGStandbyModeHAL_DBGMCU_EnableDBGStandbyMode#defineHAL_DisableDBGStandbyModeHAL_DBGMCU_DisableDBGStandbyMode#defineHAL_DBG_LowPowerConfig(Periph,cmd)(((cmd\)==ENABLE)?HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph):\HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph))#defineHAL_VREFINT_OutputSelectHAL_SYSCFG_VREFINT_OutputSelect#defineHAL_Lock_Cmd(cmd)(((cmd)==ENABLE)?HAL_SYSCFG_Enable_Lock_VREFINT():HAL_SYSCFG_Disable_Lock_VREFINT())#ifdefined(STM32L0)#else#defineHAL_VREFINT_Cmd(cmd)(((cmd)==ENABLE)?HAL_SYSCFG_EnableVREFINT():HAL_SYSCFG_DisableVREFINT())#endif#defineHAL_ADC_EnableBuffer_Cmd(cmd)(((cmd)==ENABLE)?HAL_ADCEx_EnableVREFINT():HAL_ADCEx_DisableVREFINT())#defineHAL_ADC_EnableBufferSensor_Cmd(cmd)(((cmd\)==ENABLE)?HAL_ADCEx_EnableVREFINTTempSensor():\HAL_ADCEx_DisableVREFINTTempSensor())#ifdefined(STM32H7A3xx)||defined(STM32H7B3xx)||defined(STM32H7B0xx)||defined(STM32H7A3xxQ)||\defined(STM32H7B3xxQ)||defined(STM32H7B0xxQ)#defineHAL_EnableSRDomainDBGStopModeHAL_EnableDomain3DBGStopMode#defineHAL_DisableSRDomainDBGStopModeHAL_DisableDomain3DBGStopMode#defineHAL_EnableSRDomainDBGStandbyModeHAL_EnableDomain3DBGStandbyMode#defineHAL_DisableSRDomainDBGStandbyModeHAL_DisableDomain3DBGStandbyMode#endif#defineFLASH_HalfPageProgramHAL_FLASHEx_HalfPageProgram#defineFLASH_EnableRunPowerDownHAL_FLASHEx_EnableRunPowerDown#defineFLASH_DisableRunPowerDownHAL_FLASHEx_DisableRunPowerDown#defineHAL_DATA_EEPROMEx_UnlockHAL_FLASHEx_DATAEEPROM_Unlock#defineHAL_DATA_EEPROMEx_LockHAL_FLASHEx_DATAEEPROM_Lock#defineHAL_DATA_EEPROMEx_EraseHAL_FLASHEx_DATAEEPROM_Erase#defineHAL_DATA_EEPROMEx_ProgramHAL_FLASHEx_DATAEEPROM_Program#defineHAL_I2CEx_AnalogFilter_ConfigHAL_I2CEx_ConfigAnalogFilter#defineHAL_I2CEx_DigitalFilter_ConfigHAL_I2CEx_ConfigDigitalFilter#defineHAL_FMPI2CEx_AnalogFilter_ConfigHAL_FMPI2CEx_ConfigAnalogFilter#defineHAL_FMPI2CEx_DigitalFilter_ConfigHAL_FMPI2CEx_ConfigDigitalFilter#defineHAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus,cmd)(((cmd)==ENABLE)?\HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus):\HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus))#ifdefined(STM32H7)||defined(STM32WB)||defined(STM32G0)||defined(STM32F0)||defined(STM32F1)||\defined(STM32F2)||defined(STM32F3)||defined(STM32F4)||defined(STM32F7)||defined(STM32L0)||\defined(STM32L4)||defined(STM32L5)||defined(STM32G4)||defined(STM32L1)#defineHAL_I2C_Master_Sequential_Transmit_ITHAL_I2C_Master_Seq_Transmit_IT#defineHAL_I2C_Master_Sequential_Receive_ITHAL_I2C_Master_Seq_Receive_IT#defineHAL_I2C_Slave_Sequential_Transmit_ITHAL_I2C_Slave_Seq_Transmit_IT#defineHAL_I2C_Slave_Sequential_Receive_ITHAL_I2C_Slave_Seq_Receive_IT#endif#ifdefined(STM32H7)||defined(STM32WB)||defined(STM32G0)||defined(STM32F4)||defined(STM32F7)||\defined(STM32L0)||defined(STM32L4)||defined(STM32L5)||defined(STM32G4)||defined(STM32L1)#defineHAL_I2C_Master_Sequential_Transmit_DMAHAL_I2C_Master_Seq_Transmit_DMA#defineHAL_I2C_Master_Sequential_Receive_DMAHAL_I2C_Master_Seq_Receive_DMA#defineHAL_I2C_Slave_Sequential_Transmit_DMAHAL_I2C_Slave_Seq_Transmit_DMA#defineHAL_I2C_Slave_Sequential_Receive_DMAHAL_I2C_Slave_Seq_Receive_DMA#endif#ifdefined(STM32F4)#defineHAL_FMPI2C_Master_Sequential_Transmit_ITHAL_FMPI2C_Master_Seq_Transmit_IT#defineHAL_FMPI2C_Master_Sequential_Receive_ITHAL_FMPI2C_Master_Seq_Receive_IT#defineHAL_FMPI2C_Slave_Sequential_Transmit_ITHAL_FMPI2C_Slave_Seq_Transmit_IT#defineHAL_FMPI2C_Slave_Sequential_Receive_ITHAL_FMPI2C_Slave_Seq_Receive_IT#defineHAL_FMPI2C_Master_Sequential_Transmit_DMAHAL_FMPI2C_Master_Seq_Transmit_DMA#defineHAL_FMPI2C_Master_Sequential_Receive_DMAHAL_FMPI2C_Master_Seq_Receive_DMA#defineHAL_FMPI2C_Slave_Sequential_Transmit_DMAHAL_FMPI2C_Slave_Seq_Transmit_DMA#defineHAL_FMPI2C_Slave_Sequential_Receive_DMAHAL_FMPI2C_Slave_Seq_Receive_DMA#endif#ifdefined(STM32G0)#defineHAL_PWR_ConfigPVDHAL_PWREx_ConfigPVD#defineHAL_PWR_EnablePVDHAL_PWREx_EnablePVD#defineHAL_PWR_DisablePVDHAL_PWREx_DisablePVD#defineHAL_PWR_PVD_IRQHandlerHAL_PWREx_PVD_IRQHandler#endif#defineHAL_PWR_PVDConfigHAL_PWR_ConfigPVD#defineHAL_PWR_DisableBkUpRegHAL_PWREx_DisableBkUpReg#defineHAL_PWR_DisableFlashPowerDownHAL_PWREx_DisableFlashPowerDown#defineHAL_PWR_DisableVddio2MonitorHAL_PWREx_DisableVddio2Monitor#defineHAL_PWR_EnableBkUpRegHAL_PWREx_EnableBkUpReg#defineHAL_PWR_EnableFlashPowerDownHAL_PWREx_EnableFlashPowerDown#defineHAL_PWR_EnableVddio2MonitorHAL_PWREx_EnableVddio2Monitor#defineHAL_PWR_PVD_PVM_IRQHandlerHAL_PWREx_PVD_PVM_IRQHandler#defineHAL_PWR_PVDLevelConfigHAL_PWR_ConfigPVD#defineHAL_PWR_Vddio2Monitor_IRQHandlerHAL_PWREx_Vddio2Monitor_IRQHandler#defineHAL_PWR_Vddio2MonitorCallbackHAL_PWREx_Vddio2MonitorCallback#defineHAL_PWREx_ActivateOverDriveHAL_PWREx_EnableOverDrive#defineHAL_PWREx_DeactivateOverDriveHAL_PWREx_DisableOverDrive#defineHAL_PWREx_DisableSDADCAnalogHAL_PWREx_DisableSDADC#defineHAL_PWREx_EnableSDADCAnalogHAL_PWREx_EnableSDADC#defineHAL_PWREx_PVMConfigHAL_PWREx_ConfigPVM#definePWR_MODE_NORMALPWR_PVD_MODE_NORMAL#definePWR_MODE_IT_RISINGPWR_PVD_MODE_IT_RISING#definePWR_MODE_IT_FALLINGPWR_PVD_MODE_IT_FALLING#definePWR_MODE_IT_RISING_FALLINGPWR_PVD_MODE_IT_RISING_FALLING#definePWR_MODE_EVENT_RISINGPWR_PVD_MODE_EVENT_RISING#definePWR_MODE_EVENT_FALLINGPWR_PVD_MODE_EVENT_FALLING#definePWR_MODE_EVENT_RISING_FALLINGPWR_PVD_MODE_EVENT_RISING_FALLING#defineCR_OFFSET_BBPWR_CR_OFFSET_BB#defineCSR_OFFSET_BBPWR_CSR_OFFSET_BB#definePMODE_BIT_NUMBERVOS_BIT_NUMBER#defineCR_PMODE_BBCR_VOS_BB#defineDBP_BitNumberDBP_BIT_NUMBER#definePVDE_BitNumberPVDE_BIT_NUMBER#definePMODE_BitNumberPMODE_BIT_NUMBER#defineEWUP_BitNumberEWUP_BIT_NUMBER#defineFPDS_BitNumberFPDS_BIT_NUMBER#defineODEN_BitNumberODEN_BIT_NUMBER#defineODSWEN_BitNumberODSWEN_BIT_NUMBER#defineMRLVDS_BitNumberMRLVDS_BIT_NUMBER#defineLPLVDS_BitNumberLPLVDS_BIT_NUMBER#defineBRE_BitNumberBRE_BIT_NUMBER#definePWR_MODE_EVTPWR_PVD_MODE_NORMAL#ifdefined(STM32U5)#definePWR_SRAM1_PAGE1_STOP_RETENTIONPWR_SRAM1_PAGE1_STOP#definePWR_SRAM1_PAGE2_STOP_RETENTIONPWR_SRAM1_PAGE2_STOP#definePWR_SRAM1_PAGE3_STOP_RETENTIONPWR_SRAM1_PAGE3_STOP#definePWR_SRAM1_PAGE4_STOP_RETENTIONPWR_SRAM1_PAGE4_STOP#definePWR_SRAM1_PAGE5_STOP_RETENTIONPWR_SRAM1_PAGE5_STOP#definePWR_SRAM1_PAGE6_STOP_RETENTIONPWR_SRAM1_PAGE6_STOP#definePWR_SRAM1_PAGE7_STOP_RETENTIONPWR_SRAM1_PAGE7_STOP#definePWR_SRAM1_PAGE8_STOP_RETENTIONPWR_SRAM1_PAGE8_STOP#definePWR_SRAM1_PAGE9_STOP_RETENTIONPWR_SRAM1_PAGE9_STOP#definePWR_SRAM1_PAGE10_STOP_RETENTIONPWR_SRAM1_PAGE10_STOP#definePWR_SRAM1_PAGE11_STOP_RETENTIONPWR_SRAM1_PAGE11_STOP#definePWR_SRAM1_PAGE12_STOP_RETENTIONPWR_SRAM1_PAGE12_STOP#definePWR_SRAM1_FULL_STOP_RETENTIONPWR_SRAM1_FULL_STOP#definePWR_SRAM2_PAGE1_STOP_RETENTIONPWR_SRAM2_PAGE1_STOP#definePWR_SRAM2_PAGE2_STOP_RETENTIONPWR_SRAM2_PAGE2_STOP#definePWR_SRAM2_FULL_STOP_RETENTIONPWR_SRAM2_FULL_STOP#definePWR_SRAM3_PAGE1_STOP_RETENTIONPWR_SRAM3_PAGE1_STOP#definePWR_SRAM3_PAGE2_STOP_RETENTIONPWR_SRAM3_PAGE2_STOP#definePWR_SRAM3_PAGE3_STOP_RETENTIONPWR_SRAM3_PAGE3_STOP#definePWR_SRAM3_PAGE4_STOP_RETENTIONPWR_SRAM3_PAGE4_STOP#definePWR_SRAM3_PAGE5_STOP_RETENTIONPWR_SRAM3_PAGE5_STOP#definePWR_SRAM3_PAGE6_STOP_RETENTIONPWR_SRAM3_PAGE6_STOP#definePWR_SRAM3_PAGE7_STOP_RETENTIONPWR_SRAM3_PAGE7_STOP#definePWR_SRAM3_PAGE8_STOP_RETENTIONPWR_SRAM3_PAGE8_STOP#definePWR_SRAM3_PAGE9_STOP_RETENTIONPWR_SRAM3_PAGE9_STOP#definePWR_SRAM3_PAGE10_STOP_RETENTIONPWR_SRAM3_PAGE10_STOP#definePWR_SRAM3_PAGE11_STOP_RETENTIONPWR_SRAM3_PAGE11_STOP#definePWR_SRAM3_PAGE12_STOP_RETENTIONPWR_SRAM3_PAGE12_STOP#definePWR_SRAM3_PAGE13_STOP_RETENTIONPWR_SRAM3_PAGE13_STOP#definePWR_SRAM3_FULL_STOP_RETENTIONPWR_SRAM3_FULL_STOP#definePWR_SRAM4_FULL_STOP_RETENTIONPWR_SRAM4_FULL_STOP#definePWR_SRAM5_PAGE1_STOP_RETENTIONPWR_SRAM5_PAGE1_STOP#definePWR_SRAM5_PAGE2_STOP_RETENTIONPWR_SRAM5_PAGE2_STOP#definePWR_SRAM5_PAGE3_STOP_RETENTIONPWR_SRAM5_PAGE3_STOP#definePWR_SRAM5_PAGE4_STOP_RETENTIONPWR_SRAM5_PAGE4_STOP#definePWR_SRAM5_PAGE5_STOP_RETENTIONPWR_SRAM5_PAGE5_STOP#definePWR_SRAM5_PAGE6_STOP_RETENTIONPWR_SRAM5_PAGE6_STOP#definePWR_SRAM5_PAGE7_STOP_RETENTIONPWR_SRAM5_PAGE7_STOP#definePWR_SRAM5_PAGE8_STOP_RETENTIONPWR_SRAM5_PAGE8_STOP#definePWR_SRAM5_PAGE9_STOP_RETENTIONPWR_SRAM5_PAGE9_STOP#definePWR_SRAM5_PAGE10_STOP_RETENTIONPWR_SRAM5_PAGE10_STOP#definePWR_SRAM5_PAGE11_STOP_RETENTIONPWR_SRAM5_PAGE11_STOP#definePWR_SRAM5_PAGE12_STOP_RETENTIONPWR_SRAM5_PAGE12_STOP#definePWR_SRAM5_PAGE13_STOP_RETENTIONPWR_SRAM5_PAGE13_STOP#definePWR_SRAM5_FULL_STOP_RETENTIONPWR_SRAM5_FULL_STOP#definePWR_SRAM6_PAGE1_STOP_RETENTIONPWR_SRAM6_PAGE1_STOP#definePWR_SRAM6_PAGE2_STOP_RETENTIONPWR_SRAM6_PAGE2_STOP#definePWR_SRAM6_PAGE3_STOP_RETENTIONPWR_SRAM6_PAGE3_STOP#definePWR_SRAM6_PAGE4_STOP_RETENTIONPWR_SRAM6_PAGE4_STOP#definePWR_SRAM6_PAGE5_STOP_RETENTIONPWR_SRAM6_PAGE5_STOP#definePWR_SRAM6_PAGE6_STOP_RETENTIONPWR_SRAM6_PAGE6_STOP#definePWR_SRAM6_PAGE7_STOP_RETENTIONPWR_SRAM6_PAGE7_STOP#definePWR_SRAM6_PAGE8_STOP_RETENTIONPWR_SRAM6_PAGE8_STOP#definePWR_SRAM6_FULL_STOP_RETENTIONPWR_SRAM6_FULL_STOP#definePWR_ICACHE_FULL_STOP_RETENTIONPWR_ICACHE_FULL_STOP#definePWR_DCACHE1_FULL_STOP_RETENTIONPWR_DCACHE1_FULL_STOP#definePWR_DCACHE2_FULL_STOP_RETENTIONPWR_DCACHE2_FULL_STOP#definePWR_DMA2DRAM_FULL_STOP_RETENTIONPWR_DMA2DRAM_FULL_STOP#definePWR_PERIPHRAM_FULL_STOP_RETENTIONPWR_PERIPHRAM_FULL_STOP#definePWR_PKA32RAM_FULL_STOP_RETENTIONPWR_PKA32RAM_FULL_STOP#definePWR_GRAPHICPRAM_FULL_STOP_RETENTIONPWR_GRAPHICPRAM_FULL_STOP#definePWR_DSIRAM_FULL_STOP_RETENTIONPWR_DSIRAM_FULL_STOP#definePWR_JPEGRAM_FULL_STOP_RETENTIONPWR_JPEGRAM_FULL_STOP#definePWR_SRAM2_PAGE1_STANDBY_RETENTIONPWR_SRAM2_PAGE1_STANDBY#definePWR_SRAM2_PAGE2_STANDBY_RETENTIONPWR_SRAM2_PAGE2_STANDBY#definePWR_SRAM2_FULL_STANDBY_RETENTIONPWR_SRAM2_FULL_STANDBY#definePWR_SRAM1_FULL_RUN_RETENTIONPWR_SRAM1_FULL_RUN#definePWR_SRAM2_FULL_RUN_RETENTIONPWR_SRAM2_FULL_RUN#definePWR_SRAM3_FULL_RUN_RETENTIONPWR_SRAM3_FULL_RUN#definePWR_SRAM4_FULL_RUN_RETENTIONPWR_SRAM4_FULL_RUN#definePWR_SRAM5_FULL_RUN_RETENTIONPWR_SRAM5_FULL_RUN#definePWR_SRAM6_FULL_RUN_RETENTIONPWR_SRAM6_FULL_RUN#definePWR_ALL_RAM_RUN_RETENTION_MASKPWR_ALL_RAM_RUN_MASK#endif#ifdefined(STM32H5)||defined(STM32WBA)||defined(STM32H7RS)#defineHAL_RTCEx_SetBoothardwareKeyHAL_RTCEx_LockBootHardwareKey#defineHAL_RTCEx_BKUPBlock_EnableHAL_RTCEx_BKUPBlock#defineHAL_RTCEx_BKUPBlock_DisableHAL_RTCEx_BKUPUnblock#defineHAL_RTCEx_Erase_SecretDev_ConfHAL_RTCEx_ConfigEraseDeviceSecrets#endif#defineHAL_SMBUS_Slave_Listen_ITHAL_SMBUS_EnableListen_IT#defineHAL_SMBUS_SlaveAddrCallbackHAL_SMBUS_AddrCallback#defineHAL_SMBUS_SlaveListenCpltCallbackHAL_SMBUS_ListenCpltCallback#defineHAL_SPI_FlushRxFifoHAL_SPIEx_FlushRxFifo#defineHAL_TIM_DMADelayPulseCpltTIM_DMADelayPulseCplt#defineHAL_TIM_DMAErrorTIM_DMAError#defineHAL_TIM_DMACaptureCpltTIM_DMACaptureCplt#defineHAL_TIMEx_DMACommutationCpltTIMEx_DMACommutationCplt#ifdefined(STM32H7)||defined(STM32G0)||defined(STM32F0)||defined(STM32F1)||defined(STM32F2)||\defined(STM32F3)||defined(STM32F4)||defined(STM32F7)||defined(STM32L0)||defined(STM32L4)#defineHAL_TIM_SlaveConfigSynchronizationHAL_TIM_SlaveConfigSynchro#defineHAL_TIM_SlaveConfigSynchronization_ITHAL_TIM_SlaveConfigSynchro_IT#defineHAL_TIMEx_CommutationCallbackHAL_TIMEx_CommutCallback#defineHAL_TIMEx_ConfigCommutationEventHAL_TIMEx_ConfigCommutEvent#defineHAL_TIMEx_ConfigCommutationEvent_ITHAL_TIMEx_ConfigCommutEvent_IT#defineHAL_TIMEx_ConfigCommutationEvent_DMAHAL_TIMEx_ConfigCommutEvent_DMA#endif#defineHAL_UART_WakeupCallbackHAL_UARTEx_WakeupCallback#defineHAL_LTDC_LineEvenCallbackHAL_LTDC_LineEventCallback#defineHAL_LTDC_RelaodHAL_LTDC_Reload#defineHAL_LTDC_StructInitFromVideoConfigHAL_LTDCEx_StructInitFromVideoConfig#defineHAL_LTDC_StructInitFromAdaptedCommandConfigHAL_LTDCEx_StructInitFromAdaptedCommandConfig#defineAES_IT_CCCRYP_IT_CC#defineAES_IT_ERRCRYP_IT_ERR#defineAES_FLAG_CCFCRYP_FLAG_CCF#define__HAL_GET_BOOT_MODE__HAL_SYSCFG_GET_BOOT_MODE#define__HAL_REMAPMEMORY_FLASH__HAL_SYSCFG_REMAPMEMORY_FLASH#define__HAL_REMAPMEMORY_SYSTEMFLASH__HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH#define__HAL_REMAPMEMORY_SRAM__HAL_SYSCFG_REMAPMEMORY_SRAM#define__HAL_REMAPMEMORY_FMC__HAL_SYSCFG_REMAPMEMORY_FMC#define__HAL_REMAPMEMORY_FMC_SDRAM__HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM#define__HAL_REMAPMEMORY_FSMC__HAL_SYSCFG_REMAPMEMORY_FSMC#define__HAL_REMAPMEMORY_QUADSPI__HAL_SYSCFG_REMAPMEMORY_QUADSPI#define__HAL_FMC_BANK__HAL_SYSCFG_FMC_BANK#define__HAL_GET_FLAG__HAL_SYSCFG_GET_FLAG#define__HAL_CLEAR_FLAG__HAL_SYSCFG_CLEAR_FLAG#define__HAL_VREFINT_OUT_ENABLE__HAL_SYSCFG_VREFINT_OUT_ENABLE#define__HAL_VREFINT_OUT_DISABLE__HAL_SYSCFG_VREFINT_OUT_DISABLE#define__HAL_SYSCFG_SRAM2_WRP_ENABLE__HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE#defineSYSCFG_FLAG_VREF_READYSYSCFG_FLAG_VREFINT_READY#defineSYSCFG_FLAG_RC48RCC_FLAG_HSI48#defineIS_SYSCFG_FASTMODEPLUS_CONFIGIS_I2C_FASTMODEPLUS#defineUFB_MODE_BitNumberUFB_MODE_BIT_NUMBER#defineCMP_PD_BitNumberCMP_PD_BIT_NUMBER#define__ADC_ENABLE__HAL_ADC_ENABLE#define__ADC_DISABLE__HAL_ADC_DISABLE#define__HAL_ADC_ENABLING_CONDITIONSADC_ENABLING_CONDITIONS#define__HAL_ADC_DISABLING_CONDITIONSADC_DISABLING_CONDITIONS#define__HAL_ADC_IS_ENABLEDADC_IS_ENABLE#define__ADC_IS_ENABLEDADC_IS_ENABLE#define__HAL_ADC_IS_SOFTWARE_START_REGULARADC_IS_SOFTWARE_START_REGULAR#define__HAL_ADC_IS_SOFTWARE_START_INJECTEDADC_IS_SOFTWARE_START_INJECTED#define__HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTEDADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED#define__HAL_ADC_IS_CONVERSION_ONGOING_REGULARADC_IS_CONVERSION_ONGOING_REGULAR#define__HAL_ADC_IS_CONVERSION_ONGOING_INJECTEDADC_IS_CONVERSION_ONGOING_INJECTED#define__HAL_ADC_IS_CONVERSION_ONGOINGADC_IS_CONVERSION_ONGOING#define__HAL_ADC_CLEAR_ERRORCODEADC_CLEAR_ERRORCODE#define__HAL_ADC_GET_RESOLUTIONADC_GET_RESOLUTION#define__HAL_ADC_JSQR_RKADC_JSQR_RK#define__HAL_ADC_CFGR_AWD1CHADC_CFGR_AWD1CH_SHIFT#define__HAL_ADC_CFGR_AWD23CRADC_CFGR_AWD23CR#define__HAL_ADC_CFGR_INJECT_AUTO_CONVERSIONADC_CFGR_INJECT_AUTO_CONVERSION#define__HAL_ADC_CFGR_INJECT_CONTEXT_QUEUEADC_CFGR_INJECT_CONTEXT_QUEUE#define__HAL_ADC_CFGR_INJECT_DISCCONTINUOUSADC_CFGR_INJECT_DISCCONTINUOUS#define__HAL_ADC_CFGR_REG_DISCCONTINUOUSADC_CFGR_REG_DISCCONTINUOUS#define__HAL_ADC_CFGR_DISCONTINUOUS_NUMADC_CFGR_DISCONTINUOUS_NUM#define__HAL_ADC_CFGR_AUTOWAITADC_CFGR_AUTOWAIT#define__HAL_ADC_CFGR_CONTINUOUSADC_CFGR_CONTINUOUS#define__HAL_ADC_CFGR_OVERRUNADC_CFGR_OVERRUN#define__HAL_ADC_CFGR_DMACONTREQADC_CFGR_DMACONTREQ#define__HAL_ADC_CFGR_EXTSELADC_CFGR_EXTSEL_SET#define__HAL_ADC_JSQR_JEXTSELADC_JSQR_JEXTSEL_SET#define__HAL_ADC_OFR_CHANNELADC_OFR_CHANNEL#define__HAL_ADC_DIFSEL_CHANNELADC_DIFSEL_CHANNEL#define__HAL_ADC_CALFACT_DIFF_SETADC_CALFACT_DIFF_SET#define__HAL_ADC_CALFACT_DIFF_GETADC_CALFACT_DIFF_GET#define__HAL_ADC_TRX_HIGHTHRESHOLDADC_TRX_HIGHTHRESHOLD#define__HAL_ADC_OFFSET_SHIFT_RESOLUTIONADC_OFFSET_SHIFT_RESOLUTION#define__HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTIONADC_AWD1THRESHOLD_SHIFT_RESOLUTION#define__HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTIONADC_AWD23THRESHOLD_SHIFT_RESOLUTION#define__HAL_ADC_COMMON_REGISTERADC_COMMON_REGISTER#define__HAL_ADC_COMMON_CCR_MULTIADC_COMMON_CCR_MULTI#define__HAL_ADC_MULTIMODE_IS_ENABLEDADC_MULTIMODE_IS_ENABLE#define__ADC_MULTIMODE_IS_ENABLEDADC_MULTIMODE_IS_ENABLE#define__HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTERADC_NONMULTIMODE_OR_MULTIMODEMASTER#define__HAL_ADC_COMMON_ADC_OTHERADC_COMMON_ADC_OTHER#define__HAL_ADC_MULTI_SLAVEADC_MULTI_SLAVE#define__HAL_ADC_SQR1_LADC_SQR1_L_SHIFT#define__HAL_ADC_JSQR_JLADC_JSQR_JL_SHIFT#define__HAL_ADC_JSQR_RK_JLADC_JSQR_RK_JL#define__HAL_ADC_CR1_DISCONTINUOUS_NUMADC_CR1_DISCONTINUOUS_NUM#define__HAL_ADC_CR1_SCANADC_CR1_SCAN_SET#define__HAL_ADC_CONVCYCLES_MAX_RANGEADC_CONVCYCLES_MAX_RANGE#define__HAL_ADC_CLOCK_PRESCALER_RANGEADC_CLOCK_PRESCALER_RANGE#define__HAL_ADC_GET_CLOCK_PRESCALERADC_GET_CLOCK_PRESCALER#define__HAL_ADC_SQR1ADC_SQR1#define__HAL_ADC_SMPR1ADC_SMPR1#define__HAL_ADC_SMPR2ADC_SMPR2#define__HAL_ADC_SQR3_RKADC_SQR3_RK#define__HAL_ADC_SQR2_RKADC_SQR2_RK#define__HAL_ADC_SQR1_RKADC_SQR1_RK#define__HAL_ADC_CR2_CONTINUOUSADC_CR2_CONTINUOUS#define__HAL_ADC_CR1_DISCONTINUOUSADC_CR1_DISCONTINUOUS#define__HAL_ADC_CR1_SCANCONVADC_CR1_SCANCONV#define__HAL_ADC_CR2_EOCSelectionADC_CR2_EOCSelection#define__HAL_ADC_CR2_DMAContReqADC_CR2_DMAContReq#define__HAL_ADC_JSQRADC_JSQR#define__HAL_ADC_CHSELR_CHANNELADC_CHSELR_CHANNEL#define__HAL_ADC_CFGR1_REG_DISCCONTINUOUSADC_CFGR1_REG_DISCCONTINUOUS#define__HAL_ADC_CFGR1_AUTOOFFADC_CFGR1_AUTOOFF#define__HAL_ADC_CFGR1_AUTOWAITADC_CFGR1_AUTOWAIT#define__HAL_ADC_CFGR1_CONTINUOUSADC_CFGR1_CONTINUOUS#define__HAL_ADC_CFGR1_OVERRUNADC_CFGR1_OVERRUN#define__HAL_ADC_CFGR1_SCANDIRADC_CFGR1_SCANDIR#define__HAL_ADC_CFGR1_DMACONTREQADC_CFGR1_DMACONTREQ#define__HAL_DHR12R1_ALIGNEMENTDAC_DHR12R1_ALIGNMENT#define__HAL_DHR12R2_ALIGNEMENTDAC_DHR12R2_ALIGNMENT#define__HAL_DHR12RD_ALIGNEMENTDAC_DHR12RD_ALIGNMENT#defineIS_DAC_GENERATE_WAVEIS_DAC_WAVE#define__HAL_FREEZE_TIM1_DBGMCU__HAL_DBGMCU_FREEZE_TIM1#define__HAL_UNFREEZE_TIM1_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM1#define__HAL_FREEZE_TIM2_DBGMCU__HAL_DBGMCU_FREEZE_TIM2#define__HAL_UNFREEZE_TIM2_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM2#define__HAL_FREEZE_TIM3_DBGMCU__HAL_DBGMCU_FREEZE_TIM3#define__HAL_UNFREEZE_TIM3_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM3#define__HAL_FREEZE_TIM4_DBGMCU__HAL_DBGMCU_FREEZE_TIM4#define__HAL_UNFREEZE_TIM4_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM4#define__HAL_FREEZE_TIM5_DBGMCU__HAL_DBGMCU_FREEZE_TIM5#define__HAL_UNFREEZE_TIM5_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM5#define__HAL_FREEZE_TIM6_DBGMCU__HAL_DBGMCU_FREEZE_TIM6#define__HAL_UNFREEZE_TIM6_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM6#define__HAL_FREEZE_TIM7_DBGMCU__HAL_DBGMCU_FREEZE_TIM7#define__HAL_UNFREEZE_TIM7_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM7#define__HAL_FREEZE_TIM8_DBGMCU__HAL_DBGMCU_FREEZE_TIM8#define__HAL_UNFREEZE_TIM8_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM8#define__HAL_FREEZE_TIM9_DBGMCU__HAL_DBGMCU_FREEZE_TIM9#define__HAL_UNFREEZE_TIM9_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM9#define__HAL_FREEZE_TIM10_DBGMCU__HAL_DBGMCU_FREEZE_TIM10#define__HAL_UNFREEZE_TIM10_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM10#define__HAL_FREEZE_TIM11_DBGMCU__HAL_DBGMCU_FREEZE_TIM11#define__HAL_UNFREEZE_TIM11_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM11#define__HAL_FREEZE_TIM12_DBGMCU__HAL_DBGMCU_FREEZE_TIM12#define__HAL_UNFREEZE_TIM12_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM12#define__HAL_FREEZE_TIM13_DBGMCU__HAL_DBGMCU_FREEZE_TIM13#define__HAL_UNFREEZE_TIM13_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM13#define__HAL_FREEZE_TIM14_DBGMCU__HAL_DBGMCU_FREEZE_TIM14#define__HAL_UNFREEZE_TIM14_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM14#define__HAL_FREEZE_CAN2_DBGMCU__HAL_DBGMCU_FREEZE_CAN2#define__HAL_UNFREEZE_CAN2_DBGMCU__HAL_DBGMCU_UNFREEZE_CAN2#define__HAL_FREEZE_TIM15_DBGMCU__HAL_DBGMCU_FREEZE_TIM15#define__HAL_UNFREEZE_TIM15_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM15#define__HAL_FREEZE_TIM16_DBGMCU__HAL_DBGMCU_FREEZE_TIM16#define__HAL_UNFREEZE_TIM16_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM16#define__HAL_FREEZE_TIM17_DBGMCU__HAL_DBGMCU_FREEZE_TIM17#define__HAL_UNFREEZE_TIM17_DBGMCU__HAL_DBGMCU_UNFREEZE_TIM17#define__HAL_FREEZE_RTC_DBGMCU__HAL_DBGMCU_FREEZE_RTC#define__HAL_UNFREEZE_RTC_DBGMCU__HAL_DBGMCU_UNFREEZE_RTC#ifdefined(STM32H7)#define__HAL_FREEZE_WWDG_DBGMCU__HAL_DBGMCU_FREEZE_WWDG1#define__HAL_UNFREEZE_WWDG_DBGMCU__HAL_DBGMCU_UnFreeze_WWDG1#define__HAL_FREEZE_IWDG_DBGMCU__HAL_DBGMCU_FREEZE_IWDG1#define__HAL_UNFREEZE_IWDG_DBGMCU__HAL_DBGMCU_UnFreeze_IWDG1#else#define__HAL_FREEZE_WWDG_DBGMCU__HAL_DBGMCU_FREEZE_WWDG#define__HAL_UNFREEZE_WWDG_DBGMCU__HAL_DBGMCU_UNFREEZE_WWDG#define__HAL_FREEZE_IWDG_DBGMCU__HAL_DBGMCU_FREEZE_IWDG#define__HAL_UNFREEZE_IWDG_DBGMCU__HAL_DBGMCU_UNFREEZE_IWDG#endif#define__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT#define__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT#define__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU__HAL_DBGMCU_FREEZE_I2C2_TIMEOUT#define__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU__HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT#define__HAL_FREEZE_I2C3_TIMEOUT_DBGMCU__HAL_DBGMCU_FREEZE_I2C3_TIMEOUT#define__HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU__HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT#define__HAL_FREEZE_CAN1_DBGMCU__HAL_DBGMCU_FREEZE_CAN1#define__HAL_UNFREEZE_CAN1_DBGMCU__HAL_DBGMCU_UNFREEZE_CAN1#define__HAL_FREEZE_LPTIM1_DBGMCU__HAL_DBGMCU_FREEZE_LPTIM1#define__HAL_UNFREEZE_LPTIM1_DBGMCU__HAL_DBGMCU_UNFREEZE_LPTIM1#define__HAL_FREEZE_LPTIM2_DBGMCU__HAL_DBGMCU_FREEZE_LPTIM2#define__HAL_UNFREEZE_LPTIM2_DBGMCU__HAL_DBGMCU_UNFREEZE_LPTIM2#ifdefined(STM32F3)#defineCOMP_START__HAL_COMP_ENABLE#defineCOMP_STOP__HAL_COMP_DISABLE#defineCOMP_LOCK__HAL_COMP_LOCK#ifdefined(STM32F301x8)||defined(STM32F302x8)||defined(STM32F318xx)||defined(STM32F303x8)||\defined(STM32F334x8)||defined(STM32F328xx)#define__HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE():\__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())#define__HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE():\__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())#define__HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE():\__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())#define__HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE():\__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())#define__HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_ENABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_ENABLE_IT():\__HAL_COMP_COMP6_EXTI_ENABLE_IT())#define__HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_DISABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_DISABLE_IT():\__HAL_COMP_COMP6_EXTI_DISABLE_IT())#define__HAL_COMP_EXTI_GET_FLAG(__FLAG__)(((__FLAG__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_GET_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_GET_FLAG():\__HAL_COMP_COMP6_EXTI_GET_FLAG())#define__HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)(((__FLAG__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_CLEAR_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_CLEAR_FLAG():\__HAL_COMP_COMP6_EXTI_CLEAR_FLAG())#endif#ifdefined(STM32F302xE)||defined(STM32F302xC)#define__HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE():\__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())#define__HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE():\__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())#define__HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE():\__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())#define__HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE():\__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())#define__HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_ENABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_ENABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_ENABLE_IT():\__HAL_COMP_COMP6_EXTI_ENABLE_IT())#define__HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_DISABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_DISABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_DISABLE_IT():\__HAL_COMP_COMP6_EXTI_DISABLE_IT())#define__HAL_COMP_EXTI_GET_FLAG(__FLAG__)(((__FLAG__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_GET_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_GET_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_GET_FLAG():\__HAL_COMP_COMP6_EXTI_GET_FLAG())#define__HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)(((__FLAG__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_CLEAR_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_CLEAR_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_CLEAR_FLAG():\__HAL_COMP_COMP6_EXTI_CLEAR_FLAG())#endif#ifdefined(STM32F303xE)||defined(STM32F398xx)||defined(STM32F303xC)||defined(STM32F358xx)#define__HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP3)?__HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP5)?__HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP6)?__HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE():\__HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE())#define__HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP3)?__HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP5)?__HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP6)?__HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE():\__HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE())#define__HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP3)?__HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP5)?__HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP6)?__HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE():\__HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE())#define__HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP3)?__HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP5)?__HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE():\((__EXTILINE__)==COMP_EXTI_LINE_COMP6)?__HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE():\__HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE())#define__HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_ENABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_ENABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP3)?__HAL_COMP_COMP3_EXTI_ENABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_ENABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP5)?__HAL_COMP_COMP5_EXTI_ENABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP6)?__HAL_COMP_COMP6_EXTI_ENABLE_IT():\__HAL_COMP_COMP7_EXTI_ENABLE_IT())#define__HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_DISABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_DISABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP3)?__HAL_COMP_COMP3_EXTI_DISABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_DISABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP5)?__HAL_COMP_COMP5_EXTI_DISABLE_IT():\((__EXTILINE__)==COMP_EXTI_LINE_COMP6)?__HAL_COMP_COMP6_EXTI_DISABLE_IT():\__HAL_COMP_COMP7_EXTI_DISABLE_IT())#define__HAL_COMP_EXTI_GET_FLAG(__FLAG__)(((__FLAG__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_GET_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_GET_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP3)?__HAL_COMP_COMP3_EXTI_GET_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_GET_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP5)?__HAL_COMP_COMP5_EXTI_GET_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP6)?__HAL_COMP_COMP6_EXTI_GET_FLAG():\__HAL_COMP_COMP7_EXTI_GET_FLAG())#define__HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)(((__FLAG__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_CLEAR_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP2)?__HAL_COMP_COMP2_EXTI_CLEAR_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP3)?__HAL_COMP_COMP3_EXTI_CLEAR_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP4)?__HAL_COMP_COMP4_EXTI_CLEAR_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP5)?__HAL_COMP_COMP5_EXTI_CLEAR_FLAG():\((__FLAG__)==COMP_EXTI_LINE_COMP6)?__HAL_COMP_COMP6_EXTI_CLEAR_FLAG():\__HAL_COMP_COMP7_EXTI_CLEAR_FLAG())#endif#ifdefined(STM32F373xC)||defined(STM32F378xx)#define__HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE():\__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())#define__HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE():\__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())#define__HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE():\__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())#define__HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE():\__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())#define__HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_ENABLE_IT():\__HAL_COMP_COMP2_EXTI_ENABLE_IT())#define__HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_DISABLE_IT():\__HAL_COMP_COMP2_EXTI_DISABLE_IT())#define__HAL_COMP_EXTI_GET_FLAG(__FLAG__)(((__FLAG__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_GET_FLAG():\__HAL_COMP_COMP2_EXTI_GET_FLAG())#define__HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)(((__FLAG__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_CLEAR_FLAG():\__HAL_COMP_COMP2_EXTI_CLEAR_FLAG())#endif#else#define__HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE():\__HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())#define__HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE():\__HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())#define__HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE():\__HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())#define__HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE():\__HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())#define__HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_ENABLE_IT():\__HAL_COMP_COMP2_EXTI_ENABLE_IT())#define__HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)(((__EXTILINE__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_DISABLE_IT():\__HAL_COMP_COMP2_EXTI_DISABLE_IT())#define__HAL_COMP_EXTI_GET_FLAG(__FLAG__)(((__FLAG__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_GET_FLAG():\__HAL_COMP_COMP2_EXTI_GET_FLAG())#define__HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)(((__FLAG__)==COMP_EXTI_LINE_COMP1)?__HAL_COMP_COMP1_EXTI_CLEAR_FLAG():\__HAL_COMP_COMP2_EXTI_CLEAR_FLAG())#endif#define__HAL_COMP_GET_EXTI_LINECOMP_GET_EXTI_LINE#ifdefined(STM32L0)||defined(STM32L4)#define__HAL_COMP_GET_FLAG(__HANDLE__,__FLAG__)(__HAL_COMP_IS_LOCKED(__HANDLE__))#endif#ifdefined(STM32L0)||defined(STM32L4)#defineHAL_COMP_Start_ITHAL_COMP_Start#defineHAL_COMP_Stop_ITHAL_COMP_Stop#endif#defineIS_DAC_WAVE(WAVE)(((WAVE)==DAC_WAVE_NONE)||\((WAVE)==DAC_WAVE_NOISE)||\((WAVE)==DAC_WAVE_TRIANGLE))#defineIS_WRPAREAIS_OB_WRPAREA#defineIS_TYPEPROGRAMIS_FLASH_TYPEPROGRAM#defineIS_TYPEPROGRAMFLASHIS_FLASH_TYPEPROGRAM#defineIS_TYPEERASEIS_FLASH_TYPEERASE#defineIS_NBSECTORSIS_FLASH_NBSECTORS#defineIS_OB_WDG_SOURCEIS_OB_IWDG_SOURCE#define__HAL_I2C_RESET_CR2I2C_RESET_CR2#define__HAL_I2C_GENERATE_STARTI2C_GENERATE_START#ifdefined(STM32F1)#define__HAL_I2C_FREQ_RANGEI2C_FREQRANGE#else#define__HAL_I2C_FREQ_RANGEI2C_FREQ_RANGE#endif#define__HAL_I2C_RISE_TIMEI2C_RISE_TIME#define__HAL_I2C_SPEED_STANDARDI2C_SPEED_STANDARD#define__HAL_I2C_SPEED_FASTI2C_SPEED_FAST#define__HAL_I2C_SPEEDI2C_SPEED#define__HAL_I2C_7BIT_ADD_WRITEI2C_7BIT_ADD_WRITE#define__HAL_I2C_7BIT_ADD_READI2C_7BIT_ADD_READ#define__HAL_I2C_10BIT_ADDRESSI2C_10BIT_ADDRESS#define__HAL_I2C_10BIT_HEADER_WRITEI2C_10BIT_HEADER_WRITE#define__HAL_I2C_10BIT_HEADER_READI2C_10BIT_HEADER_READ#define__HAL_I2C_MEM_ADD_MSBI2C_MEM_ADD_MSB#define__HAL_I2C_MEM_ADD_LSBI2C_MEM_ADD_LSB#define__HAL_I2C_FREQRANGEI2C_FREQRANGE#defineIS_I2S_INSTANCEIS_I2S_ALL_INSTANCE#defineIS_I2S_INSTANCE_EXTIS_I2S_ALL_INSTANCE_EXT#ifdefined(STM32H7)#define__HAL_I2S_CLEAR_FREFLAG__HAL_I2S_CLEAR_TIFREFLAG#endif#define__IRDA_DISABLE__HAL_IRDA_DISABLE#define__IRDA_ENABLE__HAL_IRDA_ENABLE#define__HAL_IRDA_GETCLOCKSOURCEIRDA_GETCLOCKSOURCE#define__HAL_IRDA_MASK_COMPUTATIONIRDA_MASK_COMPUTATION#define__IRDA_GETCLOCKSOURCEIRDA_GETCLOCKSOURCE#define__IRDA_MASK_COMPUTATIONIRDA_MASK_COMPUTATION#defineIS_IRDA_ONEBIT_SAMPLEIS_IRDA_ONE_BIT_SAMPLE#define__HAL_IWDG_ENABLE_WRITE_ACCESSIWDG_ENABLE_WRITE_ACCESS#define__HAL_IWDG_DISABLE_WRITE_ACCESSIWDG_DISABLE_WRITE_ACCESS#define__HAL_LPTIM_ENABLE_INTERRUPT__HAL_LPTIM_ENABLE_IT#define__HAL_LPTIM_DISABLE_INTERRUPT__HAL_LPTIM_DISABLE_IT#define__HAL_LPTIM_GET_ITSTATUS__HAL_LPTIM_GET_IT_SOURCE#define__OPAMP_CSR_OPAXPDOPAMP_CSR_OPAXPD#define__OPAMP_CSR_S3SELXOPAMP_CSR_S3SELX#define__OPAMP_CSR_S4SELXOPAMP_CSR_S4SELX#define__OPAMP_CSR_S5SELXOPAMP_CSR_S5SELX#define__OPAMP_CSR_S6SELXOPAMP_CSR_S6SELX#define__OPAMP_CSR_OPAXCAL_LOPAMP_CSR_OPAXCAL_L#define__OPAMP_CSR_OPAXCAL_HOPAMP_CSR_OPAXCAL_H#define__OPAMP_CSR_OPAXLPMOPAMP_CSR_OPAXLPM#define__OPAMP_CSR_ALL_SWITCHESOPAMP_CSR_ALL_SWITCHES#define__OPAMP_CSR_ANAWSELXOPAMP_CSR_ANAWSELX#define__OPAMP_CSR_OPAXCALOUTOPAMP_CSR_OPAXCALOUT#define__OPAMP_OFFSET_TRIM_BITSPOSITIONOPAMP_OFFSET_TRIM_BITSPOSITION#define__OPAMP_OFFSET_TRIM_SETOPAMP_OFFSET_TRIM_SET#define__HAL_PVD_EVENT_DISABLE__HAL_PWR_PVD_EXTI_DISABLE_EVENT#define__HAL_PVD_EVENT_ENABLE__HAL_PWR_PVD_EXTI_ENABLE_EVENT#define__HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE#define__HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE#define__HAL_PVD_EXTI_RISINGTRIGGER_DISABLE__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE#define__HAL_PVD_EXTI_RISINGTRIGGER_ENABLE__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE#define__HAL_PVM_EVENT_DISABLE__HAL_PWR_PVM_EVENT_DISABLE#define__HAL_PVM_EVENT_ENABLE__HAL_PWR_PVM_EVENT_ENABLE#define__HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE#define__HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE__HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE#define__HAL_PVM_EXTI_RISINGTRIGGER_DISABLE__HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE#define__HAL_PVM_EXTI_RISINGTRIGGER_ENABLE__HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE#define__HAL_PWR_INTERNALWAKEUP_DISABLEHAL_PWREx_DisableInternalWakeUpLine#define__HAL_PWR_INTERNALWAKEUP_ENABLEHAL_PWREx_EnableInternalWakeUpLine#define__HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLEHAL_PWREx_DisablePullUpPullDownConfig#define__HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLEHAL_PWREx_EnablePullUpPullDownConfig#define__HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER()do{__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();\__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();\}while(0)#define__HAL_PWR_PVD_EXTI_EVENT_DISABLE__HAL_PWR_PVD_EXTI_DISABLE_EVENT#define__HAL_PWR_PVD_EXTI_EVENT_ENABLE__HAL_PWR_PVD_EXTI_ENABLE_EVENT#define__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE#define__HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE#define__HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE#define__HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE#define__HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE#define__HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE#define__HAL_PWR_PVM_DISABLE()do{HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();\HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4();\}while(0)#define__HAL_PWR_PVM_ENABLE()do{HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();\HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4();\}while(0)#define__HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLEHAL_PWREx_DisableSRAM2ContentRetention#define__HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLEHAL_PWREx_EnableSRAM2ContentRetention#define__HAL_PWR_VDDIO2_DISABLEHAL_PWREx_DisableVddIO2#define__HAL_PWR_VDDIO2_ENABLEHAL_PWREx_EnableVddIO2#define__HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER__HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE#define__HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER__HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE#define__HAL_PWR_VDDUSB_DISABLEHAL_PWREx_DisableVddUSB#define__HAL_PWR_VDDUSB_ENABLEHAL_PWREx_EnableVddUSB#ifdefined(STM32F4)#define__HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD)__HAL_PWR_PVD_EXTI_ENABLE_IT()#define__HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD)__HAL_PWR_PVD_EXTI_DISABLE_IT()#define__HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD)__HAL_PWR_PVD_EXTI_GET_FLAG()#define__HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD)__HAL_PWR_PVD_EXTI_CLEAR_FLAG()#define__HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD)__HAL_PWR_PVD_EXTI_GENERATE_SWIT()#else#define__HAL_PVD_EXTI_CLEAR_FLAG__HAL_PWR_PVD_EXTI_CLEAR_FLAG#define__HAL_PVD_EXTI_DISABLE_IT__HAL_PWR_PVD_EXTI_DISABLE_IT#define__HAL_PVD_EXTI_ENABLE_IT__HAL_PWR_PVD_EXTI_ENABLE_IT#define__HAL_PVD_EXTI_GENERATE_SWIT__HAL_PWR_PVD_EXTI_GENERATE_SWIT#define__HAL_PVD_EXTI_GET_FLAG__HAL_PWR_PVD_EXTI_GET_FLAG#endif#defineRCC_StopWakeUpClock_MSIRCC_STOP_WAKEUPCLOCK_MSI#defineRCC_StopWakeUpClock_HSIRCC_STOP_WAKEUPCLOCK_HSI#defineHAL_RCC_CCSCallbackHAL_RCC_CSSCallback#defineHAL_RC48_EnableBuffer_Cmd(cmd)(((cmd)==ENABLE)?\HAL_RCCEx_EnableHSI48_VREFINT():HAL_RCCEx_DisableHSI48_VREFINT())#define__ADC_CLK_DISABLE__HAL_RCC_ADC_CLK_DISABLE#define__ADC_CLK_ENABLE__HAL_RCC_ADC_CLK_ENABLE#define__ADC_CLK_SLEEP_DISABLE__HAL_RCC_ADC_CLK_SLEEP_DISABLE#define__ADC_CLK_SLEEP_ENABLE__HAL_RCC_ADC_CLK_SLEEP_ENABLE#define__ADC_FORCE_RESET__HAL_RCC_ADC_FORCE_RESET#define__ADC_RELEASE_RESET__HAL_RCC_ADC_RELEASE_RESET#define__ADC1_CLK_DISABLE__HAL_RCC_ADC1_CLK_DISABLE#define__ADC1_CLK_ENABLE__HAL_RCC_ADC1_CLK_ENABLE#define__ADC1_FORCE_RESET__HAL_RCC_ADC1_FORCE_RESET#define__ADC1_RELEASE_RESET__HAL_RCC_ADC1_RELEASE_RESET#define__ADC1_CLK_SLEEP_ENABLE__HAL_RCC_ADC1_CLK_SLEEP_ENABLE#define__ADC1_CLK_SLEEP_DISABLE__HAL_RCC_ADC1_CLK_SLEEP_DISABLE#define__ADC2_CLK_DISABLE__HAL_RCC_ADC2_CLK_DISABLE#define__ADC2_CLK_ENABLE__HAL_RCC_ADC2_CLK_ENABLE#define__ADC2_FORCE_RESET__HAL_RCC_ADC2_FORCE_RESET#define__ADC2_RELEASE_RESET__HAL_RCC_ADC2_RELEASE_RESET#define__ADC3_CLK_DISABLE__HAL_RCC_ADC3_CLK_DISABLE#define__ADC3_CLK_ENABLE__HAL_RCC_ADC3_CLK_ENABLE#define__ADC3_FORCE_RESET__HAL_RCC_ADC3_FORCE_RESET#define__ADC3_RELEASE_RESET__HAL_RCC_ADC3_RELEASE_RESET#define__AES_CLK_DISABLE__HAL_RCC_AES_CLK_DISABLE#define__AES_CLK_ENABLE__HAL_RCC_AES_CLK_ENABLE#define__AES_CLK_SLEEP_DISABLE__HAL_RCC_AES_CLK_SLEEP_DISABLE#define__AES_CLK_SLEEP_ENABLE__HAL_RCC_AES_CLK_SLEEP_ENABLE#define__AES_FORCE_RESET__HAL_RCC_AES_FORCE_RESET#define__AES_RELEASE_RESET__HAL_RCC_AES_RELEASE_RESET#define__CRYP_CLK_SLEEP_ENABLE__HAL_RCC_CRYP_CLK_SLEEP_ENABLE#define__CRYP_CLK_SLEEP_DISABLE__HAL_RCC_CRYP_CLK_SLEEP_DISABLE#define__CRYP_CLK_ENABLE__HAL_RCC_CRYP_CLK_ENABLE#define__CRYP_CLK_DISABLE__HAL_RCC_CRYP_CLK_DISABLE#define__CRYP_FORCE_RESET__HAL_RCC_CRYP_FORCE_RESET#define__CRYP_RELEASE_RESET__HAL_RCC_CRYP_RELEASE_RESET#define__AFIO_CLK_DISABLE__HAL_RCC_AFIO_CLK_DISABLE#define__AFIO_CLK_ENABLE__HAL_RCC_AFIO_CLK_ENABLE#define__AFIO_FORCE_RESET__HAL_RCC_AFIO_FORCE_RESET#define__AFIO_RELEASE_RESET__HAL_RCC_AFIO_RELEASE_RESET#define__AHB_FORCE_RESET__HAL_RCC_AHB_FORCE_RESET#define__AHB_RELEASE_RESET__HAL_RCC_AHB_RELEASE_RESET#define__AHB1_FORCE_RESET__HAL_RCC_AHB1_FORCE_RESET#define__AHB1_RELEASE_RESET__HAL_RCC_AHB1_RELEASE_RESET#define__AHB2_FORCE_RESET__HAL_RCC_AHB2_FORCE_RESET#define__AHB2_RELEASE_RESET__HAL_RCC_AHB2_RELEASE_RESET#define__AHB3_FORCE_RESET__HAL_RCC_AHB3_FORCE_RESET#define__AHB3_RELEASE_RESET__HAL_RCC_AHB3_RELEASE_RESET#define__APB1_FORCE_RESET__HAL_RCC_APB1_FORCE_RESET#define__APB1_RELEASE_RESET__HAL_RCC_APB1_RELEASE_RESET#define__APB2_FORCE_RESET__HAL_RCC_APB2_FORCE_RESET#define__APB2_RELEASE_RESET__HAL_RCC_APB2_RELEASE_RESET#ifdefined(STM32C0)#define__HAL_RCC_APB1_FORCE_RESET__HAL_RCC_APB1_GRP1_FORCE_RESET#define__HAL_RCC_APB1_RELEASE_RESET__HAL_RCC_APB1_GRP1_RELEASE_RESET#define__HAL_RCC_APB2_FORCE_RESET__HAL_RCC_APB1_GRP2_FORCE_RESET#define__HAL_RCC_APB2_RELEASE_RESET__HAL_RCC_APB1_GRP2_RELEASE_RESET#endif#define__BKP_CLK_DISABLE__HAL_RCC_BKP_CLK_DISABLE#define__BKP_CLK_ENABLE__HAL_RCC_BKP_CLK_ENABLE#define__BKP_FORCE_RESET__HAL_RCC_BKP_FORCE_RESET#define__BKP_RELEASE_RESET__HAL_RCC_BKP_RELEASE_RESET#define__CAN1_CLK_DISABLE__HAL_RCC_CAN1_CLK_DISABLE#define__CAN1_CLK_ENABLE__HAL_RCC_CAN1_CLK_ENABLE#define__CAN1_CLK_SLEEP_DISABLE__HAL_RCC_CAN1_CLK_SLEEP_DISABLE#define__CAN1_CLK_SLEEP_ENABLE__HAL_RCC_CAN1_CLK_SLEEP_ENABLE#define__CAN1_FORCE_RESET__HAL_RCC_CAN1_FORCE_RESET#define__CAN1_RELEASE_RESET__HAL_RCC_CAN1_RELEASE_RESET#define__CAN_CLK_DISABLE__HAL_RCC_CAN1_CLK_DISABLE#define__CAN_CLK_ENABLE__HAL_RCC_CAN1_CLK_ENABLE#define__CAN_FORCE_RESET__HAL_RCC_CAN1_FORCE_RESET#define__CAN_RELEASE_RESET__HAL_RCC_CAN1_RELEASE_RESET#define__CAN2_CLK_DISABLE__HAL_RCC_CAN2_CLK_DISABLE#define__CAN2_CLK_ENABLE__HAL_RCC_CAN2_CLK_ENABLE#define__CAN2_FORCE_RESET__HAL_RCC_CAN2_FORCE_RESET#define__CAN2_RELEASE_RESET__HAL_RCC_CAN2_RELEASE_RESET#define__CEC_CLK_DISABLE__HAL_RCC_CEC_CLK_DISABLE#define__CEC_CLK_ENABLE__HAL_RCC_CEC_CLK_ENABLE#define__COMP_CLK_DISABLE__HAL_RCC_COMP_CLK_DISABLE#define__COMP_CLK_ENABLE__HAL_RCC_COMP_CLK_ENABLE#define__COMP_FORCE_RESET__HAL_RCC_COMP_FORCE_RESET#define__COMP_RELEASE_RESET__HAL_RCC_COMP_RELEASE_RESET#define__COMP_CLK_SLEEP_ENABLE__HAL_RCC_COMP_CLK_SLEEP_ENABLE#define__COMP_CLK_SLEEP_DISABLE__HAL_RCC_COMP_CLK_SLEEP_DISABLE#define__CEC_FORCE_RESET__HAL_RCC_CEC_FORCE_RESET#define__CEC_RELEASE_RESET__HAL_RCC_CEC_RELEASE_RESET#define__CRC_CLK_DISABLE__HAL_RCC_CRC_CLK_DISABLE#define__CRC_CLK_ENABLE__HAL_RCC_CRC_CLK_ENABLE#define__CRC_CLK_SLEEP_DISABLE__HAL_RCC_CRC_CLK_SLEEP_DISABLE#define__CRC_CLK_SLEEP_ENABLE__HAL_RCC_CRC_CLK_SLEEP_ENABLE#define__CRC_FORCE_RESET__HAL_RCC_CRC_FORCE_RESET#define__CRC_RELEASE_RESET__HAL_RCC_CRC_RELEASE_RESET#define__DAC_CLK_DISABLE__HAL_RCC_DAC_CLK_DISABLE#define__DAC_CLK_ENABLE__HAL_RCC_DAC_CLK_ENABLE#define__DAC_FORCE_RESET__HAL_RCC_DAC_FORCE_RESET#define__DAC_RELEASE_RESET__HAL_RCC_DAC_RELEASE_RESET#define__DAC1_CLK_DISABLE__HAL_RCC_DAC1_CLK_DISABLE#define__DAC1_CLK_ENABLE__HAL_RCC_DAC1_CLK_ENABLE#define__DAC1_CLK_SLEEP_DISABLE__HAL_RCC_DAC1_CLK_SLEEP_DISABLE#define__DAC1_CLK_SLEEP_ENABLE__HAL_RCC_DAC1_CLK_SLEEP_ENABLE#define__DAC1_FORCE_RESET__HAL_RCC_DAC1_FORCE_RESET#define__DAC1_RELEASE_RESET__HAL_RCC_DAC1_RELEASE_RESET#define__DBGMCU_CLK_ENABLE__HAL_RCC_DBGMCU_CLK_ENABLE#define__DBGMCU_CLK_DISABLE__HAL_RCC_DBGMCU_CLK_DISABLE#define__DBGMCU_FORCE_RESET__HAL_RCC_DBGMCU_FORCE_RESET#define__DBGMCU_RELEASE_RESET__HAL_RCC_DBGMCU_RELEASE_RESET#define__DFSDM_CLK_DISABLE__HAL_RCC_DFSDM_CLK_DISABLE#define__DFSDM_CLK_ENABLE__HAL_RCC_DFSDM_CLK_ENABLE#define__DFSDM_CLK_SLEEP_DISABLE__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE#define__DFSDM_CLK_SLEEP_ENABLE__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE#define__DFSDM_FORCE_RESET__HAL_RCC_DFSDM_FORCE_RESET#define__DFSDM_RELEASE_RESET__HAL_RCC_DFSDM_RELEASE_RESET#define__DMA1_CLK_DISABLE__HAL_RCC_DMA1_CLK_DISABLE#define__DMA1_CLK_ENABLE__HAL_RCC_DMA1_CLK_ENABLE#define__DMA1_CLK_SLEEP_DISABLE__HAL_RCC_DMA1_CLK_SLEEP_DISABLE#define__DMA1_CLK_SLEEP_ENABLE__HAL_RCC_DMA1_CLK_SLEEP_ENABLE#define__DMA1_FORCE_RESET__HAL_RCC_DMA1_FORCE_RESET#define__DMA1_RELEASE_RESET__HAL_RCC_DMA1_RELEASE_RESET#define__DMA2_CLK_DISABLE__HAL_RCC_DMA2_CLK_DISABLE#define__DMA2_CLK_ENABLE__HAL_RCC_DMA2_CLK_ENABLE#define__DMA2_CLK_SLEEP_DISABLE__HAL_RCC_DMA2_CLK_SLEEP_DISABLE#define__DMA2_CLK_SLEEP_ENABLE__HAL_RCC_DMA2_CLK_SLEEP_ENABLE#define__DMA2_FORCE_RESET__HAL_RCC_DMA2_FORCE_RESET#define__DMA2_RELEASE_RESET__HAL_RCC_DMA2_RELEASE_RESET#define__ETHMAC_CLK_DISABLE__HAL_RCC_ETHMAC_CLK_DISABLE#define__ETHMAC_CLK_ENABLE__HAL_RCC_ETHMAC_CLK_ENABLE#define__ETHMAC_FORCE_RESET__HAL_RCC_ETHMAC_FORCE_RESET#define__ETHMAC_RELEASE_RESET__HAL_RCC_ETHMAC_RELEASE_RESET#define__ETHMACRX_CLK_DISABLE__HAL_RCC_ETHMACRX_CLK_DISABLE#define__ETHMACRX_CLK_ENABLE__HAL_RCC_ETHMACRX_CLK_ENABLE#define__ETHMACTX_CLK_DISABLE__HAL_RCC_ETHMACTX_CLK_DISABLE#define__ETHMACTX_CLK_ENABLE__HAL_RCC_ETHMACTX_CLK_ENABLE#define__FIREWALL_CLK_DISABLE__HAL_RCC_FIREWALL_CLK_DISABLE#define__FIREWALL_CLK_ENABLE__HAL_RCC_FIREWALL_CLK_ENABLE#define__FLASH_CLK_DISABLE__HAL_RCC_FLASH_CLK_DISABLE#define__FLASH_CLK_ENABLE__HAL_RCC_FLASH_CLK_ENABLE#define__FLASH_CLK_SLEEP_DISABLE__HAL_RCC_FLASH_CLK_SLEEP_DISABLE#define__FLASH_CLK_SLEEP_ENABLE__HAL_RCC_FLASH_CLK_SLEEP_ENABLE#define__FLASH_FORCE_RESET__HAL_RCC_FLASH_FORCE_RESET#define__FLASH_RELEASE_RESET__HAL_RCC_FLASH_RELEASE_RESET#define__FLITF_CLK_DISABLE__HAL_RCC_FLITF_CLK_DISABLE#define__FLITF_CLK_ENABLE__HAL_RCC_FLITF_CLK_ENABLE#define__FLITF_FORCE_RESET__HAL_RCC_FLITF_FORCE_RESET#define__FLITF_RELEASE_RESET__HAL_RCC_FLITF_RELEASE_RESET#define__FLITF_CLK_SLEEP_ENABLE__HAL_RCC_FLITF_CLK_SLEEP_ENABLE#define__FLITF_CLK_SLEEP_DISABLE__HAL_RCC_FLITF_CLK_SLEEP_DISABLE#define__FMC_CLK_DISABLE__HAL_RCC_FMC_CLK_DISABLE#define__FMC_CLK_ENABLE__HAL_RCC_FMC_CLK_ENABLE#define__FMC_CLK_SLEEP_DISABLE__HAL_RCC_FMC_CLK_SLEEP_DISABLE#define__FMC_CLK_SLEEP_ENABLE__HAL_RCC_FMC_CLK_SLEEP_ENABLE#define__FMC_FORCE_RESET__HAL_RCC_FMC_FORCE_RESET#define__FMC_RELEASE_RESET__HAL_RCC_FMC_RELEASE_RESET#define__FSMC_CLK_DISABLE__HAL_RCC_FSMC_CLK_DISABLE#define__FSMC_CLK_ENABLE__HAL_RCC_FSMC_CLK_ENABLE#define__GPIOA_CLK_DISABLE__HAL_RCC_GPIOA_CLK_DISABLE#define__GPIOA_CLK_ENABLE__HAL_RCC_GPIOA_CLK_ENABLE#define__GPIOA_CLK_SLEEP_DISABLE__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE#define__GPIOA_CLK_SLEEP_ENABLE__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE#define__GPIOA_FORCE_RESET__HAL_RCC_GPIOA_FORCE_RESET#define__GPIOA_RELEASE_RESET__HAL_RCC_GPIOA_RELEASE_RESET#define__GPIOB_CLK_DISABLE__HAL_RCC_GPIOB_CLK_DISABLE#define__GPIOB_CLK_ENABLE__HAL_RCC_GPIOB_CLK_ENABLE#define__GPIOB_CLK_SLEEP_DISABLE__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE#define__GPIOB_CLK_SLEEP_ENABLE__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE#define__GPIOB_FORCE_RESET__HAL_RCC_GPIOB_FORCE_RESET#define__GPIOB_RELEASE_RESET__HAL_RCC_GPIOB_RELEASE_RESET#define__GPIOC_CLK_DISABLE__HAL_RCC_GPIOC_CLK_DISABLE#define__GPIOC_CLK_ENABLE__HAL_RCC_GPIOC_CLK_ENABLE#define__GPIOC_CLK_SLEEP_DISABLE__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE#define__GPIOC_CLK_SLEEP_ENABLE__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE#define__GPIOC_FORCE_RESET__HAL_RCC_GPIOC_FORCE_RESET#define__GPIOC_RELEASE_RESET__HAL_RCC_GPIOC_RELEASE_RESET#define__GPIOD_CLK_DISABLE__HAL_RCC_GPIOD_CLK_DISABLE#define__GPIOD_CLK_ENABLE__HAL_RCC_GPIOD_CLK_ENABLE#define__GPIOD_CLK_SLEEP_DISABLE__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE#define__GPIOD_CLK_SLEEP_ENABLE__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE#define__GPIOD_FORCE_RESET__HAL_RCC_GPIOD_FORCE_RESET#define__GPIOD_RELEASE_RESET__HAL_RCC_GPIOD_RELEASE_RESET#define__GPIOE_CLK_DISABLE__HAL_RCC_GPIOE_CLK_DISABLE#define__GPIOE_CLK_ENABLE__HAL_RCC_GPIOE_CLK_ENABLE#define__GPIOE_CLK_SLEEP_DISABLE__HAL_RCC_GPIOE_CLK_SLEEP_DISABLE#define__GPIOE_CLK_SLEEP_ENABLE__HAL_RCC_GPIOE_CLK_SLEEP_ENABLE#define__GPIOE_FORCE_RESET__HAL_RCC_GPIOE_FORCE_RESET#define__GPIOE_RELEASE_RESET__HAL_RCC_GPIOE_RELEASE_RESET#define__GPIOF_CLK_DISABLE__HAL_RCC_GPIOF_CLK_DISABLE#define__GPIOF_CLK_ENABLE__HAL_RCC_GPIOF_CLK_ENABLE#define__GPIOF_CLK_SLEEP_DISABLE__HAL_RCC_GPIOF_CLK_SLEEP_DISABLE#define__GPIOF_CLK_SLEEP_ENABLE__HAL_RCC_GPIOF_CLK_SLEEP_ENABLE#define__GPIOF_FORCE_RESET__HAL_RCC_GPIOF_FORCE_RESET#define__GPIOF_RELEASE_RESET__HAL_RCC_GPIOF_RELEASE_RESET#define__GPIOG_CLK_DISABLE__HAL_RCC_GPIOG_CLK_DISABLE#define__GPIOG_CLK_ENABLE__HAL_RCC_GPIOG_CLK_ENABLE#define__GPIOG_CLK_SLEEP_DISABLE__HAL_RCC_GPIOG_CLK_SLEEP_DISABLE#define__GPIOG_CLK_SLEEP_ENABLE__HAL_RCC_GPIOG_CLK_SLEEP_ENABLE#define__GPIOG_FORCE_RESET__HAL_RCC_GPIOG_FORCE_RESET#define__GPIOG_RELEASE_RESET__HAL_RCC_GPIOG_RELEASE_RESET#define__GPIOH_CLK_DISABLE__HAL_RCC_GPIOH_CLK_DISABLE#define__GPIOH_CLK_ENABLE__HAL_RCC_GPIOH_CLK_ENABLE#define__GPIOH_CLK_SLEEP_DISABLE__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE#define__GPIOH_CLK_SLEEP_ENABLE__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE#define__GPIOH_FORCE_RESET__HAL_RCC_GPIOH_FORCE_RESET#define__GPIOH_RELEASE_RESET__HAL_RCC_GPIOH_RELEASE_RESET#define__I2C1_CLK_DISABLE__HAL_RCC_I2C1_CLK_DISABLE#define__I2C1_CLK_ENABLE__HAL_RCC_I2C1_CLK_ENABLE#define__I2C1_CLK_SLEEP_DISABLE__HAL_RCC_I2C1_CLK_SLEEP_DISABLE#define__I2C1_CLK_SLEEP_ENABLE__HAL_RCC_I2C1_CLK_SLEEP_ENABLE#define__I2C1_FORCE_RESET__HAL_RCC_I2C1_FORCE_RESET#define__I2C1_RELEASE_RESET__HAL_RCC_I2C1_RELEASE_RESET#define__I2C2_CLK_DISABLE__HAL_RCC_I2C2_CLK_DISABLE#define__I2C2_CLK_ENABLE__HAL_RCC_I2C2_CLK_ENABLE#define__I2C2_CLK_SLEEP_DISABLE__HAL_RCC_I2C2_CLK_SLEEP_DISABLE#define__I2C2_CLK_SLEEP_ENABLE__HAL_RCC_I2C2_CLK_SLEEP_ENABLE#define__I2C2_FORCE_RESET__HAL_RCC_I2C2_FORCE_RESET#define__I2C2_RELEASE_RESET__HAL_RCC_I2C2_RELEASE_RESET#define__I2C3_CLK_DISABLE__HAL_RCC_I2C3_CLK_DISABLE#define__I2C3_CLK_ENABLE__HAL_RCC_I2C3_CLK_ENABLE#define__I2C3_CLK_SLEEP_DISABLE__HAL_RCC_I2C3_CLK_SLEEP_DISABLE#define__I2C3_CLK_SLEEP_ENABLE__HAL_RCC_I2C3_CLK_SLEEP_ENABLE#define__I2C3_FORCE_RESET__HAL_RCC_I2C3_FORCE_RESET#define__I2C3_RELEASE_RESET__HAL_RCC_I2C3_RELEASE_RESET#define__LCD_CLK_DISABLE__HAL_RCC_LCD_CLK_DISABLE#define__LCD_CLK_ENABLE__HAL_RCC_LCD_CLK_ENABLE#define__LCD_CLK_SLEEP_DISABLE__HAL_RCC_LCD_CLK_SLEEP_DISABLE#define__LCD_CLK_SLEEP_ENABLE__HAL_RCC_LCD_CLK_SLEEP_ENABLE#define__LCD_FORCE_RESET__HAL_RCC_LCD_FORCE_RESET#define__LCD_RELEASE_RESET__HAL_RCC_LCD_RELEASE_RESET#define__LPTIM1_CLK_DISABLE__HAL_RCC_LPTIM1_CLK_DISABLE#define__LPTIM1_CLK_ENABLE__HAL_RCC_LPTIM1_CLK_ENABLE#define__LPTIM1_CLK_SLEEP_DISABLE__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE#define__LPTIM1_CLK_SLEEP_ENABLE__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE#define__LPTIM1_FORCE_RESET__HAL_RCC_LPTIM1_FORCE_RESET#define__LPTIM1_RELEASE_RESET__HAL_RCC_LPTIM1_RELEASE_RESET#define__LPTIM2_CLK_DISABLE__HAL_RCC_LPTIM2_CLK_DISABLE#define__LPTIM2_CLK_ENABLE__HAL_RCC_LPTIM2_CLK_ENABLE#define__LPTIM2_CLK_SLEEP_DISABLE__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE#define__LPTIM2_CLK_SLEEP_ENABLE__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE#define__LPTIM2_FORCE_RESET__HAL_RCC_LPTIM2_FORCE_RESET#define__LPTIM2_RELEASE_RESET__HAL_RCC_LPTIM2_RELEASE_RESET#define__LPUART1_CLK_DISABLE__HAL_RCC_LPUART1_CLK_DISABLE#define__LPUART1_CLK_ENABLE__HAL_RCC_LPUART1_CLK_ENABLE#define__LPUART1_CLK_SLEEP_DISABLE__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE#define__LPUART1_CLK_SLEEP_ENABLE__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE#define__LPUART1_FORCE_RESET__HAL_RCC_LPUART1_FORCE_RESET#define__LPUART1_RELEASE_RESET__HAL_RCC_LPUART1_RELEASE_RESET#define__OPAMP_CLK_DISABLE__HAL_RCC_OPAMP_CLK_DISABLE#define__OPAMP_CLK_ENABLE__HAL_RCC_OPAMP_CLK_ENABLE#define__OPAMP_CLK_SLEEP_DISABLE__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE#define__OPAMP_CLK_SLEEP_ENABLE__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE#define__OPAMP_FORCE_RESET__HAL_RCC_OPAMP_FORCE_RESET#define__OPAMP_RELEASE_RESET__HAL_RCC_OPAMP_RELEASE_RESET#define__OTGFS_CLK_DISABLE__HAL_RCC_OTGFS_CLK_DISABLE#define__OTGFS_CLK_ENABLE__HAL_RCC_OTGFS_CLK_ENABLE#define__OTGFS_CLK_SLEEP_DISABLE__HAL_RCC_OTGFS_CLK_SLEEP_DISABLE#define__OTGFS_CLK_SLEEP_ENABLE__HAL_RCC_OTGFS_CLK_SLEEP_ENABLE#define__OTGFS_FORCE_RESET__HAL_RCC_OTGFS_FORCE_RESET#define__OTGFS_RELEASE_RESET__HAL_RCC_OTGFS_RELEASE_RESET#define__PWR_CLK_DISABLE__HAL_RCC_PWR_CLK_DISABLE#define__PWR_CLK_ENABLE__HAL_RCC_PWR_CLK_ENABLE#define__PWR_CLK_SLEEP_DISABLE__HAL_RCC_PWR_CLK_SLEEP_DISABLE#define__PWR_CLK_SLEEP_ENABLE__HAL_RCC_PWR_CLK_SLEEP_ENABLE#define__PWR_FORCE_RESET__HAL_RCC_PWR_FORCE_RESET#define__PWR_RELEASE_RESET__HAL_RCC_PWR_RELEASE_RESET#define__QSPI_CLK_DISABLE__HAL_RCC_QSPI_CLK_DISABLE#define__QSPI_CLK_ENABLE__HAL_RCC_QSPI_CLK_ENABLE#define__QSPI_CLK_SLEEP_DISABLE__HAL_RCC_QSPI_CLK_SLEEP_DISABLE#define__QSPI_CLK_SLEEP_ENABLE__HAL_RCC_QSPI_CLK_SLEEP_ENABLE#define__QSPI_FORCE_RESET__HAL_RCC_QSPI_FORCE_RESET#define__QSPI_RELEASE_RESET__HAL_RCC_QSPI_RELEASE_RESET#ifdefined(STM32WB)#define__HAL_RCC_QSPI_CLK_DISABLE__HAL_RCC_QUADSPI_CLK_DISABLE#define__HAL_RCC_QSPI_CLK_ENABLE__HAL_RCC_QUADSPI_CLK_ENABLE#define__HAL_RCC_QSPI_CLK_SLEEP_DISABLE__HAL_RCC_QUADSPI_CLK_SLEEP_DISABLE#define__HAL_RCC_QSPI_CLK_SLEEP_ENABLE__HAL_RCC_QUADSPI_CLK_SLEEP_ENABLE#define__HAL_RCC_QSPI_FORCE_RESET__HAL_RCC_QUADSPI_FORCE_RESET#define__HAL_RCC_QSPI_RELEASE_RESET__HAL_RCC_QUADSPI_RELEASE_RESET#define__HAL_RCC_QSPI_IS_CLK_ENABLED__HAL_RCC_QUADSPI_IS_CLK_ENABLED#define__HAL_RCC_QSPI_IS_CLK_DISABLED__HAL_RCC_QUADSPI_IS_CLK_DISABLED#define__HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED__HAL_RCC_QUADSPI_IS_CLK_SLEEP_ENABLED#define__HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED__HAL_RCC_QUADSPI_IS_CLK_SLEEP_DISABLED#defineQSPI_IRQHandlerQUADSPI_IRQHandler#endif#define__RNG_CLK_DISABLE__HAL_RCC_RNG_CLK_DISABLE#define__RNG_CLK_ENABLE__HAL_RCC_RNG_CLK_ENABLE#define__RNG_CLK_SLEEP_DISABLE__HAL_RCC_RNG_CLK_SLEEP_DISABLE#define__RNG_CLK_SLEEP_ENABLE__HAL_RCC_RNG_CLK_SLEEP_ENABLE#define__RNG_FORCE_RESET__HAL_RCC_RNG_FORCE_RESET#define__RNG_RELEASE_RESET__HAL_RCC_RNG_RELEASE_RESET#define__SAI1_CLK_DISABLE__HAL_RCC_SAI1_CLK_DISABLE#define__SAI1_CLK_ENABLE__HAL_RCC_SAI1_CLK_ENABLE#define__SAI1_CLK_SLEEP_DISABLE__HAL_RCC_SAI1_CLK_SLEEP_DISABLE#define__SAI1_CLK_SLEEP_ENABLE__HAL_RCC_SAI1_CLK_SLEEP_ENABLE#define__SAI1_FORCE_RESET__HAL_RCC_SAI1_FORCE_RESET#define__SAI1_RELEASE_RESET__HAL_RCC_SAI1_RELEASE_RESET#define__SAI2_CLK_DISABLE__HAL_RCC_SAI2_CLK_DISABLE#define__SAI2_CLK_ENABLE__HAL_RCC_SAI2_CLK_ENABLE#define__SAI2_CLK_SLEEP_DISABLE__HAL_RCC_SAI2_CLK_SLEEP_DISABLE#define__SAI2_CLK_SLEEP_ENABLE__HAL_RCC_SAI2_CLK_SLEEP_ENABLE#define__SAI2_FORCE_RESET__HAL_RCC_SAI2_FORCE_RESET#define__SAI2_RELEASE_RESET__HAL_RCC_SAI2_RELEASE_RESET#define__SDIO_CLK_DISABLE__HAL_RCC_SDIO_CLK_DISABLE#define__SDIO_CLK_ENABLE__HAL_RCC_SDIO_CLK_ENABLE#define__SDMMC_CLK_DISABLE__HAL_RCC_SDMMC_CLK_DISABLE#define__SDMMC_CLK_ENABLE__HAL_RCC_SDMMC_CLK_ENABLE#define__SDMMC_CLK_SLEEP_DISABLE__HAL_RCC_SDMMC_CLK_SLEEP_DISABLE#define__SDMMC_CLK_SLEEP_ENABLE__HAL_RCC_SDMMC_CLK_SLEEP_ENABLE#define__SDMMC_FORCE_RESET__HAL_RCC_SDMMC_FORCE_RESET#define__SDMMC_RELEASE_RESET__HAL_RCC_SDMMC_RELEASE_RESET#define__SPI1_CLK_DISABLE__HAL_RCC_SPI1_CLK_DISABLE#define__SPI1_CLK_ENABLE__HAL_RCC_SPI1_CLK_ENABLE#define__SPI1_CLK_SLEEP_DISABLE__HAL_RCC_SPI1_CLK_SLEEP_DISABLE#define__SPI1_CLK_SLEEP_ENABLE__HAL_RCC_SPI1_CLK_SLEEP_ENABLE#define__SPI1_FORCE_RESET__HAL_RCC_SPI1_FORCE_RESET#define__SPI1_RELEASE_RESET__HAL_RCC_SPI1_RELEASE_RESET#define__SPI2_CLK_DISABLE__HAL_RCC_SPI2_CLK_DISABLE#define__SPI2_CLK_ENABLE__HAL_RCC_SPI2_CLK_ENABLE#define__SPI2_CLK_SLEEP_DISABLE__HAL_RCC_SPI2_CLK_SLEEP_DISABLE#define__SPI2_CLK_SLEEP_ENABLE__HAL_RCC_SPI2_CLK_SLEEP_ENABLE#define__SPI2_FORCE_RESET__HAL_RCC_SPI2_FORCE_RESET#define__SPI2_RELEASE_RESET__HAL_RCC_SPI2_RELEASE_RESET#define__SPI3_CLK_DISABLE__HAL_RCC_SPI3_CLK_DISABLE#define__SPI3_CLK_ENABLE__HAL_RCC_SPI3_CLK_ENABLE#define__SPI3_CLK_SLEEP_DISABLE__HAL_RCC_SPI3_CLK_SLEEP_DISABLE#define__SPI3_CLK_SLEEP_ENABLE__HAL_RCC_SPI3_CLK_SLEEP_ENABLE#define__SPI3_FORCE_RESET__HAL_RCC_SPI3_FORCE_RESET#define__SPI3_RELEASE_RESET__HAL_RCC_SPI3_RELEASE_RESET#define__SRAM_CLK_DISABLE__HAL_RCC_SRAM_CLK_DISABLE#define__SRAM_CLK_ENABLE__HAL_RCC_SRAM_CLK_ENABLE#define__SRAM1_CLK_SLEEP_DISABLE__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE#define__SRAM1_CLK_SLEEP_ENABLE__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE#define__SRAM2_CLK_SLEEP_DISABLE__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE#define__SRAM2_CLK_SLEEP_ENABLE__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE#define__SWPMI1_CLK_DISABLE__HAL_RCC_SWPMI1_CLK_DISABLE#define__SWPMI1_CLK_ENABLE__HAL_RCC_SWPMI1_CLK_ENABLE#define__SWPMI1_CLK_SLEEP_DISABLE__HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE#define__SWPMI1_CLK_SLEEP_ENABLE__HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE#define__SWPMI1_FORCE_RESET__HAL_RCC_SWPMI1_FORCE_RESET#define__SWPMI1_RELEASE_RESET__HAL_RCC_SWPMI1_RELEASE_RESET#define__SYSCFG_CLK_DISABLE__HAL_RCC_SYSCFG_CLK_DISABLE#define__SYSCFG_CLK_ENABLE__HAL_RCC_SYSCFG_CLK_ENABLE#define__SYSCFG_CLK_SLEEP_DISABLE__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE#define__SYSCFG_CLK_SLEEP_ENABLE__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE#define__SYSCFG_FORCE_RESET__HAL_RCC_SYSCFG_FORCE_RESET#define__SYSCFG_RELEASE_RESET__HAL_RCC_SYSCFG_RELEASE_RESET#define__TIM1_CLK_DISABLE__HAL_RCC_TIM1_CLK_DISABLE#define__TIM1_CLK_ENABLE__HAL_RCC_TIM1_CLK_ENABLE#define__TIM1_CLK_SLEEP_DISABLE__HAL_RCC_TIM1_CLK_SLEEP_DISABLE#define__TIM1_CLK_SLEEP_ENABLE__HAL_RCC_TIM1_CLK_SLEEP_ENABLE#define__TIM1_FORCE_RESET__HAL_RCC_TIM1_FORCE_RESET#define__TIM1_RELEASE_RESET__HAL_RCC_TIM1_RELEASE_RESET#define__TIM10_CLK_DISABLE__HAL_RCC_TIM10_CLK_DISABLE#define__TIM10_CLK_ENABLE__HAL_RCC_TIM10_CLK_ENABLE#define__TIM10_FORCE_RESET__HAL_RCC_TIM10_FORCE_RESET#define__TIM10_RELEASE_RESET__HAL_RCC_TIM10_RELEASE_RESET#define__TIM11_CLK_DISABLE__HAL_RCC_TIM11_CLK_DISABLE#define__TIM11_CLK_ENABLE__HAL_RCC_TIM11_CLK_ENABLE#define__TIM11_FORCE_RESET__HAL_RCC_TIM11_FORCE_RESET#define__TIM11_RELEASE_RESET__HAL_RCC_TIM11_RELEASE_RESET#define__TIM12_CLK_DISABLE__HAL_RCC_TIM12_CLK_DISABLE#define__TIM12_CLK_ENABLE__HAL_RCC_TIM12_CLK_ENABLE#define__TIM12_FORCE_RESET__HAL_RCC_TIM12_FORCE_RESET#define__TIM12_RELEASE_RESET__HAL_RCC_TIM12_RELEASE_RESET#define__TIM13_CLK_DISABLE__HAL_RCC_TIM13_CLK_DISABLE#define__TIM13_CLK_ENABLE__HAL_RCC_TIM13_CLK_ENABLE#define__TIM13_FORCE_RESET__HAL_RCC_TIM13_FORCE_RESET#define__TIM13_RELEASE_RESET__HAL_RCC_TIM13_RELEASE_RESET#define__TIM14_CLK_DISABLE__HAL_RCC_TIM14_CLK_DISABLE#define__TIM14_CLK_ENABLE__HAL_RCC_TIM14_CLK_ENABLE#define__TIM14_FORCE_RESET__HAL_RCC_TIM14_FORCE_RESET#define__TIM14_RELEASE_RESET__HAL_RCC_TIM14_RELEASE_RESET#define__TIM15_CLK_DISABLE__HAL_RCC_TIM15_CLK_DISABLE#define__TIM15_CLK_ENABLE__HAL_RCC_TIM15_CLK_ENABLE#define__TIM15_CLK_SLEEP_DISABLE__HAL_RCC_TIM15_CLK_SLEEP_DISABLE#define__TIM15_CLK_SLEEP_ENABLE__HAL_RCC_TIM15_CLK_SLEEP_ENABLE#define__TIM15_FORCE_RESET__HAL_RCC_TIM15_FORCE_RESET#define__TIM15_RELEASE_RESET__HAL_RCC_TIM15_RELEASE_RESET#define__TIM16_CLK_DISABLE__HAL_RCC_TIM16_CLK_DISABLE#define__TIM16_CLK_ENABLE__HAL_RCC_TIM16_CLK_ENABLE#define__TIM16_CLK_SLEEP_DISABLE__HAL_RCC_TIM16_CLK_SLEEP_DISABLE#define__TIM16_CLK_SLEEP_ENABLE__HAL_RCC_TIM16_CLK_SLEEP_ENABLE#define__TIM16_FORCE_RESET__HAL_RCC_TIM16_FORCE_RESET#define__TIM16_RELEASE_RESET__HAL_RCC_TIM16_RELEASE_RESET#define__TIM17_CLK_DISABLE__HAL_RCC_TIM17_CLK_DISABLE#define__TIM17_CLK_ENABLE__HAL_RCC_TIM17_CLK_ENABLE#define__TIM17_CLK_SLEEP_DISABLE__HAL_RCC_TIM17_CLK_SLEEP_DISABLE#define__TIM17_CLK_SLEEP_ENABLE__HAL_RCC_TIM17_CLK_SLEEP_ENABLE#define__TIM17_FORCE_RESET__HAL_RCC_TIM17_FORCE_RESET#define__TIM17_RELEASE_RESET__HAL_RCC_TIM17_RELEASE_RESET#define__TIM2_CLK_DISABLE__HAL_RCC_TIM2_CLK_DISABLE#define__TIM2_CLK_ENABLE__HAL_RCC_TIM2_CLK_ENABLE#define__TIM2_CLK_SLEEP_DISABLE__HAL_RCC_TIM2_CLK_SLEEP_DISABLE#define__TIM2_CLK_SLEEP_ENABLE__HAL_RCC_TIM2_CLK_SLEEP_ENABLE#define__TIM2_FORCE_RESET__HAL_RCC_TIM2_FORCE_RESET#define__TIM2_RELEASE_RESET__HAL_RCC_TIM2_RELEASE_RESET#define__TIM3_CLK_DISABLE__HAL_RCC_TIM3_CLK_DISABLE#define__TIM3_CLK_ENABLE__HAL_RCC_TIM3_CLK_ENABLE#define__TIM3_CLK_SLEEP_DISABLE__HAL_RCC_TIM3_CLK_SLEEP_DISABLE#define__TIM3_CLK_SLEEP_ENABLE__HAL_RCC_TIM3_CLK_SLEEP_ENABLE#define__TIM3_FORCE_RESET__HAL_RCC_TIM3_FORCE_RESET#define__TIM3_RELEASE_RESET__HAL_RCC_TIM3_RELEASE_RESET#define__TIM4_CLK_DISABLE__HAL_RCC_TIM4_CLK_DISABLE#define__TIM4_CLK_ENABLE__HAL_RCC_TIM4_CLK_ENABLE#define__TIM4_CLK_SLEEP_DISABLE__HAL_RCC_TIM4_CLK_SLEEP_DISABLE#define__TIM4_CLK_SLEEP_ENABLE__HAL_RCC_TIM4_CLK_SLEEP_ENABLE#define__TIM4_FORCE_RESET__HAL_RCC_TIM4_FORCE_RESET#define__TIM4_RELEASE_RESET__HAL_RCC_TIM4_RELEASE_RESET#define__TIM5_CLK_DISABLE__HAL_RCC_TIM5_CLK_DISABLE#define__TIM5_CLK_ENABLE__HAL_RCC_TIM5_CLK_ENABLE#define__TIM5_CLK_SLEEP_DISABLE__HAL_RCC_TIM5_CLK_SLEEP_DISABLE#define__TIM5_CLK_SLEEP_ENABLE__HAL_RCC_TIM5_CLK_SLEEP_ENABLE#define__TIM5_FORCE_RESET__HAL_RCC_TIM5_FORCE_RESET#define__TIM5_RELEASE_RESET__HAL_RCC_TIM5_RELEASE_RESET#define__TIM6_CLK_DISABLE__HAL_RCC_TIM6_CLK_DISABLE#define__TIM6_CLK_ENABLE__HAL_RCC_TIM6_CLK_ENABLE#define__TIM6_CLK_SLEEP_DISABLE__HAL_RCC_TIM6_CLK_SLEEP_DISABLE#define__TIM6_CLK_SLEEP_ENABLE__HAL_RCC_TIM6_CLK_SLEEP_ENABLE#define__TIM6_FORCE_RESET__HAL_RCC_TIM6_FORCE_RESET#define__TIM6_RELEASE_RESET__HAL_RCC_TIM6_RELEASE_RESET#define__TIM7_CLK_DISABLE__HAL_RCC_TIM7_CLK_DISABLE#define__TIM7_CLK_ENABLE__HAL_RCC_TIM7_CLK_ENABLE#define__TIM7_CLK_SLEEP_DISABLE__HAL_RCC_TIM7_CLK_SLEEP_DISABLE#define__TIM7_CLK_SLEEP_ENABLE__HAL_RCC_TIM7_CLK_SLEEP_ENABLE#define__TIM7_FORCE_RESET__HAL_RCC_TIM7_FORCE_RESET#define__TIM7_RELEASE_RESET__HAL_RCC_TIM7_RELEASE_RESET#define__TIM8_CLK_DISABLE__HAL_RCC_TIM8_CLK_DISABLE#define__TIM8_CLK_ENABLE__HAL_RCC_TIM8_CLK_ENABLE#define__TIM8_CLK_SLEEP_DISABLE__HAL_RCC_TIM8_CLK_SLEEP_DISABLE#define__TIM8_CLK_SLEEP_ENABLE__HAL_RCC_TIM8_CLK_SLEEP_ENABLE#define__TIM8_FORCE_RESET__HAL_RCC_TIM8_FORCE_RESET#define__TIM8_RELEASE_RESET__HAL_RCC_TIM8_RELEASE_RESET#define__TIM9_CLK_DISABLE__HAL_RCC_TIM9_CLK_DISABLE#define__TIM9_CLK_ENABLE__HAL_RCC_TIM9_CLK_ENABLE#define__TIM9_FORCE_RESET__HAL_RCC_TIM9_FORCE_RESET#define__TIM9_RELEASE_RESET__HAL_RCC_TIM9_RELEASE_RESET#define__TSC_CLK_DISABLE__HAL_RCC_TSC_CLK_DISABLE#define__TSC_CLK_ENABLE__HAL_RCC_TSC_CLK_ENABLE#define__TSC_CLK_SLEEP_DISABLE__HAL_RCC_TSC_CLK_SLEEP_DISABLE#define__TSC_CLK_SLEEP_ENABLE__HAL_RCC_TSC_CLK_SLEEP_ENABLE#define__TSC_FORCE_RESET__HAL_RCC_TSC_FORCE_RESET#define__TSC_RELEASE_RESET__HAL_RCC_TSC_RELEASE_RESET#define__UART4_CLK_DISABLE__HAL_RCC_UART4_CLK_DISABLE#define__UART4_CLK_ENABLE__HAL_RCC_UART4_CLK_ENABLE#define__UART4_CLK_SLEEP_DISABLE__HAL_RCC_UART4_CLK_SLEEP_DISABLE#define__UART4_CLK_SLEEP_ENABLE__HAL_RCC_UART4_CLK_SLEEP_ENABLE#define__UART4_FORCE_RESET__HAL_RCC_UART4_FORCE_RESET#define__UART4_RELEASE_RESET__HAL_RCC_UART4_RELEASE_RESET#define__UART5_CLK_DISABLE__HAL_RCC_UART5_CLK_DISABLE#define__UART5_CLK_ENABLE__HAL_RCC_UART5_CLK_ENABLE#define__UART5_CLK_SLEEP_DISABLE__HAL_RCC_UART5_CLK_SLEEP_DISABLE#define__UART5_CLK_SLEEP_ENABLE__HAL_RCC_UART5_CLK_SLEEP_ENABLE#define__UART5_FORCE_RESET__HAL_RCC_UART5_FORCE_RESET#define__UART5_RELEASE_RESET__HAL_RCC_UART5_RELEASE_RESET#define__USART1_CLK_DISABLE__HAL_RCC_USART1_CLK_DISABLE#define__USART1_CLK_ENABLE__HAL_RCC_USART1_CLK_ENABLE#define__USART1_CLK_SLEEP_DISABLE__HAL_RCC_USART1_CLK_SLEEP_DISABLE#define__USART1_CLK_SLEEP_ENABLE__HAL_RCC_USART1_CLK_SLEEP_ENABLE#define__USART1_FORCE_RESET__HAL_RCC_USART1_FORCE_RESET#define__USART1_RELEASE_RESET__HAL_RCC_USART1_RELEASE_RESET#define__USART2_CLK_DISABLE__HAL_RCC_USART2_CLK_DISABLE#define__USART2_CLK_ENABLE__HAL_RCC_USART2_CLK_ENABLE#define__USART2_CLK_SLEEP_DISABLE__HAL_RCC_USART2_CLK_SLEEP_DISABLE#define__USART2_CLK_SLEEP_ENABLE__HAL_RCC_USART2_CLK_SLEEP_ENABLE#define__USART2_FORCE_RESET__HAL_RCC_USART2_FORCE_RESET#define__USART2_RELEASE_RESET__HAL_RCC_USART2_RELEASE_RESET#define__USART3_CLK_DISABLE__HAL_RCC_USART3_CLK_DISABLE#define__USART3_CLK_ENABLE__HAL_RCC_USART3_CLK_ENABLE#define__USART3_CLK_SLEEP_DISABLE__HAL_RCC_USART3_CLK_SLEEP_DISABLE#define__USART3_CLK_SLEEP_ENABLE__HAL_RCC_USART3_CLK_SLEEP_ENABLE#define__USART3_FORCE_RESET__HAL_RCC_USART3_FORCE_RESET#define__USART3_RELEASE_RESET__HAL_RCC_USART3_RELEASE_RESET#define__USART4_CLK_DISABLE__HAL_RCC_UART4_CLK_DISABLE#define__USART4_CLK_ENABLE__HAL_RCC_UART4_CLK_ENABLE#define__USART4_CLK_SLEEP_ENABLE__HAL_RCC_UART4_CLK_SLEEP_ENABLE#define__USART4_CLK_SLEEP_DISABLE__HAL_RCC_UART4_CLK_SLEEP_DISABLE#define__USART4_FORCE_RESET__HAL_RCC_UART4_FORCE_RESET#define__USART4_RELEASE_RESET__HAL_RCC_UART4_RELEASE_RESET#define__USART5_CLK_DISABLE__HAL_RCC_UART5_CLK_DISABLE#define__USART5_CLK_ENABLE__HAL_RCC_UART5_CLK_ENABLE#define__USART5_CLK_SLEEP_ENABLE__HAL_RCC_UART5_CLK_SLEEP_ENABLE#define__USART5_CLK_SLEEP_DISABLE__HAL_RCC_UART5_CLK_SLEEP_DISABLE#define__USART5_FORCE_RESET__HAL_RCC_UART5_FORCE_RESET#define__USART5_RELEASE_RESET__HAL_RCC_UART5_RELEASE_RESET#define__USART7_CLK_DISABLE__HAL_RCC_UART7_CLK_DISABLE#define__USART7_CLK_ENABLE__HAL_RCC_UART7_CLK_ENABLE#define__USART7_FORCE_RESET__HAL_RCC_UART7_FORCE_RESET#define__USART7_RELEASE_RESET__HAL_RCC_UART7_RELEASE_RESET#define__USART8_CLK_DISABLE__HAL_RCC_UART8_CLK_DISABLE#define__USART8_CLK_ENABLE__HAL_RCC_UART8_CLK_ENABLE#define__USART8_FORCE_RESET__HAL_RCC_UART8_FORCE_RESET#define__USART8_RELEASE_RESET__HAL_RCC_UART8_RELEASE_RESET#define__USB_CLK_DISABLE__HAL_RCC_USB_CLK_DISABLE#define__USB_CLK_ENABLE__HAL_RCC_USB_CLK_ENABLE#define__USB_FORCE_RESET__HAL_RCC_USB_FORCE_RESET#define__USB_CLK_SLEEP_ENABLE__HAL_RCC_USB_CLK_SLEEP_ENABLE#define__USB_CLK_SLEEP_DISABLE__HAL_RCC_USB_CLK_SLEEP_DISABLE#define__USB_OTG_FS_CLK_DISABLE__HAL_RCC_USB_OTG_FS_CLK_DISABLE#define__USB_OTG_FS_CLK_ENABLE__HAL_RCC_USB_OTG_FS_CLK_ENABLE#define__USB_RELEASE_RESET__HAL_RCC_USB_RELEASE_RESET#ifdefined(STM32H7)#define__HAL_RCC_WWDG_CLK_DISABLE__HAL_RCC_WWDG1_CLK_DISABLE#define__HAL_RCC_WWDG_CLK_ENABLE__HAL_RCC_WWDG1_CLK_ENABLE#define__HAL_RCC_WWDG_CLK_SLEEP_DISABLE__HAL_RCC_WWDG1_CLK_SLEEP_DISABLE#define__HAL_RCC_WWDG_CLK_SLEEP_ENABLE__HAL_RCC_WWDG1_CLK_SLEEP_ENABLE#define__HAL_RCC_WWDG_FORCE_RESET((void)0U)#define__HAL_RCC_WWDG_RELEASE_RESET((void)0U)#define__HAL_RCC_WWDG_IS_CLK_ENABLED__HAL_RCC_WWDG1_IS_CLK_ENABLED#define__HAL_RCC_WWDG_IS_CLK_DISABLED__HAL_RCC_WWDG1_IS_CLK_DISABLED#defineRCC_SPI4CLKSOURCE_D2PCLK1RCC_SPI4CLKSOURCE_D2PCLK2#defineRCC_SPI5CLKSOURCE_D2PCLK1RCC_SPI5CLKSOURCE_D2PCLK2#defineRCC_SPI45CLKSOURCE_D2PCLK1RCC_SPI45CLKSOURCE_D2PCLK2#defineRCC_SPI45CLKSOURCE_CDPCLK1RCC_SPI45CLKSOURCE_CDPCLK2#defineRCC_SPI45CLKSOURCE_PCLK1RCC_SPI45CLKSOURCE_PCLK2#endif#define__WWDG_CLK_DISABLE__HAL_RCC_WWDG_CLK_DISABLE#define__WWDG_CLK_ENABLE__HAL_RCC_WWDG_CLK_ENABLE#define__WWDG_CLK_SLEEP_DISABLE__HAL_RCC_WWDG_CLK_SLEEP_DISABLE#define__WWDG_CLK_SLEEP_ENABLE__HAL_RCC_WWDG_CLK_SLEEP_ENABLE#define__WWDG_FORCE_RESET__HAL_RCC_WWDG_FORCE_RESET#define__WWDG_RELEASE_RESET__HAL_RCC_WWDG_RELEASE_RESET#define__TIM21_CLK_ENABLE__HAL_RCC_TIM21_CLK_ENABLE#define__TIM21_CLK_DISABLE__HAL_RCC_TIM21_CLK_DISABLE#define__TIM21_FORCE_RESET__HAL_RCC_TIM21_FORCE_RESET#define__TIM21_RELEASE_RESET__HAL_RCC_TIM21_RELEASE_RESET#define__TIM21_CLK_SLEEP_ENABLE__HAL_RCC_TIM21_CLK_SLEEP_ENABLE#define__TIM21_CLK_SLEEP_DISABLE__HAL_RCC_TIM21_CLK_SLEEP_DISABLE#define__TIM22_CLK_ENABLE__HAL_RCC_TIM22_CLK_ENABLE#define__TIM22_CLK_DISABLE__HAL_RCC_TIM22_CLK_DISABLE#define__TIM22_FORCE_RESET__HAL_RCC_TIM22_FORCE_RESET#define__TIM22_RELEASE_RESET__HAL_RCC_TIM22_RELEASE_RESET#define__TIM22_CLK_SLEEP_ENABLE__HAL_RCC_TIM22_CLK_SLEEP_ENABLE#define__TIM22_CLK_SLEEP_DISABLE__HAL_RCC_TIM22_CLK_SLEEP_DISABLE#define__CRS_CLK_DISABLE__HAL_RCC_CRS_CLK_DISABLE#define__CRS_CLK_ENABLE__HAL_RCC_CRS_CLK_ENABLE#define__CRS_CLK_SLEEP_DISABLE__HAL_RCC_CRS_CLK_SLEEP_DISABLE#define__CRS_CLK_SLEEP_ENABLE__HAL_RCC_CRS_CLK_SLEEP_ENABLE#define__CRS_FORCE_RESET__HAL_RCC_CRS_FORCE_RESET#define__CRS_RELEASE_RESET__HAL_RCC_CRS_RELEASE_RESET#define__RCC_BACKUPRESET_FORCE__HAL_RCC_BACKUPRESET_FORCE#define__RCC_BACKUPRESET_RELEASE__HAL_RCC_BACKUPRESET_RELEASE#define__USB_OTG_FS_FORCE_RESET__HAL_RCC_USB_OTG_FS_FORCE_RESET#define__USB_OTG_FS_RELEASE_RESET__HAL_RCC_USB_OTG_FS_RELEASE_RESET#define__USB_OTG_FS_CLK_SLEEP_ENABLE__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE#define__USB_OTG_FS_CLK_SLEEP_DISABLE__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE#define__USB_OTG_HS_CLK_DISABLE__HAL_RCC_USB_OTG_HS_CLK_DISABLE#define__USB_OTG_HS_CLK_ENABLE__HAL_RCC_USB_OTG_HS_CLK_ENABLE#define__USB_OTG_HS_ULPI_CLK_ENABLE__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE#define__USB_OTG_HS_ULPI_CLK_DISABLE__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE#define__TIM9_CLK_SLEEP_ENABLE__HAL_RCC_TIM9_CLK_SLEEP_ENABLE#define__TIM9_CLK_SLEEP_DISABLE__HAL_RCC_TIM9_CLK_SLEEP_DISABLE#define__TIM10_CLK_SLEEP_ENABLE__HAL_RCC_TIM10_CLK_SLEEP_ENABLE#define__TIM10_CLK_SLEEP_DISABLE__HAL_RCC_TIM10_CLK_SLEEP_DISABLE#define__TIM11_CLK_SLEEP_ENABLE__HAL_RCC_TIM11_CLK_SLEEP_ENABLE#define__TIM11_CLK_SLEEP_DISABLE__HAL_RCC_TIM11_CLK_SLEEP_DISABLE#define__ETHMACPTP_CLK_SLEEP_ENABLE__HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE#define__ETHMACPTP_CLK_SLEEP_DISABLE__HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE#define__ETHMACPTP_CLK_ENABLE__HAL_RCC_ETHMACPTP_CLK_ENABLE#define__ETHMACPTP_CLK_DISABLE__HAL_RCC_ETHMACPTP_CLK_DISABLE#define__HASH_CLK_ENABLE__HAL_RCC_HASH_CLK_ENABLE#define__HASH_FORCE_RESET__HAL_RCC_HASH_FORCE_RESET#define__HASH_RELEASE_RESET__HAL_RCC_HASH_RELEASE_RESET#define__HASH_CLK_SLEEP_ENABLE__HAL_RCC_HASH_CLK_SLEEP_ENABLE#define__HASH_CLK_SLEEP_DISABLE__HAL_RCC_HASH_CLK_SLEEP_DISABLE#define__HASH_CLK_DISABLE__HAL_RCC_HASH_CLK_DISABLE#define__SPI5_CLK_ENABLE__HAL_RCC_SPI5_CLK_ENABLE#define__SPI5_CLK_DISABLE__HAL_RCC_SPI5_CLK_DISABLE#define__SPI5_FORCE_RESET__HAL_RCC_SPI5_FORCE_RESET#define__SPI5_RELEASE_RESET__HAL_RCC_SPI5_RELEASE_RESET#define__SPI5_CLK_SLEEP_ENABLE__HAL_RCC_SPI5_CLK_SLEEP_ENABLE#define__SPI5_CLK_SLEEP_DISABLE__HAL_RCC_SPI5_CLK_SLEEP_DISABLE#define__SPI6_CLK_ENABLE__HAL_RCC_SPI6_CLK_ENABLE#define__SPI6_CLK_DISABLE__HAL_RCC_SPI6_CLK_DISABLE#define__SPI6_FORCE_RESET__HAL_RCC_SPI6_FORCE_RESET#define__SPI6_RELEASE_RESET__HAL_RCC_SPI6_RELEASE_RESET#define__SPI6_CLK_SLEEP_ENABLE__HAL_RCC_SPI6_CLK_SLEEP_ENABLE#define__SPI6_CLK_SLEEP_DISABLE__HAL_RCC_SPI6_CLK_SLEEP_DISABLE#define__LTDC_CLK_ENABLE__HAL_RCC_LTDC_CLK_ENABLE#define__LTDC_CLK_DISABLE__HAL_RCC_LTDC_CLK_DISABLE#define__LTDC_FORCE_RESET__HAL_RCC_LTDC_FORCE_RESET#define__LTDC_RELEASE_RESET__HAL_RCC_LTDC_RELEASE_RESET#define__LTDC_CLK_SLEEP_ENABLE__HAL_RCC_LTDC_CLK_SLEEP_ENABLE#define__ETHMAC_CLK_SLEEP_ENABLE__HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE#define__ETHMAC_CLK_SLEEP_DISABLE__HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE#define__ETHMACTX_CLK_SLEEP_ENABLE__HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE#define__ETHMACTX_CLK_SLEEP_DISABLE__HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE#define__ETHMACRX_CLK_SLEEP_ENABLE__HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE#define__ETHMACRX_CLK_SLEEP_DISABLE__HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE#define__TIM12_CLK_SLEEP_ENABLE__HAL_RCC_TIM12_CLK_SLEEP_ENABLE#define__TIM12_CLK_SLEEP_DISABLE__HAL_RCC_TIM12_CLK_SLEEP_DISABLE#define__TIM13_CLK_SLEEP_ENABLE__HAL_RCC_TIM13_CLK_SLEEP_ENABLE#define__TIM13_CLK_SLEEP_DISABLE__HAL_RCC_TIM13_CLK_SLEEP_DISABLE#define__TIM14_CLK_SLEEP_ENABLE__HAL_RCC_TIM14_CLK_SLEEP_ENABLE#define__TIM14_CLK_SLEEP_DISABLE__HAL_RCC_TIM14_CLK_SLEEP_DISABLE#define__BKPSRAM_CLK_ENABLE__HAL_RCC_BKPSRAM_CLK_ENABLE#define__BKPSRAM_CLK_DISABLE__HAL_RCC_BKPSRAM_CLK_DISABLE#define__BKPSRAM_CLK_SLEEP_ENABLE__HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE#define__BKPSRAM_CLK_SLEEP_DISABLE__HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE#define__CCMDATARAMEN_CLK_ENABLE__HAL_RCC_CCMDATARAMEN_CLK_ENABLE#define__CCMDATARAMEN_CLK_DISABLE__HAL_RCC_CCMDATARAMEN_CLK_DISABLE#define__USART6_CLK_ENABLE__HAL_RCC_USART6_CLK_ENABLE#define__USART6_CLK_DISABLE__HAL_RCC_USART6_CLK_DISABLE#define__USART6_FORCE_RESET__HAL_RCC_USART6_FORCE_RESET#define__USART6_RELEASE_RESET__HAL_RCC_USART6_RELEASE_RESET#define__USART6_CLK_SLEEP_ENABLE__HAL_RCC_USART6_CLK_SLEEP_ENABLE#define__USART6_CLK_SLEEP_DISABLE__HAL_RCC_USART6_CLK_SLEEP_DISABLE#define__SPI4_CLK_ENABLE__HAL_RCC_SPI4_CLK_ENABLE#define__SPI4_CLK_DISABLE__HAL_RCC_SPI4_CLK_DISABLE#define__SPI4_FORCE_RESET__HAL_RCC_SPI4_FORCE_RESET#define__SPI4_RELEASE_RESET__HAL_RCC_SPI4_RELEASE_RESET#define__SPI4_CLK_SLEEP_ENABLE__HAL_RCC_SPI4_CLK_SLEEP_ENABLE#define__SPI4_CLK_SLEEP_DISABLE__HAL_RCC_SPI4_CLK_SLEEP_DISABLE#define__GPIOI_CLK_ENABLE__HAL_RCC_GPIOI_CLK_ENABLE#define__GPIOI_CLK_DISABLE__HAL_RCC_GPIOI_CLK_DISABLE#define__GPIOI_FORCE_RESET__HAL_RCC_GPIOI_FORCE_RESET#define__GPIOI_RELEASE_RESET__HAL_RCC_GPIOI_RELEASE_RESET#define__GPIOI_CLK_SLEEP_ENABLE__HAL_RCC_GPIOI_CLK_SLEEP_ENABLE#define__GPIOI_CLK_SLEEP_DISABLE__HAL_RCC_GPIOI_CLK_SLEEP_DISABLE#define__GPIOJ_CLK_ENABLE__HAL_RCC_GPIOJ_CLK_ENABLE#define__GPIOJ_CLK_DISABLE__HAL_RCC_GPIOJ_CLK_DISABLE#define__GPIOJ_FORCE_RESET__HAL_RCC_GPIOJ_FORCE_RESET#define__GPIOJ_RELEASE_RESET__HAL_RCC_GPIOJ_RELEASE_RESET#define__GPIOJ_CLK_SLEEP_ENABLE__HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE#define__GPIOJ_CLK_SLEEP_DISABLE__HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE#define__GPIOK_CLK_ENABLE__HAL_RCC_GPIOK_CLK_ENABLE#define__GPIOK_CLK_DISABLE__HAL_RCC_GPIOK_CLK_DISABLE#define__GPIOK_RELEASE_RESET__HAL_RCC_GPIOK_RELEASE_RESET#define__GPIOK_CLK_SLEEP_ENABLE__HAL_RCC_GPIOK_CLK_SLEEP_ENABLE#define__GPIOK_CLK_SLEEP_DISABLE__HAL_RCC_GPIOK_CLK_SLEEP_DISABLE#define__ETH_CLK_ENABLE__HAL_RCC_ETH_CLK_ENABLE#define__ETH_CLK_DISABLE__HAL_RCC_ETH_CLK_DISABLE#define__DCMI_CLK_ENABLE__HAL_RCC_DCMI_CLK_ENABLE#define__DCMI_CLK_DISABLE__HAL_RCC_DCMI_CLK_DISABLE#define__DCMI_FORCE_RESET__HAL_RCC_DCMI_FORCE_RESET#define__DCMI_RELEASE_RESET__HAL_RCC_DCMI_RELEASE_RESET#define__DCMI_CLK_SLEEP_ENABLE__HAL_RCC_DCMI_CLK_SLEEP_ENABLE#define__DCMI_CLK_SLEEP_DISABLE__HAL_RCC_DCMI_CLK_SLEEP_DISABLE#define__UART7_CLK_ENABLE__HAL_RCC_UART7_CLK_ENABLE#define__UART7_CLK_DISABLE__HAL_RCC_UART7_CLK_DISABLE#define__UART7_RELEASE_RESET__HAL_RCC_UART7_RELEASE_RESET#define__UART7_FORCE_RESET__HAL_RCC_UART7_FORCE_RESET#define__UART7_CLK_SLEEP_ENABLE__HAL_RCC_UART7_CLK_SLEEP_ENABLE#define__UART7_CLK_SLEEP_DISABLE__HAL_RCC_UART7_CLK_SLEEP_DISABLE#define__UART8_CLK_ENABLE__HAL_RCC_UART8_CLK_ENABLE#define__UART8_CLK_DISABLE__HAL_RCC_UART8_CLK_DISABLE#define__UART8_FORCE_RESET__HAL_RCC_UART8_FORCE_RESET#define__UART8_RELEASE_RESET__HAL_RCC_UART8_RELEASE_RESET#define__UART8_CLK_SLEEP_ENABLE__HAL_RCC_UART8_CLK_SLEEP_ENABLE#define__UART8_CLK_SLEEP_DISABLE__HAL_RCC_UART8_CLK_SLEEP_DISABLE#define__OTGHS_CLK_SLEEP_ENABLE__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE#define__OTGHS_CLK_SLEEP_DISABLE__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE#define__OTGHS_FORCE_RESET__HAL_RCC_USB_OTG_HS_FORCE_RESET#define__OTGHS_RELEASE_RESET__HAL_RCC_USB_OTG_HS_RELEASE_RESET#define__OTGHSULPI_CLK_SLEEP_ENABLE__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE#define__OTGHSULPI_CLK_SLEEP_DISABLE__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE#define__HAL_RCC_OTGHS_CLK_SLEEP_ENABLE__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE#define__HAL_RCC_OTGHS_CLK_SLEEP_DISABLE__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE#define__HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED#define__HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED__HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED#define__HAL_RCC_OTGHS_FORCE_RESET__HAL_RCC_USB_OTG_HS_FORCE_RESET#define__HAL_RCC_OTGHS_RELEASE_RESET__HAL_RCC_USB_OTG_HS_RELEASE_RESET#define__HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE#define__HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE#define__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED#define__HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED__HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED#define__SRAM3_CLK_SLEEP_ENABLE__HAL_RCC_SRAM3_CLK_SLEEP_ENABLE#define__CAN2_CLK_SLEEP_ENABLE__HAL_RCC_CAN2_CLK_SLEEP_ENABLE#define__CAN2_CLK_SLEEP_DISABLE__HAL_RCC_CAN2_CLK_SLEEP_DISABLE#define__DAC_CLK_SLEEP_ENABLE__HAL_RCC_DAC_CLK_SLEEP_ENABLE#define__DAC_CLK_SLEEP_DISABLE__HAL_RCC_DAC_CLK_SLEEP_DISABLE#define__ADC2_CLK_SLEEP_ENABLE__HAL_RCC_ADC2_CLK_SLEEP_ENABLE#define__ADC2_CLK_SLEEP_DISABLE__HAL_RCC_ADC2_CLK_SLEEP_DISABLE#define__ADC3_CLK_SLEEP_ENABLE__HAL_RCC_ADC3_CLK_SLEEP_ENABLE#define__ADC3_CLK_SLEEP_DISABLE__HAL_RCC_ADC3_CLK_SLEEP_DISABLE#define__FSMC_FORCE_RESET__HAL_RCC_FSMC_FORCE_RESET#define__FSMC_RELEASE_RESET__HAL_RCC_FSMC_RELEASE_RESET#define__FSMC_CLK_SLEEP_ENABLE__HAL_RCC_FSMC_CLK_SLEEP_ENABLE#define__FSMC_CLK_SLEEP_DISABLE__HAL_RCC_FSMC_CLK_SLEEP_DISABLE#define__SDIO_FORCE_RESET__HAL_RCC_SDIO_FORCE_RESET#define__SDIO_RELEASE_RESET__HAL_RCC_SDIO_RELEASE_RESET#define__SDIO_CLK_SLEEP_DISABLE__HAL_RCC_SDIO_CLK_SLEEP_DISABLE#define__SDIO_CLK_SLEEP_ENABLE__HAL_RCC_SDIO_CLK_SLEEP_ENABLE#define__DMA2D_CLK_ENABLE__HAL_RCC_DMA2D_CLK_ENABLE#define__DMA2D_CLK_DISABLE__HAL_RCC_DMA2D_CLK_DISABLE#define__DMA2D_FORCE_RESET__HAL_RCC_DMA2D_FORCE_RESET#define__DMA2D_RELEASE_RESET__HAL_RCC_DMA2D_RELEASE_RESET#define__DMA2D_CLK_SLEEP_ENABLE__HAL_RCC_DMA2D_CLK_SLEEP_ENABLE#define__DMA2D_CLK_SLEEP_DISABLE__HAL_RCC_DMA2D_CLK_SLEEP_DISABLE#define__HAL_RCC_OTGFS_FORCE_RESET__HAL_RCC_USB_OTG_FS_FORCE_RESET#define__HAL_RCC_OTGFS_RELEASE_RESET__HAL_RCC_USB_OTG_FS_RELEASE_RESET#define__ADC12_CLK_ENABLE__HAL_RCC_ADC12_CLK_ENABLE#define__ADC12_CLK_DISABLE__HAL_RCC_ADC12_CLK_DISABLE#define__ADC34_CLK_ENABLE__HAL_RCC_ADC34_CLK_ENABLE#define__ADC34_CLK_DISABLE__HAL_RCC_ADC34_CLK_DISABLE#define__DAC2_CLK_ENABLE__HAL_RCC_DAC2_CLK_ENABLE#define__DAC2_CLK_DISABLE__HAL_RCC_DAC2_CLK_DISABLE#define__TIM18_CLK_ENABLE__HAL_RCC_TIM18_CLK_ENABLE#define__TIM18_CLK_DISABLE__HAL_RCC_TIM18_CLK_DISABLE#define__TIM19_CLK_ENABLE__HAL_RCC_TIM19_CLK_ENABLE#define__TIM19_CLK_DISABLE__HAL_RCC_TIM19_CLK_DISABLE#define__TIM20_CLK_ENABLE__HAL_RCC_TIM20_CLK_ENABLE#define__TIM20_CLK_DISABLE__HAL_RCC_TIM20_CLK_DISABLE#define__HRTIM1_CLK_ENABLE__HAL_RCC_HRTIM1_CLK_ENABLE#define__HRTIM1_CLK_DISABLE__HAL_RCC_HRTIM1_CLK_DISABLE#define__SDADC1_CLK_ENABLE__HAL_RCC_SDADC1_CLK_ENABLE#define__SDADC2_CLK_ENABLE__HAL_RCC_SDADC2_CLK_ENABLE#define__SDADC3_CLK_ENABLE__HAL_RCC_SDADC3_CLK_ENABLE#define__SDADC1_CLK_DISABLE__HAL_RCC_SDADC1_CLK_DISABLE#define__SDADC2_CLK_DISABLE__HAL_RCC_SDADC2_CLK_DISABLE#define__SDADC3_CLK_DISABLE__HAL_RCC_SDADC3_CLK_DISABLE#define__ADC12_FORCE_RESET__HAL_RCC_ADC12_FORCE_RESET#define__ADC12_RELEASE_RESET__HAL_RCC_ADC12_RELEASE_RESET#define__ADC34_FORCE_RESET__HAL_RCC_ADC34_FORCE_RESET#define__ADC34_RELEASE_RESET__HAL_RCC_ADC34_RELEASE_RESET#define__DAC2_FORCE_RESET__HAL_RCC_DAC2_FORCE_RESET#define__DAC2_RELEASE_RESET__HAL_RCC_DAC2_RELEASE_RESET#define__TIM18_FORCE_RESET__HAL_RCC_TIM18_FORCE_RESET#define__TIM18_RELEASE_RESET__HAL_RCC_TIM18_RELEASE_RESET#define__TIM19_FORCE_RESET__HAL_RCC_TIM19_FORCE_RESET#define__TIM19_RELEASE_RESET__HAL_RCC_TIM19_RELEASE_RESET#define__TIM20_FORCE_RESET__HAL_RCC_TIM20_FORCE_RESET#define__TIM20_RELEASE_RESET__HAL_RCC_TIM20_RELEASE_RESET#define__HRTIM1_FORCE_RESET__HAL_RCC_HRTIM1_FORCE_RESET#define__HRTIM1_RELEASE_RESET__HAL_RCC_HRTIM1_RELEASE_RESET#define__SDADC1_FORCE_RESET__HAL_RCC_SDADC1_FORCE_RESET#define__SDADC2_FORCE_RESET__HAL_RCC_SDADC2_FORCE_RESET#define__SDADC3_FORCE_RESET__HAL_RCC_SDADC3_FORCE_RESET#define__SDADC1_RELEASE_RESET__HAL_RCC_SDADC1_RELEASE_RESET#define__SDADC2_RELEASE_RESET__HAL_RCC_SDADC2_RELEASE_RESET#define__SDADC3_RELEASE_RESET__HAL_RCC_SDADC3_RELEASE_RESET#define__ADC1_IS_CLK_ENABLED__HAL_RCC_ADC1_IS_CLK_ENABLED#define__ADC1_IS_CLK_DISABLED__HAL_RCC_ADC1_IS_CLK_DISABLED#define__ADC12_IS_CLK_ENABLED__HAL_RCC_ADC12_IS_CLK_ENABLED#define__ADC12_IS_CLK_DISABLED__HAL_RCC_ADC12_IS_CLK_DISABLED#define__ADC34_IS_CLK_ENABLED__HAL_RCC_ADC34_IS_CLK_ENABLED#define__ADC34_IS_CLK_DISABLED__HAL_RCC_ADC34_IS_CLK_DISABLED#define__CEC_IS_CLK_ENABLED__HAL_RCC_CEC_IS_CLK_ENABLED#define__CEC_IS_CLK_DISABLED__HAL_RCC_CEC_IS_CLK_DISABLED#define__CRC_IS_CLK_ENABLED__HAL_RCC_CRC_IS_CLK_ENABLED#define__CRC_IS_CLK_DISABLED__HAL_RCC_CRC_IS_CLK_DISABLED#define__DAC1_IS_CLK_ENABLED__HAL_RCC_DAC1_IS_CLK_ENABLED#define__DAC1_IS_CLK_DISABLED__HAL_RCC_DAC1_IS_CLK_DISABLED#define__DAC2_IS_CLK_ENABLED__HAL_RCC_DAC2_IS_CLK_ENABLED#define__DAC2_IS_CLK_DISABLED__HAL_RCC_DAC2_IS_CLK_DISABLED#define__DMA1_IS_CLK_ENABLED__HAL_RCC_DMA1_IS_CLK_ENABLED#define__DMA1_IS_CLK_DISABLED__HAL_RCC_DMA1_IS_CLK_DISABLED#define__DMA2_IS_CLK_ENABLED__HAL_RCC_DMA2_IS_CLK_ENABLED#define__DMA2_IS_CLK_DISABLED__HAL_RCC_DMA2_IS_CLK_DISABLED#define__FLITF_IS_CLK_ENABLED__HAL_RCC_FLITF_IS_CLK_ENABLED#define__FLITF_IS_CLK_DISABLED__HAL_RCC_FLITF_IS_CLK_DISABLED#define__FMC_IS_CLK_ENABLED__HAL_RCC_FMC_IS_CLK_ENABLED#define__FMC_IS_CLK_DISABLED__HAL_RCC_FMC_IS_CLK_DISABLED#define__GPIOA_IS_CLK_ENABLED__HAL_RCC_GPIOA_IS_CLK_ENABLED#define__GPIOA_IS_CLK_DISABLED__HAL_RCC_GPIOA_IS_CLK_DISABLED#define__GPIOB_IS_CLK_ENABLED__HAL_RCC_GPIOB_IS_CLK_ENABLED#define__GPIOB_IS_CLK_DISABLED__HAL_RCC_GPIOB_IS_CLK_DISABLED#define__GPIOC_IS_CLK_ENABLED__HAL_RCC_GPIOC_IS_CLK_ENABLED#define__GPIOC_IS_CLK_DISABLED__HAL_RCC_GPIOC_IS_CLK_DISABLED#define__GPIOD_IS_CLK_ENABLED__HAL_RCC_GPIOD_IS_CLK_ENABLED#define__GPIOD_IS_CLK_DISABLED__HAL_RCC_GPIOD_IS_CLK_DISABLED#define__GPIOE_IS_CLK_ENABLED__HAL_RCC_GPIOE_IS_CLK_ENABLED#define__GPIOE_IS_CLK_DISABLED__HAL_RCC_GPIOE_IS_CLK_DISABLED#define__GPIOF_IS_CLK_ENABLED__HAL_RCC_GPIOF_IS_CLK_ENABLED#define__GPIOF_IS_CLK_DISABLED__HAL_RCC_GPIOF_IS_CLK_DISABLED#define__GPIOG_IS_CLK_ENABLED__HAL_RCC_GPIOG_IS_CLK_ENABLED#define__GPIOG_IS_CLK_DISABLED__HAL_RCC_GPIOG_IS_CLK_DISABLED#define__GPIOH_IS_CLK_ENABLED__HAL_RCC_GPIOH_IS_CLK_ENABLED#define__GPIOH_IS_CLK_DISABLED__HAL_RCC_GPIOH_IS_CLK_DISABLED#define__HRTIM1_IS_CLK_ENABLED__HAL_RCC_HRTIM1_IS_CLK_ENABLED#define__HRTIM1_IS_CLK_DISABLED__HAL_RCC_HRTIM1_IS_CLK_DISABLED#define__I2C1_IS_CLK_ENABLED__HAL_RCC_I2C1_IS_CLK_ENABLED#define__I2C1_IS_CLK_DISABLED__HAL_RCC_I2C1_IS_CLK_DISABLED#define__I2C2_IS_CLK_ENABLED__HAL_RCC_I2C2_IS_CLK_ENABLED#define__I2C2_IS_CLK_DISABLED__HAL_RCC_I2C2_IS_CLK_DISABLED#define__I2C3_IS_CLK_ENABLED__HAL_RCC_I2C3_IS_CLK_ENABLED#define__I2C3_IS_CLK_DISABLED__HAL_RCC_I2C3_IS_CLK_DISABLED#define__PWR_IS_CLK_ENABLED__HAL_RCC_PWR_IS_CLK_ENABLED#define__PWR_IS_CLK_DISABLED__HAL_RCC_PWR_IS_CLK_DISABLED#define__SYSCFG_IS_CLK_ENABLED__HAL_RCC_SYSCFG_IS_CLK_ENABLED#define__SYSCFG_IS_CLK_DISABLED__HAL_RCC_SYSCFG_IS_CLK_DISABLED#define__SPI1_IS_CLK_ENABLED__HAL_RCC_SPI1_IS_CLK_ENABLED#define__SPI1_IS_CLK_DISABLED__HAL_RCC_SPI1_IS_CLK_DISABLED#define__SPI2_IS_CLK_ENABLED__HAL_RCC_SPI2_IS_CLK_ENABLED#define__SPI2_IS_CLK_DISABLED__HAL_RCC_SPI2_IS_CLK_DISABLED#define__SPI3_IS_CLK_ENABLED__HAL_RCC_SPI3_IS_CLK_ENABLED#define__SPI3_IS_CLK_DISABLED__HAL_RCC_SPI3_IS_CLK_DISABLED#define__SPI4_IS_CLK_ENABLED__HAL_RCC_SPI4_IS_CLK_ENABLED#define__SPI4_IS_CLK_DISABLED__HAL_RCC_SPI4_IS_CLK_DISABLED#define__SDADC1_IS_CLK_ENABLED__HAL_RCC_SDADC1_IS_CLK_ENABLED#define__SDADC1_IS_CLK_DISABLED__HAL_RCC_SDADC1_IS_CLK_DISABLED#define__SDADC2_IS_CLK_ENABLED__HAL_RCC_SDADC2_IS_CLK_ENABLED#define__SDADC2_IS_CLK_DISABLED__HAL_RCC_SDADC2_IS_CLK_DISABLED#define__SDADC3_IS_CLK_ENABLED__HAL_RCC_SDADC3_IS_CLK_ENABLED#define__SDADC3_IS_CLK_DISABLED__HAL_RCC_SDADC3_IS_CLK_DISABLED#define__SRAM_IS_CLK_ENABLED__HAL_RCC_SRAM_IS_CLK_ENABLED#define__SRAM_IS_CLK_DISABLED__HAL_RCC_SRAM_IS_CLK_DISABLED#define__TIM1_IS_CLK_ENABLED__HAL_RCC_TIM1_IS_CLK_ENABLED#define__TIM1_IS_CLK_DISABLED__HAL_RCC_TIM1_IS_CLK_DISABLED#define__TIM2_IS_CLK_ENABLED__HAL_RCC_TIM2_IS_CLK_ENABLED#define__TIM2_IS_CLK_DISABLED__HAL_RCC_TIM2_IS_CLK_DISABLED#define__TIM3_IS_CLK_ENABLED__HAL_RCC_TIM3_IS_CLK_ENABLED#define__TIM3_IS_CLK_DISABLED__HAL_RCC_TIM3_IS_CLK_DISABLED#define__TIM4_IS_CLK_ENABLED__HAL_RCC_TIM4_IS_CLK_ENABLED#define__TIM4_IS_CLK_DISABLED__HAL_RCC_TIM4_IS_CLK_DISABLED#define__TIM5_IS_CLK_ENABLED__HAL_RCC_TIM5_IS_CLK_ENABLED#define__TIM5_IS_CLK_DISABLED__HAL_RCC_TIM5_IS_CLK_DISABLED#define__TIM6_IS_CLK_ENABLED__HAL_RCC_TIM6_IS_CLK_ENABLED#define__TIM6_IS_CLK_DISABLED__HAL_RCC_TIM6_IS_CLK_DISABLED#define__TIM7_IS_CLK_ENABLED__HAL_RCC_TIM7_IS_CLK_ENABLED#define__TIM7_IS_CLK_DISABLED__HAL_RCC_TIM7_IS_CLK_DISABLED#define__TIM8_IS_CLK_ENABLED__HAL_RCC_TIM8_IS_CLK_ENABLED#define__TIM8_IS_CLK_DISABLED__HAL_RCC_TIM8_IS_CLK_DISABLED#define__TIM12_IS_CLK_ENABLED__HAL_RCC_TIM12_IS_CLK_ENABLED#define__TIM12_IS_CLK_DISABLED__HAL_RCC_TIM12_IS_CLK_DISABLED#define__TIM13_IS_CLK_ENABLED__HAL_RCC_TIM13_IS_CLK_ENABLED#define__TIM13_IS_CLK_DISABLED__HAL_RCC_TIM13_IS_CLK_DISABLED#define__TIM14_IS_CLK_ENABLED__HAL_RCC_TIM14_IS_CLK_ENABLED#define__TIM14_IS_CLK_DISABLED__HAL_RCC_TIM14_IS_CLK_DISABLED#define__TIM15_IS_CLK_ENABLED__HAL_RCC_TIM15_IS_CLK_ENABLED#define__TIM15_IS_CLK_DISABLED__HAL_RCC_TIM15_IS_CLK_DISABLED#define__TIM16_IS_CLK_ENABLED__HAL_RCC_TIM16_IS_CLK_ENABLED#define__TIM16_IS_CLK_DISABLED__HAL_RCC_TIM16_IS_CLK_DISABLED#define__TIM17_IS_CLK_ENABLED__HAL_RCC_TIM17_IS_CLK_ENABLED#define__TIM17_IS_CLK_DISABLED__HAL_RCC_TIM17_IS_CLK_DISABLED#define__TIM18_IS_CLK_ENABLED__HAL_RCC_TIM18_IS_CLK_ENABLED#define__TIM18_IS_CLK_DISABLED__HAL_RCC_TIM18_IS_CLK_DISABLED#define__TIM19_IS_CLK_ENABLED__HAL_RCC_TIM19_IS_CLK_ENABLED#define__TIM19_IS_CLK_DISABLED__HAL_RCC_TIM19_IS_CLK_DISABLED#define__TIM20_IS_CLK_ENABLED__HAL_RCC_TIM20_IS_CLK_ENABLED#define__TIM20_IS_CLK_DISABLED__HAL_RCC_TIM20_IS_CLK_DISABLED#define__TSC_IS_CLK_ENABLED__HAL_RCC_TSC_IS_CLK_ENABLED#define__TSC_IS_CLK_DISABLED__HAL_RCC_TSC_IS_CLK_DISABLED#define__UART4_IS_CLK_ENABLED__HAL_RCC_UART4_IS_CLK_ENABLED#define__UART4_IS_CLK_DISABLED__HAL_RCC_UART4_IS_CLK_DISABLED#define__UART5_IS_CLK_ENABLED__HAL_RCC_UART5_IS_CLK_ENABLED#define__UART5_IS_CLK_DISABLED__HAL_RCC_UART5_IS_CLK_DISABLED#define__USART1_IS_CLK_ENABLED__HAL_RCC_USART1_IS_CLK_ENABLED#define__USART1_IS_CLK_DISABLED__HAL_RCC_USART1_IS_CLK_DISABLED#define__USART2_IS_CLK_ENABLED__HAL_RCC_USART2_IS_CLK_ENABLED#define__USART2_IS_CLK_DISABLED__HAL_RCC_USART2_IS_CLK_DISABLED#define__USART3_IS_CLK_ENABLED__HAL_RCC_USART3_IS_CLK_ENABLED#define__USART3_IS_CLK_DISABLED__HAL_RCC_USART3_IS_CLK_DISABLED#define__USB_IS_CLK_ENABLED__HAL_RCC_USB_IS_CLK_ENABLED#define__USB_IS_CLK_DISABLED__HAL_RCC_USB_IS_CLK_DISABLED#define__WWDG_IS_CLK_ENABLED__HAL_RCC_WWDG_IS_CLK_ENABLED#define__WWDG_IS_CLK_DISABLED__HAL_RCC_WWDG_IS_CLK_DISABLED#ifdefined(STM32L1)#define__HAL_RCC_CRYP_CLK_DISABLE__HAL_RCC_AES_CLK_DISABLE#define__HAL_RCC_CRYP_CLK_ENABLE__HAL_RCC_AES_CLK_ENABLE#define__HAL_RCC_CRYP_CLK_SLEEP_DISABLE__HAL_RCC_AES_CLK_SLEEP_DISABLE#define__HAL_RCC_CRYP_CLK_SLEEP_ENABLE__HAL_RCC_AES_CLK_SLEEP_ENABLE#define__HAL_RCC_CRYP_FORCE_RESET__HAL_RCC_AES_FORCE_RESET#define__HAL_RCC_CRYP_RELEASE_RESET__HAL_RCC_AES_RELEASE_RESET#endif#ifdefined(STM32F4)#define__HAL_RCC_SDMMC1_FORCE_RESET__HAL_RCC_SDIO_FORCE_RESET#define__HAL_RCC_SDMMC1_RELEASE_RESET__HAL_RCC_SDIO_RELEASE_RESET#define__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE__HAL_RCC_SDIO_CLK_SLEEP_ENABLE#define__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE__HAL_RCC_SDIO_CLK_SLEEP_DISABLE#define__HAL_RCC_SDMMC1_CLK_ENABLE__HAL_RCC_SDIO_CLK_ENABLE#define__HAL_RCC_SDMMC1_CLK_DISABLE__HAL_RCC_SDIO_CLK_DISABLE#define__HAL_RCC_SDMMC1_IS_CLK_ENABLED__HAL_RCC_SDIO_IS_CLK_ENABLED#define__HAL_RCC_SDMMC1_IS_CLK_DISABLED__HAL_RCC_SDIO_IS_CLK_DISABLED#defineSdmmc1ClockSelectionSdioClockSelection#defineRCC_PERIPHCLK_SDMMC1RCC_PERIPHCLK_SDIO#defineRCC_SDMMC1CLKSOURCE_CLK48RCC_SDIOCLKSOURCE_CK48#defineRCC_SDMMC1CLKSOURCE_SYSCLKRCC_SDIOCLKSOURCE_SYSCLK#define__HAL_RCC_SDMMC1_CONFIG__HAL_RCC_SDIO_CONFIG#define__HAL_RCC_GET_SDMMC1_SOURCE__HAL_RCC_GET_SDIO_SOURCE#endif#ifdefined(STM32F7)||defined(STM32L4)#define__HAL_RCC_SDIO_FORCE_RESET__HAL_RCC_SDMMC1_FORCE_RESET#define__HAL_RCC_SDIO_RELEASE_RESET__HAL_RCC_SDMMC1_RELEASE_RESET#define__HAL_RCC_SDIO_CLK_SLEEP_ENABLE__HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE#define__HAL_RCC_SDIO_CLK_SLEEP_DISABLE__HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE#define__HAL_RCC_SDIO_CLK_ENABLE__HAL_RCC_SDMMC1_CLK_ENABLE#define__HAL_RCC_SDIO_CLK_DISABLE__HAL_RCC_SDMMC1_CLK_DISABLE#define__HAL_RCC_SDIO_IS_CLK_ENABLED__HAL_RCC_SDMMC1_IS_CLK_ENABLED#define__HAL_RCC_SDIO_IS_CLK_DISABLED__HAL_RCC_SDMMC1_IS_CLK_DISABLED#defineSdioClockSelectionSdmmc1ClockSelection#defineRCC_PERIPHCLK_SDIORCC_PERIPHCLK_SDMMC1#define__HAL_RCC_SDIO_CONFIG__HAL_RCC_SDMMC1_CONFIG#define__HAL_RCC_GET_SDIO_SOURCE__HAL_RCC_GET_SDMMC1_SOURCE#endif#ifdefined(STM32F7)#defineRCC_SDIOCLKSOURCE_CLK48RCC_SDMMC1CLKSOURCE_CLK48#defineRCC_SDIOCLKSOURCE_SYSCLKRCC_SDMMC1CLKSOURCE_SYSCLK#endif#ifdefined(STM32H7)#define__HAL_RCC_USB_OTG_HS_CLK_ENABLE()__HAL_RCC_USB1_OTG_HS_CLK_ENABLE()#define__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()__HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE()#define__HAL_RCC_USB_OTG_HS_CLK_DISABLE()__HAL_RCC_USB1_OTG_HS_CLK_DISABLE()#define__HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE()__HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE()#define__HAL_RCC_USB_OTG_HS_FORCE_RESET()__HAL_RCC_USB1_OTG_HS_FORCE_RESET()#define__HAL_RCC_USB_OTG_HS_RELEASE_RESET()__HAL_RCC_USB1_OTG_HS_RELEASE_RESET()#define__HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()__HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE()#define__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()__HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE()#define__HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()__HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE()#define__HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE()__HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE()#define__HAL_RCC_USB_OTG_FS_CLK_ENABLE()__HAL_RCC_USB2_OTG_FS_CLK_ENABLE()#define__HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE()__HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE()#define__HAL_RCC_USB_OTG_FS_CLK_DISABLE()__HAL_RCC_USB2_OTG_FS_CLK_DISABLE()#define__HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE()__HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE()#define__HAL_RCC_USB_OTG_FS_FORCE_RESET()__HAL_RCC_USB2_OTG_FS_FORCE_RESET()#define__HAL_RCC_USB_OTG_FS_RELEASE_RESET()__HAL_RCC_USB2_OTG_FS_RELEASE_RESET()#define__HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()__HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE()#define__HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE()__HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE()#define__HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()__HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE()#define__HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE()__HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE()#endif#define__HAL_RCC_I2SCLK__HAL_RCC_I2S_CONFIG#define__HAL_RCC_I2SCLK_CONFIG__HAL_RCC_I2S_CONFIG#define__RCC_PLLSRCRCC_GET_PLL_OSCSOURCE#defineIS_RCC_MSIRANGEIS_RCC_MSI_CLOCK_RANGE#defineIS_RCC_RTCCLK_SOURCEIS_RCC_RTCCLKSOURCE#defineIS_RCC_SYSCLK_DIVIS_RCC_HCLK#defineIS_RCC_HCLK_DIVIS_RCC_PCLK#defineIS_RCC_PERIPHCLKIS_RCC_PERIPHCLOCK#defineRCC_IT_HSI14RCC_IT_HSI14RDY#defineRCC_IT_CSSLSERCC_IT_LSECSS#defineRCC_IT_CSSHSERCC_IT_CSS#defineRCC_PLLMUL_3RCC_PLL_MUL3#defineRCC_PLLMUL_4RCC_PLL_MUL4#defineRCC_PLLMUL_6RCC_PLL_MUL6#defineRCC_PLLMUL_8RCC_PLL_MUL8#defineRCC_PLLMUL_12RCC_PLL_MUL12#defineRCC_PLLMUL_16RCC_PLL_MUL16#defineRCC_PLLMUL_24RCC_PLL_MUL24#defineRCC_PLLMUL_32RCC_PLL_MUL32#defineRCC_PLLMUL_48RCC_PLL_MUL48#defineRCC_PLLDIV_2RCC_PLL_DIV2#defineRCC_PLLDIV_3RCC_PLL_DIV3#defineRCC_PLLDIV_4RCC_PLL_DIV4#defineIS_RCC_MCOSOURCEIS_RCC_MCO1SOURCE#define__HAL_RCC_MCO_CONFIG__HAL_RCC_MCO1_CONFIG#defineRCC_MCO_NODIVRCC_MCODIV_1#defineRCC_MCO_DIV1RCC_MCODIV_1#defineRCC_MCO_DIV2RCC_MCODIV_2#defineRCC_MCO_DIV4RCC_MCODIV_4#defineRCC_MCO_DIV8RCC_MCODIV_8#defineRCC_MCO_DIV16RCC_MCODIV_16#defineRCC_MCO_DIV32RCC_MCODIV_32#defineRCC_MCO_DIV64RCC_MCODIV_64#defineRCC_MCO_DIV128RCC_MCODIV_128#defineRCC_MCOSOURCE_NONERCC_MCO1SOURCE_NOCLOCK#defineRCC_MCOSOURCE_LSIRCC_MCO1SOURCE_LSI#defineRCC_MCOSOURCE_LSERCC_MCO1SOURCE_LSE#defineRCC_MCOSOURCE_SYSCLKRCC_MCO1SOURCE_SYSCLK#defineRCC_MCOSOURCE_HSIRCC_MCO1SOURCE_HSI#defineRCC_MCOSOURCE_HSI14RCC_MCO1SOURCE_HSI14#defineRCC_MCOSOURCE_HSI48RCC_MCO1SOURCE_HSI48#defineRCC_MCOSOURCE_HSERCC_MCO1SOURCE_HSE#defineRCC_MCOSOURCE_PLLCLK_DIV1RCC_MCO1SOURCE_PLLCLK#defineRCC_MCOSOURCE_PLLCLK_NODIVRCC_MCO1SOURCE_PLLCLK#defineRCC_MCOSOURCE_PLLCLK_DIV2RCC_MCO1SOURCE_PLLCLK_DIV2#ifdefined(STM32U0)#defineRCC_SYSCLKSOURCE_STATUS_PLLRRCC_SYSCLKSOURCE_STATUS_PLLCLK#endif#ifdefined(STM32L4)||defined(STM32WB)||defined(STM32G0)||defined(STM32G4)||defined(STM32L5)||\defined(STM32WL)||defined(STM32C0)||defined(STM32H7RS)||defined(STM32U0)#defineRCC_RTCCLKSOURCE_NO_CLKRCC_RTCCLKSOURCE_NONE#else#defineRCC_RTCCLKSOURCE_NONERCC_RTCCLKSOURCE_NO_CLK#endif#defineRCC_USBCLK_PLLSAI1RCC_USBCLKSOURCE_PLLSAI1#defineRCC_USBCLK_PLLRCC_USBCLKSOURCE_PLL#defineRCC_USBCLK_MSIRCC_USBCLKSOURCE_MSI#defineRCC_USBCLKSOURCE_PLLCLKRCC_USBCLKSOURCE_PLL#defineRCC_USBPLLCLK_DIV1RCC_USBCLKSOURCE_PLL#defineRCC_USBPLLCLK_DIV1_5RCC_USBCLKSOURCE_PLL_DIV1_5#defineRCC_USBPLLCLK_DIV2RCC_USBCLKSOURCE_PLL_DIV2#defineRCC_USBPLLCLK_DIV3RCC_USBCLKSOURCE_PLL_DIV3#defineHSION_BitNumberRCC_HSION_BIT_NUMBER#defineHSION_BITNUMBERRCC_HSION_BIT_NUMBER#defineHSEON_BitNumberRCC_HSEON_BIT_NUMBER#defineHSEON_BITNUMBERRCC_HSEON_BIT_NUMBER#defineMSION_BITNUMBERRCC_MSION_BIT_NUMBER#defineCSSON_BitNumberRCC_CSSON_BIT_NUMBER#defineCSSON_BITNUMBERRCC_CSSON_BIT_NUMBER#definePLLON_BitNumberRCC_PLLON_BIT_NUMBER#definePLLON_BITNUMBERRCC_PLLON_BIT_NUMBER#definePLLI2SON_BitNumberRCC_PLLI2SON_BIT_NUMBER#defineI2SSRC_BitNumberRCC_I2SSRC_BIT_NUMBER#defineRTCEN_BitNumberRCC_RTCEN_BIT_NUMBER#defineRTCEN_BITNUMBERRCC_RTCEN_BIT_NUMBER#defineBDRST_BitNumberRCC_BDRST_BIT_NUMBER#defineBDRST_BITNUMBERRCC_BDRST_BIT_NUMBER#defineRTCRST_BITNUMBERRCC_RTCRST_BIT_NUMBER#defineLSION_BitNumberRCC_LSION_BIT_NUMBER#defineLSION_BITNUMBERRCC_LSION_BIT_NUMBER#defineLSEON_BitNumberRCC_LSEON_BIT_NUMBER#defineLSEON_BITNUMBERRCC_LSEON_BIT_NUMBER#defineLSEBYP_BITNUMBERRCC_LSEBYP_BIT_NUMBER#definePLLSAION_BitNumberRCC_PLLSAION_BIT_NUMBER#defineTIMPRE_BitNumberRCC_TIMPRE_BIT_NUMBER#defineRMVF_BitNumberRCC_RMVF_BIT_NUMBER#defineRMVF_BITNUMBERRCC_RMVF_BIT_NUMBER#defineRCC_CR2_HSI14TRIM_BitNumberRCC_HSI14TRIM_BIT_NUMBER#defineCR_BYTE2_ADDRESSRCC_CR_BYTE2_ADDRESS#defineCIR_BYTE1_ADDRESSRCC_CIR_BYTE1_ADDRESS#defineCIR_BYTE2_ADDRESSRCC_CIR_BYTE2_ADDRESS#defineBDCR_BYTE0_ADDRESSRCC_BDCR_BYTE0_ADDRESS#defineDBP_TIMEOUT_VALUERCC_DBP_TIMEOUT_VALUE#defineLSE_TIMEOUT_VALUERCC_LSE_TIMEOUT_VALUE#defineCR_HSION_BBRCC_CR_HSION_BB#defineCR_CSSON_BBRCC_CR_CSSON_BB#defineCR_PLLON_BBRCC_CR_PLLON_BB#defineCR_PLLI2SON_BBRCC_CR_PLLI2SON_BB#defineCR_MSION_BBRCC_CR_MSION_BB#defineCSR_LSION_BBRCC_CSR_LSION_BB#defineCSR_LSEON_BBRCC_CSR_LSEON_BB#defineCSR_LSEBYP_BBRCC_CSR_LSEBYP_BB#defineCSR_RTCEN_BBRCC_CSR_RTCEN_BB#defineCSR_RTCRST_BBRCC_CSR_RTCRST_BB#defineCFGR_I2SSRC_BBRCC_CFGR_I2SSRC_BB#defineBDCR_RTCEN_BBRCC_BDCR_RTCEN_BB#defineBDCR_BDRST_BBRCC_BDCR_BDRST_BB#defineCR_HSEON_BBRCC_CR_HSEON_BB#defineCSR_RMVF_BBRCC_CSR_RMVF_BB#defineCR_PLLSAION_BBRCC_CR_PLLSAION_BB#defineDCKCFGR_TIMPRE_BBRCC_DCKCFGR_TIMPRE_BB#define__HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE#define__HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE#define__HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE#define__HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE#define__HAL_RCC_CRS_CALCULATE_RELOADVALUE__HAL_RCC_CRS_RELOADVALUE_CALCULATE#define__HAL_RCC_GET_IT_SOURCE__HAL_RCC_GET_IT#defineRCC_CRS_SYNCWARMRCC_CRS_SYNCWARN#defineRCC_CRS_TRIMOVRCC_CRS_TRIMOVF#defineRCC_PERIPHCLK_CK48RCC_PERIPHCLK_CLK48#defineRCC_CK48CLKSOURCE_PLLQRCC_CLK48CLKSOURCE_PLLQ#defineRCC_CK48CLKSOURCE_PLLSAIPRCC_CLK48CLKSOURCE_PLLSAIP#defineRCC_CK48CLKSOURCE_PLLI2SQRCC_CLK48CLKSOURCE_PLLI2SQ#defineIS_RCC_CK48CLKSOURCEIS_RCC_CLK48CLKSOURCE#defineRCC_SDIOCLKSOURCE_CK48RCC_SDIOCLKSOURCE_CLK48#define__HAL_RCC_DFSDM_CLK_ENABLE__HAL_RCC_DFSDM1_CLK_ENABLE#define__HAL_RCC_DFSDM_CLK_DISABLE__HAL_RCC_DFSDM1_CLK_DISABLE#define__HAL_RCC_DFSDM_IS_CLK_ENABLED__HAL_RCC_DFSDM1_IS_CLK_ENABLED#define__HAL_RCC_DFSDM_IS_CLK_DISABLED__HAL_RCC_DFSDM1_IS_CLK_DISABLED#define__HAL_RCC_DFSDM_FORCE_RESET__HAL_RCC_DFSDM1_FORCE_RESET#define__HAL_RCC_DFSDM_RELEASE_RESET__HAL_RCC_DFSDM1_RELEASE_RESET#define__HAL_RCC_DFSDM_CLK_SLEEP_ENABLE__HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE#define__HAL_RCC_DFSDM_CLK_SLEEP_DISABLE__HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE#define__HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED__HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED#define__HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED__HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED#defineDfsdmClockSelectionDfsdm1ClockSelection#defineRCC_PERIPHCLK_DFSDMRCC_PERIPHCLK_DFSDM1#defineRCC_DFSDMCLKSOURCE_PCLKRCC_DFSDM1CLKSOURCE_PCLK2#defineRCC_DFSDMCLKSOURCE_SYSCLKRCC_DFSDM1CLKSOURCE_SYSCLK#define__HAL_RCC_DFSDM_CONFIG__HAL_RCC_DFSDM1_CONFIG#define__HAL_RCC_GET_DFSDM_SOURCE__HAL_RCC_GET_DFSDM1_SOURCE#defineRCC_DFSDM1CLKSOURCE_PCLKRCC_DFSDM1CLKSOURCE_PCLK2#defineRCC_SWPMI1CLKSOURCE_PCLKRCC_SWPMI1CLKSOURCE_PCLK1#if!defined(STM32U0)#defineRCC_LPTIM1CLKSOURCE_PCLKRCC_LPTIM1CLKSOURCE_PCLK1#defineRCC_LPTIM2CLKSOURCE_PCLKRCC_LPTIM2CLKSOURCE_PCLK1#endif#defineRCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1RCC_DFSDM1AUDIOCLKSOURCE_I2S1#defineRCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2RCC_DFSDM1AUDIOCLKSOURCE_I2S2#defineRCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1RCC_DFSDM2AUDIOCLKSOURCE_I2S1#defineRCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2RCC_DFSDM2AUDIOCLKSOURCE_I2S2#defineRCC_DFSDM1CLKSOURCE_APB2RCC_DFSDM1CLKSOURCE_PCLK2#defineRCC_DFSDM2CLKSOURCE_APB2RCC_DFSDM2CLKSOURCE_PCLK2#defineRCC_FMPI2C1CLKSOURCE_APBRCC_FMPI2C1CLKSOURCE_PCLK1#ifdefined(STM32U5)#defineMSIKPLLModeSELRCC_MSIKPLL_MODE_SEL#defineMSISPLLModeSELRCC_MSISPLL_MODE_SEL#define__HAL_RCC_AHB21_CLK_DISABLE__HAL_RCC_AHB2_1_CLK_DISABLE#define__HAL_RCC_AHB22_CLK_DISABLE__HAL_RCC_AHB2_2_CLK_DISABLE#define__HAL_RCC_AHB1_CLK_Disable_Clear__HAL_RCC_AHB1_CLK_ENABLE#define__HAL_RCC_AHB21_CLK_Disable_Clear__HAL_RCC_AHB2_1_CLK_ENABLE#define__HAL_RCC_AHB22_CLK_Disable_Clear__HAL_RCC_AHB2_2_CLK_ENABLE#define__HAL_RCC_AHB3_CLK_Disable_Clear__HAL_RCC_AHB3_CLK_ENABLE#define__HAL_RCC_APB1_CLK_Disable_Clear__HAL_RCC_APB1_CLK_ENABLE#define__HAL_RCC_APB2_CLK_Disable_Clear__HAL_RCC_APB2_CLK_ENABLE#define__HAL_RCC_APB3_CLK_Disable_Clear__HAL_RCC_APB3_CLK_ENABLE#defineIS_RCC_MSIPLLModeSelectionIS_RCC_MSIPLLMODE_SELECT#defineRCC_PERIPHCLK_CLK48RCC_PERIPHCLK_ICLK#defineRCC_CLK48CLKSOURCE_HSI48RCC_ICLK_CLKSOURCE_HSI48#defineRCC_CLK48CLKSOURCE_PLL2RCC_ICLK_CLKSOURCE_PLL2#defineRCC_CLK48CLKSOURCE_PLL1RCC_ICLK_CLKSOURCE_PLL1#defineRCC_CLK48CLKSOURCE_MSIKRCC_ICLK_CLKSOURCE_MSIK#define__HAL_RCC_ADC1_CLK_ENABLE__HAL_RCC_ADC12_CLK_ENABLE#define__HAL_RCC_ADC1_CLK_DISABLE__HAL_RCC_ADC12_CLK_DISABLE#define__HAL_RCC_ADC1_IS_CLK_ENABLED__HAL_RCC_ADC12_IS_CLK_ENABLED#define__HAL_RCC_ADC1_IS_CLK_DISABLED__HAL_RCC_ADC12_IS_CLK_DISABLED#define__HAL_RCC_ADC1_FORCE_RESET__HAL_RCC_ADC12_FORCE_RESET#define__HAL_RCC_ADC1_RELEASE_RESET__HAL_RCC_ADC12_RELEASE_RESET#define__HAL_RCC_ADC1_CLK_SLEEP_ENABLE__HAL_RCC_ADC12_CLK_SLEEP_ENABLE#define__HAL_RCC_ADC1_CLK_SLEEP_DISABLE__HAL_RCC_ADC12_CLK_SLEEP_DISABLE#define__HAL_RCC_GET_CLK48_SOURCE__HAL_RCC_GET_ICLK_SOURCE#define__HAL_RCC_PLLFRACN_ENABLE__HAL_RCC_PLL_FRACN_ENABLE#define__HAL_RCC_PLLFRACN_DISABLE__HAL_RCC_PLL_FRACN_DISABLE#define__HAL_RCC_PLLFRACN_CONFIG__HAL_RCC_PLL_FRACN_CONFIG#defineIS_RCC_PLLFRACN_VALUEIS_RCC_PLL_FRACN_VALUE#endif#ifdefined(STM32H5)#define__HAL_RCC_PLLFRACN_ENABLE__HAL_RCC_PLL_FRACN_ENABLE#define__HAL_RCC_PLLFRACN_DISABLE__HAL_RCC_PLL_FRACN_DISABLE#define__HAL_RCC_PLLFRACN_CONFIG__HAL_RCC_PLL_FRACN_CONFIG#defineIS_RCC_PLLFRACN_VALUEIS_RCC_PLL_FRACN_VALUE#defineRCC_PLLSOURCE_NONERCC_PLL1_SOURCE_NONE#defineRCC_PLLSOURCE_HSIRCC_PLL1_SOURCE_HSI#defineRCC_PLLSOURCE_CSIRCC_PLL1_SOURCE_CSI#defineRCC_PLLSOURCE_HSERCC_PLL1_SOURCE_HSE#defineRCC_PLLVCIRANGE_0RCC_PLL1_VCIRANGE_0#defineRCC_PLLVCIRANGE_1RCC_PLL1_VCIRANGE_1#defineRCC_PLLVCIRANGE_2RCC_PLL1_VCIRANGE_2#defineRCC_PLLVCIRANGE_3RCC_PLL1_VCIRANGE_3#defineRCC_PLL1VCOWIDERCC_PLL1_VCORANGE_WIDE#defineRCC_PLL1VCOMEDIUMRCC_PLL1_VCORANGE_MEDIUM#defineIS_RCC_PLLSOURCEIS_RCC_PLL1_SOURCE#defineIS_RCC_PLLRGE_VALUEIS_RCC_PLL1_VCIRGE_VALUE#defineIS_RCC_PLLVCORGE_VALUEIS_RCC_PLL1_VCORGE_VALUE#defineIS_RCC_PLLCLOCKOUT_VALUEIS_RCC_PLL1_CLOCKOUT_VALUE#defineIS_RCC_PLL_FRACN_VALUEIS_RCC_PLL1_FRACN_VALUE#defineIS_RCC_PLLM_VALUEIS_RCC_PLL1_DIVM_VALUE#defineIS_RCC_PLLN_VALUEIS_RCC_PLL1_MULN_VALUE#defineIS_RCC_PLLP_VALUEIS_RCC_PLL1_DIVP_VALUE#defineIS_RCC_PLLQ_VALUEIS_RCC_PLL1_DIVQ_VALUE#defineIS_RCC_PLLR_VALUEIS_RCC_PLL1_DIVR_VALUE#define__HAL_RCC_PLL_ENABLE__HAL_RCC_PLL1_ENABLE#define__HAL_RCC_PLL_DISABLE__HAL_RCC_PLL1_DISABLE#define__HAL_RCC_PLL_FRACN_ENABLE__HAL_RCC_PLL1_FRACN_ENABLE#define__HAL_RCC_PLL_FRACN_DISABLE__HAL_RCC_PLL1_FRACN_DISABLE#define__HAL_RCC_PLL_CONFIG__HAL_RCC_PLL1_CONFIG#define__HAL_RCC_PLL_PLLSOURCE_CONFIG__HAL_RCC_PLL1_PLLSOURCE_CONFIG#define__HAL_RCC_PLL_DIVM_CONFIG__HAL_RCC_PLL1_DIVM_CONFIG#define__HAL_RCC_PLL_FRACN_CONFIG__HAL_RCC_PLL1_FRACN_CONFIG#define__HAL_RCC_PLL_VCIRANGE__HAL_RCC_PLL1_VCIRANGE#define__HAL_RCC_PLL_VCORANGE__HAL_RCC_PLL1_VCORANGE#define__HAL_RCC_GET_PLL_OSCSOURCE__HAL_RCC_GET_PLL1_OSCSOURCE#define__HAL_RCC_PLLCLKOUT_ENABLE__HAL_RCC_PLL1_CLKOUT_ENABLE#define__HAL_RCC_PLLCLKOUT_DISABLE__HAL_RCC_PLL1_CLKOUT_DISABLE#define__HAL_RCC_GET_PLLCLKOUT_CONFIG__HAL_RCC_GET_PLL1_CLKOUT_CONFIG#define__HAL_RCC_PLL2FRACN_ENABLE__HAL_RCC_PLL2_FRACN_ENABLE#define__HAL_RCC_PLL2FRACN_DISABLE__HAL_RCC_PLL2_FRACN_DISABLE#define__HAL_RCC_PLL2CLKOUT_ENABLE__HAL_RCC_PLL2_CLKOUT_ENABLE#define__HAL_RCC_PLL2CLKOUT_DISABLE__HAL_RCC_PLL2_CLKOUT_DISABLE#define__HAL_RCC_PLL2FRACN_CONFIG__HAL_RCC_PLL2_FRACN_CONFIG#define__HAL_RCC_GET_PLL2CLKOUT_CONFIG__HAL_RCC_GET_PLL2_CLKOUT_CONFIG#define__HAL_RCC_PLL3FRACN_ENABLE__HAL_RCC_PLL3_FRACN_ENABLE#define__HAL_RCC_PLL3FRACN_DISABLE__HAL_RCC_PLL3_FRACN_DISABLE#define__HAL_RCC_PLL3CLKOUT_ENABLE__HAL_RCC_PLL3_CLKOUT_ENABLE#define__HAL_RCC_PLL3CLKOUT_DISABLE__HAL_RCC_PLL3_CLKOUT_DISABLE#define__HAL_RCC_PLL3FRACN_CONFIG__HAL_RCC_PLL3_FRACN_CONFIG#define__HAL_RCC_GET_PLL3CLKOUT_CONFIG__HAL_RCC_GET_PLL3_CLKOUT_CONFIG#defineRCC_PLL2VCIRANGE_0RCC_PLL2_VCIRANGE_0#defineRCC_PLL2VCIRANGE_1RCC_PLL2_VCIRANGE_1#defineRCC_PLL2VCIRANGE_2RCC_PLL2_VCIRANGE_2#defineRCC_PLL2VCIRANGE_3RCC_PLL2_VCIRANGE_3#defineRCC_PLL2VCOWIDERCC_PLL2_VCORANGE_WIDE#defineRCC_PLL2VCOMEDIUMRCC_PLL2_VCORANGE_MEDIUM#defineRCC_PLL2SOURCE_NONERCC_PLL2_SOURCE_NONE#defineRCC_PLL2SOURCE_HSIRCC_PLL2_SOURCE_HSI#defineRCC_PLL2SOURCE_CSIRCC_PLL2_SOURCE_CSI#defineRCC_PLL2SOURCE_HSERCC_PLL2_SOURCE_HSE#defineRCC_PLL3VCIRANGE_0RCC_PLL3_VCIRANGE_0#defineRCC_PLL3VCIRANGE_1RCC_PLL3_VCIRANGE_1#defineRCC_PLL3VCIRANGE_2RCC_PLL3_VCIRANGE_2#defineRCC_PLL3VCIRANGE_3RCC_PLL3_VCIRANGE_3#defineRCC_PLL3VCOWIDERCC_PLL3_VCORANGE_WIDE#defineRCC_PLL3VCOMEDIUMRCC_PLL3_VCORANGE_MEDIUM#defineRCC_PLL3SOURCE_NONERCC_PLL3_SOURCE_NONE#defineRCC_PLL3SOURCE_HSIRCC_PLL3_SOURCE_HSI#defineRCC_PLL3SOURCE_CSIRCC_PLL3_SOURCE_CSI#defineRCC_PLL3SOURCE_HSERCC_PLL3_SOURCE_HSE#endif#defineHAL_RNG_ReadyCallback(__HANDLE__)HAL_RNG_ReadyDataCallback((__HANDLE__),uint32_trandom32bit)#ifdefined(STM32G0)||defined(STM32L5)||defined(STM32L412xx)||defined(STM32L422xx)||\defined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32G4)||defined(STM32WL)||defined(STM32U5)||\defined(STM32WBA)||defined(STM32H5)||defined(STM32C0)||defined(STM32H7RS)||defined(STM32U0)#else#define__HAL_RTC_CLEAR_FLAG__HAL_RTC_EXTI_CLEAR_FLAG#endif#define__HAL_RTC_DISABLE_IT__HAL_RTC_EXTI_DISABLE_IT#define__HAL_RTC_ENABLE_IT__HAL_RTC_EXTI_ENABLE_IT#ifdefined(STM32F1)#define__HAL_RTC_EXTI_CLEAR_FLAG(RTC_EXTI_LINE_ALARM_EVENT)__HAL_RTC_ALARM_EXTI_CLEAR_FLAG()#define__HAL_RTC_EXTI_ENABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)__HAL_RTC_ALARM_EXTI_ENABLE_IT()#define__HAL_RTC_EXTI_DISABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)__HAL_RTC_ALARM_EXTI_DISABLE_IT()#define__HAL_RTC_EXTI_GET_FLAG(RTC_EXTI_LINE_ALARM_EVENT)__HAL_RTC_ALARM_EXTI_GET_FLAG()#define__HAL_RTC_EXTI_GENERATE_SWIT(RTC_EXTI_LINE_ALARM_EVENT)__HAL_RTC_ALARM_EXTI_GENERATE_SWIT()#else#define__HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__)(((__EXTI_LINE__)==RTC_EXTI_LINE_ALARM_EVENT)?__HAL_RTC_ALARM_EXTI_CLEAR_FLAG():\(((__EXTI_LINE__)==RTC_EXTI_LINE_WAKEUPTIMER_EVENT)?__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG():\__HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG()))#define__HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__)(((__EXTI_LINE__)==RTC_EXTI_LINE_ALARM_EVENT)?__HAL_RTC_ALARM_EXTI_ENABLE_IT():\(((__EXTI_LINE__)==RTC_EXTI_LINE_WAKEUPTIMER_EVENT)?__HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT():\__HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT()))#define__HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__)(((__EXTI_LINE__)==RTC_EXTI_LINE_ALARM_EVENT)?__HAL_RTC_ALARM_EXTI_DISABLE_IT():\(((__EXTI_LINE__)==RTC_EXTI_LINE_WAKEUPTIMER_EVENT)?__HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT():\__HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT()))#define__HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__)(((__EXTI_LINE__)==RTC_EXTI_LINE_ALARM_EVENT)?__HAL_RTC_ALARM_EXTI_GET_FLAG():\(((__EXTI_LINE__)==RTC_EXTI_LINE_WAKEUPTIMER_EVENT)?__HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG():\__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG()))#define__HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__)(((__EXTI_LINE__)==RTC_EXTI_LINE_ALARM_EVENT)?__HAL_RTC_ALARM_EXTI_GENERATE_SWIT():\(((__EXTI_LINE__)==RTC_EXTI_LINE_WAKEUPTIMER_EVENT)?__HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT():\__HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()))#endif#ifdefined(STM32F0)||defined(STM32F2)||defined(STM32F3)||defined(STM32F4)||defined(STM32F7)||\defined(STM32H7)||\defined(STM32L0)||defined(STM32L1)||\defined(STM32WB)#define__HAL_RTC_TAMPER_GET_IT__HAL_RTC_TAMPER_GET_FLAG#endif#defineIS_ALARMIS_RTC_ALARM#defineIS_ALARM_MASKIS_RTC_ALARM_MASK#defineIS_TAMPERIS_RTC_TAMPER#defineIS_TAMPER_ERASE_MODEIS_RTC_TAMPER_ERASE_MODE#defineIS_TAMPER_FILTERIS_RTC_TAMPER_FILTER#defineIS_TAMPER_INTERRUPTIS_RTC_TAMPER_INTERRUPT#defineIS_TAMPER_MASKFLAG_STATEIS_RTC_TAMPER_MASKFLAG_STATE#defineIS_TAMPER_PRECHARGE_DURATIONIS_RTC_TAMPER_PRECHARGE_DURATION#defineIS_TAMPER_PULLUP_STATEIS_RTC_TAMPER_PULLUP_STATE#defineIS_TAMPER_SAMPLING_FREQIS_RTC_TAMPER_SAMPLING_FREQ#defineIS_TAMPER_TIMESTAMPONTAMPER_DETECTIONIS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION#defineIS_TAMPER_TRIGGERIS_RTC_TAMPER_TRIGGER#defineIS_WAKEUP_CLOCKIS_RTC_WAKEUP_CLOCK#defineIS_WAKEUP_COUNTERIS_RTC_WAKEUP_COUNTER#define__RTC_WRITEPROTECTION_ENABLE__HAL_RTC_WRITEPROTECTION_ENABLE#define__RTC_WRITEPROTECTION_DISABLE__HAL_RTC_WRITEPROTECTION_DISABLE#ifdefined(STM32H5)#define__HAL_RCC_RTCAPB_CLK_ENABLE__HAL_RCC_RTC_CLK_ENABLE#define__HAL_RCC_RTCAPB_CLK_DISABLE__HAL_RCC_RTC_CLK_DISABLE#endif#defineSD_OCR_CID_CSD_OVERWRIETESD_OCR_CID_CSD_OVERWRITE#defineSD_CMD_SD_APP_STAUSSD_CMD_SD_APP_STATUS#if!defined(STM32F1)&&!defined(STM32F2)&&!defined(STM32F4)&&!defined(STM32L1)#defineeMMC_HIGH_VOLTAGE_RANGEEMMC_HIGH_VOLTAGE_RANGE#defineeMMC_DUAL_VOLTAGE_RANGEEMMC_DUAL_VOLTAGE_RANGE#defineeMMC_LOW_VOLTAGE_RANGEEMMC_LOW_VOLTAGE_RANGE#defineSDMMC_NSpeed_CLK_DIVSDMMC_NSPEED_CLK_DIV#defineSDMMC_HSpeed_CLK_DIVSDMMC_HSPEED_CLK_DIV#endif#ifdefined(STM32F4)||defined(STM32F2)#defineSD_SDMMC_DISABLEDSD_SDIO_DISABLED#defineSD_SDMMC_FUNCTION_BUSYSD_SDIO_FUNCTION_BUSY#defineSD_SDMMC_FUNCTION_FAILEDSD_SDIO_FUNCTION_FAILED#defineSD_SDMMC_UNKNOWN_FUNCTIONSD_SDIO_UNKNOWN_FUNCTION#defineSD_CMD_SDMMC_SEN_OP_CONDSD_CMD_SDIO_SEN_OP_COND#defineSD_CMD_SDMMC_RW_DIRECTSD_CMD_SDIO_RW_DIRECT#defineSD_CMD_SDMMC_RW_EXTENDEDSD_CMD_SDIO_RW_EXTENDED#define__HAL_SD_SDMMC_ENABLE__HAL_SD_SDIO_ENABLE#define__HAL_SD_SDMMC_DISABLE__HAL_SD_SDIO_DISABLE#define__HAL_SD_SDMMC_DMA_ENABLE__HAL_SD_SDIO_DMA_ENABLE#define__HAL_SD_SDMMC_DMA_DISABLE__HAL_SD_SDIO_DMA_DISABL#define__HAL_SD_SDMMC_ENABLE_IT__HAL_SD_SDIO_ENABLE_IT#define__HAL_SD_SDMMC_DISABLE_IT__HAL_SD_SDIO_DISABLE_IT#define__HAL_SD_SDMMC_GET_FLAG__HAL_SD_SDIO_GET_FLAG#define__HAL_SD_SDMMC_CLEAR_FLAG__HAL_SD_SDIO_CLEAR_FLAG#define__HAL_SD_SDMMC_GET_IT__HAL_SD_SDIO_GET_IT#define__HAL_SD_SDMMC_CLEAR_IT__HAL_SD_SDIO_CLEAR_IT#defineSDMMC_STATIC_FLAGSSDIO_STATIC_FLAGS#defineSDMMC_CMD0TIMEOUTSDIO_CMD0TIMEOUT#defineSD_SDMMC_SEND_IF_CONDSD_SDIO_SEND_IF_COND#defineSDMMC1_IRQnSDIO_IRQn#defineSDMMC1_IRQHandlerSDIO_IRQHandler#endif#ifdefined(STM32F7)||defined(STM32L4)#defineSD_SDIO_DISABLEDSD_SDMMC_DISABLED#defineSD_SDIO_FUNCTION_BUSYSD_SDMMC_FUNCTION_BUSY#defineSD_SDIO_FUNCTION_FAILEDSD_SDMMC_FUNCTION_FAILED#defineSD_SDIO_UNKNOWN_FUNCTIONSD_SDMMC_UNKNOWN_FUNCTION#defineSD_CMD_SDIO_SEN_OP_CONDSD_CMD_SDMMC_SEN_OP_COND#defineSD_CMD_SDIO_RW_DIRECTSD_CMD_SDMMC_RW_DIRECT#defineSD_CMD_SDIO_RW_EXTENDEDSD_CMD_SDMMC_RW_EXTENDED#define__HAL_SD_SDIO_ENABLE__HAL_SD_SDMMC_ENABLE#define__HAL_SD_SDIO_DISABLE__HAL_SD_SDMMC_DISABLE#define__HAL_SD_SDIO_DMA_ENABLE__HAL_SD_SDMMC_DMA_ENABLE#define__HAL_SD_SDIO_DMA_DISABL__HAL_SD_SDMMC_DMA_DISABLE#define__HAL_SD_SDIO_ENABLE_IT__HAL_SD_SDMMC_ENABLE_IT#define__HAL_SD_SDIO_DISABLE_IT__HAL_SD_SDMMC_DISABLE_IT#define__HAL_SD_SDIO_GET_FLAG__HAL_SD_SDMMC_GET_FLAG#define__HAL_SD_SDIO_CLEAR_FLAG__HAL_SD_SDMMC_CLEAR_FLAG#define__HAL_SD_SDIO_GET_IT__HAL_SD_SDMMC_GET_IT#define__HAL_SD_SDIO_CLEAR_IT__HAL_SD_SDMMC_CLEAR_IT#defineSDIO_STATIC_FLAGSSDMMC_STATIC_FLAGS#defineSDIO_CMD0TIMEOUTSDMMC_CMD0TIMEOUT#defineSD_SDIO_SEND_IF_CONDSD_SDMMC_SEND_IF_COND#defineSDIO_IRQnSDMMC1_IRQn#defineSDIO_IRQHandlerSDMMC1_IRQHandler#endif#ifdefined(STM32F7)||defined(STM32F4)||defined(STM32F2)||defined(STM32L4)||defined(STM32H7)#defineHAL_SD_CardCIDTypedefHAL_SD_CardCIDTypeDef#defineHAL_SD_CardCSDTypedefHAL_SD_CardCSDTypeDef#defineHAL_SD_CardStatusTypedefHAL_SD_CardStatusTypeDef#defineHAL_SD_CardStateTypedefHAL_SD_CardStateTypeDef#endif#ifdefined(STM32H7)||defined(STM32L5)#defineHAL_MMCEx_Read_DMADoubleBuffer0CpltCallbackHAL_MMCEx_Read_DMADoubleBuf0CpltCallback#defineHAL_MMCEx_Read_DMADoubleBuffer1CpltCallbackHAL_MMCEx_Read_DMADoubleBuf1CpltCallback#defineHAL_MMCEx_Write_DMADoubleBuffer0CpltCallbackHAL_MMCEx_Write_DMADoubleBuf0CpltCallback#defineHAL_MMCEx_Write_DMADoubleBuffer1CpltCallbackHAL_MMCEx_Write_DMADoubleBuf1CpltCallback#defineHAL_SDEx_Read_DMADoubleBuffer0CpltCallbackHAL_SDEx_Read_DMADoubleBuf0CpltCallback#defineHAL_SDEx_Read_DMADoubleBuffer1CpltCallbackHAL_SDEx_Read_DMADoubleBuf1CpltCallback#defineHAL_SDEx_Write_DMADoubleBuffer0CpltCallbackHAL_SDEx_Write_DMADoubleBuf0CpltCallback#defineHAL_SDEx_Write_DMADoubleBuffer1CpltCallbackHAL_SDEx_Write_DMADoubleBuf1CpltCallback#defineHAL_SD_DriveTransciver_1_8V_CallbackHAL_SD_DriveTransceiver_1_8V_Callback#endif#define__SMARTCARD_ENABLE_IT__HAL_SMARTCARD_ENABLE_IT#define__SMARTCARD_DISABLE_IT__HAL_SMARTCARD_DISABLE_IT#define__SMARTCARD_ENABLE__HAL_SMARTCARD_ENABLE#define__SMARTCARD_DISABLE__HAL_SMARTCARD_DISABLE#define__SMARTCARD_DMA_REQUEST_ENABLE__HAL_SMARTCARD_DMA_REQUEST_ENABLE#define__SMARTCARD_DMA_REQUEST_DISABLE__HAL_SMARTCARD_DMA_REQUEST_DISABLE#define__HAL_SMARTCARD_GETCLOCKSOURCESMARTCARD_GETCLOCKSOURCE#define__SMARTCARD_GETCLOCKSOURCESMARTCARD_GETCLOCKSOURCE#defineIS_SMARTCARD_ONEBIT_SAMPLINGIS_SMARTCARD_ONE_BIT_SAMPLE#define__HAL_SMBUS_RESET_CR1SMBUS_RESET_CR1#define__HAL_SMBUS_RESET_CR2SMBUS_RESET_CR2#define__HAL_SMBUS_GENERATE_STARTSMBUS_GENERATE_START#define__HAL_SMBUS_GET_ADDR_MATCHSMBUS_GET_ADDR_MATCH#define__HAL_SMBUS_GET_DIRSMBUS_GET_DIR#define__HAL_SMBUS_GET_STOP_MODESMBUS_GET_STOP_MODE#define__HAL_SMBUS_GET_PEC_MODESMBUS_GET_PEC_MODE#define__HAL_SMBUS_GET_ALERT_ENABLEDSMBUS_GET_ALERT_ENABLED#define__HAL_SPI_1LINE_TXSPI_1LINE_TX#define__HAL_SPI_1LINE_RXSPI_1LINE_RX#define__HAL_SPI_RESET_CRCSPI_RESET_CRC#define__HAL_UART_GETCLOCKSOURCEUART_GETCLOCKSOURCE#define__HAL_UART_MASK_COMPUTATIONUART_MASK_COMPUTATION#define__UART_GETCLOCKSOURCEUART_GETCLOCKSOURCE#define__UART_MASK_COMPUTATIONUART_MASK_COMPUTATION#defineIS_UART_WAKEUPMETHODEIS_UART_WAKEUPMETHOD#defineIS_UART_ONEBIT_SAMPLEIS_UART_ONE_BIT_SAMPLE#defineIS_UART_ONEBIT_SAMPLINGIS_UART_ONE_BIT_SAMPLE#define__USART_ENABLE_IT__HAL_USART_ENABLE_IT#define__USART_DISABLE_IT__HAL_USART_DISABLE_IT#define__USART_ENABLE__HAL_USART_ENABLE#define__USART_DISABLE__HAL_USART_DISABLE#define__HAL_USART_GETCLOCKSOURCEUSART_GETCLOCKSOURCE#define__USART_GETCLOCKSOURCEUSART_GETCLOCKSOURCE#ifdefined(STM32F0)||defined(STM32F3)||defined(STM32F7)#defineUSART_OVERSAMPLING_160x00000000U#defineUSART_OVERSAMPLING_8USART_CR1_OVER8#defineIS_USART_OVERSAMPLING(__SAMPLING__)(((__SAMPLING__)==USART_OVERSAMPLING_16)||\((__SAMPLING__)==USART_OVERSAMPLING_8))#endif#defineUSB_EXTI_LINE_WAKEUPUSB_WAKEUP_EXTI_LINE#defineUSB_FS_EXTI_TRIGGER_RISING_EDGEUSB_OTG_FS_WAKEUP_EXTI_RISING_EDGE#defineUSB_FS_EXTI_TRIGGER_FALLING_EDGEUSB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE#defineUSB_FS_EXTI_TRIGGER_BOTH_EDGEUSB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE#defineUSB_FS_EXTI_LINE_WAKEUPUSB_OTG_FS_WAKEUP_EXTI_LINE#defineUSB_HS_EXTI_TRIGGER_RISING_EDGEUSB_OTG_HS_WAKEUP_EXTI_RISING_EDGE#defineUSB_HS_EXTI_TRIGGER_FALLING_EDGEUSB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE#defineUSB_HS_EXTI_TRIGGER_BOTH_EDGEUSB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE#defineUSB_HS_EXTI_LINE_WAKEUPUSB_OTG_HS_WAKEUP_EXTI_LINE#define__HAL_USB_EXTI_ENABLE_IT__HAL_USB_WAKEUP_EXTI_ENABLE_IT#define__HAL_USB_EXTI_DISABLE_IT__HAL_USB_WAKEUP_EXTI_DISABLE_IT#define__HAL_USB_EXTI_GET_FLAG__HAL_USB_WAKEUP_EXTI_GET_FLAG#define__HAL_USB_EXTI_CLEAR_FLAG__HAL_USB_WAKEUP_EXTI_CLEAR_FLAG#define__HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE#define__HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER__HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE#define__HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER__HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE#define__HAL_USB_FS_EXTI_ENABLE_IT__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT#define__HAL_USB_FS_EXTI_DISABLE_IT__HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT#define__HAL_USB_FS_EXTI_GET_FLAG__HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG#define__HAL_USB_FS_EXTI_CLEAR_FLAG__HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG#define__HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE#define__HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE#define__HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER__HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE#define__HAL_USB_FS_EXTI_GENERATE_SWIT__HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT#define__HAL_USB_HS_EXTI_ENABLE_IT__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT#define__HAL_USB_HS_EXTI_DISABLE_IT__HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT#define__HAL_USB_HS_EXTI_GET_FLAG__HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG#define__HAL_USB_HS_EXTI_CLEAR_FLAG__HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG#define__HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE#define__HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE#define__HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER__HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE#define__HAL_USB_HS_EXTI_GENERATE_SWIT__HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT#defineHAL_PCD_ActiveRemoteWakeupHAL_PCD_ActivateRemoteWakeup#defineHAL_PCD_DeActiveRemoteWakeupHAL_PCD_DeActivateRemoteWakeup#defineHAL_PCD_SetTxFiFoHAL_PCDEx_SetTxFiFo#defineHAL_PCD_SetRxFiFoHAL_PCDEx_SetRxFiFo#define__HAL_TIM_SetICPrescalerValueTIM_SET_ICPRESCALERVALUE#define__HAL_TIM_ResetICPrescalerValueTIM_RESET_ICPRESCALERVALUE#defineTIM_GET_ITSTATUS__HAL_TIM_GET_IT_SOURCE#defineTIM_GET_CLEAR_IT__HAL_TIM_CLEAR_IT#define__HAL_TIM_GET_ITSTATUS__HAL_TIM_GET_IT_SOURCE#define__HAL_TIM_DIRECTION_STATUS__HAL_TIM_IS_TIM_COUNTING_DOWN#define__HAL_TIM_PRESCALER__HAL_TIM_SET_PRESCALER#define__HAL_TIM_SetCounter__HAL_TIM_SET_COUNTER#define__HAL_TIM_GetCounter__HAL_TIM_GET_COUNTER#define__HAL_TIM_SetAutoreload__HAL_TIM_SET_AUTORELOAD#define__HAL_TIM_GetAutoreload__HAL_TIM_GET_AUTORELOAD#define__HAL_TIM_SetClockDivision__HAL_TIM_SET_CLOCKDIVISION#define__HAL_TIM_GetClockDivision__HAL_TIM_GET_CLOCKDIVISION#define__HAL_TIM_SetICPrescaler__HAL_TIM_SET_ICPRESCALER#define__HAL_TIM_GetICPrescaler__HAL_TIM_GET_ICPRESCALER#define__HAL_TIM_SetCompare__HAL_TIM_SET_COMPARE#define__HAL_TIM_GetCompare__HAL_TIM_GET_COMPARE#defineTIM_BREAKINPUTSOURCE_DFSDMTIM_BREAKINPUTSOURCE_DFSDM1#defineTIM_OCMODE_ASSYMETRIC_PWM1TIM_OCMODE_ASYMMETRIC_PWM1#defineTIM_OCMODE_ASSYMETRIC_PWM2TIM_OCMODE_ASYMMETRIC_PWM2#define__HAL_ETH_EXTI_ENABLE_IT__HAL_ETH_WAKEUP_EXTI_ENABLE_IT#define__HAL_ETH_EXTI_DISABLE_IT__HAL_ETH_WAKEUP_EXTI_DISABLE_IT#define__HAL_ETH_EXTI_GET_FLAG__HAL_ETH_WAKEUP_EXTI_GET_FLAG#define__HAL_ETH_EXTI_CLEAR_FLAG__HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG#define__HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER__HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER#define__HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER#define__HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER__HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER#defineETH_PROMISCIOUSMODE_ENABLEETH_PROMISCUOUS_MODE_ENABLE#defineETH_PROMISCIOUSMODE_DISABLEETH_PROMISCUOUS_MODE_DISABLE#defineIS_ETH_PROMISCIOUS_MODEIS_ETH_PROMISCUOUS_MODE#define__HAL_LTDC_LAYERLTDC_LAYER#define__HAL_LTDC_RELOAD_CONFIG__HAL_LTDC_RELOAD_IMMEDIATE_CONFIG#defineSAI_OUTPUTDRIVE_DISABLEDSAI_OUTPUTDRIVE_DISABLE#defineSAI_OUTPUTDRIVE_ENABLEDSAI_OUTPUTDRIVE_ENABLE#defineSAI_MASTERDIVIDER_ENABLEDSAI_MASTERDIVIDER_ENABLE#defineSAI_MASTERDIVIDER_DISABLEDSAI_MASTERDIVIDER_DISABLE#defineSAI_STREOMODESAI_STEREOMODE#defineSAI_FIFOStatus_EmptySAI_FIFOSTATUS_EMPTY#defineSAI_FIFOStatus_Less1QuarterFullSAI_FIFOSTATUS_LESS1QUARTERFULL#defineSAI_FIFOStatus_1QuarterFullSAI_FIFOSTATUS_1QUARTERFULL#defineSAI_FIFOStatus_HalfFullSAI_FIFOSTATUS_HALFFULL#defineSAI_FIFOStatus_3QuartersFullSAI_FIFOSTATUS_3QUARTERFULL#defineSAI_FIFOStatus_FullSAI_FIFOSTATUS_FULL#defineIS_SAI_BLOCK_MONO_STREO_MODEIS_SAI_BLOCK_MONO_STEREO_MODE#defineSAI_SYNCHRONOUS_EXTSAI_SYNCHRONOUS_EXT_SAI1#defineSAI_SYNCEXT_IN_ENABLESAI_SYNCEXT_OUTBLOCKA_ENABLE#ifdefined(STM32H7)#defineHAL_SPDIFRX_ReceiveControlFlowHAL_SPDIFRX_ReceiveCtrlFlow#defineHAL_SPDIFRX_ReceiveControlFlow_ITHAL_SPDIFRX_ReceiveCtrlFlow_IT#defineHAL_SPDIFRX_ReceiveControlFlow_DMAHAL_SPDIFRX_ReceiveCtrlFlow_DMA#endif#ifdefined(STM32H7)||defined(STM32G4)||defined(STM32F3)#defineHAL_HRTIM_WaveformCounterStart_ITHAL_HRTIM_WaveformCountStart_IT#defineHAL_HRTIM_WaveformCounterStart_DMAHAL_HRTIM_WaveformCountStart_DMA#defineHAL_HRTIM_WaveformCounterStartHAL_HRTIM_WaveformCountStart#defineHAL_HRTIM_WaveformCounterStop_ITHAL_HRTIM_WaveformCountStop_IT#defineHAL_HRTIM_WaveformCounterStop_DMAHAL_HRTIM_WaveformCountStop_DMA#defineHAL_HRTIM_WaveformCounterStopHAL_HRTIM_WaveformCountStop#endif#ifdefined(STM32L4)||defined(STM32F4)||defined(STM32F7)||defined(STM32H7)#defineHAL_QPSI_TIMEOUT_DEFAULT_VALUEHAL_QSPI_TIMEOUT_DEFAULT_VALUE#endif#ifdefined(STM32F7)#defineART_ACCLERATOR_ENABLEART_ACCELERATOR_ENABLE#endif#ifdef__cplusplus}#endif#endif