// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s (
        ap_ready,
        data_val1,
        ap_return,
        ap_rst
);


output   ap_ready;
input  [5:0] data_val1;
output  [8:0] ap_return;
input   ap_rst;

wire   [7:0] tmp_fu_30_p3;
wire   [8:0] zext_ln73_fu_38_p1;

assign ap_ready = 1'b1;

assign tmp_fu_30_p3 = {{data_val1}, {2'd0}};

assign zext_ln73_fu_38_p1 = tmp_fu_30_p3;

assign ap_return = (9'd0 - zext_ln73_fu_38_p1);

endmodule //myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s
