start_gui
cd C:/xilinx
source ./targeted_functions/build.tcl
# puts [exec vivado_hls -f ./targeted_functions/prep.tcl]
================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.4
  Build 1412921 on Wed Nov 18 09:58:55 AM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [HLS-10] Running 'E:/Xilinx_install_dir/15.4/Vivado_HLS/2015.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'student' on host 'psl-realsense' (Windows NT_amd64 version 6.2) on Fri Jan 22 11:38:34 +0200 2016
            in directory 'C:/xilinx'
Archive:  ./sources/parallella_7020_headless.xpr.zip
  inflating: ./parallella_7020_headless_gpiose_elink2/vivado.jou  
  inflating: ./parallella_7020_headless_gpiose_elink2/archive_project_summary.txt  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/axi_traffic_controller_v1_0_project/axi_traffic_controller_v1_0_project.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/axi_traffic_controller_v1_0_project/axi_traffic_controller_v1_0_project.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/axi_traffic_controller_v1_0_project/axi_traffic_controller_v1_0_project.cache/wt/java_command_handlers.wdf  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/hdl/axi_traffic_controller_v1_0_M_AXI.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/hdl/axi_traffic_controller_v1_0.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/bd/bd.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/xgui/axi_traffic_controller_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/example_designs/debug_hw_design/design.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/example_designs/debug_hw_design/axi_traffic_controller_v1_0_hw_test.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/example_designs/bfm_design/axi_traffic_controller_v1_0_tb.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/example_designs/bfm_design/design.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/hdl/emaxi_v1_0_M00_AXI.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/hdl/syncfifo.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/hdl/emaxi_v1_0_M00_AXI.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/hdl/emaxi_v1_0.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/hdl/syncfifo.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/hdl/emaxi_v1_0.v~  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/emaxi_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/bd/bd.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/xgui/emaxi_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.cache/wt/synthesis.wdf  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.xpr  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.srcs/sources_1/ip/
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/fifo_readinfo_synth_1/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_9.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_8.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_3.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_4.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_6.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_7.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_5.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/synth_1/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/example_designs/debug_hw_design/emaxi_v1_0_hw_test.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/example_designs/debug_hw_design/design.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/example_designs/bfm_design/emaxi_v1_0_tb.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/example_designs/bfm_design/design.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/hdl/parallella_i2c.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/hdl/parallella_i2c.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/component.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/parallella_i2c_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/xgui/parallella_i2c_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/ip_prj/ip_prj.xpr  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/esaxi_0_5/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/component.xml~  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/esaxi_0_3/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/drivers/esaxi_v1_0/data/esaxi.mdd  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/drivers/esaxi_v1_0/data/esaxi.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/drivers/esaxi_v1_0/src/esaxi_selftest.c  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/drivers/esaxi_v1_0/src/esaxi.c  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/drivers/esaxi_v1_0/src/Makefile  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/drivers/esaxi_v1_0/src/esaxi.h  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/esaxi_0_1/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/hdl/esaxi_v1_0_S00_AXI.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/hdl/esaxi_v1_0.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/hdl/esaxi_v1_0_S00_AXI.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/hdl/esaxi_v1_0.v~  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/esaxi_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/bd/bd.tcl  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/esaxi_0_2/
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/esaxi_0_4/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/component.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/esaxi_1.0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/xgui/esaxi_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/ip_prj/ip_prj.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/example_designs/debug_hw_design/design.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/example_designs/debug_hw_design/esaxi_v1_0_hw_test.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/example_designs/bfm_design/design.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/example_designs/bfm_design/esaxi_v1_0_tb.v  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/eio_rx_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/hdl/eio_rx.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/hdl/eio_rx.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/xgui/eio_rx_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/ip_prj/ip_prj.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/hdl/ecfg.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/hdl/ecfg.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/hdl/axi_ecfg.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/hdl/ecfg (merge).v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/hdl/#temp#  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/hdl/ecfg-ao.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/xgui/eCfg_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/xgui/eCfg_v1_0.tcl~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/ip_prj/ip_prj.xpr~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/ip_prj/ip_prj.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/dv/dv_ecfg.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/dv/run.sh  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emesh_split/hdl/emesh_split.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emesh_split/hdl/emesh_split.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emesh_split/component.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emesh_split/emesh_split_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emesh_split/xgui/emesh_split_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emesh_split/ip_prj/ip_prj.xpr  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/eio_tx_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/hdl/eio_tx.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/hdl/eio_tx.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/xgui/eio_tx_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/ip_prj/ip_prj.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/ip_prj/temp.v  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ecfg_split_0/
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ecfg_split_0_2/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/hdl/ecfg_split.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/hdl/ecfg_split.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/component.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ecfg_split_0_1/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/xgui/ecfg_split_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ip_prj/ip_prj.xpr~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ip_prj/ip_prj.xpr  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/parallella_gpio_emio_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/hdl/parallella_gpio_emio.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/hdl/parallella_gpio_emio.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/xgui/parallella_gpio_emio_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/ip_prj/ip_prj.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eLink_rtl.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eConfig.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eMesh_rtl.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eClockCfg_rtl.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eLink.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eClockCfg.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eConfig_rtl.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eMesh.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/edistrib_0_1/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/hdl/edistrib.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/hdl/edistrib.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/component.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/edistrib_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/xgui/edistrib_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/ip_prj/ip_prj.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_tx/hdl/eproto_tx.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_tx/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_tx/xgui/eproto_tx_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_tx/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_tx/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_tx/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_tx/ip_prj/ip_prj.xpr  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/eproto_rx_0_1/
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/eproto_rx_0_2/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/hdl/eproto_rx.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/hdl/eproto_rx.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/xgui/eproto_rx_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/ip_prj/ip_prj.xpr  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/eproto_rx_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/hdl/eclock.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/hdl/eclock.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/xgui/eclock_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/ip_prj/ip_prj.xpr  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/eclock_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/hdl/earb.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/hdl/earb.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/xgui/earb_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/xgui/edistrib_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/ip_prj/ip_prj.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/ewrapper_io_tx_slow.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/fifo_empty_block.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/ewrapper_link_receiver.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/ewrapper_io_rx_slow.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/toggle2pulse.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/debouncer.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_ip.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/fpgacfg.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_slave_addrch.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/pulse2toggle.v  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_0_2/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/fifo_mem.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_ip_top.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_slave.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_ip.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_ip.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_ip.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_ip_top.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/fifo.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/mux4.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/synchronizer.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/version.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_slave_wr.v  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_0_1/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_master_wr.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_master.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/ewrapper_link_txo.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_slave_rd.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/xgui/elink_ip_top_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/xgui/elink_gold_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/ewrapper_link_rxi.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/fpga_constants.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_master_rd.v  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_elink_if.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/io_clock_gen_600mhz.v  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_ip.srcs/sources_1/ip/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/fifo_full_block.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/ewrapper_link_top.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/ewrapper_link_transmitter.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/pulse2pulse.v  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.sim/sim_1/behav/
   creating: ./parallella_7020_headless_gpiose_elink2/config_settings/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.cache/wt/synthesis.wdf  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.cache/wt/xsim.wdf  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/vivado.log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z7020_loc.xdc  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_timing.xdc  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z70x0_loc.xdc  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/elink_testbench.bd  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/elink_testbench.bxml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/hdl/elink_testbench_wrapper.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_tx_0_0/elink_testbench_eproto_tx_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_tx_0_0/elink_testbench_eproto_tx_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_tx_0_0/elink_testbench_eproto_tx_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_1/elink_testbench_axi_bram_ctrl_0_1.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_1/elink_testbench_axi_bram_ctrl_0_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_1/elink_testbench_axi_bram_ctrl_0_1.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_0/elink_testbench_axi_bram_ctrl_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_0/elink_testbench_axi_bram_ctrl_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_0/elink_testbench_axi_bram_ctrl_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_rx_0_2/elink_testbench_eio_rx_0_2.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_rx_0_2/elink_testbench_eio_rx_0_2.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_rx_0_2/elink_testbench_eio_rx_0_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eCfg_0_0/elink_testbench_eCfg_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eCfg_0_0/elink_testbench_eCfg_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eCfg_0_0/elink_testbench_eCfg_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_1/elink_testbench_axi_protocol_converter_0_1.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_1/elink_testbench_axi_protocol_converter_0_1.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_1/elink_testbench_axi_protocol_converter_0_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_2/elink_testbench_fifo_103x32_0_2.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_2/elink_testbench_fifo_103x32_0_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_2/elink_testbench_fifo_103x32_0_2.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_0/elink_testbench_axi_traffic_controller_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_0/elink_testbench_axi_traffic_controller_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_0/elink_testbench_axi_traffic_controller_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_0/elink_testbench_fifo_103x16_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_0/elink_testbench_fifo_103x16_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_0/elink_testbench_fifo_103x16_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_0/elink_testbench_fifo_103x32_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_0/elink_testbench_fifo_103x32_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_0/elink_testbench_fifo_103x32_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_ecfg_split_0_0/elink_testbench_ecfg_split_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_ecfg_split_0_0/elink_testbench_ecfg_split_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_ecfg_split_0_0/elink_testbench_ecfg_split_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_0/elink_testbench_axi_protocol_converter_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_0/elink_testbench_axi_protocol_converter_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_0/elink_testbench_axi_protocol_converter_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_tx_0_2/elink_testbench_eio_tx_0_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_tx_0_2/elink_testbench_eio_tx_0_2.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_tx_0_2/elink_testbench_eio_tx_0_2.upgrade_log  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eCfg_0_2/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eclock_0_2/elink_testbench_eclock_0_2.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eclock_0_2/elink_testbench_eclock_0_2.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eclock_0_2/elink_testbench_eclock_0_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_earb_0_0/elink_testbench_earb_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_earb_0_0/elink_testbench_earb_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_earb_0_0/elink_testbench_earb_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_1/elink_testbench_fifo_103x32_0_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_1/elink_testbench_fifo_103x32_0_1.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_1/elink_testbench_fifo_103x32_0_1.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_rx_0_0/elink_testbench_eproto_rx_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_rx_0_0/elink_testbench_eproto_rx_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_rx_0_0/elink_testbench_eproto_rx_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_2_2/elink_testbench_axi_bram_ctrl_2_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_2_2/elink_testbench_axi_bram_ctrl_2_2.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_2_2/elink_testbench_axi_bram_ctrl_2_2.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_0/elink_testbench_blk_mem_gen_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_0/elink_testbench_blk_mem_gen_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_0/elink_testbench_blk_mem_gen_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_edistrib_0_0/elink_testbench_edistrib_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_edistrib_0_0/elink_testbench_edistrib_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_edistrib_0_0/elink_testbench_edistrib_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_1/elink_testbench_blk_mem_gen_0_1.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_1/elink_testbench_blk_mem_gen_0_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_1/elink_testbench_blk_mem_gen_0_1.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_2/elink_testbench_axi_protocol_converter_0_2.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_2/elink_testbench_axi_protocol_converter_0_2.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_2/elink_testbench_axi_protocol_converter_0_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_elink_gold_0_0/elink_testbench_elink_gold_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_elink_gold_0_0/elink_testbench_elink_gold_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_elink_gold_0_0/elink_testbench_elink_gold_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_emaxi_0_0/elink_testbench_emaxi_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_emaxi_0_0/elink_testbench_emaxi_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_emaxi_0_0/elink_testbench_emaxi_0_0.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_tx_0_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_generator_0_0/elink_testbench_fifo_generator_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_generator_0_0/elink_testbench_fifo_generator_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_generator_0_0/elink_testbench_fifo_generator_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_emesh_split_0_0/elink_testbench_emesh_split_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_emesh_split_0_0/elink_testbench_emesh_split_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_emesh_split_0_0/elink_testbench_emesh_split_0_0.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_elink_gold_0_1/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_1/elink_testbench_fifo_103x16_0_1.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_1/elink_testbench_fifo_103x16_0_1.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_1/elink_testbench_fifo_103x16_0_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_esaxi_0_0/elink_testbench_esaxi_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_esaxi_0_0/elink_testbench_esaxi_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_esaxi_0_0/elink_testbench_esaxi_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_1_0/elink_testbench_axi_traffic_controller_1_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_1_0/elink_testbench_axi_traffic_controller_1_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_1_0/elink_testbench_axi_traffic_controller_1_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_1/elink_testbench_axi_traffic_controller_0_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_1/elink_testbench_axi_traffic_controller_0_1.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_1/elink_testbench_axi_traffic_controller_0_1.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ui/bd_fb70713e.ui  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ui/bd_f348d452.ui  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ui/bd_583888d1.ui  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ui/bd_625c958a.ui  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/hdl/elink2_top_wrapper.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/elink2_top.bxml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eio_rx_0_0/elink2_top_eio_rx_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eio_rx_0_0/elink2_top_eio_rx_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eio_rx_0_0/elink2_top_eio_rx_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_1/elink2_top_axi_protocol_converter_0_1.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_1/elink2_top_axi_protocol_converter_0_1.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_1/elink2_top_axi_protocol_converter_0_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_0/elink2_top_axi_protocol_converter_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_0/elink2_top_axi_protocol_converter_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_0/elink2_top_axi_protocol_converter_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_ecfg_split_0_0/elink2_top_ecfg_split_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_ecfg_split_0_0/elink2_top_ecfg_split_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_ecfg_split_0_0/elink2_top_ecfg_split_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eproto_rx_0_0/elink2_top_eproto_rx_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eproto_rx_0_0/elink2_top_eproto_rx_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eproto_rx_0_0/elink2_top_eproto_rx_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eclock_0_0/elink2_top_eclock_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eclock_0_0/elink2_top_eclock_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eclock_0_0/elink2_top_eclock_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_emaxi_0_0/elink2_top_emaxi_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_emaxi_0_0/elink2_top_emaxi_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_emaxi_0_0/elink2_top_emaxi_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_processing_system7_0_0/elink2_top_processing_system7_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_processing_system7_0_0/elink2_top_processing_system7_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_processing_system7_0_0/elink2_top_processing_system7_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eCfg_0_0/elink2_top_eCfg_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eCfg_0_0/elink2_top_eCfg_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eCfg_0_0/elink2_top_eCfg_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_emesh_split_0_0/elink2_top_emesh_split_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_emesh_split_0_0/elink2_top_emesh_split_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_emesh_split_0_0/elink2_top_emesh_split_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_util_vector_logic_0_0/elink2_top_util_vector_logic_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_util_vector_logic_0_0/elink2_top_util_vector_logic_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_util_vector_logic_0_0/elink2_top_util_vector_logic_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_parallella_gpio_emio_0_0/elink2_top_parallella_gpio_emio_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_parallella_gpio_emio_0_0/elink2_top_parallella_gpio_emio_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_parallella_gpio_emio_0_0/elink2_top_parallella_gpio_emio_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_bram_ctrl_2_0/elink2_top_axi_bram_ctrl_2_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_bram_ctrl_2_0/elink2_top_axi_bram_ctrl_2_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_bram_ctrl_2_0/elink2_top_axi_bram_ctrl_2_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_2/elink2_top_axi_protocol_converter_0_2.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_2/elink2_top_axi_protocol_converter_0_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_2/elink2_top_axi_protocol_converter_0_2.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_earb_0_0/elink2_top_earb_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_earb_0_0/elink2_top_earb_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_earb_0_0/elink2_top_earb_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_parallella_i2c_0_0/elink2_top_parallella_i2c_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_parallella_i2c_0_0/elink2_top_parallella_i2c_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_parallella_i2c_0_0/elink2_top_parallella_i2c_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_edistrib_0_0/elink2_top_edistrib_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_edistrib_0_0/elink2_top_edistrib_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_edistrib_0_0/elink2_top_edistrib_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eproto_tx_0_0/elink2_top_eproto_tx_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eproto_tx_0_0/elink2_top_eproto_tx_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eproto_tx_0_0/elink2_top_eproto_tx_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eio_tx_0_0/elink2_top_eio_tx_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eio_tx_0_0/elink2_top_eio_tx_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eio_tx_0_0/elink2_top_eio_tx_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_esaxi_0_0/elink2_top_esaxi_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_esaxi_0_0/elink2_top_esaxi_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_esaxi_0_0/elink2_top_esaxi_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ui/bd_7bdfa8fc.ui  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ui/bd_482241e9.ui  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/elink2_top.bd  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sim_1/imports/elink_test/elink2new_tb.v  
# open_project ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.xpr
source ./targeted_functions/build.tcl
# puts [exec vivado_hls -f ./targeted_functions/prep.tcl]
================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.4
  Build 1412921 on Wed Nov 18 09:58:55 AM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [HLS-10] Running 'E:/Xilinx_install_dir/15.4/Vivado_HLS/2015.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'student' on host 'psl-realsense' (Windows NT_amd64 version 6.2) on Fri Jan 22 11:38:34 +0200 2016
            in directory 'C:/xilinx'
Archive:  ./sources/parallella_7020_headless.xpr.zip
  inflating: ./parallella_7020_headless_gpiose_elink2/vivado.jou  
  inflating: ./parallella_7020_headless_gpiose_elink2/archive_project_summary.txt  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/axi_traffic_controller_v1_0_project/axi_traffic_controller_v1_0_project.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/axi_traffic_controller_v1_0_project/axi_traffic_controller_v1_0_project.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/axi_traffic_controller_v1_0_project/axi_traffic_controller_v1_0_project.cache/wt/java_command_handlers.wdf  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/hdl/axi_traffic_controller_v1_0_M_AXI.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/hdl/axi_traffic_controller_v1_0.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/bd/bd.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/xgui/axi_traffic_controller_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/example_designs/debug_hw_design/design.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/example_designs/debug_hw_design/axi_traffic_controller_v1_0_hw_test.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/example_designs/bfm_design/axi_traffic_controller_v1_0_tb.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo/axi_traffic_controller_1.0/example_designs/bfm_design/design.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/hdl/emaxi_v1_0_M00_AXI.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/hdl/syncfifo.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/hdl/emaxi_v1_0_M00_AXI.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/hdl/emaxi_v1_0.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/hdl/syncfifo.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/hdl/emaxi_v1_0.v~  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/emaxi_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/bd/bd.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/xgui/emaxi_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.cache/wt/synthesis.wdf  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.xpr  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.srcs/sources_1/ip/
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/fifo_readinfo_synth_1/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_9.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_8.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_3.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_4.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_6.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_7.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/.jobs/vrs_config_5.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/ip_prj/ip_prj.runs/synth_1/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/example_designs/debug_hw_design/emaxi_v1_0_hw_test.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/example_designs/debug_hw_design/design.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/example_designs/bfm_design/emaxi_v1_0_tb.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emaxi/example_designs/bfm_design/design.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/hdl/parallella_i2c.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/hdl/parallella_i2c.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/component.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/parallella_i2c_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/xgui/parallella_i2c_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/i2c/ip_prj/ip_prj.xpr  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/esaxi_0_5/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/component.xml~  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/esaxi_0_3/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/drivers/esaxi_v1_0/data/esaxi.mdd  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/drivers/esaxi_v1_0/data/esaxi.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/drivers/esaxi_v1_0/src/esaxi_selftest.c  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/drivers/esaxi_v1_0/src/esaxi.c  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/drivers/esaxi_v1_0/src/Makefile  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/drivers/esaxi_v1_0/src/esaxi.h  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/esaxi_0_1/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/hdl/esaxi_v1_0_S00_AXI.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/hdl/esaxi_v1_0.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/hdl/esaxi_v1_0_S00_AXI.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/hdl/esaxi_v1_0.v~  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/esaxi_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/bd/bd.tcl  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/esaxi_0_2/
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/esaxi_0_4/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/component.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/esaxi_1.0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/xgui/esaxi_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/ip_prj/ip_prj.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/example_designs/debug_hw_design/design.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/example_designs/debug_hw_design/esaxi_v1_0_hw_test.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/example_designs/bfm_design/design.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/esaxi/example_designs/bfm_design/esaxi_v1_0_tb.v  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/eio_rx_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/hdl/eio_rx.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/hdl/eio_rx.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/xgui/eio_rx_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_rx/ip_prj/ip_prj.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/hdl/ecfg.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/hdl/ecfg.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/hdl/axi_ecfg.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/hdl/ecfg (merge).v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/hdl/#temp#  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/hdl/ecfg-ao.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/xgui/eCfg_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/xgui/eCfg_v1_0.tcl~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/ip_prj/ip_prj.xpr~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/ip_prj/ip_prj.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/dv/dv_ecfg.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/dv/run.sh  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emesh_split/hdl/emesh_split.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emesh_split/hdl/emesh_split.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emesh_split/component.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emesh_split/emesh_split_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emesh_split/xgui/emesh_split_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/emesh_split/ip_prj/ip_prj.xpr  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/eio_tx_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/hdl/eio_tx.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/hdl/eio_tx.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/xgui/eio_tx_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/ip_prj/ip_prj.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eio_tx/ip_prj/temp.v  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ecfg_split_0/
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ecfg_split_0_2/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/hdl/ecfg_split.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/hdl/ecfg_split.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/component.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ecfg_split_0_1/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/xgui/ecfg_split_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ip_prj/ip_prj.xpr~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg_split/ip_prj/ip_prj.xpr  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/parallella_gpio_emio_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/hdl/parallella_gpio_emio.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/hdl/parallella_gpio_emio.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/xgui/parallella_gpio_emio_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/gpio/ip_prj/ip_prj.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eLink_rtl.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eConfig.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eMesh_rtl.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eClockCfg_rtl.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eLink.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eClockCfg.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eConfig_rtl.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/interfaces/eMesh.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/edistrib_0_1/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/hdl/edistrib.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/hdl/edistrib.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/component.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/edistrib_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/xgui/edistrib_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/edistrib/ip_prj/ip_prj.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_tx/hdl/eproto_tx.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_tx/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_tx/xgui/eproto_tx_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_tx/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_tx/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_tx/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_tx/ip_prj/ip_prj.xpr  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/eproto_rx_0_1/
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/eproto_rx_0_2/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/hdl/eproto_rx.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/hdl/eproto_rx.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/xgui/eproto_rx_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/ip_prj/ip_prj.xpr  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eproto_rx/eproto_rx_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/component.xml~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/hdl/eclock.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/hdl/eclock.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/xgui/eclock_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/ip_prj/ip_prj.xpr  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/eclock/eclock_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/hdl/earb.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/hdl/earb.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/xgui/earb_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/xgui/edistrib_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/ip_prj/ip_prj.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/ip_prj/ip_prj.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/ip_prj/ip_prj.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/earb/ip_prj/ip_prj.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/ewrapper_io_tx_slow.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/fifo_empty_block.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/ewrapper_link_receiver.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/ewrapper_io_rx_slow.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/toggle2pulse.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/debouncer.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_ip.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/fpgacfg.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_slave_addrch.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/pulse2toggle.v  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_0_2/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/fifo_mem.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_ip_top.v~  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_slave.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_ip.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_ip.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_ip.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_ip_top.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/fifo.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/component.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/mux4.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/synchronizer.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/version.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_slave_wr.v  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_0_1/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_master_wr.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_master.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/ewrapper_link_txo.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_slave_rd.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/xgui/elink_ip_top_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/xgui/elink_gold_v1_0.tcl  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/ewrapper_link_rxi.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/fpga_constants.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_master_rd.v  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/axi_elink_if.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/io_clock_gen_600mhz.v  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/elink_gold_ip.srcs/sources_1/ip/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/fifo_full_block.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/ewrapper_link_top.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/ewrapper_link_transmitter.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold/pulse2pulse.v  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.sim/sim_1/behav/
   creating: ./parallella_7020_headless_gpiose_elink2/config_settings/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.cache/wt/webtalk_pa.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.cache/wt/synthesis.wdf  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.cache/wt/xsim.wdf  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.cache/wt/java_command_handlers.wdf  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.cache/compile_simlib/
  inflating: ./parallella_7020_headless_gpiose_elink2/vivado.log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.xpr  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z7020_loc.xdc  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_timing.xdc  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/constrs_1/imports/constraints/parallella_z70x0_loc.xdc  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/elink_testbench.bd  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/elink_testbench.bxml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/hdl/elink_testbench_wrapper.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_tx_0_0/elink_testbench_eproto_tx_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_tx_0_0/elink_testbench_eproto_tx_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_tx_0_0/elink_testbench_eproto_tx_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_1/elink_testbench_axi_bram_ctrl_0_1.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_1/elink_testbench_axi_bram_ctrl_0_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_1/elink_testbench_axi_bram_ctrl_0_1.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_0/elink_testbench_axi_bram_ctrl_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_0/elink_testbench_axi_bram_ctrl_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_0/elink_testbench_axi_bram_ctrl_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_rx_0_2/elink_testbench_eio_rx_0_2.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_rx_0_2/elink_testbench_eio_rx_0_2.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_rx_0_2/elink_testbench_eio_rx_0_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eCfg_0_0/elink_testbench_eCfg_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eCfg_0_0/elink_testbench_eCfg_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eCfg_0_0/elink_testbench_eCfg_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_1/elink_testbench_axi_protocol_converter_0_1.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_1/elink_testbench_axi_protocol_converter_0_1.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_1/elink_testbench_axi_protocol_converter_0_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_2/elink_testbench_fifo_103x32_0_2.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_2/elink_testbench_fifo_103x32_0_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_2/elink_testbench_fifo_103x32_0_2.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_0/elink_testbench_axi_traffic_controller_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_0/elink_testbench_axi_traffic_controller_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_0/elink_testbench_axi_traffic_controller_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_0/elink_testbench_fifo_103x16_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_0/elink_testbench_fifo_103x16_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_0/elink_testbench_fifo_103x16_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_0/elink_testbench_fifo_103x32_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_0/elink_testbench_fifo_103x32_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_0/elink_testbench_fifo_103x32_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_ecfg_split_0_0/elink_testbench_ecfg_split_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_ecfg_split_0_0/elink_testbench_ecfg_split_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_ecfg_split_0_0/elink_testbench_ecfg_split_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_0/elink_testbench_axi_protocol_converter_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_0/elink_testbench_axi_protocol_converter_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_0/elink_testbench_axi_protocol_converter_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_tx_0_2/elink_testbench_eio_tx_0_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_tx_0_2/elink_testbench_eio_tx_0_2.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_tx_0_2/elink_testbench_eio_tx_0_2.upgrade_log  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eCfg_0_2/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eclock_0_2/elink_testbench_eclock_0_2.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eclock_0_2/elink_testbench_eclock_0_2.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eclock_0_2/elink_testbench_eclock_0_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_earb_0_0/elink_testbench_earb_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_earb_0_0/elink_testbench_earb_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_earb_0_0/elink_testbench_earb_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_1/elink_testbench_fifo_103x32_0_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_1/elink_testbench_fifo_103x32_0_1.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_1/elink_testbench_fifo_103x32_0_1.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_rx_0_0/elink_testbench_eproto_rx_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_rx_0_0/elink_testbench_eproto_rx_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eproto_rx_0_0/elink_testbench_eproto_rx_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_2_2/elink_testbench_axi_bram_ctrl_2_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_2_2/elink_testbench_axi_bram_ctrl_2_2.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_2_2/elink_testbench_axi_bram_ctrl_2_2.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_0/elink_testbench_blk_mem_gen_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_0/elink_testbench_blk_mem_gen_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_0/elink_testbench_blk_mem_gen_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_edistrib_0_0/elink_testbench_edistrib_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_edistrib_0_0/elink_testbench_edistrib_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_edistrib_0_0/elink_testbench_edistrib_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_1/elink_testbench_blk_mem_gen_0_1.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_1/elink_testbench_blk_mem_gen_0_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_1/elink_testbench_blk_mem_gen_0_1.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_2/elink_testbench_axi_protocol_converter_0_2.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_2/elink_testbench_axi_protocol_converter_0_2.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_2/elink_testbench_axi_protocol_converter_0_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_elink_gold_0_0/elink_testbench_elink_gold_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_elink_gold_0_0/elink_testbench_elink_gold_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_elink_gold_0_0/elink_testbench_elink_gold_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_emaxi_0_0/elink_testbench_emaxi_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_emaxi_0_0/elink_testbench_emaxi_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_emaxi_0_0/elink_testbench_emaxi_0_0.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eio_tx_0_0/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_generator_0_0/elink_testbench_fifo_generator_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_generator_0_0/elink_testbench_fifo_generator_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_generator_0_0/elink_testbench_fifo_generator_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_emesh_split_0_0/elink_testbench_emesh_split_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_emesh_split_0_0/elink_testbench_emesh_split_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_emesh_split_0_0/elink_testbench_emesh_split_0_0.xml  
   creating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_elink_gold_0_1/
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_1/elink_testbench_fifo_103x16_0_1.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_1/elink_testbench_fifo_103x16_0_1.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_1/elink_testbench_fifo_103x16_0_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_esaxi_0_0/elink_testbench_esaxi_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_esaxi_0_0/elink_testbench_esaxi_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_esaxi_0_0/elink_testbench_esaxi_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_1_0/elink_testbench_axi_traffic_controller_1_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_1_0/elink_testbench_axi_traffic_controller_1_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_1_0/elink_testbench_axi_traffic_controller_1_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_1/elink_testbench_axi_traffic_controller_0_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_1/elink_testbench_axi_traffic_controller_0_1.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_traffic_controller_0_1/elink_testbench_axi_traffic_controller_0_1.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ui/bd_fb70713e.ui  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ui/bd_f348d452.ui  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ui/bd_583888d1.ui  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ui/bd_625c958a.ui  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/hdl/elink2_top_wrapper.v  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/elink2_top.bxml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eio_rx_0_0/elink2_top_eio_rx_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eio_rx_0_0/elink2_top_eio_rx_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eio_rx_0_0/elink2_top_eio_rx_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_1/elink2_top_axi_protocol_converter_0_1.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_1/elink2_top_axi_protocol_converter_0_1.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_1/elink2_top_axi_protocol_converter_0_1.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_0/elink2_top_axi_protocol_converter_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_0/elink2_top_axi_protocol_converter_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_0/elink2_top_axi_protocol_converter_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_ecfg_split_0_0/elink2_top_ecfg_split_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_ecfg_split_0_0/elink2_top_ecfg_split_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_ecfg_split_0_0/elink2_top_ecfg_split_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eproto_rx_0_0/elink2_top_eproto_rx_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eproto_rx_0_0/elink2_top_eproto_rx_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eproto_rx_0_0/elink2_top_eproto_rx_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eclock_0_0/elink2_top_eclock_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eclock_0_0/elink2_top_eclock_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eclock_0_0/elink2_top_eclock_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_emaxi_0_0/elink2_top_emaxi_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_emaxi_0_0/elink2_top_emaxi_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_emaxi_0_0/elink2_top_emaxi_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_processing_system7_0_0/elink2_top_processing_system7_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_processing_system7_0_0/elink2_top_processing_system7_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_processing_system7_0_0/elink2_top_processing_system7_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eCfg_0_0/elink2_top_eCfg_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eCfg_0_0/elink2_top_eCfg_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eCfg_0_0/elink2_top_eCfg_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_emesh_split_0_0/elink2_top_emesh_split_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_emesh_split_0_0/elink2_top_emesh_split_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_emesh_split_0_0/elink2_top_emesh_split_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_util_vector_logic_0_0/elink2_top_util_vector_logic_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_util_vector_logic_0_0/elink2_top_util_vector_logic_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_util_vector_logic_0_0/elink2_top_util_vector_logic_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_parallella_gpio_emio_0_0/elink2_top_parallella_gpio_emio_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_parallella_gpio_emio_0_0/elink2_top_parallella_gpio_emio_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_parallella_gpio_emio_0_0/elink2_top_parallella_gpio_emio_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_bram_ctrl_2_0/elink2_top_axi_bram_ctrl_2_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_bram_ctrl_2_0/elink2_top_axi_bram_ctrl_2_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_bram_ctrl_2_0/elink2_top_axi_bram_ctrl_2_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_2/elink2_top_axi_protocol_converter_0_2.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_2/elink2_top_axi_protocol_converter_0_2.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_2/elink2_top_axi_protocol_converter_0_2.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_earb_0_0/elink2_top_earb_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_earb_0_0/elink2_top_earb_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_earb_0_0/elink2_top_earb_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_parallella_i2c_0_0/elink2_top_parallella_i2c_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_parallella_i2c_0_0/elink2_top_parallella_i2c_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_parallella_i2c_0_0/elink2_top_parallella_i2c_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_edistrib_0_0/elink2_top_edistrib_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_edistrib_0_0/elink2_top_edistrib_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_edistrib_0_0/elink2_top_edistrib_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eproto_tx_0_0/elink2_top_eproto_tx_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eproto_tx_0_0/elink2_top_eproto_tx_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eproto_tx_0_0/elink2_top_eproto_tx_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eio_tx_0_0/elink2_top_eio_tx_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eio_tx_0_0/elink2_top_eio_tx_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eio_tx_0_0/elink2_top_eio_tx_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_esaxi_0_0/elink2_top_esaxi_0_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_esaxi_0_0/elink2_top_esaxi_0_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_esaxi_0_0/elink2_top_esaxi_0_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0.upgrade_log  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0.xml  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0.xci  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ui/bd_7bdfa8fc.ui  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ui/bd_482241e9.ui  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/elink2_top.bd  
  inflating: ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sim_1/imports/elink_test/elink2new_tb.v  
# open_project ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.xpr
INFO: [Project 1-313] Project file moved from '/home/frhuettig/.Xil/Vivado-3130-FredsLaptop/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'parallella_7020_headless_gpiose_elink2.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'elink2_top.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
elink2_top_fifo_103x16_write_0
elink2_top_axi_bram_ctrl_2_0
elink2_top_fifo_103x32_write_0
elink2_top_fifo_103x16_rresp_0
elink2_top_processing_system7_0_0
elink2_top_fifo_103x32_rresp_0
elink2_top_fifo_103x16_rdreq_0
elink2_top_fifo_103x32_rdreq_0
elink2_top_axi_protocol_converter_0_0
elink2_top_proc_sys_reset_0_0
elink2_top_axi_protocol_converter_0_1
elink2_top_axi_protocol_converter_0_2
elink2_top_util_vector_logic_0_0

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'elink_testbench.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
elink_testbench_blk_mem_gen_0_0
elink_testbench_axi_protocol_converter_0_0
elink_testbench_axi_protocol_converter_0_1
elink_testbench_blk_mem_gen_0_1
elink_testbench_axi_bram_ctrl_0_0
elink_testbench_axi_bram_ctrl_0_1
elink_testbench_fifo_generator_0_0
elink_testbench_axi_protocol_converter_0_2
elink_testbench_axi_bram_ctrl_2_2
elink_testbench_fifo_103x32_0_0
elink_testbench_fifo_103x16_0_0
elink_testbench_fifo_103x16_0_1
elink_testbench_fifo_103x32_0_1
elink_testbench_fifo_103x32_0_2

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 798.707 ; gain = 211.090
# update_compile_order -fileset sources_1
# upgrade_ip [get_ips {*processing_system* *proc_sys_reset* *axi_protocol_converter* *axi_bram_ctrl* *blk_mem_gen* *util_vector_logic* *fifo*}]
Upgrading 'C:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/elink2_top.bd'
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_2
Adding component instance block -- adapteva.com:Adapteva:parallella_gpio_emio:1.0 - parallella_gpio_emio_0
Adding component instance block -- adapteva.com:Adapteva:parallella_i2c:1.0 - parallella_i2c_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_2
Adding component instance block -- adapteva.com:Adapteva:eCfg:1.0 - eCfg_0
Adding component instance block -- adapteva.com:Adapteva:earb:1.0 - earb_0
Adding component instance block -- adapteva.com:Adapteva:ecfg_split:1.0 - ecfg_split_0
Adding component instance block -- adapteva.com:Adapteva:eclock:1.0 - eclock_0
Adding component instance block -- adapteva.com:Adapteva:edistrib:1.0 - edistrib_0
Adding component instance block -- adapteva.com:Adapteva:eio_rx:1.0 - eio_rx_0
Adding component instance block -- adapteva.com:Adapteva:emaxi:1.0 - emaxi_0
Adding component instance block -- adapteva.com:Adapteva:emesh_split:1.0 - emesh_split_0
Adding component instance block -- adapteva.com:Adapteva:eproto_rx:1.0 - eproto_rx_0
Adding component instance block -- adapteva.com:Adatpeva:eproto_tx:1.0 - eproto_tx_0
Adding component instance block -- adapteva.com:Adapteva:esaxi:1.0 - esaxi_0
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x16_rdreq
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x16_rresp
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x16_write
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x32_rdreq
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x32_rresp
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x32_write
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - util_vector_logic_0
Adding component instance block -- adapteva.com:Adapteva:eio_tx:1.0 - eio_tx_0
Successfully read diagram <elink2_top> from BD file <C:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/elink2_top.bd>
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] elink2_top_axi_bram_ctrl_2_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] elink2_top_axi_bram_ctrl_2_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] elink2_top_axi_bram_ctrl_2_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] elink2_top_axi_bram_ctrl_2_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3422] Upgraded elink2_top_axi_bram_ctrl_2_0 (AXI BRAM Controller 4.0) from revision 2 to revision 6
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_bram_ctrl_2_0/elink2_top_axi_bram_ctrl_2_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded elink2_top_axi_protocol_converter_0_0 (AXI Protocol Converter 2.1) from revision 3 to revision 7
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_0/elink2_top_axi_protocol_converter_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded elink2_top_axi_protocol_converter_0_1 (AXI Protocol Converter 2.1) from revision 3 to revision 7
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_1/elink2_top_axi_protocol_converter_0_1.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded elink2_top_axi_protocol_converter_0_2 (AXI Protocol Converter 2.1) from revision 3 to revision 7
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_axi_protocol_converter_0_2/elink2_top_axi_protocol_converter_0_2.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded elink2_top_fifo_103x16_rdreq_0 from FIFO Generator 12.0 to FIFO Generator 13.0
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'elink2_top_fifo_103x16_rdreq_0'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rdreq_0/elink2_top_fifo_103x16_rdreq_0.upgrade_log'.
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_rdreq_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_rdreq_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-1972] Upgraded elink2_top_fifo_103x16_rresp_0 from FIFO Generator 12.0 to FIFO Generator 13.0
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'elink2_top_fifo_103x16_rresp_0'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_rresp_0/elink2_top_fifo_103x16_rresp_0.upgrade_log'.
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_rresp_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_rresp_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-1972] Upgraded elink2_top_fifo_103x16_write_0 from FIFO Generator 12.0 to FIFO Generator 13.0
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'elink2_top_fifo_103x16_write_0'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x16_write_0/elink2_top_fifo_103x16_write_0.upgrade_log'.
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_write_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_write_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-1972] Upgraded elink2_top_fifo_103x32_rdreq_0 from FIFO Generator 12.0 to FIFO Generator 13.0
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'elink2_top_fifo_103x32_rdreq_0'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rdreq_0/elink2_top_fifo_103x32_rdreq_0.upgrade_log'.
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_rdreq_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_rdreq_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-1972] Upgraded elink2_top_fifo_103x32_rresp_0 from FIFO Generator 12.0 to FIFO Generator 13.0
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'elink2_top_fifo_103x32_rresp_0'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_rresp_0/elink2_top_fifo_103x32_rresp_0.upgrade_log'.
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_rresp_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_rresp_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-1972] Upgraded elink2_top_fifo_103x32_write_0 from FIFO Generator 12.0 to FIFO Generator 13.0
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'elink2_top_fifo_103x32_write_0'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_fifo_103x32_write_0/elink2_top_fifo_103x32_write_0.upgrade_log'.
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_write_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_write_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-3422] Upgraded elink2_top_proc_sys_reset_0_0 (Processor System Reset 5.0) from revision 6 to revision 8
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_proc_sys_reset_0_0/elink2_top_proc_sys_reset_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded elink2_top_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 0 to revision 3
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_processing_system7_0_0/elink2_top_processing_system7_0_0.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded elink2_top_util_vector_logic_0_0 from Utility Vector Logic 1.0 to Utility Vector Logic 2.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_util_vector_logic_0_0/elink2_top_util_vector_logic_0_0.upgrade_log'.
Wrote  : <C:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/elink2_top.bd> 
Upgrading 'C:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/elink_testbench.bd'
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_2
Adding component instance block -- adapteva:user:axi_traffic_controller:1.0 - axi_traffic_controller_0
Adding component instance block -- adapteva:user:axi_traffic_controller:1.0 - axi_traffic_controller_1
Adding component instance block -- adapteva:user:axi_traffic_controller:1.0 - axi_traffic_controller_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_1
Adding component instance block -- adapteva.com:Adapteva:elink_gold:1.0 - elink_gold_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_2
Adding component instance block -- adapteva.com:Adapteva:eCfg:1.0 - eCfg_0
Adding component instance block -- adapteva.com:Adapteva:earb:1.0 - earb_0
Adding component instance block -- adapteva.com:Adapteva:ecfg_split:1.0 - ecfg_split_0
Adding component instance block -- adapteva.com:Adapteva:eclock:1.0 - eclock_0
Adding component instance block -- adapteva.com:Adapteva:edistrib:1.0 - edistrib_0
Adding component instance block -- adapteva.com:Adapteva:eio_rx:1.0 - eio_rx_0
Adding component instance block -- adapteva.com:Adapteva:emaxi:1.0 - emaxi_0
Adding component instance block -- adapteva.com:Adapteva:emesh_split:1.0 - emesh_split_0
Adding component instance block -- adapteva.com:Adapteva:eproto_rx:1.0 - eproto_rx_0
Adding component instance block -- adapteva.com:Adatpeva:eproto_tx:1.0 - eproto_tx_0
Adding component instance block -- adapteva.com:Adapteva:esaxi:1.0 - esaxi_0
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x16_write
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x16_rdreq
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x16_rresp
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x32_rresp
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x32_rdreq
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_103x32_write
Adding component instance block -- adapteva.com:Adapteva:eio_tx:1.0 - eio_tx_0
Successfully read diagram <elink_testbench> from BD file <C:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/elink_testbench.bd>
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] elink_testbench_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] elink_testbench_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] elink_testbench_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] elink_testbench_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3422] Upgraded elink_testbench_axi_bram_ctrl_0_0 (AXI BRAM Controller 4.0) from revision 2 to revision 6
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_0/elink_testbench_axi_bram_ctrl_0_0.upgrade_log'.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] elink_testbench_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] elink_testbench_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] elink_testbench_axi_bram_ctrl_0_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] elink_testbench_axi_bram_ctrl_0_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3422] Upgraded elink_testbench_axi_bram_ctrl_0_1 (AXI BRAM Controller 4.0) from revision 2 to revision 6
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_0_1/elink_testbench_axi_bram_ctrl_0_1.upgrade_log'.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] elink_testbench_axi_bram_ctrl_2_2: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] elink_testbench_axi_bram_ctrl_2_2: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] elink_testbench_axi_bram_ctrl_2_2: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] elink_testbench_axi_bram_ctrl_2_2: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-3422] Upgraded elink_testbench_axi_bram_ctrl_2_2 (AXI BRAM Controller 4.0) from revision 2 to revision 6
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_bram_ctrl_2_2/elink_testbench_axi_bram_ctrl_2_2.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded elink_testbench_axi_protocol_converter_0_0 (AXI Protocol Converter 2.1) from revision 3 to revision 7
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_0/elink_testbench_axi_protocol_converter_0_0.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded elink_testbench_axi_protocol_converter_0_1 (AXI Protocol Converter 2.1) from revision 3 to revision 7
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_1/elink_testbench_axi_protocol_converter_0_1.upgrade_log'.
INFO: [IP_Flow 19-3422] Upgraded elink_testbench_axi_protocol_converter_0_2 (AXI Protocol Converter 2.1) from revision 3 to revision 7
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_axi_protocol_converter_0_2/elink_testbench_axi_protocol_converter_0_2.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded elink_testbench_blk_mem_gen_0_0 from Block Memory Generator 8.2 to Block Memory Generator 8.3
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_0/elink_testbench_blk_mem_gen_0_0.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded elink_testbench_blk_mem_gen_0_1 from Block Memory Generator 8.2 to Block Memory Generator 8.3
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_blk_mem_gen_0_1/elink_testbench_blk_mem_gen_0_1.upgrade_log'.
INFO: [IP_Flow 19-1972] Upgraded elink_testbench_fifo_103x16_0_0 from FIFO Generator 12.0 to FIFO Generator 13.0
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'elink_testbench_fifo_103x16_0_0'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_0/elink_testbench_fifo_103x16_0_0.upgrade_log'.
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_write_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_write_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-1972] Upgraded elink_testbench_fifo_103x16_0_1 from FIFO Generator 12.0 to FIFO Generator 13.0
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'elink_testbench_fifo_103x16_0_1'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x16_0_1/elink_testbench_fifo_103x16_0_1.upgrade_log'.
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_rdreq_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_rdreq_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-1972] Upgraded elink_testbench_fifo_103x32_0_0 from FIFO Generator 12.0 to FIFO Generator 13.0
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'elink_testbench_fifo_103x32_0_0'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_0/elink_testbench_fifo_103x32_0_0.upgrade_log'.
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_rresp_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_rresp_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-1972] Upgraded elink_testbench_fifo_103x32_0_1 from FIFO Generator 12.0 to FIFO Generator 13.0
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'elink_testbench_fifo_103x32_0_1'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_1/elink_testbench_fifo_103x32_0_1.upgrade_log'.
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_rresp_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_rresp_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-1972] Upgraded elink_testbench_fifo_103x32_0_2 from FIFO Generator 12.0 to FIFO Generator 13.0
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'elink_testbench_fifo_103x32_0_2'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_103x32_0_2/elink_testbench_fifo_103x32_0_2.upgrade_log'.
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_rdreq_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_rdreq_upgraded_ipiExecuting the post_config_ip from bd
INFO: [IP_Flow 19-1972] Upgraded elink_testbench_fifo_generator_0_0 from FIFO Generator 12.0 to FIFO Generator 13.0
INFO: [IP_Flow 19-3670] Detected external interface differences while upgrading IP 'elink_testbench_fifo_generator_0_0'.
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_fifo_generator_0_0/elink_testbench_fifo_generator_0_0.upgrade_log'.
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_write_upgraded_ipiExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_write_upgraded_ipiExecuting the post_config_ip from bd
Wrote  : <C:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/elink_testbench.bd> 
upgrade_ip: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1053.445 ; gain = 254.738
# for {set i 0} {$i < 2} {incr i} {
# 	set_property -dict [list CONFIG.use_bram_block {BRAM_Controller} CONFIG.Enable_32bit_Address {true} CONFIG.Write_Depth_A {8192} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Remaining_Memory_Locations {0} CONFIG.Use_RSTA_Pin {true}] [get_bd_cells blk_mem_gen_$i]
# }
# save_bd_design
Wrote  : <C:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/elink_testbench.bd> 
# current_bd_design elink2_top
# ipx::edit_ip_in_project -upgrade true -name ip_prj -dir ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/ip_prj ./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/ip_prj'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/ip_prj'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-792] Syncing company URL meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
INFO: [IP_Flow 19-799] Syncing upgrade version meta-data
# update_compile_order -fileset sim_1
# ipx::add_bus_parameter MASTER_TYPE [ipx::get_bus_interfaces mi -of_objects [ipx::current_core]]
# set_property value BRAM_CTRL [ipx::get_bus_parameters MASTER_TYPE -of_objects [ipx::get_bus_interfaces mi -of_objects [ipx::current_core]]]
# ipx::update_checksums [ipx::current_core]
# ipx::save_core [ipx::current_core]
# close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src/ecfg/ip_prj/ip_prj.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 22 11:39:36 2016...
# update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/elink-gold'.
# upgrade_ip [get_ips *eCfg*]
Upgrading 'C:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/elink2_top.bd'
INFO: [IP_Flow 19-1972] Upgraded elink2_top_eCfg_0_0 from ecfg_v1_0 1.0 to ecfg_v1_0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/ip/elink2_top_eCfg_0_0/elink2_top_eCfg_0_0.upgrade_log'.
Wrote  : <C:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink2_top/elink2_top.bd> 
Upgrading 'C:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/elink_testbench.bd'
INFO: [IP_Flow 19-1972] Upgraded elink_testbench_eCfg_0_0 from ecfg_v1_0 1.0 to ecfg_v1_0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/ip/elink_testbench_eCfg_0_0/elink_testbench_eCfg_0_0.upgrade_log'.
# set tmpCopyObjs [concat [get_bd_cells *] [get_bd_intf_ports *] [get_bd_ports {CCLK_P CCLK_N DSP_RESET_N GPIO_P GPIO_N I2C_SDA I2C_SCL}] [get_bd_intf_nets *] [get_bd_nets *]]
# file delete -force ./sources/block_designs
# file mkdir ./sources/block_designs
# create_bd_design -dir ./sources/block_designs "top"
Wrote  : <c:/xilinx/sources/block_designs/top/top.bd> 
Wrote  : <C:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.srcs/sources_1/bd/elink_testbench/elink_testbench.bd> 
# current_bd_design elink2_top
# update_compile_order -fileset sources_1
# copy_bd_objs -from_design elink2_top / $tmpCopyObjs
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] top_axi_bram_ctrl_2_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] top_axi_bram_ctrl_2_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] top_axi_bram_ctrl_2_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] top_axi_bram_ctrl_2_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_rdreqExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_rrespExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_writeExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_rdreqExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_rrespExecuting the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_writeExecuting the post_config_ip from bd
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/GPIO_I is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/GPIO_O is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
WARNING: [BD 41-1306] The connection to interface pin /processing_system7_0/GPIO_T is being overridden by the user. This pin will not be connected as a part of interface connection GPIO_0
# save_bd_design
Wrote  : <c:/xilinx/sources/block_designs/top/top.bd> 
# for {set i 0} {$i < 3} {incr i} {
# 	close_bd_design [current_bd_design]
# }
# close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/xilinx/parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 22 11:39:57 2016...
# set path "./parallella_7020_headless_gpiose_elink2/parallella_7020_headless_gpiose_elink2.ipdefs/src"
# set src_list {"earb" "ecfg" "ecfg_split" "eclock" "edistrib" "eio_rx" "eio_tx" "emaxi" "emesh_split" "eproto_rx" "eproto_tx" "esaxi" "gpio" "i2c"}
# set dst_list {"earb" "eCfg" "ecfg_split" "eclock" "edistrib" "eio_rx" "eio_tx" "emaxi" "emesh_split" "eproto_rx" "eproto_tx" "esaxi" "parallella_gpio_emio" "parallella_i2c"}
# set dir_list {"hdl" "xgui"}
# set ext_list {"v" "tcl"}
# file delete -force ./sources/ip_cores
# foreach src $src_list dst $dst_list {
# 	foreach dir $dir_list ext $ext_list {
# 		file mkdir ./sources/ip_cores/$dst/$dir
# 		foreach file [glob -dir $path/$src/$dir *.$ext] {
# 			file copy $file ./sources/ip_cores/$dst/$dir
# 		}
# 	}
# 	file copy $path/$src/component.xml ./sources/ip_cores/$dst/component.xml
# }
# file mkdir ./sources/ip_cores/esaxi/drivers/esaxi_v1_0/data
# file copy $path/esaxi/drivers/esaxi_v1_0/data/esaxi.mdd ./sources/ip_cores/esaxi/drivers/esaxi_v1_0/data/esaxi.mdd
# file copy $path/esaxi/drivers/esaxi_v1_0/data/esaxi.tcl ./sources/ip_cores/esaxi/drivers/esaxi_v1_0/data/esaxi.tcl
# file mkdir ./sources/ip_cores/esaxi/drivers/esaxi_v1_0/src
# file copy $path/esaxi/drivers/esaxi_v1_0/src/esaxi.h ./sources/ip_cores/esaxi/drivers/esaxi_v1_0/src/esaxi.h
# file copy $path/esaxi/drivers/esaxi_v1_0/src/esaxi.c ./sources/ip_cores/esaxi/drivers/esaxi_v1_0/src/esaxi.c
# file copy $path/esaxi/drivers/esaxi_v1_0/src/esaxi_selftest.c ./sources/ip_cores/esaxi/drivers/esaxi_v1_0/src/esaxi_selftest.c
# file copy $path/esaxi/drivers/esaxi_v1_0/src/Makefile ./sources/ip_cores/esaxi/drivers/esaxi_v1_0/src/Makefile
# file delete -force ./sources/interfaces
# file mkdir ./sources/interfaces
# foreach file [glob -dir $path/interfaces *.xml] {
# 	file copy $file ./sources/interfaces
# }
# puts [exec vivado_hls -f ./targeted_functions/dummy/hls.tcl]
================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.4
  Build 1412921 on Wed Nov 18 09:58:55 AM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [HLS-10] Running 'E:/Xilinx_install_dir/15.4/Vivado_HLS/2015.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'student' on host 'psl-realsense' (Windows NT_amd64 version 6.2) on Fri Jan 22 11:39:57 +0200 2016
            in directory 'C:/xilinx'
@I [HLS-10] Creating and opening project 'C:/xilinx/hls'.
@I [HLS-10] Adding design file './targeted_functions/dummy/targeted_function.c' to the project
@I [HLS-10] Creating and opening solution 'C:/xilinx/hls/dummy'.
@I [HLS-10] Setting target device to 'xc7z020clg400-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file './targeted_functions/dummy/targeted_function.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 11.018 seconds; current memory usage: 85.2 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'targeted_function' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'targeted_function' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.328 seconds; current memory usage: 88.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'targeted_function' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.188 seconds; current memory usage: 88.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'targeted_function' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_000' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_001' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_002' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_003' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_004' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_005' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_006' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_007' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_008' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_009' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_010' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_011' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_012' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_013' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_014' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_015' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_016' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_017' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_018' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_019' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_020' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_021' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_022' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_023' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_024' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_025' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_026' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_027' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_028' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_029' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_030' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_031' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_032' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_033' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_034' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_035' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_036' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_037' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_038' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_039' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_040' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_041' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_042' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_043' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_044' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_045' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_046' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_047' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_048' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_049' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_050' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_051' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_052' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_053' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_054' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_055' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_056' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_057' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_058' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_059' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_060' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_061' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_062' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_063' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_064' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_065' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_066' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_067' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_068' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_069' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_070' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_071' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_072' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_073' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_074' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_075' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_076' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_077' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_078' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_079' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_080' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_081' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_082' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_083' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_084' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_085' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_086' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_087' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_088' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_089' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_090' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_091' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_092' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_093' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_094' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_095' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_096' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_097' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_098' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_099' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_100' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_101' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_102' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_103' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_104' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_105' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_106' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_107' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_108' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_109' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_110' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_111' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_112' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_113' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_114' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_115' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_116' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_117' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_118' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_119' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_120' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_121' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_122' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_123' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_124' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_125' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_126' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_127' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_128' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_129' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_130' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_131' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_132' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_133' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_134' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_135' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_136' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_137' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_138' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_139' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_140' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_141' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_142' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_143' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_144' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_145' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_146' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_147' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_148' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_149' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_150' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_151' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_152' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_153' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_154' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_155' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_156' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_157' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_158' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_159' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_160' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_161' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_162' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_163' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_164' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_165' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_166' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_167' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_168' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_169' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_170' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_171' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_172' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_173' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_174' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_175' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_176' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_177' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_178' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_179' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_180' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_181' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_182' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_183' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_184' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_185' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_186' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_187' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_188' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_189' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_190' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_191' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_192' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_193' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_194' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_195' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_196' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_197' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_198' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_199' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_200' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_201' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_202' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_203' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_204' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_205' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_206' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_207' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_208' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_209' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_210' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_211' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_212' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_213' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_214' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_215' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_216' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_217' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_218' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_219' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_220' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_221' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_222' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_223' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_224' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_225' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_226' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_227' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_228' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_229' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_230' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_231' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_232' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_233' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_234' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_235' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_236' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_237' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_238' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_239' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_240' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_241' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_242' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_243' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_244' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_245' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_246' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_247' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_248' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_249' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_250' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_251' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_252' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_253' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_254' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'targeted_function/output_255' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'targeted_function' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'targeted_function'.
@I [HLS-111] Elapsed time: 0.375 seconds; current memory usage: 90.1 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'targeted_function'.
@I [WVHDL-304] Generating RTL VHDL for 'targeted_function'.
@I [WVLOG-307] Generating RTL Verilog for 'targeted_function'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Fri Jan 22 11:40:24 2016...
Archive:  ./hls/dummy/impl/ip/hwdll_hls_targeted_function_1_0.zip
  inflating: ./sources/ip_cores/targeted_function/component.xml  
  inflating: ./sources/ip_cores/targeted_function/constraints/targeted_function_ooc.xdc  
  inflating: ./sources/ip_cores/targeted_function/hdl/verilog/targeted_function.v  
  inflating: ./sources/ip_cores/targeted_function/hdl/verilog/targeted_function_rm_s_axi.v  
  inflating: ./sources/ip_cores/targeted_function/hdl/vhdl/targeted_function.vhd  
  inflating: ./sources/ip_cores/targeted_function/hdl/vhdl/targeted_function_rm_s_axi.vhd  
  inflating: ./sources/ip_cores/targeted_function/drivers/targeted_function_v1_0/data/targeted_function.mdd  
  inflating: ./sources/ip_cores/targeted_function/drivers/targeted_function_v1_0/data/targeted_function.tcl  
  inflating: ./sources/ip_cores/targeted_function/drivers/targeted_function_v1_0/src/Makefile  
  inflating: ./sources/ip_cores/targeted_function/drivers/targeted_function_v1_0/src/xtargeted_function.c  
  inflating: ./sources/ip_cores/targeted_function/drivers/targeted_function_v1_0/src/xtargeted_function.h  
  inflating: ./sources/ip_cores/targeted_function/drivers/targeted_function_v1_0/src/xtargeted_function_hw.h  
  inflating: ./sources/ip_cores/targeted_function/drivers/targeted_function_v1_0/src/xtargeted_function_linux.c  
  inflating: ./sources/ip_cores/targeted_function/drivers/targeted_function_v1_0/src/xtargeted_function_sinit.c  
  inflating: ./sources/ip_cores/targeted_function/doc/ReleaseNotes.txt  
  inflating: ./sources/ip_cores/targeted_function/misc/logo.png  
  inflating: ./sources/ip_cores/targeted_function/xgui/targeted_function_v1_0.tcl  
@I [HLS-112] Total elapsed time: 34.925 seconds; peak memory usage: 92.7 MB.
# file delete -force ./ide
# create_project ide ./ide -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
# set_property simulator_language Verilog [current_project]
# set_property ip_repo_paths {./sources/ip_cores ./sources/interfaces} [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xilinx/sources/ip_cores'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xilinx/sources/interfaces'.
# import_files -fileset constrs_1 ./sources/constraints
# import_files ./sources/block_designs/top/top.bd
# open_bd_design ./ide/ide.srcs/sources_1/bd/top/top.bd
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_2
Adding component instance block -- adapteva.com:Adapteva:parallella_gpio_emio:1.0 - parallella_gpio_emio_0
Adding component instance block -- adapteva.com:Adapteva:parallella_i2c:1.0 - parallella_i2c_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- adapteva.com:Adapteva:earb:1.0 - earb_0
Adding component instance block -- adapteva.com:Adapteva:ecfg_split:1.0 - ecfg_split_0
Adding component instance block -- adapteva.com:Adapteva:eclock:1.0 - eclock_0
Adding component instance block -- adapteva.com:Adapteva:edistrib:1.0 - edistrib_0
Adding component instance block -- adapteva.com:Adapteva:eio_rx:1.0 - eio_rx_0
Adding component instance block -- adapteva.com:Adapteva:emaxi:1.0 - emaxi_0
Adding component instance block -- adapteva.com:Adapteva:emesh_split:1.0 - emesh_split_0
Adding component instance block -- adapteva.com:Adapteva:eproto_rx:1.0 - eproto_rx_0
Adding component instance block -- adapteva.com:Adatpeva:eproto_tx:1.0 - eproto_tx_0
Adding component instance block -- adapteva.com:Adapteva:esaxi:1.0 - esaxi_0
Adding component instance block -- adapteva.com:Adapteva:eio_tx:1.0 - eio_tx_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:fifo_generator:13.0 - fifo_103x16_rdreq
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_rdreqExecuting the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:fifo_generator:13.0 - fifo_103x16_rresp
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_rrespExecuting the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:fifo_generator:13.0 - fifo_103x16_write
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x16_writeExecuting the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:fifo_generator:13.0 - fifo_103x32_rdreq
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_rdreqExecuting the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:fifo_generator:13.0 - fifo_103x32_rresp
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_rrespExecuting the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:fifo_generator:13.0 - fifo_103x32_write
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /elink2/fifo_103x32_writeExecuting the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- adapteva.com:Adapteva:eCfg:1.0 - eCfg_0
Successfully read diagram <top> from BD file <./ide/ide.srcs/sources_1/bd/top/top.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1235.129 ; gain = 0.000
# set idx_list {00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15}
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
# foreach idx $idx_list {
# 	create_bd_cell -type ip -vlnv hwdll:hls:targeted_function:1.0 reconfigurable_module_$idx
# }
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.0 axi_bram_ctrl_0
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] top_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] top_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
# create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
# set_property -dict [list CONFIG.NUM_MI {18}] [get_bd_cells axi_interconnect_0]
# set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] top_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] top_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
# set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
# delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0]
# set term_list {00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17}
# connect_bd_net [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
# connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
# connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
# connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
# foreach term $term_list {
# 	connect_bd_net [get_bd_pins axi_interconnect_0/M${term}_ACLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
# 	connect_bd_net [get_bd_pins axi_interconnect_0/M${term}_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
# }
# connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
# foreach idx $idx_list {
# 	connect_bd_net [get_bd_pins reconfigurable_module_$idx/ap_clk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
# 	connect_bd_net [get_bd_pins reconfigurable_module_$idx/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
# 	connect_bd_intf_net [get_bd_intf_pins reconfigurable_module_$idx/s_axi_rm] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M${idx}_AXI]
# }
# connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
# connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
# connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M16_AXI]
# connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
# connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
# connect_bd_intf_net [get_bd_intf_pins axi_protocol_converter_1/S_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M17_AXI]
# group_bd_cells static_logic [get_bd_cells {processing_system7_0 proc_sys_reset_0 axi_interconnect_0 axi_protocol_converter_* elink2 parallella_gpio_emio_0 parallella_i2c_0 axi_bram_ctrl_0 blk_mem_gen_0}]
# group_bd_cells reconfigurable_logic [get_bd_cells reconfigurable_module_*]
# create_bd_addr_seg -range 0x40000000 -offset 0x0 [get_bd_addr_spaces static_logic/elink2/emaxi_0/M00_AXI] [get_bd_addr_segs static_logic/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM] SEG_processing_system7_0_HP1_DDR_LOWOCM
# set offset 0x40000000
# foreach idx $idx_list {
# 	create_bd_addr_seg -range 0x1000 -offset $offset [get_bd_addr_spaces static_logic/processing_system7_0/Data] [get_bd_addr_segs reconfigurable_logic/reconfigurable_module_$idx/s_axi_rm/Reg] SEG_reconfigurable_module_${idx}_Reg
# 	incr offset 0x1000
# }
# create_bd_addr_seg -range 0x2000 -offset 0x70000000 [get_bd_addr_spaces static_logic/processing_system7_0/Data] [get_bd_addr_segs static_logic/elink2/axi_bram_ctrl_2/S_AXI/Mem0] SEG_axi_bram_ctrl_2_Mem0
# create_bd_addr_seg -range 0x2000 -offset 0x70002000 [get_bd_addr_spaces static_logic/processing_system7_0/Data] [get_bd_addr_segs static_logic/axi_bram_ctrl_0/S_AXI/Mem0] SEG_axi_bram_ctrl_0_Mem0
# create_bd_addr_seg -range 0x40000000 -offset 0x80000000 [get_bd_addr_spaces static_logic/processing_system7_0/Data] [get_bd_addr_segs static_logic/elink2/esaxi_0/S00_AXI/S00_AXI_mem] SEG_esaxi_0_S00_AXI_mem
# regenerate_bd_layout
# validate_bd_design
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/static_logic/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/static_logic/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/static_logic/elink2/axi_bram_ctrl_2' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/static_logic/elink2/axi_bram_ctrl_2' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/static_logic/elink2/axi_bram_ctrl_2' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/static_logic/elink2/axi_bram_ctrl_2' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/static_logic/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'YES' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/static_logic/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/static_logic/elink2/axi_bram_ctrl_2' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/static_logic/elink2/axi_bram_ctrl_2' is ignored
WARNING: [BD 41-721] Attempt to set value '12' on disabled parameter 'ID_WIDTH' of cell '/static_logic/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/static_logic/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/static_logic/elink2/axi_bram_ctrl_2' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/static_logic/elink2/axi_bram_ctrl_2' is ignored
WARNING: [BD 41-721] Attempt to set value '12' on disabled parameter 'ID_WIDTH' of cell '/static_logic/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/static_logic/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '12' on disabled parameter 'ID_WIDTH' of cell '/static_logic/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/static_logic/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '12' on disabled parameter 'ID_WIDTH' of cell '/static_logic/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/static_logic/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/static_logic/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/static_logic/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/static_logic/elink2/axi_bram_ctrl_2' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/static_logic/elink2/axi_bram_ctrl_2' is ignored
WARNING: [BD 41-721] Attempt to set value '0' on disabled parameter 'ID_WIDTH' of cell '/static_logic/axi_bram_ctrl_0' is ignored
WARNING: [BD 41-721] Attempt to set value 'NO' on disabled parameter 'SUPPORTS_NARROW_BURST' of cell '/static_logic/axi_bram_ctrl_0' is ignored
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.254 ; gain = 10.957
# make_wrapper -top [get_files ./ide/ide.srcs/sources_1/bd/top/top.bd]
INFO: [BD 41-1662] The design 'top.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/elink2/eCfg_0/mi_addr'(12) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/processing_system7_0/S_AXI_HP1_AWID'(6) to net 'axi_protocol_converter_0_M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/axi_protocol_converter_0/m_axi_rid'(1) to net 'axi_protocol_converter_0_M_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/axi_protocol_converter_0/m_axi_bid'(1) to net 'axi_protocol_converter_0_M_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/processing_system7_0/S_AXI_HP1_ARID'(6) to net 'axi_protocol_converter_0_M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/processing_system7_0/S_AXI_HP1_WID'(6) to net 'axi_protocol_converter_0_M_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v
Verilog Output written to : c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top_wrapper.v
Wrote  : <c:/xilinx/ide/ide.srcs/sources_1/bd/top/top.bd> 
# add_files ./ide/ide.srcs/sources_1/bd/top/hdl/top_wrapper.v
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# save_bd_design
# close_bd_design [current_bd_design]
# launch_runs synth_1
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_00
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_01
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_02
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_03
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_04
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_05
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_06
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_07
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_08
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_09
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_10
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_11
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_12
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_13
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_14
Adding component instance block -- hwdll:hls:targeted_function:1.0 - reconfigurable_module_15
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_1
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_converter_2
Adding component instance block -- adapteva.com:Adapteva:parallella_gpio_emio:1.0 - parallella_gpio_emio_0
Adding component instance block -- adapteva.com:Adapteva:parallella_i2c:1.0 - parallella_i2c_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding component instance block -- adapteva.com:Adapteva:earb:1.0 - earb_0
Adding component instance block -- adapteva.com:Adapteva:ecfg_split:1.0 - ecfg_split_0
Adding component instance block -- adapteva.com:Adapteva:eclock:1.0 - eclock_0
Adding component instance block -- adapteva.com:Adapteva:edistrib:1.0 - edistrib_0
Adding component instance block -- adapteva.com:Adapteva:eio_rx:1.0 - eio_rx_0
Adding component instance block -- adapteva.com:Adapteva:emaxi:1.0 - emaxi_0
Adding component instance block -- adapteva.com:Adapteva:emesh_split:1.0 - emesh_split_0
Adding component instance block -- adapteva.com:Adapteva:eproto_rx:1.0 - eproto_rx_0
Adding component instance block -- adapteva.com:Adatpeva:eproto_tx:1.0 - eproto_tx_0
Adding component instance block -- adapteva.com:Adapteva:esaxi:1.0 - esaxi_0
Adding component instance block -- adapteva.com:Adapteva:eio_tx:1.0 - eio_tx_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:fifo_generator:13.0 - fifo_103x16_rdreq
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /static_logic/elink2/fifo_103x16_rdreqExecuting the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:fifo_generator:13.0 - fifo_103x16_rresp
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /static_logic/elink2/fifo_103x16_rrespExecuting the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:fifo_generator:13.0 - fifo_103x16_write
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /static_logic/elink2/fifo_103x16_writeExecuting the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:fifo_generator:13.0 - fifo_103x32_rdreq
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /static_logic/elink2/fifo_103x32_rdreqExecuting the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:fifo_generator:13.0 - fifo_103x32_rresp
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /static_logic/elink2/fifo_103x32_rrespExecuting the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:fifo_generator:13.0 - fifo_103x32_write
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /static_logic/elink2/fifo_103x32_writeExecuting the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- adapteva.com:Adapteva:eCfg:1.0 - eCfg_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <top> from BD file <c:/xilinx/ide/ide.srcs/sources_1/bd/top/top.bd>
INFO: [BD 41-1662] The design 'top.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/elink2/eCfg_0/mi_addr'(12) to net 'axi_bram_ctrl_2_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/processing_system7_0/S_AXI_HP1_AWID'(6) to net 'axi_protocol_converter_0_M_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/axi_protocol_converter_0/m_axi_rid'(1) to net 'axi_protocol_converter_0_M_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/axi_protocol_converter_0/m_axi_bid'(1) to net 'axi_protocol_converter_0_M_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/processing_system7_0/S_AXI_HP1_ARID'(6) to net 'axi_protocol_converter_0_M_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/processing_system7_0/S_AXI_HP1_WID'(6) to net 'axi_protocol_converter_0_M_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/static_logic/blk_mem_gen_0/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTB_ADDR'(13) - Only lower order bits will be connected.
Verilog Output written to : c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v
Verilog Output written to : c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_axi_protocol_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_axi_protocol_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_axi_protocol_converter_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_axi_protocol_converter_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/axi_protocol_converter_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_axi_protocol_converter_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_axi_protocol_converter_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_axi_protocol_converter_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_axi_protocol_converter_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/axi_protocol_converter_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_axi_protocol_converter_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_axi_protocol_converter_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_axi_protocol_converter_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_axi_protocol_converter_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/axi_protocol_converter_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_earb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_earb_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_earb_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/earb_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_ecfg_split_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_ecfg_split_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_ecfg_split_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/ecfg_split_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_eclock_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_eclock_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_eclock_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/eclock_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_edistrib_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_edistrib_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_edistrib_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/edistrib_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_eio_rx_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_eio_rx_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_eio_rx_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/eio_rx_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_emaxi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_emaxi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_emaxi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/emaxi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_emesh_split_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_emesh_split_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_emesh_split_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/emesh_split_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_eproto_rx_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_eproto_rx_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_eproto_rx_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/eproto_rx_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_eproto_tx_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_eproto_tx_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_eproto_tx_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/eproto_tx_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_esaxi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_esaxi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_esaxi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'top_esaxi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/esaxi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_eio_tx_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_eio_tx_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_eio_tx_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/eio_tx_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_axi_bram_ctrl_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_axi_bram_ctrl_2_0'...
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_axi_bram_ctrl_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_axi_bram_ctrl_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/axi_bram_ctrl_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_fifo_103x16_rdreq_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_fifo_103x16_rdreq_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_fifo_103x16_rdreq_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_fifo_103x16_rdreq_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/fifo_103x16_rdreq .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_fifo_103x16_rresp_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_fifo_103x16_rresp_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_fifo_103x16_rresp_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_fifo_103x16_rresp_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/fifo_103x16_rresp .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_fifo_103x16_write_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_fifo_103x16_write_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_fifo_103x16_write_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_fifo_103x16_write_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/fifo_103x16_write .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_fifo_103x32_rdreq_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_fifo_103x32_rdreq_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_fifo_103x32_rdreq_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_fifo_103x32_rdreq_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/fifo_103x32_rdreq .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_fifo_103x32_rresp_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_fifo_103x32_rresp_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_fifo_103x32_rresp_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_fifo_103x32_rresp_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/fifo_103x32_rresp .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_fifo_103x32_write_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_fifo_103x32_write_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_fifo_103x32_write_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_fifo_103x32_write_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/fifo_103x32_write .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_util_vector_logic_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_util_vector_logic_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_util_vector_logic_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_util_vector_logic_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/util_vector_logic_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_eCfg_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_eCfg_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_eCfg_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/elink2/eCfg_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_parallella_gpio_emio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_parallella_gpio_emio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_parallella_gpio_emio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/parallella_gpio_emio_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_parallella_i2c_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_parallella_i2c_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_parallella_i2c_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/parallella_i2c_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'top_proc_sys_reset_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_proc_sys_reset_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] top_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'top_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'top_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'top_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'top_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'top_xbar_0'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_00 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_01 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_02 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_03 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_04 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_05 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_06 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_07 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_08 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_09 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconfigurable_logic/reconfigurable_module_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/axi_interconnect_0/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/axi_interconnect_0/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/axi_interconnect_0/tier2_xbar_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/axi_interconnect_0/i00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/axi_interconnect_0/i01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/axi_interconnect_0/m16_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block static_logic/axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file c:/xilinx/ide/ide.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file c:/xilinx/ide/ide.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.hwdef
[Fri Jan 22 11:41:50 2016] Launched synth_1...
Run output will be captured here: c:/xilinx/ide/ide.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Jan 22 11:41:50 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:41:55 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:42:00 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:42:05 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:42:15 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:42:25 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:42:35 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:42:45 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:43:05 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:43:25 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:43:45 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:44:05 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:44:45 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:45:25 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:46:05 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:46:46 2016] Waiting for synth_1 to finish...
[Fri Jan 22 11:47:13 2016] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:10 ; elapsed = 00:05:24 . Memory (MB): peak = 1835.941 ; gain = 0.000
# launch_runs impl_1
[Fri Jan 22 11:47:14 2016] Launched impl_1...
Run output will be captured here: c:/xilinx/ide/ide.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Jan 22 11:47:14 2016] Waiting for impl_1 to finish...
[Fri Jan 22 11:47:19 2016] Waiting for impl_1 to finish...
[Fri Jan 22 11:47:24 2016] Waiting for impl_1 to finish...
[Fri Jan 22 11:47:29 2016] Waiting for impl_1 to finish...
[Fri Jan 22 11:47:39 2016] Waiting for impl_1 to finish...
[Fri Jan 22 11:47:49 2016] Waiting for impl_1 to finish...
[Fri Jan 22 11:47:59 2016] Waiting for impl_1 to finish...
[Fri Jan 22 11:48:09 2016] Waiting for impl_1 to finish...
[Fri Jan 22 11:48:29 2016] Waiting for impl_1 to finish...
[Fri Jan 22 11:48:49 2016] Waiting for impl_1 to finish...
[Fri Jan 22 11:49:09 2016] Waiting for impl_1 to finish...
[Fri Jan 22 11:49:29 2016] Waiting for impl_1 to finish...
[Fri Jan 22 11:50:10 2016] Waiting for impl_1 to finish...
[Fri Jan 22 11:50:50 2016] Waiting for impl_1 to finish...
[Fri Jan 22 11:51:00 2016] impl_1 finished
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper_early.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper_early.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2275.840 ; gain = 437.918
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper_late.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2315.535 ; gain = 33.738
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2315.535 ; gain = 33.738
Generating merged BMM file for the design top 'top_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 181 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 41 instances

# write_checkpoint -force ./targeted_functions/dummy/impl.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
# foreach idx $idx_list {
# 	update_design -black_box -cell top_i/reconfigurable_logic/reconfigurable_module_$idx
# }
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
update_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2464.645 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
update_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2464.645 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
update_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2464.645 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
update_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2497.953 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
update_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2497.953 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
# lock_design -level routing
Locking Netlist...
Locking Placement...
Locking Routing...
# write_checkpoint -force ./targeted_functions/template.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
# close_design
# close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/xilinx/ide/ide.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 22 11:52:39 2016...
# source ./targeted_functions/blank/ide.tcl
## set name "blank"
## open_checkpoint ./targeted_functions/template.dcp
Command: open_checkpoint ./targeted_functions/template.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper_early.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper_early.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2498.797 ; gain = 0.000
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper_late.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.984 . Memory (MB): peak = 2498.797 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.984 . Memory (MB): peak = 2498.797 ; gain = 0.000
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_00_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_00' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5831]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_01_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_01' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5851]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_02_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_02' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5871]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_03_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_03' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5891]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_04_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_04' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5911]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_05_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_05' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5931]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_06_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_06' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5951]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_07_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_07' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5971]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_08_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_08' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:5991]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_09_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_09' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6011]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_10_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_10' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6031]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_11_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_11' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6051]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_12_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_12' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6071]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_13_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_13' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6091]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_14_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_14' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6111]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'top_reconfigurable_module_15_0_bb' instantiated as 'top_i/reconfigurable_logic/reconfigurable_module_15' [c:/xilinx/ide/ide.srcs/sources_1/bd/top/hdl/top.v:6131]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 181 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 41 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2498.797 ; gain = 0.000
## set idx_list {00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15}
## foreach idx $idx_list {
## 	update_design -buffer_ports -cell top_i/reconfigurable_logic/reconfigurable_module_$idx
## }
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
## place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: a8b63235

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2498.797 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: a8b63235

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: a8b63235

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: a8b63235

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c5bcf446

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1ac9c79db

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 147cd93ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 147cd93ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 147cd93ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 147cd93ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 1.4 Constrain UC2 PartPins
Phase 1.4 Constrain UC2 PartPins | Checksum: 147cd93ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 147cd93ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1df57686e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1df57686e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11a28085c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18ead2a0e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 18ead2a0e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 18ead2a0e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 12c74aff0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 14d2fae9c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 14d2fae9c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 14d2fae9c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 14d2fae9c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 14d2fae9c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 14d2fae9c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 14d2fae9c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1ab48bb07

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1ab48bb07

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1ab48bb07

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 209283c72

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 209283c72

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 209283c72

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: 1743f7f6c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2498.797 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.454. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1743f7f6c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 1743f7f6c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1743f7f6c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1743f7f6c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1743f7f6c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1743f7f6c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 1743f7f6c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 147739daa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 147739daa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2498.797 ; gain = 0.000
Ending Placer Task | Checksum: 13b21e598

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2498.797 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2498.797 ; gain = 0.000
## route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9b38a153 ConstDB: 0 ShapeSum: 9fe94445 RouteDB: c8836f9f

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a5c39c4d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 21d25d7ae

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 21d25d7ae

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2498.797 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24337d209

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2498.797 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.237  | TNS=0.000  | WHS=-0.165 | THS=-98.629|

Phase 2 Router Initialization | Checksum: 21bed9e91

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 205296854

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 131942b0e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2498.797 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.226  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 203080444

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 203080444

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a7f0e446

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2498.797 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.341  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a7f0e446

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a7f0e446

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2498.797 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1a7f0e446

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1893d255b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2498.797 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.327  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 14a51814a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.115201 %
  Global Horizontal Routing Utilization  = 0.122211 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1617e52fa

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1617e52fa

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 231306192

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2498.797 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.327  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 231306192

Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2498.797 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 2498.797 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 2498.797 ; gain = 0.000
## write_checkpoint -force ./targeted_functions/$name/impl.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2498.797 ; gain = 0.000
## file delete -force ./targeted_functions/$name/bitstreams
## file mkdir ./targeted_functions/$name/bitstreams
## write_bitstream ./targeted_functions/$name/bitstreams/$name.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 16 net(s) have no routable loads. The problem bus(es) and/or net(s) are top_i/reconfigurable_logic/reconfigurable_module_00/GND_HD_Inserted_Net_top_i_reconfigurable_logic_reconfigurable_module_00_interrupt, top_i/reconfigurable_logic/reconfigurable_module_01/GND_HD_Inserted_Net_top_i_reconfigurable_logic_reconfigurable_module_01_interrupt, top_i/reconfigurable_logic/reconfigurable_module_02/GND_HD_Inserted_Net_top_i_reconfigurable_logic_reconfigurable_module_02_interrupt, top_i/reconfigurable_logic/reconfigurable_module_03/GND_HD_Inserted_Net_top_i_reconfigurable_logic_reconfigurable_module_03_interrupt, top_i/reconfigurable_logic/reconfigurable_module_04/GND_HD_Inserted_Net_top_i_reconfigurable_logic_reconfigurable_module_04_interrupt, top_i/reconfigurable_logic/reconfigurable_module_05/GND_HD_Inserted_Net_top_i_reconfigurable_logic_reconfigurable_module_05_interrupt, top_i/reconfigurable_logic/reconfigurable_module_06/GND_HD_Inserted_Net_top_i_reconfigurable_logic_reconfigurable_module_06_interrupt, top_i/reconfigurable_logic/reconfigurable_module_07/GND_HD_Inserted_Net_top_i_reconfigurable_logic_reconfigurable_module_07_interrupt, top_i/reconfigurable_logic/reconfigurable_module_08/GND_HD_Inserted_Net_top_i_reconfigurable_logic_reconfigurable_module_08_interrupt, top_i/reconfigurable_logic/reconfigurable_module_09/GND_HD_Inserted_Net_top_i_reconfigurable_logic_reconfigurable_module_09_interrupt, top_i/reconfigurable_logic/reconfigurable_module_10/GND_HD_Inserted_Net_top_i_reconfigurable_logic_reconfigurable_module_10_interrupt, top_i/reconfigurable_logic/reconfigurable_module_11/GND_HD_Inserted_Net_top_i_reconfigurable_logic_reconfigurable_module_11_interrupt, top_i/reconfigurable_logic/reconfigurable_module_12/GND_HD_Inserted_Net_top_i_reconfigurable_logic_reconfigurable_module_12_interrupt, top_i/reconfigurable_logic/reconfigurable_module_13/GND_HD_Inserted_Net_top_i_reconfigurable_logic_reconfigurable_module_13_interrupt, top_i/reconfigurable_logic/reconfigurable_module_14/GND_HD_Inserted_Net_top_i_reconfigurable_logic_reconfigurable_module_14_interrupt (the first 15 of 16 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "reconfigurable_partition_05" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_05"
Partition "reconfigurable_partition_00" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_00"
Partition "reconfigurable_partition_09" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_09"
Partition "reconfigurable_partition_08" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_08"
Partition "reconfigurable_partition_02" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_02"
Partition "reconfigurable_partition_04" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_04"
Partition "reconfigurable_partition_14" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_14"
Partition "reconfigurable_partition_10" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_10"
Partition "reconfigurable_partition_13" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_13"
Partition "reconfigurable_partition_11" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_11"
Partition "reconfigurable_partition_06" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_06"
Partition "reconfigurable_partition_12" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_12"
Partition "reconfigurable_partition_03" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_03"
Partition "reconfigurable_partition_01" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_01"
Partition "reconfigurable_partition_15" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_15"
Partition "reconfigurable_partition_07" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_07"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./targeted_functions/blank/bitstreams/blank.bit...
Process Partition "reconfigurable_partition_05"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_05" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1208384 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_05_partial.bit...
Process Partition "reconfigurable_partition_00"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_00" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2297824 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_00_partial.bit...
Process Partition "reconfigurable_partition_09"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_09" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1208384 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_09_partial.bit...
Process Partition "reconfigurable_partition_08"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_08" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2039264 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_08_partial.bit...
Process Partition "reconfigurable_partition_02"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_02" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1415232 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_02_partial.bit...
Process Partition "reconfigurable_partition_04"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_04" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2297824 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_04_partial.bit...
Process Partition "reconfigurable_partition_14"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_14" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1415232 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_14_partial.bit...
Process Partition "reconfigurable_partition_10"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_10" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1832416 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_10_partial.bit...
Process Partition "reconfigurable_partition_13"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_13" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2119808 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_13_partial.bit...
Process Partition "reconfigurable_partition_11"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_11" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2271968 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_11_partial.bit...
Process Partition "reconfigurable_partition_06"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_06" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1415232 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_06_partial.bit...
Process Partition "reconfigurable_partition_12"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_12" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2297824 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_12_partial.bit...
Process Partition "reconfigurable_partition_03"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_03" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2042496 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_03_partial.bit...
Process Partition "reconfigurable_partition_01"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_01" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1208384 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_01_partial.bit...
Process Partition "reconfigurable_partition_15"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_15" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2042496 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_15_partial.bit...
Process Partition "reconfigurable_partition_07"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_07" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2042496 bits.
Writing bitstream ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_07_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:02:21 ; elapsed = 00:02:21 . Memory (MB): peak = 2788.660 ; gain = 289.863
## close_design
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/xilinx/.Xil/Vivado-55020-psl-realsense/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 22 11:56:50 2016...
## file delete -force ./sdcard/hwdll/library
## file mkdir ./sdcard/hwdll/library/$name
## write_cfgmem -format BIN -size 16 -interface SMAPx32 -disablebitswap -loadbit "up 0x0 ./targeted_functions/$name/bitstreams/$name.bit" ./sdcard/hwdll/library/$name/$name.bin
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank.bit
Writing file ./sdcard/hwdll/library/blank/blank.bin
Writing log file ./sdcard/hwdll/library/blank/blank.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x003DBAFB    Jan 22 11:54:53 2016    ./targeted_functions/blank/bitstreams/blank.bit
## file delete ./sdcard/hwdll/library/$name/$name.prm
## foreach idx $idx_list {
## 	write_cfgmem -format BIN -size 16 -interface SMAPx32 -disablebitswap -loadbit "up 0x0 ./targeted_functions/$name/bitstreams/${name}_reconfigurable_partition_${idx}_partial.bit" ./sdcard/hwdll/library/$name/rm_$idx.bin
## 	file delete ./sdcard/hwdll/library/$name/rm_$idx.prm
## }
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_00_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_00.bin
Writing log file ./sdcard/hwdll/library/blank/rm_00.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000461FB    Jan 22 11:55:07 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_00_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_01_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_01.bin
Writing log file ./sdcard/hwdll/library/blank/rm_01.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00024E07    Jan 22 11:56:31 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_01_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_02_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_02.bin
Writing log file ./sdcard/hwdll/library/blank/rm_02.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0002B307    Jan 22 11:55:28 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_02_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_03_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_03.bin
Writing log file ./sdcard/hwdll/library/blank/rm_03.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E54F    Jan 22 11:56:24 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_03_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_04_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_04.bin
Writing log file ./sdcard/hwdll/library/blank/rm_04.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000461FB    Jan 22 11:55:35 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_04_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_05_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_05.bin
Writing log file ./sdcard/hwdll/library/blank/rm_05.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00024E07    Jan 22 11:54:59 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_05_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_06_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_06.bin
Writing log file ./sdcard/hwdll/library/blank/rm_06.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0002B307    Jan 22 11:56:10 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_06_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_07_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_07.bin
Writing log file ./sdcard/hwdll/library/blank/rm_07.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E54F    Jan 22 11:56:46 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_07_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_08_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_08.bin
Writing log file ./sdcard/hwdll/library/blank/rm_08.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E3BB    Jan 22 11:55:21 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_08_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_09_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_09.bin
Writing log file ./sdcard/hwdll/library/blank/rm_09.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00024E07    Jan 22 11:55:14 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_09_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_10_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_10.bin
Writing log file ./sdcard/hwdll/library/blank/rm_10.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00037EBB    Jan 22 11:55:49 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_10_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_11_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_11.bin
Writing log file ./sdcard/hwdll/library/blank/rm_11.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0004555B    Jan 22 11:56:03 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_11_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_12_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_12.bin
Writing log file ./sdcard/hwdll/library/blank/rm_12.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000461FB    Jan 22 11:56:17 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_12_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_13_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_13.bin
Writing log file ./sdcard/hwdll/library/blank/rm_13.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00040B0F    Jan 22 11:55:56 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_13_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_14_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_14.bin
Writing log file ./sdcard/hwdll/library/blank/rm_14.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0002B307    Jan 22 11:55:42 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_14_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_15_partial.bit
Writing file ./sdcard/hwdll/library/blank/rm_15.bin
Writing log file ./sdcard/hwdll/library/blank/rm_15.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E54F    Jan 22 11:56:38 2016    ./targeted_functions/blank/bitstreams/blank_reconfigurable_partition_15_partial.bit
# source ./targeted_functions/dummy/ide.tcl
## set name "dummy"
## pr_verify ./targeted_functions/blank/impl.dcp ./targeted_functions/$name/impl.dcp
Command: pr_verify ./targeted_functions/blank/impl.dcp ./targeted_functions/dummy/impl.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp_2/top_wrapper_early.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp_2/top_wrapper_early.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp_2/top_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2788.660 ; gain = 0.000
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp_2/top_wrapper.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp_2/top_wrapper_late.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp_2/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2788.660 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2788.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 181 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 41 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp_2/top_wrapper_early.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp_2/top_wrapper_early.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp_2/top_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp_2/top_wrapper.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp_2/top_wrapper_late.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp_2/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2822.641 ; gain = 15.488
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2822.641 ; gain = 15.488
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 181 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 41 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./targeted_functions/blank/impl.dcp
  Number of reconfigurable modules compared = 16
  Number of partition pins compared         = 1728
  Number of static tiles compared           = 13770
  Number of static sites compared           = 2537
  Number of static cells compared           = 14742
  Number of static routed nodes compared    = 183956
  Number of static routed pips compared     = 170263

DCP2: ./targeted_functions/dummy/impl.dcp
  Number of reconfigurable modules compared = 16
  Number of partition pins compared         = 1728
  Number of static tiles compared           = 13770
  Number of static sites compared           = 2537
  Number of static cells compared           = 14742
  Number of static routed nodes compared    = 183956
  Number of static routed pips compared     = 170263
INFO: [Vivado 12-3253] PR_VERIFY: check points ./targeted_functions/blank/impl.dcp and ./targeted_functions/dummy/impl.dcp are compatible
pr_verify: Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2846.926 ; gain = 58.266
## open_checkpoint ./targeted_functions/$name/impl.dcp
Command: open_checkpoint ./targeted_functions/dummy/impl.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx_install_dir/15.4/Vivado/2015.4/data/ip'.
INFO: [Netlist 29-17] Analyzing 372 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper_early.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper_early.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
INFO: [Timing 38-2] Deriving generated clocks [c:/xilinx/ide/ide.srcs/constrs_1/imports/constraints/timing.xdc:25]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2846.926 ; gain = 0.000
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper.xdc]
Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper_late.xdc]
Finished Parsing XDC File [C:/xilinx/.Xil/Vivado-55020-psl-realsense/dcp/top_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2846.926 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2846.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 181 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 50 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 41 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2846.926 ; gain = 0.000
## file delete -force ./targeted_functions/$name/bitstreams
## file mkdir ./targeted_functions/$name/bitstreams
## write_bitstream ./targeted_functions/$name/bitstreams/$name.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.11' and will expire in -53 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 528 net(s) have no routable loads. The problem bus(es) and/or net(s) are top_i/reconfigurable_logic/reconfigurable_module_13/s_axi_rm_WDATA[1], top_i/reconfigurable_logic/reconfigurable_module_05/s_axi_rm_WDATA[1], top_i/reconfigurable_logic/reconfigurable_module_06/s_axi_rm_WDATA[1], top_i/reconfigurable_logic/reconfigurable_module_11/s_axi_rm_WDATA[1], top_i/reconfigurable_logic/reconfigurable_module_15/s_axi_rm_WDATA[1], top_i/reconfigurable_logic/reconfigurable_module_07/s_axi_rm_WDATA[1], top_i/reconfigurable_logic/reconfigurable_module_08/s_axi_rm_WDATA[1], top_i/reconfigurable_logic/reconfigurable_module_01/s_axi_rm_WDATA[1], top_i/reconfigurable_logic/reconfigurable_module_10/s_axi_rm_WDATA[1], top_i/reconfigurable_logic/reconfigurable_module_04/s_axi_rm_WDATA[1], top_i/reconfigurable_logic/reconfigurable_module_14/s_axi_rm_WDATA[1], top_i/reconfigurable_logic/reconfigurable_module_12/s_axi_rm_WDATA[1], top_i/reconfigurable_logic/reconfigurable_module_03/s_axi_rm_WDATA[1], top_i/reconfigurable_logic/reconfigurable_module_02/s_axi_rm_WDATA[1], top_i/reconfigurable_logic/reconfigurable_module_09/s_axi_rm_WDATA[1] (the first 15 of 528 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "reconfigurable_partition_07" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_07"
Partition "reconfigurable_partition_12" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_12"
Partition "reconfigurable_partition_13" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_13"
Partition "reconfigurable_partition_15" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_15"
Partition "reconfigurable_partition_14" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_14"
Partition "reconfigurable_partition_08" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_08"
Partition "reconfigurable_partition_11" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_11"
Partition "reconfigurable_partition_09" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_09"
Partition "reconfigurable_partition_10" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_10"
Partition "reconfigurable_partition_06" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_06"
Partition "reconfigurable_partition_05" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_05"
Partition "reconfigurable_partition_00" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_00"
Partition "reconfigurable_partition_01" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_01"
Partition "reconfigurable_partition_03" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_03"
Partition "reconfigurable_partition_04" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_04"
Partition "reconfigurable_partition_02" Reconfigurable Module "top_i/reconfigurable_logic/reconfigurable_module_02"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy.bit...
Process Partition "reconfigurable_partition_07"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_07" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2042496 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_07_partial.bit...
Process Partition "reconfigurable_partition_12"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_12" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2297824 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_12_partial.bit...
Process Partition "reconfigurable_partition_13"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_13" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2119808 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_13_partial.bit...
Process Partition "reconfigurable_partition_15"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_15" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2042496 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_15_partial.bit...
Process Partition "reconfigurable_partition_14"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_14" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1415232 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_14_partial.bit...
Process Partition "reconfigurable_partition_08"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_08" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2039264 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_08_partial.bit...
Process Partition "reconfigurable_partition_11"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_11" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2271968 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_11_partial.bit...
Process Partition "reconfigurable_partition_09"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_09" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1208384 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_09_partial.bit...
Process Partition "reconfigurable_partition_10"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_10" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1832416 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_10_partial.bit...
Process Partition "reconfigurable_partition_06"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_06" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1415232 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_06_partial.bit...
Process Partition "reconfigurable_partition_05"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_05" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1208384 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_05_partial.bit...
Process Partition "reconfigurable_partition_00"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_00" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2297824 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_00_partial.bit...
Process Partition "reconfigurable_partition_01"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_01" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1208384 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_01_partial.bit...
Process Partition "reconfigurable_partition_03"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_03" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2042496 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_03_partial.bit...
Process Partition "reconfigurable_partition_04"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_04" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 2297824 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_04_partial.bit...
Process Partition "reconfigurable_partition_02"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "reconfigurable_partition_02" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 1415232 bits.
Writing bitstream ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_02_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:02:39 ; elapsed = 00:02:35 . Memory (MB): peak = 2857.762 ; gain = 10.836
## file delete ./targeted_functions/$name/bitstreams/$name.bit
## close_design
## file delete -force ./sdcard/hwdll/library/$name
## file mkdir ./sdcard/hwdll/library/$name
## set idx_list {00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15}
## foreach idx $idx_list {
## 	write_cfgmem -format BIN -size 16 -interface SMAPx32 -disablebitswap -loadbit "up 0x0 ./targeted_functions/$name/bitstreams/${name}_reconfigurable_partition_${idx}_partial.bit" ./sdcard/hwdll/library/$name/rm_$idx.bin
## 	file delete ./sdcard/hwdll/library/$name/rm_$idx.prm
## }
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_00_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_00.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_00.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000461FB    Jan 22 12:00:06 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_00_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_01_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_01.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_01.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00024E07    Jan 22 12:00:13 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_01_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_02_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_02.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_02.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0002B307    Jan 22 12:00:37 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_02_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_03_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_03.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_03.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E54F    Jan 22 12:00:21 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_03_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_04_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_04.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_04.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000461FB    Jan 22 12:00:29 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_04_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_05_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_05.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_05.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00024E07    Jan 22 11:59:58 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_05_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_06_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_06.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_06.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0002B307    Jan 22 11:59:50 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_06_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_07_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_07.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_07.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E54F    Jan 22 11:58:41 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_07_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_08_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_08.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_08.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E3BB    Jan 22 11:59:19 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_08_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_09_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_09.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_09.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00024E07    Jan 22 11:59:35 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_09_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_10_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_10.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_10.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00037EBB    Jan 22 11:59:43 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_10_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_11_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_11.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_11.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0004555B    Jan 22 11:59:27 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_11_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_12_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_12.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_12.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x000461FB    Jan 22 11:58:49 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_12_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_13_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_13.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_13.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00040B0F    Jan 22 11:58:56 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_13_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_14_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_14.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_14.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0002B307    Jan 22 11:59:12 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_14_partial.bit
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 4 due to the use of interface SMAPX32.
Creating bitstream load up from address 0x00000000
Loading bitfile ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_15_partial.bit
Writing file ./sdcard/hwdll/library/dummy/rm_15.bin
Writing log file ./sdcard/hwdll/library/dummy/rm_15.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SMAPX32
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0003E54F    Jan 22 11:59:04 2016    ./targeted_functions/dummy/bitstreams/dummy_reconfigurable_partition_15_partial.bit
