
*** Running vivado
    with args -log DebUART_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DebUART_lmb_bram_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source DebUART_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 292.207 ; gain = 82.215
INFO: [Synth 8-638] synthesizing module 'DebUART_lmb_bram_0' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_lmb_bram_0/synth/DebUART_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'DebUART_lmb_bram_0' (11#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Projeto/ProjetoFinal/MP_ToDisplays/MP_ToDisplays.srcs/sources_1/bd/DebUART/ip/DebUART_lmb_bram_0/synth/DebUART_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 490.527 ; gain = 280.535
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 490.527 ; gain = 280.535
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 580.094 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 580.094 ; gain = 370.102
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 580.094 ; gain = 370.102
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:35 . Memory (MB): peak = 580.094 ; gain = 370.102
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:36 . Memory (MB): peak = 580.094 ; gain = 370.102
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:37 . Memory (MB): peak = 580.094 ; gain = 370.102
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 592.883 ; gain = 382.891
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 593.863 ; gain = 383.871
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 603.605 ; gain = 393.613
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:01:53 . Memory (MB): peak = 603.605 ; gain = 393.613
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:53 . Memory (MB): peak = 603.605 ; gain = 393.613
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:01:53 . Memory (MB): peak = 603.605 ; gain = 393.613
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:01:53 . Memory (MB): peak = 603.605 ; gain = 393.613
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:01:53 . Memory (MB): peak = 603.605 ; gain = 393.613
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:01:53 . Memory (MB): peak = 603.605 ; gain = 393.613

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:01:53 . Memory (MB): peak = 603.605 ; gain = 393.613
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:50 . Memory (MB): peak = 633.254 ; gain = 419.539
