$date
	Sun Aug 19 13:48:09 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 1 ! out1 $end
$var wire 1 " out2 $end
$var wire 1 # out3 $end
$var wire 1 $ out4 $end
$var reg 1 % inp1 $end
$var reg 1 & inp2 $end
$scope module dec1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) c $end
$var wire 1 * inp1 $end
$var wire 1 + inp2 $end
$var wire 1 ! out1 $end
$var wire 1 " out2 $end
$var wire 1 # out3 $end
$var wire 1 $ out4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
1)
1(
0'
0&
0%
0$
0#
0"
1!
$end
#10
0!
1'
1"
0)
1%
1*
#20
0(
1#
0"
1)
1&
1+
0%
0*
#30
0#
0)
1$
1%
1*
#40
