{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719518696706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719518696712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 22:04:56 2024 " "Processing started: Thu Jun 27 22:04:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719518696712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518696712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_controller -c VGA_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_controller -c VGA_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518696712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719518697072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719518697073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hsync-behavioral " "Found design unit 1: hsync-behavioral" {  } { { "hsync.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/hsync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706727 ""} { "Info" "ISGN_ENTITY_NAME" "1 hsync " "Found entity 1: hsync" {  } { { "hsync.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/hsync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vsync-behavioral " "Found design unit 1: vsync-behavioral" {  } { { "vsync.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/vsync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706730 ""} { "Info" "ISGN_ENTITY_NAME" "1 vsync " "Found entity 1: vsync" {  } { { "vsync.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/vsync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavioral " "Found design unit 1: vga_controller-behavioral" {  } { { "vga_controller.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/vga_controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706733 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/vga_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "affiche_obj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file affiche_obj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 affiche_obj-behave " "Found design unit 1: affiche_obj-behave" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706736 ""} { "Info" "ISGN_ENTITY_NAME" "1 affiche_obj " "Found entity 1: affiche_obj" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behave " "Found design unit 1: top_level-behave" {  } { { "top_level.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/top_level.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706739 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/top_level.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file movement_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movement_control-behave " "Found design unit 1: movement_control-behave" {  } { { "movement_control.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/movement_control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706740 ""} { "Info" "ISGN_ENTITY_NAME" "1 movement_control " "Found entity 1: movement_control" {  } { { "movement_control.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/movement_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/PLL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706743 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/PLL.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_single_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_single_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce_Single_Input-RTL " "Found design unit 1: Debounce_Single_Input-RTL" {  } { { "Debounce_Single_Input.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/Debounce_Single_Input.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce_Single_Input " "Found entity 1: Debounce_Single_Input" {  } { { "Debounce_Single_Input.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/Debounce_Single_Input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518706745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719518706812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ctrl_inst " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ctrl_inst\"" {  } { { "top_level.vhd" "vga_ctrl_inst" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/top_level.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719518706822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync vga_controller:vga_ctrl_inst\|hsync:hsync_inst " "Elaborating entity \"hsync\" for hierarchy \"vga_controller:vga_ctrl_inst\|hsync:hsync_inst\"" {  } { { "vga_controller.vhd" "hsync_inst" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/vga_controller.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719518706823 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter hsync.vhd(18) " "Verilog HDL or VHDL warning at hsync.vhd(18): object \"counter\" assigned a value but never read" {  } { { "hsync.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/hsync.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719518706825 "|top_level|vga_controller:vga_ctrl_inst|hsync:hsync_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset hsync.vhd(33) " "VHDL Process Statement warning at hsync.vhd(33): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hsync.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/hsync.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719518706825 "|top_level|vga_controller:vga_ctrl_inst|hsync:hsync_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync vga_controller:vga_ctrl_inst\|vsync:vsync_inst " "Elaborating entity \"vsync\" for hierarchy \"vga_controller:vga_ctrl_inst\|vsync:vsync_inst\"" {  } { { "vga_controller.vhd" "vsync_inst" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/vga_controller.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719518706826 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "v_counter vsync.vhd(17) " "Verilog HDL or VHDL warning at vsync.vhd(17): object \"v_counter\" assigned a value but never read" {  } { { "vsync.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/vsync.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719518706827 "|top_level|vga_controller:vga_ctrl_inst|vsync:vsync_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset vsync.vhd(29) " "VHDL Process Statement warning at vsync.vhd(29): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vsync.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/vsync.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719518706827 "|top_level|vga_controller:vga_ctrl_inst|vsync:vsync_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "affiche_obj affiche_obj:affiche_obj_inst " "Elaborating entity \"affiche_obj\" for hierarchy \"affiche_obj:affiche_obj_inst\"" {  } { { "top_level.vhd" "affiche_obj_inst" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/top_level.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719518706829 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R affiche_obj.vhd(26) " "VHDL Process Statement warning at affiche_obj.vhd(26): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719518706831 "|top_level|affiche_obj:affiche_obj_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G affiche_obj.vhd(26) " "VHDL Process Statement warning at affiche_obj.vhd(26): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719518706831 "|top_level|affiche_obj:affiche_obj_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B affiche_obj.vhd(26) " "VHDL Process Statement warning at affiche_obj.vhd(26): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719518706831 "|top_level|affiche_obj:affiche_obj_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] affiche_obj.vhd(26) " "Inferred latch for \"B\[0\]\" at affiche_obj.vhd(26)" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706831 "|top_level|affiche_obj:affiche_obj_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] affiche_obj.vhd(26) " "Inferred latch for \"B\[1\]\" at affiche_obj.vhd(26)" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706831 "|top_level|affiche_obj:affiche_obj_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] affiche_obj.vhd(26) " "Inferred latch for \"B\[2\]\" at affiche_obj.vhd(26)" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706831 "|top_level|affiche_obj:affiche_obj_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] affiche_obj.vhd(26) " "Inferred latch for \"B\[3\]\" at affiche_obj.vhd(26)" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706831 "|top_level|affiche_obj:affiche_obj_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] affiche_obj.vhd(26) " "Inferred latch for \"G\[0\]\" at affiche_obj.vhd(26)" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706831 "|top_level|affiche_obj:affiche_obj_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] affiche_obj.vhd(26) " "Inferred latch for \"G\[1\]\" at affiche_obj.vhd(26)" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706831 "|top_level|affiche_obj:affiche_obj_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] affiche_obj.vhd(26) " "Inferred latch for \"G\[2\]\" at affiche_obj.vhd(26)" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706831 "|top_level|affiche_obj:affiche_obj_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] affiche_obj.vhd(26) " "Inferred latch for \"G\[3\]\" at affiche_obj.vhd(26)" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706831 "|top_level|affiche_obj:affiche_obj_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] affiche_obj.vhd(26) " "Inferred latch for \"R\[0\]\" at affiche_obj.vhd(26)" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706831 "|top_level|affiche_obj:affiche_obj_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] affiche_obj.vhd(26) " "Inferred latch for \"R\[1\]\" at affiche_obj.vhd(26)" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706831 "|top_level|affiche_obj:affiche_obj_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] affiche_obj.vhd(26) " "Inferred latch for \"R\[2\]\" at affiche_obj.vhd(26)" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706831 "|top_level|affiche_obj:affiche_obj_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] affiche_obj.vhd(26) " "Inferred latch for \"R\[3\]\" at affiche_obj.vhd(26)" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518706831 "|top_level|affiche_obj:affiche_obj_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement_control movement_control:movement_ctrl_inst " "Elaborating entity \"movement_control\" for hierarchy \"movement_control:movement_ctrl_inst\"" {  } { { "top_level.vhd" "movement_ctrl_inst" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/top_level.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719518706832 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_stand movement_control.vhd(160) " "VHDL Process Statement warning at movement_control.vhd(160): signal \"x_stand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movement_control.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/movement_control.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719518706842 "|top_level|movement_control:movement_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_ball movement_control.vhd(171) " "VHDL Process Statement warning at movement_control.vhd(171): signal \"y_ball\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movement_control.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/movement_control.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719518706843 "|top_level|movement_control:movement_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_ball movement_control.vhd(172) " "VHDL Process Statement warning at movement_control.vhd(172): signal \"x_ball\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movement_control.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/movement_control.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719518706844 "|top_level|movement_control:movement_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "level movement_control.vhd(173) " "VHDL Process Statement warning at movement_control.vhd(173): signal \"level\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movement_control.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/movement_control.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719518706844 "|top_level|movement_control:movement_ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score movement_control.vhd(174) " "VHDL Process Statement warning at movement_control.vhd(174): signal \"score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "movement_control.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/movement_control.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719518706844 "|top_level|movement_control:movement_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_frequency " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_frequency\"" {  } { { "top_level.vhd" "PLL_frequency" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/top_level.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719518706893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_frequency\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_frequency\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/PLL.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719518706955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_frequency\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_frequency\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/PLL.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719518706957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_frequency\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_frequency\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 63 " "Parameter \"clk0_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518706959 ""}  } { { "PLL.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/PLL.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719518706959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518707010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518707010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_frequency\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_frequency\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719518707010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce_Single_Input Debounce_Single_Input:Switch1 " "Elaborating entity \"Debounce_Single_Input\" for hierarchy \"Debounce_Single_Input:Switch1\"" {  } { { "top_level.vhd" "Switch1" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/top_level.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719518707016 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "movement_control:movement_ctrl_inst\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"movement_control:movement_ctrl_inst\|Add3\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Add3" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719518707553 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "movement_control:movement_ctrl_inst\|Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"movement_control:movement_ctrl_inst\|Add5\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Add5" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719518707553 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1719518707553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "movement_control:movement_ctrl_inst\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"movement_control:movement_ctrl_inst\|lpm_add_sub:Add3\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719518707592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "movement_control:movement_ctrl_inst\|lpm_add_sub:Add3 " "Instantiated megafunction \"movement_control:movement_ctrl_inst\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518707592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518707592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518707592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518707592 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719518707592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dai " "Found entity 1: add_sub_dai" {  } { { "db/add_sub_dai.tdf" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/db/add_sub_dai.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719518707628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518707628 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1719518707789 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "affiche_obj:affiche_obj_inst\|B\[0\] affiche_obj:affiche_obj_inst\|R\[0\] " "Duplicate LATCH primitive \"affiche_obj:affiche_obj_inst\|B\[0\]\" merged with LATCH primitive \"affiche_obj:affiche_obj_inst\|R\[0\]\"" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518707845 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "affiche_obj:affiche_obj_inst\|B\[1\] affiche_obj:affiche_obj_inst\|R\[0\] " "Duplicate LATCH primitive \"affiche_obj:affiche_obj_inst\|B\[1\]\" merged with LATCH primitive \"affiche_obj:affiche_obj_inst\|R\[0\]\"" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518707845 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "affiche_obj:affiche_obj_inst\|B\[2\] affiche_obj:affiche_obj_inst\|R\[0\] " "Duplicate LATCH primitive \"affiche_obj:affiche_obj_inst\|B\[2\]\" merged with LATCH primitive \"affiche_obj:affiche_obj_inst\|R\[0\]\"" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518707845 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "affiche_obj:affiche_obj_inst\|B\[3\] affiche_obj:affiche_obj_inst\|R\[0\] " "Duplicate LATCH primitive \"affiche_obj:affiche_obj_inst\|B\[3\]\" merged with LATCH primitive \"affiche_obj:affiche_obj_inst\|R\[0\]\"" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518707845 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "affiche_obj:affiche_obj_inst\|R\[1\] affiche_obj:affiche_obj_inst\|R\[0\] " "Duplicate LATCH primitive \"affiche_obj:affiche_obj_inst\|R\[1\]\" merged with LATCH primitive \"affiche_obj:affiche_obj_inst\|R\[0\]\"" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518707845 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "affiche_obj:affiche_obj_inst\|R\[2\] affiche_obj:affiche_obj_inst\|R\[0\] " "Duplicate LATCH primitive \"affiche_obj:affiche_obj_inst\|R\[2\]\" merged with LATCH primitive \"affiche_obj:affiche_obj_inst\|R\[0\]\"" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518707845 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "affiche_obj:affiche_obj_inst\|R\[3\] affiche_obj:affiche_obj_inst\|R\[0\] " "Duplicate LATCH primitive \"affiche_obj:affiche_obj_inst\|R\[3\]\" merged with LATCH primitive \"affiche_obj:affiche_obj_inst\|R\[0\]\"" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518707845 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "affiche_obj:affiche_obj_inst\|G\[3\] affiche_obj:affiche_obj_inst\|G\[0\] " "Duplicate LATCH primitive \"affiche_obj:affiche_obj_inst\|G\[3\]\" merged with LATCH primitive \"affiche_obj:affiche_obj_inst\|G\[0\]\"" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518707845 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "affiche_obj:affiche_obj_inst\|G\[2\] affiche_obj:affiche_obj_inst\|G\[0\] " "Duplicate LATCH primitive \"affiche_obj:affiche_obj_inst\|G\[2\]\" merged with LATCH primitive \"affiche_obj:affiche_obj_inst\|G\[0\]\"" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518707845 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "affiche_obj:affiche_obj_inst\|G\[1\] affiche_obj:affiche_obj_inst\|G\[0\] " "Duplicate LATCH primitive \"affiche_obj:affiche_obj_inst\|G\[1\]\" merged with LATCH primitive \"affiche_obj:affiche_obj_inst\|G\[0\]\"" {  } { { "affiche_obj.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/affiche_obj.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1719518707845 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1719518707845 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "movement_control.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/movement_control.vhd" 153 -1 0 } } { "movement_control.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/movement_control.vhd" 26 -1 0 } } { "movement_control.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/movement_control.vhd" 166 -1 0 } } { "movement_control.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/movement_control.vhd" 29 -1 0 } } { "movement_control.vhd" "" { Text "C:/Users/TRETEC/Documents/Master_1/VHDL/VGA_controller/movement_control.vhd" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1719518707849 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1719518707849 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719518708289 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719518709546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719518709546 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "986 " "Implemented 986 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719518709667 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719518709667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "966 " "Implemented 966 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719518709667 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1719518709667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719518709667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719518709693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 22:05:09 2024 " "Processing ended: Thu Jun 27 22:05:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719518709693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719518709693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719518709693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719518709693 ""}
