{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 14:17:29 2011 " "Info: Processing started: Mon Jun 20 14:17:29 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-arq_Relogio " "Info: Found design unit 1: Relogio-arq_Relogio" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Info: Found entity 1: Relogio" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo_data.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tempo_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempo_data-arq_tempo_data " "Info: Found design unit 1: tempo_data-arq_tempo_data" {  } { { "tempo_data.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/tempo_data.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tempo_data " "Info: Found entity 1: tempo_data" {  } { { "tempo_data.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/tempo_data.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arq_contador " "Info: Found design unit 1: contador-arq_contador" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Info: Found entity 1: contador" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-Divider " "Info: Found design unit 1: Divider-Divider" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Info: Found entity 1: Divider" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-arq_seg7 " "Info: Found design unit 1: seg7-arq_seg7" {  } { { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/seg7.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Info: Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/seg7.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Relogio " "Info: Elaborating entity \"Relogio\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:div_clk " "Info: Elaborating entity \"Divider\" for hierarchy \"Divider:div_clk\"" {  } { { "Relogio.vhd" "div_clk" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D divider.vhd(36) " "Warning (10492): VHDL Process Statement warning at divider.vhd(36): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tempo_data tempo_data:tempo_data0 " "Info: Elaborating entity \"tempo_data\" for hierarchy \"tempo_data:tempo_data0\"" {  } { { "Relogio.vhd" "tempo_data0" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador tempo_data:tempo_data0\|contador:Selecao " "Info: Elaborating entity \"contador\" for hierarchy \"tempo_data:tempo_data0\|contador:Selecao\"" {  } { { "tempo_data.vhd" "Selecao" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/tempo_data.vhd" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:conversor0 " "Info: Elaborating entity \"seg7\" for hierarchy \"seg7:conversor0\"" {  } { { "Relogio.vhd" "conversor0" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "408 " "Info: Implemented 408 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "345 " "Info: Implemented 345 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 14:17:34 2011 " "Info: Processing ended: Mon Jun 20 14:17:34 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 14:17:35 2011 " "Info: Processing started: Mon Jun 20 14:17:35 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Relogio -c Relogio " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Relogio EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"Relogio\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/" 0 { } { { 0 { 0 ""} 0 746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/" 0 { } { { 0 { 0 ""} 0 747 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/" 0 { } { { 0 { 0 ""} 0 748 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divider:div_clk\|D " "Info: Destination node Divider:div_clk\|D" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divider:div_clk|D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/" 0 { } { { 0 { 0 ""} 0 307 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Divider:div_clk\|D  " "Info: Automatically promoted node Divider:div_clk\|D " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divider:div_clk\|D~1 " "Info: Destination node Divider:div_clk\|D~1" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divider:div_clk|D~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/" 0 { } { { 0 { 0 ""} 0 604 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divider:div_clk|D } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.991 ns register register " "Info: Estimated most critical path is register to register delay of 4.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tempo_data:tempo_data0\|contador:Selecao\|aux_meses\[4\] 1 REG LAB_X24_Y29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y29; Fanout = 7; REG Node = 'tempo_data:tempo_data0\|contador:Selecao\|aux_meses\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempo_data:tempo_data0|contador:Selecao|aux_meses[4] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.150 ns) 1.110 ns tempo_data:tempo_data0\|contador:Selecao\|Add13~0 2 COMB LAB_X23_Y27 6 " "Info: 2: + IC(0.960 ns) + CELL(0.150 ns) = 1.110 ns; Loc. = LAB_X23_Y27; Fanout = 6; COMB Node = 'tempo_data:tempo_data0\|contador:Selecao\|Add13~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { tempo_data:tempo_data0|contador:Selecao|aux_meses[4] tempo_data:tempo_data0|contador:Selecao|Add13~0 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.275 ns) 1.866 ns tempo_data:tempo_data0\|contador:Selecao\|anos0\[0\]~10 3 COMB LAB_X22_Y27 1 " "Info: 3: + IC(0.481 ns) + CELL(0.275 ns) = 1.866 ns; Loc. = LAB_X22_Y27; Fanout = 1; COMB Node = 'tempo_data:tempo_data0\|contador:Selecao\|anos0\[0\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { tempo_data:tempo_data0|contador:Selecao|Add13~0 tempo_data:tempo_data0|contador:Selecao|anos0[0]~10 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.398 ns) 2.851 ns tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\]~3 4 COMB LAB_X25_Y27 1 " "Info: 4: + IC(0.587 ns) + CELL(0.398 ns) = 2.851 ns; Loc. = LAB_X25_Y27; Fanout = 1; COMB Node = 'tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { tempo_data:tempo_data0|contador:Selecao|anos0[0]~10 tempo_data:tempo_data0|contador:Selecao|anos2[3]~3 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.150 ns) 3.607 ns tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\]~4 5 COMB LAB_X24_Y27 4 " "Info: 5: + IC(0.606 ns) + CELL(0.150 ns) = 3.607 ns; Loc. = LAB_X24_Y27; Fanout = 4; COMB Node = 'tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { tempo_data:tempo_data0|contador:Selecao|anos2[3]~3 tempo_data:tempo_data0|contador:Selecao|anos2[3]~4 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.660 ns) 4.991 ns tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\] 6 REG LAB_X24_Y28 6 " "Info: 6: + IC(0.724 ns) + CELL(0.660 ns) = 4.991 ns; Loc. = LAB_X24_Y28; Fanout = 6; REG Node = 'tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { tempo_data:tempo_data0|contador:Selecao|anos2[3]~4 tempo_data:tempo_data0|contador:Selecao|anos2[3] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.633 ns ( 32.72 % ) " "Info: Total cell delay = 1.633 ns ( 32.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.358 ns ( 67.28 % ) " "Info: Total interconnect delay = 3.358 ns ( 67.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.991 ns" { tempo_data:tempo_data0|contador:Selecao|aux_meses[4] tempo_data:tempo_data0|contador:Selecao|Add13~0 tempo_data:tempo_data0|contador:Selecao|anos0[0]~10 tempo_data:tempo_data0|contador:Selecao|anos2[3]~3 tempo_data:tempo_data0|contador:Selecao|anos2[3]~4 tempo_data:tempo_data0|contador:Selecao|anos2[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y24 X32_Y36 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Warning: Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[6\] 0 " "Info: Pin \"s0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[5\] 0 " "Info: Pin \"s0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[4\] 0 " "Info: Pin \"s0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[3\] 0 " "Info: Pin \"s0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[2\] 0 " "Info: Pin \"s0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[1\] 0 " "Info: Pin \"s0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[0\] 0 " "Info: Pin \"s0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[6\] 0 " "Info: Pin \"s1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[5\] 0 " "Info: Pin \"s1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[4\] 0 " "Info: Pin \"s1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[3\] 0 " "Info: Pin \"s1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[2\] 0 " "Info: Pin \"s1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[1\] 0 " "Info: Pin \"s1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[0\] 0 " "Info: Pin \"s1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[6\] 0 " "Info: Pin \"s2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[5\] 0 " "Info: Pin \"s2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[4\] 0 " "Info: Pin \"s2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[3\] 0 " "Info: Pin \"s2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[2\] 0 " "Info: Pin \"s2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[1\] 0 " "Info: Pin \"s2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[0\] 0 " "Info: Pin \"s2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[6\] 0 " "Info: Pin \"s3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[5\] 0 " "Info: Pin \"s3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[4\] 0 " "Info: Pin \"s3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[3\] 0 " "Info: Pin \"s3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[2\] 0 " "Info: Pin \"s3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[1\] 0 " "Info: Pin \"s3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[0\] 0 " "Info: Pin \"s3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[6\] 0 " "Info: Pin \"s4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[5\] 0 " "Info: Pin \"s4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[4\] 0 " "Info: Pin \"s4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[3\] 0 " "Info: Pin \"s4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[2\] 0 " "Info: Pin \"s4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[1\] 0 " "Info: Pin \"s4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[0\] 0 " "Info: Pin \"s4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s5\[6\] 0 " "Info: Pin \"s5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s5\[5\] 0 " "Info: Pin \"s5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s5\[4\] 0 " "Info: Pin \"s5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s5\[3\] 0 " "Info: Pin \"s5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s5\[2\] 0 " "Info: Pin \"s5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s5\[1\] 0 " "Info: Pin \"s5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s5\[0\] 0 " "Info: Pin \"s5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s6\[6\] 0 " "Info: Pin \"s6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s6\[5\] 0 " "Info: Pin \"s6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s6\[4\] 0 " "Info: Pin \"s6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s6\[3\] 0 " "Info: Pin \"s6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s6\[2\] 0 " "Info: Pin \"s6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s6\[1\] 0 " "Info: Pin \"s6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s6\[0\] 0 " "Info: Pin \"s6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7\[6\] 0 " "Info: Pin \"s7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7\[5\] 0 " "Info: Pin \"s7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7\[4\] 0 " "Info: Pin \"s7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7\[3\] 0 " "Info: Pin \"s7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7\[2\] 0 " "Info: Pin \"s7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7\[1\] 0 " "Info: Pin \"s7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7\[0\] 0 " "Info: Pin \"s7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 14:17:46 2011 " "Info: Processing ended: Mon Jun 20 14:17:46 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 14:17:47 2011 " "Info: Processing started: Mon Jun 20 14:17:47 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Relogio -c Relogio " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 14:17:50 2011 " "Info: Processing ended: Mon Jun 20 14:17:50 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 14:17:51 2011 " "Info: Processing started: Mon Jun 20 14:17:51 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Relogio -c Relogio --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Relogio -c Relogio --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Divider:div_clk\|D " "Info: Detected ripple clock \"Divider:div_clk\|D\" as buffer" {  } { { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divider:div_clk\|D" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register tempo_data:tempo_data0\|contador:Selecao\|aux_dias\[4\] register tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\] 185.67 MHz 5.386 ns Internal " "Info: Clock \"clk\" has Internal fmax of 185.67 MHz between source register \"tempo_data:tempo_data0\|contador:Selecao\|aux_dias\[4\]\" and destination register \"tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\]\" (period= 5.386 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.167 ns + Longest register register " "Info: + Longest register to register delay is 5.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tempo_data:tempo_data0\|contador:Selecao\|aux_dias\[4\] 1 REG LCFF_X21_Y29_N31 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y29_N31; Fanout = 7; REG Node = 'tempo_data:tempo_data0\|contador:Selecao\|aux_dias\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempo_data:tempo_data0|contador:Selecao|aux_dias[4] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.438 ns) 0.955 ns tempo_data:tempo_data0\|contador:Selecao\|Equal13~0 2 COMB LCCOMB_X22_Y29_N8 2 " "Info: 2: + IC(0.517 ns) + CELL(0.438 ns) = 0.955 ns; Loc. = LCCOMB_X22_Y29_N8; Fanout = 2; COMB Node = 'tempo_data:tempo_data0\|contador:Selecao\|Equal13~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { tempo_data:tempo_data0|contador:Selecao|aux_dias[4] tempo_data:tempo_data0|contador:Selecao|Equal13~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.398 ns) 1.824 ns tempo_data:tempo_data0\|contador:Selecao\|aux_dias\[2\]~0 3 COMB LCCOMB_X22_Y29_N18 8 " "Info: 3: + IC(0.471 ns) + CELL(0.398 ns) = 1.824 ns; Loc. = LCCOMB_X22_Y29_N18; Fanout = 8; COMB Node = 'tempo_data:tempo_data0\|contador:Selecao\|aux_dias\[2\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { tempo_data:tempo_data0|contador:Selecao|Equal13~0 tempo_data:tempo_data0|contador:Selecao|aux_dias[2]~0 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.960 ns) + CELL(0.275 ns) 3.059 ns tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\]~1 4 COMB LCCOMB_X24_Y27_N12 4 " "Info: 4: + IC(0.960 ns) + CELL(0.275 ns) = 3.059 ns; Loc. = LCCOMB_X24_Y27_N12; Fanout = 4; COMB Node = 'tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { tempo_data:tempo_data0|contador:Selecao|aux_dias[2]~0 tempo_data:tempo_data0|contador:Selecao|anos2[3]~1 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.271 ns) 3.818 ns tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\]~4 5 COMB LCCOMB_X24_Y27_N10 4 " "Info: 5: + IC(0.488 ns) + CELL(0.271 ns) = 3.818 ns; Loc. = LCCOMB_X24_Y27_N10; Fanout = 4; COMB Node = 'tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { tempo_data:tempo_data0|contador:Selecao|anos2[3]~1 tempo_data:tempo_data0|contador:Selecao|anos2[3]~4 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.660 ns) 5.167 ns tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\] 6 REG LCFF_X24_Y28_N1 6 " "Info: 6: + IC(0.689 ns) + CELL(0.660 ns) = 5.167 ns; Loc. = LCFF_X24_Y28_N1; Fanout = 6; REG Node = 'tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { tempo_data:tempo_data0|contador:Selecao|anos2[3]~4 tempo_data:tempo_data0|contador:Selecao|anos2[3] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 39.52 % ) " "Info: Total cell delay = 2.042 ns ( 39.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.125 ns ( 60.48 % ) " "Info: Total interconnect delay = 3.125 ns ( 60.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { tempo_data:tempo_data0|contador:Selecao|aux_dias[4] tempo_data:tempo_data0|contador:Selecao|Equal13~0 tempo_data:tempo_data0|contador:Selecao|aux_dias[2]~0 tempo_data:tempo_data0|contador:Selecao|anos2[3]~1 tempo_data:tempo_data0|contador:Selecao|anos2[3]~4 tempo_data:tempo_data0|contador:Selecao|anos2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.167 ns" { tempo_data:tempo_data0|contador:Selecao|aux_dias[4] {} tempo_data:tempo_data0|contador:Selecao|Equal13~0 {} tempo_data:tempo_data0|contador:Selecao|aux_dias[2]~0 {} tempo_data:tempo_data0|contador:Selecao|anos2[3]~1 {} tempo_data:tempo_data0|contador:Selecao|anos2[3]~4 {} tempo_data:tempo_data0|contador:Selecao|anos2[3] {} } { 0.000ns 0.517ns 0.471ns 0.960ns 0.488ns 0.689ns } { 0.000ns 0.438ns 0.398ns 0.275ns 0.271ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.745 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.787 ns) 3.570 ns Divider:div_clk\|D 2 REG LCFF_X29_Y25_N5 2 " "Info: 2: + IC(1.784 ns) + CELL(0.787 ns) = 3.570 ns; Loc. = LCFF_X29_Y25_N5; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.000 ns) 5.209 ns Divider:div_clk\|D~clkctrl 3 COMB CLKCTRL_G10 79 " "Info: 3: + IC(1.639 ns) + CELL(0.000 ns) = 5.209 ns; Loc. = CLKCTRL_G10; Fanout = 79; COMB Node = 'Divider:div_clk\|D~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { Divider:div_clk|D Divider:div_clk|D~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 6.745 ns tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\] 4 REG LCFF_X24_Y28_N1 6 " "Info: 4: + IC(0.999 ns) + CELL(0.537 ns) = 6.745 ns; Loc. = LCFF_X24_Y28_N1; Fanout = 6; REG Node = 'tempo_data:tempo_data0\|contador:Selecao\|anos2\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|anos2[3] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.44 % ) " "Info: Total cell delay = 2.323 ns ( 34.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.422 ns ( 65.56 % ) " "Info: Total interconnect delay = 4.422 ns ( 65.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.745 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|anos2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.745 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} tempo_data:tempo_data0|contador:Selecao|anos2[3] {} } { 0.000ns 0.000ns 1.784ns 1.639ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.750 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.787 ns) 3.570 ns Divider:div_clk\|D 2 REG LCFF_X29_Y25_N5 2 " "Info: 2: + IC(1.784 ns) + CELL(0.787 ns) = 3.570 ns; Loc. = LCFF_X29_Y25_N5; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.000 ns) 5.209 ns Divider:div_clk\|D~clkctrl 3 COMB CLKCTRL_G10 79 " "Info: 3: + IC(1.639 ns) + CELL(0.000 ns) = 5.209 ns; Loc. = CLKCTRL_G10; Fanout = 79; COMB Node = 'Divider:div_clk\|D~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { Divider:div_clk|D Divider:div_clk|D~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 6.750 ns tempo_data:tempo_data0\|contador:Selecao\|aux_dias\[4\] 4 REG LCFF_X21_Y29_N31 7 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 6.750 ns; Loc. = LCFF_X21_Y29_N31; Fanout = 7; REG Node = 'tempo_data:tempo_data0\|contador:Selecao\|aux_dias\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|aux_dias[4] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.41 % ) " "Info: Total cell delay = 2.323 ns ( 34.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.427 ns ( 65.59 % ) " "Info: Total interconnect delay = 4.427 ns ( 65.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.750 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|aux_dias[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.750 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} tempo_data:tempo_data0|contador:Selecao|aux_dias[4] {} } { 0.000ns 0.000ns 1.784ns 1.639ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.745 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|anos2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.745 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} tempo_data:tempo_data0|contador:Selecao|anos2[3] {} } { 0.000ns 0.000ns 1.784ns 1.639ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.750 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|aux_dias[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.750 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} tempo_data:tempo_data0|contador:Selecao|aux_dias[4] {} } { 0.000ns 0.000ns 1.784ns 1.639ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { tempo_data:tempo_data0|contador:Selecao|aux_dias[4] tempo_data:tempo_data0|contador:Selecao|Equal13~0 tempo_data:tempo_data0|contador:Selecao|aux_dias[2]~0 tempo_data:tempo_data0|contador:Selecao|anos2[3]~1 tempo_data:tempo_data0|contador:Selecao|anos2[3]~4 tempo_data:tempo_data0|contador:Selecao|anos2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.167 ns" { tempo_data:tempo_data0|contador:Selecao|aux_dias[4] {} tempo_data:tempo_data0|contador:Selecao|Equal13~0 {} tempo_data:tempo_data0|contador:Selecao|aux_dias[2]~0 {} tempo_data:tempo_data0|contador:Selecao|anos2[3]~1 {} tempo_data:tempo_data0|contador:Selecao|anos2[3]~4 {} tempo_data:tempo_data0|contador:Selecao|anos2[3] {} } { 0.000ns 0.517ns 0.471ns 0.960ns 0.488ns 0.689ns } { 0.000ns 0.438ns 0.398ns 0.275ns 0.271ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.745 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|anos2[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.745 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} tempo_data:tempo_data0|contador:Selecao|anos2[3] {} } { 0.000ns 0.000ns 1.784ns 1.639ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.750 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|aux_dias[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.750 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} tempo_data:tempo_data0|contador:Selecao|aux_dias[4] {} } { 0.000ns 0.000ns 1.784ns 1.639ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tempo_data:tempo_data0\|contador:Selecao\|aux\[0\] reset clk 3.889 ns register " "Info: tsu for register \"tempo_data:tempo_data0\|contador:Selecao\|aux\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is 3.889 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.656 ns + Longest pin register " "Info: + Longest pin to register delay is 10.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns reset 1 PIN PIN_W26 90 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 90; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.404 ns) + CELL(0.275 ns) 8.541 ns tempo_data:tempo_data0\|contador:Selecao\|dec\[3\]~0 2 COMB LCCOMB_X23_Y29_N28 5 " "Info: 2: + IC(7.404 ns) + CELL(0.275 ns) = 8.541 ns; Loc. = LCCOMB_X23_Y29_N28; Fanout = 5; COMB Node = 'tempo_data:tempo_data0\|contador:Selecao\|dec\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.679 ns" { reset tempo_data:tempo_data0|contador:Selecao|dec[3]~0 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.275 ns) 9.767 ns tempo_data:tempo_data0\|contador:Selecao\|aux\[3\]~0 3 COMB LCCOMB_X21_Y27_N12 4 " "Info: 3: + IC(0.951 ns) + CELL(0.275 ns) = 9.767 ns; Loc. = LCCOMB_X21_Y27_N12; Fanout = 4; COMB Node = 'tempo_data:tempo_data0\|contador:Selecao\|aux\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { tempo_data:tempo_data0|contador:Selecao|dec[3]~0 tempo_data:tempo_data0|contador:Selecao|aux[3]~0 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.660 ns) 10.656 ns tempo_data:tempo_data0\|contador:Selecao\|aux\[0\] 4 REG LCFF_X21_Y27_N21 3 " "Info: 4: + IC(0.229 ns) + CELL(0.660 ns) = 10.656 ns; Loc. = LCFF_X21_Y27_N21; Fanout = 3; REG Node = 'tempo_data:tempo_data0\|contador:Selecao\|aux\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { tempo_data:tempo_data0|contador:Selecao|aux[3]~0 tempo_data:tempo_data0|contador:Selecao|aux[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.072 ns ( 19.44 % ) " "Info: Total cell delay = 2.072 ns ( 19.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.584 ns ( 80.56 % ) " "Info: Total interconnect delay = 8.584 ns ( 80.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.656 ns" { reset tempo_data:tempo_data0|contador:Selecao|dec[3]~0 tempo_data:tempo_data0|contador:Selecao|aux[3]~0 tempo_data:tempo_data0|contador:Selecao|aux[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.656 ns" { reset {} reset~combout {} tempo_data:tempo_data0|contador:Selecao|dec[3]~0 {} tempo_data:tempo_data0|contador:Selecao|aux[3]~0 {} tempo_data:tempo_data0|contador:Selecao|aux[0] {} } { 0.000ns 0.000ns 7.404ns 0.951ns 0.229ns } { 0.000ns 0.862ns 0.275ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.731 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.787 ns) 3.570 ns Divider:div_clk\|D 2 REG LCFF_X29_Y25_N5 2 " "Info: 2: + IC(1.784 ns) + CELL(0.787 ns) = 3.570 ns; Loc. = LCFF_X29_Y25_N5; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.000 ns) 5.209 ns Divider:div_clk\|D~clkctrl 3 COMB CLKCTRL_G10 79 " "Info: 3: + IC(1.639 ns) + CELL(0.000 ns) = 5.209 ns; Loc. = CLKCTRL_G10; Fanout = 79; COMB Node = 'Divider:div_clk\|D~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { Divider:div_clk|D Divider:div_clk|D~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 6.731 ns tempo_data:tempo_data0\|contador:Selecao\|aux\[0\] 4 REG LCFF_X21_Y27_N21 3 " "Info: 4: + IC(0.985 ns) + CELL(0.537 ns) = 6.731 ns; Loc. = LCFF_X21_Y27_N21; Fanout = 3; REG Node = 'tempo_data:tempo_data0\|contador:Selecao\|aux\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|aux[0] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.51 % ) " "Info: Total cell delay = 2.323 ns ( 34.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.408 ns ( 65.49 % ) " "Info: Total interconnect delay = 4.408 ns ( 65.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.731 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|aux[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.731 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} tempo_data:tempo_data0|contador:Selecao|aux[0] {} } { 0.000ns 0.000ns 1.784ns 1.639ns 0.985ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.656 ns" { reset tempo_data:tempo_data0|contador:Selecao|dec[3]~0 tempo_data:tempo_data0|contador:Selecao|aux[3]~0 tempo_data:tempo_data0|contador:Selecao|aux[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.656 ns" { reset {} reset~combout {} tempo_data:tempo_data0|contador:Selecao|dec[3]~0 {} tempo_data:tempo_data0|contador:Selecao|aux[3]~0 {} tempo_data:tempo_data0|contador:Selecao|aux[0] {} } { 0.000ns 0.000ns 7.404ns 0.951ns 0.229ns } { 0.000ns 0.862ns 0.275ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.731 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|aux[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.731 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} tempo_data:tempo_data0|contador:Selecao|aux[0] {} } { 0.000ns 0.000ns 1.784ns 1.639ns 0.985ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk s3\[6\] tempo_data:tempo_data0\|contador:Selecao\|anos3\[1\] 17.620 ns register " "Info: tco from clock \"clk\" to destination pin \"s3\[6\]\" through register \"tempo_data:tempo_data0\|contador:Selecao\|anos3\[1\]\" is 17.620 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.734 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.787 ns) 3.570 ns Divider:div_clk\|D 2 REG LCFF_X29_Y25_N5 2 " "Info: 2: + IC(1.784 ns) + CELL(0.787 ns) = 3.570 ns; Loc. = LCFF_X29_Y25_N5; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.000 ns) 5.209 ns Divider:div_clk\|D~clkctrl 3 COMB CLKCTRL_G10 79 " "Info: 3: + IC(1.639 ns) + CELL(0.000 ns) = 5.209 ns; Loc. = CLKCTRL_G10; Fanout = 79; COMB Node = 'Divider:div_clk\|D~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { Divider:div_clk|D Divider:div_clk|D~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.537 ns) 6.734 ns tempo_data:tempo_data0\|contador:Selecao\|anos3\[1\] 4 REG LCFF_X23_Y27_N19 4 " "Info: 4: + IC(0.988 ns) + CELL(0.537 ns) = 6.734 ns; Loc. = LCFF_X23_Y27_N19; Fanout = 4; REG Node = 'tempo_data:tempo_data0\|contador:Selecao\|anos3\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|anos3[1] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.50 % ) " "Info: Total cell delay = 2.323 ns ( 34.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.411 ns ( 65.50 % ) " "Info: Total interconnect delay = 4.411 ns ( 65.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|anos3[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} tempo_data:tempo_data0|contador:Selecao|anos3[1] {} } { 0.000ns 0.000ns 1.784ns 1.639ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.636 ns + Longest register pin " "Info: + Longest register to pin delay is 10.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tempo_data:tempo_data0\|contador:Selecao\|anos3\[1\] 1 REG LCFF_X23_Y27_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y27_N19; Fanout = 4; REG Node = 'tempo_data:tempo_data0\|contador:Selecao\|anos3\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tempo_data:tempo_data0|contador:Selecao|anos3[1] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.150 ns) 1.165 ns tempo_data:tempo_data0\|td3\[2\]~2 2 COMB LCCOMB_X21_Y28_N8 7 " "Info: 2: + IC(1.015 ns) + CELL(0.150 ns) = 1.165 ns; Loc. = LCCOMB_X21_Y28_N8; Fanout = 7; COMB Node = 'tempo_data:tempo_data0\|td3\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { tempo_data:tempo_data0|contador:Selecao|anos3[1] tempo_data:tempo_data0|td3[2]~2 } "NODE_NAME" } } { "tempo_data.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/tempo_data.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.689 ns) + CELL(0.420 ns) 7.274 ns seg7:conversor3\|Mux6~0 3 COMB LCCOMB_X64_Y8_N0 1 " "Info: 3: + IC(5.689 ns) + CELL(0.420 ns) = 7.274 ns; Loc. = LCCOMB_X64_Y8_N0; Fanout = 1; COMB Node = 'seg7:conversor3\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { tempo_data:tempo_data0|td3[2]~2 seg7:conversor3|Mux6~0 } "NODE_NAME" } } { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/seg7.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(2.632 ns) 10.636 ns s3\[6\] 4 PIN PIN_W24 0 " "Info: 4: + IC(0.730 ns) + CELL(2.632 ns) = 10.636 ns; Loc. = PIN_W24; Fanout = 0; PIN Node = 's3\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.362 ns" { seg7:conversor3|Mux6~0 s3[6] } "NODE_NAME" } } { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.202 ns ( 30.11 % ) " "Info: Total cell delay = 3.202 ns ( 30.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.434 ns ( 69.89 % ) " "Info: Total interconnect delay = 7.434 ns ( 69.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.636 ns" { tempo_data:tempo_data0|contador:Selecao|anos3[1] tempo_data:tempo_data0|td3[2]~2 seg7:conversor3|Mux6~0 s3[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.636 ns" { tempo_data:tempo_data0|contador:Selecao|anos3[1] {} tempo_data:tempo_data0|td3[2]~2 {} seg7:conversor3|Mux6~0 {} s3[6] {} } { 0.000ns 1.015ns 5.689ns 0.730ns } { 0.000ns 0.150ns 0.420ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|anos3[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.734 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} tempo_data:tempo_data0|contador:Selecao|anos3[1] {} } { 0.000ns 0.000ns 1.784ns 1.639ns 0.988ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.636 ns" { tempo_data:tempo_data0|contador:Selecao|anos3[1] tempo_data:tempo_data0|td3[2]~2 seg7:conversor3|Mux6~0 s3[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.636 ns" { tempo_data:tempo_data0|contador:Selecao|anos3[1] {} tempo_data:tempo_data0|td3[2]~2 {} seg7:conversor3|Mux6~0 {} s3[6] {} } { 0.000ns 1.015ns 5.689ns 0.730ns } { 0.000ns 0.150ns 0.420ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sel\[0\] s3\[6\] 12.863 ns Longest " "Info: Longest tpd from source pin \"sel\[0\]\" to destination pin \"s3\[6\]\" is 12.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[0\] 1 PIN PIN_N25 47 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 47; PIN Node = 'sel\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.122 ns) + CELL(0.271 ns) 3.392 ns tempo_data:tempo_data0\|td3\[2\]~2 2 COMB LCCOMB_X21_Y28_N8 7 " "Info: 2: + IC(2.122 ns) + CELL(0.271 ns) = 3.392 ns; Loc. = LCCOMB_X21_Y28_N8; Fanout = 7; COMB Node = 'tempo_data:tempo_data0\|td3\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { sel[0] tempo_data:tempo_data0|td3[2]~2 } "NODE_NAME" } } { "tempo_data.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/tempo_data.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.689 ns) + CELL(0.420 ns) 9.501 ns seg7:conversor3\|Mux6~0 3 COMB LCCOMB_X64_Y8_N0 1 " "Info: 3: + IC(5.689 ns) + CELL(0.420 ns) = 9.501 ns; Loc. = LCCOMB_X64_Y8_N0; Fanout = 1; COMB Node = 'seg7:conversor3\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { tempo_data:tempo_data0|td3[2]~2 seg7:conversor3|Mux6~0 } "NODE_NAME" } } { "seg7.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/seg7.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(2.632 ns) 12.863 ns s3\[6\] 4 PIN PIN_W24 0 " "Info: 4: + IC(0.730 ns) + CELL(2.632 ns) = 12.863 ns; Loc. = PIN_W24; Fanout = 0; PIN Node = 's3\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.362 ns" { seg7:conversor3|Mux6~0 s3[6] } "NODE_NAME" } } { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.322 ns ( 33.60 % ) " "Info: Total cell delay = 4.322 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.541 ns ( 66.40 % ) " "Info: Total interconnect delay = 8.541 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.863 ns" { sel[0] tempo_data:tempo_data0|td3[2]~2 seg7:conversor3|Mux6~0 s3[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.863 ns" { sel[0] {} sel[0]~combout {} tempo_data:tempo_data0|td3[2]~2 {} seg7:conversor3|Mux6~0 {} s3[6] {} } { 0.000ns 0.000ns 2.122ns 5.689ns 0.730ns } { 0.000ns 0.999ns 0.271ns 0.420ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tempo_data:tempo_data0\|contador:Selecao\|aux_dias\[4\] sel\[1\] clk 3.202 ns register " "Info: th for register \"tempo_data:tempo_data0\|contador:Selecao\|aux_dias\[4\]\" (data pin = \"sel\[1\]\", clock pin = \"clk\") is 3.202 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.750 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.784 ns) + CELL(0.787 ns) 3.570 ns Divider:div_clk\|D 2 REG LCFF_X29_Y25_N5 2 " "Info: 2: + IC(1.784 ns) + CELL(0.787 ns) = 3.570 ns; Loc. = LCFF_X29_Y25_N5; Fanout = 2; REG Node = 'Divider:div_clk\|D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { clk Divider:div_clk|D } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.639 ns) + CELL(0.000 ns) 5.209 ns Divider:div_clk\|D~clkctrl 3 COMB CLKCTRL_G10 79 " "Info: 3: + IC(1.639 ns) + CELL(0.000 ns) = 5.209 ns; Loc. = CLKCTRL_G10; Fanout = 79; COMB Node = 'Divider:div_clk\|D~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { Divider:div_clk|D Divider:div_clk|D~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/divider.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 6.750 ns tempo_data:tempo_data0\|contador:Selecao\|aux_dias\[4\] 4 REG LCFF_X21_Y29_N31 7 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 6.750 ns; Loc. = LCFF_X21_Y29_N31; Fanout = 7; REG Node = 'tempo_data:tempo_data0\|contador:Selecao\|aux_dias\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|aux_dias[4] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.41 % ) " "Info: Total cell delay = 2.323 ns ( 34.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.427 ns ( 65.59 % ) " "Info: Total interconnect delay = 4.427 ns ( 65.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.750 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|aux_dias[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.750 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} tempo_data:tempo_data0|contador:Selecao|aux_dias[4] {} } { 0.000ns 0.000ns 1.784ns 1.639ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.814 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sel\[1\] 1 PIN PIN_N26 25 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 25; PIN Node = 'sel\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "Relogio.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/Relogio.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.293 ns) + CELL(0.438 ns) 3.730 ns tempo_data:tempo_data0\|contador:Selecao\|aux_dias~7 2 COMB LCCOMB_X21_Y29_N30 1 " "Info: 2: + IC(2.293 ns) + CELL(0.438 ns) = 3.730 ns; Loc. = LCCOMB_X21_Y29_N30; Fanout = 1; COMB Node = 'tempo_data:tempo_data0\|contador:Selecao\|aux_dias~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { sel[1] tempo_data:tempo_data0|contador:Selecao|aux_dias~7 } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.814 ns tempo_data:tempo_data0\|contador:Selecao\|aux_dias\[4\] 3 REG LCFF_X21_Y29_N31 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.814 ns; Loc. = LCFF_X21_Y29_N31; Fanout = 7; REG Node = 'tempo_data:tempo_data0\|contador:Selecao\|aux_dias\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { tempo_data:tempo_data0|contador:Selecao|aux_dias~7 tempo_data:tempo_data0|contador:Selecao|aux_dias[4] } "NODE_NAME" } } { "contador.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/CD2_Relogio - Cópia/contador.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 39.88 % ) " "Info: Total cell delay = 1.521 ns ( 39.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.293 ns ( 60.12 % ) " "Info: Total interconnect delay = 2.293 ns ( 60.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.814 ns" { sel[1] tempo_data:tempo_data0|contador:Selecao|aux_dias~7 tempo_data:tempo_data0|contador:Selecao|aux_dias[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.814 ns" { sel[1] {} sel[1]~combout {} tempo_data:tempo_data0|contador:Selecao|aux_dias~7 {} tempo_data:tempo_data0|contador:Selecao|aux_dias[4] {} } { 0.000ns 0.000ns 2.293ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.750 ns" { clk Divider:div_clk|D Divider:div_clk|D~clkctrl tempo_data:tempo_data0|contador:Selecao|aux_dias[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.750 ns" { clk {} clk~combout {} Divider:div_clk|D {} Divider:div_clk|D~clkctrl {} tempo_data:tempo_data0|contador:Selecao|aux_dias[4] {} } { 0.000ns 0.000ns 1.784ns 1.639ns 1.004ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.814 ns" { sel[1] tempo_data:tempo_data0|contador:Selecao|aux_dias~7 tempo_data:tempo_data0|contador:Selecao|aux_dias[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.814 ns" { sel[1] {} sel[1]~combout {} tempo_data:tempo_data0|contador:Selecao|aux_dias~7 {} tempo_data:tempo_data0|contador:Selecao|aux_dias[4] {} } { 0.000ns 0.000ns 2.293ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 20 14:17:52 2011 " "Info: Processing ended: Mon Jun 20 14:17:52 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
