library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity nand_gate is
	 port(
		 a : in STD_LOGIC;
		 b : in STD_LOGIC;
		 c : out STD_LOGIC
	     );
end nand_gate;



architecture nand of nand_gate is
begin


	c<=not(a and b);

end nand;
