
AVRASM ver. 2.1.51  D:\Kyrsovoy Proect po Electronike\Kursovoi GIT\Babadustov_A_O_Assembler\Babadustov_SM11-71\Babadustov_SM11-71\Babadustov_SM11-71.asm Mon Dec 06 15:21:02 2021

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\AVR Studio 5.1\extensions\Atmel\AVRAssembler\2.1.51.17\AvrAssembler/Include\m16def.inc'
D:\Kyrsovoy Proect po Electronike\Kursovoi GIT\Babadustov_A_O_Assembler\Babadustov_SM11-71\Babadustov_SM11-71\Babadustov_SM11-71.asm(29): Including file 'C:\Program Files (x86)\Atmel\AVR Studio 5.1\extensions\Atmel\AVRAssembler\2.1.51.17\AvrAssembler/Include\m16def.inc'
                 
                 ;*************************************
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16.xml ************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m16def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega16
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega16
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M16DEF_INC_
                 #define _M16DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega16
                 #pragma AVRPART ADMIN PART_NAME ATmega16
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x94
                 .equ	SIGNATURE_002	= 0x03
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	OCR0	= 0x3c
                 .equ	GICR	= 0x3b
                 .equ	GIFR	= 0x3a
                 .equ	TIMSK	= 0x39
                 .equ	TIFR	= 0x38
                 .equ	SPMCSR	= 0x37
                 .equ	TWCR	= 0x36
                 .equ	MCUCR	= 0x35
                 .equ	MCUCSR	= 0x34
                 .equ	TCCR0	= 0x33
                 .equ	TCNT0	= 0x32
                 .equ	OSCCAL	= 0x31
                 .equ	OCDR	= 0x31
                 .equ	SFIOR	= 0x30
                 .equ	TCCR1A	= 0x2f
                 .equ	TCCR1B	= 0x2e
                 .equ	TCNT1L	= 0x2c
                 .equ	TCNT1H	= 0x2d
                 .equ	OCR1AL	= 0x2a
                 .equ	OCR1AH	= 0x2b
                 .equ	OCR1BL	= 0x28
                 .equ	OCR1BH	= 0x29
                 .equ	ICR1L	= 0x26
                 .equ	ICR1H	= 0x27
                 .equ	TCCR2	= 0x25
                 .equ	TCNT2	= 0x24
                 .equ	OCR2	= 0x23
                 .equ	ASSR	= 0x22
                 .equ	WDTCR	= 0x21
                 .equ	UBRRH	= 0x20
                 .equ	UCSRC	= 0x20
                 .equ	EEARL	= 0x1e
                 .equ	EEARH	= 0x1f
                 .equ	EEDR	= 0x1d
                 .equ	EECR	= 0x1c
                 .equ	PORTA	= 0x1b
                 .equ	DDRA	= 0x1a
                 .equ	PINA	= 0x19
                 .equ	PORTB	= 0x18
                 .equ	DDRB	= 0x17
                 .equ	PINB	= 0x16
                 .equ	PORTC	= 0x15
                 .equ	DDRC	= 0x14
                 .equ	PINC	= 0x13
                 .equ	PORTD	= 0x12
                 .equ	DDRD	= 0x11
                 .equ	PIND	= 0x10
                 .equ	SPDR	= 0x0f
                 .equ	SPSR	= 0x0e
                 .equ	SPCR	= 0x0d
                 .equ	UDR	= 0x0c
                 .equ	UCSRA	= 0x0b
                 .equ	UCSRB	= 0x0a
                 .equ	UBRRL	= 0x09
                 .equ	ACSR	= 0x08
                 .equ	ADMUX	= 0x07
                 .equ	ADCSRA	= 0x06
                 .equ	ADCH	= 0x05
                 .equ	ADCL	= 0x04
                 .equ	TWDR	= 0x03
                 .equ	TWAR	= 0x02
                 .equ	TWSR	= 0x01
                 .equ	TWBR	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TCCR0 - Timer/Counter Control Register
                 .equ	CS00	= 0	; Clock Select 1
                 .equ	CS01	= 1	; Clock Select 1
                 .equ	CS02	= 2	; Clock Select 2
                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                 .equ	CTC0	= WGM01	; For compatibility
                 .equ	COM00	= 4	; Compare match Output Mode 0
                 .equ	COM01	= 5	; Compare Match Output Mode 1
                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                 .equ	PWM0	= WGM00	; For compatibility
                 .equ	FOC0	= 7	; Force Output Compare
                 
                 ; TCNT0 - Timer/Counter Register
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0 - Output Compare Register
                 .equ	OCR0_0	= 0	; 
                 .equ	OCR0_1	= 1	; 
                 .equ	OCR0_2	= 2	; 
                 .equ	OCR0_3	= 3	; 
                 .equ	OCR0_4	= 4	; 
                 .equ	OCR0_5	= 5	; 
                 .equ	OCR0_6	= 6	; 
                 .equ	OCR0_7	= 7	; 
                 
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0	= 1	; Output Compare Flag 0
                 
                 ; SFIOR - Special Function IO Register
                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	FOC1B	= 2	; Force Output Compare 1B
                 .equ	FOC1A	= 3	; Force Output Compare 1A
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	CTC10	= WGM12	; For compatibility
                 .equ	CTC1	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	CTC11	= WGM13	; For compatibility
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; GICR - General Interrupt Control Register
                 .equ	GIMSK	= GICR	; For compatibility
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	INT2	= 5	; External Interrupt Request 2 Enable
                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                 
                 ; GIFR - General Interrupt Flag Register
                 .equ	INTF2	= 5	; External Interrupt Flag 2
                 .equ	INTF0	= 6	; External Interrupt Flag 0
                 .equ	INTF1	= 7	; External Interrupt Flag 1
                 
                 ; MCUCR - General Interrupt Control Register
                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	ISC2	= 6	; Interrupt Sense Control 2
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEWE	= 1	; EEPROM Write Enable
                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                 .equ	EEWEE	= EEMWE	; For compatibility
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 .equ	SM0	= 4	; Sleep Mode Select
                 .equ	SM1	= 5	; Sleep Mode Select
                 .equ	SE	= 6	; Sleep Enable
                 .equ	SM2	= 7	; Sleep Mode Select
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	MCUSR	= MCUCSR	; For compatibility
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	EXTREF	= EXTRF	; For compatibility
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 .equ	JTRF	= 4	; JTAG Reset Flag
                 .equ	JTD	= 7	; JTAG Interface Disable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; SFIOR - Special function I/O register
                 ;.equ	PSR10	= 0	; Prescaler reset
                 .equ	PSR2	= 1	; Prescaler reset
                 .equ	PUD	= 2	; Pull-up Disable
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                 .equ	OCF2	= 7	; Output Compare Flag 2
                 
                 ; TCCR2 - Timer/Counter2 Control Register
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM21	= 3	; Waveform Generation Mode
                 .equ	CTC2	= WGM21	; For compatibility
                 .equ	COM20	= 4	; Compare Output Mode bit 0
                 .equ	COM21	= 5	; Compare Output Mode bit 1
                 .equ	WGM20	= 6	; Waveform Genration Mode
                 .equ	PWM2	= WGM20	; For compatibility
                 .equ	FOC2	= 7	; Force Output Compare
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2 - Timer/Counter2 Output Compare Register
                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** USART ************************
                 ; UDR - USART I/O Data Register
                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSRA - USART Control and Status Register A
                 .equ	USR	= UCSRA	; For compatibility
                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                 .equ	U2X	= 1	; Double the USART transmission speed
                 .equ	UPE	= 2	; Parity Error
                 .equ	PE	= UPE	; For compatibility
                 .equ	DOR	= 3	; Data overRun
                 .equ	FE	= 4	; Framing Error
                 .equ	UDRE	= 5	; USART Data Register Empty
                 .equ	TXC	= 6	; USART Transmitt Complete
                 .equ	RXC	= 7	; USART Receive Complete
                 
                 ; UCSRB - USART Control and Status Register B
                 .equ	UCR	= UCSRB	; For compatibility
                 .equ	TXB8	= 0	; Transmit Data Bit 8
                 .equ	RXB8	= 1	; Receive Data Bit 8
                 .equ	UCSZ2	= 2	; Character Size
                 .equ	CHR9	= UCSZ2	; For compatibility
                 .equ	TXEN	= 3	; Transmitter Enable
                 .equ	RXEN	= 4	; Receiver Enable
                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSRC - USART Control and Status Register C
                 .equ	UCPOL	= 0	; Clock Polarity
                 .equ	UCSZ0	= 1	; Character Size
                 .equ	UCSZ1	= 2	; Character Size
                 .equ	USBS	= 3	; Stop Bit Select
                 .equ	UPM0	= 4	; Parity Mode Bit 0
                 .equ	UPM1	= 5	; Parity Mode Bit 1
                 .equ	UMSEL	= 6	; USART Mode Select
                 .equ	URSEL	= 7	; Register Select
                 
                 .equ	UBRRHI	= UBRRH	; For compatibility
                 
                 ; ***** TWI **************************
                 ; TWBR - TWI Bit Rate register
                 .equ	I2BR	= TWBR	; For compatibility
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	I2CR	= TWCR	; For compatibility
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	I2IE	= TWIE	; For compatibility
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	I2EN	= TWEN	; For compatibility
                 .equ	ENI2C	= TWEN	; For compatibility
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	I2WC	= TWWC	; For compatibility
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	I2STO	= TWSTO	; For compatibility
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	I2STA	= TWSTA	; For compatibility
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	I2EA	= TWEA	; For compatibility
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 .equ	I2INT	= TWINT	; For compatibility
                 
                 ; TWSR - TWI Status Register
                 .equ	I2SR	= TWSR	; For compatibility
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWS0	= TWPS0	; For compatibility
                 .equ	I2GCE	= TWPS0	; For compatibility
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS1	= TWPS1	; For compatibility
                 .equ	TWS3	= 3	; TWI Status
                 .equ	I2S3	= TWS3	; For compatibility
                 .equ	TWS4	= 4	; TWI Status
                 .equ	I2S4	= TWS4	; For compatibility
                 .equ	TWS5	= 5	; TWI Status
                 .equ	I2S5	= TWS5	; For compatibility
                 .equ	TWS6	= 6	; TWI Status
                 .equ	I2S6	= TWS6	; For compatibility
                 .equ	TWS7	= 7	; TWI Status
                 .equ	I2S7	= TWS7	; For compatibility
                 
                 ; TWDR - TWI Data register
                 .equ	I2DR	= TWDR	; For compatibility
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	I2AR	= TWAR	; For compatibility
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; SFIOR - Special Function IO Register
                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register
                 .equ	ADCSR	= ADCSRA	; For compatibility
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; When this bit is written to one,the Timer/Counter2 prescaler will be reset.The bit will be cleared by hardware after the operation is performed.Writing a zero to this bit will have no effect.This bit will always be read as zero if Timer/C                 ounter2 is clocked by the internal CPU clock.If this bit is written when Timer/Counter2 is operating in asynchronous mode,the bit will remain one until the prescaler has been reset.
                 .equ	ADFR	= ADATE	; For compatibility
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; SFIOR - Special Function IO Register
                 .equ	ADTS0	= 5	; ADC Auto Trigger Source 0
                 .equ	ADTS1	= 6	; ADC Auto Trigger Source 1
                 .equ	ADTS2	= 7	; ADC Auto Trigger Source 2
                 
                 
                 ; ***** JTAG *************************
                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                 .equ	IDRD	= OCDR7	; For compatibility
                 
                 ; MCUCSR - MCU Control And Status Register
                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                 ;.equ	JTD	= 7	; JTAG Interface Disable
                 
                 
                 ; ***** BOOT_LOAD ********************
                 ; SPMCSR - Store Program Memory Control Register
                 .equ	SPMCR	= SPMCSR	; For compatibility
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read While Write section read enable
                 .equ	ASRE	= RWWSRE	; For compatibility
                 .equ	RWWSB	= 6	; Read While Write Section Busy
                 .equ	ASB	= RWWSB	; For compatibility
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 
                 ; ***** PORTA ************************
                 ; PORTA - Port A Data Register
                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                 .equ	PA0	= 0	; For compatibility
                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                 .equ	PA1	= 1	; For compatibility
                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                 .equ	PA2	= 2	; For compatibility
                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                 .equ	PA3	= 3	; For compatibility
                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                 .equ	PA4	= 4	; For compatibility
                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                 .equ	PA5	= 5	; For compatibility
                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                 .equ	PA6	= 6	; For compatibility
                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                 .equ	PA7	= 7	; For compatibility
                 
                 ; DDRA - Port A Data Direction Register
                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                 
                 ; PINA - Port A Input Pins
                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                 .equ	PC7	= 7	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDTOE	= 4	; RW
                 .equ	WDDE	= WDTOE	; For compatibility
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	BODEN	= 6	; Brown out detector enable
                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	CKOPT	= 4	; Oscillator Options
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	JTAGEN	= 6	; Enable JTAG
                 .equ	OCDEN	= 7	; Enable OCD
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x1fff	; Note: Word address
                 .equ	IOEND	= 0x003f
                 .equ	SRAM_START	= 0x0060
                 .equ	SRAM_SIZE	= 1024
                 .equ	RAMEND	= 0x045f
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x01ff
                 .equ	EEPROMEND	= 0x01ff
                 .equ	EEADRBITS	= 9
                 #pragma AVRPART MEMORY PROG_FLASH 16384
                 #pragma AVRPART MEMORY EEPROM 512
                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0x1c00
                 .equ	NRWW_STOP_ADDR	= 0x1fff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0x1bff
                 .equ	PAGESIZE	= 64
                 .equ	FIRSTBOOTSTART	= 0x1f80
                 .equ	SECONDBOOTSTART	= 0x1f00
                 .equ	THIRDBOOTSTART	= 0x1e00
                 .equ	FOURTHBOOTSTART	= 0x1c00
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	OC2addr	= 0x0006	; Timer/Counter2 Compare Match
                 .equ	OVF2addr	= 0x0008	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x000c	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x000e	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x0010	; Timer/Counter1 Overflow
                 .equ	OVF0addr	= 0x0012	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x0014	; Serial Transfer Complete
                 .equ	URXCaddr	= 0x0016	; USART, Rx Complete
                 .equ	UDREaddr	= 0x0018	; USART Data Register Empty
                 .equ	UTXCaddr	= 0x001a	; USART, Tx Complete
                 .equ	ADCCaddr	= 0x001c	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x001e	; EEPROM Ready
                 .equ	ACIaddr	= 0x0020	; Analog Comparator
                 .equ	TWIaddr	= 0x0022	; 2-wire Serial Interface
                 .equ	INT2addr	= 0x0024	; External Interrupt Request 2
                 .equ	OC0addr	= 0x0026	; Timer/Counter0 Compare Match
                 .equ	SPMRaddr	= 0x0028	; Store Program Memory Ready
                 
                 .equ	INT_VECTORS_SIZE	= 42	; size in words
                 
                 #endif  /* _M16DEF_INC_ */
                 
                 
                 ;* Title:          contr_UART.asm
                 ;* Device          ATmega16
                 ;* Clock frequency:„астота кв.резонатора 9,216 mHz
                 ;*************************************
                 ; учебна€
                 ;*************************************
                 ;ѕрограмма  осуществл€ет обмен по интерфейсу RS-232 между персональным компьютером
                 ;и макетной платой.¬ макетной плате устанавливаетс€ микроконтроллер ATmega16
                 ;с программируемым последовательным портом  USART. ѕреобразование в интерфейс 
                 ;RS-232 выполн€етс€ микросхемой Max232, установленной в макетной плате.
                 ;ѕередача/прием данных по USART осуществл€етс€ со следующими параметрами:
                 ;а)скорость обмена 19200бит/сек;
                 ;б)формат посылки 11 бит информации:
                 ;      -  старт-бит;
                 ;      -  8 бит данных;
                 ;      -  бит контрол€ четности - дополнение до нечетности;
                 ;      -  один стоп бит.
                 ;¬ыводы USART(RXD) PD0 (вход),(TXD) PD1(выход)
                 ;ѕротокол обмена : 
                 ;1.–аз в секунду плата будет оправл€ть значени€ напр€жени€ источников, округлЄнное до дес€тых. 
                 ;	¬ первом байте будет находитьс€ значение напр€жени€ первого источника, во втором байте значение напр€жени€ второго источника. 
                 ;2.¬ случае падени€ напр€жени€ ниже порогового на одном из источников, будет отправл€тьс€ два байта: 
                 ;	ѕервый байт будет содержать в себе все еденицы, второй байт будет содержать в себе номер неисправного источника. 
                 ;3.√оловное устройство может по команде оператора самосто€тельно переключить источник питани€:
                 ;	Ѕудет отправл€тьс€ один байт с номером источника, на который нужно переключитьс€. 
                 ;***********************************************
                 ;***********************************************
                 .include "m16def.inc";"C:\Program Files (x86)\Atmel\AVR Tools\AvrAssembler\Appnotes\m16def.inc"
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega16.xml ************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m16def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega16
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega16
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M16DEF_INC_
                 
                 #endif  /* _M16DEF_INC_ */
                 
                 ; присоединение файла описаний; 
                 .list                   ;включение листинга                                                                      
                 ;*******************
                 ;*******************
                 ; Register Variables
                 ;*******************
                 .def temp_L     =R16
                 .def temp_H     =R17
                 ; 
                 .def Voltage1     =R18 
                 .def Voltage2   =R19
                 .def Current_Sourse = R20
                 .def Err_Sourse1 = R21
                 .def Err_Sourse2 = R22
                 .def Trans1 = R23
                 .def Trans2 = R24
                 .def  cou_ADC    =R25
                 ;*******************
                 .def Byte_fl    =R2; байт флагов
                 .def  ADC_h      =R3
                 .def  ADC_l      =R4
                 .def Cou_Rec    =R5;счетчик прин€тых байт
                 .def Cou_Tran   =R6;счетчик переданных байт
                 .def c_sumREC   =R7;контр сумма прин. байт
                 .def c_sumTRAN  =R8;контр сумма переданных байт
                 ;-----------------
                 .equ   F_receive   =1;флаг прин€того запроса
                 .equ   F_trans    =2;флаг завершени€ передачи
                 .equ  F_iz_kan    =0;флаг изменени€ канала:0 1-й источник.1 2-й источник
                 .equ  F_end_ADC   =1;флаг завершени€ (Val_N_ADC) преобразований ј÷ѕ
                 ;******************* 
                 ; Constants
                 ;*****************
                 .equ Val_Voltage_Measurement=50;величина константы,опр. врем€ через которое будет отправл€тьс€ значение напр€жени€ источников 
                 .equ   Val_N_ADC    =4;колич-во преобразований ј÷ѕ(1,2,4,8.16..)
                 ;========================================
                 ; оличество байт обмена с ѕЁ¬ћ
                 ;----------------------------------------
                 .equ	VAL_TR  =2
                 .equ	VAL_REC =1
                 .equ	VAL_time =17;35 переполнений соответствуют 1 сек
                 .equ	Master_Adress = 0b01010101; јдрес мастера
                 .equ	My_Adress = 0b01010100; јдрес платы
                 ;***************************************
                 ;Variable
                 ;***************************************
                 .DSEG 
                 ;ѕока что тут ничего нет, но может понадобитьс€.
                 
                 ;***************************************
                 .cseg
                 .org $0000
000000 c028      rjmp Init
                 ;****************
                 ;****************
                 .org  INT0addr;=$002	;External Interrupt0 Vector Address
000002 9518      reti;
                 ;----------------
                 .org  INT1addr;=$004	;External Interrupt1 Vector Address
000004 9518      reti
                 .org  OC2addr; =$006	;Output Compare2 Interrupt Vector Address
000006 9518      reti
                 .org  OVF2addr;=$008	;Overflow2 Interrupt Vector Address
000008 9518      reti 
                 .org  ICP1addr;=$00A	;Input Capture1 Interrupt Vector Address
00000a 9518      reti
                 .org  OC1Aaddr;=$00C	;Output Compare1A Interrupt Vector Address
                 //rjmp  Time_OUT
00000c 9518      reti
                 .org  OC1Baddr;=$00E	;Output Compare1B Interrupt Vector Address
00000e 9518      reti
                 .org  OVF1addr;=$010	;Overflow1 Interrupt Vector Address
000010 9518      reti
                 .org  OVF0addr;=$012	;Overflow0 Interrupt Vector Address
                 //rjmp  time_d_k ;
000012 9518      reti
                 .org  SPIaddr; =$014	;SPI Interrupt Vector Address
000014 9518      reti
                 .org  URXCaddr;=$016	;UART Receive Complete Interrupt Vector Address
000016 c097      rjmp  REC_date
                 .org  UDREaddr;=$018	;UART Data Register Empty Interrupt Vector Address
000018 9518      reti
                 .org UTXCaddr; =$01A	;UART Transmit Complete Interrupt Vector Address
00001a c0d0      rjmp  TRANdate
                 .org ADCCaddr; =$01C	;ADC Interrupt Vector Address
00001c 9518      reti
                 .org ERDYaddr; =$01E	;EEPROM Interrupt Vector Address
00001e 9518      reti
                 .org ACIaddr;  =$020	;Analog Comparator Interrupt Vector Address
000020 9518      reti
                 .org TWIaddr;  =$022    ;Irq. vector address for Two-Wire Interface
000022 9518      reti
                 .org INT2addr; =$024    ;External Interrupt2 Vector Address
000024 9518      reti
                 .org OC0addr;  =$026    ;Output Compare0 Interrupt Vector Address
000026 9518      reti
                 .org SPMRaddr; =$028    ;Store Program Memory Ready Interrupt Vector Address
000028 9518      reti
                 ;***********************************
                 ; Start Of Main Program
                 ;***********************************
                 Init:
000029 e50f             ldi   temp_L,LOW(RAMEND);выбор вершины стека
00002a bf0d      	   out   SPL, temp_L;”казатель стека 
00002b e004      	   ldi   temp_L,HIGH(RAMEND)
00002c bf0e      	   out   SPH,temp_L
                 ;
                 ; ------»нициализаци€ портов B/D
                 Init_B: ;   этому порту подключены реле. PB0 - реле 1, PB1 - реле 2, PB2 - реле 3, PB3 - реле 4.
00002d e10f             ldi   temp_L,0b00011111;PC0-PC4-выходы, остальные выводы не используютс€.
00002e bb07      	   out   DDRB,temp_L
00002f ee00      	   ldi   temp_L,0b11100000;Ќачальное состо€ние PC0-PC3 должно быть низким т.к ещЄ не определены уровни питани€ V1 и V2. »значально устанавливаем приемопередатчик на прием.   
000030 bb08      	   out   PORTB,temp_L;
                 ;
                 Init_D:
000031 e002             ldi   temp_L,0b00000010;PD1-выход(Txd0), PD0-вход(Rxd0), остальные выводы не используютс€.
000032 bb01      	   out   DDRD,temp_L
000033 ef0f      	   ldi   temp_L,0b11111111;   
000034 bb02      	   out   PORTD,temp_L;
                 ;
                 ;INIT USART
000035 e00e             ldi   temp_L,14;(„астота кв. 9,216 м√ц,скорость обмена 19200),U2X0=0,
000036 e010             ldi   temp_H,00 
000037 b909      	   out   UBRRL,temp_L;
000038 bd10      	   out   UBRRH,temp_H
000039 e900      	   ldi   temp_L,(1<<RXEN)|(1<<RXCIE);UCSZ2=0,UCSZ1=1,UCSZ0=1 - 8 bit
00003a b90a      	   out   UCSRB,temp_L
00003b ea06      	   ldi   temp_L,(1<<URSEL)|(1<<UCSZ0)|(1<<UCSZ1)|(1<<UPM1);- 1 stop bit,
00003c bd00      	   out   UCSRC,temp_L;
                 	   
                 ; ---  »нициализаци€  таймера TCNT0
                 
                 ;
                 ;      »нициализаци€  таймера TCNT1 этот таймер будет использоватьс€ дл€ отсчета одной секунды дл€ отправки значений напр€жени€. 
00003d e000             ldi   temp_L,00;compare A,(COM1A1,COM1A0=00) OC1A disconnect
00003e bd0f             out   TCCR1A,temp_L;
00003f e008      	   ldi   temp_L,(1<<WGM12);WGM13=0,WGM12=1,WGM11=0,WGM10=0,режим CTC
                 ;                             No clock source,CS42,CS41,CS40=000
000040 bd0e      	   out   TCCR1B,temp_L;(No prescaling CS10=1
000041 ed18      	   ldi   temp_H,0xD8  ; time_out 6mcek - 0,006*9216000=55296(D800)
000042 e000      	   ldi   temp_L,0x00  ;
000043 bd1b             out   OCR1AH,temp_H
000044 bd0a      	   out   OCR1AL,temp_L
                 ;
                        
000045 2422             clr   Byte_fl
                 
                 
                 
000046 9478             sei             ;разрешаем прерывани€
                 
                 ;==================================================
                 ;начало цикла программы
                 /*¬ основном цикле программы должно непрерывно происходить сн€тие значений напр€жений источников питани€. ќпределение ошибки должно происходить сразу после сн€ти€ значени€. 
                 ќтправка значений напр€жени€ будет происходить по прерыванию от таймера.
                 ѕриЄм команды переключени€ питани€ происходит по прерыванию.
                 „то необходимо сделать: 
                 1.—делать подпрограмму работы ADC(¬ ней будут записыватьс€ значени€ Voltage1 и Voltage2 ) и изменени€ канала
                 2.—делать универсальную подпрограмму отправки данных(Ќеобходимо ввести два регистра(Trans1, Trans2), в которые будут помещатьс€ данные дл€ передачи) ќна будет называтьс€ Transceive
                 3.—делать подпрограмму обработки прерывани€ с таймера(¬ ней будут заполн€тьс€ Trans1 и Trans2, значени€ надо брать из Volage1 и Voltage2. «атем вызываетс€ подпрограмма передачи)
                 4.–азобратьс€ с округлением значений напр€жени€.
                 5.Ќаписать подпрограмму voltege_drop_handler. ¬ ней переключаетс€ источник напр€жени€, заполн€ютс€ переменные Trans1 и Trans2, затем вызываетс€ подпрограмма передачи)
                 6.¬ овтвет на запрос на переключение нужно отправл€ть ответ о статусе выполнени€ Trans1 будет идентификвтором ответа. 
                 	Trans2 будет содержать ответ: 
                 	а) ќпераци€ проведена успешно
                 	б) ќпераци€ не выполнена: напр€жение на источнике ниже допустимого
                 	в) ќпераци€ не выполнена: ошибка приема команды
                 7. Ќадо добавить возможность полного отключени€ питани€ аппарата. ѕитание платы енезависимое, поэтому после отключени€ аппарат можно будет снова включить.
                 */
                 ;==================================================
                 Start: 
000047 fc21      		sbrc   Byte_fl,F_receive;проверка флага прин€того запроса
000048 c065      		rjmp Receive 	
000049 d001      		rcall get_Voltage; ¬ процессе написани€
00004a cffc      		rjmp Start	
                 
                 get_Voltage:
00004b d015      		rcall	start_ADC
00004c d005      		rcall	wait_ADC
00004d d008      		rcall	izm_Nkan; Ќеобходимо разобратьс€ и подпривить izm_Nkan
00004e d012      		rcall	start_ADC
00004f d002      		rcall	wait_ADC
000050 d005      		rcall	izm_Nkan
000051 9508      		ret
                 wait_ADC:
000052 fe21      		sbrs   byte_fl,F_end_ADC
000053 cffe      		rjmp   wait_ADC
000054 d00f      		rcall  out_ADC
000055 9508      		ret
                 
                 ; ѕодпрограмма смены канала преобразовани€(¬роде бы готово)
                 ;==================================================
                 izm_Nkan:
000056 94e8      	   clt
000057 fe20               	   sbrs  byte_fl,F_iz_kan
000058 9468      	   set
000059 f820              	   bld   byte_fl,F_iz_kan
                 ;изменить є канала ј÷ѕ
00005a b107              	   in     temp_L,ADMUX
00005b 7600               	   andi   temp_L,0b01100000
00005c fe20      ch_mux_ADC: sbrs  byte_fl,F_iz_kan
00005d c001              	   rjmp  ex_c_mux
00005e 6001               	   ori   temp_L,(1<<MUX0)
00005f b907      ex_c_mux:	out   ADMUX,temp_L
000060 9508              	   ret
                 ;**************************************************
                 start_ADC:  
000061 e80e      		ldi   temp_L,(1<<ADEN)|(1<<ADIE)|(1<<ADPS2)|(1<<ADPS1);ч-та преобр.64(125к√ц)
000062 b906      		out   ADCSR,temp_L
000063 9508      		ret 
                 ;ѕодпрограмма out_ADC изменение данных выводимых на дисплей
                 ;**************************************************
                 ;данные с ј÷ѕ усредн€ютс€ путем суммировани€ (Val_N_ADC=1,2,4,8.16) раз и нахождени€
                 ;среднего значени€, использу€ дл€ делени€ сдвиг вправо
                 ;измеренное значение Vin=(ADC*2,54)/1024=ADC/400. »спользуем только целые числа дл€
                 ;вывода на дисплей, т.е. Vin*100. таким образом измеренное значение равно ADC/4
                 ;увеличение в 100 раз при выводе на дисплей компенсируем выводом точки у первой
                 ; зн.цифры
                 ;кол-во сдвигов вправо дл€ нах-€ средн.значени€
                 out_ADC:    
000064 e004      		ldi    temp_L,Val_N_ADC;
000065 3008      		cpi    temp_L,8; 8 накоплений
000066 f411      		brne   ch_4izm
000067 e003      		ldi    temp_L,3
000068 c00a      		rjmp   sh_ADC
000069 3004      ch_4izm:    cpi    temp_L,4; 4 накоплений
00006a f411      		brne   ch_2izm
00006b e002              	ldi    temp_L,2
00006c c006      		rjmp   sh_ADC
00006d 3002      ch_2izm:    cpi    temp_L,2; 2 накоплений
00006e f411      		brne   ch_1izm 
00006f e001      		ldi    temp_L,1
000070 c002      		rjmp   sh_ADC  
000071 3001      ch_1izm:    cpi    temp_L,1
000072 f029      		breq   norm_ADC  
                 sh_ADC:  
000073 9436      		lsr    ADC_h 
000074 9447      		ror    ADC_l
000075 950a      		dec    temp_L
000076 3000      		cpi    temp_L,0x00
000077 f7d9      		brne   sh_ADC;в ADC_h,ADC_l среднее значение
                 norm_ADC:   
000078 9436      		lsr    ADC_h 		   
000079 9447      		ror    ADC_l
00007a 9436      		lsr    ADC_h 		   
00007b 9447      		ror    ADC_l; в ADC_l значение,увеличенное в 100 раз
00007c 2d04      		mov    temp_L,ADC_l
00007d 2433      		clr   ADC_h
00007e 2444      		clr   ADC_l
00007f fe20      		sbrs  byte_fl,F_iz_kan
000080 2f20      		mov Voltage1,temp_L
000081 fc20      		sbrc byte_fl,F_iz_kan
000082 2f30      		mov Voltage2,temp_L
000083 3102      		cpi	temp_l, 0x12; сравниваем полученное значение напр€жени€ с 18¬.
000084 f018      		brlo voltege_drop_handler
000085 94e8      		clt
000086 f821      		bld    byte_fl,F_end_ADC
000087 9508      		ret
                 ;**************************************************
                 ;ѕодпрограмма voltage_drop_handler отправл€ет сообщение об ошибке в случае падени€ напр€жени€ на одном из источников
                 ;» переключает выход на штатно функционирующий источник
                 voltege_drop_handler:
000088 fe20      	sbrs  byte_fl,F_iz_kan
000089 c002      	rjmp Error_Sourse1
00008a fc20      	sbrc byte_fl,F_iz_kan
00008b c004      	rjmp Error_Sourse2
                 Error_Sourse1:
00008c e051      	ldi Err_Sourse1, 0b00000001
00008d ef7f      	ldi Trans1, 0b11111111
00008e e081      	ldi Trans2, 0b00000001
00008f c004      	rjmp ex_voltege_drop_handler
                 Error_Sourse2: 
000090 e061      	ldi Err_Sourse2, 0b00000001
000091 ef7f      	ldi Trans1, 0b11111111
000092 e082      	ldi Trans2, 0b00000010
000093 c000      	rjmp ex_voltege_drop_handler
                 ex_voltege_drop_handler:
000094 d050      	rcall Transceive
000095 94e8      	clt
000096 f821      	bld    byte_fl,F_end_ADC
000097 9508      	ret
                 ;Subroutine interrupt ADC(еЄ мен€ть не надо)
                 ;***********************************
000098 930f      IN_ADC:    push   temp_L
000099 931f              	   push   temp_H
00009a b70f              	   in     temp_L,SREG
00009b 930f      	   push   temp_L
00009c b104      rd_ADC:  in     temp_L,ADCL
00009d b115      	   in     temp_H,ADCH
00009e 0e40      	   add    ADC_l,temp_L
00009f 1e31      	   adc    ADC_h,temp_H 
0000a0 9593               	   inc    cou_ADC
0000a1 3094         cpi    cou_ADC,Val_N_ADC;колич-во преобразований ј÷ѕ
0000a2 f039               	   breq   end_ADC
0000a3 ec0e              	   ldi   temp_L,(1<<ADEN)|(1<<ADIE)|(1<<ADPS2)|(1<<ADPS1)|(1<<ADSC);;start convers.
0000a4 b906              	   out    ADCSR,temp_L
0000a5 910f      ex_INADC:  pop    temp_L         
0000a6 bf0f              	   out    SREG,temp_L
0000a7 911f      	   pop    temp_H
0000a8 910f      	   pop    temp_L
0000a9 9518               	   reti
                 ;-------------------------
0000aa 2799      end_ADC:   clr    cou_ADC
0000ab 9468              	   set
0000ac f821      	   bld    byte_fl,F_end_ADC
0000ad cff7      	   rjmp   ex_INADC
                 ;*******************************************
                 
                 ;AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA       
                 Receive: 
                        
                 
                 ;==================================================	   
                 ;Subroutine interrupt USART RX Complete
                 ;***********************************
0000ae 930f      REC_date: push   temp_L
0000af 931f                push   temp_H 
0000b0 b70f                in     temp_L,SREG
0000b1 930f                push   temp_L
                 ;
0000b2 b11b      		  in    temp_H,UCSRA
0000b3 b10c      rd_UDR:	  in    temp_L,UDR
0000b4 c00d      		  rjmp   rt_rec
                 ;  
                 Rec_Err: 
0000b5 e071      		  ldi Trans1, 0b00000001 ; ¬ Trans1 загружаетс€ идентификатор ответа 
0000b6 e081      		  ldi Trans2, 0b00000001; ¬ Trans2 загружаетс€ код ошибки передачи
0000b7 d02d      		  rcall Transceive ; ¬ызываетс€ подпрограмма передачи 
0000b8 910f                pop    temp_L
0000b9 bf0f      		  out    SREG,temp_L
0000ba 911f      		  pop    temp_H
0000bb 910f      		  pop    temp_L
0000bc 9518      		  reti
                 pop_rec: 
0000bd 910f      		pop    temp_L
0000be bf0f      		out    SREG,temp_L
0000bf 911f      		pop    temp_H
0000c0 910f      		pop    temp_L
0000c1 9518      		reti
                 ;***********************************
                 rt_rec: 
0000c2 711c                andi   temp_H,(1<<FE)|(1<<DOR)|(1<<PE)
0000c3 f009                breq   USART2NoError
0000c4 cff0                rjmp   Rec_Err
                 USART2NoError:       ; «десь будет происходить переключение сточника  
0000c5 3001      		cpi temp_L, 0b00000001
0000c6 f021      		breq Select1
0000c7 3002      		cpi temp_L, 0b00000010
0000c8 f039      		breq Select2
0000c9 3a0a      		cpi temp_L, 0b10101010
0000ca f051      		breq Shot_Down
                 Select1: 
0000cb 3050      		cpi Err_Sourse1, 0b00000000
0000cc f479      		brne Selected_Sourse_Fault
0000cd e003      		ldi temp_L, 0b00000011
0000ce bb08      		out PORTB, temp_L
0000cf c008      		rjmp Selection_Success
                 Select2: 
0000d0 3060      		cpi Err_Sourse2, 0b00000000
0000d1 f451      		brne Selected_Sourse_Fault
0000d2 e00c      		ldi temp_L, 0b00001100
0000d3 bb08      		out PORTB, temp_L
0000d4 c003      		rjmp Selection_Success
                 Shot_Down:
0000d5 e000      		ldi temp_L, 0b00000000
0000d6 bb08      		out PORTB, temp_L
0000d7 c000      		rjmp Selection_Success
                 Selection_Success:
0000d8 e071      		ldi Trans1, 0b00000001 ; ¬ Trans1 загружаетс€ идентификатор ответа на запрос
0000d9 e081      		ldi Trans2, 0b00000001
0000da d00a      		rcall Transceive ; ¬ызываетс€ подпрограмма передачи 
0000db cfe1              rjmp pop_rec
                 
                 Selected_Sourse_Fault:
0000dc e071      		ldi Trans1, 0b00000001 ; ¬ Trans1 загружаетс€ идентификатор ответа на запрос
0000dd e082      		ldi Trans2, 0b00000010
0000de d006      		rcall Transceive ; ¬ызываетс€ подпрограмма передачи 
0000df cfdd              rjmp pop_rec
                 rec_end: 
0000e0 9500      		com    temp_L;инверси€ прин€того байта
0000e1 1507      		cp     temp_L,c_sumREC; проверка контр суммы
0000e2 f6d1      		brne   pop_rec
0000e3 9468      		set
0000e4 f821      		bld    Byte_fl,F_receive;прием верных данных
                 ;          
                 
                 ;***********************************        
                 ;Subroutine interrupt USART Data register Empty “ут будет функци€ Transceive, прерывание по опустошению буфера
                 ; передачи будет отключено. вродебы готово
                 ;***********************************
                 Transceive:  
0000e5 9ac4      		  sbi	PORTB, 4 ; ѕереводим RS485 трансивер в режим передачи
0000e6 e408      		  ldi   temp_L,(1<<TXEN)|(1<<TXCIE);разрешить прерывание TXC
0000e7 b90a      	      out   UCSRB,temp_L
0000e8 f821                bld   Byte_fl,F_receive;
0000e9 b97c      		  out   UDR,Trans1
0000ea 9508                ret 
                 ;***********************************
                 ;Subroutine interrupt USART, Tx Complete; ѕеределал эту функцию, вродебы готово
                 ;***********************************
0000eb 930f      TRANdate: push   temp_L
0000ec b70f                in     temp_L,SREG
0000ed 930f                push   temp_L
0000ee 931f      		  push   temp_H
0000ef b98c                out    UDR,Trans2
0000f0 e900      		  ldi    temp_L,(1<<RXEN)|(1<<RXCIE);
0000f1 b90a      	      out    UCSRB,temp_L
0000f2 98c4      		  cbi    PORTB,4; ѕереводим RS485 трансивер в режим приема
0000f3 9468      		  set
0000f4 f822      		  bld    Byte_fl,F_trans
0000f5 9518      		  reti
                 ;**********************************
                 ;Subroutine interrupt OC1A
                 ;**********************************
                 /*Time_OUT:  push   temp_L
                            push   temp_H 
                            in     temp_L,SREG
                 		   push   temp_L
                 ;
                            ldi    temp_L,(1<<WGM12);WGM13=0,WGM12=1,WGM11=0,WGM10=0,режим CTC
                 ;                             No clock source,CS42,CS41,CS40=000 
                            out    TCCR1B,temp_L;
                 		   in     temp_L,TIMSK
                            clt
                 		   bld    temp_L,OCIE1A;OCIE1A запретить прерывание
                            out    TIMSK,temp_L
                            ldi    temp_H,0x00
                 		   ldi    temp_L,0x00  ;
                            out    TCNT1H,temp_H;сброс счетчика
                 		   out    TCNT1L,temp_L
                 		   clr    Cou_Rec
                 		   clr    c_sumREC
                 		   ldi    YL,low(varBuf_Rxd)  ; Load Y register low буфер приема
                            ldi    YH,high(varBuf_Rxd) ; Load Y register high буфер приема		   
                 ;
                 		   pop    temp_L
                 		   out    SREG,temp_L
                 		   pop    temp_H 
                            pop    temp_L
                            reti*/


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega16" register use summary:
r0 :   0 r1 :   0 r2 :  16 r3 :   5 r4 :   6 r5 :   0 r6 :   0 r7 :   1 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:  82 r17:  14 r18:   1 r19:   1 r20:   0 r21:   2 r22:   2 r23:   6 
r24:   6 r25:   3 r26:   0 r27:   0 r28:   0 r29:   0 r30:   0 r31:   0 
x  :   0 y  :   0 z  :   0 
Registers used: 13 out of 35 (37.1%)

"ATmega16" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   1 add   :   1 adiw  :   0 and   :   0 
andi  :   2 asr   :   0 bclr  :   0 bld   :   7 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   6 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 brlt  :   0 brmi  :   0 
brne  :   7 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   0 cbi   :   1 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   4 cls   :   0 
clt   :   3 clv   :   0 clz   :   0 com   :   1 cp    :   1 cpc   :   0 
cpi   :  12 cpse  :   0 dec   :   1 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   8 inc   :   1 jmp   :   0 
ld    :   0 ldd   :   0 ldi   :  37 lds   :   0 lpm   :   0 lsl   :   0 
lsr   :   3 mov   :   3 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   1 out   :  27 pop   :   9 
push  :   9 rcall :  12 ret   :   7 reti  :  22 rjmp  :  22 rol   :   0 
ror   :   3 sbc   :   0 sbci  :   0 sbi   :   1 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   3 sbrs  :   5 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   4 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   0 
sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 33 out of 113 (29.2%)

"ATmega16" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0001ec    452      0    452   16384   2.8%
[.dseg] 0x000060 0x000060      0      0      0    1024   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
