

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Thu Oct 13 00:48:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_matrixmul_prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.417 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col_Product  |       30|       30|         5|          1|          1|    27|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      175|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      135|    -|
|Register             |        -|     -|      238|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      238|      406|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U1  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln55_1_fu_166_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln55_fu_184_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln57_1_fu_341_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln57_fu_248_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln59_fu_280_p2       |         +|   0|  0|  12|           4|           4|
    |add_ln61_fu_326_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln62_1_fu_290_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln62_2_fu_315_p2     |         +|   0|  0|   7|           4|           4|
    |sub_ln62_1_fu_309_p2     |         -|   0|  0|   7|           4|           4|
    |sub_ln62_fu_224_p2       |         -|   0|  0|  12|           4|           4|
    |and_ln55_fu_242_p2       |       and|   0|  0|   2|           1|           1|
    |ap_condition_140         |       and|   0|  0|   2|           1|           1|
    |ap_condition_141         |       and|   0|  0|   2|           1|           1|
    |icmp_ln55_fu_160_p2      |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln57_fu_190_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln61_1_fu_332_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln61_fu_236_p2      |      icmp|   0|  0|   8|           2|           2|
    |or_ln57_fu_254_p2        |        or|   0|  0|   2|           1|           1|
    |grp_fu_406_p2            |    select|   0|  0|  16|           1|           2|
    |select_ln55_1_fu_204_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln55_fu_196_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln57_2_fu_268_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln57_3_fu_347_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln57_fu_260_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln55_fu_230_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 175|          60|          54|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load_1  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_k_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_p_load                 |   9|          2|   16|         32|
    |empty_fu_64                             |   9|          2|   16|         32|
    |i_fu_80                                 |   9|          2|    2|          4|
    |indvar_flatten15_fu_84                  |   9|          2|    5|         10|
    |indvar_flatten_fu_76                    |   9|          2|    4|          8|
    |j_fu_72                                 |   9|          2|    2|          4|
    |k_fu_68                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 135|         30|   68|        136|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln59_reg_468                  |   4|   0|    4|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |empty_fu_64                       |  16|   0|   16|          0|
    |i_fu_80                           |   2|   0|    2|          0|
    |icmp_ln61_1_reg_483               |   1|   0|    1|          0|
    |indvar_flatten15_fu_84            |   5|   0|    5|          0|
    |indvar_flatten_fu_76              |   4|   0|    4|          0|
    |j_fu_72                           |   2|   0|    2|          0|
    |k_fu_68                           |   2|   0|    2|          0|
    |or_ln57_reg_463                   |   1|   0|    1|          0|
    |add_ln59_reg_468                  |  64|  32|    4|          0|
    |icmp_ln61_1_reg_483               |  64|  32|    1|          0|
    |or_ln57_reg_463                   |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 238|  96|   52|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0    |  out|    4|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|    8|   ap_memory|             a|         array|
|b_address0    |  out|    4|   ap_memory|             b|         array|
|b_ce0         |  out|    1|   ap_memory|             b|         array|
|b_q0          |   in|    8|   ap_memory|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

