/* LICENSE>>
Copyright 2020 Soji Yamakawa (CaptainYS, http://www.ysflight.com)

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

3. Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

<< LICENSE */
#ifndef RAMROM_IS_INCLUDED
#define RAMROM_IS_INCLUDED
/* { */



#include <vector>
#include "cpputil.h"

/*! MemoryAccess class is a base-class for actually memory-access implementation.
    MemoryAccess class pointers will be stored in 4KB slots of Memory class so that
    Memory class can direct access to the right memory-access object.

	Default behavior of Word and Dword accesses just call Byte access twice or 4 times respectively.
*/
class MemoryAccess
{
public:
	/*! For debugging memory read/write, a debug memory-access object may be inserted
	    between Memory class and a specific memory-access object.

	    memAccessChain is to tell Memory class that a memory-access object is inserted.

	    AddAccess function only changes the terminal memory-access object, if a memory-access
	    object is inserted.
	*/
	MemoryAccess *memAccessChain=nullptr;

	virtual unsigned int FetchByte(unsigned int physAddr) const=0;
	virtual unsigned int FetchWord(unsigned int physAddr) const;
	virtual unsigned int FetchDword(unsigned int physAddr) const;
	virtual void StoreByte(unsigned int physAddr,unsigned char data)=0;
	virtual void StoreWord(unsigned int physAddr,unsigned int data);
	virtual void StoreDword(unsigned int physAddr,unsigned int data);

	/* Default behavior is just forward calls to FetchByte and StoreByte.
	*/
	virtual unsigned int FetchByteDMA(unsigned int physAddr) const;
	virtual void StoreByteDMA(unsigned int physAddr,unsigned char data);

	/*! Memory Access Pointer is for skipping segment and paging translation and directly accessing the memory.
	    Not all memory range can be accessible by the MemoryAccess::Pointer, memory-mapped I/O for example.
	    Therefore, the default behavior is returning an unaccessible pointer.

		Due to paging, length must not cross 4K boundary.
	*/
	class ConstPointer
	{
	public:
		unsigned int length;
		const unsigned char *ptr;

		/*! Reads a byte and move the pointer forward by one.
		    It does not check length.  Calling function is responsible for checking it.
		*/
		inline unsigned char FetchByte(void)
		{
			auto byteData=*ptr;
			++ptr;
			--length;
			return byteData;
		}
		/*! Reads two bytes.
		    It does not check length.  Calling function is responsible for checking it.
		*/
		inline void FetchTwoBytes(unsigned char buf[2])
		{
			cpputil::CopyWord(buf,ptr);
			ptr+=2;
			length-=2;
		}
		/*! Reads two bytes.
		    It does not check length.  Calling function is responsible for checking it.
		*/
		inline void FetchFourBytes(unsigned char buf[4])
		{
			cpputil::CopyDword(buf,ptr);
			ptr+=4;
			length-=4;
		}
		/*! Reads a byte.
		*/
		inline unsigned char PeekByte(void) const
		{
			return *ptr;
		}

		inline void Clear(void)
		{
			length=0;
			ptr=nullptr;
		}
	};

	enum
	{
		MEMORY_WINDOW_SIZE=4096
	};

	/*! Memory window is a 4K memory block that can be accessed by a pointer.
	    Not all memory area can be accessed through the memory window, memory-mapped I/O for example.
	    It should be 1-page length, which is 4KB.
	    And it should not cross 4KB border of the physical memory.

		The default behavior is just return a memory window with ptr=nullptr (inaccessible).
	*/
	class ConstMemoryWindow
	{
	private:
		/*! Linear address should be filled by the CPU by calling UpdateLinearBaseAddress.
		*/
		unsigned int _linearBaseAddr=~0;

	public:
		/*! Pointer to the memory window.
		    If the memory area cannot be accessed through a pointer, it is nullptr.
		*/
		const unsigned char *ptr=nullptr;

		inline void CleanUp(void)
		{
			_linearBaseAddr=~0;
			ptr=nullptr;
		}

		inline void UpdateLinearBaseAddress(unsigned int addr)
		{
			if(nullptr!=ptr)
			{
				_linearBaseAddr=addr&~(MEMORY_WINDOW_SIZE-1);
			}
			else
			{
				_linearBaseAddr=~0;
			}
		}

		inline bool IsLinearAddressInRange(unsigned int addr) const
		{
			return (addr&~(MEMORY_WINDOW_SIZE-1))==_linearBaseAddr;
		}

		/*! Returns a memory-access pointer from this window.
		    In this case, physical or linear doesn't matter.
		    Higher than 12th bit will be masked anyway.
		*/
		inline ConstPointer GetReadAccessPointer(unsigned int addr) const
		{
			ConstPointer ptr;
			if(nullptr!=this->ptr)
			{
				ptr.ptr=this->ptr+(addr&0xfff);
				ptr.length=MEMORY_WINDOW_SIZE-(addr&0xfff);
			}
			else
			{
				ptr.length=0;
				ptr.ptr=nullptr;
			}
			return ptr;
		}
	};

	/*! Memory window is a 4K memory block that can be accessed by a pointer.
	    Not all memory area can be accessed through the memory window, memory-mapped I/O for example.
	    It should be 1-page length, which is 4KB.
	    And it should not cross 4KB border of the physical memory.

	    ROM can be accessed from ConstMemoryWindow, but not from MemoryWindow.
	    RAM can be accessed from ConstMemoryWindow and from MemoryWindow.

		The default behavior is just return a memory window with ptr=nullptr (inaccessible).
	*/
	class MemoryWindow
	{
	private:
		/*! Linear address should be filled by the CPU.
		*/
		unsigned int linearBaseAddr=~0;

	public:

		/*! Pointer to the memory window.
		    If the memory area cannot be accessed through a pointer, it is nullptr.
		*/
		unsigned char *ptr=nullptr;

		inline void CleanUp(void)
		{
			linearBaseAddr=~0;
			ptr=nullptr;
		}

		inline void UpdateLinearBaseAddress(unsigned int addr)
		{
			if(nullptr!=ptr)
			{
				linearBaseAddr=addr&~(MEMORY_WINDOW_SIZE-1);
			}
			else
			{
				linearBaseAddr=~0;
			}
		}

		inline bool IsLinearAddressInRange(unsigned int addr) const
		{
			return (addr&~(MEMORY_WINDOW_SIZE-1))==linearBaseAddr;
		}
	};

	virtual ConstMemoryWindow GetConstMemoryWindow(unsigned int physAddr) const;
	virtual MemoryWindow GetMemoryWindow(unsigned int physAddr);
};



class NullMemoryAccess : public MemoryAccess
{
public:
	virtual unsigned int FetchByte(unsigned int physAddr) const;
	virtual unsigned int FetchWord(unsigned int physAddr) const;
	virtual unsigned int FetchDword(unsigned int physAddr) const;
	virtual void StoreByte(unsigned int physAddr,unsigned char data);
	virtual void StoreWord(unsigned int physAddr,unsigned int data);
	virtual void StoreDword(unsigned int physAddr,unsigned int data);
};


/*! Memory class organizes MemoryAccess objects.
    Fetch and store requests will be directed to memory-access objects based on the 
    pointers stored in the 4KB slots.
*/
class Memory
{
public:
	NullMemoryAccess nullAccess;

private:
	std::vector <MemoryAccess *> memAccessPtr;
	enum
	{
		GRANURALITY_SHIFT=12,  // 4KB slot.
	};

	/*! Bus-timing model.  Tsugaru's CPU core is a 486 with a flat one-clock
	    memory system: the only speed control is state.currentFreq, and
	    mainRAMWait/VRAMWait do nothing but flip between two frequencies.
	    That makes it useless as a proxy for a cacheless 80386SX behind a
	    16-bit bus (Marty, UX), where a VRAM store costs several times what
	    a register operation does, and where the whole point of an
	    optimisation may be to move bytes out of VRAM into main RAM.

	    When busWaitClockPtr is non-null, every data access through this
	    class adds busWaitClockPtr[slot] clocks per bus cycle to
	    busWaitClocks, which FMTownsCommon::RunOneInstruction() charges to
	    the machine clock on top of the 486 core's own count.  A dword
	    access costs dwordBusCycles bus cycles (2 on a 16-bit bus), a
	    word or byte access one.

	    Instruction fetch deliberately does NOT go through here -- it uses
	    the const memory window, which stays a direct pointer -- because
	    prefetch on real hardware overlaps execution.  The cost of running
	    386 code rather than 486 code is modelled separately, as a scale
	    factor on the core's clock count (FMTownsCommon var.cpuClockScale).
	*/
	std::vector <unsigned char> busWaitClockTable;
	const unsigned char *busWaitClockPtr=nullptr;
	unsigned int dwordBusCycles=1;
	mutable unsigned long long int busWaitClocks=0;

public:
	enum
	{
		MEMORY_ACCESS_SLOT_SIZE=(1<<GRANURALITY_SHIFT),
	};

	Memory();

	/*! Turn the bus-timing model on.  dwordBusCycles is 1 for a 32-bit
	    data bus and 2 for the 386SX's 16-bit one.  All slots start at zero
	    wait; use SetBusWaitClocks to give a region a cost.
	*/
	void EnableBusTimingModel(unsigned int dwordBusCycles);

	bool BusTimingModelEnabled(void) const
	{
		return nullptr!=busWaitClockPtr;
	}

	/*! Wait clocks charged per bus cycle for physical addresses
	    physAddrLow..physAddrHigh.  No-op unless the model is enabled.
	*/
	void SetBusWaitClocks(unsigned int physAddrLow,unsigned int physAddrHigh,unsigned int clocks);

	/*! Wait clocks accumulated since the last call, and reset. */
	inline unsigned long long int TakeBusWaitClocks(void) const
	{
		auto t=busWaitClocks;
		busWaitClocks=0;
		return t;
	}

private:
	inline void ChargeBus(unsigned int physAddr,unsigned int busCycles) const
	{
		if(nullptr!=busWaitClockPtr)
		{
			busWaitClocks+=busWaitClockPtr[physAddr>>GRANURALITY_SHIFT]*busCycles;
		}
	}

public:

	/*! Unassign all memory access objects.
	*/
	void CleanUp(void);

	/*! Register memory-access object for physical address physAddrLow to physAddrHigh.
	    Ex.  AddAccess(&low1MBAccess,0x00000000,0x000FFFFF);
	    If a memory-access object chain is assigned to the slot, it only replaces the
	    terminal memory-access object.
	*/
	void AddAccess(MemoryAccess *memAccess,unsigned int physAddrLow,unsigned int physAddrHigh);

	/*! Remove memory access.
	*/
	void RemoveAccess(unsigned int physAddrLow,unsigned int physAddrHigh);

	/*! Register memory-access object for the window that the physical address resides.
	    It disregards the memory-access object chain.  If the chain exists, entire
	    chain is replaced with the incoming memory-access object.
	*/
	void SetAccessObject(MemoryAccess *memAccess,unsigned int physAddr);

	/*! Returns memory access pointer for the given physical address.
	*/
	MemoryAccess *GetAccessObject(unsigned int physAddr);


	inline unsigned int FetchByte(unsigned int physAddr) const
	{
		ChargeBus(physAddr,1);
		auto memAccess=memAccessPtr[physAddr>>GRANURALITY_SHIFT];
		return memAccess->FetchByte(physAddr);
	}

	inline unsigned int FetchWord(unsigned int physAddr) const
	{
		ChargeBus(physAddr,1);
		auto memAccess=memAccessPtr[physAddr>>GRANURALITY_SHIFT];
		return memAccess->FetchWord(physAddr);
	}

	inline unsigned int FetchDword(unsigned int physAddr) const
	{
		ChargeBus(physAddr,dwordBusCycles);
		auto memAccess=memAccessPtr[physAddr>>GRANURALITY_SHIFT];
		return memAccess->FetchDword(physAddr);
	}

	inline MemoryAccess::ConstMemoryWindow GetConstMemoryWindow(unsigned int physAddr) const
	{
		auto memAccess=memAccessPtr[physAddr>>GRANURALITY_SHIFT];
		return memAccess->GetConstMemoryWindow(physAddr);
	}
	inline MemoryAccess::MemoryWindow GetMemoryWindow(unsigned int physAddr)
	{
		auto memAccess=memAccessPtr[physAddr>>GRANURALITY_SHIFT];
		return memAccess->GetMemoryWindow(physAddr);
	}

	/*! Optional lightweight store tracer (MouseCoordWriteScan prep phase).
	    When storeTraceRemaining>0 and storeTraceFn is set, StoreWord/Dword invoke
	    the callback then decrement remaining.  StoreByte only decrements (no callback)
	    — cursor hunts care about 16/32-bit words; byte blits must not flood the hook.
	    When remaining hits 0, storeTraceFn(user,0,0,0) signals window end. */
	using StoreTraceFn=void (*)(void *user,unsigned int physAddr,unsigned int size,unsigned int data);
	StoreTraceFn storeTraceFn=nullptr;
	void *storeTraceUser=nullptr;
	unsigned int storeTraceRemaining=0;

	/*! Permanent watch on a few phys addresses (chase SOURCE hops).  Does not
	    consume storeTraceRemaining — fires whenever those words are written. */
	enum
	{
		STORE_CHASE_MAX=8
	};
	StoreTraceFn storeChaseFn=nullptr;
	void *storeChaseUser=nullptr;
	unsigned int storeChasePhys[STORE_CHASE_MAX]={};
	unsigned int storeChaseCount=0;

	/*! Drop or scrub guest stores to profile app/world cursor words so host
	    direct-write values stick.  Host sets storeGuardAllow around its own pokes. */
	enum
	{
		STORE_GUARD_MAX=8
	};
	bool storeGuardActive=false;
	bool storeGuardAllow=false;
	unsigned int storeGuardPhys[STORE_GUARD_MAX]={};
	unsigned int storeGuardCount=0;
	unsigned int storeGuardBlockCount=0;

	/*! Returns true → skip the store entirely.  May rewrite *data for a merged store. */
	inline bool FilterGuardedStore(unsigned int physAddr,unsigned int size,unsigned int &data)
	{
		if(true!=storeGuardActive || true==storeGuardAllow || 0==storeGuardCount)
		{
			return false;
		}
		bool merged=false;
		for(unsigned int i=0; i<storeGuardCount; ++i)
		{
			const unsigned int p=storeGuardPhys[i];
			if(0==p)
			{
				continue;
			}
			if(physAddr==p && size<=2)
			{
				++storeGuardBlockCount;
				return true;
			}
			if(2<=size && physAddr<=p && p+2u<=physAddr+size)
			{
				const unsigned int shift=(p-physAddr)*8u;
				const unsigned int keep=FetchWord(p)&0xffffu;
				data=(data&~(0xffffu<<shift))|(keep<<shift);
				merged=true;
			}
		}
		if(true==merged)
		{
			++storeGuardBlockCount;
		}
		return false;
	}

	inline void NoteStoreChase(unsigned int physAddr,unsigned int size,unsigned int data)
	{
		if(0==storeChaseCount || nullptr==storeChaseFn)
		{
			return;
		}
		for(unsigned int i=0; i<storeChaseCount; ++i)
		{
			const unsigned int p=storeChasePhys[i];
			if(physAddr==p)
			{
				storeChaseFn(storeChaseUser,p,size,data);
				return;
			}
			if(2<=size && physAddr<p && p<physAddr+size)
			{
				const unsigned int shift=(p-physAddr)*8u;
				const unsigned int word=(data>>shift)&0xffffu;
				storeChaseFn(storeChaseUser,p,2,word);
				return;
			}
		}
	}

	inline void StoreByte(unsigned int physAddr,unsigned char data)
	{
		ChargeBus(physAddr,1);
		unsigned int d=data;
		if(true==FilterGuardedStore(physAddr,1,d))
		{
			return;
		}
		data=(unsigned char)(d&0xff);
		// Chase first: must not run under OnStore's mutex (deadlock).
		NoteStoreChase(physAddr,1,data);
		// Byte stores do not consume the trace budget — cursor hunts care about words.
		auto memAccess=memAccessPtr[physAddr>>GRANURALITY_SHIFT];
		memAccess->StoreByte(physAddr,data);
	}

	inline unsigned int FetchByteDMA(unsigned int physAddr) const
	{
		auto memAccess=memAccessPtr[physAddr>>GRANURALITY_SHIFT];
		return memAccess->FetchByteDMA(physAddr);
	}

	inline void StoreByteDMA(unsigned int physAddr,unsigned char data)
	{
		auto memAccess=memAccessPtr[physAddr>>GRANURALITY_SHIFT];
		memAccess->StoreByteDMA(physAddr,data);
	}

	inline void StoreWord(unsigned int physAddr,unsigned int data)
	{
		ChargeBus(physAddr,1);
		if(true==FilterGuardedStore(physAddr,2,data))
		{
			return;
		}
		NoteStoreChase(physAddr,2,data);
		if(0<storeTraceRemaining && nullptr!=storeTraceFn)
		{
			storeTraceFn(storeTraceUser,physAddr,2,data);
			if(0<storeTraceRemaining)
			{
				--storeTraceRemaining;
			}
		}
		auto memAccess=memAccessPtr[physAddr>>GRANURALITY_SHIFT];
		memAccess->StoreWord(physAddr,data);
	}

	inline void StoreDword(unsigned int physAddr,unsigned int data)
	{
		ChargeBus(physAddr,dwordBusCycles);
		if(true==FilterGuardedStore(physAddr,4,data))
		{
			return;
		}
		NoteStoreChase(physAddr,4,data);
		if(0<storeTraceRemaining && nullptr!=storeTraceFn)
		{
			storeTraceFn(storeTraceUser,physAddr,4,data);
			if(0<storeTraceRemaining)
			{
				--storeTraceRemaining;
			}
		}
		auto memAccess=memAccessPtr[physAddr>>GRANURALITY_SHIFT];
		memAccess->StoreDword(physAddr,data);
	}
};


/* } */
#endif
