Real time: Oct/17/2013 20:58:04

Profiler Stats
--------------
Elapsed_time_in_seconds: 163
Elapsed_time_in_minutes: 2.71667
Elapsed_time_in_hours: 0.0452778
Elapsed_time_in_days: 0.00188657

Virtual_time_in_seconds: 162.88
Virtual_time_in_minutes: 2.71467
Virtual_time_in_hours:   0.0452444
Virtual_time_in_days:    0.0452444

Ruby_current_time: 227945
Ruby_start_time: 1
Ruby_cycles: 227944

mbytes_resident: 163.074
mbytes_total: 226.812
resident_ratio: 0.718983

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

instruction_executed: 16 [ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 16 [ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 227944 [ 227944 227944 227944 227944 227944 227944 227944 227944 227944 227944 227944 227944 227944 227944 227944 227944 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 98304
  L1D_cache_total_misses: 98304	(100%)
  L1D_cache_total_demand_misses: 98304
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 98304
  L1D_cache_misses_per_instruction: 98304
  L1D_cache_instructions_per_misses: 1.01725e-05

  L1D_cache_request_type_LD:   65536	(66.6667)%
  L1D_cache_request_type_ST:   32768	(33.3333)%

  L1D_cache_request_size: [binsize: log2 max: 128 count: 98304 average:   128 | standard deviation: 0 | 0 0 0 0 0 0 0 0 98304 ]

  L1D_cache_miss_type_LD:   65536	(66.6667)%
  L1D_cache_miss_type_ST:   32768	(33.3333)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L2_cache cache stats: 
  L2_cache_total_requests: 98304
  L2_cache_total_misses: 98304	(100%)
  L2_cache_total_demand_misses: 98304
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 98304
  L2_cache_misses_per_instruction: 98304
  L2_cache_instructions_per_misses: 1.01725e-05

  L2_cache_request_type_LD:   65536	(66.6667)%
  L2_cache_request_type_ST:   32768	(33.3333)%

  L2_cache_request_size: [binsize: log2 max: 128 count: 98304 average:    48 | standard deviation: 56.5688 | 0 0 0 0 65536 0 0 0 32768 ]

  L2_cache_miss_type_LD:   65536	(66.6667)%
  L2_cache_miss_type_ST:   32768	(33.3333)%


TBE Queries: 229343
Busy TBE Counts: 0
Busy Controller Counts:
L2Cache-0:36608  L2Cache-1:36608  L2Cache-2:36608  L2Cache-3:36608  L2Cache-4:36608  L2Cache-5:36608  L2Cache-6:36608  L2Cache-7:36608  

L1Cache-0:16634  L1Cache-1:16442  L1Cache-2:16442  L1Cache-3:16506  L1Cache-4:16570  L1Cache-5:16442  L1Cache-6:16442  L1Cache-7:16314  
L1Cache-8:16314  L1Cache-9:16314  L1Cache-10:16378  L1Cache-11:16442  L1Cache-12:16186  L1Cache-13:16122  L1Cache-14:16250  L1Cache-15:16250  



Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 30 count: 196608 average: 3.70983 | standard deviation: 3.99965 | 19309 38848 41808 31001 19110 9974 5539 4470 4089 4038 3818 3499 2607 1487 900 904 913 918 836 683 476 229 110 281 317 190 140 76 24 10 4 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 64 count: 98304 average: 61.3817 | standard deviation: 5.99785 | 16 32 32 32 32 36 48 65 73 72 78 94 108 85 82 107 128 105 116 141 151 169 223 461 676 840 1815 3467 4830 5304 6563 11661 60662 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 32 max: 4380 count: 98304 average: 2292.62 | standard deviation: 401.511 | 0 0 0 2 19 16 19 18 18 25 33 38 31 33 33 36 33 31 34 51 44 24 41 41 42 29 27 34 54 46 39 39 43 57 52 77 90 96 74 101 118 112 105 111 137 164 179 176 183 253 403 516 633 884 1011 1277 1412 1710 1928 2015 2175 2442 2433 2614 2622 2616 2611 2653 2741 2809 2889 2838 3057 3308 3757 3811 3951 4012 3906 3687 3510 3042 2805 2308 1973 1678 1438 1018 787 583 456 375 300 223 179 168 137 121 96 71 88 68 48 40 53 39 37 31 38 26 38 40 42 38 40 37 34 51 39 43 39 32 62 38 38 34 23 19 28 21 11 16 7 8 6 2 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 32 max: 4366 count: 65536 average: 2307.5 | standard deviation: 412.124 | 0 0 0 2 19 16 19 16 12 20 23 29 21 26 25 24 20 16 25 40 33 18 31 39 37 24 22 27 46 37 33 27 30 45 36 61 56 58 51 72 74 69 61 65 93 107 134 117 113 204 309 375 470 597 681 863 963 1043 1125 1148 1240 1361 1401 1437 1460 1543 1642 1704 1795 1875 1992 1960 2101 2248 2543 2646 2742 2762 2651 2503 2453 2154 1982 1665 1442 1230 1035 771 579 459 347 264 224 173 108 110 96 83 59 48 57 45 36 28 34 25 23 18 27 17 28 34 34 22 33 31 25 33 24 34 26 19 48 26 28 25 15 14 26 21 8 15 6 7 5 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_ST: [binsize: 32 max: 4380 count: 32768 average: 2262.87 | standard deviation: 377.648 | 0 0 0 0 0 0 0 2 6 5 10 9 10 7 8 12 13 15 9 11 11 6 10 2 5 5 5 7 8 9 6 12 13 12 16 16 34 38 23 29 44 43 44 46 44 57 45 59 70 49 94 141 163 287 330 414 449 667 803 867 935 1081 1032 1177 1162 1073 969 949 946 934 897 878 956 1060 1214 1165 1209 1250 1255 1184 1057 888 823 643 531 448 403 247 208 124 109 111 76 50 71 58 41 38 37 23 31 23 12 12 19 14 14 13 11 9 10 6 8 16 7 6 9 18 15 9 13 13 14 12 10 9 8 5 2 0 3 1 1 1 1 0 1 ]
miss_latency_NULL: [binsize: 32 max: 4380 count: 98304 average: 2292.62 | standard deviation: 401.511 | 0 0 0 2 19 16 19 18 18 25 33 38 31 33 33 36 33 31 34 51 44 24 41 41 42 29 27 34 54 46 39 39 43 57 52 77 90 96 74 101 118 112 105 111 137 164 179 176 183 253 403 516 633 884 1011 1277 1412 1710 1928 2015 2175 2442 2433 2614 2622 2616 2611 2653 2741 2809 2889 2838 3057 3308 3757 3811 3951 4012 3906 3687 3510 3042 2805 2308 1973 1678 1438 1018 787 583 456 375 300 223 179 168 137 121 96 71 88 68 48 40 53 39 37 31 38 26 38 40 42 38 40 37 34 51 39 43 39 32 62 38 38 34 23 19 28 21 11 16 7 8 6 2 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Total_nonPF_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 162
system_time: 0
page_reclaims: 44763
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 160

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 262144
L2_DATA_GX = 0
L1_DATA_GX = 0
L2_DATA_S = 0
L1_DATA_PC = 0
L1_MSG = 65536
L2_COHMSG_FWD = 0
L1_DATA_F = 0
L1_DATA_PX = 0
L2_COHMSG_RCL = 0
L2_MSG = 32768
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L1_DATA = 131072
L1_COHMSG = 0
L1_COHMSG_INVACK = 0
----------------------
total_flits_messages = 491520
----------------------

DATA_GX_OW = 0
DATA_PX_C = 0
DATA_PX_D = 0
DATA_GX_C = 0
Block_lifetimes_pow2: [binsize: log2 max: 10308 count: 96256 average: 4699.07 | standard deviation: 620.55 | 0 0 0 0 0 0 0 0 0 1 5 93 14134 81848 175 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 10308 count: 96256 average: 4699.07 | standard deviation: 620.55 | 0 0 0 0 0 0 0 0 0 1 5 93 14134 81848 175 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:6240 full:0 size:[binsize: 2 max: 64 count: 6240 average: 56.797 | standard deviation: 7.55857 | 5 12 5 4 4 5 4 4 4 5 5 7 6 10 11 9 9 14 20 18 25 55 143 112 114 301 553 523 516 727 1475 1282 253 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:6168 full:0 size:[binsize: 2 max: 64 count: 6168 average: 55.881 | standard deviation: 9.15312 | 4 11 9 7 9 6 7 9 11 10 15 22 20 18 24 20 19 22 30 37 44 78 160 144 131 273 508 468 454 652 1376 1308 262 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:6168 full:0 size:[binsize: 2 max: 64 count: 6168 average: 56.5413 | standard deviation: 8.21723 | 6 14 5 6 7 6 7 8 8 12 10 8 8 8 11 10 10 11 16 17 20 59 149 125 121 283 565 505 480 684 1443 1297 249 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:6192 full:0 size:[binsize: 2 max: 64 count: 6192 average: 56.1665 | standard deviation: 8.79048 | 5 13 6 6 9 7 8 11 9 13 17 13 12 15 21 18 15 16 23 23 23 64 158 128 109 286 537 490 495 708 1418 1274 242 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:6216 full:0 size:[binsize: 2 max: 64 count: 6216 average: 56.5835 | standard deviation: 7.76774 | 6 12 5 4 4 4 4 4 4 4 5 6 5 7 10 10 10 19 39 34 34 64 159 131 118 298 533 507 492 720 1424 1276 264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:6168 full:0 size:[binsize: 2 max: 64 count: 6168 average: 56.6631 | standard deviation: 7.4978 | 6 7 8 4 5 4 4 4 4 5 4 5 5 5 6 6 8 15 28 22 24 65 148 131 128 306 583 512 507 724 1371 1271 243 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:6168 full:0 size:[binsize: 2 max: 64 count: 6168 average: 56.8768 | standard deviation: 7.39862 | 2 8 8 4 4 4 5 4 4 6 6 11 6 7 11 10 9 10 13 10 12 47 150 118 107 311 549 516 521 719 1443 1293 240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:6120 full:0 size:[binsize: 2 max: 64 count: 6120 average: 56.3222 | standard deviation: 8.13683 | 4 12 6 4 4 4 5 5 6 6 10 9 12 11 12 11 10 13 12 10 12 85 253 210 177 274 468 425 429 640 1407 1322 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 8, L1Cache, mandatoryQueue] stats - msgs:6120 full:0 size:[binsize: 2 max: 64 count: 6120 average: 56.7918 | standard deviation: 7.59199 | 7 7 8 5 4 4 4 4 4 4 6 7 4 7 12 9 9 12 18 25 20 59 137 128 109 286 560 518 499 679 1400 1312 253 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 9, L1Cache, mandatoryQueue] stats - msgs:6120 full:0 size:[binsize: 2 max: 64 count: 6120 average: 56.9923 | standard deviation: 7.19759 | 2 12 5 4 5 6 4 4 4 4 4 4 6 6 5 5 5 6 10 10 11 54 147 119 110 293 570 520 498 720 1437 1282 248 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 10, L1Cache, mandatoryQueue] stats - msgs:6144 full:0 size:[binsize: 2 max: 64 count: 6144 average: 56.8258 | standard deviation: 7.57885 | 3 8 8 5 6 4 4 4 7 6 6 6 8 7 8 7 9 14 21 18 18 60 142 112 108 296 556 491 484 733 1454 1275 256 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 11, L1Cache, mandatoryQueue] stats - msgs:6168 full:0 size:[binsize: 2 max: 64 count: 6168 average: 56.8538 | standard deviation: 7.54268 | 2 13 4 4 4 7 4 4 4 7 6 7 6 8 8 9 8 10 25 17 17 51 159 134 112 274 510 509 511 719 1460 1302 253 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 12, L1Cache, mandatoryQueue] stats - msgs:6072 full:0 size:[binsize: 2 max: 64 count: 6072 average: 56.3987 | standard deviation: 8.54259 | 7 9 9 7 7 7 7 9 9 10 10 13 15 13 18 13 11 11 13 18 23 58 150 117 107 273 560 487 459 682 1418 1275 247 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 13, L1Cache, mandatoryQueue] stats - msgs:6048 full:0 size:[binsize: 2 max: 64 count: 6048 average: 56.499 | standard deviation: 8.26428 | 5 11 6 7 7 8 7 9 7 7 6 7 6 8 12 9 8 14 34 27 30 72 143 126 115 294 517 464 476 659 1391 1284 272 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 14, L1Cache, mandatoryQueue] stats - msgs:6096 full:0 size:[binsize: 2 max: 64 count: 6096 average: 56.8009 | standard deviation: 7.66355 | 4 11 8 5 6 5 4 4 4 5 9 8 7 8 12 9 8 10 10 11 10 43 135 120 122 301 584 537 476 674 1385 1296 265 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 15, L1Cache, mandatoryQueue] stats - msgs:6096 full:0 size:[binsize: 2 max: 64 count: 6096 average: 56.614 | standard deviation: 7.83397 | 7 13 4 4 4 4 4 4 4 5 5 7 4 5 10 7 8 15 33 45 39 65 152 141 115 262 524 494 483 670 1400 1305 254 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 0, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 8, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 9, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 10, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 11, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 12, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 13, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 14, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 15, L1Cache, idealInvQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L2Cache) : [L2Cache]=0 [L1Cache]=36864 [Directory]=0 
NI_1 (L2Cache) : [L2Cache]=0 [L1Cache]=36864 [Directory]=0 
NI_2 (L2Cache) : [L2Cache]=0 [L1Cache]=36864 [Directory]=0 
NI_3 (L2Cache) : [L2Cache]=0 [L1Cache]=36864 [Directory]=0 
NI_4 (L2Cache) : [L2Cache]=0 [L1Cache]=36864 [Directory]=0 
NI_5 (L2Cache) : [L2Cache]=0 [L1Cache]=36864 [Directory]=0 
NI_6 (L2Cache) : [L2Cache]=0 [L1Cache]=36864 [Directory]=0 
NI_7 (L2Cache) : [L2Cache]=0 [L1Cache]=36864 [Directory]=0 
NI_8 (L1Cache) : [L2Cache]=12480 [L1Cache]=0 [Directory]=0 
NI_9 (L1Cache) : [L2Cache]=12336 [L1Cache]=0 [Directory]=0 
NI_10 (L1Cache) : [L2Cache]=12336 [L1Cache]=0 [Directory]=0 
NI_11 (L1Cache) : [L2Cache]=12384 [L1Cache]=0 [Directory]=0 
NI_12 (L1Cache) : [L2Cache]=12432 [L1Cache]=0 [Directory]=0 
NI_13 (L1Cache) : [L2Cache]=12336 [L1Cache]=0 [Directory]=0 
NI_14 (L1Cache) : [L2Cache]=12336 [L1Cache]=0 [Directory]=0 
NI_15 (L1Cache) : [L2Cache]=12240 [L1Cache]=0 [Directory]=0 
NI_16 (L1Cache) : [L2Cache]=12240 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L2Cache]=12240 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L2Cache]=12288 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L2Cache]=12336 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L2Cache]=12144 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L2Cache]=12096 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L2Cache]=12192 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L2Cache]=12192 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 491520
L1_out_flits = 196608
L2_out_flits = 294912
-------------
Average Link Utilization :: 0.0833123 flits/cycle
total_flits_on_link = 1671168
-------------
Total VC Load [0] = 786432 flits
Total VC Load [1] = 884736 flits
-------------
Average VC Load [0] = 3.45011 flits/cycle 
Average VC Load [1] = 3.88137 flits/cycle 
-------------
Average network latency = 21.5411
-------------
Dynamic_Link_Power = 3.24957
Static_Link_Power = 3.91128
Total_Link_Power = 7.16085
Total Link Area = 2.17382e+07 uM^2 
Router Dynamic Power:
       Input buffer: 0.193985, Crossbar: 0.544965, VC allocator: 0, SW allocator: 0.0270909, Clock: 1.03315, Total: 1.79919
Router Static Power:
       Input buffer: 0.487098, Crossbar: 1.31949, VC allocator: 0, SW allocator: 0.00698446, Clock: 0.197854, Total: 2.01143
Router Total Power: 3.81062
Dynamic_Router_Power = 1.79919
Static_Router_Power = 2.01143
Total_Router_Power = 3.81062
Area:
Input buffer: 2.41141e-06, Crossbar: 8.39443e-05, VC allocator: 0, SW allocator: 1.91279e-08

Total_Dynamic_Power = 5.04876
Total_Static_Power = 5.92271
Total_Power = 10.9715
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L2Cache ---
 - Event Counts -
L1_GETS  65536
WB_Data  32768
L2_Atomic  0
L2_Replacement  31746
L2_Replacement_clean  64510
Mem_Data  98304

 - Transitions -
NP  L1_GETS  65536
NP  WB_Data  32768
NP  L2_Atomic  0 <-- 

SS  L1_GETS  0 <-- 
SS  WB_Data  0 <-- 
SS  L2_Atomic  0 <-- 
SS  L2_Replacement  31746
SS  L2_Replacement_clean  64510

ISS  L1_GETS  0 <-- 
ISS  Mem_Data  65536

IM  Mem_Data  32768

IMA  Mem_Data  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  65536
L1_WThru  32768
L1_Atomic  0
L1_Replacement  65440
L1_IdealInv  0
Data  0
Data_Done  65536
WBorAtomic  0
WBorAtomic_Done  32768

 - Transitions -
I  Load  65536
I  L1_WThru  32768
I  L1_Atomic  0 <-- 
I  L1_IdealInv  0 <-- 

S  Load  0 <-- 
S  L1_WThru  0 <-- 
S  L1_Atomic  0 <-- 
S  L1_Replacement  65440
S  L1_IdealInv  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  L1_IdealInv  0 <-- 
I_S  Data_Done  65536

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  L1_IdealInv  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  WBorAtomic  0 <-- 
I_I  WBorAtomic_Done  32768

 --- Directory ---
 - Event Counts -
Fetch  0
Data  0
Memory_Data  0
Memory_Ack  0

 - Transitions -


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 7 count: 12288 average: 1.21908 | standard deviation: 0.563896 | 0 10264 1520 394 70 28 10 2 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 7 count: 12288 average: 1.23674 | standard deviation: 0.57688 | 0 10081 1671 419 83 21 11 2 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 5 count: 12288 average: 1.21956 | standard deviation: 0.535848 | 0 10203 1566 429 86 4 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 8 count: 12288 average: 1.31429 | standard deviation: 0.702227 | 0 9634 1806 585 194 51 10 6 2 ]
MessageBuffer: [Chip 0 4, L2Cache, responseFromL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 7 count: 12288 average: 1.32023 | standard deviation: 0.696408 | 0 9564 1860 591 208 57 7 1 ]
MessageBuffer: [Chip 0 5, L2Cache, responseFromL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 8 count: 12288 average: 1.30029 | standard deviation: 0.6967 | 0 9720 1815 515 156 48 24 5 5 ]
MessageBuffer: [Chip 0 6, L2Cache, responseFromL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 10 count: 12288 average: 1.40967 | standard deviation: 0.875222 | 0 9225 1866 720 290 120 43 10 10 3 1 ]
MessageBuffer: [Chip 0 7, L2Cache, responseFromL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 8 count: 12288 average: 1.44246 | standard deviation: 0.895627 | 0 9038 1903 794 343 150 47 9 4 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 4, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 5, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 6, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 7, L2Cache, L1RequestToL2Cache] stats - msgs:12288 full:0 size:[binsize: 1 max: 1 count: 12288 average:     1 | standard deviation: 0 | 0 12288 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:6240 full:1465 size:[binsize: 1 max: 20 count: 6240 average:   5.3 | standard deviation: 4.45078 | 0 999 1005 930 731 495 312 240 221 213 207 194 175 128 73 51 48 43 41 35 99 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:6168 full:3227 size:[binsize: 1 max: 20 count: 6168 average: 5.49141 | standard deviation: 4.86843 | 0 1024 1012 901 707 451 295 224 210 197 185 178 164 118 78 43 44 43 40 36 218 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:6168 full:2228 size:[binsize: 1 max: 20 count: 6168 average: 5.34582 | standard deviation: 4.6197 | 0 1015 1006 915 715 470 302 234 218 206 199 188 152 110 77 47 47 42 40 38 147 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:6192 full:2103 size:[binsize: 1 max: 20 count: 6192 average: 5.36935 | standard deviation: 4.64235 | 0 1023 1009 901 704 484 318 239 212 205 198 178 155 109 80 50 50 49 46 41 141 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:6216 full:2219 size:[binsize: 1 max: 20 count: 6216 average: 5.39607 | standard deviation: 4.6423 | 0 1012 997 912 739 473 304 230 214 209 199 190 173 119 78 48 47 44 43 37 148 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:6168 full:1972 size:[binsize: 1 max: 20 count: 6168 average: 5.36527 | standard deviation: 4.59343 | 0 1009 993 898 711 494 301 230 224 214 200 185 168 112 76 46 47 44 42 41 133 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:6168 full:1705 size:[binsize: 1 max: 20 count: 6168 average: 5.27886 | standard deviation: 4.46293 | 0 1023 995 895 723 486 301 233 222 216 208 195 169 117 75 46 44 42 37 35 106 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:6120 full:2384 size:[binsize: 1 max: 20 count: 6120 average: 5.71144 | standard deviation: 5.02263 | 0 1003 980 868 695 448 274 208 184 183 180 171 165 136 102 86 79 75 68 62 153 ]
MessageBuffer: [Chip 0 8, L1Cache, requestFromL1Cache] stats - msgs:6120 full:1510 size:[binsize: 1 max: 20 count: 6120 average: 5.35392 | standard deviation: 4.53963 | 0 1000 998 890 711 454 301 231 215 210 204 185 173 132 89 50 48 44 43 40 102 ]
MessageBuffer: [Chip 0 9, L1Cache, requestFromL1Cache] stats - msgs:6120 full:1605 size:[binsize: 1 max: 20 count: 6120 average: 5.29199 | standard deviation: 4.45144 | 0 1007 988 882 717 484 298 234 222 217 204 193 173 113 73 53 50 44 42 34 92 ]
MessageBuffer: [Chip 0 10, L1Cache, requestFromL1Cache] stats - msgs:6144 full:1969 size:[binsize: 1 max: 20 count: 6144 average: 5.27653 | standard deviation: 4.48399 | 0 1017 992 898 724 473 309 239 227 217 203 184 158 110 73 43 42 43 42 39 111 ]
MessageBuffer: [Chip 0 11, L1Cache, requestFromL1Cache] stats - msgs:6168 full:1926 size:[binsize: 1 max: 20 count: 6168 average: 5.31599 | standard deviation: 4.53293 | 0 1010 1001 918 717 483 290 231 217 211 201 193 165 121 79 47 44 43 42 40 115 ]
MessageBuffer: [Chip 0 12, L1Cache, requestFromL1Cache] stats - msgs:6072 full:2012 size:[binsize: 1 max: 20 count: 6072 average: 5.33317 | standard deviation: 4.60423 | 0 1011 1000 896 707 454 282 220 206 208 198 187 165 122 73 47 42 42 41 40 131 ]
MessageBuffer: [Chip 0 13, L1Cache, requestFromL1Cache] stats - msgs:6048 full:2362 size:[binsize: 1 max: 20 count: 6048 average: 5.3249 | standard deviation: 4.58095 | 0 995 975 894 713 478 300 227 206 199 198 181 154 119 67 45 43 41 41 34 138 ]
MessageBuffer: [Chip 0 14, L1Cache, requestFromL1Cache] stats - msgs:6096 full:1923 size:[binsize: 1 max: 20 count: 6096 average: 5.3481 | standard deviation: 4.50277 | 0 979 987 888 700 485 299 231 223 215 202 195 172 126 70 50 47 46 43 35 103 ]
MessageBuffer: [Chip 0 15, L1Cache, requestFromL1Cache] stats - msgs:6096 full:2125 size:[binsize: 1 max: 20 count: 6096 average: 5.30676 | standard deviation: 4.55899 | 0 1000 999 888 726 495 298 219 204 204 195 175 160 114 71 51 50 44 42 40 121 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:6240 full:0 size:[binsize: 1 max: 1 count: 6240 average:     1 | standard deviation: 0 | 0 6240 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:6168 full:0 size:[binsize: 1 max: 1 count: 6168 average:     1 | standard deviation: 0 | 0 6168 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:6168 full:0 size:[binsize: 1 max: 1 count: 6168 average:     1 | standard deviation: 0 | 0 6168 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:6192 full:0 size:[binsize: 1 max: 1 count: 6192 average:     1 | standard deviation: 0 | 0 6192 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:6216 full:0 size:[binsize: 1 max: 1 count: 6216 average:     1 | standard deviation: 0 | 0 6216 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:6168 full:0 size:[binsize: 1 max: 1 count: 6168 average:     1 | standard deviation: 0 | 0 6168 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:6168 full:0 size:[binsize: 1 max: 1 count: 6168 average:     1 | standard deviation: 0 | 0 6168 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:6120 full:0 size:[binsize: 1 max: 1 count: 6120 average:     1 | standard deviation: 0 | 0 6120 ]
MessageBuffer: [Chip 0 8, L1Cache, responseToL1Cache] stats - msgs:6120 full:0 size:[binsize: 1 max: 1 count: 6120 average:     1 | standard deviation: 0 | 0 6120 ]
MessageBuffer: [Chip 0 9, L1Cache, responseToL1Cache] stats - msgs:6120 full:0 size:[binsize: 1 max: 1 count: 6120 average:     1 | standard deviation: 0 | 0 6120 ]
MessageBuffer: [Chip 0 10, L1Cache, responseToL1Cache] stats - msgs:6144 full:0 size:[binsize: 1 max: 1 count: 6144 average:     1 | standard deviation: 0 | 0 6144 ]
MessageBuffer: [Chip 0 11, L1Cache, responseToL1Cache] stats - msgs:6168 full:0 size:[binsize: 1 max: 1 count: 6168 average:     1 | standard deviation: 0 | 0 6168 ]
MessageBuffer: [Chip 0 12, L1Cache, responseToL1Cache] stats - msgs:6072 full:0 size:[binsize: 1 max: 1 count: 6072 average:     1 | standard deviation: 0 | 0 6072 ]
MessageBuffer: [Chip 0 13, L1Cache, responseToL1Cache] stats - msgs:6048 full:0 size:[binsize: 1 max: 1 count: 6048 average:     1 | standard deviation: 0 | 0 6048 ]
MessageBuffer: [Chip 0 14, L1Cache, responseToL1Cache] stats - msgs:6096 full:0 size:[binsize: 1 max: 1 count: 6096 average:     1 | standard deviation: 0 | 0 6096 ]
MessageBuffer: [Chip 0 15, L1Cache, responseToL1Cache] stats - msgs:6096 full:0 size:[binsize: 1 max: 1 count: 6096 average:     1 | standard deviation: 0 | 0 6096 ]
ruby_n_accesses[global_load] = 65536
ruby_n_accesses[global_store] = 32768
ruby_n_accesses[global_atomic] = 0
ruby_n_accesses[local_load] = 0
ruby_n_accesses[local_store] = 0
ruby_n_mem_accesses[global_load] = 65536
ruby_n_mem_accesses[global_store] = 32768
ruby_n_mem_accesses[global_atomic] = 0
ruby_n_mem_accesses[local_load] = 0
ruby_n_mem_accesses[local_store] = 0
ruby_stall[ruby_unready] = 2179554
ruby_stall[mshrs_hit_full] = 0
ruby_stall[mshrs_miss_full] = 0
ruby_stall[mshr_write_to_pending] = 0
ruby_stall[mshr_same_warp_second_W] = 0
ruby_stall[mshr_same_warp_WR] = 0
ruby_stall[mshr_diff_warp_RWR] = 0
