// Seed: 1092997550
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  bit id_3;
  id_4 :
  assert property (@(posedge id_4) id_3)
  else id_3 <= id_1;
  parameter id_5 = 1;
  always if (-1) id_4 = id_4;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input supply0 id_2,
    input wand id_3,
    input uwire id_4
);
  always_latch @(negedge id_2) id_1 = id_4 - !1 ^ (-1);
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
