Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Aug 15 00:14:04 2023
| Host         : LAPTOP-KOAVM84P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: XADC/segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.426     -103.655                     32                  679        0.078        0.000                      0                  679        4.500        0.000                       0                   319  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.426     -103.655                     32                  679        0.078        0.000                      0                  679        4.500        0.000                       0                   319  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -3.426ns,  Total Violation     -103.655ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.426ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.392ns  (logic 6.626ns (49.479%)  route 6.766ns (50.521%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.540     5.061    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y70         FDRE                                         r  XADC/m_b2d/data_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  XADC/m_b2d/data_reg[6]_replica/Q
                         net (fo=35, routed)          0.915     6.432    XADC/m_b2d/data_reg_n_0_[6]_repN
    SLICE_X30Y69         LUT3 (Prop_lut3_I0_O)        0.124     6.556 r  XADC/m_b2d/div0__9_i_1/O
                         net (fo=4, routed)           0.667     7.223    XADC/m_b2d/div0__9_i_1_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  XADC/m_b2d/div0__9/CO[3]
                         net (fo=1, routed)           0.000     7.608    XADC/m_b2d/div0__9_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.722    XADC/m_b2d/div0__10_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.836    XADC/m_b2d/div0__11_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.950    XADC/m_b2d/div0__12_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.263 r  XADC/m_b2d/div0__13/O[3]
                         net (fo=3, routed)           1.114     9.377    XADC/m_b2d/div0__13_n_4
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.306     9.683 r  XADC/m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.473    10.156    XADC/m_b2d/div0__50_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.706 r  XADC/m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.706    XADC/m_b2d/div0__50_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.029 r  XADC/m_b2d/div0__51/O[1]
                         net (fo=3, routed)           0.432    11.460    XADC/m_b2d/div0__51_n_6
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.306    11.766 r  XADC/m_b2d/div0__62_i_2/O
                         net (fo=1, routed)           0.957    12.724    XADC/m_b2d/div0__62_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.122 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    13.122    XADC/m_b2d/div0__62_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  XADC/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.236    XADC/m_b2d/div0__63_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  XADC/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.350    XADC/m_b2d/div0__64_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.663 r  XADC/m_b2d/div0__65/O[3]
                         net (fo=5, routed)           0.808    14.471    XADC/m_b2d/div0__65_n_4
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.306    14.777 r  XADC/m_b2d/div0__73_i_3/O
                         net (fo=1, routed)           0.000    14.777    XADC/m_b2d/div0__73_i_3_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.327 r  XADC/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    15.327    XADC/m_b2d/div0__73_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  XADC/m_b2d/div0__74/CO[3]
                         net (fo=1, routed)           0.000    15.441    XADC/m_b2d/div0__74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.663 r  XADC/m_b2d/div0__75/O[0]
                         net (fo=3, routed)           0.753    16.416    XADC/m_b2d/div0__75_n_7
    SLICE_X31Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.715 r  XADC/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000    16.715    XADC/m_b2d/div0__83_i_7_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.265 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    17.265    XADC/m_b2d/div0__83_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.493 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.647    18.139    XADC/m_b2d/div0__84_n_1
    SLICE_X31Y87         LUT4 (Prop_lut4_I1_O)        0.313    18.452 r  XADC/m_b2d/div[10]_i_1/O
                         net (fo=1, routed)           0.000    18.452    XADC/m_b2d/p_0_in[10]
    SLICE_X31Y87         FDRE                                         r  XADC/m_b2d/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.431    14.772    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X31Y87         FDRE                                         r  XADC/m_b2d/div_reg[10]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X31Y87         FDRE (Setup_fdre_C_D)        0.032    15.027    XADC/m_b2d/div_reg[10]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -18.452    
  -------------------------------------------------------------------
                         slack                                 -3.426    

Slack (VIOLATED) :        -3.423ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.389ns  (logic 6.626ns (49.488%)  route 6.763ns (50.512%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.540     5.061    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y70         FDRE                                         r  XADC/m_b2d/data_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  XADC/m_b2d/data_reg[6]_replica/Q
                         net (fo=35, routed)          0.915     6.432    XADC/m_b2d/data_reg_n_0_[6]_repN
    SLICE_X30Y69         LUT3 (Prop_lut3_I0_O)        0.124     6.556 r  XADC/m_b2d/div0__9_i_1/O
                         net (fo=4, routed)           0.667     7.223    XADC/m_b2d/div0__9_i_1_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  XADC/m_b2d/div0__9/CO[3]
                         net (fo=1, routed)           0.000     7.608    XADC/m_b2d/div0__9_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.722    XADC/m_b2d/div0__10_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.836    XADC/m_b2d/div0__11_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.950    XADC/m_b2d/div0__12_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.263 r  XADC/m_b2d/div0__13/O[3]
                         net (fo=3, routed)           1.114     9.377    XADC/m_b2d/div0__13_n_4
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.306     9.683 r  XADC/m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.473    10.156    XADC/m_b2d/div0__50_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.706 r  XADC/m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.706    XADC/m_b2d/div0__50_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.029 r  XADC/m_b2d/div0__51/O[1]
                         net (fo=3, routed)           0.432    11.460    XADC/m_b2d/div0__51_n_6
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.306    11.766 r  XADC/m_b2d/div0__62_i_2/O
                         net (fo=1, routed)           0.957    12.724    XADC/m_b2d/div0__62_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.122 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    13.122    XADC/m_b2d/div0__62_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  XADC/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.236    XADC/m_b2d/div0__63_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  XADC/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.350    XADC/m_b2d/div0__64_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.663 r  XADC/m_b2d/div0__65/O[3]
                         net (fo=5, routed)           0.808    14.471    XADC/m_b2d/div0__65_n_4
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.306    14.777 r  XADC/m_b2d/div0__73_i_3/O
                         net (fo=1, routed)           0.000    14.777    XADC/m_b2d/div0__73_i_3_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.327 r  XADC/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    15.327    XADC/m_b2d/div0__73_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  XADC/m_b2d/div0__74/CO[3]
                         net (fo=1, routed)           0.000    15.441    XADC/m_b2d/div0__74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.663 r  XADC/m_b2d/div0__75/O[0]
                         net (fo=3, routed)           0.753    16.416    XADC/m_b2d/div0__75_n_7
    SLICE_X31Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.715 r  XADC/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000    16.715    XADC/m_b2d/div0__83_i_7_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.265 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    17.265    XADC/m_b2d/div0__83_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.493 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.644    18.137    XADC/m_b2d/div0__84_n_1
    SLICE_X32Y87         LUT4 (Prop_lut4_I1_O)        0.313    18.450 r  XADC/m_b2d/div[25]_i_1/O
                         net (fo=1, routed)           0.000    18.450    XADC/m_b2d/p_0_in[25]
    SLICE_X32Y87         FDRE                                         r  XADC/m_b2d/div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.431    14.772    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y87         FDRE                                         r  XADC/m_b2d/div_reg[25]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X32Y87         FDRE (Setup_fdre_C_D)        0.032    15.027    XADC/m_b2d/div_reg[25]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -18.450    
  -------------------------------------------------------------------
                         slack                                 -3.423    

Slack (VIOLATED) :        -3.423ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.388ns  (logic 6.626ns (49.492%)  route 6.762ns (50.508%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.540     5.061    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y70         FDRE                                         r  XADC/m_b2d/data_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  XADC/m_b2d/data_reg[6]_replica/Q
                         net (fo=35, routed)          0.915     6.432    XADC/m_b2d/data_reg_n_0_[6]_repN
    SLICE_X30Y69         LUT3 (Prop_lut3_I0_O)        0.124     6.556 r  XADC/m_b2d/div0__9_i_1/O
                         net (fo=4, routed)           0.667     7.223    XADC/m_b2d/div0__9_i_1_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  XADC/m_b2d/div0__9/CO[3]
                         net (fo=1, routed)           0.000     7.608    XADC/m_b2d/div0__9_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.722    XADC/m_b2d/div0__10_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.836    XADC/m_b2d/div0__11_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.950    XADC/m_b2d/div0__12_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.263 r  XADC/m_b2d/div0__13/O[3]
                         net (fo=3, routed)           1.114     9.377    XADC/m_b2d/div0__13_n_4
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.306     9.683 r  XADC/m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.473    10.156    XADC/m_b2d/div0__50_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.706 r  XADC/m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.706    XADC/m_b2d/div0__50_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.029 r  XADC/m_b2d/div0__51/O[1]
                         net (fo=3, routed)           0.432    11.460    XADC/m_b2d/div0__51_n_6
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.306    11.766 r  XADC/m_b2d/div0__62_i_2/O
                         net (fo=1, routed)           0.957    12.724    XADC/m_b2d/div0__62_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.122 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    13.122    XADC/m_b2d/div0__62_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  XADC/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.236    XADC/m_b2d/div0__63_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  XADC/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.350    XADC/m_b2d/div0__64_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.663 r  XADC/m_b2d/div0__65/O[3]
                         net (fo=5, routed)           0.808    14.471    XADC/m_b2d/div0__65_n_4
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.306    14.777 r  XADC/m_b2d/div0__73_i_3/O
                         net (fo=1, routed)           0.000    14.777    XADC/m_b2d/div0__73_i_3_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.327 r  XADC/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    15.327    XADC/m_b2d/div0__73_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  XADC/m_b2d/div0__74/CO[3]
                         net (fo=1, routed)           0.000    15.441    XADC/m_b2d/div0__74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.663 r  XADC/m_b2d/div0__75/O[0]
                         net (fo=3, routed)           0.753    16.416    XADC/m_b2d/div0__75_n_7
    SLICE_X31Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.715 r  XADC/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000    16.715    XADC/m_b2d/div0__83_i_7_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.265 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    17.265    XADC/m_b2d/div0__83_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.493 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.643    18.136    XADC/m_b2d/div0__84_n_1
    SLICE_X32Y85         LUT4 (Prop_lut4_I1_O)        0.313    18.449 r  XADC/m_b2d/div[4]_i_1/O
                         net (fo=1, routed)           0.000    18.449    XADC/m_b2d/p_0_in[4]
    SLICE_X32Y85         FDRE                                         r  XADC/m_b2d/div_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.430    14.771    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  XADC/m_b2d/div_reg[4]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X32Y85         FDRE (Setup_fdre_C_D)        0.032    15.026    XADC/m_b2d/div_reg[4]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -18.449    
  -------------------------------------------------------------------
                         slack                                 -3.423    

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.387ns  (logic 6.626ns (49.497%)  route 6.761ns (50.503%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.540     5.061    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y70         FDRE                                         r  XADC/m_b2d/data_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  XADC/m_b2d/data_reg[6]_replica/Q
                         net (fo=35, routed)          0.915     6.432    XADC/m_b2d/data_reg_n_0_[6]_repN
    SLICE_X30Y69         LUT3 (Prop_lut3_I0_O)        0.124     6.556 r  XADC/m_b2d/div0__9_i_1/O
                         net (fo=4, routed)           0.667     7.223    XADC/m_b2d/div0__9_i_1_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  XADC/m_b2d/div0__9/CO[3]
                         net (fo=1, routed)           0.000     7.608    XADC/m_b2d/div0__9_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.722    XADC/m_b2d/div0__10_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.836    XADC/m_b2d/div0__11_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.950    XADC/m_b2d/div0__12_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.263 r  XADC/m_b2d/div0__13/O[3]
                         net (fo=3, routed)           1.114     9.377    XADC/m_b2d/div0__13_n_4
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.306     9.683 r  XADC/m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.473    10.156    XADC/m_b2d/div0__50_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.706 r  XADC/m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.706    XADC/m_b2d/div0__50_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.029 r  XADC/m_b2d/div0__51/O[1]
                         net (fo=3, routed)           0.432    11.460    XADC/m_b2d/div0__51_n_6
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.306    11.766 r  XADC/m_b2d/div0__62_i_2/O
                         net (fo=1, routed)           0.957    12.724    XADC/m_b2d/div0__62_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.122 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    13.122    XADC/m_b2d/div0__62_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  XADC/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.236    XADC/m_b2d/div0__63_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  XADC/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.350    XADC/m_b2d/div0__64_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.663 r  XADC/m_b2d/div0__65/O[3]
                         net (fo=5, routed)           0.808    14.471    XADC/m_b2d/div0__65_n_4
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.306    14.777 r  XADC/m_b2d/div0__73_i_3/O
                         net (fo=1, routed)           0.000    14.777    XADC/m_b2d/div0__73_i_3_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.327 r  XADC/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    15.327    XADC/m_b2d/div0__73_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  XADC/m_b2d/div0__74/CO[3]
                         net (fo=1, routed)           0.000    15.441    XADC/m_b2d/div0__74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.663 r  XADC/m_b2d/div0__75/O[0]
                         net (fo=3, routed)           0.753    16.416    XADC/m_b2d/div0__75_n_7
    SLICE_X31Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.715 r  XADC/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000    16.715    XADC/m_b2d/div0__83_i_7_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.265 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    17.265    XADC/m_b2d/div0__83_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.493 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.642    18.134    XADC/m_b2d/div0__84_n_1
    SLICE_X31Y87         LUT4 (Prop_lut4_I1_O)        0.313    18.447 r  XADC/m_b2d/div[13]_i_1/O
                         net (fo=1, routed)           0.000    18.447    XADC/m_b2d/p_0_in[13]
    SLICE_X31Y87         FDRE                                         r  XADC/m_b2d/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.431    14.772    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X31Y87         FDRE                                         r  XADC/m_b2d/div_reg[13]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X31Y87         FDRE (Setup_fdre_C_D)        0.031    15.026    XADC/m_b2d/div_reg[13]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                 -3.422    

Slack (VIOLATED) :        -3.421ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.385ns  (logic 6.626ns (49.504%)  route 6.759ns (50.496%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.540     5.061    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y70         FDRE                                         r  XADC/m_b2d/data_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  XADC/m_b2d/data_reg[6]_replica/Q
                         net (fo=35, routed)          0.915     6.432    XADC/m_b2d/data_reg_n_0_[6]_repN
    SLICE_X30Y69         LUT3 (Prop_lut3_I0_O)        0.124     6.556 r  XADC/m_b2d/div0__9_i_1/O
                         net (fo=4, routed)           0.667     7.223    XADC/m_b2d/div0__9_i_1_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  XADC/m_b2d/div0__9/CO[3]
                         net (fo=1, routed)           0.000     7.608    XADC/m_b2d/div0__9_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.722    XADC/m_b2d/div0__10_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.836    XADC/m_b2d/div0__11_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.950    XADC/m_b2d/div0__12_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.263 r  XADC/m_b2d/div0__13/O[3]
                         net (fo=3, routed)           1.114     9.377    XADC/m_b2d/div0__13_n_4
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.306     9.683 r  XADC/m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.473    10.156    XADC/m_b2d/div0__50_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.706 r  XADC/m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.706    XADC/m_b2d/div0__50_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.029 r  XADC/m_b2d/div0__51/O[1]
                         net (fo=3, routed)           0.432    11.460    XADC/m_b2d/div0__51_n_6
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.306    11.766 r  XADC/m_b2d/div0__62_i_2/O
                         net (fo=1, routed)           0.957    12.724    XADC/m_b2d/div0__62_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.122 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    13.122    XADC/m_b2d/div0__62_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  XADC/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.236    XADC/m_b2d/div0__63_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  XADC/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.350    XADC/m_b2d/div0__64_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.663 r  XADC/m_b2d/div0__65/O[3]
                         net (fo=5, routed)           0.808    14.471    XADC/m_b2d/div0__65_n_4
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.306    14.777 r  XADC/m_b2d/div0__73_i_3/O
                         net (fo=1, routed)           0.000    14.777    XADC/m_b2d/div0__73_i_3_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.327 r  XADC/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    15.327    XADC/m_b2d/div0__73_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  XADC/m_b2d/div0__74/CO[3]
                         net (fo=1, routed)           0.000    15.441    XADC/m_b2d/div0__74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.663 r  XADC/m_b2d/div0__75/O[0]
                         net (fo=3, routed)           0.753    16.416    XADC/m_b2d/div0__75_n_7
    SLICE_X31Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.715 r  XADC/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000    16.715    XADC/m_b2d/div0__83_i_7_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.265 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    17.265    XADC/m_b2d/div0__83_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.493 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.640    18.133    XADC/m_b2d/div0__84_n_1
    SLICE_X32Y85         LUT4 (Prop_lut4_I1_O)        0.313    18.446 r  XADC/m_b2d/div[15]_i_1/O
                         net (fo=1, routed)           0.000    18.446    XADC/m_b2d/p_0_in[15]
    SLICE_X32Y85         FDRE                                         r  XADC/m_b2d/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.430    14.771    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  XADC/m_b2d/div_reg[15]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X32Y85         FDRE (Setup_fdre_C_D)        0.031    15.025    XADC/m_b2d/div_reg[15]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -18.446    
  -------------------------------------------------------------------
                         slack                                 -3.421    

Slack (VIOLATED) :        -3.421ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.386ns  (logic 6.626ns (49.500%)  route 6.760ns (50.500%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.540     5.061    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y70         FDRE                                         r  XADC/m_b2d/data_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  XADC/m_b2d/data_reg[6]_replica/Q
                         net (fo=35, routed)          0.915     6.432    XADC/m_b2d/data_reg_n_0_[6]_repN
    SLICE_X30Y69         LUT3 (Prop_lut3_I0_O)        0.124     6.556 r  XADC/m_b2d/div0__9_i_1/O
                         net (fo=4, routed)           0.667     7.223    XADC/m_b2d/div0__9_i_1_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  XADC/m_b2d/div0__9/CO[3]
                         net (fo=1, routed)           0.000     7.608    XADC/m_b2d/div0__9_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.722    XADC/m_b2d/div0__10_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.836    XADC/m_b2d/div0__11_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.950    XADC/m_b2d/div0__12_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.263 r  XADC/m_b2d/div0__13/O[3]
                         net (fo=3, routed)           1.114     9.377    XADC/m_b2d/div0__13_n_4
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.306     9.683 r  XADC/m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.473    10.156    XADC/m_b2d/div0__50_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.706 r  XADC/m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.706    XADC/m_b2d/div0__50_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.029 r  XADC/m_b2d/div0__51/O[1]
                         net (fo=3, routed)           0.432    11.460    XADC/m_b2d/div0__51_n_6
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.306    11.766 r  XADC/m_b2d/div0__62_i_2/O
                         net (fo=1, routed)           0.957    12.724    XADC/m_b2d/div0__62_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.122 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    13.122    XADC/m_b2d/div0__62_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  XADC/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.236    XADC/m_b2d/div0__63_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  XADC/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.350    XADC/m_b2d/div0__64_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.663 r  XADC/m_b2d/div0__65/O[3]
                         net (fo=5, routed)           0.808    14.471    XADC/m_b2d/div0__65_n_4
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.306    14.777 r  XADC/m_b2d/div0__73_i_3/O
                         net (fo=1, routed)           0.000    14.777    XADC/m_b2d/div0__73_i_3_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.327 r  XADC/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    15.327    XADC/m_b2d/div0__73_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  XADC/m_b2d/div0__74/CO[3]
                         net (fo=1, routed)           0.000    15.441    XADC/m_b2d/div0__74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.663 r  XADC/m_b2d/div0__75/O[0]
                         net (fo=3, routed)           0.753    16.416    XADC/m_b2d/div0__75_n_7
    SLICE_X31Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.715 r  XADC/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000    16.715    XADC/m_b2d/div0__83_i_7_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.265 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    17.265    XADC/m_b2d/div0__83_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.493 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.641    18.134    XADC/m_b2d/div0__84_n_1
    SLICE_X32Y87         LUT4 (Prop_lut4_I1_O)        0.313    18.447 r  XADC/m_b2d/div[24]_i_1/O
                         net (fo=1, routed)           0.000    18.447    XADC/m_b2d/p_0_in[24]
    SLICE_X32Y87         FDRE                                         r  XADC/m_b2d/div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.431    14.772    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y87         FDRE                                         r  XADC/m_b2d/div_reg[24]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X32Y87         FDRE (Setup_fdre_C_D)        0.031    15.026    XADC/m_b2d/div_reg[24]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -18.447    
  -------------------------------------------------------------------
                         slack                                 -3.421    

Slack (VIOLATED) :        -3.420ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.384ns  (logic 6.626ns (49.508%)  route 6.758ns (50.492%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.540     5.061    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y70         FDRE                                         r  XADC/m_b2d/data_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  XADC/m_b2d/data_reg[6]_replica/Q
                         net (fo=35, routed)          0.915     6.432    XADC/m_b2d/data_reg_n_0_[6]_repN
    SLICE_X30Y69         LUT3 (Prop_lut3_I0_O)        0.124     6.556 r  XADC/m_b2d/div0__9_i_1/O
                         net (fo=4, routed)           0.667     7.223    XADC/m_b2d/div0__9_i_1_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  XADC/m_b2d/div0__9/CO[3]
                         net (fo=1, routed)           0.000     7.608    XADC/m_b2d/div0__9_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.722    XADC/m_b2d/div0__10_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.836    XADC/m_b2d/div0__11_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.950    XADC/m_b2d/div0__12_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.263 r  XADC/m_b2d/div0__13/O[3]
                         net (fo=3, routed)           1.114     9.377    XADC/m_b2d/div0__13_n_4
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.306     9.683 r  XADC/m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.473    10.156    XADC/m_b2d/div0__50_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.706 r  XADC/m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.706    XADC/m_b2d/div0__50_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.029 r  XADC/m_b2d/div0__51/O[1]
                         net (fo=3, routed)           0.432    11.460    XADC/m_b2d/div0__51_n_6
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.306    11.766 r  XADC/m_b2d/div0__62_i_2/O
                         net (fo=1, routed)           0.957    12.724    XADC/m_b2d/div0__62_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.122 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    13.122    XADC/m_b2d/div0__62_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  XADC/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.236    XADC/m_b2d/div0__63_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  XADC/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.350    XADC/m_b2d/div0__64_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.663 r  XADC/m_b2d/div0__65/O[3]
                         net (fo=5, routed)           0.808    14.471    XADC/m_b2d/div0__65_n_4
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.306    14.777 r  XADC/m_b2d/div0__73_i_3/O
                         net (fo=1, routed)           0.000    14.777    XADC/m_b2d/div0__73_i_3_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.327 r  XADC/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    15.327    XADC/m_b2d/div0__73_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  XADC/m_b2d/div0__74/CO[3]
                         net (fo=1, routed)           0.000    15.441    XADC/m_b2d/div0__74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.663 r  XADC/m_b2d/div0__75/O[0]
                         net (fo=3, routed)           0.753    16.416    XADC/m_b2d/div0__75_n_7
    SLICE_X31Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.715 r  XADC/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000    16.715    XADC/m_b2d/div0__83_i_7_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.265 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    17.265    XADC/m_b2d/div0__83_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.493 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.639    18.131    XADC/m_b2d/div0__84_n_1
    SLICE_X32Y84         LUT4 (Prop_lut4_I1_O)        0.313    18.444 r  XADC/m_b2d/div[27]_i_1/O
                         net (fo=1, routed)           0.000    18.444    XADC/m_b2d/p_0_in[27]
    SLICE_X32Y84         FDRE                                         r  XADC/m_b2d/div_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.429    14.770    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  XADC/m_b2d/div_reg[27]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X32Y84         FDRE (Setup_fdre_C_D)        0.032    15.025    XADC/m_b2d/div_reg[27]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -18.444    
  -------------------------------------------------------------------
                         slack                                 -3.420    

Slack (VIOLATED) :        -3.418ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.380ns  (logic 6.626ns (49.520%)  route 6.754ns (50.480%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.540     5.061    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y70         FDRE                                         r  XADC/m_b2d/data_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  XADC/m_b2d/data_reg[6]_replica/Q
                         net (fo=35, routed)          0.915     6.432    XADC/m_b2d/data_reg_n_0_[6]_repN
    SLICE_X30Y69         LUT3 (Prop_lut3_I0_O)        0.124     6.556 r  XADC/m_b2d/div0__9_i_1/O
                         net (fo=4, routed)           0.667     7.223    XADC/m_b2d/div0__9_i_1_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  XADC/m_b2d/div0__9/CO[3]
                         net (fo=1, routed)           0.000     7.608    XADC/m_b2d/div0__9_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.722    XADC/m_b2d/div0__10_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.836    XADC/m_b2d/div0__11_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.950    XADC/m_b2d/div0__12_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.263 r  XADC/m_b2d/div0__13/O[3]
                         net (fo=3, routed)           1.114     9.377    XADC/m_b2d/div0__13_n_4
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.306     9.683 r  XADC/m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.473    10.156    XADC/m_b2d/div0__50_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.706 r  XADC/m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.706    XADC/m_b2d/div0__50_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.029 r  XADC/m_b2d/div0__51/O[1]
                         net (fo=3, routed)           0.432    11.460    XADC/m_b2d/div0__51_n_6
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.306    11.766 r  XADC/m_b2d/div0__62_i_2/O
                         net (fo=1, routed)           0.957    12.724    XADC/m_b2d/div0__62_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.122 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    13.122    XADC/m_b2d/div0__62_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  XADC/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.236    XADC/m_b2d/div0__63_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  XADC/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.350    XADC/m_b2d/div0__64_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.663 r  XADC/m_b2d/div0__65/O[3]
                         net (fo=5, routed)           0.808    14.471    XADC/m_b2d/div0__65_n_4
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.306    14.777 r  XADC/m_b2d/div0__73_i_3/O
                         net (fo=1, routed)           0.000    14.777    XADC/m_b2d/div0__73_i_3_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.327 r  XADC/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    15.327    XADC/m_b2d/div0__73_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  XADC/m_b2d/div0__74/CO[3]
                         net (fo=1, routed)           0.000    15.441    XADC/m_b2d/div0__74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.663 r  XADC/m_b2d/div0__75/O[0]
                         net (fo=3, routed)           0.753    16.416    XADC/m_b2d/div0__75_n_7
    SLICE_X31Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.715 r  XADC/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000    16.715    XADC/m_b2d/div0__83_i_7_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.265 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    17.265    XADC/m_b2d/div0__83_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.493 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.636    18.128    XADC/m_b2d/div0__84_n_1
    SLICE_X32Y84         LUT4 (Prop_lut4_I1_O)        0.313    18.441 r  XADC/m_b2d/div[16]_i_1/O
                         net (fo=1, routed)           0.000    18.441    XADC/m_b2d/p_0_in[16]
    SLICE_X32Y84         FDRE                                         r  XADC/m_b2d/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.429    14.770    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  XADC/m_b2d/div_reg[16]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X32Y84         FDRE (Setup_fdre_C_D)        0.031    15.024    XADC/m_b2d/div_reg[16]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -18.441    
  -------------------------------------------------------------------
                         slack                                 -3.418    

Slack (VIOLATED) :        -3.416ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.379ns  (logic 6.626ns (49.525%)  route 6.753ns (50.475%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.540     5.061    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y70         FDRE                                         r  XADC/m_b2d/data_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  XADC/m_b2d/data_reg[6]_replica/Q
                         net (fo=35, routed)          0.915     6.432    XADC/m_b2d/data_reg_n_0_[6]_repN
    SLICE_X30Y69         LUT3 (Prop_lut3_I0_O)        0.124     6.556 r  XADC/m_b2d/div0__9_i_1/O
                         net (fo=4, routed)           0.667     7.223    XADC/m_b2d/div0__9_i_1_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  XADC/m_b2d/div0__9/CO[3]
                         net (fo=1, routed)           0.000     7.608    XADC/m_b2d/div0__9_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.722    XADC/m_b2d/div0__10_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.836    XADC/m_b2d/div0__11_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.950    XADC/m_b2d/div0__12_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.263 r  XADC/m_b2d/div0__13/O[3]
                         net (fo=3, routed)           1.114     9.377    XADC/m_b2d/div0__13_n_4
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.306     9.683 r  XADC/m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.473    10.156    XADC/m_b2d/div0__50_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.706 r  XADC/m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.706    XADC/m_b2d/div0__50_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.029 r  XADC/m_b2d/div0__51/O[1]
                         net (fo=3, routed)           0.432    11.460    XADC/m_b2d/div0__51_n_6
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.306    11.766 r  XADC/m_b2d/div0__62_i_2/O
                         net (fo=1, routed)           0.957    12.724    XADC/m_b2d/div0__62_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.122 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    13.122    XADC/m_b2d/div0__62_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  XADC/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.236    XADC/m_b2d/div0__63_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  XADC/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.350    XADC/m_b2d/div0__64_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.663 r  XADC/m_b2d/div0__65/O[3]
                         net (fo=5, routed)           0.808    14.471    XADC/m_b2d/div0__65_n_4
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.306    14.777 r  XADC/m_b2d/div0__73_i_3/O
                         net (fo=1, routed)           0.000    14.777    XADC/m_b2d/div0__73_i_3_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.327 r  XADC/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    15.327    XADC/m_b2d/div0__73_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  XADC/m_b2d/div0__74/CO[3]
                         net (fo=1, routed)           0.000    15.441    XADC/m_b2d/div0__74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.663 r  XADC/m_b2d/div0__75/O[0]
                         net (fo=3, routed)           0.753    16.416    XADC/m_b2d/div0__75_n_7
    SLICE_X31Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.715 r  XADC/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000    16.715    XADC/m_b2d/div0__83_i_7_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.265 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    17.265    XADC/m_b2d/div0__83_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.493 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.634    18.127    XADC/m_b2d/div0__84_n_1
    SLICE_X32Y84         LUT4 (Prop_lut4_I1_O)        0.313    18.440 r  XADC/m_b2d/div[3]_i_1/O
                         net (fo=1, routed)           0.000    18.440    XADC/m_b2d/p_0_in[3]
    SLICE_X32Y84         FDRE                                         r  XADC/m_b2d/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.429    14.770    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  XADC/m_b2d/div_reg[3]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X32Y84         FDRE (Setup_fdre_C_D)        0.031    15.024    XADC/m_b2d/div_reg[3]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -18.440    
  -------------------------------------------------------------------
                         slack                                 -3.416    

Slack (VIOLATED) :        -3.404ns  (required time - arrival time)
  Source:                 XADC/m_b2d/data_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.367ns  (logic 6.626ns (49.568%)  route 6.741ns (50.432%))
  Logic Levels:           22  (CARRY4=16 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.540     5.061    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y70         FDRE                                         r  XADC/m_b2d/data_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.456     5.517 f  XADC/m_b2d/data_reg[6]_replica/Q
                         net (fo=35, routed)          0.915     6.432    XADC/m_b2d/data_reg_n_0_[6]_repN
    SLICE_X30Y69         LUT3 (Prop_lut3_I0_O)        0.124     6.556 r  XADC/m_b2d/div0__9_i_1/O
                         net (fo=4, routed)           0.667     7.223    XADC/m_b2d/div0__9_i_1_n_0
    SLICE_X31Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  XADC/m_b2d/div0__9/CO[3]
                         net (fo=1, routed)           0.000     7.608    XADC/m_b2d/div0__9_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  XADC/m_b2d/div0__10/CO[3]
                         net (fo=1, routed)           0.000     7.722    XADC/m_b2d/div0__10_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  XADC/m_b2d/div0__11/CO[3]
                         net (fo=1, routed)           0.000     7.836    XADC/m_b2d/div0__11_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  XADC/m_b2d/div0__12/CO[3]
                         net (fo=1, routed)           0.000     7.950    XADC/m_b2d/div0__12_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.263 r  XADC/m_b2d/div0__13/O[3]
                         net (fo=3, routed)           1.114     9.377    XADC/m_b2d/div0__13_n_4
    SLICE_X31Y77         LUT3 (Prop_lut3_I1_O)        0.306     9.683 r  XADC/m_b2d/div0__50_i_4/O
                         net (fo=1, routed)           0.473    10.156    XADC/m_b2d/div0__50_i_4_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.706 r  XADC/m_b2d/div0__50/CO[3]
                         net (fo=1, routed)           0.000    10.706    XADC/m_b2d/div0__50_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.029 r  XADC/m_b2d/div0__51/O[1]
                         net (fo=3, routed)           0.432    11.460    XADC/m_b2d/div0__51_n_6
    SLICE_X33Y78         LUT3 (Prop_lut3_I0_O)        0.306    11.766 r  XADC/m_b2d/div0__62_i_2/O
                         net (fo=1, routed)           0.957    12.724    XADC/m_b2d/div0__62_i_2_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.122 r  XADC/m_b2d/div0__62/CO[3]
                         net (fo=1, routed)           0.000    13.122    XADC/m_b2d/div0__62_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.236 r  XADC/m_b2d/div0__63/CO[3]
                         net (fo=1, routed)           0.000    13.236    XADC/m_b2d/div0__63_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.350 r  XADC/m_b2d/div0__64/CO[3]
                         net (fo=1, routed)           0.000    13.350    XADC/m_b2d/div0__64_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.663 r  XADC/m_b2d/div0__65/O[3]
                         net (fo=5, routed)           0.808    14.471    XADC/m_b2d/div0__65_n_4
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.306    14.777 r  XADC/m_b2d/div0__73_i_3/O
                         net (fo=1, routed)           0.000    14.777    XADC/m_b2d/div0__73_i_3_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.327 r  XADC/m_b2d/div0__73/CO[3]
                         net (fo=1, routed)           0.000    15.327    XADC/m_b2d/div0__73_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.441 r  XADC/m_b2d/div0__74/CO[3]
                         net (fo=1, routed)           0.000    15.441    XADC/m_b2d/div0__74_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.663 r  XADC/m_b2d/div0__75/O[0]
                         net (fo=3, routed)           0.753    16.416    XADC/m_b2d/div0__75_n_7
    SLICE_X31Y85         LUT4 (Prop_lut4_I2_O)        0.299    16.715 r  XADC/m_b2d/div0__83_i_7/O
                         net (fo=1, routed)           0.000    16.715    XADC/m_b2d/div0__83_i_7_n_0
    SLICE_X31Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.265 r  XADC/m_b2d/div0__83/CO[3]
                         net (fo=1, routed)           0.000    17.265    XADC/m_b2d/div0__83_n_0
    SLICE_X31Y86         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.493 r  XADC/m_b2d/div0__84/CO[2]
                         net (fo=29, routed)          0.623    18.115    XADC/m_b2d/div0__84_n_1
    SLICE_X32Y85         LUT4 (Prop_lut4_I1_O)        0.313    18.428 r  XADC/m_b2d/div[11]_i_1/O
                         net (fo=1, routed)           0.000    18.428    XADC/m_b2d/p_0_in[11]
    SLICE_X32Y85         FDRE                                         r  XADC/m_b2d/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         1.430    14.771    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  XADC/m_b2d/div_reg[11]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X32Y85         FDRE (Setup_fdre_C_D)        0.031    15.025    XADC/m_b2d/div_reg[11]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -18.428    
  -------------------------------------------------------------------
                         slack                                 -3.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 XADC/m_b2d/div_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.781%)  route 0.264ns (65.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.558     1.441    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X32Y87         FDRE                                         r  XADC/m_b2d/div_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  XADC/m_b2d/div_reg[24]/Q
                         net (fo=1, routed)           0.264     1.847    XADC/m_b2d/div[24]
    SLICE_X36Y81         FDRE                                         r  XADC/m_b2d/data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.820     1.948    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X36Y81         FDRE                                         r  XADC/m_b2d/data_reg[24]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X36Y81         FDRE (Hold_fdre_C_D)         0.070     1.769    XADC/m_b2d/data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 XADC/m_b2d/div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.685%)  route 0.319ns (69.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.556     1.439    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X35Y86         FDRE                                         r  XADC/m_b2d/div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  XADC/m_b2d/div_reg[18]/Q
                         net (fo=1, routed)           0.319     1.899    XADC/m_b2d/div[18]
    SLICE_X36Y74         FDRE                                         r  XADC/m_b2d/data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.813     1.941    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X36Y74         FDRE                                         r  XADC/m_b2d/data_reg[18]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.066     1.758    XADC/m_b2d/data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 XADC/m_b2d/div_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/m_b2d/data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.688%)  route 0.334ns (70.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.557     1.440    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X28Y86         FDRE                                         r  XADC/m_b2d/div_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  XADC/m_b2d/div_reg[22]/Q
                         net (fo=1, routed)           0.334     1.915    XADC/m_b2d/div[22]
    SLICE_X37Y75         FDRE                                         r  XADC/m_b2d/data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.813     1.941    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X37Y75         FDRE                                         r  XADC/m_b2d/data_reg[22]/C
                         clock pessimism             -0.249     1.692    
    SLICE_X37Y75         FDRE (Hold_fdre_C_D)         0.066     1.758    XADC/m_b2d/data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 D2/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.583     1.466    D2/clk_debug_OBUF_BUFG
    SLICE_X62Y78         FDRE                                         r  D2/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  D2/count_reg[30]/Q
                         net (fo=4, routed)           0.077     1.684    D2/count_reg[30]
    SLICE_X63Y78         LUT5 (Prop_lut5_I2_O)        0.045     1.729 r  D2/transmit_i_1/O
                         net (fo=1, routed)           0.000     1.729    D2/p_0_in
    SLICE_X63Y78         FDRE                                         r  D2/transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.851     1.979    D2/clk_debug_OBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  D2/transmit_reg/C
                         clock pessimism             -0.500     1.479    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.091     1.570    D2/transmit_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 XADC/m_b2d/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/sseg_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.552     1.435    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  XADC/m_b2d/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  XADC/m_b2d/dout_reg[1]/Q
                         net (fo=1, routed)           0.112     1.688    XADC/dout[1]
    SLICE_X43Y80         FDRE                                         r  XADC/sseg_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.821     1.948    XADC/clk_debug_OBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  XADC/sseg_data_reg[1]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.072     1.522    XADC/sseg_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 XADC/m_b2d/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/sseg_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.555     1.438    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  XADC/m_b2d/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  XADC/m_b2d/dout_reg[3]/Q
                         net (fo=1, routed)           0.112     1.691    XADC/dout[3]
    SLICE_X44Y80         FDRE                                         r  XADC/sseg_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.822     1.949    XADC/clk_debug_OBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  XADC/sseg_data_reg[3]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X44Y80         FDRE (Hold_fdre_C_D)         0.066     1.517    XADC/sseg_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 XADC/m_b2d/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/sseg_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.555     1.438    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  XADC/m_b2d/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  XADC/m_b2d/dout_reg[2]/Q
                         net (fo=1, routed)           0.119     1.699    XADC/dout[2]
    SLICE_X44Y80         FDRE                                         r  XADC/sseg_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.822     1.949    XADC/clk_debug_OBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  XADC/sseg_data_reg[2]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X44Y80         FDRE (Hold_fdre_C_D)         0.070     1.521    XADC/sseg_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 XADC/m_b2d/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/sseg_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.552     1.435    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  XADC/m_b2d/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  XADC/m_b2d/dout_reg[15]/Q
                         net (fo=2, routed)           0.124     1.700    XADC/dout[15]
    SLICE_X43Y80         FDRE                                         r  XADC/sseg_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.821     1.948    XADC/clk_debug_OBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  XADC/sseg_data_reg[15]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.070     1.520    XADC/sseg_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 XADC/m_b2d/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC/sseg_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.257%)  route 0.124ns (46.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.555     1.438    XADC/m_b2d/clk_debug_OBUF_BUFG
    SLICE_X44Y81         FDRE                                         r  XADC/m_b2d/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y81         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  XADC/m_b2d/dout_reg[6]/Q
                         net (fo=2, routed)           0.124     1.703    XADC/dout[6]
    SLICE_X44Y80         FDRE                                         r  XADC/sseg_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.822     1.949    XADC/clk_debug_OBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  XADC/sseg_data_reg[6]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X44Y80         FDRE (Hold_fdre_C_D)         0.070     1.521    XADC/sseg_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 T1/clear_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/clear_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.581     1.464    T1/clk_debug_OBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  T1/clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  T1/clear_reg/Q
                         net (fo=2, routed)           0.128     1.734    T1/clear_reg_n_0
    SLICE_X3Y71          FDRE                                         r  T1/clear_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=320, routed)         0.851     1.979    T1/clk_debug_OBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  T1/clear_done_reg/C
                         clock pessimism             -0.499     1.480    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.070     1.550    T1/clear_done_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XADC/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_debug_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X63Y74   D2/button_ff1_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X63Y74   D2/button_ff2_reg/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y70   XADC/m_b2d/data_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y71   XADC/m_b2d/data_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y72   XADC/m_b2d/data_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y71   XADC/m_b2d/data_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y71   XADC/m_b2d/data_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y72   XADC/m_b2d/data_reg[14]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   XADC/m_b2d/data_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y70   XADC/m_b2d/data_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   XADC/m_b2d/data_reg[6]_replica/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y79   XADC/m_b2d/data_reg[23]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y81   XADC/m_b2d/data_reg[24]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y80   XADC/m_b2d/data_reg[25]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y81   XADC/m_b2d/data_reg[27]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y69   XADC/m_b2d/data_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y69   XADC/m_b2d/data_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y69   XADC/m_b2d/data_reg[6]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X63Y74   D2/button_ff1_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X63Y74   D2/button_ff2_reg/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y72   XADC/m_b2d/data_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y72   XADC/m_b2d/data_reg[14]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y72   XADC/m_b2d/data_reg[15]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y72   XADC/m_b2d/data_reg[15]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y74   XADC/m_b2d/data_reg[16]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y72   XADC/m_b2d/data_reg[17]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X36Y74   XADC/m_b2d/data_reg[18]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y73   XADC/m_b2d/data_reg[19]/C



