# Generate Make include to aid in tlow
vlsi.core.build_system: make

# Tool options.
vlsi.core.synthesis_tool: "hammer.synthesis.genus"
vlsi.core.par_tool: "hammer.par.innovus"
vlsi.core.sim_tool: "hammer.sim.vcs"
# need to bump down these versions because joules requires older FSDB version
sim.vcs.version: "P-2019.06-SP2-5"
sim.vcs.verdi_home: "/tools/synopsys/verdi/P-2019.06-SP2-12"
vlsi.core.timing_tool: "hammer.timing.tempus"
vlsi.core.formal_tool: "hammer.formal.conformal"
vlsi.core.power_tool: "hammer.power.voltus"
vlsi.core.drc_tool: "hammer.drc.calibre"
vlsi.core.lvs_tool: "hammer.lvs.calibre"
