<stg><name>clefia_Pipeline_ByteXor_label231</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx_i477 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx_i477"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i5 0, i5 %idx_i477

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %while.body.i479

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
while.body.i479:0 %idx_i477_load = load i5 %idx_i477

]]></Node>
<StgValue><ssdm name="idx_i477_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i479:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i479:2 %icmp_ln123 = icmp_eq  i5 %idx_i477_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i479:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i479:4 %add_ln124 = add i5 %idx_i477_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i479:5 %br_ln123 = br i1 %icmp_ln123, void %while.body.split.i482, void %while.body.i486.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.split.i482:3 %xor_ln121 = xor i5 %idx_i477_load, i5 16

]]></Node>
<StgValue><ssdm name="xor_ln121"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="5">
<![CDATA[
while.body.split.i482:4 %sext_ln121 = sext i5 %xor_ln121

]]></Node>
<StgValue><ssdm name="sext_ln121"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
while.body.split.i482:5 %zext_ln121 = zext i7 %sext_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i482:6 %con128_addr = getelementptr i8 %con128, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="con128_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8">
<![CDATA[
while.body.split.i482:12 %con128_load = load i8 %con128_addr

]]></Node>
<StgValue><ssdm name="con128_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.split.i482:15 %store_ln123 = store i5 %add_ln124, i5 %idx_i477

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="5">
<![CDATA[
while.body.split.i482:1 %zext_ln121_3 = zext i5 %idx_i477_load

]]></Node>
<StgValue><ssdm name="zext_ln121_3"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i482:7 %lk_addr = getelementptr i8 %lk, i64 0, i64 %zext_ln121_3

]]></Node>
<StgValue><ssdm name="lk_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
while.body.split.i482:11 %lk_load = load i4 %lk_addr

]]></Node>
<StgValue><ssdm name="lk_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8">
<![CDATA[
while.body.split.i482:12 %con128_load = load i8 %con128_addr

]]></Node>
<StgValue><ssdm name="con128_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
while.body.i486.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.split.i482:0 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="5">
<![CDATA[
while.body.split.i482:2 %zext_ln121_134 = zext i5 %idx_i477_load

]]></Node>
<StgValue><ssdm name="zext_ln121_134"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
while.body.split.i482:8 %add_ln121_5 = add i6 %zext_ln121_134, i6 24

]]></Node>
<StgValue><ssdm name="add_ln121_5"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="6">
<![CDATA[
while.body.split.i482:9 %zext_ln121_136 = zext i6 %add_ln121_5

]]></Node>
<StgValue><ssdm name="zext_ln121_136"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i482:10 %rk_addr_66 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_136

]]></Node>
<StgValue><ssdm name="rk_addr_66"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
while.body.split.i482:11 %lk_load = load i4 %lk_addr

]]></Node>
<StgValue><ssdm name="lk_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i482:13 %xor_ln124_21 = xor i8 %con128_load, i8 %lk_load

]]></Node>
<StgValue><ssdm name="xor_ln124_21"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i482:14 %store_ln124 = store i8 %xor_ln124_21, i8 %rk_addr_66

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
while.body.split.i482:16 %br_ln123 = br void %while.body.i479

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="lk" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lk"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="rk" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="rk"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="con128" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="con128"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="StgValue_49" to="idx_i477" fromId="49" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_51" to="store_ln0" fromId="51" toId="7">
</dataflow>
<dataflow id="53" from="idx_i477" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="54" from="idx_i477" to="idx_i477_load" fromId="6" toId="9">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="61" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_59" to="specpipeline_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="64" from="p_str" to="specpipeline_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="65" from="idx_i477_load" to="icmp_ln123" fromId="9" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_66" to="icmp_ln123" fromId="66" toId="11">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="68" toId="12">
</dataflow>
<dataflow id="71" from="StgValue_70" to="empty" fromId="70" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_70" to="empty" fromId="70" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_70" to="empty" fromId="70" toId="12">
</dataflow>
<dataflow id="74" from="idx_i477_load" to="add_ln124" fromId="9" toId="13">
</dataflow>
<dataflow id="76" from="StgValue_75" to="add_ln124" fromId="75" toId="13">
</dataflow>
<dataflow id="77" from="icmp_ln123" to="br_ln123" fromId="11" toId="14">
</dataflow>
<dataflow id="78" from="idx_i477_load" to="xor_ln121" fromId="9" toId="15">
</dataflow>
<dataflow id="79" from="StgValue_66" to="xor_ln121" fromId="66" toId="15">
</dataflow>
<dataflow id="80" from="xor_ln121" to="sext_ln121" fromId="15" toId="16">
</dataflow>
<dataflow id="81" from="sext_ln121" to="zext_ln121" fromId="16" toId="17">
</dataflow>
<dataflow id="82" from="con128" to="con128_addr" fromId="48" toId="18">
</dataflow>
<dataflow id="84" from="StgValue_83" to="con128_addr" fromId="83" toId="18">
</dataflow>
<dataflow id="85" from="zext_ln121" to="con128_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="86" from="con128_addr" to="con128_load" fromId="18" toId="19">
</dataflow>
<dataflow id="87" from="add_ln124" to="store_ln123" fromId="13" toId="20">
</dataflow>
<dataflow id="88" from="idx_i477" to="store_ln123" fromId="6" toId="20">
</dataflow>
<dataflow id="89" from="idx_i477_load" to="zext_ln121_3" fromId="9" toId="21">
</dataflow>
<dataflow id="90" from="lk" to="lk_addr" fromId="46" toId="22">
</dataflow>
<dataflow id="91" from="StgValue_83" to="lk_addr" fromId="83" toId="22">
</dataflow>
<dataflow id="92" from="zext_ln121_3" to="lk_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="93" from="lk_addr" to="lk_load" fromId="22" toId="23">
</dataflow>
<dataflow id="94" from="con128_addr" to="con128_load" fromId="18" toId="24">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopName" to="specloopname_ln121" fromId="95" toId="25">
</dataflow>
<dataflow id="98" from="empty_8" to="specloopname_ln121" fromId="97" toId="25">
</dataflow>
<dataflow id="99" from="idx_i477_load" to="zext_ln121_134" fromId="9" toId="26">
</dataflow>
<dataflow id="100" from="zext_ln121_134" to="add_ln121_5" fromId="26" toId="27">
</dataflow>
<dataflow id="102" from="StgValue_101" to="add_ln121_5" fromId="101" toId="27">
</dataflow>
<dataflow id="103" from="add_ln121_5" to="zext_ln121_136" fromId="27" toId="28">
</dataflow>
<dataflow id="104" from="rk" to="rk_addr_66" fromId="47" toId="29">
</dataflow>
<dataflow id="105" from="StgValue_83" to="rk_addr_66" fromId="83" toId="29">
</dataflow>
<dataflow id="106" from="zext_ln121_136" to="rk_addr_66" fromId="28" toId="29">
</dataflow>
<dataflow id="107" from="lk_addr" to="lk_load" fromId="22" toId="30">
</dataflow>
<dataflow id="108" from="con128_load" to="xor_ln124_21" fromId="24" toId="31">
</dataflow>
<dataflow id="109" from="lk_load" to="xor_ln124_21" fromId="30" toId="31">
</dataflow>
<dataflow id="110" from="xor_ln124_21" to="store_ln124" fromId="31" toId="32">
</dataflow>
<dataflow id="111" from="rk_addr_66" to="store_ln124" fromId="29" toId="32">
</dataflow>
<dataflow id="112" from="icmp_ln123" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="113" from="icmp_ln123" to="StgValue_3" fromId="11" toId="3">
</dataflow>
</dataflows>


</stg>
