Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Aug 18 12:42:42 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 362 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 338 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.225        0.000                      0                19388        0.041        0.000                      0                19388        2.927        0.000                       0                  7474  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.225        0.000                      0                19388        0.041        0.000                      0                19388        2.927        0.000                       0                  7474  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 fsm25/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w1/mem_reg_0_3_26_26/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.462ns (31.293%)  route 3.210ns (68.707%))
  Logic Levels:           13  (CARRY8=4 LUT3=2 LUT4=2 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.035     0.035    fsm25/clk
    SLICE_X25Y30         FDRE                                         r  fsm25/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm25/out_reg[2]/Q
                         net (fo=25, routed)          0.160     0.291    fsm25/fsm25_out[2]
    SLICE_X23Y30         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.470 f  fsm25/out[0]_i_2__51/O
                         net (fo=8, routed)           0.218     0.688    fsm0/out_reg[0]_27
    SLICE_X22Y29         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.728 f  fsm0/out[1]_i_5__3/O
                         net (fo=4, routed)           0.179     0.907    fsm0/out[1]_i_5__3_n_0
    SLICE_X22Y27         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     0.970 f  fsm0/out[0]_i_2__43/O
                         net (fo=10, routed)          0.346     1.316    fsm0/out_reg[4]_0
    SLICE_X24Y23         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     1.458 f  fsm0/out[0]_i_2__41/O
                         net (fo=2, routed)           0.217     1.675    w1/done_reg_2
    SLICE_X24Y23         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.713 r  w1/mem_reg_0_3_0_0_i_5/O
                         net (fo=35, routed)          0.215     1.928    w_sh_read0_0/mem_reg_0_3_0_0_0
    SLICE_X25Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     2.042 r  w_sh_read0_0/mem_reg_0_3_0_0_i_3__1/O
                         net (fo=32, routed)          0.898     2.940    w1/mem_reg_0_3_4_4/A0
    SLICE_X31Y12         RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.114 r  w1/mem_reg_0_3_4_4/SP/O
                         net (fo=3, routed)           0.267     3.381    add25/read_data[4]
    SLICE_X32Y12         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     3.557 r  add25/mem_reg_0_3_0_0_i_20/O
                         net (fo=1, routed)           0.008     3.565    add25/mem_reg_0_3_0_0_i_20_n_0
    SLICE_X32Y12         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     3.760 r  add25/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.788    add25/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X32Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.811 r  add25/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.839    add25/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X32Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.862 r  add25/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.890    add25/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X32Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     3.976 r  add25/mem_reg_0_3_24_24_i_2/O[2]
                         net (fo=1, routed)           0.197     4.173    w1/out[26]
    SLICE_X33Y16         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     4.286 r  w1/mem_reg_0_3_26_26_i_1/O
                         net (fo=1, routed)           0.421     4.707    w1/mem_reg_0_3_26_26/D
    SLICE_X31Y12         RAMS32                                       r  w1/mem_reg_0_3_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7857, unset)         0.052     7.052    w1/mem_reg_0_3_26_26/WCLK
    SLICE_X31Y12         RAMS32                                       r  w1/mem_reg_0_3_26_26/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y12         RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    w1/mem_reg_0_3_26_26/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.707    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 fsm25/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w1/mem_reg_0_3_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.517ns (32.526%)  route 3.147ns (67.474%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=2 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.035     0.035    fsm25/clk
    SLICE_X25Y30         FDRE                                         r  fsm25/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm25/out_reg[2]/Q
                         net (fo=25, routed)          0.160     0.291    fsm25/fsm25_out[2]
    SLICE_X23Y30         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.470 f  fsm25/out[0]_i_2__51/O
                         net (fo=8, routed)           0.218     0.688    fsm0/out_reg[0]_27
    SLICE_X22Y29         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.728 f  fsm0/out[1]_i_5__3/O
                         net (fo=4, routed)           0.179     0.907    fsm0/out[1]_i_5__3_n_0
    SLICE_X22Y27         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     0.970 f  fsm0/out[0]_i_2__43/O
                         net (fo=10, routed)          0.346     1.316    fsm0/out_reg[4]_0
    SLICE_X24Y23         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     1.458 f  fsm0/out[0]_i_2__41/O
                         net (fo=2, routed)           0.217     1.675    w1/done_reg_2
    SLICE_X24Y23         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.713 r  w1/mem_reg_0_3_0_0_i_5/O
                         net (fo=35, routed)          0.215     1.928    w_sh_read0_0/mem_reg_0_3_0_0_0
    SLICE_X25Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     2.042 r  w_sh_read0_0/mem_reg_0_3_0_0_i_3__1/O
                         net (fo=32, routed)          0.898     2.940    w1/mem_reg_0_3_4_4/A0
    SLICE_X31Y12         RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.114 r  w1/mem_reg_0_3_4_4/SP/O
                         net (fo=3, routed)           0.267     3.381    add25/read_data[4]
    SLICE_X32Y12         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     3.557 r  add25/mem_reg_0_3_0_0_i_20/O
                         net (fo=1, routed)           0.008     3.565    add25/mem_reg_0_3_0_0_i_20_n_0
    SLICE_X32Y12         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     3.760 r  add25/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.788    add25/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X32Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.811 r  add25/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.839    add25/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X32Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.968 r  add25/mem_reg_0_3_16_16_i_2/O[6]
                         net (fo=1, routed)           0.262     4.230    w1/out[22]
    SLICE_X33Y16         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.378 r  w1/mem_reg_0_3_22_22_i_1/O
                         net (fo=1, routed)           0.321     4.699    w1/mem_reg_0_3_22_22/D
    SLICE_X31Y13         RAMS32                                       r  w1/mem_reg_0_3_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7857, unset)         0.052     7.052    w1/mem_reg_0_3_22_22/WCLK
    SLICE_X31Y13         RAMS32                                       r  w1/mem_reg_0_3_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y13         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    w1/mem_reg_0_3_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 fsm25/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w1/mem_reg_0_3_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.542ns (33.076%)  route 3.120ns (66.924%))
  Logic Levels:           11  (CARRY8=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.035     0.035    fsm25/clk
    SLICE_X25Y30         FDRE                                         r  fsm25/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm25/out_reg[2]/Q
                         net (fo=25, routed)          0.160     0.291    fsm25/fsm25_out[2]
    SLICE_X23Y30         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.470 f  fsm25/out[0]_i_2__51/O
                         net (fo=8, routed)           0.218     0.688    fsm0/out_reg[0]_27
    SLICE_X22Y29         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.728 f  fsm0/out[1]_i_5__3/O
                         net (fo=4, routed)           0.179     0.907    fsm0/out[1]_i_5__3_n_0
    SLICE_X22Y27         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     0.970 f  fsm0/out[0]_i_2__43/O
                         net (fo=10, routed)          0.346     1.316    fsm0/out_reg[4]_0
    SLICE_X24Y23         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     1.458 f  fsm0/out[0]_i_2__41/O
                         net (fo=2, routed)           0.217     1.675    w1/done_reg_2
    SLICE_X24Y23         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.713 r  w1/mem_reg_0_3_0_0_i_5/O
                         net (fo=35, routed)          0.215     1.928    w_sh_read0_0/mem_reg_0_3_0_0_0
    SLICE_X25Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     2.042 r  w_sh_read0_0/mem_reg_0_3_0_0_i_3__1/O
                         net (fo=32, routed)          0.898     2.940    w1/mem_reg_0_3_4_4/A0
    SLICE_X31Y12         RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.114 r  w1/mem_reg_0_3_4_4/SP/O
                         net (fo=3, routed)           0.267     3.381    add25/read_data[4]
    SLICE_X32Y12         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     3.557 r  add25/mem_reg_0_3_0_0_i_20/O
                         net (fo=1, routed)           0.008     3.565    add25/mem_reg_0_3_0_0_i_20_n_0
    SLICE_X32Y12         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     3.760 r  add25/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.788    add25/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X32Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.934 r  add25/mem_reg_0_3_8_8_i_2/O[7]
                         net (fo=1, routed)           0.224     4.158    w1/out[15]
    SLICE_X32Y16         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.337 r  w1/mem_reg_0_3_15_15_i_1/O
                         net (fo=1, routed)           0.360     4.697    w1/mem_reg_0_3_15_15/D
    SLICE_X31Y13         RAMS32                                       r  w1/mem_reg_0_3_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7857, unset)         0.052     7.052    w1/mem_reg_0_3_15_15/WCLK
    SLICE_X31Y13         RAMS32                                       r  w1/mem_reg_0_3_15_15/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y13         RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    w1/mem_reg_0_3_15_15/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 fsm25/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w1/mem_reg_0_3_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.451ns (31.111%)  route 3.213ns (68.889%))
  Logic Levels:           13  (CARRY8=4 LUT3=2 LUT4=2 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.035     0.035    fsm25/clk
    SLICE_X25Y30         FDRE                                         r  fsm25/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm25/out_reg[2]/Q
                         net (fo=25, routed)          0.160     0.291    fsm25/fsm25_out[2]
    SLICE_X23Y30         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.470 f  fsm25/out[0]_i_2__51/O
                         net (fo=8, routed)           0.218     0.688    fsm0/out_reg[0]_27
    SLICE_X22Y29         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.728 f  fsm0/out[1]_i_5__3/O
                         net (fo=4, routed)           0.179     0.907    fsm0/out[1]_i_5__3_n_0
    SLICE_X22Y27         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     0.970 f  fsm0/out[0]_i_2__43/O
                         net (fo=10, routed)          0.346     1.316    fsm0/out_reg[4]_0
    SLICE_X24Y23         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     1.458 f  fsm0/out[0]_i_2__41/O
                         net (fo=2, routed)           0.217     1.675    w1/done_reg_2
    SLICE_X24Y23         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.713 r  w1/mem_reg_0_3_0_0_i_5/O
                         net (fo=35, routed)          0.215     1.928    w_sh_read0_0/mem_reg_0_3_0_0_0
    SLICE_X25Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     2.042 r  w_sh_read0_0/mem_reg_0_3_0_0_i_3__1/O
                         net (fo=32, routed)          0.898     2.940    w1/mem_reg_0_3_4_4/A0
    SLICE_X31Y12         RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.114 r  w1/mem_reg_0_3_4_4/SP/O
                         net (fo=3, routed)           0.267     3.381    add25/read_data[4]
    SLICE_X32Y12         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     3.557 r  add25/mem_reg_0_3_0_0_i_20/O
                         net (fo=1, routed)           0.008     3.565    add25/mem_reg_0_3_0_0_i_20_n_0
    SLICE_X32Y12         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     3.760 r  add25/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.788    add25/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X32Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.811 r  add25/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.839    add25/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X32Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.862 r  add25/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.890    add25/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X32Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.962 r  add25/mem_reg_0_3_24_24_i_2/O[0]
                         net (fo=1, routed)           0.250     4.212    w1/out[24]
    SLICE_X33Y16         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     4.328 r  w1/mem_reg_0_3_24_24_i_1/O
                         net (fo=1, routed)           0.371     4.699    w1/mem_reg_0_3_24_24/D
    SLICE_X31Y12         RAMS32                                       r  w1/mem_reg_0_3_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7857, unset)         0.052     7.052    w1/mem_reg_0_3_24_24/WCLK
    SLICE_X31Y12         RAMS32                                       r  w1/mem_reg_0_3_24_24/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y12         RAMS32 (Setup_H6LUT_SLICEM_CLK_I)
                                                     -0.078     6.939    w1/mem_reg_0_3_24_24/SP
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 fsm25/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w1/mem_reg_0_3_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.402ns (30.255%)  route 3.232ns (69.745%))
  Logic Levels:           11  (CARRY8=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.035     0.035    fsm25/clk
    SLICE_X25Y30         FDRE                                         r  fsm25/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm25/out_reg[2]/Q
                         net (fo=25, routed)          0.160     0.291    fsm25/fsm25_out[2]
    SLICE_X23Y30         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.470 f  fsm25/out[0]_i_2__51/O
                         net (fo=8, routed)           0.218     0.688    fsm0/out_reg[0]_27
    SLICE_X22Y29         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.728 f  fsm0/out[1]_i_5__3/O
                         net (fo=4, routed)           0.179     0.907    fsm0/out[1]_i_5__3_n_0
    SLICE_X22Y27         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     0.970 f  fsm0/out[0]_i_2__43/O
                         net (fo=10, routed)          0.346     1.316    fsm0/out_reg[4]_0
    SLICE_X24Y23         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     1.458 f  fsm0/out[0]_i_2__41/O
                         net (fo=2, routed)           0.217     1.675    w1/done_reg_2
    SLICE_X24Y23         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.713 r  w1/mem_reg_0_3_0_0_i_5/O
                         net (fo=35, routed)          0.215     1.928    w_sh_read0_0/mem_reg_0_3_0_0_0
    SLICE_X25Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     2.042 r  w_sh_read0_0/mem_reg_0_3_0_0_i_3__1/O
                         net (fo=32, routed)          0.898     2.940    w1/mem_reg_0_3_4_4/A0
    SLICE_X31Y12         RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.114 r  w1/mem_reg_0_3_4_4/SP/O
                         net (fo=3, routed)           0.267     3.381    add25/read_data[4]
    SLICE_X32Y12         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     3.557 r  add25/mem_reg_0_3_0_0_i_20/O
                         net (fo=1, routed)           0.008     3.565    add25/mem_reg_0_3_0_0_i_20_n_0
    SLICE_X32Y12         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     3.760 r  add25/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.788    add25/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X32Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.933 r  add25/mem_reg_0_3_8_8_i_2/O[5]
                         net (fo=1, routed)           0.275     4.208    w1/out[13]
    SLICE_X33Y16         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     4.248 r  w1/mem_reg_0_3_13_13_i_1/O
                         net (fo=1, routed)           0.421     4.669    w1/mem_reg_0_3_13_13/D
    SLICE_X31Y13         RAMS32                                       r  w1/mem_reg_0_3_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7857, unset)         0.052     7.052    w1/mem_reg_0_3_13_13/WCLK
    SLICE_X31Y13         RAMS32                                       r  w1/mem_reg_0_3_13_13/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y13         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    w1/mem_reg_0_3_13_13/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 fsm25/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w1/mem_reg_0_3_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.533ns (32.975%)  route 3.116ns (67.025%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=2 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.035     0.035    fsm25/clk
    SLICE_X25Y30         FDRE                                         r  fsm25/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm25/out_reg[2]/Q
                         net (fo=25, routed)          0.160     0.291    fsm25/fsm25_out[2]
    SLICE_X23Y30         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.470 f  fsm25/out[0]_i_2__51/O
                         net (fo=8, routed)           0.218     0.688    fsm0/out_reg[0]_27
    SLICE_X22Y29         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.728 f  fsm0/out[1]_i_5__3/O
                         net (fo=4, routed)           0.179     0.907    fsm0/out[1]_i_5__3_n_0
    SLICE_X22Y27         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     0.970 f  fsm0/out[0]_i_2__43/O
                         net (fo=10, routed)          0.346     1.316    fsm0/out_reg[4]_0
    SLICE_X24Y23         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     1.458 f  fsm0/out[0]_i_2__41/O
                         net (fo=2, routed)           0.217     1.675    w1/done_reg_2
    SLICE_X24Y23         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.713 r  w1/mem_reg_0_3_0_0_i_5/O
                         net (fo=35, routed)          0.215     1.928    w_sh_read0_0/mem_reg_0_3_0_0_0
    SLICE_X25Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     2.042 r  w_sh_read0_0/mem_reg_0_3_0_0_i_3__1/O
                         net (fo=32, routed)          0.898     2.940    w1/mem_reg_0_3_4_4/A0
    SLICE_X31Y12         RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.114 r  w1/mem_reg_0_3_4_4/SP/O
                         net (fo=3, routed)           0.267     3.381    add25/read_data[4]
    SLICE_X32Y12         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     3.557 r  add25/mem_reg_0_3_0_0_i_20/O
                         net (fo=1, routed)           0.008     3.565    add25/mem_reg_0_3_0_0_i_20_n_0
    SLICE_X32Y12         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     3.760 r  add25/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.788    add25/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X32Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.811 r  add25/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.839    add25/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X32Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.984 r  add25/mem_reg_0_3_16_16_i_2/O[5]
                         net (fo=1, routed)           0.218     4.202    w1/out[21]
    SLICE_X32Y17         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.350 r  w1/mem_reg_0_3_21_21_i_1/O
                         net (fo=1, routed)           0.334     4.684    w1/mem_reg_0_3_21_21/D
    SLICE_X31Y13         RAMS32                                       r  w1/mem_reg_0_3_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7857, unset)         0.052     7.052    w1/mem_reg_0_3_21_21/WCLK
    SLICE_X31Y13         RAMS32                                       r  w1/mem_reg_0_3_21_21/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y13         RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    w1/mem_reg_0_3_21_21/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 fsm25/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w1/mem_reg_0_3_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 1.460ns (31.513%)  route 3.173ns (68.487%))
  Logic Levels:           11  (CARRY8=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.035     0.035    fsm25/clk
    SLICE_X25Y30         FDRE                                         r  fsm25/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm25/out_reg[2]/Q
                         net (fo=25, routed)          0.160     0.291    fsm25/fsm25_out[2]
    SLICE_X23Y30         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.470 f  fsm25/out[0]_i_2__51/O
                         net (fo=8, routed)           0.218     0.688    fsm0/out_reg[0]_27
    SLICE_X22Y29         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.728 f  fsm0/out[1]_i_5__3/O
                         net (fo=4, routed)           0.179     0.907    fsm0/out[1]_i_5__3_n_0
    SLICE_X22Y27         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     0.970 f  fsm0/out[0]_i_2__43/O
                         net (fo=10, routed)          0.346     1.316    fsm0/out_reg[4]_0
    SLICE_X24Y23         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     1.458 f  fsm0/out[0]_i_2__41/O
                         net (fo=2, routed)           0.217     1.675    w1/done_reg_2
    SLICE_X24Y23         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.713 r  w1/mem_reg_0_3_0_0_i_5/O
                         net (fo=35, routed)          0.215     1.928    w_sh_read0_0/mem_reg_0_3_0_0_0
    SLICE_X25Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     2.042 r  w_sh_read0_0/mem_reg_0_3_0_0_i_3__1/O
                         net (fo=32, routed)          0.898     2.940    w1/mem_reg_0_3_4_4/A0
    SLICE_X31Y12         RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.114 r  w1/mem_reg_0_3_4_4/SP/O
                         net (fo=3, routed)           0.267     3.381    add25/read_data[4]
    SLICE_X32Y12         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     3.557 r  add25/mem_reg_0_3_0_0_i_20/O
                         net (fo=1, routed)           0.008     3.565    add25/mem_reg_0_3_0_0_i_20_n_0
    SLICE_X32Y12         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     3.760 r  add25/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.788    add25/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X32Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.917 r  add25/mem_reg_0_3_8_8_i_2/O[6]
                         net (fo=1, routed)           0.304     4.221    w1/out[14]
    SLICE_X33Y16         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     4.335 r  w1/mem_reg_0_3_14_14_i_1/O
                         net (fo=1, routed)           0.333     4.668    w1/mem_reg_0_3_14_14/D
    SLICE_X31Y13         RAMS32                                       r  w1/mem_reg_0_3_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7857, unset)         0.052     7.052    w1/mem_reg_0_3_14_14/WCLK
    SLICE_X31Y13         RAMS32                                       r  w1/mem_reg_0_3_14_14/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y13         RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    w1/mem_reg_0_3_14_14/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.668    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 fsm25/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w1/mem_reg_0_3_23_23/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 1.425ns (30.751%)  route 3.209ns (69.249%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=2 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.035     0.035    fsm25/clk
    SLICE_X25Y30         FDRE                                         r  fsm25/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm25/out_reg[2]/Q
                         net (fo=25, routed)          0.160     0.291    fsm25/fsm25_out[2]
    SLICE_X23Y30         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.470 f  fsm25/out[0]_i_2__51/O
                         net (fo=8, routed)           0.218     0.688    fsm0/out_reg[0]_27
    SLICE_X22Y29         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.728 f  fsm0/out[1]_i_5__3/O
                         net (fo=4, routed)           0.179     0.907    fsm0/out[1]_i_5__3_n_0
    SLICE_X22Y27         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     0.970 f  fsm0/out[0]_i_2__43/O
                         net (fo=10, routed)          0.346     1.316    fsm0/out_reg[4]_0
    SLICE_X24Y23         LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     1.458 f  fsm0/out[0]_i_2__41/O
                         net (fo=2, routed)           0.217     1.675    w1/done_reg_2
    SLICE_X24Y23         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.038     1.713 r  w1/mem_reg_0_3_0_0_i_5/O
                         net (fo=35, routed)          0.215     1.928    w_sh_read0_0/mem_reg_0_3_0_0_0
    SLICE_X25Y20         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     2.042 r  w_sh_read0_0/mem_reg_0_3_0_0_i_3__1/O
                         net (fo=32, routed)          0.898     2.940    w1/mem_reg_0_3_4_4/A0
    SLICE_X31Y12         RAMS32 (Prop_C6LUT_SLICEM_ADR0_O)
                                                      0.174     3.114 r  w1/mem_reg_0_3_4_4/SP/O
                         net (fo=3, routed)           0.267     3.381    add25/read_data[4]
    SLICE_X32Y12         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     3.557 r  add25/mem_reg_0_3_0_0_i_20/O
                         net (fo=1, routed)           0.008     3.565    add25/mem_reg_0_3_0_0_i_20_n_0
    SLICE_X32Y12         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     3.760 r  add25/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.788    add25/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X32Y13         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.811 r  add25/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.839    add25/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X32Y14         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.985 r  add25/mem_reg_0_3_16_16_i_2/O[7]
                         net (fo=1, routed)           0.251     4.236    w1/out[23]
    SLICE_X33Y16         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.039     4.275 r  w1/mem_reg_0_3_23_23_i_1/O
                         net (fo=1, routed)           0.394     4.669    w1/mem_reg_0_3_23_23/D
    SLICE_X31Y13         RAMS32                                       r  w1/mem_reg_0_3_23_23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7857, unset)         0.052     7.052    w1/mem_reg_0_3_23_23/WCLK
    SLICE_X31Y13         RAMS32                                       r  w1/mem_reg_0_3_23_23/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y13         RAMS32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    w1/mem_reg_0_3_23_23/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 fsm25/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w0/mem_reg_0_3_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.585ns (34.464%)  route 3.014ns (65.536%))
  Logic Levels:           13  (CARRY8=4 LUT3=2 LUT4=2 LUT5=1 LUT6=3 RAMS32=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.035     0.035    fsm25/clk
    SLICE_X25Y30         FDRE                                         r  fsm25/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm25/out_reg[2]/Q
                         net (fo=25, routed)          0.160     0.291    fsm25/fsm25_out[2]
    SLICE_X23Y30         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     0.470 f  fsm25/out[0]_i_2__51/O
                         net (fo=8, routed)           0.218     0.688    fsm0/out_reg[0]_27
    SLICE_X22Y29         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     0.728 f  fsm0/out[1]_i_5__3/O
                         net (fo=4, routed)           0.179     0.907    fsm0/out[1]_i_5__3_n_0
    SLICE_X22Y27         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     0.970 f  fsm0/out[0]_i_2__43/O
                         net (fo=10, routed)          0.247     1.217    fsm0/out_reg[4]_0
    SLICE_X24Y24         LUT5 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.171     1.388 f  fsm0/out[0]_i_2__42/O
                         net (fo=2, routed)           0.220     1.608    w0/done_reg_1
    SLICE_X24Y24         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.647 r  w0/mem_reg_0_3_0_0_i_5__0/O
                         net (fo=35, routed)          0.231     1.878    par_reset31/mem_reg_0_3_0_0_0
    SLICE_X25Y20         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.147     2.025 r  par_reset31/mem_reg_0_3_0_0_i_3__2/O
                         net (fo=32, routed)          0.702     2.727    w0/mem_reg_0_3_1_1/A0
    SLICE_X29Y15         RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.923 r  w0/mem_reg_0_3_1_1/SP/O
                         net (fo=3, routed)           0.271     3.194    add23/read_data0_out[1]
    SLICE_X30Y14         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.115     3.309 r  add23/mem_reg_0_3_0_0_i_23/O
                         net (fo=1, routed)           0.010     3.319    add23/mem_reg_0_3_0_0_i_23_n_0
    SLICE_X30Y14         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.552 r  add23/mem_reg_0_3_0_0_i_7/CO[7]
                         net (fo=1, routed)           0.028     3.580    add23/mem_reg_0_3_0_0_i_7_n_0
    SLICE_X30Y15         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.603 r  add23/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.631    add23/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X30Y16         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.654 r  add23/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.682    add23/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X30Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.828 r  add23/mem_reg_0_3_24_24_i_2/O[7]
                         net (fo=1, routed)           0.269     4.097    w0/out[31]
    SLICE_X32Y17         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.114     4.211 r  w0/mem_reg_0_3_31_31_i_1__0/O
                         net (fo=1, routed)           0.423     4.634    w0/mem_reg_0_3_31_31/D
    SLICE_X29Y17         RAMS32                                       r  w0/mem_reg_0_3_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7857, unset)         0.052     7.052    w0/mem_reg_0_3_31_31/WCLK
    SLICE_X29Y17         RAMS32                                       r  w0/mem_reg_0_3_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X29Y17         RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    w0/mem_reg_0_3_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.634    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 fsm25/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0_10/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.805ns (17.390%)  route 3.824ns (82.610%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.035     0.035    fsm25/clk
    SLICE_X25Y30         FDRE                                         r  fsm25/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm25/out_reg[1]/Q
                         net (fo=42, routed)          0.405     0.537    fsm25/fsm25_out[1]
    SLICE_X23Y25         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     0.715 f  fsm25/out[0]_i_2__22/O
                         net (fo=8, routed)           0.161     0.876    done_reg25/done_reg_0
    SLICE_X22Y24         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     0.990 f  done_reg25/out[31]_i_2__22/O
                         net (fo=27, routed)          0.323     1.313    par_done_reg49/done_reg_0
    SLICE_X21Y23         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     1.413 r  par_done_reg49/out[31]_i_2__19/O
                         net (fo=39, routed)          0.389     1.802    i5/mem[0][1][31]_i_2__1_0
    SLICE_X24Y41         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.116     1.918 r  i5/mem[0][0][31]_i_15__0/O
                         net (fo=136, routed)         1.298     3.216    A0_1/out_reg[31]_1
    SLICE_X33Y61         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     3.316 r  A0_1/out[1]_i_2__0/O
                         net (fo=1, routed)           0.107     3.423    A0_1/out[1]_i_2__0_n_0
    SLICE_X34Y61         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     3.523 r  A0_1/out[1]_i_1__0/O
                         net (fo=4, routed)           1.141     4.664    A_read1_0_10/A0_1_read_data[1]
    SLICE_X29Y30         FDRE                                         r  A_read1_0_10/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7857, unset)         0.026     7.026    A_read1_0_10/clk
    SLICE_X29Y30         FDRE                                         r  A_read1_0_10/out_reg[1]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y30         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    A_read1_0_10/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.664    
  -------------------------------------------------------------------
                         slack                                  2.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bin_read9_0/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0_00/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.012     0.012    bin_read9_0/clk
    SLICE_X21Y18         FDRE                                         r  bin_read9_0/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read9_0/out_reg[11]/Q
                         net (fo=1, routed)           0.055     0.106    tmp2_0_00/out_reg[11]_1
    SLICE_X22Y18         FDRE                                         r  tmp2_0_00/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.018     0.018    tmp2_0_00/clk
    SLICE_X22Y18         FDRE                                         r  tmp2_0_00/out_reg[11]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y18         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp2_0_00/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i4/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.013     0.013    i4/clk
    SLICE_X25Y19         FDRE                                         r  i4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  i4/out_reg[0]/Q
                         net (fo=8, routed)           0.029     0.081    i4/out_reg[1]_0[0]
    SLICE_X25Y19         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.101 r  i4/out[1]_i_1__48/O
                         net (fo=1, routed)           0.006     0.107    i4/out[1]_i_1__48_n_0
    SLICE_X25Y19         FDRE                                         r  i4/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.019     0.019    i4/clk
    SLICE_X25Y19         FDRE                                         r  i4/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y19         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    i4/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe9/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe9/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.013     0.013    mult_pipe9/clk
    SLICE_X20Y18         FDRE                                         r  mult_pipe9/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe9/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.058     0.108    mult_pipe9/p_1_in[12]
    SLICE_X21Y18         FDRE                                         r  mult_pipe9/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.019     0.019    mult_pipe9/clk
    SLICE_X21Y18         FDRE                                         r  mult_pipe9/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y18         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe9/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read9_0/out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0_00/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.012     0.012    bin_read9_0/clk
    SLICE_X21Y18         FDRE                                         r  bin_read9_0/out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y18         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read9_0/out_reg[25]/Q
                         net (fo=1, routed)           0.056     0.107    tmp2_0_00/out_reg[25]_1
    SLICE_X22Y18         FDRE                                         r  tmp2_0_00/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.018     0.018    tmp2_0_00/clk
    SLICE_X22Y18         FDRE                                         r  tmp2_0_00/out_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y18         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp2_0_00/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed11/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.012     0.012    cond_computed11/clk
    SLICE_X23Y19         FDRE                                         r  cond_computed11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed11/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    cond_computed11/cond_computed11_out
    SLICE_X23Y19         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.090 r  cond_computed11/out[0]_i_1__115/O
                         net (fo=1, routed)           0.016     0.106    cond_computed11/out[0]_i_1__115_n_0
    SLICE_X23Y19         FDRE                                         r  cond_computed11/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.018     0.018    cond_computed11/clk
    SLICE_X23Y19         FDRE                                         r  cond_computed11/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y19         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed11/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed14/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed14/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.012     0.012    cond_computed14/clk
    SLICE_X23Y21         FDRE                                         r  cond_computed14/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed14/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    cond_computed14/cond_computed14_out
    SLICE_X23Y21         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.090 r  cond_computed14/out[0]_i_1__125/O
                         net (fo=1, routed)           0.016     0.106    cond_computed14/out[0]_i_1__125_n_0
    SLICE_X23Y21         FDRE                                         r  cond_computed14/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.018     0.018    cond_computed14/clk
    SLICE_X23Y21         FDRE                                         r  cond_computed14/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y21         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed14/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed15/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed15/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.012     0.012    cond_computed15/clk
    SLICE_X23Y22         FDRE                                         r  cond_computed15/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed15/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    cond_computed15/cond_computed15_out
    SLICE_X23Y22         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.090 r  cond_computed15/out[0]_i_1__127/O
                         net (fo=1, routed)           0.016     0.106    cond_computed15/out[0]_i_1__127_n_0
    SLICE_X23Y22         FDRE                                         r  cond_computed15/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.018     0.018    cond_computed15/clk
    SLICE_X23Y22         FDRE                                         r  cond_computed15/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y22         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed15/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.012     0.012    cond_computed2/clk
    SLICE_X22Y32         FDRE                                         r  cond_computed2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed2/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    fsm0/cond_computed2_out
    SLICE_X22Y32         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.091 r  fsm0/out[0]_i_1__89/O
                         net (fo=1, routed)           0.015     0.106    cond_computed2/out_reg[0]_1
    SLICE_X22Y32         FDRE                                         r  cond_computed2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.018     0.018    cond_computed2/clk
    SLICE_X22Y32         FDRE                                         r  cond_computed2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y32         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.012     0.012    cond_computed3/clk
    SLICE_X22Y34         FDRE                                         r  cond_computed3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed3/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    cond_computed3/cond_computed3_out
    SLICE_X22Y34         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.090 r  cond_computed3/out[0]_i_1__91/O
                         net (fo=1, routed)           0.016     0.106    cond_computed3/out[0]_i_1__91_n_0
    SLICE_X22Y34         FDRE                                         r  cond_computed3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.018     0.018    cond_computed3/clk
    SLICE_X22Y34         FDRE                                         r  cond_computed3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y34         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cond_computed39/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed39/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.012     0.012    cond_computed39/clk
    SLICE_X25Y22         FDRE                                         r  cond_computed39/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed39/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    fsm22/cond_computed39_out
    SLICE_X25Y22         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.091 r  fsm22/out[0]_i_1__245/O
                         net (fo=1, routed)           0.015     0.106    cond_computed39/out_reg[0]_1
    SLICE_X25Y22         FDRE                                         r  cond_computed39/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7857, unset)         0.018     0.018    cond_computed39/clk
    SLICE_X25Y22         FDRE                                         r  cond_computed39/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y22         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed39/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X19Y63  u10/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X19Y63  u10/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X19Y63  u10/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X19Y63  u10/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X19Y63  u10/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X19Y63  u10/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X19Y63  u10/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X19Y63  u10/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X19Y63  u10/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X19Y63  u10/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y63  u10/mem_reg_0_3_13_13/SP/CLK



