<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p236" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_236{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_236{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_236{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_236{left:69px;bottom:904px;letter-spacing:0.13px;}
#t5_236{left:151px;bottom:904px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_236{left:541px;bottom:904px;letter-spacing:0.16px;}
#t7_236{left:69px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t8_236{left:130px;bottom:887px;}
#t9_236{left:146px;bottom:880px;letter-spacing:-0.31px;}
#ta_236{left:180px;bottom:887px;}
#tb_236{left:195px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_236{left:69px;bottom:863px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#td_236{left:69px;bottom:846px;letter-spacing:-0.31px;word-spacing:-0.33px;}
#te_236{left:75px;bottom:979px;letter-spacing:-0.11px;}
#tf_236{left:75px;bottom:962px;letter-spacing:-0.12px;}
#tg_236{left:93px;bottom:802px;letter-spacing:0.12px;word-spacing:-0.07px;}
#th_236{left:179px;bottom:802px;letter-spacing:0.13px;word-spacing:-0.01px;}
#ti_236{left:298px;bottom:784px;letter-spacing:0.13px;word-spacing:0.02px;}
#tj_236{left:100px;bottom:761px;letter-spacing:-0.12px;}
#tk_236{left:101px;bottom:744px;letter-spacing:-0.13px;}
#tl_236{left:225px;bottom:744px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tm_236{left:449px;bottom:744px;letter-spacing:-0.16px;}
#tn_236{left:633px;bottom:744px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#to_236{left:87px;bottom:719px;letter-spacing:-0.18px;}
#tp_236{left:143px;bottom:719px;letter-spacing:-0.14px;}
#tq_236{left:85px;bottom:695px;letter-spacing:-0.15px;}
#tr_236{left:146px;bottom:695px;letter-spacing:-0.12px;}
#ts_236{left:189px;bottom:695px;letter-spacing:-0.15px;}
#tt_236{left:436px;bottom:695px;letter-spacing:-0.14px;}
#tu_236{left:513px;bottom:695px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tv_236{left:513px;bottom:674px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tw_236{left:189px;bottom:649px;}
#tx_236{left:513px;bottom:649px;letter-spacing:-0.11px;}
#ty_236{left:189px;bottom:625px;}
#tz_236{left:513px;bottom:625px;letter-spacing:-0.12px;}
#t10_236{left:189px;bottom:600px;}
#t11_236{left:513px;bottom:600px;letter-spacing:-0.12px;}
#t12_236{left:189px;bottom:576px;letter-spacing:-0.15px;}
#t13_236{left:512px;bottom:576px;letter-spacing:-0.12px;}
#t14_236{left:189px;bottom:551px;letter-spacing:-0.12px;}
#t15_236{left:513px;bottom:551px;letter-spacing:-0.12px;}
#t16_236{left:189px;bottom:527px;letter-spacing:-0.14px;}
#t17_236{left:512px;bottom:527px;letter-spacing:-0.14px;}
#t18_236{left:81px;bottom:503px;letter-spacing:-0.16px;}
#t19_236{left:142px;bottom:503px;letter-spacing:-0.16px;}
#t1a_236{left:189px;bottom:503px;letter-spacing:-0.15px;}
#t1b_236{left:436px;bottom:503px;letter-spacing:-0.14px;}
#t1c_236{left:513px;bottom:503px;letter-spacing:-0.11px;}
#t1d_236{left:189px;bottom:478px;letter-spacing:-0.11px;}
#t1e_236{left:513px;bottom:478px;letter-spacing:-0.14px;}
#t1f_236{left:189px;bottom:454px;}
#t1g_236{left:513px;bottom:454px;letter-spacing:-0.15px;}
#t1h_236{left:189px;bottom:429px;}
#t1i_236{left:513px;bottom:429px;letter-spacing:-0.15px;}
#t1j_236{left:189px;bottom:405px;letter-spacing:-0.13px;}
#t1k_236{left:513px;bottom:405px;letter-spacing:-0.14px;}
#t1l_236{left:189px;bottom:380px;letter-spacing:-0.13px;}
#t1m_236{left:513px;bottom:380px;letter-spacing:-0.14px;}
#t1n_236{left:189px;bottom:356px;letter-spacing:-0.14px;}
#t1o_236{left:512px;bottom:356px;letter-spacing:-0.14px;}
#t1p_236{left:189px;bottom:331px;letter-spacing:-0.13px;}
#t1q_236{left:513px;bottom:331px;letter-spacing:-0.15px;}
#t1r_236{left:189px;bottom:307px;letter-spacing:-0.13px;}
#t1s_236{left:512px;bottom:307px;letter-spacing:-0.15px;}
#t1t_236{left:189px;bottom:283px;letter-spacing:-0.14px;}
#t1u_236{left:512px;bottom:283px;letter-spacing:-0.14px;}
#t1v_236{left:81px;bottom:258px;letter-spacing:-0.14px;}
#t1w_236{left:142px;bottom:258px;letter-spacing:-0.17px;}
#t1x_236{left:189px;bottom:258px;letter-spacing:-0.14px;}
#t1y_236{left:436px;bottom:258px;letter-spacing:-0.14px;}
#t1z_236{left:513px;bottom:258px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_236{left:189px;bottom:234px;}
#t21_236{left:513px;bottom:234px;letter-spacing:-0.15px;}
#t22_236{left:189px;bottom:209px;}
#t23_236{left:513px;bottom:209px;letter-spacing:-0.12px;}
#t24_236{left:189px;bottom:185px;}
#t25_236{left:513px;bottom:185px;letter-spacing:-0.14px;}
#t26_236{left:189px;bottom:160px;}
#t27_236{left:513px;bottom:160px;letter-spacing:-0.13px;}
#t28_236{left:189px;bottom:136px;letter-spacing:-0.14px;}
#t29_236{left:513px;bottom:136px;letter-spacing:-0.14px;}
#t2a_236{left:105px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2b_236{left:191px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2c_236{left:370px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2d_236{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2e_236{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t2f_236{left:223px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2g_236{left:242px;bottom:1011px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2h_236{left:453px;bottom:1028px;letter-spacing:-0.14px;}
#t2i_236{left:638px;bottom:1028px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2j_236{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2k_236{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_236{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_236{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_236{font-size:18px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_236{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_236{font-size:11px;font-family:Verdana_156;color:#000;}
.s6_236{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s7_236{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s8_236{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts236" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg236Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg236" style="-webkit-user-select: none;"><object width="935" height="1210" data="236/236.svg" type="image/svg+xml" id="pdf236" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_236" class="t s1_236">2-220 </span><span id="t2_236" class="t s1_236">Vol. 4 </span>
<span id="t3_236" class="t s2_236">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_236" class="t s3_236">2.12.2 </span><span id="t5_236" class="t s3_236">Additional MSRs Supported by the Intel® Xeon® </span><span id="t6_236" class="t s3_236">Processor E7 v2 Family </span>
<span id="t7_236" class="t s4_236">The Intel </span>
<span id="t8_236" class="t s5_236">® </span>
<span id="t9_236" class="t s4_236">Xeon </span>
<span id="ta_236" class="t s5_236">® </span>
<span id="tb_236" class="t s4_236">processor E7 v2 family (based on Ivy Bridge-E microarchitecture) with a CPUID Signature </span>
<span id="tc_236" class="t s4_236">DisplayFamily_DisplayModel value of 06_3EH supports the MSR interfaces listed in Table 2-20, Table 2-26, and </span>
<span id="td_236" class="t s4_236">Table 2-27. </span>
<span id="te_236" class="t s6_236">See Table 2-20, for other MSR definitions applicable to Intel Xeon processor E5 v2 with a CPUID Signature </span>
<span id="tf_236" class="t s6_236">DisplayFamily_DisplayModel value of 06_3EH. </span>
<span id="tg_236" class="t s7_236">Table 2-27. </span><span id="th_236" class="t s7_236">Additional MSRs Supported by the Intel® Xeon® Processor E7 v2 Family with a CPUID Signature </span>
<span id="ti_236" class="t s7_236">DisplayFamily_DisplayModel Value of 06_3EH </span>
<span id="tj_236" class="t s8_236">Register </span>
<span id="tk_236" class="t s8_236">Address </span><span id="tl_236" class="t s8_236">Register Name / Bit Fields </span><span id="tm_236" class="t s8_236">Scope </span><span id="tn_236" class="t s8_236">Bit Description </span>
<span id="to_236" class="t s8_236">Hex </span><span id="tp_236" class="t s8_236">Dec </span>
<span id="tq_236" class="t s6_236">3AH </span><span id="tr_236" class="t s6_236">58 </span><span id="ts_236" class="t s6_236">IA32_FEATURE_CONTROL </span><span id="tt_236" class="t s6_236">Thread </span><span id="tu_236" class="t s6_236">Control Features in Intel 64 Processor (R/W) </span>
<span id="tv_236" class="t s6_236">See Table 2-2. </span>
<span id="tw_236" class="t s6_236">0 </span><span id="tx_236" class="t s6_236">Lock (R/WL) </span>
<span id="ty_236" class="t s6_236">1 </span><span id="tz_236" class="t s6_236">Enable VMX Inside SMX Operation (R/WL) </span>
<span id="t10_236" class="t s6_236">2 </span><span id="t11_236" class="t s6_236">Enable VMX Outside SMX Operation (R/WL) </span>
<span id="t12_236" class="t s6_236">14:8 </span><span id="t13_236" class="t s6_236">SENTER Local Functions Enables (R/WL) </span>
<span id="t14_236" class="t s6_236">15 </span><span id="t15_236" class="t s6_236">SENTER Global Functions Enable (R/WL) </span>
<span id="t16_236" class="t s6_236">63:16 </span><span id="t17_236" class="t s6_236">Reserved </span>
<span id="t18_236" class="t s6_236">179H </span><span id="t19_236" class="t s6_236">377 </span><span id="t1a_236" class="t s6_236">IA32_MCG_CAP </span><span id="t1b_236" class="t s6_236">Thread </span><span id="t1c_236" class="t s6_236">Global Machine Check Capability (R/O) </span>
<span id="t1d_236" class="t s6_236">7:0 </span><span id="t1e_236" class="t s6_236">Count </span>
<span id="t1f_236" class="t s6_236">8 </span><span id="t1g_236" class="t s6_236">MCG_CTL_P </span>
<span id="t1h_236" class="t s6_236">9 </span><span id="t1i_236" class="t s6_236">MCG_EXT_P </span>
<span id="t1j_236" class="t s6_236">10 </span><span id="t1k_236" class="t s6_236">MCP_CMCI_P </span>
<span id="t1l_236" class="t s6_236">11 </span><span id="t1m_236" class="t s6_236">MCG_TES_P </span>
<span id="t1n_236" class="t s6_236">15:12 </span><span id="t1o_236" class="t s6_236">Reserved </span>
<span id="t1p_236" class="t s6_236">23:16 </span><span id="t1q_236" class="t s6_236">MCG_EXT_CNT </span>
<span id="t1r_236" class="t s6_236">24 </span><span id="t1s_236" class="t s6_236">MCG_SER_P </span>
<span id="t1t_236" class="t s6_236">63:25 </span><span id="t1u_236" class="t s6_236">Reserved </span>
<span id="t1v_236" class="t s6_236">17AH </span><span id="t1w_236" class="t s6_236">378 </span><span id="t1x_236" class="t s6_236">IA32_MCG_STATUS </span><span id="t1y_236" class="t s6_236">Thread </span><span id="t1z_236" class="t s6_236">Global Machine Check Status (R/WO) </span>
<span id="t20_236" class="t s6_236">0 </span><span id="t21_236" class="t s6_236">RIPV </span>
<span id="t22_236" class="t s6_236">1 </span><span id="t23_236" class="t s6_236">EIPV </span>
<span id="t24_236" class="t s6_236">2 </span><span id="t25_236" class="t s6_236">MCIP </span>
<span id="t26_236" class="t s6_236">3 </span><span id="t27_236" class="t s6_236">LMCE Signaled </span>
<span id="t28_236" class="t s6_236">63:4 </span><span id="t29_236" class="t s6_236">Reserved </span>
<span id="t2a_236" class="t s7_236">Table 2-26. </span><span id="t2b_236" class="t s7_236">MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family Based on Ivy Bridge-E </span>
<span id="t2c_236" class="t s7_236">Microarchitecture (Contd.) </span>
<span id="t2d_236" class="t s8_236">Register </span>
<span id="t2e_236" class="t s8_236">Address </span><span id="t2f_236" class="t s8_236">Register Name / Bit Fields </span>
<span id="t2g_236" class="t s8_236">(Former MSR Name) </span>
<span id="t2h_236" class="t s8_236">Scope </span><span id="t2i_236" class="t s8_236">Bit Description </span>
<span id="t2j_236" class="t s8_236">Hex </span><span id="t2k_236" class="t s8_236">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
