// Seed: 1792479805
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  assign module_2.type_0 = 0;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input logic id_0
    , id_5,
    input uwire id_1,
    input wire  id_2,
    input uwire id_3
);
  assign id_5 = id_0;
  uwire id_6;
  always_latch id_5 <= id_5;
  always #1 $display(id_1);
  wire id_7;
  assign id_6 = 1 < 1;
  module_0 modCall_1 (
      id_7,
      id_6
  );
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1,
    input uwire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wor id_5,
    input tri id_6,
    output tri1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    output uwire id_10,
    input supply1 id_11,
    output wand id_12,
    output tri id_13,
    input wor id_14
);
  wand id_16 = id_6 == 1'b0;
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17
  );
endmodule
