{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1574219649655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1574219649655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 00:14:09 2019 " "Processing started: Wed Nov 20 00:14:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1574219649655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1574219649655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off reg -c reg " "Command: quartus_eda --read_settings_files=off --write_settings_files=off reg -c reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1574219649655 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reg_6_1200mv_85c_slow.vho C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/ simulation " "Generated file reg_6_1200mv_85c_slow.vho in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574219651011 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reg_6_1200mv_0c_slow.vho C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/ simulation " "Generated file reg_6_1200mv_0c_slow.vho in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574219651127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reg_min_1200mv_0c_fast.vho C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/ simulation " "Generated file reg_min_1200mv_0c_fast.vho in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574219651259 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reg.vho C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/ simulation " "Generated file reg.vho in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574219651359 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reg_6_1200mv_85c_vhd_slow.sdo C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/ simulation " "Generated file reg_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574219651491 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reg_6_1200mv_0c_vhd_slow.sdo C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/ simulation " "Generated file reg_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574219651715 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reg_min_1200mv_0c_vhd_fast.sdo C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/ simulation " "Generated file reg_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574219651897 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "reg_vhd.sdo C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/ simulation " "Generated file reg_vhd.sdo in folder \"C:/Users/Gabriel_Ricardo/Documents/Documentos_Gabriel/Quartus_projects/Lifi/basic_components/reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1574219651988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1574219652271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 00:14:12 2019 " "Processing ended: Wed Nov 20 00:14:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1574219652271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1574219652271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1574219652271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1574219652271 ""}
