// Seed: 2856748366
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_17;
  wire id_18;
  always @(posedge 1) begin
    id_13 = 1;
  end
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    output wand id_9,
    input uwire id_10
    , id_41,
    input supply0 id_11,
    input wire id_12,
    input tri0 id_13,
    input tri id_14,
    input wand id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri1 id_18,
    input tri id_19,
    input supply0 id_20,
    output tri0 id_21,
    input supply1 id_22,
    input tri1 id_23,
    input supply0 id_24,
    output wor id_25,
    output wor id_26,
    input supply0 id_27,
    input wor id_28,
    input wor id_29,
    input wire id_30,
    input tri0 id_31,
    input wand id_32,
    output wor id_33,
    input tri0 id_34,
    input tri0 id_35,
    input tri0 id_36,
    input tri1 id_37,
    output wand id_38,
    output uwire id_39
);
  assign id_41 = 1'b0;
  module_0(
      id_41,
      id_41,
      id_41,
      id_41,
      id_41,
      id_41,
      id_41,
      id_41,
      id_41,
      id_41,
      id_41,
      id_41,
      id_41,
      id_41,
      id_41,
      id_41
  );
endmodule
