-- Do not edit!
-- Generated from nut/include/arch/cm3/stm/vendor/stm32*.h

nutarch_cm3_stm32f7 =
{
   {
   name = "nutarch_cm3_stm32f7_family",
   options =
      {
         {
            macro = "STM32F722xx",
            requires = {"HW_MCU_STM32F722xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_452",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_SDMMC2_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=104",
               "HWDEF += -DSTM32DIE=452",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f722xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f72x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f722_dma.h>\"",
            },
         },
         {
            macro = "STM32F723xx",
            requires = {"HW_MCU_STM32F723xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_452",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_SDMMC2_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=104",
               "HWDEF += -DSTM32DIE=452",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f723xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f72x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f722_dma.h>\"",
            },
         },
         {
            macro = "STM32F730xx",
            requires = {"HW_MCU_STM32F730xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_452",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_AES_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_SDMMC2_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=104",
               "HWDEF += -DSTM32DIE=452",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f730xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f72x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f722_dma.h>\"",
            },
         },
         {
            macro = "STM32F732xx",
            requires = {"HW_MCU_STM32F732xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_452",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_AES_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_SDMMC2_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=104",
               "HWDEF += -DSTM32DIE=452",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f732xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f72x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f722_dma.h>\"",
            },
         },
         {
            macro = "STM32F733xx",
            requires = {"HW_MCU_STM32F733xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_452",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_AES_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SAI1_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_SDMMC2_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=104",
               "HWDEF += -DSTM32DIE=452",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f733xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f72x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f722_dma.h>\"",
            },
         },
         {
            macro = "STM32F745xx",
            requires = {"HW_MCU_STM32F745xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_449",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_DMA2D_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_CEC_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_SPDIF_RX_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=98",
               "HWDEF += -DSTM32DIE=449",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f745xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f746_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f777_dma.h>\"",
            },
         },
         {
            macro = "STM32F746xx",
            requires = {"HW_MCU_STM32F746xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_449",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_DMA2D_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_CEC_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_SPDIF_RX_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=98",
               "HWDEF += -DSTM32DIE=449",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f746xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f746_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f777_dma.h>\"",
            },
         },
         {
            macro = "STM32F750xx",
            requires = {"HW_MCU_STM32F750xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_449",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_CRYP_STM32",
               "HW_HASH_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_DMA2D_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_CEC_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_SPDIF_RX_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=98",
               "HWDEF += -DSTM32DIE=449",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f750xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f746_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f777_dma.h>\"",
            },
         },
         {
            macro = "STM32F756xx",
            requires = {"HW_MCU_STM32F756xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_449",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_CRYP_STM32",
               "HW_HASH_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_DMA2D_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_CEC_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_SPDIF_RX_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=98",
               "HWDEF += -DSTM32DIE=449",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f756xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f746_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f777_dma.h>\"",
            },
         },
         {
            macro = "STM32F765xx",
            requires = {"HW_MCU_STM32F765xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_451",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_DMA2D_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_CEC_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_SPDIF_RX_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_SDMMC2_STM32",
               "HW_CAN3_TX_STM32",
               "HW_CAN3_RX0_STM32",
               "HW_CAN3_RX1_STM32",
               "HW_CAN3_SCE_STM32",
               "HW_MDIOS_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=110",
               "HWDEF += -DSTM32DIE=451",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f765xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f76x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f777_dma.h>\"",
            },
         },
         {
            macro = "STM32F767xx",
            requires = {"HW_MCU_STM32F767xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_451",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_DMA2D_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_CEC_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_SPDIF_RX_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_SDMMC2_STM32",
               "HW_CAN3_TX_STM32",
               "HW_CAN3_RX0_STM32",
               "HW_CAN3_RX1_STM32",
               "HW_CAN3_SCE_STM32",
               "HW_JPEG_STM32",
               "HW_MDIOS_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=110",
               "HWDEF += -DSTM32DIE=451",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f767xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f76x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f777_dma.h>\"",
            },
         },
         {
            macro = "STM32F769xx",
            requires = {"HW_MCU_STM32F769xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_451",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_DMA2D_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_CEC_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_SPDIF_RX_STM32",
               "HW_DSI_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_SDMMC2_STM32",
               "HW_CAN3_TX_STM32",
               "HW_CAN3_RX0_STM32",
               "HW_CAN3_RX1_STM32",
               "HW_CAN3_SCE_STM32",
               "HW_JPEG_STM32",
               "HW_MDIOS_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=110",
               "HWDEF += -DSTM32DIE=451",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f769xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f76x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f777_dma.h>\"",
            },
         },
         {
            macro = "STM32F777xx",
            requires = {"HW_MCU_STM32F777xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_451",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_CRYP_STM32",
               "HW_HASH_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_DMA2D_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_CEC_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_SPDIF_RX_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_SDMMC2_STM32",
               "HW_CAN3_TX_STM32",
               "HW_CAN3_RX0_STM32",
               "HW_CAN3_RX1_STM32",
               "HW_CAN3_SCE_STM32",
               "HW_JPEG_STM32",
               "HW_MDIOS_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=110",
               "HWDEF += -DSTM32DIE=451",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f777xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f76x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f777_dma.h>\"",
            },
         },
         {
            macro = "STM32F779xx",
            requires = {"HW_MCU_STM32F779xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_451",
               "HW_NONMASKABLEINT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FMC_STM32",
               "HW_SDMMC1_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_CRYP_STM32",
               "HW_HASH_RNG_STM32",
               "HW_FPU_STM32",
               "HW_UART7_STM32",
               "HW_UART8_STM32",
               "HW_SPI4_STM32",
               "HW_SPI5_STM32",
               "HW_SPI6_STM32",
               "HW_SAI1_STM32",
               "HW_LTDC_STM32",
               "HW_LTDC_ER_STM32",
               "HW_DMA2D_STM32",
               "HW_SAI2_STM32",
               "HW_QUADSPI_STM32",
               "HW_LPTIM1_STM32",
               "HW_CEC_STM32",
               "HW_I2C4_EV_STM32",
               "HW_I2C4_STM32",
               "HW_I2C4_ER_STM32",
               "HW_SPDIF_RX_STM32",
               "HW_DSI_STM32",
               "HW_DFSDM1_FLT0_STM32",
               "HW_DFSDM1_FLT1_STM32",
               "HW_DFSDM1_FLT2_STM32",
               "HW_DFSDM1_FLT3_STM32",
               "HW_SDMMC2_STM32",
               "HW_CAN3_TX_STM32",
               "HW_CAN3_RX0_STM32",
               "HW_CAN3_RX1_STM32",
               "HW_CAN3_SCE_STM32",
               "HW_JPEG_STM32",
               "HW_MDIOS_STM32",
               "HW_ICACHE_CM7",
               "HW_DCACHE_CM7",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=110",
               "HWDEF += -DSTM32DIE=451",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f779xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f76x_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f777_dma.h>\"",
            },
         },
      }
   }
}
