// Seed: 3982622994
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3;
  logic id_4;
  type_7(
      1, id_2
  );
  assign id_4 = (id_2);
  logic id_5;
endmodule
