# ** Warning: (vsim-16036) -assertcover option is now deprecated and will be removed from future releases. Please refer to verror output for more details.
# vsim -c uart_tb_top -wlf vsim.wlf -solvefaildebug -assertdebug -assertcover -sva -coverage -voptargs="+acc" -l ./log/vsim.log "+UVM_VERBOSITY=UVM_MEDIUM" -sv_lib ../libs/uvm-1.1d/lib/uvm_dpi64 -do "coverage save -onexit -assert -code bcefs -directive -cvg ucdb/uart.ucdb;add wave -r /uart_tb_top/*; run -all; quit" 
# Start time: 15:38:21 on Jun 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_receiver(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_transmitter(fast)".
# //  Questa Sim-64
# //  Version 10.7d_1 linux_x86_64 May  8 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.uart_tb_top_sv_unit(fast)
# Loading work.uart_tb_top(fast)
# Loading work.uart_interface(fast)
# Loading work.uart(fast)
# Loading work.uart_gen_clk(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_sva(fast)
# Loading work.uart_interface(fast)
# Loading ./../libs/uvm-1.1d/lib/uvm_dpi64.so
# coverage save -onexit -assert -code bcefs -directive -cvg ucdb/uart.ucdb
# add wave -r /uart_tb_top/*
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 59 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   base_test
#   env_config
#   uart_env
#   uart_receiver_agent
#   uart_receiver_agent_top
#   uart_receiver_config
#   uart_receiver_driver
#   uart_receiver_monitor
#   uart_receiver_sequence
#   uart_receiver_sequence_item
#   uart_receiver_sequencer
#   uart_transmitter_agent
#   uart_transmitter_agent_top
#   uart_transmitter_config
#   uart_transmitter_driver
#   uart_transmitter_monitor
#   uart_transmitter_sequence
#   uart_transmitter_sequence_item
#   uart_transmitter_sequencer
#   virtual_seqs
#   virtual_sequencer
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO @ 0: reporter [RNTST] Running test base_test...
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 base_test                   -     @451 
#   envh                       uart_env                    -     @468 
#     rtop                     uart_receiver_agent_top     -     @485 
#       ragent[0]              uart_receiver_agent         -     @621 
#         drvh                 uart_receiver_driver        -     @648 
#           rsp_port           uvm_analysis_port           -     @665 
#           seq_item_port      uvm_seq_item_pull_port      -     @656 
#         m_sequencer          uart_receiver_sequencer     -     @674 
#           rsp_export         uvm_analysis_export         -     @682 
#           seq_item_export    uvm_seq_item_pull_imp       -     @788 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#         monh                 uart_receiver_monitor       -     @631 
#           monitor_port       uvm_analysis_port           -     @639 
#     v_seqrh                  virtual_sequencer           -     @493 
#       rsp_export             uvm_analysis_export         -     @501 
#       seq_item_export        uvm_seq_item_pull_imp       -     @607 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
#     wtop                     uart_transmitter_agent_top  -     @477 
#       wagent[0]              uart_transmitter_agent      -     @815 
#         drvh                 uart_transmitter_driver     -     @842 
#           rsp_port           uvm_analysis_port           -     @859 
#           seq_item_port      uvm_seq_item_pull_port      -     @850 
#         m_sequencer          uart_transmitter_sequencer  -     @868 
#           rsp_export         uvm_analysis_export         -     @876 
#           seq_item_export    uvm_seq_item_pull_imp       -     @982 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#         monh                 uart_transmitter_monitor    -     @825 
#           monitor_port       uvm_analysis_port           -     @833 
# --------------------------------------------------------------------
# --------------------------------------------------------------------------------------------------------------------------
# Name                           Type                            Size  Value                                                
# --------------------------------------------------------------------------------------------------------------------------
# req                            uart_transmitter_sequence_item  -     @1025                                                
#   reset_n                      integral                        1     'h0                                                  
#   din                          integral                        8     'hbc                                                 
#   tx                           integral                        1     'h0                                                  
#   send_req                     integral                        1     'h1                                                  
#   send_ack                     integral                        1     'h0                                                  
#   frame_tx                     integral                        8     'h0                                                  
#   act                          action                          32    RESET                                                
#   begin_time                   time                            64    5                                                    
#   depth                        int                             32    'd2                                                  
#   parent sequence (name)       string                          8     send_seq                                             
#   parent sequence (full name)  string                          53    uvm_test_top.envh.wtop.wagent[0].m_sequencer.send_seq
#   sequencer                    string                          44    uvm_test_top.envh.wtop.wagent[0].m_sequencer         
# --------------------------------------------------------------------------------------------------------------------------
# --------------------------------------------------------------------------------------------------------------------------
# Name                           Type                            Size  Value                                                
# --------------------------------------------------------------------------------------------------------------------------
# req                            uart_transmitter_sequence_item  -     @1118                                                
#   reset_n                      integral                        1     'h1                                                  
#   din                          integral                        8     'hcd                                                 
#   tx                           integral                        1     'h0                                                  
#   send_req                     integral                        1     'h1                                                  
#   send_ack                     integral                        1     'h0                                                  
#   frame_tx                     integral                        8     'h0                                                  
#   act                          action                          32    NORMAL                                               
#   begin_time                   time                            64    572915                                               
#   depth                        int                             32    'd2                                                  
#   parent sequence (name)       string                          8     send_seq                                             
#   parent sequence (full name)  string                          53    uvm_test_top.envh.wtop.wagent[0].m_sequencer.send_seq
#   sequencer                    string                          44    uvm_test_top.envh.wtop.wagent[0].m_sequencer         
# --------------------------------------------------------------------------------------------------------------------------
# --------------------------------------------------------------------------------------------------------------------------
# Name                           Type                            Size  Value                                                
# --------------------------------------------------------------------------------------------------------------------------
# req                            uart_transmitter_sequence_item  -     @105310                                              
#   reset_n                      integral                        1     'h1                                                  
#   din                          integral                        8     'h55                                                 
#   tx                           integral                        1     'h0                                                  
#   send_req                     integral                        1     'h1                                                  
#   send_ack                     integral                        1     'h0                                                  
#   frame_tx                     integral                        8     'h0                                                  
#   act                          action                          32    NORMAL                                               
#   begin_time                   time                            64    1145825                                              
#   depth                        int                             32    'd2                                                  
#   parent sequence (name)       string                          8     send_seq                                             
#   parent sequence (full name)  string                          53    uvm_test_top.envh.wtop.wagent[0].m_sequencer.send_seq
#   sequencer                    string                          44    uvm_test_top.envh.wtop.wagent[0].m_sequencer         
# --------------------------------------------------------------------------------------------------------------------------
# --------------------------------------------------------------------------------------------------------------------------
# Name                           Type                            Size  Value                                                
# --------------------------------------------------------------------------------------------------------------------------
# req                            uart_transmitter_sequence_item  -     @334482                                              
#   reset_n                      integral                        1     'h1                                                  
#   din                          integral                        8     'h0                                                  
#   tx                           integral                        1     'h0                                                  
#   send_req                     integral                        1     'h1                                                  
#   send_ack                     integral                        1     'h0                                                  
#   frame_tx                     integral                        8     'h0                                                  
#   act                          action                          32    NORMAL                                               
#   begin_time                   time                            64    1718735                                              
#   depth                        int                             32    'd2                                                  
#   parent sequence (name)       string                          8     send_seq                                             
#   parent sequence (full name)  string                          53    uvm_test_top.envh.wtop.wagent[0].m_sequencer.send_seq
#   sequencer                    string                          44    uvm_test_top.envh.wtop.wagent[0].m_sequencer         
# --------------------------------------------------------------------------------------------------------------------------
# --------------------------------------------------------------------------------------------------------------------------
# Name                           Type                            Size  Value                                                
# --------------------------------------------------------------------------------------------------------------------------
# req                            uart_transmitter_sequence_item  -     @563654                                              
#   reset_n                      integral                        1     'h1                                                  
#   din                          integral                        8     'h81                                                 
#   tx                           integral                        1     'h0                                                  
#   send_req                     integral                        1     'h1                                                  
#   send_ack                     integral                        1     'h0                                                  
#   frame_tx                     integral                        8     'h0                                                  
#   act                          action                          32    NORMAL                                               
#   begin_time                   time                            64    2291645                                              
#   depth                        int                             32    'd2                                                  
#   parent sequence (name)       string                          8     send_seq                                             
#   parent sequence (full name)  string                          53    uvm_test_top.envh.wtop.wagent[0].m_sequencer.send_seq
#   sequencer                    string                          44    uvm_test_top.envh.wtop.wagent[0].m_sequencer         
# --------------------------------------------------------------------------------------------------------------------------
# --------------------------------------------------------------------------------------------------------------------------
# Name                           Type                            Size  Value                                                
# --------------------------------------------------------------------------------------------------------------------------
# req                            uart_transmitter_sequence_item  -     @792826                                              
#   reset_n                      integral                        1     'h1                                                  
#   din                          integral                        8     'h99                                                 
#   tx                           integral                        1     'h0                                                  
#   send_req                     integral                        1     'h1                                                  
#   send_ack                     integral                        1     'h0                                                  
#   frame_tx                     integral                        8     'h0                                                  
#   act                          action                          32    NORMAL                                               
#   begin_time                   time                            64    2864555                                              
#   depth                        int                             32    'd2                                                  
#   parent sequence (name)       string                          8     send_seq                                             
#   parent sequence (full name)  string                          53    uvm_test_top.envh.wtop.wagent[0].m_sequencer.send_seq
#   sequencer                    string                          44    uvm_test_top.envh.wtop.wagent[0].m_sequencer         
# --------------------------------------------------------------------------------------------------------------------------
# -----------------------------------------------------------------------------------------------------------------------
# Name                           Type                         Size  Value                                                
# -----------------------------------------------------------------------------------------------------------------------
# req                            uart_receiver_sequence_item  -     @1022003                                             
#   reset_n                      integral                     1     'h0                                                  
#   dout                         integral                     8     'h0                                                  
#   rx                           integral                     1     'h1                                                  
#   recv_req                     integral                     1     'h0                                                  
#   recv_ack                     integral                     1     'h1                                                  
#   rx_sample                    integral                     8     'hb6                                                 
#   frame_rx                     integral                     10    'h36c                                                
#   act                          action                       32    RESET                                                
#   begin_time                   time                         64    3437465                                              
#   depth                        int                          32    'd2                                                  
#   parent sequence (name)       string                       8     recv_req                                             
#   parent sequence (full name)  string                       53    uvm_test_top.envh.rtop.ragent[0].m_sequencer.recv_req
#   sequencer                    string                       44    uvm_test_top.envh.rtop.ragent[0].m_sequencer         
# -----------------------------------------------------------------------------------------------------------------------
# -----------------------------------------------------------------------------------------------------------------------
# Name                           Type                         Size  Value                                                
# -----------------------------------------------------------------------------------------------------------------------
# req                            uart_receiver_sequence_item  -     @1251168                                             
#   reset_n                      integral                     1     'h1                                                  
#   dout                         integral                     8     'h0                                                  
#   rx                           integral                     1     'h1                                                  
#   recv_req                     integral                     1     'h0                                                  
#   recv_ack                     integral                     1     'h1                                                  
#   rx_sample                    integral                     8     'h3c                                                 
#   frame_rx                     integral                     10    'h278                                                
#   act                          action                       32    NORMAL                                               
#   begin_time                   time                         64    4010360                                              
#   depth                        int                          32    'd2                                                  
#   parent sequence (name)       string                       8     recv_req                                             
#   parent sequence (full name)  string                       53    uvm_test_top.envh.rtop.ragent[0].m_sequencer.recv_req
#   sequencer                    string                       44    uvm_test_top.envh.rtop.ragent[0].m_sequencer         
# -----------------------------------------------------------------------------------------------------------------------
# -----------------------------------------------------------------------------------------------------------------------
# Name                           Type                         Size  Value                                                
# -----------------------------------------------------------------------------------------------------------------------
# req                            uart_receiver_sequence_item  -     @1480332                                             
#   reset_n                      integral                     1     'h1                                                  
#   dout                         integral                     8     'h0                                                  
#   rx                           integral                     1     'h1                                                  
#   recv_req                     integral                     1     'h0                                                  
#   recv_ack                     integral                     1     'h1                                                  
#   rx_sample                    integral                     8     'h3c                                                 
#   frame_rx                     integral                     10    'h278                                                
#   act                          action                       32    NORMAL                                               
#   begin_time                   time                         64    4583250                                              
#   depth                        int                          32    'd2                                                  
#   parent sequence (name)       string                       8     recv_req                                             
#   parent sequence (full name)  string                       53    uvm_test_top.envh.rtop.ragent[0].m_sequencer.recv_req
#   sequencer                    string                       44    uvm_test_top.envh.rtop.ragent[0].m_sequencer         
# -----------------------------------------------------------------------------------------------------------------------
# -----------------------------------------------------------------------------------------------------------------------
# Name                           Type                         Size  Value                                                
# -----------------------------------------------------------------------------------------------------------------------
# req                            uart_receiver_sequence_item  -     @1709496                                             
#   reset_n                      integral                     1     'h1                                                  
#   dout                         integral                     8     'h0                                                  
#   rx                           integral                     1     'h1                                                  
#   recv_req                     integral                     1     'h0                                                  
#   recv_ack                     integral                     1     'h1                                                  
#   rx_sample                    integral                     8     'hff                                                 
#   frame_rx                     integral                     10    'h3fe                                                
#   act                          action                       32    NORMAL                                               
#   begin_time                   time                         64    5156140                                              
#   depth                        int                          32    'd2                                                  
#   parent sequence (name)       string                       8     recv_req                                             
#   parent sequence (full name)  string                       53    uvm_test_top.envh.rtop.ragent[0].m_sequencer.recv_req
#   sequencer                    string                       44    uvm_test_top.envh.rtop.ragent[0].m_sequencer         
# -----------------------------------------------------------------------------------------------------------------------
# UVM_INFO ../libs/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 5729030: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    2
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : ../libs/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 5729030 ns  Iteration: 61  Instance: /uart_tb_top
# Saving coverage database on exit...
# End time: 15:38:29 on Jun 23,2023, Elapsed time: 0:00:08
# Errors: 0, Warnings: 1
