// Seed: 587981336
`include ""
module module_0 (
    input id_0,
    output id_1,
    input logic id_2
);
  assign id_1 = 1'd0;
endmodule
