$date
	Sat Oct 22 22:27:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#324413
b1100 !
1"
#324414
b1100 &
b1100 %
1$
#324415
0"
#324418
b110 &
b110 %
#324422
b11 &
b11 %
#324426
b1010 &
b1010 %
#324430
b101 &
b101 %
#324434
b10000 &
b10000 %
#324438
b1000 &
b1000 %
#324442
b100 &
b100 %
#324446
b10 &
b10 %
#324450
b1 &
b1 %
1#
#324454
b0 &
0#
b0 %
0$
#1386225
b11101 !
1"
#1386226
b11101 &
b11101 %
1$
#1386227
0"
#1386230
b1011000 &
b1011000 %
#1386234
b101100 &
b101100 %
#1386238
b10110 &
b10110 %
#1386242
b1011 &
b1011 %
#1386246
b100010 &
b100010 %
#1386250
b10001 &
b10001 %
#1386254
b110100 &
b110100 %
#1386258
b11010 &
b11010 %
#1386262
b1101 &
b1101 %
#1386266
b101000 &
b101000 %
#1386270
b10100 &
b10100 %
#1386274
b1010 &
b1010 %
#1386278
b101 &
b101 %
#1386282
b10000 &
b10000 %
#1386286
b1000 &
b1000 %
#1386290
b100 &
b100 %
#1386294
b10 &
b10 %
#1386298
b1 &
b1 %
1#
#1386302
b0 &
0#
b0 %
0$
#2343956
b1000 !
1"
#2343958
b1000 &
b1000 %
1$
#2343959
0"
#2343962
b100 &
b100 %
#2343966
b10 &
b10 %
#2343970
b1 &
b1 %
1#
#2343974
b0 &
0#
b0 %
0$
#4500012
