Analysis & Synthesis report for cpu
Thu Nov  7 17:30:15 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_3o04:auto_generated
 13. Parameter Settings for User Entity Instance: ram256x8:ram_instance|altsyncram:altsyncram_component
 14. altsyncram Parameter Settings by Entity Instance
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov  7 17:30:15 2024          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; cpu                                            ;
; Top-level Entity Name           ; cpu                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 0                                              ;
; Total pins                      ; 38                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,048                                          ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; cpu                ; cpu                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; cpu.vhd                          ; yes             ; User VHDL File                         ; C:/Users/maico/Desktop/motherboard/cpu.vhd                                      ;         ;
; ram256x8.vhd                     ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/maico/Desktop/motherboard/ram256x8.vhd                                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_3o04.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/maico/Desktop/motherboard/db/altsyncram_3o04.tdf                       ;         ;
; ram256x8.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/maico/Desktop/motherboard/ram256x8.mif                                 ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 213         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 369         ;
;     -- 7 input functions                    ; 9           ;
;     -- 6 input functions                    ; 47          ;
;     -- 5 input functions                    ; 92          ;
;     -- 4 input functions                    ; 116         ;
;     -- <=3 input functions                  ; 105         ;
;                                             ;             ;
; Dedicated logic registers                   ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 38          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 2048        ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; reset~input ;
; Maximum fan-out                             ; 73          ;
; Total fan-out                               ; 1779        ;
; Average fan-out                             ; 3.93        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------+-----------------+--------------+
; |cpu                                      ; 369 (369)           ; 0 (0)                     ; 2048              ; 0          ; 38   ; 0            ; |cpu                                                                                      ; cpu             ; work         ;
;    |ram256x8:ram_instance|                ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |cpu|ram256x8:ram_instance                                                                ; ram256x8        ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |cpu|ram256x8:ram_instance|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_3o04:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |cpu|ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_3o04:auto_generated ; altsyncram_3o04 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                            ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+-------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_3o04:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; ram256X8.mif ;
+-------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+--------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; saidaREAL[0]$latch                                   ; saidaREAL[7]        ; yes                    ;
; saidaREAL[1]$latch                                   ; saidaREAL[7]        ; yes                    ;
; saidaREAL[2]$latch                                   ; saidaREAL[7]        ; yes                    ;
; saidaREAL[3]$latch                                   ; saidaREAL[7]        ; yes                    ;
; saidaREAL[4]$latch                                   ; saidaREAL[7]        ; yes                    ;
; saidaREAL[5]$latch                                   ; saidaREAL[7]        ; yes                    ;
; saidaREAL[6]$latch                                   ; saidaREAL[7]        ; yes                    ;
; saidaREAL[7]$latch                                   ; saidaREAL[7]        ; yes                    ;
; RR[0]                                                ; Selector86          ; yes                    ;
; RR[1]                                                ; Selector86          ; yes                    ;
; RR[2]                                                ; Selector86          ; yes                    ;
; RR[3]                                                ; Selector86          ; yes                    ;
; RR[4]                                                ; Selector86          ; yes                    ;
; RR[5]                                                ; Selector86          ; yes                    ;
; RR[6]                                                ; Selector86          ; yes                    ;
; RR[7]                                                ; Selector86          ; yes                    ;
; RA[0]                                                ; Selector88          ; yes                    ;
; RA[1]                                                ; Selector88          ; yes                    ;
; RA[2]                                                ; Selector88          ; yes                    ;
; RA[3]                                                ; Selector88          ; yes                    ;
; RA[4]                                                ; Selector88          ; yes                    ;
; RA[5]                                                ; Selector88          ; yes                    ;
; RA[6]                                                ; Selector88          ; yes                    ;
; RA[7]                                                ; Selector88          ; yes                    ;
; FRzero                                               ; FRzero              ; yes                    ;
; FRmaior                                              ; FRzero              ; yes                    ;
; INIT_ULA                                             ; INIT_ULA            ; yes                    ;
; IR[5]                                                ; state.fetch2_7152   ; yes                    ;
; IR[6]                                                ; state.fetch2_7152   ; yes                    ;
; IR[7]                                                ; state.fetch2_7152   ; yes                    ;
; IR[4]                                                ; state.fetch2_7152   ; yes                    ;
; RB[0]                                                ; Selector87          ; yes                    ;
; IR[2]                                                ; state.fetch2_7152   ; yes                    ;
; IR[3]                                                ; state.fetch2_7152   ; yes                    ;
; state.decode_7102                                    ; state.decode        ; yes                    ;
; RB[1]                                                ; Selector87          ; yes                    ;
; RB[2]                                                ; Selector87          ; yes                    ;
; RB[3]                                                ; Selector87          ; yes                    ;
; RB[4]                                                ; Selector87          ; yes                    ;
; RB[5]                                                ; Selector87          ; yes                    ;
; RB[6]                                                ; Selector87          ; yes                    ;
; RB[7]                                                ; Selector87          ; yes                    ;
; IR[0]                                                ; state.fetch2_7152   ; yes                    ;
; IR[1]                                                ; state.fetch2_7152   ; yes                    ;
; RESULT[0]                                            ; RESULT[7]           ; yes                    ;
; state.exec2_7002                                     ; state.exec2         ; yes                    ;
; state.exec_7052                                      ; state.exec2         ; yes                    ;
; state.fetch2_7152                                    ; state.decode        ; yes                    ;
; state.fetch_7202                                     ; state.exec2         ; yes                    ;
; RESULT[1]                                            ; RESULT[7]           ; yes                    ;
; RESULT[2]                                            ; RESULT[7]           ; yes                    ;
; RESULT[3]                                            ; RESULT[7]           ; yes                    ;
; RESULT[4]                                            ; RESULT[7]           ; yes                    ;
; RESULT[5]                                            ; RESULT[7]           ; yes                    ;
; RESULT[6]                                            ; RESULT[7]           ; yes                    ;
; RESULT[7]                                            ; RESULT[7]           ; yes                    ;
; X[7]                                                 ; X[0]                ; yes                    ;
; Y[7]                                                 ; Y[2]                ; yes                    ;
; ESPERA                                               ; ESPERA              ; yes                    ;
; Y[0]                                                 ; Y[2]                ; yes                    ;
; X[0]                                                 ; X[0]                ; yes                    ;
; write1                                               ; Selector83          ; yes                    ;
; data_in[0]                                           ; Selector42          ; yes                    ;
; waddress[0]                                          ; Selector42          ; yes                    ;
; waddress[1]                                          ; Selector42          ; yes                    ;
; waddress[2]                                          ; Selector42          ; yes                    ;
; waddress[3]                                          ; Selector42          ; yes                    ;
; waddress[4]                                          ; Selector42          ; yes                    ;
; waddress[5]                                          ; Selector42          ; yes                    ;
; waddress[6]                                          ; Selector42          ; yes                    ;
; waddress[7]                                          ; Selector42          ; yes                    ;
; raddress[0]                                          ; Selector84          ; yes                    ;
; raddress[1]                                          ; Selector84          ; yes                    ;
; raddress[2]                                          ; Selector84          ; yes                    ;
; raddress[3]                                          ; Selector84          ; yes                    ;
; raddress[4]                                          ; Selector84          ; yes                    ;
; raddress[5]                                          ; Selector84          ; yes                    ;
; raddress[6]                                          ; Selector84          ; yes                    ;
; raddress[7]                                          ; Selector84          ; yes                    ;
; Y[1]                                                 ; Y[2]                ; yes                    ;
; X[1]                                                 ; X[0]                ; yes                    ;
; data_in[1]                                           ; Selector42          ; yes                    ;
; Y[2]                                                 ; Y[2]                ; yes                    ;
; X[2]                                                 ; X[0]                ; yes                    ;
; data_in[2]                                           ; Selector42          ; yes                    ;
; Y[3]                                                 ; Y[2]                ; yes                    ;
; X[3]                                                 ; X[0]                ; yes                    ;
; data_in[3]                                           ; Selector42          ; yes                    ;
; Y[4]                                                 ; Y[2]                ; yes                    ;
; X[4]                                                 ; X[0]                ; yes                    ;
; data_in[4]                                           ; Selector42          ; yes                    ;
; Y[5]                                                 ; Y[2]                ; yes                    ;
; X[5]                                                 ; X[0]                ; yes                    ;
; data_in[5]                                           ; Selector42          ; yes                    ;
; Y[6]                                                 ; Y[2]                ; yes                    ;
; X[6]                                                 ; X[0]                ; yes                    ;
; data_in[6]                                           ; Selector42          ; yes                    ;
; data_in[7]                                           ; Selector42          ; yes                    ;
; PC[0]                                                ; Selector85          ; yes                    ;
; PC[1]                                                ; Selector85          ; yes                    ;
; Number of user-specified and inferred latches = 106  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu|saidaREAL[0]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu|waddress[5]           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu|RESULT[0]             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu|Selector60            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu|Selector44            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cpu|Selector87            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |cpu|Selector37            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |cpu|Selector15            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |cpu|Selector2             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |cpu|Selector32            ;
; 13:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; No         ; |cpu|Selector53            ;
; 15:1               ; 8 bits    ; 80 LEs        ; 24 LEs               ; 56 LEs                 ; No         ; |cpu|Selector26            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_3o04:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram256x8:ram_instance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                         ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; ram256X8.mif         ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_3o04      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 1                                                     ;
; Entity Instance                           ; ram256x8:ram_instance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 256                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 8                                                     ;
;     -- NUMWORDS_B                         ; 256                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 369                         ;
;     arith             ; 17                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 8                           ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 343                         ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 78                          ;
;         4 data inputs ; 116                         ;
;         5 data inputs ; 92                          ;
;         6 data inputs ; 47                          ;
; boundary_port         ; 38                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.75                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Nov  7 17:30:06 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: cpu-main File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 21
    Info (12023): Found entity 1: cpu File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 7
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at cpu.vhd(109): signal "INIT_ULA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 109
Warning (10492): VHDL Process Statement warning at cpu.vhd(110): signal "RESULT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 110
Warning (10492): VHDL Process Statement warning at cpu.vhd(122): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 122
Warning (10492): VHDL Process Statement warning at cpu.vhd(134): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 134
Warning (10492): VHDL Process Statement warning at cpu.vhd(135): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 135
Warning (10492): VHDL Process Statement warning at cpu.vhd(150): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 150
Warning (10492): VHDL Process Statement warning at cpu.vhd(151): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 151
Warning (10492): VHDL Process Statement warning at cpu.vhd(153): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 153
Warning (10492): VHDL Process Statement warning at cpu.vhd(154): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 154
Warning (10492): VHDL Process Statement warning at cpu.vhd(155): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 155
Warning (10492): VHDL Process Statement warning at cpu.vhd(157): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 157
Warning (10492): VHDL Process Statement warning at cpu.vhd(158): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 158
Warning (10492): VHDL Process Statement warning at cpu.vhd(159): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 159
Warning (10492): VHDL Process Statement warning at cpu.vhd(161): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 161
Warning (10492): VHDL Process Statement warning at cpu.vhd(162): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 162
Warning (10492): VHDL Process Statement warning at cpu.vhd(163): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 163
Warning (10492): VHDL Process Statement warning at cpu.vhd(164): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 164
Warning (10492): VHDL Process Statement warning at cpu.vhd(165): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 165
Warning (10492): VHDL Process Statement warning at cpu.vhd(166): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 166
Warning (10492): VHDL Process Statement warning at cpu.vhd(168): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 168
Warning (10492): VHDL Process Statement warning at cpu.vhd(169): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 169
Warning (10492): VHDL Process Statement warning at cpu.vhd(170): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 170
Warning (10492): VHDL Process Statement warning at cpu.vhd(172): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 172
Warning (10492): VHDL Process Statement warning at cpu.vhd(173): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 173
Warning (10492): VHDL Process Statement warning at cpu.vhd(174): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 174
Warning (10492): VHDL Process Statement warning at cpu.vhd(176): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 176
Warning (10492): VHDL Process Statement warning at cpu.vhd(177): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 177
Warning (10492): VHDL Process Statement warning at cpu.vhd(178): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 178
Warning (10492): VHDL Process Statement warning at cpu.vhd(179): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 179
Warning (10492): VHDL Process Statement warning at cpu.vhd(180): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 180
Warning (10492): VHDL Process Statement warning at cpu.vhd(181): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 181
Warning (10492): VHDL Process Statement warning at cpu.vhd(183): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 183
Warning (10492): VHDL Process Statement warning at cpu.vhd(184): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 184
Warning (10492): VHDL Process Statement warning at cpu.vhd(185): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 185
Warning (10492): VHDL Process Statement warning at cpu.vhd(186): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 186
Warning (10492): VHDL Process Statement warning at cpu.vhd(187): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 187
Warning (10492): VHDL Process Statement warning at cpu.vhd(188): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 188
Warning (10492): VHDL Process Statement warning at cpu.vhd(189): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 189
Warning (10492): VHDL Process Statement warning at cpu.vhd(190): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 190
Warning (10492): VHDL Process Statement warning at cpu.vhd(191): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 191
Warning (10492): VHDL Process Statement warning at cpu.vhd(192): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 192
Warning (10492): VHDL Process Statement warning at cpu.vhd(193): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 193
Warning (10492): VHDL Process Statement warning at cpu.vhd(194): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 194
Warning (10492): VHDL Process Statement warning at cpu.vhd(196): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 196
Warning (10492): VHDL Process Statement warning at cpu.vhd(197): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 197
Warning (10492): VHDL Process Statement warning at cpu.vhd(198): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 198
Warning (10492): VHDL Process Statement warning at cpu.vhd(200): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 200
Warning (10492): VHDL Process Statement warning at cpu.vhd(201): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 201
Warning (10492): VHDL Process Statement warning at cpu.vhd(202): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 202
Warning (10492): VHDL Process Statement warning at cpu.vhd(203): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 203
Warning (10492): VHDL Process Statement warning at cpu.vhd(204): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 204
Warning (10492): VHDL Process Statement warning at cpu.vhd(205): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 205
Warning (10492): VHDL Process Statement warning at cpu.vhd(214): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 214
Warning (10492): VHDL Process Statement warning at cpu.vhd(215): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 215
Warning (10492): VHDL Process Statement warning at cpu.vhd(216): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 216
Warning (10492): VHDL Process Statement warning at cpu.vhd(217): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 217
Warning (10492): VHDL Process Statement warning at cpu.vhd(218): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 218
Warning (10492): VHDL Process Statement warning at cpu.vhd(219): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 219
Warning (10492): VHDL Process Statement warning at cpu.vhd(220): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 220
Warning (10492): VHDL Process Statement warning at cpu.vhd(229): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 229
Warning (10492): VHDL Process Statement warning at cpu.vhd(230): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 230
Warning (10492): VHDL Process Statement warning at cpu.vhd(237): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 237
Warning (10492): VHDL Process Statement warning at cpu.vhd(238): signal "FRzero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 238
Warning (10492): VHDL Process Statement warning at cpu.vhd(239): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 239
Warning (10492): VHDL Process Statement warning at cpu.vhd(248): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 248
Warning (10492): VHDL Process Statement warning at cpu.vhd(249): signal "FRzero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 249
Warning (10492): VHDL Process Statement warning at cpu.vhd(249): signal "FRmaior" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 249
Warning (10492): VHDL Process Statement warning at cpu.vhd(250): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 250
Warning (10492): VHDL Process Statement warning at cpu.vhd(258): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 258
Warning (10492): VHDL Process Statement warning at cpu.vhd(260): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 260
Warning (10492): VHDL Process Statement warning at cpu.vhd(261): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 261
Warning (10492): VHDL Process Statement warning at cpu.vhd(263): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 263
Warning (10492): VHDL Process Statement warning at cpu.vhd(264): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 264
Warning (10492): VHDL Process Statement warning at cpu.vhd(266): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 266
Warning (10492): VHDL Process Statement warning at cpu.vhd(267): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 267
Warning (10492): VHDL Process Statement warning at cpu.vhd(269): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 269
Warning (10492): VHDL Process Statement warning at cpu.vhd(270): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 270
Warning (10492): VHDL Process Statement warning at cpu.vhd(272): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 272
Warning (10492): VHDL Process Statement warning at cpu.vhd(273): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 273
Warning (10492): VHDL Process Statement warning at cpu.vhd(275): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 275
Warning (10492): VHDL Process Statement warning at cpu.vhd(276): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 276
Warning (10492): VHDL Process Statement warning at cpu.vhd(278): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 278
Warning (10492): VHDL Process Statement warning at cpu.vhd(279): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 279
Warning (10492): VHDL Process Statement warning at cpu.vhd(281): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 281
Warning (10492): VHDL Process Statement warning at cpu.vhd(282): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 282
Warning (10492): VHDL Process Statement warning at cpu.vhd(284): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 284
Warning (10492): VHDL Process Statement warning at cpu.vhd(285): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 285
Warning (10492): VHDL Process Statement warning at cpu.vhd(287): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 287
Warning (10492): VHDL Process Statement warning at cpu.vhd(288): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 288
Warning (10492): VHDL Process Statement warning at cpu.vhd(290): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 290
Warning (10492): VHDL Process Statement warning at cpu.vhd(291): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 291
Warning (10492): VHDL Process Statement warning at cpu.vhd(293): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 293
Warning (10492): VHDL Process Statement warning at cpu.vhd(294): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 294
Warning (10492): VHDL Process Statement warning at cpu.vhd(303): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 303
Warning (10492): VHDL Process Statement warning at cpu.vhd(305): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 305
Warning (10492): VHDL Process Statement warning at cpu.vhd(306): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 306
Warning (10492): VHDL Process Statement warning at cpu.vhd(307): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 307
Warning (10492): VHDL Process Statement warning at cpu.vhd(310): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 310
Warning (10492): VHDL Process Statement warning at cpu.vhd(311): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 311
Warning (10492): VHDL Process Statement warning at cpu.vhd(312): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 312
Warning (10492): VHDL Process Statement warning at cpu.vhd(315): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 315
Warning (10492): VHDL Process Statement warning at cpu.vhd(316): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 316
Warning (10492): VHDL Process Statement warning at cpu.vhd(317): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 317
Warning (10492): VHDL Process Statement warning at cpu.vhd(320): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 320
Warning (10492): VHDL Process Statement warning at cpu.vhd(321): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 321
Warning (10492): VHDL Process Statement warning at cpu.vhd(323): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 323
Warning (10492): VHDL Process Statement warning at cpu.vhd(324): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 324
Warning (10492): VHDL Process Statement warning at cpu.vhd(325): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 325
Warning (10492): VHDL Process Statement warning at cpu.vhd(328): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 328
Warning (10492): VHDL Process Statement warning at cpu.vhd(329): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 329
Warning (10492): VHDL Process Statement warning at cpu.vhd(330): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 330
Warning (10492): VHDL Process Statement warning at cpu.vhd(333): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 333
Warning (10492): VHDL Process Statement warning at cpu.vhd(334): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 334
Warning (10492): VHDL Process Statement warning at cpu.vhd(335): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 335
Warning (10492): VHDL Process Statement warning at cpu.vhd(338): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 338
Warning (10492): VHDL Process Statement warning at cpu.vhd(339): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 339
Warning (10492): VHDL Process Statement warning at cpu.vhd(341): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 341
Warning (10492): VHDL Process Statement warning at cpu.vhd(342): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 342
Warning (10492): VHDL Process Statement warning at cpu.vhd(343): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 343
Warning (10492): VHDL Process Statement warning at cpu.vhd(346): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 346
Warning (10492): VHDL Process Statement warning at cpu.vhd(347): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 347
Warning (10492): VHDL Process Statement warning at cpu.vhd(348): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 348
Warning (10492): VHDL Process Statement warning at cpu.vhd(351): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 351
Warning (10492): VHDL Process Statement warning at cpu.vhd(352): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 352
Warning (10492): VHDL Process Statement warning at cpu.vhd(353): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 353
Warning (10492): VHDL Process Statement warning at cpu.vhd(356): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 356
Warning (10492): VHDL Process Statement warning at cpu.vhd(357): signal "PC" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 357
Warning (10492): VHDL Process Statement warning at cpu.vhd(370): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 370
Warning (10492): VHDL Process Statement warning at cpu.vhd(372): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 372
Warning (10492): VHDL Process Statement warning at cpu.vhd(373): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 373
Warning (10492): VHDL Process Statement warning at cpu.vhd(375): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 375
Warning (10492): VHDL Process Statement warning at cpu.vhd(376): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 376
Warning (10492): VHDL Process Statement warning at cpu.vhd(378): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 378
Warning (10492): VHDL Process Statement warning at cpu.vhd(379): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 379
Warning (10492): VHDL Process Statement warning at cpu.vhd(381): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 381
Warning (10492): VHDL Process Statement warning at cpu.vhd(382): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 382
Warning (10492): VHDL Process Statement warning at cpu.vhd(384): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 384
Warning (10492): VHDL Process Statement warning at cpu.vhd(385): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 385
Warning (10492): VHDL Process Statement warning at cpu.vhd(387): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 387
Warning (10492): VHDL Process Statement warning at cpu.vhd(388): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 388
Warning (10492): VHDL Process Statement warning at cpu.vhd(397): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 397
Warning (10492): VHDL Process Statement warning at cpu.vhd(399): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 399
Warning (10492): VHDL Process Statement warning at cpu.vhd(400): signal "entrada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 400
Warning (10492): VHDL Process Statement warning at cpu.vhd(402): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 402
Warning (10492): VHDL Process Statement warning at cpu.vhd(403): signal "entrada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 403
Warning (10492): VHDL Process Statement warning at cpu.vhd(405): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 405
Warning (10492): VHDL Process Statement warning at cpu.vhd(406): signal "entrada" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 406
Warning (10492): VHDL Process Statement warning at cpu.vhd(415): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 415
Warning (10492): VHDL Process Statement warning at cpu.vhd(417): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 417
Warning (10492): VHDL Process Statement warning at cpu.vhd(418): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 418
Warning (10492): VHDL Process Statement warning at cpu.vhd(420): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 420
Warning (10492): VHDL Process Statement warning at cpu.vhd(421): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 421
Warning (10492): VHDL Process Statement warning at cpu.vhd(423): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 423
Warning (10492): VHDL Process Statement warning at cpu.vhd(424): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 424
Warning (10492): VHDL Process Statement warning at cpu.vhd(433): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 433
Warning (10492): VHDL Process Statement warning at cpu.vhd(434): signal "ESPERA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 434
Warning (10492): VHDL Process Statement warning at cpu.vhd(438): signal "wait2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 438
Warning (10492): VHDL Process Statement warning at cpu.vhd(463): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 463
Warning (10492): VHDL Process Statement warning at cpu.vhd(464): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 464
Warning (10492): VHDL Process Statement warning at cpu.vhd(466): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 466
Warning (10492): VHDL Process Statement warning at cpu.vhd(467): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 467
Warning (10492): VHDL Process Statement warning at cpu.vhd(470): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 470
Warning (10492): VHDL Process Statement warning at cpu.vhd(471): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 471
Warning (10492): VHDL Process Statement warning at cpu.vhd(474): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 474
Warning (10492): VHDL Process Statement warning at cpu.vhd(475): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 475
Warning (10492): VHDL Process Statement warning at cpu.vhd(478): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 478
Warning (10492): VHDL Process Statement warning at cpu.vhd(479): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 479
Warning (10492): VHDL Process Statement warning at cpu.vhd(482): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 482
Warning (10492): VHDL Process Statement warning at cpu.vhd(483): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 483
Warning (10492): VHDL Process Statement warning at cpu.vhd(486): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 486
Warning (10492): VHDL Process Statement warning at cpu.vhd(487): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 487
Warning (10492): VHDL Process Statement warning at cpu.vhd(499): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 499
Warning (10492): VHDL Process Statement warning at cpu.vhd(500): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 500
Warning (10492): VHDL Process Statement warning at cpu.vhd(507): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 507
Warning (10492): VHDL Process Statement warning at cpu.vhd(508): signal "FRzero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 508
Warning (10492): VHDL Process Statement warning at cpu.vhd(509): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 509
Warning (10492): VHDL Process Statement warning at cpu.vhd(517): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 517
Warning (10492): VHDL Process Statement warning at cpu.vhd(518): signal "FRzero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 518
Warning (10492): VHDL Process Statement warning at cpu.vhd(518): signal "FRmaior" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 518
Warning (10492): VHDL Process Statement warning at cpu.vhd(519): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 519
Warning (10492): VHDL Process Statement warning at cpu.vhd(527): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 527
Warning (10492): VHDL Process Statement warning at cpu.vhd(529): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 529
Warning (10492): VHDL Process Statement warning at cpu.vhd(530): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 530
Warning (10492): VHDL Process Statement warning at cpu.vhd(532): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 532
Warning (10492): VHDL Process Statement warning at cpu.vhd(533): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 533
Warning (10492): VHDL Process Statement warning at cpu.vhd(535): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 535
Warning (10492): VHDL Process Statement warning at cpu.vhd(536): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 536
Warning (10492): VHDL Process Statement warning at cpu.vhd(538): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 538
Warning (10492): VHDL Process Statement warning at cpu.vhd(539): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 539
Warning (10492): VHDL Process Statement warning at cpu.vhd(541): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 541
Warning (10492): VHDL Process Statement warning at cpu.vhd(542): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 542
Warning (10492): VHDL Process Statement warning at cpu.vhd(544): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 544
Warning (10492): VHDL Process Statement warning at cpu.vhd(545): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 545
Warning (10492): VHDL Process Statement warning at cpu.vhd(547): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 547
Warning (10492): VHDL Process Statement warning at cpu.vhd(548): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 548
Warning (10492): VHDL Process Statement warning at cpu.vhd(550): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 550
Warning (10492): VHDL Process Statement warning at cpu.vhd(551): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 551
Warning (10492): VHDL Process Statement warning at cpu.vhd(553): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 553
Warning (10492): VHDL Process Statement warning at cpu.vhd(554): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 554
Warning (10492): VHDL Process Statement warning at cpu.vhd(556): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 556
Warning (10492): VHDL Process Statement warning at cpu.vhd(557): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 557
Warning (10492): VHDL Process Statement warning at cpu.vhd(559): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 559
Warning (10492): VHDL Process Statement warning at cpu.vhd(560): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 560
Warning (10492): VHDL Process Statement warning at cpu.vhd(562): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 562
Warning (10492): VHDL Process Statement warning at cpu.vhd(563): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 563
Warning (10492): VHDL Process Statement warning at cpu.vhd(572): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 572
Warning (10492): VHDL Process Statement warning at cpu.vhd(575): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 575
Warning (10492): VHDL Process Statement warning at cpu.vhd(576): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 576
Warning (10492): VHDL Process Statement warning at cpu.vhd(577): signal "RA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 577
Warning (10492): VHDL Process Statement warning at cpu.vhd(580): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 580
Warning (10492): VHDL Process Statement warning at cpu.vhd(581): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 581
Warning (10492): VHDL Process Statement warning at cpu.vhd(582): signal "RB" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 582
Warning (10492): VHDL Process Statement warning at cpu.vhd(585): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 585
Warning (10492): VHDL Process Statement warning at cpu.vhd(586): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 586
Warning (10492): VHDL Process Statement warning at cpu.vhd(587): signal "RR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 587
Warning (10492): VHDL Process Statement warning at cpu.vhd(609): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 609
Warning (10492): VHDL Process Statement warning at cpu.vhd(611): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 611
Warning (10492): VHDL Process Statement warning at cpu.vhd(612): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 612
Warning (10492): VHDL Process Statement warning at cpu.vhd(614): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 614
Warning (10492): VHDL Process Statement warning at cpu.vhd(615): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 615
Warning (10492): VHDL Process Statement warning at cpu.vhd(617): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 617
Warning (10492): VHDL Process Statement warning at cpu.vhd(618): signal "data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 618
Warning (10492): VHDL Process Statement warning at cpu.vhd(627): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 627
Warning (10631): VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable "RA", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (10631): VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable "RB", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (10631): VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable "RR", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (10631): VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable "PC", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (10631): VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable "IR", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (10631): VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable "data_in", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (10631): VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable "raddress", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (10631): VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable "waddress", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (10631): VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable "write1", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (10631): VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable "INIT_ULA", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (10631): VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable "state", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (10631): VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable "X", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (10631): VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable "Y", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (10631): VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable "saidaREAL", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (10631): VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable "ESPERA", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (10542): VHDL Variable Declaration warning at cpu.vhd(647): used initial value expression for variable "SUPERIOR" because variable was never assigned a value File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 647
Warning (10542): VHDL Variable Declaration warning at cpu.vhd(648): used initial value expression for variable "INFERIOR" because variable was never assigned a value File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 648
Warning (10542): VHDL Variable Declaration warning at cpu.vhd(649): used initial value expression for variable "X_SOMA" because variable was never assigned a value File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 649
Warning (10542): VHDL Variable Declaration warning at cpu.vhd(650): used initial value expression for variable "Y_SOMA" because variable was never assigned a value File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 650
Warning (10492): VHDL Process Statement warning at cpu.vhd(659): signal "INIT_ULA" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 659
Warning (10492): VHDL Process Statement warning at cpu.vhd(660): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 660
Warning (10492): VHDL Process Statement warning at cpu.vhd(677): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 677
Warning (10492): VHDL Process Statement warning at cpu.vhd(694): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 694
Warning (10492): VHDL Process Statement warning at cpu.vhd(698): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 698
Warning (10492): VHDL Process Statement warning at cpu.vhd(702): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 702
Warning (10492): VHDL Process Statement warning at cpu.vhd(706): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 706
Warning (10631): VHDL Process Statement warning at cpu.vhd(643): inferring latch(es) for signal or variable "RESULT", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
Warning (10631): VHDL Process Statement warning at cpu.vhd(643): inferring latch(es) for signal or variable "FRzero", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
Warning (10631): VHDL Process Statement warning at cpu.vhd(643): inferring latch(es) for signal or variable "FRmaior", which holds its previous value in one or more paths through the process File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
Info (10041): Inferred latch for "FRmaior" at cpu.vhd(643) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
Info (10041): Inferred latch for "FRzero" at cpu.vhd(643) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
Info (10041): Inferred latch for "RESULT[0]" at cpu.vhd(643) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
Info (10041): Inferred latch for "RESULT[1]" at cpu.vhd(643) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
Info (10041): Inferred latch for "RESULT[2]" at cpu.vhd(643) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
Info (10041): Inferred latch for "RESULT[3]" at cpu.vhd(643) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
Info (10041): Inferred latch for "RESULT[4]" at cpu.vhd(643) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
Info (10041): Inferred latch for "RESULT[5]" at cpu.vhd(643) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
Info (10041): Inferred latch for "RESULT[6]" at cpu.vhd(643) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
Info (10041): Inferred latch for "RESULT[7]" at cpu.vhd(643) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
Info (10041): Inferred latch for "ESPERA" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "saidaREAL[0]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "saidaREAL[1]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "saidaREAL[2]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "saidaREAL[3]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "saidaREAL[4]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "saidaREAL[5]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "saidaREAL[6]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "saidaREAL[7]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "Y[0]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "Y[1]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "Y[2]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "Y[3]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "Y[4]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "Y[5]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "Y[6]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "Y[7]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "X[0]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "X[1]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "X[2]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "X[3]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "X[4]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "X[5]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "X[6]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "X[7]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "INIT_ULA" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "write1" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "waddress[0]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "waddress[1]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "waddress[2]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "waddress[3]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "waddress[4]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "waddress[5]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "waddress[6]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "waddress[7]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "raddress[0]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "raddress[1]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "raddress[2]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "raddress[3]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "raddress[4]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "raddress[5]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "raddress[6]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "raddress[7]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "data_in[0]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "data_in[1]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "data_in[2]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "data_in[3]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "data_in[4]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "data_in[5]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "data_in[6]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "data_in[7]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "IR[0]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "IR[1]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "IR[2]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "IR[3]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "IR[4]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "IR[5]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "IR[6]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "IR[7]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "PC[0]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "PC[1]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "PC[2]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "PC[3]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "PC[4]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "PC[5]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "PC[6]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "PC[7]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RR[0]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RR[1]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RR[2]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RR[3]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RR[4]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RR[5]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RR[6]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RR[7]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RB[0]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RB[1]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RB[2]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RB[3]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RB[4]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RB[5]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RB[6]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RB[7]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RA[0]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RA[1]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RA[2]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RA[3]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RA[4]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RA[5]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RA[6]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "RA[7]" at cpu.vhd(88) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Info (10041): Inferred latch for "state.exec2" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "state.exec" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "state.decode" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "state.fetch2" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (10041): Inferred latch for "state.fetch" at cpu.vhd(94) File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (12125): Using design file ram256x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram256x8-SYN File: C:/Users/maico/Desktop/motherboard/ram256x8.vhd Line: 56
    Info (12023): Found entity 1: ram256x8 File: C:/Users/maico/Desktop/motherboard/ram256x8.vhd Line: 43
Info (12128): Elaborating entity "ram256x8" for hierarchy "ram256x8:ram_instance" File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 77
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram256x8:ram_instance|altsyncram:altsyncram_component" File: C:/Users/maico/Desktop/motherboard/ram256x8.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "ram256x8:ram_instance|altsyncram:altsyncram_component" File: C:/Users/maico/Desktop/motherboard/ram256x8.vhd Line: 63
Info (12133): Instantiated megafunction "ram256x8:ram_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/maico/Desktop/motherboard/ram256x8.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ram256X8.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3o04.tdf
    Info (12023): Found entity 1: altsyncram_3o04 File: C:/Users/maico/Desktop/motherboard/db/altsyncram_3o04.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3o04" for hierarchy "ram256x8:ram_instance|altsyncram:altsyncram_component|altsyncram_3o04:auto_generated" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (13012): Latch saidaREAL[0]$latch has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch saidaREAL[1]$latch has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch saidaREAL[2]$latch has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch saidaREAL[3]$latch has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch saidaREAL[4]$latch has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch saidaREAL[5]$latch has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch saidaREAL[6]$latch has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch saidaREAL[7]$latch has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[2] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch RR[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RR[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RR[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RR[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RR[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RR[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RR[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RR[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RA[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RA[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RA[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RA[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RA[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RA[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RA[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RA[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch INIT_ULA has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RB[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch state.decode_7102 has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RB[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RB[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RB[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RB[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RB[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RB[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RB[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RESULT[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch state.exec2_7002 has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch state.exec_7052 has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch state.fetch_7202 has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec2_7002 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch RESULT[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch RESULT[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch RESULT[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch RESULT[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch RESULT[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch RESULT[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch RESULT[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 643
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[4] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch X[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch Y[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch Y[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch X[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch write1 has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 61
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec2_7002 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch data_in[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch waddress[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch waddress[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch waddress[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch waddress[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch waddress[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch waddress[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch waddress[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch waddress[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch raddress[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch raddress[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch raddress[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch raddress[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch raddress[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch raddress[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch raddress[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch raddress[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.decode_7102 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch Y[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch X[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch data_in[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch Y[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch X[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch data_in[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch Y[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch X[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch data_in[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch Y[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch X[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch data_in[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch Y[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch X[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch data_in[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch Y[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch X[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch data_in[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch data_in[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IR[0] File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
Warning (13012): Latch PC[0] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch PC[1] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch PC[2] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch PC[3] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch PC[4] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch PC[5] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch PC[6] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Warning (13012): Latch PC[7] has unsafe behavior File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 88
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.exec_7052 File: C:/Users/maico/Desktop/motherboard/cpu.vhd Line: 94
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 415 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 369 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 442 warnings
    Info: Peak virtual memory: 4941 megabytes
    Info: Processing ended: Thu Nov  7 17:30:15 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:11


