<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p130" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_130{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_130{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_130{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_130{left:189px;bottom:998px;letter-spacing:-0.12px;}
#t5_130{left:530px;bottom:998px;letter-spacing:-0.14px;}
#t6_130{left:81px;bottom:973px;letter-spacing:-0.16px;}
#t7_130{left:142px;bottom:973px;letter-spacing:-0.17px;}
#t8_130{left:189px;bottom:973px;letter-spacing:-0.16px;}
#t9_130{left:437px;bottom:973px;letter-spacing:-0.15px;}
#ta_130{left:530px;bottom:973px;letter-spacing:-0.12px;}
#tb_130{left:530px;bottom:952px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#tc_130{left:530px;bottom:935px;letter-spacing:-0.12px;}
#td_130{left:189px;bottom:910px;letter-spacing:-0.14px;}
#te_130{left:530px;bottom:910px;letter-spacing:-0.14px;}
#tf_130{left:189px;bottom:886px;letter-spacing:-0.13px;}
#tg_130{left:530px;bottom:886px;letter-spacing:-0.13px;}
#th_130{left:530px;bottom:865px;letter-spacing:-0.11px;}
#ti_130{left:530px;bottom:848px;letter-spacing:-0.11px;}
#tj_130{left:530px;bottom:831px;letter-spacing:-0.14px;}
#tk_130{left:189px;bottom:807px;letter-spacing:-0.13px;}
#tl_130{left:530px;bottom:807px;letter-spacing:-0.13px;}
#tm_130{left:530px;bottom:785px;letter-spacing:-0.1px;word-spacing:-0.6px;}
#tn_130{left:530px;bottom:768px;letter-spacing:-0.13px;}
#to_130{left:189px;bottom:744px;letter-spacing:-0.12px;}
#tp_130{left:530px;bottom:744px;letter-spacing:-0.14px;}
#tq_130{left:81px;bottom:719px;letter-spacing:-0.17px;}
#tr_130{left:142px;bottom:719px;letter-spacing:-0.17px;}
#ts_130{left:189px;bottom:719px;letter-spacing:-0.14px;}
#tt_130{left:437px;bottom:719px;letter-spacing:-0.14px;}
#tu_130{left:530px;bottom:719px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tv_130{left:81px;bottom:695px;letter-spacing:-0.17px;}
#tw_130{left:142px;bottom:695px;letter-spacing:-0.17px;}
#tx_130{left:189px;bottom:695px;letter-spacing:-0.14px;}
#ty_130{left:437px;bottom:695px;letter-spacing:-0.14px;}
#tz_130{left:530px;bottom:695px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t10_130{left:81px;bottom:671px;letter-spacing:-0.15px;}
#t11_130{left:142px;bottom:671px;letter-spacing:-0.18px;}
#t12_130{left:189px;bottom:671px;letter-spacing:-0.14px;}
#t13_130{left:530px;bottom:671px;letter-spacing:-0.11px;}
#t14_130{left:530px;bottom:649px;letter-spacing:-0.11px;}
#t15_130{left:530px;bottom:632px;letter-spacing:-0.11px;}
#t16_130{left:189px;bottom:608px;}
#t17_130{left:437px;bottom:608px;letter-spacing:-0.15px;}
#t18_130{left:530px;bottom:608px;letter-spacing:-0.12px;}
#t19_130{left:530px;bottom:587px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1a_130{left:189px;bottom:562px;letter-spacing:-0.09px;}
#t1b_130{left:530px;bottom:562px;letter-spacing:-0.14px;}
#t1c_130{left:189px;bottom:538px;}
#t1d_130{left:437px;bottom:538px;letter-spacing:-0.13px;}
#t1e_130{left:530px;bottom:538px;letter-spacing:-0.12px;}
#t1f_130{left:530px;bottom:516px;letter-spacing:-0.11px;}
#t1g_130{left:189px;bottom:492px;letter-spacing:-0.09px;}
#t1h_130{left:530px;bottom:492px;letter-spacing:-0.14px;}
#t1i_130{left:189px;bottom:467px;}
#t1j_130{left:437px;bottom:467px;letter-spacing:-0.15px;}
#t1k_130{left:530px;bottom:467px;letter-spacing:-0.11px;}
#t1l_130{left:530px;bottom:446px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1m_130{left:189px;bottom:422px;letter-spacing:-0.14px;}
#t1n_130{left:530px;bottom:422px;letter-spacing:-0.14px;}
#t1o_130{left:189px;bottom:397px;letter-spacing:-0.12px;}
#t1p_130{left:437px;bottom:397px;letter-spacing:-0.14px;}
#t1q_130{left:530px;bottom:397px;letter-spacing:-0.11px;}
#t1r_130{left:530px;bottom:376px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1s_130{left:189px;bottom:351px;letter-spacing:-0.12px;}
#t1t_130{left:437px;bottom:351px;letter-spacing:-0.15px;}
#t1u_130{left:530px;bottom:351px;letter-spacing:-0.12px;}
#t1v_130{left:530px;bottom:330px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1w_130{left:189px;bottom:305px;letter-spacing:-0.12px;}
#t1x_130{left:530px;bottom:305px;letter-spacing:-0.14px;}
#t1y_130{left:189px;bottom:281px;letter-spacing:-0.12px;}
#t1z_130{left:437px;bottom:281px;letter-spacing:-0.13px;}
#t20_130{left:530px;bottom:281px;letter-spacing:-0.12px;}
#t21_130{left:530px;bottom:260px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t22_130{left:189px;bottom:235px;letter-spacing:-0.17px;}
#t23_130{left:437px;bottom:235px;letter-spacing:-0.14px;}
#t24_130{left:530px;bottom:235px;letter-spacing:-0.13px;}
#t25_130{left:530px;bottom:214px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t26_130{left:189px;bottom:189px;letter-spacing:-0.12px;}
#t27_130{left:530px;bottom:189px;letter-spacing:-0.14px;}
#t28_130{left:189px;bottom:165px;letter-spacing:-0.17px;}
#t29_130{left:437px;bottom:165px;letter-spacing:-0.15px;}
#t2a_130{left:530px;bottom:165px;letter-spacing:-0.12px;}
#t2b_130{left:530px;bottom:144px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2c_130{left:148px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2d_130{left:237px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2e_130{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2f_130{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2g_130{left:226px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2h_130{left:459px;bottom:1046px;letter-spacing:-0.14px;}
#t2i_130{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2j_130{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2k_130{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_130{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_130{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_130{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_130{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_130{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts130" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg130Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg130" style="-webkit-user-select: none;"><object width="935" height="1210" data="130/130.svg" type="image/svg+xml" id="pdf130" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_130" class="t s1_130">2-114 </span><span id="t2_130" class="t s1_130">Vol. 4 </span>
<span id="t3_130" class="t s2_130">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_130" class="t s3_130">63:16 </span><span id="t5_130" class="t s3_130">Reserved </span>
<span id="t6_130" class="t s3_130">17DH </span><span id="t7_130" class="t s3_130">381 </span><span id="t8_130" class="t s3_130">MSR_SMM_MCA_CAP </span><span id="t9_130" class="t s3_130">Core </span><span id="ta_130" class="t s3_130">Enhanced SMM Capabilities (SMM-RO) </span>
<span id="tb_130" class="t s3_130">Reports SMM capability enhancement. Accessible only </span>
<span id="tc_130" class="t s3_130">while in SMM. </span>
<span id="td_130" class="t s3_130">57:0 </span><span id="te_130" class="t s3_130">Reserved </span>
<span id="tf_130" class="t s3_130">58 </span><span id="tg_130" class="t s3_130">SMM_Code_Access_Chk (SMM-RO) </span>
<span id="th_130" class="t s3_130">If set to 1 indicates that the SMM code access </span>
<span id="ti_130" class="t s3_130">restriction is supported and the </span>
<span id="tj_130" class="t s3_130">MSR_SMM_FEATURE_CONTROL is supported. </span>
<span id="tk_130" class="t s3_130">59 </span><span id="tl_130" class="t s3_130">Long_Flow_Indication (SMM-RO) </span>
<span id="tm_130" class="t s3_130">If set to 1 indicates that the SMM long flow indicator is </span>
<span id="tn_130" class="t s3_130">supported and the MSR_SMM_DELAYED is supported. </span>
<span id="to_130" class="t s3_130">63:60 </span><span id="tp_130" class="t s3_130">Reserved </span>
<span id="tq_130" class="t s3_130">188H </span><span id="tr_130" class="t s3_130">392 </span><span id="ts_130" class="t s3_130">IA32_PERFEVTSEL2 </span><span id="tt_130" class="t s3_130">Core </span><span id="tu_130" class="t s3_130">See Table 2-2. </span>
<span id="tv_130" class="t s3_130">189H </span><span id="tw_130" class="t s3_130">393 </span><span id="tx_130" class="t s3_130">IA32_PERFEVTSEL3 </span><span id="ty_130" class="t s3_130">Core </span><span id="tz_130" class="t s3_130">See Table 2-2. </span>
<span id="t10_130" class="t s3_130">1A0H </span><span id="t11_130" class="t s3_130">416 </span><span id="t12_130" class="t s3_130">IA32_MISC_ENABLE </span><span id="t13_130" class="t s3_130">Enable Misc. Processor Features (R/W) </span>
<span id="t14_130" class="t s3_130">Allows a variety of processor functions to be enabled </span>
<span id="t15_130" class="t s3_130">and disabled. </span>
<span id="t16_130" class="t s3_130">0 </span><span id="t17_130" class="t s3_130">Core </span><span id="t18_130" class="t s3_130">Fast-Strings Enable </span>
<span id="t19_130" class="t s3_130">See Table 2-2. </span>
<span id="t1a_130" class="t s3_130">2:1 </span><span id="t1b_130" class="t s3_130">Reserved </span>
<span id="t1c_130" class="t s3_130">3 </span><span id="t1d_130" class="t s3_130">Package </span><span id="t1e_130" class="t s3_130">Automatic Thermal Control Circuit Enable (R/W) </span>
<span id="t1f_130" class="t s3_130">See Table 2-2. Default value is 1. </span>
<span id="t1g_130" class="t s3_130">6:4 </span><span id="t1h_130" class="t s3_130">Reserved </span>
<span id="t1i_130" class="t s3_130">7 </span><span id="t1j_130" class="t s3_130">Core </span><span id="t1k_130" class="t s3_130">Performance Monitoring Available (R) </span>
<span id="t1l_130" class="t s3_130">See Table 2-2. </span>
<span id="t1m_130" class="t s3_130">10:8 </span><span id="t1n_130" class="t s3_130">Reserved </span>
<span id="t1o_130" class="t s3_130">11 </span><span id="t1p_130" class="t s3_130">Core </span><span id="t1q_130" class="t s3_130">Branch Trace Storage Unavailable (R/O) </span>
<span id="t1r_130" class="t s3_130">See Table 2-2. </span>
<span id="t1s_130" class="t s3_130">12 </span><span id="t1t_130" class="t s3_130">Core </span><span id="t1u_130" class="t s3_130">Processor Event Based Sampling Unavailable (R/O) </span>
<span id="t1v_130" class="t s3_130">See Table 2-2. </span>
<span id="t1w_130" class="t s3_130">15:13 </span><span id="t1x_130" class="t s3_130">Reserved </span>
<span id="t1y_130" class="t s3_130">16 </span><span id="t1z_130" class="t s3_130">Package </span><span id="t20_130" class="t s3_130">Enhanced Intel SpeedStep Technology Enable (R/W) </span>
<span id="t21_130" class="t s3_130">See Table 2-2. </span>
<span id="t22_130" class="t s3_130">18 </span><span id="t23_130" class="t s3_130">Core </span><span id="t24_130" class="t s3_130">ENABLE MONITOR FSM (R/W) </span>
<span id="t25_130" class="t s3_130">See Table 2-2. </span>
<span id="t26_130" class="t s3_130">21:19 </span><span id="t27_130" class="t s3_130">Reserved </span>
<span id="t28_130" class="t s3_130">22 </span><span id="t29_130" class="t s3_130">Core </span><span id="t2a_130" class="t s3_130">Limit CPUID Maxval (R/W) </span>
<span id="t2b_130" class="t s3_130">See Table 2-2. </span>
<span id="t2c_130" class="t s4_130">Table 2-12. </span><span id="t2d_130" class="t s4_130">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t2e_130" class="t s5_130">Register </span>
<span id="t2f_130" class="t s5_130">Address </span><span id="t2g_130" class="t s5_130">Register Name / Bit Fields </span><span id="t2h_130" class="t s5_130">Scope </span><span id="t2i_130" class="t s5_130">Bit Description </span>
<span id="t2j_130" class="t s5_130">Hex </span><span id="t2k_130" class="t s5_130">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
