// Seed: 712850082
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    input  uwire id_2,
    output wor   id_3
    , id_7,
    output tri   id_4,
    output tri   id_5
);
  id_8 :
  assert property (@(posedge -1) id_8)
  else $signed(4);
  ;
  logic \id_9 = id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd75
) (
    input tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    input wor _id_4
);
  logic [-1  ==  -1 : 1] id_6;
  ;
  bit [id_4 : 1  <  id_4] id_7;
  wire id_8;
  assign id_8 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  initial
    forever begin : LABEL_0
      id_7 <= id_0;
    end
  assign id_7 = id_0;
  parameter id_9 = (1);
  assign id_3 = id_8;
endmodule
