{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.77169,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.7941,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0283066,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0314319,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00704678,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0314319,
	"finish__design__instance__count__class:antenna_cell": 132,
	"finish__design__instance__area__class:antenna_cell": 330.317,
	"finish__design__instance__count__class:clock_buffer": 402,
	"finish__design__instance__area__class:clock_buffer": 8729.62,
	"finish__design__instance__count__class:timing_repair_buffer": 1058,
	"finish__design__instance__area__class:timing_repair_buffer": 10380,
	"finish__design__instance__count__class:inverter": 658,
	"finish__design__instance__area__class:inverter": 2673.81,
	"finish__design__instance__count__class:clock_inverter": 190,
	"finish__design__instance__area__class:clock_inverter": 2117.03,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 79242.2,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11777,
	"finish__design__instance__area__class:multi_input_combinational_cell": 157839,
	"finish__design__instance__count": 17004,
	"finish__design__instance__area": 261312,
	"finish__timing__setup__tns": -2.67094,
	"finish__timing__setup__ws": -0.895247,
	"finish__clock__skew__setup": 0.0744969,
	"finish__clock__skew__hold": 0.0744969,
	"finish__timing__drv__max_slew_limit": 0.0958393,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.79649,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 11,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.248484,
	"finish__power__switching__total": 0.325818,
	"finish__power__leakage__total": 1.02885e-07,
	"finish__power__total": 0.574302,
	"finish__design__io": 771,
	"finish__design__die__area": 393041,
	"finish__design__core__area": 388814,
	"finish__design__instance__count": 22201,
	"finish__design__instance__area": 267814,
	"finish__design__instance__count__stdcell": 22201,
	"finish__design__instance__area__stdcell": 267814,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.688798,
	"finish__design__instance__utilization__stdcell": 0.688798,
	"finish__design__rows": 229,
	"finish__design__rows:unithd": 229,
	"finish__design__sites": 310753,
	"finish__design__sites:unithd": 310753,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}