/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1116-338
+ date
Mon May  6 23:22:31 UTC 2024
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1715037751
+ CACTUS_STARTTIME=1715037751
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.15.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.15.0
Compile date:      May 06 2024 (23:15:11)
Run date:          May 06 2024 (23:22:32+0000)
Run host:          fv-az1116-338.iopidld3wkhelkdxw22dv3nexc.bx.internal.cloudapp.net (pid=131377)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1116-338
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16364596KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=b3a1cd97-c503-6347-b16b-d7262bdbd66b, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.5.0-1018-azure, OSVersion="#19~22.04.2-Ubuntu SMP Thu Mar 21 16:45:46 UTC 2024", HostName=fv-az1116-338, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16364596KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00137415 sec
      iterations=10000000... time=0.0124525 sec
      iterations=100000000... time=0.124552 sec
      iterations=900000000... time=1.11548 sec
      iterations=900000000... time=0.835424 sec
      result: 6.42738 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00193386 sec
      iterations=10000000... time=0.0197295 sec
      iterations=100000000... time=0.206683 sec
      iterations=500000000... time=0.986564 sec
      iterations=1000000000... time=1.97258 sec
      result: 16.2224 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186135 sec
      iterations=10000000... time=0.0185794 sec
      iterations=100000000... time=0.185461 sec
      iterations=600000000... time=1.11612 sec
      result: 8.60124 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000123421 sec
      iterations=10000... time=0.001244 sec
      iterations=100000... time=0.0123819 sec
      iterations=1000000... time=0.124092 sec
      iterations=9000000... time=1.11277 sec
      result: 1.23641 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000570294 sec
      iterations=10000... time=0.00533901 sec
      iterations=100000... time=0.0526736 sec
      iterations=1000000... time=0.52333 sec
      iterations=2000000... time=1.04626 sec
      result: 5.23128 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.51e-07 sec
      iterations=10... time=2.585e-06 sec
      iterations=100... time=2.4145e-05 sec
      iterations=1000... time=0.000243114 sec
      iterations=10000... time=0.00242921 sec
      iterations=100000... time=0.0241996 sec
      iterations=1000000... time=0.242049 sec
      iterations=5000000... time=1.21167 sec
      result: 101.414 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=5.841e-06 sec
      iterations=10... time=4.8371e-05 sec
      iterations=100... time=0.000480256 sec
      iterations=1000... time=0.00474364 sec
      iterations=10000... time=0.047331 sec
      iterations=100000... time=0.473195 sec
      iterations=200000... time=0.946692 sec
      iterations=400000... time=1.88799 sec
      result: 83.3087 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.545e-06 sec
      iterations=10000... time=2.4796e-05 sec
      iterations=100000... time=0.000247492 sec
      iterations=1000000... time=0.00246631 sec
      iterations=10000000... time=0.0247342 sec
      iterations=100000000... time=0.247307 sec
      iterations=400000000... time=0.989488 sec
      iterations=800000000... time=1.97917 sec
      result: 0.309246 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=9.458e-06 sec
      iterations=10000... time=9.7121e-05 sec
      iterations=100000... time=0.00120407 sec
      iterations=1000000... time=0.0122769 sec
      iterations=10000000... time=0.126585 sec
      iterations=90000000... time=1.1486 sec
      result: 1.59528 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.1e-07 sec
      iterations=10... time=2.825e-06 sec
      iterations=100... time=2.7632e-05 sec
      iterations=1000... time=0.000276766 sec
      iterations=10000... time=0.0027721 sec
      iterations=100000... time=0.0276857 sec
      iterations=1000000... time=0.276948 sec
      iterations=4000000... time=1.10732 sec
      result: 88.7764 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=6.282e-06 sec
      iterations=10... time=4.4764e-05 sec
      iterations=100... time=0.000444209 sec
      iterations=1000... time=0.00438128 sec
      iterations=10000... time=0.0429195 sec
      iterations=100000... time=0.430269 sec
      iterations=300000... time=1.29132 sec
      result: 91.3521 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.3955e-05 sec
      iterations=10... time=0.000344654 sec
      iterations=100... time=0.00326608 sec
      iterations=1000... time=0.032342 sec
      iterations=10000... time=0.320391 sec
      iterations=30000... time=0.964829 sec
      iterations=60000... time=1.936 sec
      result: 0.0535537 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000163365 sec
      iterations=10... time=0.00160521 sec
      iterations=100... time=0.0156154 sec
      iterations=1000... time=0.157619 sec
      iterations=7000... time=1.10144 sec
      result: 0.154999 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00392663 sec
      iterations=10... time=0.0391544 sec
      iterations=100... time=0.396005 sec
      iterations=300... time=1.1897 sec
      result: 0.393601 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00131549 sec
      iterations=10000000... time=0.0123979 sec
      iterations=100000000... time=0.123907 sec
      iterations=900000000... time=1.11532 sec
      iterations=900000000... time=0.835865 sec
      result: 6.44108 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196923 sec
      iterations=10000000... time=0.0197317 sec
      iterations=100000000... time=0.1973 sec
      iterations=600000000... time=1.18388 sec
      result: 16.2178 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186334 sec
      iterations=10000000... time=0.0185596 sec
      iterations=100000000... time=0.185737 sec
      iterations=600000000... time=1.11616 sec
      result: 8.60095 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124848 sec
      iterations=10000... time=0.00124524 sec
      iterations=100000... time=0.0123657 sec
      iterations=1000000... time=0.1237 sec
      iterations=9000000... time=1.11314 sec
      result: 1.23682 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000384903 sec
      iterations=10000... time=0.00360432 sec
      iterations=100000... time=0.0359013 sec
      iterations=1000000... time=0.358804 sec
      iterations=3000000... time=1.07873 sec
      result: 3.59576 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.16e-07 sec
      iterations=10... time=2.9805e-06 sec
      iterations=100... time=3.29065e-05 sec
      iterations=1000... time=0.000338758 sec
      iterations=10000... time=0.0024419 sec
      iterations=100000... time=0.024258 sec
      iterations=1000000... time=0.254927 sec
      iterations=4000000... time=0.97 sec
      iterations=8000000... time=1.93935 sec
      result: 101.378 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.383e-06 sec
      iterations=10... time=5.629e-05 sec
      iterations=100... time=0.000473584 sec
      iterations=1000... time=0.00481153 sec
      iterations=10000... time=0.047823 sec
      iterations=100000... time=0.478401 sec
      iterations=200000... time=0.959598 sec
      iterations=400000... time=1.9088 sec
      result: 82.4005 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.221e-06 sec
      iterations=10000... time=3.18895e-05 sec
      iterations=100000... time=0.000281405 sec
      iterations=1000000... time=0.00260612 sec
      iterations=10000000... time=0.0247278 sec
      iterations=100000000... time=0.247454 sec
      iterations=400000000... time=0.990861 sec
      iterations=800000000... time=1.98276 sec
      result: 0.309806 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.1536e-05 sec
      iterations=10000... time=0.000102211 sec
      iterations=100000... time=0.00106044 sec
      iterations=1000000... time=0.0105067 sec
      iterations=10000000... time=0.105092 sec
      iterations=100000000... time=1.058 sec
      result: 1.3225 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.51e-07 sec
      iterations=10... time=3.6365e-06 sec
      iterations=100... time=3.64285e-05 sec
      iterations=1000... time=0.000307278 sec
      iterations=10000... time=0.00273152 sec
      iterations=100000... time=0.0268674 sec
      iterations=1000000... time=0.268968 sec
      iterations=4000000... time=1.07734 sec
      result: 91.2471 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.9235e-06 sec
      iterations=10... time=6.3358e-05 sec
      iterations=100... time=0.000557695 sec
      iterations=1000... time=0.00453075 sec
      iterations=10000... time=0.0438428 sec
      iterations=100000... time=0.439624 sec
      iterations=300000... time=1.32453 sec
      result: 89.0616 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=7.1285e-06 sec
      iterations=10... time=9.3104e-05 sec
      iterations=100... time=0.000875709 sec
      iterations=1000... time=0.00844877 sec
      iterations=10000... time=0.0845094 sec
      iterations=100000... time=0.859154 sec
      iterations=200000... time=1.71511 sec
      result: 0.201504 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.72345e-05 sec
      iterations=10... time=0.000349292 sec
      iterations=100... time=0.00348389 sec
      iterations=1000... time=0.038874 sec
      iterations=10000... time=0.395148 sec
      iterations=30000... time=1.1681 sec
      result: 0.626378 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000919826 sec
      iterations=10... time=0.0109952 sec
      iterations=100... time=0.110025 sec
      iterations=1000... time=1.10249 sec
      result: 1.41579 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon May  6 23:23:33 UTC 2024
+ echo Done.
Done.
  Elapsed time: 62.3 s
