
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /home/ytq/source/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/ytq/source/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ytq' on host 'ytq' (Linux_x86_64 version 5.4.0-152-generic) on Tue Jun 25 13:52:47 CST 2024
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset Layer_Norm.prj 
INFO: [HLS 200-10] Opening and resetting project '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj'.
INFO: [HLS 200-1510] Running: add_files /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp -cflags -I/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/ 
INFO: [HLS 200-10] Adding design file '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/tb/layer_norm_tb.cpp -cflags -std=c++11  
INFO: [HLS 200-10] Adding test bench file '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/tb/layer_norm_tb.cpp' to the project
INFO: [HLS 200-1510] Running: set_top layernorm 
INFO: [HLS 200-1510] Running: open_solution -reset sol 
INFO: [HLS 200-10] Creating and opening solution '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/Layer_Norm.prj/sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
Running Dispatch Server on port: 38187
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../tb/layer_norm_tb.cpp in debug mode
   Compiling ../../../../src/layernorm.cpp in debug mode
   Generating csim.exe
Fail with 128 errors!
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 512
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 6.82 seconds. CPU system time: 0.57 seconds. Elapsed time: 7.41 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 754.473 MB.
INFO: [HLS 200-10] Analyzing design file '/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:230:32)
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:238:38)
WARNING: [HLS 207-5292] unused parameter 'rows' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:284:37)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.31 seconds. CPU system time: 0.56 seconds. Elapsed time: 14.89 seconds; current allocated memory: 763.164 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::constructor(ap_uint<256> const&)' into 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:103:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:121:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:139:34)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:138:34)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:137:21)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:134:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:131:9)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:122:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:153:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:154:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:177:21)
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:177:50)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:172:23)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:172:13)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:168:9)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:163:21)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:155:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::constructor(ap_uint<8> const&)' into 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::WideType(ap_uint<8> const&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:103:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::constructor(ap_uint<32> const&)' into 'xf::blas::WideType<float, 1u, 32u, void>::WideType(ap_uint<32> const&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:103:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:193:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:194:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:243:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:243:47)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:239:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:237:38)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:235:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:233:33)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231:29)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231:60)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:231:49)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:230:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 32u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:196:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:230:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:230:17)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228:45)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:228:34)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:224:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:224:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:224:26)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:218:36)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:217:37)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:216:9)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::WideType(ap_uint<32> const&)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:211:34)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::WideType(ap_uint<8> const&)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:210:32)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:206:47)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 32u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:203:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:201:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:200:43)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:199:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:198:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:197:47)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:257:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:258:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:277:29)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:270:9)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'ref.tmp18' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'temp1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'temp' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'norm_val_temp1' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'gamma_val' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'beta_val' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'mean_val' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'stddev_val' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'temp4' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'ref.tmp2' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'ref.tmp9' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'ref.tmp11' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'norm_val_temp' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'norm_val' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'valX' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'ref.tmp6' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'mean' into disaggregation list because there's array-partition pragma applied on the struct field (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:84:9)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'mean' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:122:43)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'valX' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:121:56)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp6'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'stddev_val' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:155:43)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'mean_val' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:154:43)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'valX' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:153:56)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp13'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp11'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp9'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp2'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'temp4' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:206:47)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'temp1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:203:56)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'stddev_val' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:201:43)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'mean_val' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:200:43)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'beta_val' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:199:56)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'gamma_val' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:198:56)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'norm_val_temp1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:197:47)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'norm_val_temp' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:196:56)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'norm_val' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:194:56)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'valX' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:193:56)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp18'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'temp1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:258:56)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'temp' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:257:56)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:100:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_1' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:107:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_219_2' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:219:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_129_1' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:129:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_169_2' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:169:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_132_2' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:132:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_2' is marked as complete unroll implied by the pipeline pragma (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:107:20) in function 'xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:256:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:100:5) in function 'xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:256:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:107:20) in function 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>' completely with a factor of 1 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:191:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:100:5) in function 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:191:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:107:20) in function 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:191:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_219_2' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:219:43) in function 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:191:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:129:27) in function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:127:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:100:5) in function 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:151:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:107:20) in function 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:151:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_2' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:169:43) in function 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:151:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:129:27) in function 'xf::blas::WideType<float, 1u, 32u, void>::operator ap_uint<32> const' completely with a factor of 1 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:127:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:100:5) in function 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/include/./types.hpp:107:20) in function 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_2' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:132:43) in function 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>' completely with a factor of 32 (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:119:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::operator ap_uint<32> const()' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:151:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:191:0)
INFO: [HLS 214-248] Applying array_partition to 'norm_val': Complete partitioning on dimension 1. (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:194:56)
INFO: [HLS 214-248] Applying array_partition to 'temp': Complete partitioning on dimension 1. (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:257:56)
INFO: [HLS 214-248] Applying array_partition to 'temp1': Complete partitioning on dimension 1. (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:258:56)
INFO: [HLS 214-364] Automatically inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const()' to improve effectiveness of pipeline pragma in function 'void xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271:45)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop 'VITIS_LOOP_35_2'(/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35:38) has been inferred on bundle 'ln_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35:38)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop 'anonymous'() has been inferred on bundle 'ln_paras'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of length 512 and bit width 256 in loop 'VITIS_LOOP_293_1'(/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:293:35) has been inferred on bundle 'ln_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:293:35)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.53 seconds; current allocated memory: 764.395 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 764.395 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 803.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const' into 'xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:278) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 853.895 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_3' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:275) in function 'xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_3' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47) in function 'xf::blas::(anonymous namespace)::DataMover_A<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_99_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102) in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_102_2' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102) in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>': cannot completely unroll a loop with a variable trip count.
Resolution: For help on HLS 200-936 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-936.html
INFO: [XFORM 203-602] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const' into 'xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:278) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'layernorm' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/layernorm.cpp:3:1), detected/extracted 8 process function(s): 
	 'entry_proc'
	 'xf::blas::(anonymous namespace)::DataMover_A<ap_int<8>, ap_uint<256>, 5u>'
	 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>'
	 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>'
	 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>'
	 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>'
	 'xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>'
	 'xf::blas::(anonymous namespace)::Store<ap_int<8>, ap_uint<256>, 5u>'.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:8:21)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:114:21)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 929.492 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_265_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265:44) in function 'xf::blas::(anonymous namespace)::Store_temp<ap_int<8>, ap_uint<256>, 5u>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_160_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:160:44) in function 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_208_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:208:44) in function 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_124_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:124:44) in function 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_99_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102:29) in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_33_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:29:30) in function 'xf::blas::(anonymous namespace)::DataMover_A<ap_int<8>, ap_uint<256>, 5u>' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'ram.V' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271:43)
INFO: [HLS 200-472] Inferring partial write operation for 'gamma_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'beta_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'ram.V' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:38:24)
WARNING: [HLS 200-959] Unable to rewind loop 'VITIS_LOOP_265_1_VITIS_LOOP_267_2' in function '(anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>': initialization section preceding the loop contains control flow.
Resolution: For help on HLS 200-959 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-959.html
INFO: [XFORM 203-531] Rewinding loop 'VITIS_LOOP_293_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:293) in function '(anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u>'.
WARNING: [HLS 200-957] Unable to rewind loop 'VITIS_LOOP_160_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:160) in function '(anonymous namespace)StdDev<ap_int<8>, float, 5u>': loop nest is not flattened.
Resolution: For help on HLS 200-957 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-957.html
WARNING: [HLS 200-957] Unable to rewind loop 'VITIS_LOOP_208_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:208) in function '(anonymous namespace)Norm<ap_int<8>, float, 5u>': loop nest is not flattened.
Resolution: For help on HLS 200-957 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-957.html
WARNING: [HLS 200-957] Unable to rewind loop 'VITIS_LOOP_124_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:124) in function '(anonymous namespace)Mean<ap_int<8>, 5u>': loop nest is not flattened.
Resolution: For help on HLS 200-957 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-957.html
WARNING: [HLS 200-957] Unable to rewind loop 'VITIS_LOOP_99_1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:102) in function '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>': loop nest is not flattened.
Resolution: For help on HLS 200-957 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-957.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'layernorm' ...
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2' to 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3' to 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u>' to 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)Mean<ap_int<8>, 5u>' to 'p_anonymous_namespace_Mean_ap_int_8_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)StdDev<ap_int<8>, float, 5u>' to 'p_anonymous_namespace_StdDev_ap_int_8_float_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)Norm<ap_int<8>, float, 5u>' to 'p_anonymous_namespace_Norm_ap_int_8_float_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3' to 'p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u>' to 'p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u>' to 'p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_35_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_3'.
WARNING: [HLS 200-880] The II Violation in module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3' (loop 'VITIS_LOOP_45_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('data_copy_a1_write_ln49', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49) on port 'data_copy_a1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49) and fifo request operation ('tmp', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47) on port 'data_copy_a1' (/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3' (loop 'VITIS_LOOP_45_3'): Unable to schedule 'load' operation ('ram_V_load_1', /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:59) on array 'ram_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'ram_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_45_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_99_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'gamma_ram' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'beta_ram' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_Mean_ap_int_8_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_StdDev_ap_int_8_float_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'StdDev'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'StdDev'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_float_i32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function '__hls_fptosi_float_i32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_Norm_ap_int_8_float_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'norm'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'norm'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_275_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_275_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln271) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_265_1_VITIS_LOOP_267_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_265_1_VITIS_LOOP_267_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_293_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 40, loop 'VITIS_LOOP_293_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.086 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.086 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2' pipeline 'VITIS_LOOP_35_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2/m_axi_ln_data_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3' pipeline 'VITIS_LOOP_45_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAM_1R1W' to 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s'.
INFO: [RTMG 210-278] Implementing memory 'layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_BRAM_1R1W' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_beta_ram_RAM_1P_BRAM_1R1W' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_beta_ram_RAM_1P_BdEe' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s'.
INFO: [RTMG 210-278] Implementing memory 'layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_1P_cud' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_Mean_ap_int_8_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_Mean_ap_int_8_5u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_StdDev_ap_int_8_float_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_8s_8s_18_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_8s_8s_18s_18_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_21_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_StdDev_ap_int_8_float_5u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_Norm_ap_int_8_float_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'p_anonymous_namespace_Norm_ap_int_8_float_5u_s' is 10240 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_Norm_ap_int_8_float_5u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3' pipeline 'VITIS_LOOP_275_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.19 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_27ns_59_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s'.
INFO: [RTMG 210-278] Implementing memory 'layernorm_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/ln_data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/ln_paras' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/input_data_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/gama_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/beta_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/output_data_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/cols_log' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/q_value' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/shift_value' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/done' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/outputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/paras' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'layernorm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_data_addr', 'gama_addr', 'beta_addr', 'output_data_addr', 'rows', 'cols_log', 'q_value', 'shift_value', 'done', 'inputs', 'outputs', 'paras' and 'return' to AXI-Lite port ln_addr.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernorm'.
INFO: [RTMG 210-285] Implementing FIFO 'output_data_addr_c_U(layernorm_fifo_w32_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_c_U(layernorm_fifo_w64_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_copy_a_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_copy_b_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_copy_c_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c19_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_log_c22_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mean_a_U(layernorm_fifo_w8_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_b_U(layernorm_fifo_w8_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c18_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_log_c21_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stddev_U(layernorm_fifo_w32_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c17_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_log_c20_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'norm_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_log_c_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'store_temp_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0_U(layernorm_start_for_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_Mean_ap_int_8_5u_U0_U(layernorm_start_for_p_anonymous_namespace_Mean_ap_int_8_5u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0_U(layernorm_start_for_p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_Norm_ap_int_8_float_5u_U0_U(layernorm_start_for_p_anonymous_namespace_Norm_ap_int_8_float_5u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0_U(layernorm_start_for_p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.77 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.161 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for layernorm.
INFO: [VLOG 209-307] Generating Verilog RTL for layernorm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 32.34 seconds. CPU system time: 1.23 seconds. Elapsed time: 33.57 seconds; current allocated memory: 435.207 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ytq/source/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_dadd_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_ddiv_64ns_64ns_64_22_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_dsqrt_64ns_64ns_64_21_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_fdiv_32ns_32ns_32_9_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_fdiv_32ns_32ns_32_9_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_fdiv_32ns_32ns_32_9_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_fmul_32ns_32ns_32_3_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_fptrunc_64ns_32_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_sitodp_32ns_64_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_sitodp_32ns_64_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_sitodp_32ns_64_4_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_sitofp_32s_32_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_sitofp_32s_32_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_sitofp_32s_32_4_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_uitodp_32ns_64_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_uitodp_32ns_64_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_uitodp_32ns_64_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ytq/source/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Jun 25 13:53:52 2024...
INFO: [HLS 200-802] Generated output file Layer_Norm.prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 12.49 seconds. CPU system time: 0.71 seconds. Elapsed time: 22.54 seconds; current allocated memory: 6.668 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 53.09 seconds. Total CPU system time: 2.69 seconds. Total elapsed time: 75.07 seconds; peak allocated memory: 1.168 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Jun 25 13:54:02 2024...
