---
layout: default
title: ESD Layout
---

---

# ğŸ§© ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã«ãŠã‘ã‚‹ESDè¨­è¨ˆã®å·¥å¤«  
**ğŸ§© Layout Techniques for ESD Protection Design**

---

## ğŸ“˜ æ¦‚è¦ / Overview

ESDä¿è­·ç´ å­ã®è¨­è¨ˆã ã‘ã§ã¯ä¸ååˆ†ã§ã‚ã‚Šã€**ç‰©ç†ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆä¸Šã§é©åˆ‡ãªé…ç½®ãƒ»æ¥ç¶šãƒ‘ã‚¹ã‚’ç¢ºä¿ã™ã‚‹**ã“ã¨ãŒESDè€æ€§ã‚’å·¦å³ã—ã¾ã™ã€‚  
é«˜é›»æµã‚’é€ƒãŒã™ã«ã¯ã€ã€Œ**åºƒã„é…ç·šãƒ‘ã‚¹ã€ã€ŒçŸ­ã„è·é›¢ã€ã€Œç¢ºå®Ÿãªæ¥åœ°**ã€ãŒå¿…è¦ã§ã™ã€‚

Designing the ESD protection device alone is not sufficient â€”  
**Proper physical layout, current discharge path, and grounding are critical** to ensure ESD robustness.  
Wide metal paths, short distances, and solid connections to ground are essential.

> ğŸ¯ **æœ¬ã‚»ã‚¯ã‚·ãƒ§ãƒ³ã§ã¯ã€ESDãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã®é‡è¦æŠ€è¡“ã‚’è§£èª¬ã—ã¾ã™ã€‚**  
> ğŸ¯ **This section explains key layout techniques for ESD-aware physical design.**

---

## ğŸ”€ åŸºæœ¬ESDãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæ§‹æˆ / Basic ESD Layout Structure

```mermaid
flowchart TB
    IO["I/Oãƒ‘ãƒƒãƒ‰<br>I/O Pad"]
    ESD["ESDç´ å­<br>ESD Device"]
    R["åˆ¶é™æŠµæŠ—<br>Resistor"]
    CORE["æœ¬å›è·¯<br>Core Circuit"]

    IO --> ESD --> R --> CORE
```

- âœ… **é †åºï¼šãƒ‘ãƒƒãƒ‰ â†’ ä¿è­·ç´ å­ â†’ æœ¬å›è·¯**  
  Strictly follow the order: Pad â†’ Protection Device â†’ Core

- âš¡ **æ”¾é›»é›»æµã¯å›è·¯ã§ã¯ãªãESDç´ å­ã§é€ƒãŒã™**  
  ESD current must bypass the core and be discharged via ESD devices

- ğŸ› ï¸ **åˆ¶é™æŠµæŠ—ï¼ˆtyp. æ•°ç™¾Î©ï¼‰**ã§éé›»æµç·©å’Œ  
  Series resistor (typically hundreds of ohms) helps reduce stress on the core

---

## ğŸ”„ DPPè·é›¢ï¼ˆDischarge Path Proximityï¼‰

- **DPP = ESDç´ å­ã¨GND/VDDé–“ã®æœ€çŸ­è·é›¢**  
  DPP = Minimum distance between ESD device and GND/VDD pad

- ğŸ“ è·é›¢ãŒé•·ã„ã¨**å¯„ç”Ÿã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ãƒ³ã‚¹ã«ã‚ˆã‚‹é›»åœ§ä¸Šæ˜‡**ãŒç™ºç”Ÿ  
  Longer paths cause voltage spikes due to parasitic inductance

- âœ… **1ã€œ2Î¼mä»¥å†…**ãŒæœ›ã¾ã—ãã€PDKã§åˆ¶é™ã•ã‚Œã‚‹ã“ã¨ã‚‚  
  Target DPP â‰¤ 1â€“2 Î¼m, often specified in PDK rules

---

## ğŸ›¡ï¸ ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ã®é…ç½® / Guard Ring Structure

- ğŸ§© **P+ ã‚„ N+ ã®ãƒªãƒ³ã‚°ã‚’ç´ å­å‘¨å›²ã«é…ç½®**  
  Surround ESD devices with P+/N+ diffusion guard rings

- ğŸ”° **ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—é˜²æ­¢ã‚„é›»ç•Œã®é›†ä¸­ã‚’å›é¿**  
  Prevent latch-up and reduce electric field concentration

- ğŸŒ GNDå´ã¯**è¤‡æ•°ãƒªãƒ³ã‚°æ§‹æˆã§åŠ¹æœå‘ä¸Š**  
  GND guard rings in multiple rings enhance robustness

**Top Viewï¼ˆä¾‹ / Exampleï¼‰**:
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  P+ GND Ring â”‚ â† æ¥åœ° / GND
â”‚              â”‚
â”‚  ESD Device  â”‚ â† å†…éƒ¨ç´ å­ / ESD Core
â”‚              â”‚
â”‚  N+ VDD Ring â”‚ â† ä¿è­·é›»åœ§ / VDD
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## âš ï¸ ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæ™‚ã®æ³¨æ„ç‚¹ã¾ã¨ã‚ / Layout Design Checklist

| é …ç›® / Item | å†…å®¹ / Description | è¨­è¨ˆæ„å›³ / Purpose |
|-------------|---------------------|---------------------|
| **é…ç·šå¹…**<br>Metal Width | æ•°Î¼mä»¥ä¸Šã®å¤ªé…ç·šã‚’ä½¿ç”¨<br>Use wide metal (â‰¥ few Î¼m) | é«˜é›»æµè€æ€§ã€ç†±æå‚·é˜²æ­¢<br>Prevent thermal damage |
| **æ¥åœ°çµŒè·¯**<br>Grounding | GND/VSSã¸ã®æœ€çŸ­æ¥ç¶š<br>Shortest path to GND | é›»ä½ä¸Šæ˜‡ã®é˜²æ­¢<br>Suppress voltage rise |
| **ã‚·ãƒ¼ãƒ«ãƒ‰**<br>Shielding | é‡‘å±å±¤ã§ã®éš£æ¥å›è·¯ã‚·ãƒ¼ãƒ«ãƒ‰<br>Use metal shielding | éš£æ¥å›è·¯ã¸ã®å¹²æ¸‰é˜²æ­¢<br>Reduce crosstalk |
| **å¯¾ç§°æ€§**<br>Symmetry | åŒæ–¹å‘I/Oã§ã¯å·¦å³å¯¾ç§°æ§‹æˆ<br>Mirror layout for bidirectional I/O | ä¿è­·æ€§èƒ½ã®å‡ä¸€åŒ–<br>Balanced protection |

---

## ğŸ“š æ•™æçš„æ„ç¾© / Educational Significance

- ğŸ“ å›è·¯å›³ã ã‘ã§ã¯è¦‹ãˆãªã„**ç‰©ç†çš„è¨­è¨ˆåŠ›ã‚’é¤Šæˆ**  
  Enhances layout-level thinking beyond schematics

- ğŸ” ã‚¬ãƒ¼ãƒ‰ãƒªãƒ³ã‚°ã‚„DPPãªã©**PDKãƒ«ãƒ¼ãƒ«ã«åŸºã¥ãåˆ¤æ–­åŠ›**  
  Trains students to follow and interpret PDK layout constraints

- ğŸ­ **è¨­è¨ˆã¨è£½é€ ç¾å ´ã®æ¥ç‚¹**ã‚’ç†è§£ã™ã‚‹æ•™æã«æœ€é©  
  Bridges layout design with real-world ESD concerns in manufacturing
  
---

## ğŸ§  è£œè¶³ï¼šESDãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã¯â€œç†å±ˆâ€ã ã‘ã§ã¯æ±ºã¾ã‚‰ãªã„  
## ğŸ§  Supplement: ESD Layout Often Defies Pure Theory

ESDãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã¯ã€æ•™ç§‘æ›¸çš„ãªãƒ«ãƒ¼ãƒ«ã«å¾“ã£ã¦ã‚‚ã€**å®Ÿéš›ã®ãƒãƒƒãƒ—ã§ã¯æƒ³å®šé€šã‚Šã«æ©Ÿèƒ½ã—ãªã„ã“ã¨ãŒå¤šã€…ã‚ã‚Šã¾ã™**ã€‚  
å¯„ç”Ÿã‚¤ãƒ³ãƒ€ã‚¯ã‚¿ãƒ³ã‚¹ã€é›»æµãƒ‘ã‚¹ã®ã°ã‚‰ã¤ãã€GNDå¯†åº¦ã€DRCåˆ¶ç´„ãªã©ãŒè¤‡é›‘ã«çµ¡ã‚€ãŸã‚ã€**å˜ä¸€ã®ç†è«–æœ€é©è§£ãŒå­˜åœ¨ã—ãªã„**ã®ãŒå®Ÿæƒ…ã§ã™ã€‚

Even if layout guidelines are followed correctly, **real-world ESD robustness often depends on factors that defy simple theory** â€” such as parasitic inductance, current path distribution, GND mesh density, and DRC constraints.

> âœ… æœ€é©ãªESDãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã¯ã€**è¤‡æ•°ã®é…ç½®æ¡ˆã‚’è©¦ä½œã—ã¦è©•ä¾¡ã—ãªãŒã‚‰æ±ºå®šã™ã‚‹**ã®ãŒä¸€èˆ¬çš„ã§ã™ã€‚  
> âœ… The best ESD layout is often found by **evaluating multiple layout samples on silicon**.

ã“ã®ã‚ˆã†ã«ã€ESDè¨­è¨ˆã¯**ç†è«–ãƒ»è¨­è¨ˆãƒ«ãƒ¼ãƒ«ãƒ»å®Ÿè©•ä¾¡ã®ä¸‰ä½ä¸€ä½“**ã§æˆç«‹ã™ã‚‹å®Ÿè·µçš„é ˜åŸŸã§ã™ã€‚

---

## ğŸ”— æ¬¡ã®ã‚»ã‚¯ã‚·ãƒ§ãƒ³ / Next Section

ğŸ‘‰ [`esd_spec.md`](./esd_spec.md)ï¼šESDè©¦é¨“ãƒ¢ãƒ‡ãƒ«ï¼ˆHBM, MM, CDMãªã©ï¼‰ã¨è©•ä¾¡é …ç›®ã¸  
ğŸ‘‰ [`esd_spec.md`](./esd_spec.md): ESD Models and Test Specifications

---

## ğŸ§­ ç« å…¨ä½“ã¸ã®å°ç·š / Link to Chapter Overview

ğŸ“‚ [ESDä¿è­·è¨­è¨ˆã®ç« ãƒˆãƒƒãƒ—ã¸](../d_chapter3_esd_protection_design/README.md)  
ğŸ“‚ [Back to Chapter Overview: ESD Protection Design](../d_chapter3_esd_protection_design/README.md)

---

Â© 2025 Shinichi Samizo / MIT License
