

================================================================
== Vivado HLS Report for 'AXI_SPI_DRIVER'
================================================================
* Date:           Wed May  8 02:28:29 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        AXI_SPI_Driver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|    6|    6|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     12|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     618|    748|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    185|
|Register         |        -|      -|      55|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     673|    945|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |AXI_SPI_DRIVER_debug_s_axi_U     |AXI_SPI_DRIVER_debug_s_axi     |        0|      0|  106|  168|
    |AXI_SPI_DRIVER_spi_core_m_axi_U  |AXI_SPI_DRIVER_spi_core_m_axi  |        2|      0|  512|  580|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |Total                            |                               |        2|      0|  618|  748|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_274                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_439                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op37_writereq_state1   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op47_writeresp_state7  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_io                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7                     |    or    |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|  12|           6|           6|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  89|         18|    1|         18|
    |ap_sig_ioackin_spi_core_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_spi_core_WREADY   |   9|          2|    1|          2|
    |spi_core_AWADDR                  |  21|          4|   32|        128|
    |spi_core_WDATA                   |  21|          4|   32|        128|
    |spi_core_blk_n_AW                |   9|          2|    1|          2|
    |spi_core_blk_n_B                 |   9|          2|    1|          2|
    |spi_core_blk_n_W                 |   9|          2|    1|          2|
    |state                            |   9|          2|    2|          4|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 185|         38|   72|        288|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |TX_message_V_read_reg_161        |  32|   0|   32|          0|
    |ap_CS_fsm                        |  17|   0|   17|          0|
    |ap_reg_ioackin_spi_core_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_spi_core_WREADY   |   1|   0|    1|          0|
    |state                            |   2|   0|    4|          2|
    |state_load_reg_166               |   2|   0|    4|          2|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  55|   0|   59|          4|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|s_axi_debug_AWVALID      |  in |    1|    s_axi   |      debug     |    scalar    |
|s_axi_debug_AWREADY      | out |    1|    s_axi   |      debug     |    scalar    |
|s_axi_debug_AWADDR       |  in |    5|    s_axi   |      debug     |    scalar    |
|s_axi_debug_WVALID       |  in |    1|    s_axi   |      debug     |    scalar    |
|s_axi_debug_WREADY       | out |    1|    s_axi   |      debug     |    scalar    |
|s_axi_debug_WDATA        |  in |   32|    s_axi   |      debug     |    scalar    |
|s_axi_debug_WSTRB        |  in |    4|    s_axi   |      debug     |    scalar    |
|s_axi_debug_ARVALID      |  in |    1|    s_axi   |      debug     |    scalar    |
|s_axi_debug_ARREADY      | out |    1|    s_axi   |      debug     |    scalar    |
|s_axi_debug_ARADDR       |  in |    5|    s_axi   |      debug     |    scalar    |
|s_axi_debug_RVALID       | out |    1|    s_axi   |      debug     |    scalar    |
|s_axi_debug_RREADY       |  in |    1|    s_axi   |      debug     |    scalar    |
|s_axi_debug_RDATA        | out |   32|    s_axi   |      debug     |    scalar    |
|s_axi_debug_RRESP        | out |    2|    s_axi   |      debug     |    scalar    |
|s_axi_debug_BVALID       | out |    1|    s_axi   |      debug     |    scalar    |
|s_axi_debug_BREADY       |  in |    1|    s_axi   |      debug     |    scalar    |
|s_axi_debug_BRESP        | out |    2|    s_axi   |      debug     |    scalar    |
|ap_clk                   |  in |    1| ap_ctrl_hs | AXI_SPI_DRIVER | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs | AXI_SPI_DRIVER | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | AXI_SPI_DRIVER | return value |
|ap_done                  | out |    1| ap_ctrl_hs | AXI_SPI_DRIVER | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | AXI_SPI_DRIVER | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | AXI_SPI_DRIVER | return value |
|m_axi_spi_core_AWVALID   | out |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_AWREADY   |  in |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_AWADDR    | out |   32|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_AWID      | out |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_AWLEN     | out |    8|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_AWSIZE    | out |    3|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_AWBURST   | out |    2|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_AWLOCK    | out |    2|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_AWCACHE   | out |    4|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_AWPROT    | out |    3|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_AWQOS     | out |    4|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_AWREGION  | out |    4|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_AWUSER    | out |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_WVALID    | out |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_WREADY    |  in |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_WDATA     | out |   32|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_WSTRB     | out |    4|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_WLAST     | out |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_WID       | out |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_WUSER     | out |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_ARVALID   | out |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_ARREADY   |  in |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_ARADDR    | out |   32|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_ARID      | out |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_ARLEN     | out |    8|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_ARSIZE    | out |    3|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_ARBURST   | out |    2|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_ARLOCK    | out |    2|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_ARCACHE   | out |    4|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_ARPROT    | out |    3|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_ARQOS     | out |    4|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_ARREGION  | out |    4|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_ARUSER    | out |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_RVALID    |  in |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_RREADY    | out |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_RDATA     |  in |   32|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_RLAST     |  in |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_RID       |  in |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_RUSER     |  in |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_RRESP     |  in |    2|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_BVALID    |  in |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_BREADY    | out |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_BRESP     |  in |    2|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_BID       |  in |    1|    m_axi   |    spi_core    |    pointer   |
|m_axi_spi_core_BUSER     |  in |    1|    m_axi   |    spi_core    |    pointer   |
+-------------------------+-----+-----+------------+----------------+--------------+

