// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1606\sampleModel1606_1_sub\Mysubsystem_10.v
// Created: 2024-07-01 10:56:05
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_10
// Source Path: sampleModel1606_1_sub/Subsystem/Mysubsystem_10
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_10
          (clk,
           reset,
           enb,
           Out1,
           Out2);


  input   clk;
  input   reset;
  input   enb;
  output  [15:0] Out1;  // uint16
  output  [15:0] Out2;  // uint16


  wire [15:0] cfblk134_out1;  // uint16


  cfblk134 u_cfblk134 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk134_out1)  // uint16
                       );

  assign Out1 = cfblk134_out1;

  assign Out2 = cfblk134_out1;

endmodule  // Mysubsystem_10

