$date
	Thu Aug 21 19:25:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 ! out $end
$var parameter 2 $ A $end
$var parameter 2 % B $end
$var parameter 2 & C $end
$var parameter 2 ' D $end
$var reg 2 ( next_state [1:0] $end
$var reg 2 ) state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 '
b10 &
b1 %
b0 $
$end
#0
$dumpvars
bx )
bx (
x#
0"
x!
$end
#3
b0 (
0#
#5
0!
b0 )
1"
#10
0"
#13
b1 (
1#
#15
b1 )
1"
#20
0"
#23
b10 (
0#
#25
b0 (
b10 )
1"
#30
0"
#33
b11 (
1#
#35
b1 (
1!
b11 )
1"
#40
0"
#43
b10 (
0#
#45
b0 (
0!
b10 )
1"
#50
0"
#55
b0 )
1"
#60
0"
#65
1"
#70
0"
#73
