
blower.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d60  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001f38  08001f38  00003088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001f38  08001f38  00003088  2**0
                  CONTENTS
  4 .ARM          00000000  08001f38  08001f38  00003088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001f38  08001f38  00003088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001f38  08001f38  00002f38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001f3c  08001f3c  00002f3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08001f40  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  20000088  08001fc8  00003088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000f4  08001fc8  000030f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003088  2**0
                  CONTENTS, READONLY
 12 .debug_info   000035a9  00000000  00000000  000030b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e04  00000000  00000000  00006661  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000448  00000000  00000000  00007468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000307  00000000  00000000  000078b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002fe3  00000000  00000000  00007bb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007912  00000000  00000000  0000ab9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da3dd  00000000  00000000  000124ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ec889  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000fcc  00000000  00000000  000ec8cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  000ed898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000088 	.word	0x20000088
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08001f20 	.word	0x08001f20

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000008c 	.word	0x2000008c
 8000214:	08001f20 	.word	0x08001f20

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  // MX_OPAMP3_Init();
  // MX_TIM8_Init();
  // MX_ADC2_Init();
  // MX_CORDIC_Init();
  /* USER CODE BEGIN 2 */
  Initialize();
 8000b58:	f000 f8e7 	bl	8000d2a <Initialize>

  HAL_Delay(100);
 8000b5c:	2064      	movs	r0, #100	@ 0x64
 8000b5e:	f000 f8bb 	bl	8000cd8 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b62:	bf00      	nop
 8000b64:	e7fd      	b.n	8000b62 <main+0xe>
	...

08000b68 <ADC1_2_IRQHandler>:
//             function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
//   */
// }

void ADC1_2_IRQHandler(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
  unsigned int Temp;

  Temp = ADC1->ISR;
 8000b6e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	607b      	str	r3, [r7, #4]

  if ((Temp & 0x00000040) != 0)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d01a      	beq.n	8000bb6 <ADC1_2_IRQHandler+0x4e>
  {
    static unsigned char cnt;
    ADC1->ISR |= 0x00000040;
 8000b80:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000b8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b8e:	6013      	str	r3, [r2, #0]

    AdcSample();
 8000b90:	f000 f8c4 	bl	8000d1c <AdcSample>
    motor1Drive();
 8000b94:	f000 fcb4 	bl	8001500 <motor1Drive>

    if (++cnt >= 25)
 8000b98:	4b09      	ldr	r3, [pc, #36]	@ (8000bc0 <ADC1_2_IRQHandler+0x58>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	b2da      	uxtb	r2, r3
 8000ba0:	4b07      	ldr	r3, [pc, #28]	@ (8000bc0 <ADC1_2_IRQHandler+0x58>)
 8000ba2:	701a      	strb	r2, [r3, #0]
 8000ba4:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <ADC1_2_IRQHandler+0x58>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	2b18      	cmp	r3, #24
 8000baa:	d904      	bls.n	8000bb6 <ADC1_2_IRQHandler+0x4e>
    {
      cnt = 0;
 8000bac:	4b04      	ldr	r3, [pc, #16]	@ (8000bc0 <ADC1_2_IRQHandler+0x58>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	701a      	strb	r2, [r3, #0]
      dealPerMs();
 8000bb2:	f001 f86f 	bl	8001c94 <dealPerMs>
    }
  }
}
 8000bb6:	bf00      	nop
 8000bb8:	3708      	adds	r7, #8
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	200000a4 	.word	0x200000a4

08000bc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <NMI_Handler+0x4>

08000bcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <HardFault_Handler+0x4>

08000bd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bd8:	bf00      	nop
 8000bda:	e7fd      	b.n	8000bd8 <MemManage_Handler+0x4>

08000bdc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000be0:	bf00      	nop
 8000be2:	e7fd      	b.n	8000be0 <BusFault_Handler+0x4>

08000be4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000be8:	bf00      	nop
 8000bea:	e7fd      	b.n	8000be8 <UsageFault_Handler+0x4>

08000bec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bf0:	bf00      	nop
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr

08000bfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bfa:	b480      	push	{r7}
 8000bfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bfe:	bf00      	nop
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr

08000c08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c0c:	bf00      	nop
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr

08000c16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c16:	b580      	push	{r7, lr}
 8000c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c1a:	f000 f83f 	bl	8000c9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	bd80      	pop	{r7, pc}
	...

08000c24 <SystemInit>:
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	4b06      	ldr	r3, [pc, #24]	@ (8000c44 <SystemInit+0x20>)
 8000c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c2e:	4a05      	ldr	r2, [pc, #20]	@ (8000c44 <SystemInit+0x20>)
 8000c30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8000c38:	bf00      	nop
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	e000ed00 	.word	0xe000ed00

08000c48 <Reset_Handler>:
 8000c48:	480d      	ldr	r0, [pc, #52]	@ (8000c80 <LoopForever+0x2>)
 8000c4a:	4685      	mov	sp, r0
 8000c4c:	f7ff ffea 	bl	8000c24 <SystemInit>
 8000c50:	480c      	ldr	r0, [pc, #48]	@ (8000c84 <LoopForever+0x6>)
 8000c52:	490d      	ldr	r1, [pc, #52]	@ (8000c88 <LoopForever+0xa>)
 8000c54:	4a0d      	ldr	r2, [pc, #52]	@ (8000c8c <LoopForever+0xe>)
 8000c56:	2300      	movs	r3, #0
 8000c58:	e002      	b.n	8000c60 <LoopCopyDataInit>

08000c5a <CopyDataInit>:
 8000c5a:	58d4      	ldr	r4, [r2, r3]
 8000c5c:	50c4      	str	r4, [r0, r3]
 8000c5e:	3304      	adds	r3, #4

08000c60 <LoopCopyDataInit>:
 8000c60:	18c4      	adds	r4, r0, r3
 8000c62:	428c      	cmp	r4, r1
 8000c64:	d3f9      	bcc.n	8000c5a <CopyDataInit>
 8000c66:	4a0a      	ldr	r2, [pc, #40]	@ (8000c90 <LoopForever+0x12>)
 8000c68:	4c0a      	ldr	r4, [pc, #40]	@ (8000c94 <LoopForever+0x16>)
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	e001      	b.n	8000c72 <LoopFillZerobss>

08000c6e <FillZerobss>:
 8000c6e:	6013      	str	r3, [r2, #0]
 8000c70:	3204      	adds	r2, #4

08000c72 <LoopFillZerobss>:
 8000c72:	42a2      	cmp	r2, r4
 8000c74:	d3fb      	bcc.n	8000c6e <FillZerobss>
 8000c76:	f001 f8b3 	bl	8001de0 <__libc_init_array>
 8000c7a:	f7ff ff6b 	bl	8000b54 <main>

08000c7e <LoopForever>:
 8000c7e:	e7fe      	b.n	8000c7e <LoopForever>
 8000c80:	20008000 	.word	0x20008000
 8000c84:	20000000 	.word	0x20000000
 8000c88:	20000088 	.word	0x20000088
 8000c8c:	08001f40 	.word	0x08001f40
 8000c90:	20000088 	.word	0x20000088
 8000c94:	200000f4 	.word	0x200000f4

08000c98 <COMP1_2_3_IRQHandler>:
 8000c98:	e7fe      	b.n	8000c98 <COMP1_2_3_IRQHandler>
	...

08000c9c <HAL_IncTick>:
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	4b05      	ldr	r3, [pc, #20]	@ (8000cb8 <HAL_IncTick+0x1c>)
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	4b05      	ldr	r3, [pc, #20]	@ (8000cbc <HAL_IncTick+0x20>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4413      	add	r3, r2
 8000caa:	4a03      	ldr	r2, [pc, #12]	@ (8000cb8 <HAL_IncTick+0x1c>)
 8000cac:	6013      	str	r3, [r2, #0]
 8000cae:	bf00      	nop
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr
 8000cb8:	200000a8 	.word	0x200000a8
 8000cbc:	20000000 	.word	0x20000000

08000cc0 <HAL_GetTick>:
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	4b03      	ldr	r3, [pc, #12]	@ (8000cd4 <HAL_GetTick+0x14>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4618      	mov	r0, r3
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	200000a8 	.word	0x200000a8

08000cd8 <HAL_Delay>:
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b084      	sub	sp, #16
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	f7ff ffee 	bl	8000cc0 <HAL_GetTick>
 8000ce4:	60b8      	str	r0, [r7, #8]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	60fb      	str	r3, [r7, #12]
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cf0:	d004      	beq.n	8000cfc <HAL_Delay+0x24>
 8000cf2:	4b09      	ldr	r3, [pc, #36]	@ (8000d18 <HAL_Delay+0x40>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	68fa      	ldr	r2, [r7, #12]
 8000cf8:	4413      	add	r3, r2
 8000cfa:	60fb      	str	r3, [r7, #12]
 8000cfc:	bf00      	nop
 8000cfe:	f7ff ffdf 	bl	8000cc0 <HAL_GetTick>
 8000d02:	4602      	mov	r2, r0
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	1ad3      	subs	r3, r2, r3
 8000d08:	68fa      	ldr	r2, [r7, #12]
 8000d0a:	429a      	cmp	r2, r3
 8000d0c:	d8f7      	bhi.n	8000cfe <HAL_Delay+0x26>
 8000d0e:	bf00      	nop
 8000d10:	bf00      	nop
 8000d12:	3710      	adds	r7, #16
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20000000 	.word	0x20000000

08000d1c <AdcSample>:
* @Copyright  ÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ»®ÔøΩ≈∑ÔøΩ µ’ΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩÔøΩ
**************************************************************************************************/
#include "Adc.h"
/*===============================================================================================*/
void AdcSample(void)
{  
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
    
    // tAdc.An21.ValueInstant = (unsigned short int)ADC2->JDR1; //Ib
    // tAdc.An22.ValueInstant = (unsigned short int)ADC2->JDR2; //V15
    // tAdc.An23.ValueInstant = (unsigned short int)ADC2->JDR3; //VTS-B
    // tAdc.An24.ValueInstant = (unsigned short int)ADC2->JDR4; //OPAMP3
}
 8000d20:	bf00      	nop
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr

08000d2a <Initialize>:

/**********************************************
 * Õ‚…Ëº∞”¶”√≥Ã–Ú≥ı ºªØ
 **********************************************/
void Initialize(void)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	af00      	add	r7, sp, #0
    SysClockInit();
 8000d2e:	f000 f815 	bl	8000d5c <SysClockInit>
    GpioInit();
 8000d32:	f000 f85b 	bl	8000dec <GpioInit>
    DacInit();
 8000d36:	f000 facd 	bl	80012d4 <DacInit>
    OpAmpInit();
 8000d3a:	f000 f9b5 	bl	80010a8 <OpAmpInit>
    CompInit();
 8000d3e:	f000 f99d 	bl	800107c <CompInit>
    PwmInit();
 8000d42:	f000 f89d 	bl	8000e80 <PwmInit>
    AdcInit();
 8000d46:	f000 f9e1 	bl	800110c <AdcInit>
    CORDICInit();
 8000d4a:	f000 faef 	bl	800132c <CORDICInit>
    Timer1Init();
 8000d4e:	f000 fafd 	bl	800134c <Timer1Init>
    NvicInit();
 8000d52:	f000 fb2d 	bl	80013b0 <NvicInit>
}
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}
	...

08000d5c <SysClockInit>:
/**********************************************
 * œµÕ≥ ±÷”≈‰÷√
 **********************************************/
static void SysClockInit(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
    // Enable Prefetch Buffer
    FLASH->ACR |= 0x00000100;
 8000d60:	4b1e      	ldr	r3, [pc, #120]	@ (8000ddc <SysClockInit+0x80>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a1d      	ldr	r2, [pc, #116]	@ (8000ddc <SysClockInit+0x80>)
 8000d66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d6a:	6013      	str	r3, [r2, #0]
    // Flash 8 wait state 7 cpu cycle
    FLASH->ACR |= 0x00000008;
 8000d6c:	4b1b      	ldr	r3, [pc, #108]	@ (8000ddc <SysClockInit+0x80>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a1a      	ldr	r2, [pc, #104]	@ (8000ddc <SysClockInit+0x80>)
 8000d72:	f043 0308 	orr.w	r3, r3, #8
 8000d76:	6013      	str	r3, [r2, #0]
    // PLL config	PLLSRC = HSI16, PLLM = 2,PLLN = 40
    // f(VCO_clock<170MHz) = 16MHz x (40/2) = 320MHz
    // f(PLL_R) = 320MHz /2 = 160MHz		for system clock
    // f(PLL_Q) = 320MHz /2 = 160MHz		disable
    // f(PLL_P) = 320MHz /6 = 53.333MHz		for ADC
    RCC->PLLCFGR &= 0x008c800c;
 8000d78:	4b19      	ldr	r3, [pc, #100]	@ (8000de0 <SysClockInit+0x84>)
 8000d7a:	68da      	ldr	r2, [r3, #12]
 8000d7c:	4918      	ldr	r1, [pc, #96]	@ (8000de0 <SysClockInit+0x84>)
 8000d7e:	4b19      	ldr	r3, [pc, #100]	@ (8000de4 <SysClockInit+0x88>)
 8000d80:	4013      	ands	r3, r2
 8000d82:	60cb      	str	r3, [r1, #12]
    RCC->PLLCFGR |= 0x31012812; // M = 2 N = 40 R = 2 PLLRCLK = 160MHZ		HSI16
 8000d84:	4b16      	ldr	r3, [pc, #88]	@ (8000de0 <SysClockInit+0x84>)
 8000d86:	68da      	ldr	r2, [r3, #12]
 8000d88:	4915      	ldr	r1, [pc, #84]	@ (8000de0 <SysClockInit+0x84>)
 8000d8a:	4b17      	ldr	r3, [pc, #92]	@ (8000de8 <SysClockInit+0x8c>)
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	60cb      	str	r3, [r1, #12]

    RCC->CR |= 0x01000000; // PLLON
 8000d90:	4b13      	ldr	r3, [pc, #76]	@ (8000de0 <SysClockInit+0x84>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a12      	ldr	r2, [pc, #72]	@ (8000de0 <SysClockInit+0x84>)
 8000d96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000d9a:	6013      	str	r3, [r2, #0]
    // µ»¥˝PLLÀ¯∂®ÕÍ≥…			PLLRDY
    while ((RCC->CR & 0x02000000) == 0)
 8000d9c:	bf00      	nop
 8000d9e:	4b10      	ldr	r3, [pc, #64]	@ (8000de0 <SysClockInit+0x84>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d0f9      	beq.n	8000d9e <SysClockInit+0x42>
    {
    }

    // PLL selected as system clock
    RCC->CFGR &= 0xfffffffc;
 8000daa:	4b0d      	ldr	r3, [pc, #52]	@ (8000de0 <SysClockInit+0x84>)
 8000dac:	689b      	ldr	r3, [r3, #8]
 8000dae:	4a0c      	ldr	r2, [pc, #48]	@ (8000de0 <SysClockInit+0x84>)
 8000db0:	f023 0303 	bic.w	r3, r3, #3
 8000db4:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= 0x00000003;
 8000db6:	4b0a      	ldr	r3, [pc, #40]	@ (8000de0 <SysClockInit+0x84>)
 8000db8:	689b      	ldr	r3, [r3, #8]
 8000dba:	4a09      	ldr	r2, [pc, #36]	@ (8000de0 <SysClockInit+0x84>)
 8000dbc:	f043 0303 	orr.w	r3, r3, #3
 8000dc0:	6093      	str	r3, [r2, #8]

    // wait PLL used as system clock
    while ((RCC->CFGR & 0x0000000c) != 0x0c)
 8000dc2:	bf00      	nop
 8000dc4:	4b06      	ldr	r3, [pc, #24]	@ (8000de0 <SysClockInit+0x84>)
 8000dc6:	689b      	ldr	r3, [r3, #8]
 8000dc8:	f003 030c 	and.w	r3, r3, #12
 8000dcc:	2b0c      	cmp	r3, #12
 8000dce:	d1f9      	bne.n	8000dc4 <SysClockInit+0x68>
    {
    }
}
 8000dd0:	bf00      	nop
 8000dd2:	bf00      	nop
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	40022000 	.word	0x40022000
 8000de0:	40021000 	.word	0x40021000
 8000de4:	008c800c 	.word	0x008c800c
 8000de8:	31012812 	.word	0x31012812

08000dec <GpioInit>:
 * PC15 --> LEDB
 *
 * PF0 --> KEY  input
 **********************************************/
static void GpioInit(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= 0x00000001;  // GPIOAEN = 1
 8000df0:	4b20      	ldr	r3, [pc, #128]	@ (8000e74 <GpioInit+0x88>)
 8000df2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df4:	4a1f      	ldr	r2, [pc, #124]	@ (8000e74 <GpioInit+0x88>)
 8000df6:	f043 0301 	orr.w	r3, r3, #1
 8000dfa:	64d3      	str	r3, [r2, #76]	@ 0x4c
    GPIOA->MODER &= 0xffc0ffff;  // PA9(AF6) PA10 input
 8000dfc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000e06:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8000e0a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= 0x00090000;  // PA8 output
 8000e0c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000e16:	f443 2310 	orr.w	r3, r3, #589824	@ 0x90000
 8000e1a:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[1] |= 0x00000060; // PA9 = AF6 = TIM1_CH2
 8000e1c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e22:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000e26:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000e2a:	6253      	str	r3, [r2, #36]	@ 0x24

    RCC->AHB2ENR |= 0x00000004; // GPIOCEN = 1
 8000e2c:	4b11      	ldr	r3, [pc, #68]	@ (8000e74 <GpioInit+0x88>)
 8000e2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e30:	4a10      	ldr	r2, [pc, #64]	@ (8000e74 <GpioInit+0x88>)
 8000e32:	f043 0304 	orr.w	r3, r3, #4
 8000e36:	64d3      	str	r3, [r2, #76]	@ 0x4c
    GPIOC->MODER &= 0x03ffffff; // output
 8000e38:	4b0f      	ldr	r3, [pc, #60]	@ (8000e78 <GpioInit+0x8c>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a0e      	ldr	r2, [pc, #56]	@ (8000e78 <GpioInit+0x8c>)
 8000e3e:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 8000e42:	6013      	str	r3, [r2, #0]
    GPIOC->MODER |= 0x54000000;
 8000e44:	4b0c      	ldr	r3, [pc, #48]	@ (8000e78 <GpioInit+0x8c>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a0b      	ldr	r2, [pc, #44]	@ (8000e78 <GpioInit+0x8c>)
 8000e4a:	f043 43a8 	orr.w	r3, r3, #1409286144	@ 0x54000000
 8000e4e:	6013      	str	r3, [r2, #0]

    RCC->AHB2ENR |= 0x00000020; // GPIOFEN = 1
 8000e50:	4b08      	ldr	r3, [pc, #32]	@ (8000e74 <GpioInit+0x88>)
 8000e52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e54:	4a07      	ldr	r2, [pc, #28]	@ (8000e74 <GpioInit+0x88>)
 8000e56:	f043 0320 	orr.w	r3, r3, #32
 8000e5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
    GPIOF->MODER &= 0xfffffffc; // input
 8000e5c:	4b07      	ldr	r3, [pc, #28]	@ (8000e7c <GpioInit+0x90>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a06      	ldr	r2, [pc, #24]	@ (8000e7c <GpioInit+0x90>)
 8000e62:	f023 0303 	bic.w	r3, r3, #3
 8000e66:	6013      	str	r3, [r2, #0]
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	40021000 	.word	0x40021000
 8000e78:	48000800 	.word	0x48000800
 8000e7c:	48001400 	.word	0x48001400

08000e80 <PwmInit>:
 * PB7  --> TIM8BKINH
 * PB8  --> TIM8CH2
 * PB9  --> TIM8CH3
 **********************************************/
static void PwmInit(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= 0x00000001; // GPIOAEN = 1
 8000e84:	4b7a      	ldr	r3, [pc, #488]	@ (8001070 <PwmInit+0x1f0>)
 8000e86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e88:	4a79      	ldr	r2, [pc, #484]	@ (8001070 <PwmInit+0x1f0>)
 8000e8a:	f043 0301 	orr.w	r3, r3, #1
 8000e8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
    RCC->AHB2ENR |= 0x00000002; // GPIOBEN = 1
 8000e90:	4b77      	ldr	r3, [pc, #476]	@ (8001070 <PwmInit+0x1f0>)
 8000e92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e94:	4a76      	ldr	r2, [pc, #472]	@ (8001070 <PwmInit+0x1f0>)
 8000e96:	f043 0302 	orr.w	r3, r3, #2
 8000e9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
    RCC->APB2ENR |= 0x00002000; // TIM8EN = 1
 8000e9c:	4b74      	ldr	r3, [pc, #464]	@ (8001070 <PwmInit+0x1f0>)
 8000e9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ea0:	4a73      	ldr	r2, [pc, #460]	@ (8001070 <PwmInit+0x1f0>)
 8000ea2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000ea6:	6613      	str	r3, [r2, #96]	@ 0x60

    GPIOA->MODER &= 0x3fffffff; // Alternate function mode
 8000ea8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000eb2:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8000eb6:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= 0x80000000;
 8000eb8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000ec2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ec6:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= 0xffff7fff;  // Output push-pull
 8000ec8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000ed2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000ed6:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR &= 0x3fffffff; // Very high speed
 8000ed8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000ee2:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8000ee6:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |= 0xc0000000;
 8000ee8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000eec:	689b      	ldr	r3, [r3, #8]
 8000eee:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000ef2:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8000ef6:	6093      	str	r3, [r2, #8]
    GPIOA->PUPDR &= 0x3fffffff;  // No pull-up, pull-down
 8000ef8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000efc:	68db      	ldr	r3, [r3, #12]
 8000efe:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f02:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8000f06:	60d3      	str	r3, [r2, #12]
    GPIOA->AFR[1] |= 0x20000000; // PA15 = AF2 = TIM8_CH1
 8000f08:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f0e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000f12:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000f16:	6253      	str	r3, [r2, #36]	@ 0x24

    GPIOB->MODER &= 0xfff0003f;   // PB3-PB9
 8000f18:	4b56      	ldr	r3, [pc, #344]	@ (8001074 <PwmInit+0x1f4>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a55      	ldr	r2, [pc, #340]	@ (8001074 <PwmInit+0x1f4>)
 8000f1e:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8000f22:	f423 637c 	bic.w	r3, r3, #4032	@ 0xfc0
 8000f26:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= 0x000aaa80;   // Alternate function mode
 8000f28:	4b52      	ldr	r3, [pc, #328]	@ (8001074 <PwmInit+0x1f4>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a51      	ldr	r2, [pc, #324]	@ (8001074 <PwmInit+0x1f4>)
 8000f2e:	f443 232a 	orr.w	r3, r3, #696320	@ 0xaa000
 8000f32:	f443 6328 	orr.w	r3, r3, #2688	@ 0xa80
 8000f36:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER &= 0xfffffc07;  // Output push-pull
 8000f38:	4b4e      	ldr	r3, [pc, #312]	@ (8001074 <PwmInit+0x1f4>)
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	4a4d      	ldr	r2, [pc, #308]	@ (8001074 <PwmInit+0x1f4>)
 8000f3e:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 8000f42:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR &= 0xfff0003f; // Very high speed
 8000f44:	4b4b      	ldr	r3, [pc, #300]	@ (8001074 <PwmInit+0x1f4>)
 8000f46:	689b      	ldr	r3, [r3, #8]
 8000f48:	4a4a      	ldr	r2, [pc, #296]	@ (8001074 <PwmInit+0x1f4>)
 8000f4a:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8000f4e:	f423 637c 	bic.w	r3, r3, #4032	@ 0xfc0
 8000f52:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |= 0x000fffc0;
 8000f54:	4b47      	ldr	r3, [pc, #284]	@ (8001074 <PwmInit+0x1f4>)
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	4a46      	ldr	r2, [pc, #280]	@ (8001074 <PwmInit+0x1f4>)
 8000f5a:	f443 237f 	orr.w	r3, r3, #1044480	@ 0xff000
 8000f5e:	f443 637c 	orr.w	r3, r3, #4032	@ 0xfc0
 8000f62:	6093      	str	r3, [r2, #8]
    GPIOB->PUPDR &= 0xfffc003f;  // No pull-up, pull-down
 8000f64:	4b43      	ldr	r3, [pc, #268]	@ (8001074 <PwmInit+0x1f4>)
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	4a42      	ldr	r2, [pc, #264]	@ (8001074 <PwmInit+0x1f4>)
 8000f6a:	f423 337f 	bic.w	r3, r3, #261120	@ 0x3fc00
 8000f6e:	f423 7370 	bic.w	r3, r3, #960	@ 0x3c0
 8000f72:	60d3      	str	r3, [r2, #12]
    GPIOB->AFR[0] |= 0x5a344000; // PB7=AF5=TIM8BKINH PB6=AF10=TIM8BKIN2H  PB5=AF3=TIM8CH3N  PB4=AF4=TIM8CH2N 	PB3=AF4=TIM8CH1N
 8000f74:	4b3f      	ldr	r3, [pc, #252]	@ (8001074 <PwmInit+0x1f4>)
 8000f76:	6a1b      	ldr	r3, [r3, #32]
 8000f78:	4a3e      	ldr	r2, [pc, #248]	@ (8001074 <PwmInit+0x1f4>)
 8000f7a:	f043 43b4 	orr.w	r3, r3, #1509949440	@ 0x5a000000
 8000f7e:	f443 1351 	orr.w	r3, r3, #3424256	@ 0x344000
 8000f82:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[1] |= 0x000000aa; // PB8=AF10=TIM8_CH2		PB9=AF10=TIM8_CH3
 8000f84:	4b3b      	ldr	r3, [pc, #236]	@ (8001074 <PwmInit+0x1f4>)
 8000f86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f88:	4a3a      	ldr	r2, [pc, #232]	@ (8001074 <PwmInit+0x1f4>)
 8000f8a:	f043 03aa 	orr.w	r3, r3, #170	@ 0xaa
 8000f8e:	6253      	str	r3, [r2, #36]	@ 0x24

    TIM8->CNT = 0;
 8000f90:	4b39      	ldr	r3, [pc, #228]	@ (8001078 <PwmInit+0x1f8>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM8->PSC = 0;                           // Œﬁ‘§∑÷∆µ
 8000f96:	4b38      	ldr	r3, [pc, #224]	@ (8001078 <PwmInit+0x1f8>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM8->ARR = (PWM_PERIOD_VALUE >> 1) - 1; // PWM∆µ¬ Œ™25KHz  160MHz/25KHz = 6400 ÷––ƒ∂‘∆Î ÷ÿ‘ÿ÷µ…Ë∂®Œ™3200
 8000f9c:	4b36      	ldr	r3, [pc, #216]	@ (8001078 <PwmInit+0x1f8>)
 8000f9e:	f640 427f 	movw	r2, #3199	@ 0xc7f
 8000fa2:	62da      	str	r2, [r3, #44]	@ 0x2c

    TIM8->CR1 |= 0x00a0;     //  πƒ‹÷––ƒ∂‘∆Îƒ£ Ω
 8000fa4:	4b34      	ldr	r3, [pc, #208]	@ (8001078 <PwmInit+0x1f8>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a33      	ldr	r2, [pc, #204]	@ (8001078 <PwmInit+0x1f8>)
 8000faa:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000fae:	6013      	str	r3, [r2, #0]
    TIM8->CR1 |= 0x0100;     // tdts = 2*Ttim_ker_ck
 8000fb0:	4b31      	ldr	r3, [pc, #196]	@ (8001078 <PwmInit+0x1f8>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a30      	ldr	r2, [pc, #192]	@ (8001078 <PwmInit+0x1f8>)
 8000fb6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fba:	6013      	str	r3, [r2, #0]
    TIM8->CR2 |= 0x00700000; // TIM_TRGO2 OC4REF
 8000fbc:	4b2e      	ldr	r3, [pc, #184]	@ (8001078 <PwmInit+0x1f8>)
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	4a2d      	ldr	r2, [pc, #180]	@ (8001078 <PwmInit+0x1f8>)
 8000fc2:	f443 03e0 	orr.w	r3, r3, #7340032	@ 0x700000
 8000fc6:	6053      	str	r3, [r2, #4]

    TIM8->CCMR1 = 0x00004848; // CC1S=0(CC1 channel output),	OC1FE=0(output compare 1 fast disable),	OC1PE=1(output compare 1 preload enable)
 8000fc8:	4b2b      	ldr	r3, [pc, #172]	@ (8001078 <PwmInit+0x1f8>)
 8000fca:	f644 0248 	movw	r2, #18504	@ 0x4848
 8000fce:	619a      	str	r2, [r3, #24]
                              // OC1M = Force inactive level
    TIM8->CCMR2 |= 0x00006848;
 8000fd0:	4b29      	ldr	r3, [pc, #164]	@ (8001078 <PwmInit+0x1f8>)
 8000fd2:	69db      	ldr	r3, [r3, #28]
 8000fd4:	4a28      	ldr	r2, [pc, #160]	@ (8001078 <PwmInit+0x1f8>)
 8000fd6:	f443 43d0 	orr.w	r3, r3, #26624	@ 0x6800
 8000fda:	f043 0348 	orr.w	r3, r3, #72	@ 0x48
 8000fde:	61d3      	str	r3, [r2, #28]
    TIM8->CCER |= 0x00001DDD; // À˘”–Õ®µ¿ ‰≥ˆµÕµÁ∆Ω	CC1E=1(OC1 Enable),		CC1P=0(OC1 active high),
 8000fe0:	4b25      	ldr	r3, [pc, #148]	@ (8001078 <PwmInit+0x1f8>)
 8000fe2:	6a1b      	ldr	r3, [r3, #32]
 8000fe4:	4a24      	ldr	r2, [pc, #144]	@ (8001078 <PwmInit+0x1f8>)
 8000fe6:	f443 53ee 	orr.w	r3, r3, #7616	@ 0x1dc0
 8000fea:	f043 031d 	orr.w	r3, r3, #29
 8000fee:	6213      	str	r3, [r2, #32]
                              //						CC1NE=1(CC1N Enable),	CC1NP=0(tim_oc1n active high),
    TIM8->CCR1 = 1000;
 8000ff0:	4b21      	ldr	r3, [pc, #132]	@ (8001078 <PwmInit+0x1f8>)
 8000ff2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ff6:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM8->CCR2 = 1000;
 8000ff8:	4b1f      	ldr	r3, [pc, #124]	@ (8001078 <PwmInit+0x1f8>)
 8000ffa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ffe:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM8->CCR3 = 1000;
 8001000:	4b1d      	ldr	r3, [pc, #116]	@ (8001078 <PwmInit+0x1f8>)
 8001002:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001006:	63da      	str	r2, [r3, #60]	@ 0x3c
    TIM8->CCR4 = (PWM_PERIOD_VALUE >> 1) - 2; // …Ë∂®¥•∑¢µ„ 3198
 8001008:	4b1b      	ldr	r3, [pc, #108]	@ (8001078 <PwmInit+0x1f8>)
 800100a:	f640 427e 	movw	r2, #3198	@ 0xc7e
 800100e:	641a      	str	r2, [r3, #64]	@ 0x40

    TIM8->BDTR = 0;
 8001010:	4b19      	ldr	r3, [pc, #100]	@ (8001078 <PwmInit+0x1f8>)
 8001012:	2200      	movs	r2, #0
 8001014:	645a      	str	r2, [r3, #68]	@ 0x44
    TIM8->BDTR |= 0x000e0880; // filter 2.4us	OSSR=1	À¿«¯ (64 + 32) x 2 x 1/80 = 2.4us
 8001016:	4b18      	ldr	r3, [pc, #96]	@ (8001078 <PwmInit+0x1f8>)
 8001018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800101a:	4a17      	ldr	r2, [pc, #92]	@ (8001078 <PwmInit+0x1f8>)
 800101c:	f443 2360 	orr.w	r3, r3, #917504	@ 0xe0000
 8001020:	f443 6308 	orr.w	r3, r3, #2176	@ 0x880
 8001024:	6453      	str	r3, [r2, #68]	@ 0x44

    TIM8->AF1 = 0x00000010;   // BKCMP4E
 8001026:	4b14      	ldr	r3, [pc, #80]	@ (8001078 <PwmInit+0x1f8>)
 8001028:	2210      	movs	r2, #16
 800102a:	661a      	str	r2, [r3, #96]	@ 0x60
    TIM8->AF2 = 0x00000000;   // BKIN2 disable
 800102c:	4b12      	ldr	r3, [pc, #72]	@ (8001078 <PwmInit+0x1f8>)
 800102e:	2200      	movs	r2, #0
 8001030:	665a      	str	r2, [r3, #100]	@ 0x64
    TIM8->BDTR |= 0x00008000; // MOE=1
 8001032:	4b11      	ldr	r3, [pc, #68]	@ (8001078 <PwmInit+0x1f8>)
 8001034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001036:	4a10      	ldr	r2, [pc, #64]	@ (8001078 <PwmInit+0x1f8>)
 8001038:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800103c:	6453      	str	r3, [r2, #68]	@ 0x44

    delay(5000);
 800103e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001042:	f000 f9c9 	bl	80013d8 <delay>

    TIM8->SR &= 0xffffff7f;
 8001046:	4b0c      	ldr	r3, [pc, #48]	@ (8001078 <PwmInit+0x1f8>)
 8001048:	691b      	ldr	r3, [r3, #16]
 800104a:	4a0b      	ldr	r2, [pc, #44]	@ (8001078 <PwmInit+0x1f8>)
 800104c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001050:	6113      	str	r3, [r2, #16]
    TIM8->BDTR |= 0x00001000; // BKE=1
 8001052:	4b09      	ldr	r3, [pc, #36]	@ (8001078 <PwmInit+0x1f8>)
 8001054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001056:	4a08      	ldr	r2, [pc, #32]	@ (8001078 <PwmInit+0x1f8>)
 8001058:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800105c:	6453      	str	r3, [r2, #68]	@ 0x44
    TIM8->CR1 |= 0x0001;      //  πƒ‹∂® ±∆˜8
 800105e:	4b06      	ldr	r3, [pc, #24]	@ (8001078 <PwmInit+0x1f8>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	4a05      	ldr	r2, [pc, #20]	@ (8001078 <PwmInit+0x1f8>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	6013      	str	r3, [r2, #0]
}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40021000 	.word	0x40021000
 8001074:	48000400 	.word	0x48000400
 8001078:	40013400 	.word	0x40013400

0800107c <CompInit>:
 * COMP4
 * PB0 - COMP4_INP
 *
 **********************************************/
static void CompInit(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= 0x00000001; // SYSCFGEN = 1
 8001080:	4b06      	ldr	r3, [pc, #24]	@ (800109c <CompInit+0x20>)
 8001082:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001084:	4a05      	ldr	r2, [pc, #20]	@ (800109c <CompInit+0x20>)
 8001086:	f043 0301 	orr.w	r3, r3, #1
 800108a:	6613      	str	r3, [r2, #96]	@ 0x60
    COMP4->CSR = 0x00178041;    // EN=1,INMSEL=4(DAC3_CH2),INPSEL=0(PB0),	POL=0(not-inverted)
 800108c:	4b04      	ldr	r3, [pc, #16]	@ (80010a0 <CompInit+0x24>)
 800108e:	4a05      	ldr	r2, [pc, #20]	@ (80010a4 <CompInit+0x28>)
 8001090:	601a      	str	r2, [r3, #0]
                             // HYST=7(70mV),BLANKSEL=2(TIM8_OC5),BRGEN=0,SCALEN=0,VALUE=0,LOCK=0
}
 8001092:	bf00      	nop
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	40021000 	.word	0x40021000
 80010a0:	4001020c 	.word	0x4001020c
 80010a4:	00178041 	.word	0x00178041

080010a8 <OpAmpInit>:
 * PB13 OP3_VINP	(VINP1)
 *
 *
 **********************************************/
static void OpAmpInit(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= 0x00000001; // SYSCFGEN = 1
 80010ac:	4b12      	ldr	r3, [pc, #72]	@ (80010f8 <OpAmpInit+0x50>)
 80010ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010b0:	4a11      	ldr	r2, [pc, #68]	@ (80010f8 <OpAmpInit+0x50>)
 80010b2:	f043 0301 	orr.w	r3, r3, #1
 80010b6:	6613      	str	r3, [r2, #96]	@ 0x60

    // Analog mode
    GPIOA->MODER |= 0x0000fcfc; // PA1 PA2 PA3	PA5 PA6 PA7
 80010b8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80010c2:	f443 437c 	orr.w	r3, r3, #64512	@ 0xfc00
 80010c6:	f043 03fc 	orr.w	r3, r3, #252	@ 0xfc
 80010ca:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= 0x3fc0003f; // PB0 PB1 PB2 	PB11 PB12 PB13 PB14
 80010cc:	4b0b      	ldr	r3, [pc, #44]	@ (80010fc <OpAmpInit+0x54>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a0a      	ldr	r2, [pc, #40]	@ (80010fc <OpAmpInit+0x54>)
 80010d2:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80010d6:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 80010da:	6013      	str	r3, [r2, #0]

    // OPAEN = 1	OP enable	OPAHSM = 1 high-speed mode
    // VP_SEL = 0, VM_SEL = 0
    OPAMP1->CSR = 0x00000081;
 80010dc:	4b08      	ldr	r3, [pc, #32]	@ (8001100 <OpAmpInit+0x58>)
 80010de:	2281      	movs	r2, #129	@ 0x81
 80010e0:	601a      	str	r2, [r3, #0]
    OPAMP2->CSR = 0x00000081;
 80010e2:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <OpAmpInit+0x5c>)
 80010e4:	2281      	movs	r2, #129	@ 0x81
 80010e6:	601a      	str	r2, [r3, #0]

    // OPAINTOEN = 1  internal output enable
    OPAMP3->CSR = 0x000000c5; // VP_SEL=1,VM=2,PGA-GAIN = 2
 80010e8:	4b07      	ldr	r3, [pc, #28]	@ (8001108 <OpAmpInit+0x60>)
 80010ea:	22c5      	movs	r2, #197	@ 0xc5
 80010ec:	601a      	str	r2, [r3, #0]
}
 80010ee:	bf00      	nop
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	40021000 	.word	0x40021000
 80010fc:	48000400 	.word	0x48000400
 8001100:	40010300 	.word	0x40010300
 8001104:	40010304 	.word	0x40010304
 8001108:	40010308 	.word	0x40010308

0800110c <AdcInit>:
 * ∑÷≤º ADC1  Ia ADC1_IN3    Vbus ADC12_IN1	  HT  ADC1_IN5        NTC ADC1_IN11
 * ∑÷≤º ADC2  Ib ADC2_IN3	V12  ADC2_IN12    bak ADC12_IN14 	  OPAMP3 ADC2_IN18
 * ADC clock 40MHz
 **********************************************/
static void AdcInit(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
    unsigned int Temp;

    RCC->AHB2ENR |= 0x00002000; // ADC12EN
 8001112:	4b69      	ldr	r3, [pc, #420]	@ (80012b8 <AdcInit+0x1ac>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001116:	4a68      	ldr	r2, [pc, #416]	@ (80012b8 <AdcInit+0x1ac>)
 8001118:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800111c:	64d3      	str	r3, [r2, #76]	@ 0x4c
    RCC->CCIPR &= 0xcfffffff;
 800111e:	4b66      	ldr	r3, [pc, #408]	@ (80012b8 <AdcInit+0x1ac>)
 8001120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001124:	4a64      	ldr	r2, [pc, #400]	@ (80012b8 <AdcInit+0x1ac>)
 8001126:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800112a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    RCC->CCIPR |= 0x10000000; // ADC CLOCK PLLP
 800112e:	4b62      	ldr	r3, [pc, #392]	@ (80012b8 <AdcInit+0x1ac>)
 8001130:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001134:	4a60      	ldr	r2, [pc, #384]	@ (80012b8 <AdcInit+0x1ac>)
 8001136:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800113a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    // –£◊ºADC
    ADC1->CR &= 0xdfffffff; // DEEPPWD = 0£¨Ω‚≥˝µÙµÁƒ£ Ω
 800113e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001148:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800114c:	6093      	str	r3, [r2, #8]
    ADC1->CR |= 0x10000000; // ADC voltage regulator enable
 800114e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001158:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800115c:	6093      	str	r3, [r2, #8]
    // µ»¥˝Œ»—π∆˜’˝≥££¨ ±º‰–Ë“™20us
    delay(5000);
 800115e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001162:	f000 f939 	bl	80013d8 <delay>
    ADC2->CR &= 0xdfffffff; // DEEPPWD = 0£¨Ω‚≥˝µÙµÁƒ£ Ω
 8001166:	4b55      	ldr	r3, [pc, #340]	@ (80012bc <AdcInit+0x1b0>)
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	4a54      	ldr	r2, [pc, #336]	@ (80012bc <AdcInit+0x1b0>)
 800116c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8001170:	6093      	str	r3, [r2, #8]
    ADC2->CR |= 0x10000000; // ADC voltage regulator enable
 8001172:	4b52      	ldr	r3, [pc, #328]	@ (80012bc <AdcInit+0x1b0>)
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	4a51      	ldr	r2, [pc, #324]	@ (80012bc <AdcInit+0x1b0>)
 8001178:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800117c:	6093      	str	r3, [r2, #8]
    // µ»¥˝Œ»—π∆˜’˝≥££¨ ±º‰–Ë“™20us
    delay(5000);
 800117e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001182:	f000 f929 	bl	80013d8 <delay>
    ADC1->CR |= 0x80000000; // enable calibration
 8001186:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001190:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001194:	6093      	str	r3, [r2, #8]
    // µ»¥˝–£◊ºÕÍ≥…
    do
    {
        Temp = ADC1->CR;
 8001196:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	607b      	str	r3, [r7, #4]
        Temp &= 0x80000000;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80011a4:	607b      	str	r3, [r7, #4]
    } while (Temp != 0);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d1f4      	bne.n	8001196 <AdcInit+0x8a>

    ADC2->CR |= 0x80000000; // enable calibration
 80011ac:	4b43      	ldr	r3, [pc, #268]	@ (80012bc <AdcInit+0x1b0>)
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	4a42      	ldr	r2, [pc, #264]	@ (80012bc <AdcInit+0x1b0>)
 80011b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80011b6:	6093      	str	r3, [r2, #8]
    // µ»¥˝–£◊ºÕÍ≥…
    do
    {
        Temp = ADC2->CR;
 80011b8:	4b40      	ldr	r3, [pc, #256]	@ (80012bc <AdcInit+0x1b0>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	607b      	str	r3, [r7, #4]
        Temp &= 0x80000000;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80011c4:	607b      	str	r3, [r7, #4]
    } while (Temp != 0);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d1f5      	bne.n	80011b8 <AdcInit+0xac>

    // ADCƒ£øÈπ´π≤ºƒ¥Ê∆˜≈‰÷√
    ADC12_COMMON->CCR |= 0x00000005; // Injected simultaneous mode only
 80011cc:	4b3c      	ldr	r3, [pc, #240]	@ (80012c0 <AdcInit+0x1b4>)
 80011ce:	689b      	ldr	r3, [r3, #8]
 80011d0:	4a3b      	ldr	r2, [pc, #236]	@ (80012c0 <AdcInit+0x1b4>)
 80011d2:	f043 0305 	orr.w	r3, r3, #5
 80011d6:	6093      	str	r3, [r2, #8]

    // ADC1≈‰÷√
    ADC1->CFGR = 0x00000000; // Injected Queue enable
 80011d8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80011dc:	2200      	movs	r2, #0
 80011de:	60da      	str	r2, [r3, #12]
    // ≤…—˘ ±º‰
    ADC1->SMPR1 = 0x12492492; // 12.5 + 12.5 = 25 ADC Clock cycles * £®1/53.333MHz£© =  468.75ns
 80011e0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80011e4:	4a37      	ldr	r2, [pc, #220]	@ (80012c4 <AdcInit+0x1b8>)
 80011e6:	615a      	str	r2, [r3, #20]
    ADC1->SMPR2 = 0x02492492;
 80011e8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80011ec:	4a36      	ldr	r2, [pc, #216]	@ (80012c8 <AdcInit+0x1bc>)
 80011ee:	619a      	str	r2, [r3, #24]

    // Injected sequence
    // 4 conversions		JEXTSEL[4:0]=9 tim8_trgo2
    // JSQ1=IN3(Ia) 	JSQ2=IN1(Vbus) 	JSQ3=IN5(HT) 	JSQ4=IN11(NTC)
    ADC1->JSQR = 0x58a086ab; // TIM8_TRGO2 TRIGGER rising
 80011f0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80011f4:	4a35      	ldr	r2, [pc, #212]	@ (80012cc <AdcInit+0x1c0>)
 80011f6:	64da      	str	r2, [r3, #76]	@ 0x4c

    // interrupt
    ADC1->ISR |= 0x00000001; // «Â≥˝ADRDYŒª
 80011f8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001202:	f043 0301 	orr.w	r3, r3, #1
 8001206:	6013      	str	r3, [r2, #0]
    ADC1->CR |= 0x00000001;  //  πƒ‹ADC1
 8001208:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001212:	f043 0301 	orr.w	r3, r3, #1
 8001216:	6093      	str	r3, [r2, #8]
    // µ»¥˝ADC◊º±∏∫√
    do
    {
        Temp = ADC1->ISR;
 8001218:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	607b      	str	r3, [r7, #4]
        Temp &= 0x00000001;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	607b      	str	r3, [r7, #4]
    } while (Temp == 0);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d0f4      	beq.n	8001218 <AdcInit+0x10c>
    ADC1->ISR |= 0x00000001; // «Â≥˝ADRDYŒª
 800122e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001238:	f043 0301 	orr.w	r3, r3, #1
 800123c:	6013      	str	r3, [r2, #0]

    // ADC2≈‰÷√
    ADC2->CFGR = 0x00000000;  // Injected Queue enable
 800123e:	4b1f      	ldr	r3, [pc, #124]	@ (80012bc <AdcInit+0x1b0>)
 8001240:	2200      	movs	r2, #0
 8001242:	60da      	str	r2, [r3, #12]
    ADC2->SMPR1 = 0x12492492; // 12.5 + 12.5 = 25 ADC Clock cycles * £®1/53.333MHz£© =  468.75ns
 8001244:	4b1d      	ldr	r3, [pc, #116]	@ (80012bc <AdcInit+0x1b0>)
 8001246:	4a1f      	ldr	r2, [pc, #124]	@ (80012c4 <AdcInit+0x1b8>)
 8001248:	615a      	str	r2, [r3, #20]
    ADC2->SMPR2 = 0x02492492;
 800124a:	4b1c      	ldr	r3, [pc, #112]	@ (80012bc <AdcInit+0x1b0>)
 800124c:	4a1e      	ldr	r2, [pc, #120]	@ (80012c8 <AdcInit+0x1bc>)
 800124e:	619a      	str	r2, [r3, #24]

    // 4 conversions		JEXTSEL[4:0]=9 tim8_trgo2
    // JSQ1=IN3(Ib) 	JSQ2=IN12(V15) 	JSQ3=IN14(VTS-B) 	JSQ4=IN18(OPAMP3)
    ADC2->JSQR = 0x91c606ab; // TIM8_TRGO2 TRIGGER rising
 8001250:	4b1a      	ldr	r3, [pc, #104]	@ (80012bc <AdcInit+0x1b0>)
 8001252:	4a1f      	ldr	r2, [pc, #124]	@ (80012d0 <AdcInit+0x1c4>)
 8001254:	64da      	str	r2, [r3, #76]	@ 0x4c
    ADC2->CR |= 0x00000001;  //  πƒ‹ADC2
 8001256:	4b19      	ldr	r3, [pc, #100]	@ (80012bc <AdcInit+0x1b0>)
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	4a18      	ldr	r2, [pc, #96]	@ (80012bc <AdcInit+0x1b0>)
 800125c:	f043 0301 	orr.w	r3, r3, #1
 8001260:	6093      	str	r3, [r2, #8]

    do
    {
        Temp = ADC2->ISR;
 8001262:	4b16      	ldr	r3, [pc, #88]	@ (80012bc <AdcInit+0x1b0>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	607b      	str	r3, [r7, #4]
        Temp &= 0x00000001;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	607b      	str	r3, [r7, #4]
    } while (Temp == 0);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d0f5      	beq.n	8001262 <AdcInit+0x156>
    ADC2->ISR |= 0x00000001; // «Â≥˝ADRDYŒª
 8001276:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <AdcInit+0x1b0>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a10      	ldr	r2, [pc, #64]	@ (80012bc <AdcInit+0x1b0>)
 800127c:	f043 0301 	orr.w	r3, r3, #1
 8001280:	6013      	str	r3, [r2, #0]

    // interrupt enable
    ADC1->IER |= 0x00000040; // End of injected sequence of conversions interrupt enable
 8001282:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800128c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001290:	6053      	str	r3, [r2, #4]

    // ADC start of injected conversion
    ADC1->CR |= 0x00000008;
 8001292:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800129c:	f043 0308 	orr.w	r3, r3, #8
 80012a0:	6093      	str	r3, [r2, #8]
    ADC2->CR |= 0x00000008; // ADC start of injected conversion
 80012a2:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <AdcInit+0x1b0>)
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	4a05      	ldr	r2, [pc, #20]	@ (80012bc <AdcInit+0x1b0>)
 80012a8:	f043 0308 	orr.w	r3, r3, #8
 80012ac:	6093      	str	r3, [r2, #8]
}
 80012ae:	bf00      	nop
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40021000 	.word	0x40021000
 80012bc:	50000100 	.word	0x50000100
 80012c0:	50000300 	.word	0x50000300
 80012c4:	12492492 	.word	0x12492492
 80012c8:	02492492 	.word	0x02492492
 80012cc:	58a086ab 	.word	0x58a086ab
 80012d0:	91c606ab 	.word	0x91c606ab

080012d4 <DacInit>:
/**********************************************
 * DAC≈‰÷√
 * PA4 --> DACOUT1H
 **********************************************/
static void DacInit(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= 0x00050000; // DAC1EN DAC3EN = 1
 80012d8:	4b11      	ldr	r3, [pc, #68]	@ (8001320 <DacInit+0x4c>)
 80012da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012dc:	4a10      	ldr	r2, [pc, #64]	@ (8001320 <DacInit+0x4c>)
 80012de:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 80012e2:	64d3      	str	r3, [r2, #76]	@ 0x4c

    // High frequency interface mode selection
    DAC1->MCR = 0x00008000; // HFSEL[1:0] = 0b10
 80012e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001324 <DacInit+0x50>)
 80012e6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80012ea:	63da      	str	r2, [r3, #60]	@ 0x3c
    DAC1->CR |= 0x00000001; // EN1 = 1
 80012ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001324 <DacInit+0x50>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001324 <DacInit+0x50>)
 80012f2:	f043 0301 	orr.w	r3, r3, #1
 80012f6:	6013      	str	r3, [r2, #0]

    // High frequency interface mode selection
    DAC3->MCR = 0x00008000; // HFSEL[1:0] = 0b10
 80012f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001328 <DacInit+0x54>)
 80012fa:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80012fe:	63da      	str	r2, [r3, #60]	@ 0x3c
    DAC3->CR |= 0x00010000; // EN2 = 1
 8001300:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <DacInit+0x54>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a08      	ldr	r2, [pc, #32]	@ (8001328 <DacInit+0x54>)
 8001306:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800130a:	6013      	str	r3, [r2, #0]
    DAC3->DHR12R2 = 1490;   // Value	1.2 x 4096 /3.3 = 1490	2980
 800130c:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <DacInit+0x54>)
 800130e:	f240 52d2 	movw	r2, #1490	@ 0x5d2
 8001312:	615a      	str	r2, [r3, #20]
    // 1.2 / 2 / 0.3 = 2A
}
 8001314:	bf00      	nop
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	40021000 	.word	0x40021000
 8001324:	50000800 	.word	0x50000800
 8001328:	50001000 	.word	0x50001000

0800132c <CORDICInit>:
/**********************************************
 * CORDIC≈‰÷√
 **********************************************/
static void CORDICInit(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= 0x00000008; // CORDICEN = 1
 8001330:	4b05      	ldr	r3, [pc, #20]	@ (8001348 <CORDICInit+0x1c>)
 8001332:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001334:	4a04      	ldr	r2, [pc, #16]	@ (8001348 <CORDICInit+0x1c>)
 8001336:	f043 0308 	orr.w	r3, r3, #8
 800133a:	6493      	str	r3, [r2, #72]	@ 0x48
}
 800133c:	bf00      	nop
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	40021000 	.word	0x40021000

0800134c <Timer1Init>:
///**********************************************
//* ∂® ±∆˜1≈‰÷√
//**********************************************/
static void Timer1Init(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= 0x00000800; // TIM1EN = 1
 8001350:	4b15      	ldr	r3, [pc, #84]	@ (80013a8 <Timer1Init+0x5c>)
 8001352:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001354:	4a14      	ldr	r2, [pc, #80]	@ (80013a8 <Timer1Init+0x5c>)
 8001356:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800135a:	6613      	str	r3, [r2, #96]	@ 0x60

    TIM1->CNT = 0;
 800135c:	4b13      	ldr	r3, [pc, #76]	@ (80013ac <Timer1Init+0x60>)
 800135e:	2200      	movs	r2, #0
 8001360:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM1->PSC = 39; // 40/160M = 250ns	x 65536 = 16.384ms
 8001362:	4b12      	ldr	r3, [pc, #72]	@ (80013ac <Timer1Init+0x60>)
 8001364:	2227      	movs	r2, #39	@ 0x27
 8001366:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM1->ARR = 0xffff;
 8001368:	4b10      	ldr	r3, [pc, #64]	@ (80013ac <Timer1Init+0x60>)
 800136a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800136e:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM1->RCR = 0;
 8001370:	4b0e      	ldr	r3, [pc, #56]	@ (80013ac <Timer1Init+0x60>)
 8001372:	2200      	movs	r2, #0
 8001374:	631a      	str	r2, [r3, #48]	@ 0x30
    TIM1->CR1 |= 0x0180; // …œ…˝º∆ ˝
 8001376:	4b0d      	ldr	r3, [pc, #52]	@ (80013ac <Timer1Init+0x60>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a0c      	ldr	r2, [pc, #48]	@ (80013ac <Timer1Init+0x60>)
 800137c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8001380:	6013      	str	r3, [r2, #0]

    TIM1->CCMR1 = 0xf100;
 8001382:	4b0a      	ldr	r3, [pc, #40]	@ (80013ac <Timer1Init+0x60>)
 8001384:	f44f 4271 	mov.w	r2, #61696	@ 0xf100
 8001388:	619a      	str	r2, [r3, #24]
    TIM1->CCER = 0x00b0; // CC2NP = CC2P = CC2E = 1
 800138a:	4b08      	ldr	r3, [pc, #32]	@ (80013ac <Timer1Init+0x60>)
 800138c:	22b0      	movs	r2, #176	@ 0xb0
 800138e:	621a      	str	r2, [r3, #32]

    TIM1->CR1 |= 0x0001; //  πƒ‹∂® ±∆˜1º∆ ˝
 8001390:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <Timer1Init+0x60>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a05      	ldr	r2, [pc, #20]	@ (80013ac <Timer1Init+0x60>)
 8001396:	f043 0301 	orr.w	r3, r3, #1
 800139a:	6013      	str	r3, [r2, #0]
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	40021000 	.word	0x40021000
 80013ac:	40012c00 	.word	0x40012c00

080013b0 <NvicInit>:
/**********************************************
 * NVIC÷–∂œ≈‰÷√
 * ADC1_2_IRQHandler	IRQ = 18
 **********************************************/
static void NvicInit(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
    NVIC->ISER[0] |= 0x00040000; // IRQ = 18 ADC÷–∂œ
 80013b4:	4b07      	ldr	r3, [pc, #28]	@ (80013d4 <NvicInit+0x24>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a06      	ldr	r2, [pc, #24]	@ (80013d4 <NvicInit+0x24>)
 80013ba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013be:	6013      	str	r3, [r2, #0]
    NVIC->IP[18] = 0x00;         // ”≈œ»º∂◊Ó∏ﬂ
 80013c0:	4b04      	ldr	r3, [pc, #16]	@ (80013d4 <NvicInit+0x24>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	f883 2312 	strb.w	r2, [r3, #786]	@ 0x312
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	e000e100 	.word	0xe000e100

080013d8 <delay>:
/**********************************************
 * ºÚµ•—” ±∫Ø ˝
 **********************************************/
static void delay(unsigned int time)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
    while (time--)
 80013e0:	bf00      	nop
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	1e5a      	subs	r2, r3, #1
 80013e6:	607a      	str	r2, [r7, #4]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d1fa      	bne.n	80013e2 <delay+0xa>
        ;
}
 80013ec:	bf00      	nop
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	0000      	movs	r0, r0
 80013fc:	0000      	movs	r0, r0
	...

08001400 <_sin>:

// function approximating the sine calculation by using fixed size array
// uses a 65 element lookup table and interpolation
// thanks to @dekutree for his work on optimizing this
__attribute__((weak)) float _sin(float a)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0
 8001406:	ed87 0a01 	vstr	s0, [r7, #4]
  // 16bit integer array for sine lookup. interpolation is used for better precision
  // 16 bit precision on sine value, 8 bit fractional value for interpolation, 6bit LUT size
  // resulting precision compared to stdlib sine is 0.00006480 (RMS difference in range -PI,PI for 3217 steps)
  static uint16_t sine_array[65] = {0, 804, 1608, 2411, 3212, 4011, 4808, 5602, 6393, 7180, 7962, 8740, 9512, 10279, 11039, 11793, 12540, 13279, 14010, 14733, 15447, 16151, 16846, 17531, 18205, 18868, 19520, 20160, 20788, 21403, 22006, 22595, 23170, 23732, 24279, 24812, 25330, 25833, 26320, 26791, 27246, 27684, 28106, 28511, 28899, 29269, 29622, 29957, 30274, 30572, 30853, 31114, 31357, 31581, 31786, 31972, 32138, 32286, 32413, 32522, 32610, 32679, 32729, 32758, 32768};
  unsigned int i = (unsigned int)(a * (64 * 4 * 256.0 / _2PI));
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f7ff f868 	bl	80004e0 <__aeabi_f2d>
 8001410:	a339      	add	r3, pc, #228	@ (adr r3, 80014f8 <_sin+0xf8>)
 8001412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001416:	f7ff f8bb 	bl	8000590 <__aeabi_dmul>
 800141a:	4602      	mov	r2, r0
 800141c:	460b      	mov	r3, r1
 800141e:	4610      	mov	r0, r2
 8001420:	4619      	mov	r1, r3
 8001422:	f7ff fb77 	bl	8000b14 <__aeabi_d2uiz>
 8001426:	4603      	mov	r3, r0
 8001428:	60fb      	str	r3, [r7, #12]
  int t1, t2, frac = i & 0xff;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	b2db      	uxtb	r3, r3
 800142e:	60bb      	str	r3, [r7, #8]
  i = (i >> 8) & 0xff;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	0a1b      	lsrs	r3, r3, #8
 8001434:	b2db      	uxtb	r3, r3
 8001436:	60fb      	str	r3, [r7, #12]
  if (i < 64)
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	2b3f      	cmp	r3, #63	@ 0x3f
 800143c:	d80b      	bhi.n	8001456 <_sin+0x56>
  {
    t1 = sine_array[i];
 800143e:	4a2c      	ldr	r2, [pc, #176]	@ (80014f0 <_sin+0xf0>)
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001446:	617b      	str	r3, [r7, #20]
    t2 = sine_array[i + 1];
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	3301      	adds	r3, #1
 800144c:	4a28      	ldr	r2, [pc, #160]	@ (80014f0 <_sin+0xf0>)
 800144e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001452:	613b      	str	r3, [r7, #16]
 8001454:	e033      	b.n	80014be <_sin+0xbe>
  }
  else if (i < 128)
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	2b7f      	cmp	r3, #127	@ 0x7f
 800145a:	d80e      	bhi.n	800147a <_sin+0x7a>
  {
    t1 = sine_array[128 - i];
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001462:	4a23      	ldr	r2, [pc, #140]	@ (80014f0 <_sin+0xf0>)
 8001464:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001468:	617b      	str	r3, [r7, #20]
    t2 = sine_array[127 - i];
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001470:	4a1f      	ldr	r2, [pc, #124]	@ (80014f0 <_sin+0xf0>)
 8001472:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001476:	613b      	str	r3, [r7, #16]
 8001478:	e021      	b.n	80014be <_sin+0xbe>
  }
  else if (i < 192)
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	2bbf      	cmp	r3, #191	@ 0xbf
 800147e:	d80e      	bhi.n	800149e <_sin+0x9e>
  {
    t1 = -sine_array[-128 + i];
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	3b80      	subs	r3, #128	@ 0x80
 8001484:	4a1a      	ldr	r2, [pc, #104]	@ (80014f0 <_sin+0xf0>)
 8001486:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800148a:	425b      	negs	r3, r3
 800148c:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[-127 + i];
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	3b7f      	subs	r3, #127	@ 0x7f
 8001492:	4a17      	ldr	r2, [pc, #92]	@ (80014f0 <_sin+0xf0>)
 8001494:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001498:	425b      	negs	r3, r3
 800149a:	613b      	str	r3, [r7, #16]
 800149c:	e00f      	b.n	80014be <_sin+0xbe>
  }
  else
  {
    t1 = -sine_array[256 - i];
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80014a4:	4a12      	ldr	r2, [pc, #72]	@ (80014f0 <_sin+0xf0>)
 80014a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014aa:	425b      	negs	r3, r3
 80014ac:	617b      	str	r3, [r7, #20]
    t2 = -sine_array[255 - i];
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 80014b4:	4a0e      	ldr	r2, [pc, #56]	@ (80014f0 <_sin+0xf0>)
 80014b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014ba:	425b      	negs	r3, r3
 80014bc:	613b      	str	r3, [r7, #16]
  }
  return (1.0f / 32768.0f) * (t1 + (((t2 - t1) * frac) >> 8));
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	68ba      	ldr	r2, [r7, #8]
 80014c6:	fb02 f303 	mul.w	r3, r2, r3
 80014ca:	121a      	asrs	r2, r3, #8
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	4413      	add	r3, r2
 80014d0:	ee07 3a90 	vmov	s15, r3
 80014d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014d8:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80014f4 <_sin+0xf4>
 80014dc:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80014e0:	eeb0 0a67 	vmov.f32	s0, s15
 80014e4:	3718      	adds	r7, #24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	f3af 8000 	nop.w
 80014f0:	20000004 	.word	0x20000004
 80014f4:	38000000 	.word	0x38000000
 80014f8:	6446f9b4 	.word	0x6446f9b4
 80014fc:	40c45f30 	.word	0x40c45f30

08001500 <motor1Drive>:
    motor1.svPwm.percentMax = MAX_PERCENT;
    motor1.svPwm.setPwm = setPwm1;
}

void motor1Drive()
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
    if (motor1.Tick)
 8001504:	4b52      	ldr	r3, [pc, #328]	@ (8001650 <motor1Drive+0x150>)
 8001506:	881b      	ldrh	r3, [r3, #0]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d005      	beq.n	8001518 <motor1Drive+0x18>
        motor1.Tick--;
 800150c:	4b50      	ldr	r3, [pc, #320]	@ (8001650 <motor1Drive+0x150>)
 800150e:	881b      	ldrh	r3, [r3, #0]
 8001510:	3b01      	subs	r3, #1
 8001512:	b29a      	uxth	r2, r3
 8001514:	4b4e      	ldr	r3, [pc, #312]	@ (8001650 <motor1Drive+0x150>)
 8001516:	801a      	strh	r2, [r3, #0]

    if ((TIM8->SR & 0x00000080) != 0) // BIF = 1, MOE=0  detect whether current overflow
 8001518:	4b4e      	ldr	r3, [pc, #312]	@ (8001654 <motor1Drive+0x154>)
 800151a:	691b      	ldr	r3, [r3, #16]
 800151c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001520:	2b00      	cmp	r3, #0
 8001522:	d025      	beq.n	8001570 <motor1Drive+0x70>
    {
        motor1.FaultNum++;
 8001524:	4b4a      	ldr	r3, [pc, #296]	@ (8001650 <motor1Drive+0x150>)
 8001526:	891b      	ldrh	r3, [r3, #8]
 8001528:	3301      	adds	r3, #1
 800152a:	b29a      	uxth	r2, r3
 800152c:	4b48      	ldr	r3, [pc, #288]	@ (8001650 <motor1Drive+0x150>)
 800152e:	811a      	strh	r2, [r3, #8]
        if (motor1.FaultNum >= 3)
 8001530:	4b47      	ldr	r3, [pc, #284]	@ (8001650 <motor1Drive+0x150>)
 8001532:	891b      	ldrh	r3, [r3, #8]
 8001534:	2b02      	cmp	r3, #2
 8001536:	d90e      	bls.n	8001556 <motor1Drive+0x56>
        {
            motor1.FaultNum = 0;
 8001538:	4b45      	ldr	r3, [pc, #276]	@ (8001650 <motor1Drive+0x150>)
 800153a:	2200      	movs	r2, #0
 800153c:	811a      	strh	r2, [r3, #8]
            motor1.state = MOTOR_STOP;
 800153e:	4b44      	ldr	r3, [pc, #272]	@ (8001650 <motor1Drive+0x150>)
 8001540:	2200      	movs	r2, #0
 8001542:	729a      	strb	r2, [r3, #10]

            Close6Pwm1();
 8001544:	f000 f88c 	bl	8001660 <Close6Pwm1>

            TIM8->SR &= 0xffffff7f;
 8001548:	4b42      	ldr	r3, [pc, #264]	@ (8001654 <motor1Drive+0x154>)
 800154a:	691b      	ldr	r3, [r3, #16]
 800154c:	4a41      	ldr	r2, [pc, #260]	@ (8001654 <motor1Drive+0x154>)
 800154e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001552:	6113      	str	r3, [r2, #16]
 8001554:	e06f      	b.n	8001636 <motor1Drive+0x136>
        }
        else
        {
            TIM8->SR &= 0xffffff7f;
 8001556:	4b3f      	ldr	r3, [pc, #252]	@ (8001654 <motor1Drive+0x154>)
 8001558:	691b      	ldr	r3, [r3, #16]
 800155a:	4a3e      	ldr	r2, [pc, #248]	@ (8001654 <motor1Drive+0x154>)
 800155c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001560:	6113      	str	r3, [r2, #16]
            TIM8->BDTR |= 0x00008000;
 8001562:	4b3c      	ldr	r3, [pc, #240]	@ (8001654 <motor1Drive+0x154>)
 8001564:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001566:	4a3b      	ldr	r2, [pc, #236]	@ (8001654 <motor1Drive+0x154>)
 8001568:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800156c:	6453      	str	r3, [r2, #68]	@ 0x44
 800156e:	e062      	b.n	8001636 <motor1Drive+0x136>
        }
    }
    else
    {
        switch (motor1.state)
 8001570:	4b37      	ldr	r3, [pc, #220]	@ (8001650 <motor1Drive+0x150>)
 8001572:	7a9b      	ldrb	r3, [r3, #10]
 8001574:	2b03      	cmp	r3, #3
 8001576:	d859      	bhi.n	800162c <motor1Drive+0x12c>
 8001578:	a201      	add	r2, pc, #4	@ (adr r2, 8001580 <motor1Drive+0x80>)
 800157a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800157e:	bf00      	nop
 8001580:	08001591 	.word	0x08001591
 8001584:	08001597 	.word	0x08001597
 8001588:	080015ab 	.word	0x080015ab
 800158c:	080015bf 	.word	0x080015bf
        {
        case MOTOR_STOP:

            Close6Pwm1();
 8001590:	f000 f866 	bl	8001660 <Close6Pwm1>

            break;
 8001594:	e04f      	b.n	8001636 <motor1Drive+0x136>

        case MOTOR_START:
            Open3LowPwm1();
 8001596:	f000 f879 	bl	800168c <Open3LowPwm1>

            motor1.Tick = 10000;
 800159a:	4b2d      	ldr	r3, [pc, #180]	@ (8001650 <motor1Drive+0x150>)
 800159c:	f242 7210 	movw	r2, #10000	@ 0x2710
 80015a0:	801a      	strh	r2, [r3, #0]
            motor1.state = MOTOR_WAIT;
 80015a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001650 <motor1Drive+0x150>)
 80015a4:	2202      	movs	r2, #2
 80015a6:	729a      	strb	r2, [r3, #10]
            break;
 80015a8:	e045      	b.n	8001636 <motor1Drive+0x136>

        case MOTOR_WAIT:
            if (motor1.Tick == 0)
 80015aa:	4b29      	ldr	r3, [pc, #164]	@ (8001650 <motor1Drive+0x150>)
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d140      	bne.n	8001634 <motor1Drive+0x134>
            {
                Close6Pwm1();
 80015b2:	f000 f855 	bl	8001660 <Close6Pwm1>

                motor1.state = MOTOR_RUN;
 80015b6:	4b26      	ldr	r3, [pc, #152]	@ (8001650 <motor1Drive+0x150>)
 80015b8:	2203      	movs	r2, #3
 80015ba:	729a      	strb	r2, [r3, #10]
            }
            break;
 80015bc:	e03a      	b.n	8001634 <motor1Drive+0x134>

        case MOTOR_RUN:
            Open6WorkPwm1();
 80015be:	f000 f887 	bl	80016d0 <Open6WorkPwm1>
            motor1.svPwm.percent = 0.15;
 80015c2:	4b23      	ldr	r3, [pc, #140]	@ (8001650 <motor1Drive+0x150>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	82da      	strh	r2, [r3, #22]
            motor1.svPwm.eAngle += 0.01;
 80015c8:	4b21      	ldr	r3, [pc, #132]	@ (8001650 <motor1Drive+0x150>)
 80015ca:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7fe ff74 	bl	80004bc <__aeabi_i2d>
 80015d4:	a31c      	add	r3, pc, #112	@ (adr r3, 8001648 <motor1Drive+0x148>)
 80015d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015da:	f7fe fe23 	bl	8000224 <__adddf3>
 80015de:	4602      	mov	r2, r0
 80015e0:	460b      	mov	r3, r1
 80015e2:	4610      	mov	r0, r2
 80015e4:	4619      	mov	r1, r3
 80015e6:	f7ff fa6d 	bl	8000ac4 <__aeabi_d2iz>
 80015ea:	4603      	mov	r3, r0
 80015ec:	b21a      	sxth	r2, r3
 80015ee:	4b18      	ldr	r3, [pc, #96]	@ (8001650 <motor1Drive+0x150>)
 80015f0:	831a      	strh	r2, [r3, #24]
            if (motor1.svPwm.eAngle > _2PI)
 80015f2:	4b17      	ldr	r3, [pc, #92]	@ (8001650 <motor1Drive+0x150>)
 80015f4:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80015f8:	2b06      	cmp	r3, #6
 80015fa:	dd02      	ble.n	8001602 <motor1Drive+0x102>
                motor1.svPwm.eAngle = 0;
 80015fc:	4b14      	ldr	r3, [pc, #80]	@ (8001650 <motor1Drive+0x150>)
 80015fe:	2200      	movs	r2, #0
 8001600:	831a      	strh	r2, [r3, #24]
            setSvPwm(&motor1.svPwm, motor1.svPwm.percent, motor1.svPwm.eAngle);
 8001602:	4b13      	ldr	r3, [pc, #76]	@ (8001650 <motor1Drive+0x150>)
 8001604:	8adb      	ldrh	r3, [r3, #22]
 8001606:	ee07 3a90 	vmov	s15, r3
 800160a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800160e:	4b10      	ldr	r3, [pc, #64]	@ (8001650 <motor1Drive+0x150>)
 8001610:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001614:	ee07 3a10 	vmov	s14, r3
 8001618:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800161c:	eef0 0a47 	vmov.f32	s1, s14
 8001620:	eeb0 0a67 	vmov.f32	s0, s15
 8001624:	480c      	ldr	r0, [pc, #48]	@ (8001658 <motor1Drive+0x158>)
 8001626:	f000 fb19 	bl	8001c5c <setSvPwm>
            break;
 800162a:	e004      	b.n	8001636 <motor1Drive+0x136>
        default:
            motor1.state = MOTOR_STOP;
 800162c:	4b08      	ldr	r3, [pc, #32]	@ (8001650 <motor1Drive+0x150>)
 800162e:	2200      	movs	r2, #0
 8001630:	729a      	strb	r2, [r3, #10]
            break;
 8001632:	e000      	b.n	8001636 <motor1Drive+0x136>
            break;
 8001634:	bf00      	nop
    }

    // DACÁúãÊ≥¢ÂΩ¢

    //    DAC->DHR12R1 = motor1.svPwm.eAngle ;
    DAC->DHR12R1 = motor1.svPwm.CCR1;
 8001636:	4b06      	ldr	r3, [pc, #24]	@ (8001650 <motor1Drive+0x150>)
 8001638:	8c1a      	ldrh	r2, [r3, #32]
 800163a:	4b08      	ldr	r3, [pc, #32]	@ (800165c <motor1Drive+0x15c>)
 800163c:	609a      	str	r2, [r3, #8]
}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	f3af 8000 	nop.w
 8001648:	47ae147b 	.word	0x47ae147b
 800164c:	3f847ae1 	.word	0x3f847ae1
 8001650:	200000ac 	.word	0x200000ac
 8001654:	40013400 	.word	0x40013400
 8001658:	200000b8 	.word	0x200000b8
 800165c:	50000800 	.word	0x50000800

08001660 <Close6Pwm1>:
    TIM8->CCR2 = b;
    TIM8->CCR3 = c;
}
/*===============================================================================================*/
void Close6Pwm1(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
    TIM8->CCMR1 = 0x00004848;
 8001664:	4b08      	ldr	r3, [pc, #32]	@ (8001688 <Close6Pwm1+0x28>)
 8001666:	f644 0248 	movw	r2, #18504	@ 0x4848
 800166a:	619a      	str	r2, [r3, #24]
    TIM8->CCMR2 = 0x00006848;
 800166c:	4b06      	ldr	r3, [pc, #24]	@ (8001688 <Close6Pwm1+0x28>)
 800166e:	f646 0248 	movw	r2, #26696	@ 0x6848
 8001672:	61da      	str	r2, [r3, #28]
    TIM8->CCER = 0x00001ddd;
 8001674:	4b04      	ldr	r3, [pc, #16]	@ (8001688 <Close6Pwm1+0x28>)
 8001676:	f641 52dd 	movw	r2, #7645	@ 0x1ddd
 800167a:	621a      	str	r2, [r3, #32]
}
 800167c:	bf00      	nop
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	40013400 	.word	0x40013400

0800168c <Open3LowPwm1>:
/*===============================================================================================*/
void Open3LowPwm1(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
    TIM8->CCR1 = 2000;
 8001690:	4b0e      	ldr	r3, [pc, #56]	@ (80016cc <Open3LowPwm1+0x40>)
 8001692:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001696:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM8->CCR2 = 2000;
 8001698:	4b0c      	ldr	r3, [pc, #48]	@ (80016cc <Open3LowPwm1+0x40>)
 800169a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800169e:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM8->CCR3 = 2000;
 80016a0:	4b0a      	ldr	r3, [pc, #40]	@ (80016cc <Open3LowPwm1+0x40>)
 80016a2:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80016a6:	63da      	str	r2, [r3, #60]	@ 0x3c

    TIM8->CCMR1 = 0x00006868;
 80016a8:	4b08      	ldr	r3, [pc, #32]	@ (80016cc <Open3LowPwm1+0x40>)
 80016aa:	f646 0268 	movw	r2, #26728	@ 0x6868
 80016ae:	619a      	str	r2, [r3, #24]
    TIM8->CCMR2 = 0x00006868;
 80016b0:	4b06      	ldr	r3, [pc, #24]	@ (80016cc <Open3LowPwm1+0x40>)
 80016b2:	f646 0268 	movw	r2, #26728	@ 0x6868
 80016b6:	61da      	str	r2, [r3, #28]
    TIM8->CCER = 0x00001444;
 80016b8:	4b04      	ldr	r3, [pc, #16]	@ (80016cc <Open3LowPwm1+0x40>)
 80016ba:	f241 4244 	movw	r2, #5188	@ 0x1444
 80016be:	621a      	str	r2, [r3, #32]
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	40013400 	.word	0x40013400

080016d0 <Open6WorkPwm1>:
/*===============================================================================================*/
void Open6WorkPwm1(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
    TIM8->CCMR1 = 0x00006868;
 80016d4:	4b08      	ldr	r3, [pc, #32]	@ (80016f8 <Open6WorkPwm1+0x28>)
 80016d6:	f646 0268 	movw	r2, #26728	@ 0x6868
 80016da:	619a      	str	r2, [r3, #24]
    TIM8->CCMR2 = 0x00006868;
 80016dc:	4b06      	ldr	r3, [pc, #24]	@ (80016f8 <Open6WorkPwm1+0x28>)
 80016de:	f646 0268 	movw	r2, #26728	@ 0x6868
 80016e2:	61da      	str	r2, [r3, #28]
    TIM8->CCER = 0x00001555;
 80016e4:	4b04      	ldr	r3, [pc, #16]	@ (80016f8 <Open6WorkPwm1+0x28>)
 80016e6:	f241 5255 	movw	r2, #5461	@ 0x1555
 80016ea:	621a      	str	r2, [r3, #32]
}
 80016ec:	bf00      	nop
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	40013400 	.word	0x40013400

080016fc <getSector>:
#include "pwm.h"

/*============================================================================*/
// theta is electric angle in radius
static void getSector(SvPwm *svPwm, float theta)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	ed87 0a00 	vstr	s0, [r7]
    svPwm->sector = (int)(floor(theta / _PI_3)) + 1;
 8001708:	edd7 7a00 	vldr	s15, [r7]
 800170c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001748 <getSector+0x4c>
 8001710:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001714:	ee16 0a90 	vmov	r0, s13
 8001718:	f7fe fee2 	bl	80004e0 <__aeabi_f2d>
 800171c:	4602      	mov	r2, r0
 800171e:	460b      	mov	r3, r1
 8001720:	ec43 2b10 	vmov	d0, r2, r3
 8001724:	f000 fb80 	bl	8001e28 <floor>
 8001728:	ec53 2b10 	vmov	r2, r3, d0
 800172c:	4610      	mov	r0, r2
 800172e:	4619      	mov	r1, r3
 8001730:	f7ff f9c8 	bl	8000ac4 <__aeabi_d2iz>
 8001734:	4603      	mov	r3, r0
 8001736:	b29b      	uxth	r3, r3
 8001738:	3301      	adds	r3, #1
 800173a:	b29a      	uxth	r2, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	80da      	strh	r2, [r3, #6]
}
 8001740:	bf00      	nop
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	3f860a92 	.word	0x3f860a92

0800174c <getXYZ>:
//  Uz = SinÔºàŒ∏ - 60Ôºâ
//     = 1/2 SinŒ∏ - sqrt(3)/2 CosŒ∏
// theta is electric angle in radius
/*============================================================================*/
static void getXYZ(SvPwm *svPwm, float theta)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	ed87 0a00 	vstr	s0, [r7]
    svPwm->X = _sin(theta);
 8001758:	ed97 0a00 	vldr	s0, [r7]
 800175c:	f7ff fe50 	bl	8001400 <_sin>
 8001760:	eef0 7a40 	vmov.f32	s15, s0
 8001764:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001768:	ee17 3a90 	vmov	r3, s15
 800176c:	b21a      	sxth	r2, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	801a      	strh	r2, [r3, #0]
    svPwm->Y = _sin(theta + _PI_3);
 8001772:	edd7 7a00 	vldr	s15, [r7]
 8001776:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80017c8 <getXYZ+0x7c>
 800177a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800177e:	eeb0 0a67 	vmov.f32	s0, s15
 8001782:	f7ff fe3d 	bl	8001400 <_sin>
 8001786:	eef0 7a40 	vmov.f32	s15, s0
 800178a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800178e:	ee17 3a90 	vmov	r3, s15
 8001792:	b21a      	sxth	r2, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	805a      	strh	r2, [r3, #2]
    svPwm->Z = _sin(theta - _PI_3);
 8001798:	edd7 7a00 	vldr	s15, [r7]
 800179c:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80017c8 <getXYZ+0x7c>
 80017a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017a4:	eeb0 0a67 	vmov.f32	s0, s15
 80017a8:	f7ff fe2a 	bl	8001400 <_sin>
 80017ac:	eef0 7a40 	vmov.f32	s15, s0
 80017b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017b4:	ee17 3a90 	vmov	r3, s15
 80017b8:	b21a      	sxth	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	809a      	strh	r2, [r3, #4]
}
 80017be:	bf00      	nop
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	3f860a92 	.word	0x3f860a92

080017cc <vectorActionTimeCalculate>:
/*============================================================================*/
// TcOUt = (T - Ta - Tb)/4
// TbOut = Tb /2 + TcOut
// TaOut = Ta/2 + TbOut
static void vectorActionTimeCalculate(SvPwm *svPwm, float percent, float a, float b)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b087      	sub	sp, #28
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	ed87 0a02 	vstr	s0, [r7, #8]
 80017d8:	edc7 0a01 	vstr	s1, [r7, #4]
 80017dc:	ed87 1a00 	vstr	s2, [r7]

    float Ta, Tb;

    if (a < 0)
 80017e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80017e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ec:	d502      	bpl.n	80017f4 <vectorActionTimeCalculate+0x28>
        a = 0;
 80017ee:	f04f 0300 	mov.w	r3, #0
 80017f2:	607b      	str	r3, [r7, #4]
    if (b < 0)
 80017f4:	edd7 7a00 	vldr	s15, [r7]
 80017f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001800:	d502      	bpl.n	8001808 <vectorActionTimeCalculate+0x3c>
        b = 0;
 8001802:	f04f 0300 	mov.w	r3, #0
 8001806:	603b      	str	r3, [r7, #0]

    if (percent > svPwm->percentMax)
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	891b      	ldrh	r3, [r3, #8]
 800180c:	ee07 3a90 	vmov	s15, r3
 8001810:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001814:	ed97 7a02 	vldr	s14, [r7, #8]
 8001818:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800181c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001820:	dd07      	ble.n	8001832 <vectorActionTimeCalculate+0x66>
        percent = svPwm->percentMax;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	891b      	ldrh	r3, [r3, #8]
 8001826:	ee07 3a90 	vmov	s15, r3
 800182a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800182e:	edc7 7a02 	vstr	s15, [r7, #8]

    Ta = percent * PWM_PERIOD_VALUE * a;
 8001832:	edd7 7a02 	vldr	s15, [r7, #8]
 8001836:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80018ec <vectorActionTimeCalculate+0x120>
 800183a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800183e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001846:	edc7 7a05 	vstr	s15, [r7, #20]
    Tb = percent * PWM_PERIOD_VALUE * b;
 800184a:	edd7 7a02 	vldr	s15, [r7, #8]
 800184e:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80018ec <vectorActionTimeCalculate+0x120>
 8001852:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001856:	ed97 7a00 	vldr	s14, [r7]
 800185a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800185e:	edc7 7a04 	vstr	s15, [r7, #16]

    svPwm->TcOut = (PWM_PERIOD_VALUE - Ta - Tb) / 4.0f;
 8001862:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80018ec <vectorActionTimeCalculate+0x120>
 8001866:	edd7 7a05 	vldr	s15, [r7, #20]
 800186a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800186e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001872:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001876:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800187a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800187e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001882:	ee17 3a90 	vmov	r3, s15
 8001886:	b29a      	uxth	r2, r3
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	825a      	strh	r2, [r3, #18]
    svPwm->TbOut = Tb / 2.0f + svPwm->TcOut;
 800188c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001890:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001894:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	8a5b      	ldrh	r3, [r3, #18]
 800189c:	ee07 3a90 	vmov	s15, r3
 80018a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018ac:	ee17 3a90 	vmov	r3, s15
 80018b0:	b29a      	uxth	r2, r3
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	821a      	strh	r2, [r3, #16]
    svPwm->TaOut = Ta / 2.0f + svPwm->TbOut;
 80018b6:	edd7 7a05 	vldr	s15, [r7, #20]
 80018ba:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80018be:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	8a1b      	ldrh	r3, [r3, #16]
 80018c6:	ee07 3a90 	vmov	s15, r3
 80018ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018d6:	ee17 3a90 	vmov	r3, s15
 80018da:	b29a      	uxth	r2, r3
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	81da      	strh	r2, [r3, #14]
}
 80018e0:	bf00      	nop
 80018e2:	371c      	adds	r7, #28
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr
 80018ec:	45c80000 	.word	0x45c80000

080018f0 <setPhaseVoltage>:

/*============================================================================*/
static void setPhaseVoltage(SvPwm *svPwm, float percent)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b086      	sub	sp, #24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	ed87 0a00 	vstr	s0, [r7]
    float ccr1, ccr2, ccr3, ccrMax;

    switch (svPwm->sector)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	88db      	ldrh	r3, [r3, #6]
 8001900:	3b01      	subs	r3, #1
 8001902:	2b05      	cmp	r3, #5
 8001904:	f200 8136 	bhi.w	8001b74 <setPhaseVoltage+0x284>
 8001908:	a201      	add	r2, pc, #4	@ (adr r2, 8001910 <setPhaseVoltage+0x20>)
 800190a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800190e:	bf00      	nop
 8001910:	08001929 	.word	0x08001929
 8001914:	0800198b 	.word	0x0800198b
 8001918:	080019eb 	.word	0x080019eb
 800191c:	08001a4d 	.word	0x08001a4d
 8001920:	08001aaf 	.word	0x08001aaf
 8001924:	08001b13 	.word	0x08001b13
    {
    case 1: // Ta == T1  Tb == T2   T1 == M * T * (-Z)     T2 == M * T * X
        vectorActionTimeCalculate(svPwm, percent, -(svPwm->Z), svPwm->X);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800192e:	425b      	negs	r3, r3
 8001930:	ee07 3a90 	vmov	s15, r3
 8001934:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800193e:	ee07 3a10 	vmov	s14, r3
 8001942:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001946:	eeb0 1a47 	vmov.f32	s2, s14
 800194a:	eef0 0a67 	vmov.f32	s1, s15
 800194e:	ed97 0a00 	vldr	s0, [r7]
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f7ff ff3a 	bl	80017cc <vectorActionTimeCalculate>
        ccr1 = svPwm->TaOut;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	89db      	ldrh	r3, [r3, #14]
 800195c:	ee07 3a90 	vmov	s15, r3
 8001960:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001964:	edc7 7a05 	vstr	s15, [r7, #20]
        ccr2 = svPwm->TbOut;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	8a1b      	ldrh	r3, [r3, #16]
 800196c:	ee07 3a90 	vmov	s15, r3
 8001970:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001974:	edc7 7a04 	vstr	s15, [r7, #16]
        ccr3 = svPwm->TcOut;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	8a5b      	ldrh	r3, [r3, #18]
 800197c:	ee07 3a90 	vmov	s15, r3
 8001980:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001984:	edc7 7a03 	vstr	s15, [r7, #12]
        break;
 8001988:	e0f5      	b.n	8001b76 <setPhaseVoltage+0x286>

    case 2: // Ta == T3  Tb == T2    T3 == M * T * Z     T2 == M * T * Y
        vectorActionTimeCalculate(svPwm, percent, svPwm->Z, svPwm->Y);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001990:	ee07 3a90 	vmov	s15, r3
 8001994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800199e:	ee07 3a10 	vmov	s14, r3
 80019a2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80019a6:	eeb0 1a47 	vmov.f32	s2, s14
 80019aa:	eef0 0a67 	vmov.f32	s1, s15
 80019ae:	ed97 0a00 	vldr	s0, [r7]
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	f7ff ff0a 	bl	80017cc <vectorActionTimeCalculate>
        ccr1 = svPwm->TbOut;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	8a1b      	ldrh	r3, [r3, #16]
 80019bc:	ee07 3a90 	vmov	s15, r3
 80019c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019c4:	edc7 7a05 	vstr	s15, [r7, #20]
        ccr2 = svPwm->TaOut;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	89db      	ldrh	r3, [r3, #14]
 80019cc:	ee07 3a90 	vmov	s15, r3
 80019d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019d4:	edc7 7a04 	vstr	s15, [r7, #16]
        ccr3 = svPwm->TcOut;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	8a5b      	ldrh	r3, [r3, #18]
 80019dc:	ee07 3a90 	vmov	s15, r3
 80019e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019e4:	edc7 7a03 	vstr	s15, [r7, #12]
        break;
 80019e8:	e0c5      	b.n	8001b76 <setPhaseVoltage+0x286>

    case 3: // Ta == T3  Tb == T4  T3 == M * T * X  T4 == M * T * (-Y)
        vectorActionTimeCalculate(svPwm, percent, svPwm->X, -(svPwm->Y));
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019f0:	ee07 3a90 	vmov	s15, r3
 80019f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019fe:	425b      	negs	r3, r3
 8001a00:	ee07 3a10 	vmov	s14, r3
 8001a04:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001a08:	eeb0 1a47 	vmov.f32	s2, s14
 8001a0c:	eef0 0a67 	vmov.f32	s1, s15
 8001a10:	ed97 0a00 	vldr	s0, [r7]
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f7ff fed9 	bl	80017cc <vectorActionTimeCalculate>
        ccr1 = svPwm->TcOut;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	8a5b      	ldrh	r3, [r3, #18]
 8001a1e:	ee07 3a90 	vmov	s15, r3
 8001a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a26:	edc7 7a05 	vstr	s15, [r7, #20]
        ccr2 = svPwm->TaOut;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	89db      	ldrh	r3, [r3, #14]
 8001a2e:	ee07 3a90 	vmov	s15, r3
 8001a32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a36:	edc7 7a04 	vstr	s15, [r7, #16]
        ccr3 = svPwm->TbOut;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	8a1b      	ldrh	r3, [r3, #16]
 8001a3e:	ee07 3a90 	vmov	s15, r3
 8001a42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a46:	edc7 7a03 	vstr	s15, [r7, #12]
        break;
 8001a4a:	e094      	b.n	8001b76 <setPhaseVoltage+0x286>

    case 4: // Ta == T5  Tb == T4   T5 == M * T * (-X)  T4 == M * T * Z
        vectorActionTimeCalculate(svPwm, percent, -(svPwm->X), svPwm->Z);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a52:	425b      	negs	r3, r3
 8001a54:	ee07 3a90 	vmov	s15, r3
 8001a58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a62:	ee07 3a10 	vmov	s14, r3
 8001a66:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001a6a:	eeb0 1a47 	vmov.f32	s2, s14
 8001a6e:	eef0 0a67 	vmov.f32	s1, s15
 8001a72:	ed97 0a00 	vldr	s0, [r7]
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f7ff fea8 	bl	80017cc <vectorActionTimeCalculate>
        ccr1 = svPwm->TcOut;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	8a5b      	ldrh	r3, [r3, #18]
 8001a80:	ee07 3a90 	vmov	s15, r3
 8001a84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a88:	edc7 7a05 	vstr	s15, [r7, #20]
        ccr2 = svPwm->TbOut;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	8a1b      	ldrh	r3, [r3, #16]
 8001a90:	ee07 3a90 	vmov	s15, r3
 8001a94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a98:	edc7 7a04 	vstr	s15, [r7, #16]
        ccr3 = svPwm->TaOut;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	89db      	ldrh	r3, [r3, #14]
 8001aa0:	ee07 3a90 	vmov	s15, r3
 8001aa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aa8:	edc7 7a03 	vstr	s15, [r7, #12]
        break;
 8001aac:	e063      	b.n	8001b76 <setPhaseVoltage+0x286>

    case 5: // Ta == T5  Tb == T6    T5 == M * T * (-Y)  T6 == M * T * (-Z)
        vectorActionTimeCalculate(svPwm, percent, -(svPwm->Y), -(svPwm->Z));
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ab4:	425b      	negs	r3, r3
 8001ab6:	ee07 3a90 	vmov	s15, r3
 8001aba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ac4:	425b      	negs	r3, r3
 8001ac6:	ee07 3a10 	vmov	s14, r3
 8001aca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001ace:	eeb0 1a47 	vmov.f32	s2, s14
 8001ad2:	eef0 0a67 	vmov.f32	s1, s15
 8001ad6:	ed97 0a00 	vldr	s0, [r7]
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f7ff fe76 	bl	80017cc <vectorActionTimeCalculate>
        ccr1 = svPwm->TbOut;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	8a1b      	ldrh	r3, [r3, #16]
 8001ae4:	ee07 3a90 	vmov	s15, r3
 8001ae8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aec:	edc7 7a05 	vstr	s15, [r7, #20]
        ccr2 = svPwm->TcOut;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	8a5b      	ldrh	r3, [r3, #18]
 8001af4:	ee07 3a90 	vmov	s15, r3
 8001af8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001afc:	edc7 7a04 	vstr	s15, [r7, #16]
        ccr3 = svPwm->TaOut;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	89db      	ldrh	r3, [r3, #14]
 8001b04:	ee07 3a90 	vmov	s15, r3
 8001b08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b0c:	edc7 7a03 	vstr	s15, [r7, #12]
        break;
 8001b10:	e031      	b.n	8001b76 <setPhaseVoltage+0x286>

    case 6: // Ta == T1  Tb == T6  T1 == M * T * Y   T6 == M * T * (-X)
        vectorActionTimeCalculate(svPwm, percent, svPwm->Y, -(svPwm->X));
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001b18:	ee07 3a90 	vmov	s15, r3
 8001b1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b26:	425b      	negs	r3, r3
 8001b28:	ee07 3a10 	vmov	s14, r3
 8001b2c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001b30:	eeb0 1a47 	vmov.f32	s2, s14
 8001b34:	eef0 0a67 	vmov.f32	s1, s15
 8001b38:	ed97 0a00 	vldr	s0, [r7]
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f7ff fe45 	bl	80017cc <vectorActionTimeCalculate>
        ccr1 = svPwm->TaOut;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	89db      	ldrh	r3, [r3, #14]
 8001b46:	ee07 3a90 	vmov	s15, r3
 8001b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b4e:	edc7 7a05 	vstr	s15, [r7, #20]
        ccr2 = svPwm->TcOut;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	8a5b      	ldrh	r3, [r3, #18]
 8001b56:	ee07 3a90 	vmov	s15, r3
 8001b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b5e:	edc7 7a04 	vstr	s15, [r7, #16]
        ccr3 = svPwm->TbOut;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	8a1b      	ldrh	r3, [r3, #16]
 8001b66:	ee07 3a90 	vmov	s15, r3
 8001b6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b6e:	edc7 7a03 	vstr	s15, [r7, #12]
        break;
 8001b72:	e000      	b.n	8001b76 <setPhaseVoltage+0x286>

    default:
        break;
 8001b74:	bf00      	nop
    }

    // ÈôêÂà∂ÊúÄÂ∞èÂç†Á©∫ÊØî
    if (ccr1 < DEAD_TIME)
 8001b76:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b7a:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8001c54 <setPhaseVoltage+0x364>
 8001b7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b86:	d502      	bpl.n	8001b8e <setPhaseVoltage+0x29e>
        ccr1 = DEAD_TIME;
 8001b88:	f04f 4387 	mov.w	r3, #1132462080	@ 0x43800000
 8001b8c:	617b      	str	r3, [r7, #20]
    if (ccr2 < DEAD_TIME)
 8001b8e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b92:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001c54 <setPhaseVoltage+0x364>
 8001b96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b9e:	d502      	bpl.n	8001ba6 <setPhaseVoltage+0x2b6>
        ccr2 = DEAD_TIME;
 8001ba0:	f04f 4387 	mov.w	r3, #1132462080	@ 0x43800000
 8001ba4:	613b      	str	r3, [r7, #16]
    if (ccr3 < DEAD_TIME)
 8001ba6:	edd7 7a03 	vldr	s15, [r7, #12]
 8001baa:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001c54 <setPhaseVoltage+0x364>
 8001bae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb6:	d502      	bpl.n	8001bbe <setPhaseVoltage+0x2ce>
        ccr3 = DEAD_TIME;
 8001bb8:	f04f 4387 	mov.w	r3, #1132462080	@ 0x43800000
 8001bbc:	60fb      	str	r3, [r7, #12]
    // ÈôêÂà∂ÊúÄÂ§ßÂç†Á©∫ÊØî
    ccrMax = (PWM_PERIOD_VALUE >> 1) - DEAD_TIME;
 8001bbe:	4b26      	ldr	r3, [pc, #152]	@ (8001c58 <setPhaseVoltage+0x368>)
 8001bc0:	60bb      	str	r3, [r7, #8]

    if (ccr1 > ccrMax)
 8001bc2:	ed97 7a05 	vldr	s14, [r7, #20]
 8001bc6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd2:	dd01      	ble.n	8001bd8 <setPhaseVoltage+0x2e8>
        ccr1 = ccrMax;
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	617b      	str	r3, [r7, #20]
    if (ccr2 > ccrMax)
 8001bd8:	ed97 7a04 	vldr	s14, [r7, #16]
 8001bdc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001be0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001be8:	dd01      	ble.n	8001bee <setPhaseVoltage+0x2fe>
        ccr2 = ccrMax;
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	613b      	str	r3, [r7, #16]
    if (ccr3 > ccrMax)
 8001bee:	ed97 7a03 	vldr	s14, [r7, #12]
 8001bf2:	edd7 7a02 	vldr	s15, [r7, #8]
 8001bf6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bfe:	dd01      	ble.n	8001c04 <setPhaseVoltage+0x314>
        ccr3 = ccrMax;
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	60fb      	str	r3, [r7, #12]

    svPwm->CCR1 = ccr1;
 8001c04:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c0c:	ee17 3a90 	vmov	r3, s15
 8001c10:	b29a      	uxth	r2, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	829a      	strh	r2, [r3, #20]
    svPwm->CCR2 = ccr2;
 8001c16:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c1e:	ee17 3a90 	vmov	r3, s15
 8001c22:	b29a      	uxth	r2, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	82da      	strh	r2, [r3, #22]
    svPwm->CCR3 = ccr3;
 8001c28:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c30:	ee17 3a90 	vmov	r3, s15
 8001c34:	b29a      	uxth	r2, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	831a      	strh	r2, [r3, #24]

    svPwm->setPwm(svPwm->CCR1, svPwm->CCR2, svPwm->CCR3);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	69db      	ldr	r3, [r3, #28]
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	8a90      	ldrh	r0, [r2, #20]
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	8ad1      	ldrh	r1, [r2, #22]
 8001c46:	687a      	ldr	r2, [r7, #4]
 8001c48:	8b12      	ldrh	r2, [r2, #24]
 8001c4a:	4798      	blx	r3
}
 8001c4c:	bf00      	nop
 8001c4e:	3718      	adds	r7, #24
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	43800000 	.word	0x43800000
 8001c58:	45380000 	.word	0x45380000

08001c5c <setSvPwm>:

void setSvPwm(SvPwm *svPwm, float percent, float theta)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c68:	edc7 0a01 	vstr	s1, [r7, #4]
    getSector(svPwm, theta);
 8001c6c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001c70:	68f8      	ldr	r0, [r7, #12]
 8001c72:	f7ff fd43 	bl	80016fc <getSector>
    getXYZ(svPwm, theta);
 8001c76:	ed97 0a01 	vldr	s0, [r7, #4]
 8001c7a:	68f8      	ldr	r0, [r7, #12]
 8001c7c:	f7ff fd66 	bl	800174c <getXYZ>
    setPhaseVoltage(svPwm, percent);
 8001c80:	ed97 0a02 	vldr	s0, [r7, #8]
 8001c84:	68f8      	ldr	r0, [r7, #12]
 8001c86:	f7ff fe33 	bl	80018f0 <setPhaseVoltage>
 8001c8a:	bf00      	nop
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
	...

08001c94 <dealPerMs>:
±Rtxö.+@ïu'îﬂt¿;˜&]ëﬂ€ö»SJë˚oî±*¥ã∞˘5ÄXçÇ/Òf…€^fõSﬁ<Fﬁ∆t0∞§üe`ŸõH9K1u∞⁄≥ÀñQÜrlÃ∫©ó≠≠+f”>:ØÁÃüs‰`@òaˆà¶¬±RãÀ´+B´é·)ıJüª¸W	Õ<´√™2=‰}Ïë–rÏ?
}ëc	=p!w¬÷6fp9ãen$E‡ø>TÕÛ7–Tôœ—≈	’πBw[t√)u=
Èx©7yÜ%~◊ï
ﬂUÛ;â‹Û«EçÉ∂P˝Ë?ïm[ıH >ë0[Üî—o∂#Ïãã$¨|ˇxÇàM`bx1Îïd”¥ö™té†œéKπ˜öˆ≠æÍøÁ‘dÌ‚-Æ‘]ºYãn`bº,ˇLdƒÛ‰ŒØäÚπ
àäLQH=	:Ê="ˆÜl•≤“¨<‹¢<M#Ù–˘µ€†DíoZsñ0€ß∂∂‹Sn_ê-Ù-¶	©Ö‘Ê`”ˇl >?ŸÜV·g–πjJ$dñÂF$wé…]0?zï\*í˜
›Ÿÿz´5NLœN·ÿH÷˚4øN¢·äks⁄j◊#G~é∫h)fúpõV†˝ g|’ckÉÌµ @sZ∏Z%–ÛBR§!SQÔç2\
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
ãû
± D◊”ó^¢&1&ÁÒª
∫ôÊ[ ø rD	¢∫ÚﬁÓ:Éâx~GNû≤ú⁄Yñ0JK ∞œV˙e?=ó~˚Ñ…Œƒ…ÁU˝A
 8001c98:	4b40      	ldr	r3, [pc, #256]	@ (8001d9c <dealPerMs+0x108>)
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	b2da      	uxtb	r2, r3
 8001ca0:	4b3e      	ldr	r3, [pc, #248]	@ (8001d9c <dealPerMs+0x108>)
 8001ca2:	701a      	strb	r2, [r3, #0]
 8001ca4:	4b3d      	ldr	r3, [pc, #244]	@ (8001d9c <dealPerMs+0x108>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b04      	cmp	r3, #4
 8001caa:	d905      	bls.n	8001cb8 <dealPerMs+0x24>
ıñΩΩ¨‚íRÜ¶S-5
$˘ƒ°"|˙—≠ûπ	˙B@?o@{ÛŒ≤130o_0}‡và0Ôè”9Å
 8001cac:	4b3b      	ldr	r3, [pc, #236]	@ (8001d9c <dealPerMs+0x108>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	701a      	strb	r2, [r3, #0]
WŸ©n{JïR∑^Pi⁄ Âª©‚0”gD ,Å€ﬂ˘Èc∂CÙâ(øT?ü'°—†–√›_˙<!·Ú"DEÔsÌõ
 8001cb2:	4b3b      	ldr	r3, [pc, #236]	@ (8001da0 <dealPerMs+0x10c>)
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	701a      	strb	r2, [r3, #0]
ﬁ+:lç%©Ú‚E*’ä¨ZÈuKÿ ÉZ8˘euπj
›ALê∂Ø¡¸%áiÇoNŒ¸—ì÷.B©å∞<˝‹
Ò âTJ¨c‰ßßÖ9çz
 8001cb8:	4b3a      	ldr	r3, [pc, #232]	@ (8001da4 <dealPerMs+0x110>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	b2da      	uxtb	r2, r3
 8001cc0:	4b38      	ldr	r3, [pc, #224]	@ (8001da4 <dealPerMs+0x110>)
 8001cc2:	701a      	strb	r2, [r3, #0]
 8001cc4:	4b37      	ldr	r3, [pc, #220]	@ (8001da4 <dealPerMs+0x110>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	2b09      	cmp	r3, #9
 8001cca:	d905      	bls.n	8001cd8 <dealPerMs+0x44>
J][œ»}JÂ–ß`„Úô–!±€$CµõÄ¨ËR0#!#•\ûdi	’ÅI˛Ú@Öƒ ÖÃsu]ÿµWi≥{;Iûjxx‡Â}&Y—©ÜzrÕ⁄⁄LäÓ¥‰YÕÅbU‚Âé/*Ì«ù|ıë ¸ŸòÖ‰{OˇCDiö7onOÓ$|€t¥ùF“~∂%¡|Ê¡_™¶9¥¸¡çíÜyô†bçir=ÛıH…MM7ıá√‘˜Pƒs9≥4±OD2H∆©ØAãπáyehcVá#ÍíŸÌ
 pÍ7u_UÒd;9“j C<F¶¶ãÏm©∏ÍÙíÍªPÆ£¬˚Xƒ NëÒV—¨ù
 8001ccc:	4b35      	ldr	r3, [pc, #212]	@ (8001da4 <dealPerMs+0x110>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	701a      	strb	r2, [r3, #0]
VÉW˜_ÀÃBíµC-íøòFÜh⁄…ÛŒp∂wŸ#	÷’Äô°úE{“l¶ê[ÓRÜBÏcßö©ª>6±@T®4ÍqﬁÀìËeUKºÕ;ìﬁÑÃT;¨ ‹±'\Ê;haôﬂ√!_W\Åjç•2∏CŸ—Ä+1ÕÎ˙Ô7$DÇÊàs'∆K"B˘¬1ßﬁ≤#†Å8a(úrÜmÖ*Åô√ñ[¸eï•pr©CñG©]†)Ωhd^T›<^ÜÉcÖ#†…Å±∆p¢,$84+Ø‰èWŸñS !≤uÓ$É0Ápg°¸π):E_∆ºV6≥!cÒ=3Á`Ïhú0¸5°üê ßıiÿ%“≠âi/ôµ&¯ì:≤eÁr„7klÄ®dƒb˛ÅÉ¡ÏZpàZØ*ƒÇõx5b≥%‘ØZ•¨}&»¬≤g≠Æ_úT¶]'‚∞y·ùŒ÷åñíãŸtäi‡ KÎ±ÍS*EàÑ∆ª1§fJ∆v¬^ë4!jÏù0QUÛ)ûÿ⁄≈‚x]^¢Y√à¸içë˝∏Ãl˘∞3fÄyÈÈe®±˙_á±O¸îÀﬂüºÓb(lƒ#ü#∆K€^–Ämv€Ì∞Æ”ıõ'*¡ë‘·¨¡íá_¯Re™áÌcmx◊©Q5¸rA…£¯:∞?[Q?\ÉvÂ‹⁄=¥ÃËu$ûÜa{ÇÃÑ"¿AÊáöÁ·,†i
 8001cd2:	4b35      	ldr	r3, [pc, #212]	@ (8001da8 <dealPerMs+0x114>)
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	701a      	strb	r2, [r3, #0]
Æc‚o~t∆\Ê„√oãÁ˛©–kíò]fxÇºE…j»`Ô<%Àïœ€qATﬁ;∆Ü~Ÿå¶ﬁ€√è!R´\ƒ°di€%!¿,ï†'b`ÈŒË•ª1Ü*◊NcıåÔõßT˝bJØñ],¨£Œ—ûÊ"•J&U≥•jÂ˙9K9u2Éå£.,≠»)>.%‘Q¿ãÏYRçÊñdS∏:üir^<%'ˇ›s†õ∂‰•ú^‡ªìhS;Õ„~íD
p©ä±ÜC±†HhÛ"ˆ˘F‹®}\#44Ô2√áXπ´lH≤‡KO4±•iÍ—c=<úXË˜ÌôDaÂèBÍ¥j€˜ΩÏp
∂PnÚÀOˆ'°.Òµ
 8001cd8:	4b34      	ldr	r3, [pc, #208]	@ (8001dac <dealPerMs+0x118>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	3301      	adds	r3, #1
 8001cde:	b2da      	uxtb	r2, r3
 8001ce0:	4b32      	ldr	r3, [pc, #200]	@ (8001dac <dealPerMs+0x118>)
 8001ce2:	701a      	strb	r2, [r3, #0]
 8001ce4:	4b31      	ldr	r3, [pc, #196]	@ (8001dac <dealPerMs+0x118>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	2b13      	cmp	r3, #19
 8001cea:	d905      	bls.n	8001cf8 <dealPerMs+0x64>
º⁄8†ò´,6O“kº[2t?m≥OIÊkâáèûGã¿
∏NeU◊sdnr∏ë÷Ê{¨®TÔÆäæE⁄73¿›Ï´bÜã’]˙yeŒ'©Úß˚\¥ç#‰ál5 ÍxI„6d!Ï	ÙÕäöK=ÇH›∑Ó¡—}AKâ©¯"Úâ0∂ëVÄ'	cy‹;P§Â˙Ú0ï’ÔîG∏{Uh∞ånû`ëëŒ›F;√Äa¿„)ä#=¿©•@ÚÿXXÒ—f÷è#èZ∆§ÖÎM¥(@v∞ÚK∑jò÷x≈é]U„πCcO]iEïhëQ,‘õêiÿˇèÿ£Ál›nï⁄®À‹ÈaË¡ZYcÏ¬ÇI„ë◊^x4!ƒk+ÓpkÈ≤}7,…GmõU·ƒÚ
 8001cec:	4b2f      	ldr	r3, [pc, #188]	@ (8001dac <dealPerMs+0x118>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	701a      	strb	r2, [r3, #0]
äBΩÚm\l¯¨∆÷ü}s∂Wà®
 8001cf2:	4b2f      	ldr	r3, [pc, #188]	@ (8001db0 <dealPerMs+0x11c>)
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	701a      	strb	r2, [r3, #0]
ı7!5—ã}géîä›A-j"éJ)'s=œ>î}á∏h9Ü±„[Ìﬂ›≤≥.£%ﬁ™úEyÇá:ÙLú1óCI=jlÑß<‘∫U™ûmı”Ä◊´ë}/°±DúÆ>V˙&ÉÄ¶ãÑ-%	[æ)_b~Íˇ¸ƒ4ô/£··%Ú<∑pb¿.’õÒK›ü∞Q(úbπ5î˝(zU0À¸Iezeÿ’ÕÕÓ—∆ãd†F6¿ZòπñT´yòBî¥Ô_l%¶!SµÊô:8Í∂G˚Ÿ
.9£U˙œ˝)÷¿ßøÉŒû≠Ög	ÎÇS˚€îˇÉÖ.<…Ó∞¥≈È©ﬂbWiäX›_©≤∞å√ﬁ◊åc∂á =§b'x®–a≤W"J8ëÛn≠‚(9°É^˝dNﬂ´[ÍTØj€9≠ÙìûÕ/Ò)ôm∞egÚ˝(&∂πTÜEêÒ¨·˘M/kÛ÷§™&u	<hr≠·o3Óóg1ŒÆ°y%J–ñÙÄƒÓ0Æº)"9Öµ#ÜƒÚÁõÂÛ&â_‹ ËÂX˜ÆÊs$[cN^=f}◊
Ó˜,±èõ!Øv[A‚˛ê~ô‹)•‹/2≠#x÷ Ù4sßyÀ«⁄œâœ #∏K∏qkÏO¿t°¸nû¯úíuzV‰£SèÏ¢Ñ˝æ
 8001cf8:	4b2e      	ldr	r3, [pc, #184]	@ (8001db4 <dealPerMs+0x120>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	4b2c      	ldr	r3, [pc, #176]	@ (8001db4 <dealPerMs+0x120>)
 8001d02:	701a      	strb	r2, [r3, #0]
 8001d04:	4b2b      	ldr	r3, [pc, #172]	@ (8001db4 <dealPerMs+0x120>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b1d      	cmp	r3, #29
 8001d0a:	d905      	bls.n	8001d18 <dealPerMs+0x84>
Ûòˇ¬îymëo≠∆k”ÜFÓ>*PÎzÆLG`Ω÷∂g®dﬂv⁄ô´[d8ƒ11f≈∏¸Ødyõ˝Ùßrw›eƒƒ¢ç[h∂SßØËå^
ŒÆ„ÌcBOmòÎ{%œ"$∑vRæ±kÑ∆È‹RpƒÆ%ÖFÓŸÎ\ í)îÓ}⁄<ëˇ‰ˆÁ˚Â0änjﬂ»ÄÔE-}§•∏Iá¥k›5Ω(ÜÎOüÃñ∂ÿ∆¶†‰∞p¨2∞◊{$^ˆâ¥zÉÄ3fp~P`ΩZÒkáÇ®C:a˝¿@ïxﬁiÅ6J
 8001d0c:	4b29      	ldr	r3, [pc, #164]	@ (8001db4 <dealPerMs+0x120>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	701a      	strb	r2, [r3, #0]
÷~¶ÜX¯Dß.›a&ëZ-œçádé‘c%Òd≈ƒ"úáG5√*(K'\Éh2äÉ¸”/÷¢˝®˜ÆÅ¨
 8001d12:	4b29      	ldr	r3, [pc, #164]	@ (8001db8 <dealPerMs+0x124>)
 8001d14:	2201      	movs	r2, #1
 8001d16:	701a      	strb	r2, [r3, #0]
 'ö»wÃ"ÀéÆ§k¥z!„≥;iÑí:∫«cÓ:<&Œ0
	´¿y‘+®`Ó[1¯/àqŒ¬wg≤w( q¸à•±ÖX˙Èπ®b˛û?k†7Íkä≠¬Ä§?íÖÆ·{xøÍ+D.º|nÁæ¢ÍFjv~˙ﬁ/p!ºA@I´°“x&ùÎëH ï≤›Ô¶∂∑o™∂Œ%,è ˜pú9,#È“´HﬁfŸg≈ÌôH7Á{GVòu#A'>&ªï
>^IÍµ
 8001d18:	4b28      	ldr	r3, [pc, #160]	@ (8001dbc <dealPerMs+0x128>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	b2da      	uxtb	r2, r3
 8001d20:	4b26      	ldr	r3, [pc, #152]	@ (8001dbc <dealPerMs+0x128>)
 8001d22:	701a      	strb	r2, [r3, #0]
 8001d24:	4b25      	ldr	r3, [pc, #148]	@ (8001dbc <dealPerMs+0x128>)
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	2b63      	cmp	r3, #99	@ 0x63
 8001d2a:	d905      	bls.n	8001d38 <dealPerMs+0xa4>
 8001d2c:	4b23      	ldr	r3, [pc, #140]	@ (8001dbc <dealPerMs+0x128>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	701a      	strb	r2, [r3, #0]
 8001d32:	4b23      	ldr	r3, [pc, #140]	@ (8001dc0 <dealPerMs+0x12c>)
 8001d34:	2201      	movs	r2, #1
 8001d36:	701a      	strb	r2, [r3, #0]
 8001d38:	4b22      	ldr	r3, [pc, #136]	@ (8001dc4 <dealPerMs+0x130>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	4a21      	ldr	r2, [pc, #132]	@ (8001dc4 <dealPerMs+0x130>)
 8001d40:	6013      	str	r3, [r2, #0]
 8001d42:	4b20      	ldr	r3, [pc, #128]	@ (8001dc4 <dealPerMs+0x130>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001d4a:	d305      	bcc.n	8001d58 <dealPerMs+0xc4>
 8001d4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc4 <dealPerMs+0x130>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc8 <dealPerMs+0x134>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	701a      	strb	r2, [r3, #0]
 8001d58:	4b1c      	ldr	r3, [pc, #112]	@ (8001dcc <dealPerMs+0x138>)
 8001d5a:	2232      	movs	r2, #50	@ 0x32
 8001d5c:	701a      	strb	r2, [r3, #0]
 8001d5e:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd0 <dealPerMs+0x13c>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	3301      	adds	r3, #1
 8001d64:	4a1a      	ldr	r2, [pc, #104]	@ (8001dd0 <dealPerMs+0x13c>)
 8001d66:	6013      	str	r3, [r2, #0]
 8001d68:	4b19      	ldr	r3, [pc, #100]	@ (8001dd0 <dealPerMs+0x13c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d70:	d305      	bcc.n	8001d7e <dealPerMs+0xea>
 8001d72:	4b17      	ldr	r3, [pc, #92]	@ (8001dd0 <dealPerMs+0x13c>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	4b16      	ldr	r3, [pc, #88]	@ (8001dd4 <dealPerMs+0x140>)
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	701a      	strb	r2, [r3, #0]
 8001d7e:	4b16      	ldr	r3, [pc, #88]	@ (8001dd8 <dealPerMs+0x144>)
 8001d80:	2201      	movs	r2, #1
 8001d82:	701a      	strb	r2, [r3, #0]
 8001d84:	4b15      	ldr	r3, [pc, #84]	@ (8001ddc <dealPerMs+0x148>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	b2da      	uxtb	r2, r3
 8001d8c:	4b13      	ldr	r3, [pc, #76]	@ (8001ddc <dealPerMs+0x148>)
 8001d8e:	701a      	strb	r2, [r3, #0]
 8001d90:	bf00      	nop
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	200000e8 	.word	0x200000e8
 8001da0:	200000e2 	.word	0x200000e2
 8001da4:	200000e9 	.word	0x200000e9
 8001da8:	200000e3 	.word	0x200000e3
 8001dac:	200000ea 	.word	0x200000ea
 8001db0:	200000e4 	.word	0x200000e4
 8001db4:	200000eb 	.word	0x200000eb
 8001db8:	200000e5 	.word	0x200000e5
 8001dbc:	200000ec 	.word	0x200000ec
 8001dc0:	200000e6 	.word	0x200000e6
 8001dc4:	200000f0 	.word	0x200000f0
 8001dc8:	200000e7 	.word	0x200000e7
 8001dcc:	200000e0 	.word	0x200000e0
 8001dd0:	200000dc 	.word	0x200000dc
 8001dd4:	200000d8 	.word	0x200000d8
 8001dd8:	200000d9 	.word	0x200000d9
 8001ddc:	200000e1 	.word	0x200000e1

08001de0 <__libc_init_array>:
 8001de0:	b570      	push	{r4, r5, r6, lr}
 8001de2:	4d0d      	ldr	r5, [pc, #52]	@ (8001e18 <__libc_init_array+0x38>)
 8001de4:	4c0d      	ldr	r4, [pc, #52]	@ (8001e1c <__libc_init_array+0x3c>)
 8001de6:	1b64      	subs	r4, r4, r5
 8001de8:	10a4      	asrs	r4, r4, #2
 8001dea:	2600      	movs	r6, #0
 8001dec:	42a6      	cmp	r6, r4
 8001dee:	d109      	bne.n	8001e04 <__libc_init_array+0x24>
 8001df0:	4d0b      	ldr	r5, [pc, #44]	@ (8001e20 <__libc_init_array+0x40>)
 8001df2:	4c0c      	ldr	r4, [pc, #48]	@ (8001e24 <__libc_init_array+0x44>)
 8001df4:	f000 f894 	bl	8001f20 <_init>
 8001df8:	1b64      	subs	r4, r4, r5
 8001dfa:	10a4      	asrs	r4, r4, #2
 8001dfc:	2600      	movs	r6, #0
 8001dfe:	42a6      	cmp	r6, r4
 8001e00:	d105      	bne.n	8001e0e <__libc_init_array+0x2e>
 8001e02:	bd70      	pop	{r4, r5, r6, pc}
 8001e04:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e08:	4798      	blx	r3
 8001e0a:	3601      	adds	r6, #1
 8001e0c:	e7ee      	b.n	8001dec <__libc_init_array+0xc>
 8001e0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e12:	4798      	blx	r3
 8001e14:	3601      	adds	r6, #1
 8001e16:	e7f2      	b.n	8001dfe <__libc_init_array+0x1e>
 8001e18:	08001f38 	.word	0x08001f38
 8001e1c:	08001f38 	.word	0x08001f38
 8001e20:	08001f38 	.word	0x08001f38
 8001e24:	08001f3c 	.word	0x08001f3c

08001e28 <floor>:
 8001e28:	ec51 0b10 	vmov	r0, r1, d0
 8001e2c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8001e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e34:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8001e38:	2e13      	cmp	r6, #19
 8001e3a:	460c      	mov	r4, r1
 8001e3c:	4605      	mov	r5, r0
 8001e3e:	4680      	mov	r8, r0
 8001e40:	dc34      	bgt.n	8001eac <floor+0x84>
 8001e42:	2e00      	cmp	r6, #0
 8001e44:	da17      	bge.n	8001e76 <floor+0x4e>
 8001e46:	a332      	add	r3, pc, #200	@ (adr r3, 8001f10 <floor+0xe8>)
 8001e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e4c:	f7fe f9ea 	bl	8000224 <__adddf3>
 8001e50:	2200      	movs	r2, #0
 8001e52:	2300      	movs	r3, #0
 8001e54:	f7fe fe2c 	bl	8000ab0 <__aeabi_dcmpgt>
 8001e58:	b150      	cbz	r0, 8001e70 <floor+0x48>
 8001e5a:	2c00      	cmp	r4, #0
 8001e5c:	da55      	bge.n	8001f0a <floor+0xe2>
 8001e5e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8001e62:	432c      	orrs	r4, r5
 8001e64:	2500      	movs	r5, #0
 8001e66:	42ac      	cmp	r4, r5
 8001e68:	4c2b      	ldr	r4, [pc, #172]	@ (8001f18 <floor+0xf0>)
 8001e6a:	bf08      	it	eq
 8001e6c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8001e70:	4621      	mov	r1, r4
 8001e72:	4628      	mov	r0, r5
 8001e74:	e023      	b.n	8001ebe <floor+0x96>
 8001e76:	4f29      	ldr	r7, [pc, #164]	@ (8001f1c <floor+0xf4>)
 8001e78:	4137      	asrs	r7, r6
 8001e7a:	ea01 0307 	and.w	r3, r1, r7
 8001e7e:	4303      	orrs	r3, r0
 8001e80:	d01d      	beq.n	8001ebe <floor+0x96>
 8001e82:	a323      	add	r3, pc, #140	@ (adr r3, 8001f10 <floor+0xe8>)
 8001e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e88:	f7fe f9cc 	bl	8000224 <__adddf3>
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	2300      	movs	r3, #0
 8001e90:	f7fe fe0e 	bl	8000ab0 <__aeabi_dcmpgt>
 8001e94:	2800      	cmp	r0, #0
 8001e96:	d0eb      	beq.n	8001e70 <floor+0x48>
 8001e98:	2c00      	cmp	r4, #0
 8001e9a:	bfbe      	ittt	lt
 8001e9c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8001ea0:	4133      	asrlt	r3, r6
 8001ea2:	18e4      	addlt	r4, r4, r3
 8001ea4:	ea24 0407 	bic.w	r4, r4, r7
 8001ea8:	2500      	movs	r5, #0
 8001eaa:	e7e1      	b.n	8001e70 <floor+0x48>
 8001eac:	2e33      	cmp	r6, #51	@ 0x33
 8001eae:	dd0a      	ble.n	8001ec6 <floor+0x9e>
 8001eb0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8001eb4:	d103      	bne.n	8001ebe <floor+0x96>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	460b      	mov	r3, r1
 8001eba:	f7fe f9b3 	bl	8000224 <__adddf3>
 8001ebe:	ec41 0b10 	vmov	d0, r0, r1
 8001ec2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001ec6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8001eca:	f04f 37ff 	mov.w	r7, #4294967295
 8001ece:	40df      	lsrs	r7, r3
 8001ed0:	4207      	tst	r7, r0
 8001ed2:	d0f4      	beq.n	8001ebe <floor+0x96>
 8001ed4:	a30e      	add	r3, pc, #56	@ (adr r3, 8001f10 <floor+0xe8>)
 8001ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eda:	f7fe f9a3 	bl	8000224 <__adddf3>
 8001ede:	2200      	movs	r2, #0
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f7fe fde5 	bl	8000ab0 <__aeabi_dcmpgt>
 8001ee6:	2800      	cmp	r0, #0
 8001ee8:	d0c2      	beq.n	8001e70 <floor+0x48>
 8001eea:	2c00      	cmp	r4, #0
 8001eec:	da0a      	bge.n	8001f04 <floor+0xdc>
 8001eee:	2e14      	cmp	r6, #20
 8001ef0:	d101      	bne.n	8001ef6 <floor+0xce>
 8001ef2:	3401      	adds	r4, #1
 8001ef4:	e006      	b.n	8001f04 <floor+0xdc>
 8001ef6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8001efa:	2301      	movs	r3, #1
 8001efc:	40b3      	lsls	r3, r6
 8001efe:	441d      	add	r5, r3
 8001f00:	4545      	cmp	r5, r8
 8001f02:	d3f6      	bcc.n	8001ef2 <floor+0xca>
 8001f04:	ea25 0507 	bic.w	r5, r5, r7
 8001f08:	e7b2      	b.n	8001e70 <floor+0x48>
 8001f0a:	2500      	movs	r5, #0
 8001f0c:	462c      	mov	r4, r5
 8001f0e:	e7af      	b.n	8001e70 <floor+0x48>
 8001f10:	8800759c 	.word	0x8800759c
 8001f14:	7e37e43c 	.word	0x7e37e43c
 8001f18:	bff00000 	.word	0xbff00000
 8001f1c:	000fffff 	.word	0x000fffff

08001f20 <_init>:
 8001f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f22:	bf00      	nop
 8001f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f26:	bc08      	pop	{r3}
 8001f28:	469e      	mov	lr, r3
 8001f2a:	4770      	bx	lr

08001f2c <_fini>:
 8001f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f2e:	bf00      	nop
 8001f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f32:	bc08      	pop	{r3}
 8001f34:	469e      	mov	lr, r3
 8001f36:	4770      	bx	lr
