{
  "design": {
    "design_info": {
      "boundary_crc": "0x39E822091C4FAABD",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../serial_manager.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "data_sampler_0": "",
      "debouncer_0": "",
      "edge_detector_0": "",
      "AXI4Stream_UART_0": "",
      "clk_wiz_0": "",
      "util_vector_logic_0": "",
      "data_out_0": ""
    },
    "interface_ports": {
      "usb_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "input_signal_0": {
        "direction": "I"
      },
      "data_in_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "dout_0": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "data_sampler_0": {
        "vlnv": "xilinx.com:module_ref:data_sampler:1.0",
        "xci_name": "design_1_data_sampler_0_0",
        "xci_path": "ip/design_1_data_sampler_0_0/design_1_data_sampler_0_0.xci",
        "inst_hier_path": "data_sampler_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_sampler",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "trigger": {
            "direction": "I"
          }
        }
      },
      "debouncer_0": {
        "vlnv": "xilinx.com:module_ref:debouncer:1.0",
        "xci_name": "design_1_debouncer_0_0",
        "xci_path": "ip/design_1_debouncer_0_0/design_1_debouncer_0_0.xci",
        "inst_hier_path": "debouncer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "debouncer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "input_signal": {
            "direction": "I"
          },
          "debounced": {
            "direction": "O"
          }
        }
      },
      "edge_detector_0": {
        "vlnv": "xilinx.com:module_ref:edge_detector:1.0",
        "xci_name": "design_1_edge_detector_0_0",
        "xci_path": "ip/design_1_edge_detector_0_0/design_1_edge_detector_0_0.xci",
        "inst_hier_path": "edge_detector_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "edge_detector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "input_signal": {
            "direction": "I"
          },
          "edge_detected": {
            "direction": "O"
          }
        }
      },
      "AXI4Stream_UART_0": {
        "vlnv": "TimeEngineers:ip:AXI4Stream_UART:1.0",
        "xci_name": "design_1_AXI4Stream_UART_0_0",
        "xci_path": "ip/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0.xci",
        "inst_hier_path": "AXI4Stream_UART_0",
        "parameters": {
          "UART_BOARD_INTERFACE": {
            "value": "usb_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "data_out_0": {
        "vlnv": "xilinx.com:module_ref:data_out:1.0",
        "xci_name": "design_1_data_out_0_0",
        "xci_path": "ip/design_1_data_out_0_0/design_1_data_out_0_0.xci",
        "inst_hier_path": "data_out_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_out",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "dout": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "AXI4Stream_UART_0_UART": {
        "interface_ports": [
          "usb_uart",
          "AXI4Stream_UART_0/UART"
        ]
      },
      "AXI4Stream_UART_0_M00_AXIS_RX": {
        "interface_ports": [
          "AXI4Stream_UART_0/M00_AXIS_RX",
          "data_out_0/s_axis"
        ]
      },
      "data_sampler_0_m_axis": {
        "interface_ports": [
          "data_sampler_0/m_axis",
          "AXI4Stream_UART_0/S00_AXIS_TX"
        ]
      }
    },
    "nets": {
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset",
          "util_vector_logic_0/Op1",
          "debouncer_0/reset",
          "AXI4Stream_UART_0/rst",
          "edge_detector_0/reset"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "data_sampler_0/clk",
          "debouncer_0/clk",
          "AXI4Stream_UART_0/clk_uart",
          "AXI4Stream_UART_0/m00_axis_rx_aclk",
          "AXI4Stream_UART_0/s00_axis_tx_aclk",
          "edge_detector_0/clk",
          "data_out_0/clk"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "data_sampler_0/resetn",
          "AXI4Stream_UART_0/m00_axis_rx_aresetn",
          "AXI4Stream_UART_0/s00_axis_tx_aresetn",
          "data_out_0/resetn"
        ]
      },
      "input_signal_0_1": {
        "ports": [
          "input_signal_0",
          "debouncer_0/input_signal"
        ]
      },
      "debouncer_0_debounced": {
        "ports": [
          "debouncer_0/debounced",
          "edge_detector_0/input_signal"
        ]
      },
      "edge_detector_0_edge_detected": {
        "ports": [
          "edge_detector_0/edge_detected",
          "data_sampler_0/trigger"
        ]
      },
      "data_in_0_1": {
        "ports": [
          "data_in_0",
          "data_sampler_0/data_in"
        ]
      },
      "data_out_0_dout": {
        "ports": [
          "data_out_0/dout",
          "dout_0"
        ]
      }
    }
  }
}