

================================================================
== Vitis HLS Report for 'Crypto'
================================================================
* Date:           Mon Jan 13 00:09:24 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  8.00 ns|  54.207 ns|     2.16 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+------------+-----------+-------------+------+------------+---------+
        |                                              |                                   |   Latency (cycles)   |    Latency (absolute)   |      Interval     | Pipeline|
        |                   Instance                   |               Module              |   min   |     max    |    min    |     max     |  min |     max    |   Type  |
        +----------------------------------------------+-----------------------------------+---------+------------+-----------+-------------+------+------------+---------+
        |grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407   |Crypto_Pipeline_VITIS_LOOP_138_7   |     4099|        4099|  32.792 us|    32.792 us|  4099|        4099|       no|
        |grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415    |Crypto_Pipeline_VITIS_LOOP_89_1    |     4099|        4099|  32.792 us|    32.792 us|  4099|        4099|       no|
        |grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423   |Crypto_Pipeline_VITIS_LOOP_22_21   |     4099|        4099|  32.792 us|    32.792 us|  4099|        4099|       no|
        |grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429    |Crypto_Pipeline_VITIS_LOOP_22_2    |     4099|        4099|  32.792 us|    32.792 us|  4099|        4099|       no|
        |grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435  |Crypto_Pipeline_VITIS_LOOP_149_10  |     4099|        4099|  32.792 us|    32.792 us|  4099|        4099|       no|
        |grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441    |Crypto_Pipeline_VITIS_LOOP_99_4    |     4099|        4099|  32.792 us|    32.792 us|  4099|        4099|       no|
        |grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447  |Crypto_Pipeline_VITIS_LOOP_176_11  |     4113|        4113|  32.904 us|    32.904 us|  4113|        4113|       no|
        |grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454       |Crypto_Pipeline_INTT_PE_LOOP       |        2|  3221225471|   0.108 us|  174.613 sec|     2|  3221225471|       no|
        |grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471  |Crypto_Pipeline_VITIS_LOOP_180_12  |     4099|        4099|  32.792 us|    32.792 us|  4099|        4099|       no|
        |grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479   |Crypto_Pipeline_VITIS_LOOP_126_5   |     4099|        4099|  32.792 us|    32.792 us|  4099|        4099|       no|
        |grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487        |Crypto_Pipeline_NTT_PE_LOOP        |        2|  3221225471|   0.108 us|  174.613 sec|     2|  3221225471|       no|
        |grp_MUL_MOD_fu_504                            |MUL_MOD                            |       12|          12|  96.000 ns|    96.000 ns|     1|           1|      yes|
        +----------------------------------------------+-----------------------------------+---------+------------+-----------+-------------+------+------------+---------+

        * Loop: 
        +--------------------+---------+---------+----------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |    Iteration   |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |     Latency    |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------------+-----------+-----------+------+----------+
        |- NTT_STAGE_LOOP    |        ?|        ?|               ?|          -|          -|    12|        no|
        | + NTT_GROUP_LOOP   |        ?|        ?|  4 ~ 3221225473|          -|          -|     ?|        no|
        |- INTT_STAGE_LOOP   |        ?|        ?|               ?|          -|          -|    12|        no|
        | + INTT_GROUP_LOOP  |        ?|        ?|  4 ~ 3221225473|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    921|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   48|    5163|   5921|    -|
|Memory           |       48|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1024|    -|
|Register         |        -|    -|    1079|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       48|   48|    6242|   7866|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       17|   21|       5|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454       |Crypto_Pipeline_INTT_PE_LOOP       |        0|  12|   236|  1162|    0|
    |grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487        |Crypto_Pipeline_NTT_PE_LOOP        |        0|  12|   236|  1148|    0|
    |grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479   |Crypto_Pipeline_VITIS_LOOP_126_5   |        0|   0|    76|    83|    0|
    |grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407   |Crypto_Pipeline_VITIS_LOOP_138_7   |        0|   0|    76|    83|    0|
    |grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435  |Crypto_Pipeline_VITIS_LOOP_149_10  |        0|   0|    76|    69|    0|
    |grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447  |Crypto_Pipeline_VITIS_LOOP_176_11  |        0|  12|  1587|  1054|    0|
    |grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471  |Crypto_Pipeline_VITIS_LOOP_180_12  |        0|   0|    76|    83|    0|
    |grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429    |Crypto_Pipeline_VITIS_LOOP_22_2    |        0|   0|    74|    69|    0|
    |grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423   |Crypto_Pipeline_VITIS_LOOP_22_21   |        0|   0|    74|    69|    0|
    |grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415    |Crypto_Pipeline_VITIS_LOOP_89_1    |        0|   0|    76|    83|    0|
    |grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441    |Crypto_Pipeline_VITIS_LOOP_99_4    |        0|   0|    76|    69|    0|
    |grp_MUL_MOD_fu_504                            |MUL_MOD                            |        0|  12|  1368|   922|    0|
    |control_s_axi_U                               |control_s_axi                      |        0|   0|   344|   495|    0|
    |mux_3_2_19_1_1_U119                           |mux_3_2_19_1_1                     |        0|   0|     0|    14|    0|
    |mux_3_2_20_1_1_U117                           |mux_3_2_20_1_1                     |        0|   0|     0|    14|    0|
    |mux_3_2_31_1_1_U116                           |mux_3_2_31_1_1                     |        0|   0|     0|    14|    0|
    |mux_3_2_31_1_1_U121                           |mux_3_2_31_1_1                     |        0|   0|     0|    14|    0|
    |sdiv_15ns_32s_13_19_seq_1_U118                |sdiv_15ns_32s_13_19_seq_1          |        0|   0|   394|   238|    0|
    |sdiv_15ns_32s_13_19_seq_1_U120                |sdiv_15ns_32s_13_19_seq_1          |        0|   0|   394|   238|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                         |                                   |        0|  48|  5163|  5921|    0|
    +----------------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |DataTemp_U            |DataTemp_RAM_AUTO_1R1W            |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |bit_reversed_input_U  |bit_reversed_input_RAM_AUTO_1R1W  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |data_ram_0_U          |data_ram_0_RAM_AUTO_1R1W          |       16|  0|   0|    0|  8192|   32|     1|       262144|
    |twiddle_ram_U         |twiddle_ram_RAM_AUTO_1R1W         |       16|  0|   0|    0|  8192|   32|     1|       262144|
    +----------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                  |       48|  0|   0|    0| 24576|  128|     4|       786432|
    +----------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln108_fu_916_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln14_fu_1012_p2              |         +|   0|  0|  14|          13|          13|
    |add_ln158_fu_801_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln8_fu_1039_p2               |         +|   0|  0|  14|          13|          13|
    |temp3_0_5_fu_966_p2              |         +|   0|  0|  39|          32|          32|
    |temp3_0_fu_945_p2                |         +|   0|  0|  39|          32|          32|
    |sub_ln105_1_fu_857_p2            |         -|   0|  0|  39|           1|          32|
    |sub_ln105_fu_838_p2              |         -|   0|  0|  39|           1|          32|
    |sub_ln155_1_fu_742_p2            |         -|   0|  0|  39|           1|          32|
    |sub_ln155_fu_723_p2              |         -|   0|  0|  39|           1|          32|
    |temp3_0_1_fu_986_p2              |         -|   0|  0|  39|          32|          32|
    |temp3_0_3_fu_931_p2              |         -|   0|  0|  39|          32|          32|
    |icmp_ln104_fu_819_p2             |      icmp|   0|  0|  39|          32|          13|
    |icmp_ln108_fu_905_p2             |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln154_fu_692_p2             |      icmp|   0|  0|  39|          32|          13|
    |icmp_ln158_fu_790_p2             |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln43_fu_981_p2              |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |hf_1_fu_761_p3                   |    select|   0|  0|  32|           1|          32|
    |hf_fu_876_p3                     |    select|   0|  0|  32|           1|          32|
    |temp3_0_2_fu_991_p3              |    select|   0|  0|  32|           1|          32|
    |temp3_0_6_fu_971_p3              |    select|   0|  0|  32|           1|          32|
    |xor_ln12_fu_1022_p2              |       xor|   0|  0|  14|          13|          14|
    |xor_ln14_1_fu_588_p2             |       xor|   0|  0|  14|          13|          14|
    |xor_ln14_2_fu_568_p2             |       xor|   0|  0|  14|          13|          14|
    |xor_ln14_fu_608_p2               |       xor|   0|  0|  14|          13|          14|
    |xor_ln28_fu_623_p2               |       xor|   0|  0|  14|          13|          14|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 921|         558|         671|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |DataTemp_address0            |   65|         12|   12|        144|
    |DataTemp_address1            |   20|          4|   12|         48|
    |DataTemp_ce0                 |   65|         12|    1|         12|
    |DataTemp_ce1                 |   20|          4|    1|          4|
    |DataTemp_d0                  |   42|          8|   32|        256|
    |DataTemp_d1                  |   14|          3|   32|         96|
    |DataTemp_we0                 |   42|          8|    1|          8|
    |DataTemp_we1                 |   14|          3|    1|          3|
    |TwiddleIn_address0           |   14|          3|    1|          3|
    |ap_NS_fsm                    |  377|         77|    1|         77|
    |bit_reversed_input_address0  |   25|          5|   12|         60|
    |bit_reversed_input_ce0       |   25|          5|    1|          5|
    |bit_reversed_input_d0        |   14|          3|   32|         96|
    |bit_reversed_input_we0       |   14|          3|    1|          3|
    |data_ram_0_address0          |   59|         11|   13|        143|
    |data_ram_0_address1          |   31|          6|   13|         78|
    |data_ram_0_ce0               |   31|          6|    1|          6|
    |data_ram_0_d0                |   25|          5|   32|        160|
    |data_ram_0_d1                |   14|          3|   32|         96|
    |data_ram_0_we0               |   20|          4|    1|          4|
    |h_1_fu_190                   |    9|          2|   31|         62|
    |h_fu_194                     |    9|          2|   31|         62|
    |i_6_reg_396                  |    9|          2|   64|        128|
    |i_reg_385                    |    9|          2|   64|        128|
    |twiddle_ram_address0         |   37|          7|   13|         91|
    |twiddle_ram_ce0              |   20|          4|    1|          4|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        | 1024|        204|  436|       1777|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |OP_read_reg_1049                                           |  32|   0|   32|          0|
    |add_ln108_reg_1257                                         |  64|   0|   64|          0|
    |add_ln158_reg_1218                                         |  64|   0|   64|          0|
    |ap_CS_fsm                                                  |  76|   0|   76|          0|
    |data_ram_0_addr_2_reg_1098                                 |  13|   0|   13|          0|
    |data_ram_0_addr_4_reg_1088                                 |  13|   0|   13|          0|
    |data_ram_0_addr_6_reg_1077                                 |  13|   0|   13|          0|
    |grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454_ap_start_reg       |   1|   0|    1|          0|
    |grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487_ap_start_reg        |   1|   0|    1|          0|
    |grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479_ap_start_reg   |   1|   0|    1|          0|
    |grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407_ap_start_reg   |   1|   0|    1|          0|
    |grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435_ap_start_reg  |   1|   0|    1|          0|
    |grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447_ap_start_reg  |   1|   0|    1|          0|
    |grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471_ap_start_reg  |   1|   0|    1|          0|
    |grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423_ap_start_reg   |   1|   0|    1|          0|
    |grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429_ap_start_reg    |   1|   0|    1|          0|
    |grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415_ap_start_reg    |   1|   0|    1|          0|
    |grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441_ap_start_reg    |   1|   0|    1|          0|
    |h_1_fu_190                                                 |  31|   0|   32|          1|
    |h_fu_194                                                   |  31|   0|   32|          1|
    |hf_1_reg_1190                                              |  32|   0|   32|          0|
    |hf_reg_1229                                                |  32|   0|   32|          0|
    |i_6_reg_396                                                |  64|   0|   64|          0|
    |i_reg_385                                                  |  64|   0|   64|          0|
    |n_inv_reg_1185                                             |  19|   0|   19|          0|
    |reg_535                                                    |  31|   0|   31|          0|
    |reg_545                                                    |  20|   0|   20|          0|
    |sext_ln108_reg_1244                                        |  63|   0|   64|          1|
    |sext_ln158_reg_1205                                        |  63|   0|   64|          1|
    |temp3_0_2_reg_1300                                         |  32|   0|   32|          0|
    |temp3_0_3_reg_1277                                         |  32|   0|   32|          0|
    |temp3_0_4_reg_1272                                         |  32|   0|   32|          0|
    |temp3_0_6_reg_1295                                         |  32|   0|   32|          0|
    |temp3_0_reg_1288                                           |  32|   0|   32|          0|
    |tmp_9_reg_1153                                             |   1|   0|   13|         12|
    |tmp_reg_1283                                               |   1|   0|    1|          0|
    |tmp_s_reg_1140                                             |   1|   0|   13|         12|
    |trunc_ln108_1_reg_1239                                     |  12|   0|   12|          0|
    |trunc_ln108_2_reg_1252                                     |  12|   0|   12|          0|
    |trunc_ln108_reg_1234                                       |  13|   0|   13|          0|
    |trunc_ln11_1_reg_1061                                      |   2|   0|    2|          0|
    |trunc_ln11_reg_1053                                        |   1|   0|    1|          0|
    |trunc_ln14_reg_1123                                        |  13|   0|   13|          0|
    |trunc_ln158_1_reg_1200                                     |  12|   0|   12|          0|
    |trunc_ln158_2_reg_1213                                     |  12|   0|   12|          0|
    |trunc_ln158_reg_1195                                       |  13|   0|   13|          0|
    |trunc_ln64_1_reg_1159                                      |  16|   0|   16|          0|
    |trunc_ln64_reg_1169                                        |  16|   0|   16|          0|
    |trunc_ln89_1_reg_1164                                      |  16|   0|   16|          0|
    |trunc_ln89_reg_1174                                        |  16|   0|   16|          0|
    |trunc_ln8_1_reg_1305                                       |  13|   0|   13|          0|
    |trunc_ln8_reg_1128                                         |  13|   0|   13|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      |1079|   0| 1107|         28|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          Crypto|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          Crypto|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          Crypto|  return value|
|TwiddleAddress         |   in|   32|     ap_none|  TwiddleAddress|       pointer|
|TwiddleOutput          |  out|   32|      ap_vld|   TwiddleOutput|       pointer|
|TwiddleOutput_ap_vld   |  out|    1|      ap_vld|   TwiddleOutput|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 54 69 72 73 75 76 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 32 
8 --> 9 29 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 8 
28 --> 27 
29 --> 30 
30 --> 31 
31 --> 76 
32 --> 33 53 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 32 
52 --> 51 
53 --> 76 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 76 
69 --> 70 
70 --> 71 
71 --> 76 
72 --> 76 
73 --> 74 
74 --> 76 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.24>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%ModIndex_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ModIndex" [Crypto.cpp:11]   --->   Operation 77 'read' 'ModIndex_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%OP_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %OP" [Crypto.cpp:11]   --->   Operation 78 'read' 'OP_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (1.00ns)   --->   "%RAMSel_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %RAMSel" [Crypto.cpp:11]   --->   Operation 79 'read' 'RAMSel_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %RAMSel_read" [Crypto.cpp:11]   --->   Operation 80 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = trunc i32 %ModIndex_read" [Crypto.cpp:11]   --->   Operation 81 'trunc' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_24" [Crypto.cpp:11]   --->   Operation 82 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DataIn"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataIn, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_1, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataIn, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Address"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Address, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_3, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Address, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataOutput, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_23, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataOutput, void @empty_2, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %DataOutput"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %RAMSel"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %RAMSel, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_19, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %RAMSel, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %TwiddleIn, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_17, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %TwiddleIn, void @empty_16, i32 0, i32 0, void @empty, i32 1, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %TwiddleIn, i64 666, i64 207, i64 1"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %TwiddleIn"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %TwiddleAddress"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %TwiddleAddress, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %TwiddleOutput, void @empty_2, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %TwiddleOutput"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OP"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OP, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_15, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OP, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ModIndex"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ModIndex, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty_14, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ModIndex, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_22, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_0, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (3.25ns)   --->   "%DataTemp = alloca i64 1" [Crypto.cpp:39]   --->   Operation 110 'alloca' 'DataTemp' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 111 [1/1] (3.25ns)   --->   "%bit_reversed_input = alloca i64 1" [Crypto.cpp:40]   --->   Operation 111 'alloca' 'bit_reversed_input' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%TwiddleAddress_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %TwiddleAddress" [TwiddleMemory.cpp:8->Crypto.cpp:54]   --->   Operation 112 'read' 'TwiddleAddress_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (1.00ns)   --->   "%Address_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %Address" [DATAMemory.cpp:8->Crypto.cpp:46]   --->   Operation 113 'read' 'Address_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 114 [1/1] (2.23ns)   --->   "%switch_ln43 = switch i32 %OP_read, void %sw.epilog, i32 5, void %sw.bb, i32 6, void %sw.bb45, i32 7, void %sw.bb46, i32 8, void %sw.bb47, i32 9, void %sw.bb48, i32 0, void %sw.bb49, i32 1, void %sw.bb55_ifconv, i32 2, void %sw.bb62, i32 3, void %VITIS_LOOP_89_1, i32 4, void %VITIS_LOOP_138_7" [Crypto.cpp:43]   --->   Operation 114 'switch' 'switch_ln43' <Predicate = true> <Delay = 2.23>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i32 %Address_read" [DATAMemory.cpp:14->Crypto.cpp:80]   --->   Operation 115 'zext' 'zext_ln14_3' <Predicate = (OP_read == 2)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln14_3 = trunc i32 %Address_read" [DATAMemory.cpp:14->Crypto.cpp:80]   --->   Operation 116 'trunc' 'trunc_ln14_3' <Predicate = (OP_read == 2)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%data_ram_0_addr_6 = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln14_3" [DATAMemory.cpp:14->Crypto.cpp:80]   --->   Operation 117 'getelementptr' 'data_ram_0_addr_6' <Predicate = (OP_read == 2)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.99ns)   --->   "%xor_ln14_2 = xor i13 %trunc_ln14_3, i13 4096" [DATAMemory.cpp:14->Crypto.cpp:81]   --->   Operation 118 'xor' 'xor_ln14_2' <Predicate = (OP_read == 2)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i13 %xor_ln14_2" [DATAMemory.cpp:14->Crypto.cpp:81]   --->   Operation 119 'zext' 'zext_ln14_6' <Predicate = (OP_read == 2)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%data_ram_0_addr_7 = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln14_6" [DATAMemory.cpp:14->Crypto.cpp:81]   --->   Operation 120 'getelementptr' 'data_ram_0_addr_7' <Predicate = (OP_read == 2)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (3.25ns)   --->   "%temp1_10 = load i13 %data_ram_0_addr_6" [DATAMemory.cpp:14->Crypto.cpp:80]   --->   Operation 121 'load' 'temp1_10' <Predicate = (OP_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 122 [2/2] (3.25ns)   --->   "%temp2_10 = load i13 %data_ram_0_addr_7" [DATAMemory.cpp:14->Crypto.cpp:81]   --->   Operation 122 'load' 'temp2_10' <Predicate = (OP_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i32 %Address_read" [DATAMemory.cpp:14->Crypto.cpp:73]   --->   Operation 123 'zext' 'zext_ln14_2' <Predicate = (OP_read == 1)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln14_2 = trunc i32 %Address_read" [DATAMemory.cpp:14->Crypto.cpp:73]   --->   Operation 124 'trunc' 'trunc_ln14_2' <Predicate = (OP_read == 1)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%data_ram_0_addr_4 = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln14_2" [DATAMemory.cpp:14->Crypto.cpp:73]   --->   Operation 125 'getelementptr' 'data_ram_0_addr_4' <Predicate = (OP_read == 1)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.99ns)   --->   "%xor_ln14_1 = xor i13 %trunc_ln14_2, i13 4096" [DATAMemory.cpp:14->Crypto.cpp:74]   --->   Operation 126 'xor' 'xor_ln14_1' <Predicate = (OP_read == 1)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i13 %xor_ln14_1" [DATAMemory.cpp:14->Crypto.cpp:74]   --->   Operation 127 'zext' 'zext_ln14_5' <Predicate = (OP_read == 1)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%data_ram_0_addr_5 = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln14_5" [DATAMemory.cpp:14->Crypto.cpp:74]   --->   Operation 128 'getelementptr' 'data_ram_0_addr_5' <Predicate = (OP_read == 1)> <Delay = 0.00>
ST_1 : Operation 129 [2/2] (3.25ns)   --->   "%temp1_9 = load i13 %data_ram_0_addr_4" [DATAMemory.cpp:14->Crypto.cpp:73]   --->   Operation 129 'load' 'temp1_9' <Predicate = (OP_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 130 [2/2] (3.25ns)   --->   "%temp2_9 = load i13 %data_ram_0_addr_5" [DATAMemory.cpp:14->Crypto.cpp:74]   --->   Operation 130 'load' 'temp2_9' <Predicate = (OP_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i32 %Address_read" [DATAMemory.cpp:14->Crypto.cpp:66]   --->   Operation 131 'zext' 'zext_ln14_1' <Predicate = (OP_read == 0)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = trunc i32 %Address_read" [DATAMemory.cpp:14->Crypto.cpp:66]   --->   Operation 132 'trunc' 'trunc_ln14_1' <Predicate = (OP_read == 0)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%data_ram_0_addr_2 = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln14_1" [DATAMemory.cpp:14->Crypto.cpp:66]   --->   Operation 133 'getelementptr' 'data_ram_0_addr_2' <Predicate = (OP_read == 0)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.99ns)   --->   "%xor_ln14 = xor i13 %trunc_ln14_1, i13 4096" [DATAMemory.cpp:14->Crypto.cpp:67]   --->   Operation 134 'xor' 'xor_ln14' <Predicate = (OP_read == 0)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i13 %xor_ln14" [DATAMemory.cpp:14->Crypto.cpp:67]   --->   Operation 135 'zext' 'zext_ln14_4' <Predicate = (OP_read == 0)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%data_ram_0_addr_3 = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln14_4" [DATAMemory.cpp:14->Crypto.cpp:67]   --->   Operation 136 'getelementptr' 'data_ram_0_addr_3' <Predicate = (OP_read == 0)> <Delay = 0.00>
ST_1 : Operation 137 [2/2] (3.25ns)   --->   "%temp1 = load i13 %data_ram_0_addr_2" [DATAMemory.cpp:14->Crypto.cpp:66]   --->   Operation 137 'load' 'temp1' <Predicate = (OP_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 138 [2/2] (3.25ns)   --->   "%temp2 = load i13 %data_ram_0_addr_3" [DATAMemory.cpp:14->Crypto.cpp:67]   --->   Operation 138 'load' 'temp2' <Predicate = (OP_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %TwiddleAddress_read" [TwiddleMemory.cpp:28->Crypto.cpp:62]   --->   Operation 139 'trunc' 'trunc_ln28' <Predicate = (OP_read == 9)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.99ns)   --->   "%xor_ln28 = xor i13 %trunc_ln28, i13 4096" [TwiddleMemory.cpp:28->Crypto.cpp:62]   --->   Operation 140 'xor' 'xor_ln28' <Predicate = (OP_read == 9)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i13 %xor_ln28" [TwiddleMemory.cpp:28->Crypto.cpp:62]   --->   Operation 141 'zext' 'zext_ln28' <Predicate = (OP_read == 9)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%twiddle_ram_addr_3 = getelementptr i32 %twiddle_ram, i64 0, i64 %zext_ln28" [TwiddleMemory.cpp:28->Crypto.cpp:62]   --->   Operation 142 'getelementptr' 'twiddle_ram_addr_3' <Predicate = (OP_read == 9)> <Delay = 0.00>
ST_1 : Operation 143 [2/2] (3.25ns)   --->   "%twiddle_ram_load_1 = load i13 %twiddle_ram_addr_3" [TwiddleMemory.cpp:28->Crypto.cpp:62]   --->   Operation 143 'load' 'twiddle_ram_load_1' <Predicate = (OP_read == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i32 %TwiddleAddress_read" [TwiddleMemory.cpp:22->Crypto.cpp:58]   --->   Operation 144 'zext' 'zext_ln22' <Predicate = (OP_read == 8)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%twiddle_ram_addr_2 = getelementptr i32 %twiddle_ram, i64 0, i64 %zext_ln22" [TwiddleMemory.cpp:22->Crypto.cpp:58]   --->   Operation 145 'getelementptr' 'twiddle_ram_addr_2' <Predicate = (OP_read == 8)> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (3.25ns)   --->   "%twiddle_ram_load = load i13 %twiddle_ram_addr_2" [TwiddleMemory.cpp:22->Crypto.cpp:58]   --->   Operation 146 'load' 'twiddle_ram_load' <Predicate = (OP_read == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%TwiddleIn_addr = getelementptr i32 %TwiddleIn, i64 0, i64 0" [TwiddleMemory.cpp:8->Crypto.cpp:54]   --->   Operation 147 'getelementptr' 'TwiddleIn_addr' <Predicate = (OP_read == 7)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (2.32ns)   --->   "%TwiddleIn_load = load i1 %TwiddleIn_addr" [TwiddleMemory.cpp:8->Crypto.cpp:54]   --->   Operation 148 'load' 'TwiddleIn_load' <Predicate = (OP_read == 7)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i32 %Address_read" [DATAMemory.cpp:14->Crypto.cpp:50]   --->   Operation 149 'trunc' 'trunc_ln14' <Predicate = (OP_read == 6)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i32 %Address_read" [DATAMemory.cpp:8->Crypto.cpp:46]   --->   Operation 150 'trunc' 'trunc_ln8' <Predicate = (OP_read == 5)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.93>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 151 'alloca' 'h_1' <Predicate = (OP_read == 4)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 %trunc_ln11, i12 0" [DATAMemory.cpp:14->Crypto.cpp:142]   --->   Operation 152 'bitconcatenate' 'tmp_s' <Predicate = (OP_read == 4)> <Delay = 0.00>
ST_2 : Operation 153 [2/2] (4.93ns)   --->   "%call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_138_7, i13 %tmp_s, i32 %DataTemp, i32 %data_ram_0" [DATAMemory.cpp:14->Crypto.cpp:142]   --->   Operation 153 'call' 'call_ln14' <Predicate = (OP_read == 4)> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 154 [1/1] (1.58ns)   --->   "%store_ln154 = store i32 2, i32 %h_1" [Crypto.cpp:154]   --->   Operation 154 'store' 'store_ln154' <Predicate = (OP_read == 4)> <Delay = 1.58>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 155 'alloca' 'h' <Predicate = (OP_read == 3)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 %trunc_ln11, i12 0" [DATAMemory.cpp:14->Crypto.cpp:93]   --->   Operation 156 'bitconcatenate' 'tmp_9' <Predicate = (OP_read == 3)> <Delay = 0.00>
ST_2 : Operation 157 [2/2] (4.93ns)   --->   "%call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_89_1, i13 %tmp_9, i32 %DataTemp, i32 %data_ram_0" [DATAMemory.cpp:14->Crypto.cpp:93]   --->   Operation 157 'call' 'call_ln14' <Predicate = (OP_read == 3)> <Delay = 4.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 158 [1/1] (1.58ns)   --->   "%store_ln104 = store i32 2, i32 %h" [Crypto.cpp:104]   --->   Operation 158 'store' 'store_ln104' <Predicate = (OP_read == 3)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 159 [1/2] (0.00ns)   --->   "%call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_138_7, i13 %tmp_s, i32 %DataTemp, i32 %data_ram_0" [DATAMemory.cpp:14->Crypto.cpp:142]   --->   Operation 159 'call' 'call_ln14' <Predicate = (OP_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 160 [1/2] (0.00ns)   --->   "%call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_89_1, i13 %tmp_9, i32 %DataTemp, i32 %data_ram_0" [DATAMemory.cpp:14->Crypto.cpp:93]   --->   Operation 160 'call' 'call_ln14' <Predicate = (OP_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 161 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_22_21, i32 %DataTemp, i32 %bit_reversed_input"   --->   Operation 161 'call' 'call_ln0' <Predicate = (OP_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 162 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_22_2, i32 %DataTemp, i32 %bit_reversed_input"   --->   Operation 162 'call' 'call_ln0' <Predicate = (OP_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 163 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_22_21, i32 %DataTemp, i32 %bit_reversed_input"   --->   Operation 163 'call' 'call_ln0' <Predicate = (OP_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 164 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_22_2, i32 %DataTemp, i32 %bit_reversed_input"   --->   Operation 164 'call' 'call_ln0' <Predicate = (OP_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 165 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_149_10, i32 %bit_reversed_input, i32 %DataTemp"   --->   Operation 165 'call' 'call_ln0' <Predicate = (OP_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 166 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_99_4, i32 %bit_reversed_input, i32 %DataTemp"   --->   Operation 166 'call' 'call_ln0' <Predicate = (OP_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.70>
ST_7 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_149_10, i32 %bit_reversed_input, i32 %DataTemp"   --->   Operation 167 'call' 'call_ln0' <Predicate = (OP_read == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 168 [1/1] (1.70ns)   --->   "%zext_ln89_1 = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %trunc_ln11_1" [Arithmetic.cpp:89->Crypto.cpp:167]   --->   Operation 168 'mux' 'zext_ln89_1' <Predicate = (OP_read == 4)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i31 %zext_ln89_1" [Arithmetic.cpp:64->Crypto.cpp:167]   --->   Operation 169 'trunc' 'trunc_ln64_1' <Predicate = (OP_read == 4)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (1.70ns)   --->   "%m_1 = mux i20 @_ssdm_op_Mux.ap_auto.3i20.i2, i20 1015804, i20 753680, i20 524347, i2 %trunc_ln11_1" [Arithmetic.cpp:64->Crypto.cpp:167]   --->   Operation 170 'mux' 'm_1' <Predicate = (OP_read == 4)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i20 %m_1" [Arithmetic.cpp:89->Crypto.cpp:167]   --->   Operation 171 'trunc' 'trunc_ln89_1' <Predicate = (OP_read == 4)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln154 = br void %for.cond222" [Crypto.cpp:154]   --->   Operation 172 'br' 'br_ln154' <Predicate = (OP_read == 4)> <Delay = 0.00>
ST_7 : Operation 173 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Crypto_Pipeline_VITIS_LOOP_99_4, i32 %bit_reversed_input, i32 %DataTemp"   --->   Operation 173 'call' 'call_ln0' <Predicate = (OP_read == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 174 [1/1] (1.70ns)   --->   "%zext_ln = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %trunc_ln11_1" [Arithmetic.cpp:89->Crypto.cpp:117]   --->   Operation 174 'mux' 'zext_ln' <Predicate = (OP_read == 3)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i31 %zext_ln" [Arithmetic.cpp:64->Crypto.cpp:117]   --->   Operation 175 'trunc' 'trunc_ln64' <Predicate = (OP_read == 3)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (1.70ns)   --->   "%m = mux i20 @_ssdm_op_Mux.ap_auto.3i20.i2, i20 1015804, i20 753680, i20 524347, i2 %trunc_ln11_1" [Arithmetic.cpp:64->Crypto.cpp:117]   --->   Operation 176 'mux' 'm' <Predicate = (OP_read == 3)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i20 %m" [Arithmetic.cpp:89->Crypto.cpp:117]   --->   Operation 177 'trunc' 'trunc_ln89' <Predicate = (OP_read == 3)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.cond105" [Crypto.cpp:104]   --->   Operation 178 'br' 'br_ln104' <Predicate = (OP_read == 3)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%h_3 = load i32 %h_1" [Crypto.cpp:154]   --->   Operation 179 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (2.55ns)   --->   "%icmp_ln154 = icmp_slt  i32 %h_3, i32 4097" [Crypto.cpp:154]   --->   Operation 180 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %for.end270, void %INTT_GROUP_LOOP" [Crypto.cpp:154]   --->   Operation 181 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [19/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 182 'sdiv' 'ut_1' <Predicate = (icmp_ln154)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (1.70ns)   --->   "%n_inv = mux i19 @_ssdm_op_Mux.ap_auto.3i19.i2, i19 270335, i19 335855, i19 393185, i2 %trunc_ln11_1" [Crypto.cpp:175]   --->   Operation 183 'mux' 'n_inv' <Predicate = (!icmp_ln154)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [2/2] (0.00ns)   --->   "%call_ln175 = call void @Crypto_Pipeline_VITIS_LOOP_176_11, i32 %DataTemp, i19 %n_inv, i2 %trunc_ln11_1" [Crypto.cpp:175]   --->   Operation 184 'call' 'call_ln175' <Predicate = (!icmp_ln154)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 185 [18/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 185 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 186 [17/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 186 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 187 [16/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 187 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 188 [15/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 188 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 189 [14/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 189 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 190 [13/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 190 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 191 [12/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 191 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 192 [11/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 192 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 193 [10/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 193 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 194 [9/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 194 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 195 [8/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 195 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 196 [7/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 196 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 197 [6/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 197 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 198 [5/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 198 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 199 [4/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 199 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 200 [3/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 200 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 201 [2/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 201 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.77>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%speclooptripcount_ln155 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [Crypto.cpp:155]   --->   Operation 202 'speclooptripcount' 'speclooptripcount_ln155' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [Crypto.cpp:154]   --->   Operation 203 'specloopname' 'specloopname_ln154' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %h_3, i32 31" [Crypto.cpp:155]   --->   Operation 204 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (2.55ns)   --->   "%sub_ln155 = sub i32 0, i32 %h_3" [Crypto.cpp:155]   --->   Operation 205 'sub' 'sub_ln155' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%lshr_ln155_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln155, i32 1, i32 31" [Crypto.cpp:155]   --->   Operation 206 'partselect' 'lshr_ln155_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i31 %lshr_ln155_1" [Crypto.cpp:155]   --->   Operation 207 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 208 [1/1] (2.52ns)   --->   "%sub_ln155_1 = sub i32 0, i32 %zext_ln155" [Crypto.cpp:155]   --->   Operation 208 'sub' 'sub_ln155_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 209 [1/1] (0.00ns)   --->   "%lshr_ln155_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %h_3, i32 1, i32 31" [Crypto.cpp:155]   --->   Operation 209 'partselect' 'lshr_ln155_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i31 %lshr_ln155_2" [Crypto.cpp:155]   --->   Operation 210 'zext' 'zext_ln155_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (0.69ns)   --->   "%hf_1 = select i1 %tmp_11, i32 %sub_ln155_1, i32 %zext_ln155_1" [Crypto.cpp:155]   --->   Operation 211 'select' 'hf_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 212 [1/19] (4.13ns)   --->   "%ut_1 = sdiv i32 4096, i32 %h_3" [Crypto.cpp:156]   --->   Operation 212 'sdiv' 'ut_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i13 %ut_1" [Crypto.cpp:158]   --->   Operation 213 'trunc' 'trunc_ln158' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln158_1 = trunc i32 %hf_1" [Crypto.cpp:158]   --->   Operation 214 'trunc' 'trunc_ln158_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln158 = sext i32 %h_3" [Crypto.cpp:158]   --->   Operation 215 'sext' 'sext_ln158' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 216 [1/1] (1.58ns)   --->   "%br_ln158 = br void %for.cond231" [Crypto.cpp:158]   --->   Operation 216 'br' 'br_ln158' <Predicate = true> <Delay = 1.58>

State 27 <SV = 26> <Delay = 4.79>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%i = phi i64 %add_ln158, void %INTT_PE_LOOP, i64 0, void %INTT_GROUP_LOOP" [Crypto.cpp:158]   --->   Operation 217 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %i, i32 12, i32 63" [Crypto.cpp:158]   --->   Operation 218 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 219 [1/1] (3.21ns)   --->   "%icmp_ln158 = icmp_slt  i52 %tmp_13, i52 1" [Crypto.cpp:158]   --->   Operation 219 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %for.inc268, void %INTT_PE_LOOP" [Crypto.cpp:158]   --->   Operation 220 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln158_2 = trunc i64 %i" [Crypto.cpp:158]   --->   Operation 221 'trunc' 'trunc_ln158_2' <Predicate = (icmp_ln158)> <Delay = 0.00>
ST_27 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln155 = call void @Crypto_Pipeline_INTT_PE_LOOP, i32 %hf_1, i12 %trunc_ln158_2, i32 %DataTemp, i12 %trunc_ln158_1, i13 %trunc_ln158, i20 %m_1, i16 %trunc_ln89_1, i31 %zext_ln89_1, i16 %trunc_ln64_1, i31 %zext_ln89_1, i31 %zext_ln89_1, i32 %twiddle_ram" [Crypto.cpp:155]   --->   Operation 222 'call' 'call_ln155' <Predicate = (icmp_ln158)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 223 [1/1] (3.52ns)   --->   "%add_ln158 = add i64 %sext_ln158, i64 %i" [Crypto.cpp:158]   --->   Operation 223 'add' 'add_ln158' <Predicate = (icmp_ln158)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%h_5 = shl i32 %h_3, i32 1" [Crypto.cpp:154]   --->   Operation 224 'shl' 'h_5' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (1.58ns)   --->   "%store_ln154 = store i32 %h_5, i32 %h_1" [Crypto.cpp:154]   --->   Operation 225 'store' 'store_ln154' <Predicate = (!icmp_ln158)> <Delay = 1.58>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln154 = br void %for.cond222" [Crypto.cpp:154]   --->   Operation 226 'br' 'br_ln154' <Predicate = (!icmp_ln158)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 227 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Crypto.cpp:158]   --->   Operation 227 'specloopname' 'specloopname_ln158' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 228 [1/2] (0.00ns)   --->   "%call_ln155 = call void @Crypto_Pipeline_INTT_PE_LOOP, i32 %hf_1, i12 %trunc_ln158_2, i32 %DataTemp, i12 %trunc_ln158_1, i13 %trunc_ln158, i20 %m_1, i16 %trunc_ln89_1, i31 %zext_ln89_1, i16 %trunc_ln64_1, i31 %zext_ln89_1, i31 %zext_ln89_1, i32 %twiddle_ram" [Crypto.cpp:155]   --->   Operation 228 'call' 'call_ln155' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln158 = br void %for.cond231" [Crypto.cpp:158]   --->   Operation 229 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>

State 29 <SV = 8> <Delay = 0.00>
ST_29 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln175 = call void @Crypto_Pipeline_VITIS_LOOP_176_11, i32 %DataTemp, i19 %n_inv, i2 %trunc_ln11_1" [Crypto.cpp:175]   --->   Operation 230 'call' 'call_ln175' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 9> <Delay = 1.67>
ST_30 : Operation 231 [2/2] (1.67ns)   --->   "%call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_180_12, i13 %tmp_s, i32 %DataTemp, i32 %data_ram_0" [DATAMemory.cpp:14->Crypto.cpp:142]   --->   Operation 231 'call' 'call_ln14' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 10> <Delay = 0.00>
ST_31 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_180_12, i13 %tmp_s, i32 %DataTemp, i32 %data_ram_0" [DATAMemory.cpp:14->Crypto.cpp:142]   --->   Operation 232 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 233 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 32 <SV = 7> <Delay = 4.23>
ST_32 : Operation 234 [1/1] (0.00ns)   --->   "%h_2 = load i32 %h" [Crypto.cpp:104]   --->   Operation 234 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 235 [1/1] (2.55ns)   --->   "%icmp_ln104 = icmp_slt  i32 %h_2, i32 4097" [Crypto.cpp:104]   --->   Operation 235 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %VITIS_LOOP_127_6.preheader, void %NTT_GROUP_LOOP" [Crypto.cpp:104]   --->   Operation 236 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 237 [19/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 237 'sdiv' 'ut' <Predicate = (icmp_ln104)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 238 [2/2] (1.67ns)   --->   "%call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_126_5, i13 %tmp_9, i32 %DataTemp, i32 %data_ram_0" [DATAMemory.cpp:14->Crypto.cpp:93]   --->   Operation 238 'call' 'call_ln14' <Predicate = (!icmp_ln104)> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 8> <Delay = 4.13>
ST_33 : Operation 239 [18/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 239 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 9> <Delay = 4.13>
ST_34 : Operation 240 [17/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 240 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 10> <Delay = 4.13>
ST_35 : Operation 241 [16/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 241 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 11> <Delay = 4.13>
ST_36 : Operation 242 [15/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 242 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 12> <Delay = 4.13>
ST_37 : Operation 243 [14/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 243 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 13> <Delay = 4.13>
ST_38 : Operation 244 [13/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 244 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 14> <Delay = 4.13>
ST_39 : Operation 245 [12/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 245 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 15> <Delay = 4.13>
ST_40 : Operation 246 [11/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 246 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 16> <Delay = 4.13>
ST_41 : Operation 247 [10/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 247 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 17> <Delay = 4.13>
ST_42 : Operation 248 [9/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 248 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 18> <Delay = 4.13>
ST_43 : Operation 249 [8/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 249 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 19> <Delay = 4.13>
ST_44 : Operation 250 [7/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 250 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 20> <Delay = 4.13>
ST_45 : Operation 251 [6/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 251 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 21> <Delay = 4.13>
ST_46 : Operation 252 [5/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 252 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 22> <Delay = 4.13>
ST_47 : Operation 253 [4/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 253 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 23> <Delay = 4.13>
ST_48 : Operation 254 [3/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 254 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 24> <Delay = 4.13>
ST_49 : Operation 255 [2/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 255 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 25> <Delay = 5.77>
ST_50 : Operation 256 [1/1] (0.00ns)   --->   "%speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [Crypto.cpp:105]   --->   Operation 256 'speclooptripcount' 'speclooptripcount_ln105' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 257 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [Crypto.cpp:104]   --->   Operation 257 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %h_2, i32 31" [Crypto.cpp:105]   --->   Operation 258 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 259 [1/1] (2.55ns)   --->   "%sub_ln105 = sub i32 0, i32 %h_2" [Crypto.cpp:105]   --->   Operation 259 'sub' 'sub_ln105' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 260 [1/1] (0.00ns)   --->   "%lshr_ln105_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln105, i32 1, i32 31" [Crypto.cpp:105]   --->   Operation 260 'partselect' 'lshr_ln105_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i31 %lshr_ln105_1" [Crypto.cpp:105]   --->   Operation 261 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 262 [1/1] (2.52ns)   --->   "%sub_ln105_1 = sub i32 0, i32 %zext_ln105" [Crypto.cpp:105]   --->   Operation 262 'sub' 'sub_ln105_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 263 [1/1] (0.00ns)   --->   "%lshr_ln105_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %h_2, i32 1, i32 31" [Crypto.cpp:105]   --->   Operation 263 'partselect' 'lshr_ln105_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i31 %lshr_ln105_2" [Crypto.cpp:105]   --->   Operation 264 'zext' 'zext_ln105_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 265 [1/1] (0.69ns)   --->   "%hf = select i1 %tmp_10, i32 %sub_ln105_1, i32 %zext_ln105_1" [Crypto.cpp:105]   --->   Operation 265 'select' 'hf' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 266 [1/19] (4.13ns)   --->   "%ut = sdiv i32 4096, i32 %h_2" [Crypto.cpp:106]   --->   Operation 266 'sdiv' 'ut' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 18> <II = 13> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i13 %ut" [Crypto.cpp:108]   --->   Operation 267 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln108_1 = trunc i32 %hf" [Crypto.cpp:108]   --->   Operation 268 'trunc' 'trunc_ln108_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i32 %h_2" [Crypto.cpp:108]   --->   Operation 269 'sext' 'sext_ln108' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 270 [1/1] (1.58ns)   --->   "%br_ln108 = br void %for.cond111" [Crypto.cpp:108]   --->   Operation 270 'br' 'br_ln108' <Predicate = true> <Delay = 1.58>

State 51 <SV = 26> <Delay = 4.79>
ST_51 : Operation 271 [1/1] (0.00ns)   --->   "%i_6 = phi i64 %add_ln108, void %NTT_PE_LOOP, i64 0, void %NTT_GROUP_LOOP" [Crypto.cpp:108]   --->   Operation 271 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %i_6, i32 12, i32 63" [Crypto.cpp:108]   --->   Operation 272 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 273 [1/1] (3.21ns)   --->   "%icmp_ln108 = icmp_slt  i52 %tmp_12, i52 1" [Crypto.cpp:108]   --->   Operation 273 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 3.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc143, void %NTT_PE_LOOP" [Crypto.cpp:108]   --->   Operation 274 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln108_2 = trunc i64 %i_6" [Crypto.cpp:108]   --->   Operation 275 'trunc' 'trunc_ln108_2' <Predicate = (icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 276 [2/2] (0.00ns)   --->   "%call_ln105 = call void @Crypto_Pipeline_NTT_PE_LOOP, i32 %hf, i12 %trunc_ln108_2, i32 %DataTemp, i12 %trunc_ln108_1, i13 %trunc_ln108, i20 %m, i16 %trunc_ln89, i31 %zext_ln, i16 %trunc_ln64, i31 %zext_ln, i31 %zext_ln, i32 %twiddle_ram" [Crypto.cpp:105]   --->   Operation 276 'call' 'call_ln105' <Predicate = (icmp_ln108)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 277 [1/1] (3.52ns)   --->   "%add_ln108 = add i64 %sext_ln108, i64 %i_6" [Crypto.cpp:108]   --->   Operation 277 'add' 'add_ln108' <Predicate = (icmp_ln108)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 278 [1/1] (0.00ns)   --->   "%h_4 = shl i32 %h_2, i32 1" [Crypto.cpp:104]   --->   Operation 278 'shl' 'h_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 279 [1/1] (1.58ns)   --->   "%store_ln104 = store i32 %h_4, i32 %h" [Crypto.cpp:104]   --->   Operation 279 'store' 'store_ln104' <Predicate = (!icmp_ln108)> <Delay = 1.58>
ST_51 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.cond105" [Crypto.cpp:104]   --->   Operation 280 'br' 'br_ln104' <Predicate = (!icmp_ln108)> <Delay = 0.00>

State 52 <SV = 27> <Delay = 0.00>
ST_52 : Operation 281 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Crypto.cpp:108]   --->   Operation 281 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 282 [1/2] (0.00ns)   --->   "%call_ln105 = call void @Crypto_Pipeline_NTT_PE_LOOP, i32 %hf, i12 %trunc_ln108_2, i32 %DataTemp, i12 %trunc_ln108_1, i13 %trunc_ln108, i20 %m, i16 %trunc_ln89, i31 %zext_ln, i16 %trunc_ln64, i31 %zext_ln, i31 %zext_ln, i32 %twiddle_ram" [Crypto.cpp:105]   --->   Operation 282 'call' 'call_ln105' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.cond111" [Crypto.cpp:108]   --->   Operation 283 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>

State 53 <SV = 8> <Delay = 0.00>
ST_53 : Operation 284 [1/2] (0.00ns)   --->   "%call_ln14 = call void @Crypto_Pipeline_VITIS_LOOP_126_5, i13 %tmp_9, i32 %DataTemp, i32 %data_ram_0" [DATAMemory.cpp:14->Crypto.cpp:93]   --->   Operation 284 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sw.epilog"   --->   Operation 285 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 54 <SV = 1> <Delay = 4.30>
ST_54 : Operation 286 [1/2] (3.25ns)   --->   "%temp1_10 = load i13 %data_ram_0_addr_6" [DATAMemory.cpp:14->Crypto.cpp:80]   --->   Operation 286 'load' 'temp1_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_54 : Operation 287 [1/2] (3.25ns)   --->   "%temp2_10 = load i13 %data_ram_0_addr_7" [DATAMemory.cpp:14->Crypto.cpp:81]   --->   Operation 287 'load' 'temp2_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_54 : Operation 288 [14/14] (1.05ns)   --->   "%temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1" [PE_UNIT.cpp:25->PE_ARRAY.cpp:24->Crypto.cpp:82]   --->   Operation 288 'call' 'temp3_0_4' <Predicate = true> <Delay = 1.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 2> <Delay = 5.65>
ST_55 : Operation 289 [13/14] (5.65ns)   --->   "%temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1" [PE_UNIT.cpp:25->PE_ARRAY.cpp:24->Crypto.cpp:82]   --->   Operation 289 'call' 'temp3_0_4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 3> <Delay = 5.65>
ST_56 : Operation 290 [12/14] (5.65ns)   --->   "%temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1" [PE_UNIT.cpp:25->PE_ARRAY.cpp:24->Crypto.cpp:82]   --->   Operation 290 'call' 'temp3_0_4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 4> <Delay = 5.65>
ST_57 : Operation 291 [11/14] (5.65ns)   --->   "%temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1" [PE_UNIT.cpp:25->PE_ARRAY.cpp:24->Crypto.cpp:82]   --->   Operation 291 'call' 'temp3_0_4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 5> <Delay = 5.65>
ST_58 : Operation 292 [10/14] (5.65ns)   --->   "%temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1" [PE_UNIT.cpp:25->PE_ARRAY.cpp:24->Crypto.cpp:82]   --->   Operation 292 'call' 'temp3_0_4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 6> <Delay = 5.65>
ST_59 : Operation 293 [9/14] (5.65ns)   --->   "%temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1" [PE_UNIT.cpp:25->PE_ARRAY.cpp:24->Crypto.cpp:82]   --->   Operation 293 'call' 'temp3_0_4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 7> <Delay = 5.65>
ST_60 : Operation 294 [8/14] (5.65ns)   --->   "%temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1" [PE_UNIT.cpp:25->PE_ARRAY.cpp:24->Crypto.cpp:82]   --->   Operation 294 'call' 'temp3_0_4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 8> <Delay = 5.65>
ST_61 : Operation 295 [7/14] (5.65ns)   --->   "%temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1" [PE_UNIT.cpp:25->PE_ARRAY.cpp:24->Crypto.cpp:82]   --->   Operation 295 'call' 'temp3_0_4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 9> <Delay = 5.65>
ST_62 : Operation 296 [6/14] (5.65ns)   --->   "%temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1" [PE_UNIT.cpp:25->PE_ARRAY.cpp:24->Crypto.cpp:82]   --->   Operation 296 'call' 'temp3_0_4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 10> <Delay = 5.65>
ST_63 : Operation 297 [5/14] (5.65ns)   --->   "%temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1" [PE_UNIT.cpp:25->PE_ARRAY.cpp:24->Crypto.cpp:82]   --->   Operation 297 'call' 'temp3_0_4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 11> <Delay = 5.65>
ST_64 : Operation 298 [4/14] (5.65ns)   --->   "%temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1" [PE_UNIT.cpp:25->PE_ARRAY.cpp:24->Crypto.cpp:82]   --->   Operation 298 'call' 'temp3_0_4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 12> <Delay = 5.65>
ST_65 : Operation 299 [3/14] (5.65ns)   --->   "%temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1" [PE_UNIT.cpp:25->PE_ARRAY.cpp:24->Crypto.cpp:82]   --->   Operation 299 'call' 'temp3_0_4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 13> <Delay = 5.65>
ST_66 : Operation 300 [2/14] (5.65ns)   --->   "%temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1" [PE_UNIT.cpp:25->PE_ARRAY.cpp:24->Crypto.cpp:82]   --->   Operation 300 'call' 'temp3_0_4' <Predicate = true> <Delay = 5.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 14> <Delay = 4.21>
ST_67 : Operation 301 [1/14] (4.21ns)   --->   "%temp3_0_4 = call i32 @MUL_MOD, i32 %temp1_10, i32 %temp2_10, i2 %trunc_ln11_1" [PE_UNIT.cpp:25->PE_ARRAY.cpp:24->Crypto.cpp:82]   --->   Operation 301 'call' 'temp3_0_4' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 15> <Delay = 3.25>
ST_68 : Operation 302 [1/1] (3.25ns)   --->   "%store_ln8 = store i32 %temp3_0_4, i13 %data_ram_0_addr_6" [DATAMemory.cpp:8->Crypto.cpp:83]   --->   Operation 302 'store' 'store_ln8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_68 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln84 = br void %sw.epilog" [Crypto.cpp:84]   --->   Operation 303 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>

State 69 <SV = 1> <Delay = 5.80>
ST_69 : Operation 304 [1/2] (3.25ns)   --->   "%temp1_9 = load i13 %data_ram_0_addr_4" [DATAMemory.cpp:14->Crypto.cpp:73]   --->   Operation 304 'load' 'temp1_9' <Predicate = (OP_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_69 : Operation 305 [1/2] (3.25ns)   --->   "%temp2_9 = load i13 %data_ram_0_addr_5" [DATAMemory.cpp:14->Crypto.cpp:74]   --->   Operation 305 'load' 'temp2_9' <Predicate = (OP_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_69 : Operation 306 [1/1] (2.55ns)   --->   "%temp3_0_3 = sub i32 %temp1_9, i32 %temp2_9" [Arithmetic.cpp:53->PE_UNIT.cpp:21->PE_ARRAY.cpp:24->Crypto.cpp:75]   --->   Operation 306 'sub' 'temp3_0_3' <Predicate = (OP_read == 1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 307 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %temp3_0_3, i32 31" [Arithmetic.cpp:55->PE_UNIT.cpp:21->PE_ARRAY.cpp:24->Crypto.cpp:75]   --->   Operation 307 'bitselect' 'tmp' <Predicate = (OP_read == 1)> <Delay = 0.00>
ST_69 : Operation 308 [1/2] (3.25ns)   --->   "%temp1 = load i13 %data_ram_0_addr_2" [DATAMemory.cpp:14->Crypto.cpp:66]   --->   Operation 308 'load' 'temp1' <Predicate = (OP_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_69 : Operation 309 [1/2] (3.25ns)   --->   "%temp2 = load i13 %data_ram_0_addr_3" [DATAMemory.cpp:14->Crypto.cpp:67]   --->   Operation 309 'load' 'temp2' <Predicate = (OP_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_69 : Operation 310 [1/1] (2.55ns)   --->   "%temp3_0 = add i32 %temp2, i32 %temp1" [Arithmetic.cpp:40->PE_UNIT.cpp:17->PE_ARRAY.cpp:24->Crypto.cpp:68]   --->   Operation 310 'add' 'temp3_0' <Predicate = (OP_read == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 2> <Delay = 4.95>
ST_70 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node temp3_0_5)   --->   "%zext_ln56_cast = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %trunc_ln11_1" [Arithmetic.cpp:56->PE_UNIT.cpp:21->PE_ARRAY.cpp:24->Crypto.cpp:75]   --->   Operation 311 'mux' 'zext_ln56_cast' <Predicate = (OP_read == 1 & tmp)> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node temp3_0_5)   --->   "%zext_ln56 = zext i31 %zext_ln56_cast" [Arithmetic.cpp:56->PE_UNIT.cpp:21->PE_ARRAY.cpp:24->Crypto.cpp:75]   --->   Operation 312 'zext' 'zext_ln56' <Predicate = (OP_read == 1 & tmp)> <Delay = 0.00>
ST_70 : Operation 313 [1/1] (2.55ns) (out node of the LUT)   --->   "%temp3_0_5 = add i32 %zext_ln56, i32 %temp3_0_3" [Arithmetic.cpp:56->PE_UNIT.cpp:21->PE_ARRAY.cpp:24->Crypto.cpp:75]   --->   Operation 313 'add' 'temp3_0_5' <Predicate = (OP_read == 1 & tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 314 [1/1] (0.69ns)   --->   "%temp3_0_6 = select i1 %tmp, i32 %temp3_0_5, i32 %temp3_0_3" [Arithmetic.cpp:55->PE_UNIT.cpp:21->PE_ARRAY.cpp:24->Crypto.cpp:75]   --->   Operation 314 'select' 'temp3_0_6' <Predicate = (OP_read == 1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 315 [1/1] (1.70ns)   --->   "%zext_ln43_cast = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %trunc_ln11_1" [Arithmetic.cpp:43->PE_UNIT.cpp:17->PE_ARRAY.cpp:24->Crypto.cpp:68]   --->   Operation 315 'mux' 'zext_ln43_cast' <Predicate = (OP_read == 0)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i31 %zext_ln43_cast" [Arithmetic.cpp:43->PE_UNIT.cpp:17->PE_ARRAY.cpp:24->Crypto.cpp:68]   --->   Operation 316 'zext' 'zext_ln43' <Predicate = (OP_read == 0)> <Delay = 0.00>
ST_70 : Operation 317 [1/1] (2.55ns)   --->   "%icmp_ln43 = icmp_slt  i32 %temp3_0, i32 %zext_ln43" [Arithmetic.cpp:43->PE_UNIT.cpp:17->PE_ARRAY.cpp:24->Crypto.cpp:68]   --->   Operation 317 'icmp' 'icmp_ln43' <Predicate = (OP_read == 0)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 318 [1/1] (2.55ns)   --->   "%temp3_0_1 = sub i32 %temp3_0, i32 %zext_ln43" [Arithmetic.cpp:44->PE_UNIT.cpp:17->PE_ARRAY.cpp:24->Crypto.cpp:68]   --->   Operation 318 'sub' 'temp3_0_1' <Predicate = (OP_read == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 319 [1/1] (0.69ns)   --->   "%temp3_0_2 = select i1 %icmp_ln43, i32 %temp3_0, i32 %temp3_0_1" [Arithmetic.cpp:43->PE_UNIT.cpp:17->PE_ARRAY.cpp:24->Crypto.cpp:68]   --->   Operation 319 'select' 'temp3_0_2' <Predicate = (OP_read == 0)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 71 <SV = 3> <Delay = 3.25>
ST_71 : Operation 320 [1/1] (3.25ns)   --->   "%store_ln8 = store i32 %temp3_0_6, i13 %data_ram_0_addr_4" [DATAMemory.cpp:8->Crypto.cpp:76]   --->   Operation 320 'store' 'store_ln8' <Predicate = (OP_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_71 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln77 = br void %sw.epilog" [Crypto.cpp:77]   --->   Operation 321 'br' 'br_ln77' <Predicate = (OP_read == 1)> <Delay = 0.00>
ST_71 : Operation 322 [1/1] (3.25ns)   --->   "%store_ln8 = store i32 %temp3_0_2, i13 %data_ram_0_addr_2" [DATAMemory.cpp:8->Crypto.cpp:69]   --->   Operation 322 'store' 'store_ln8' <Predicate = (OP_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_71 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln70 = br void %sw.epilog" [Crypto.cpp:70]   --->   Operation 323 'br' 'br_ln70' <Predicate = (OP_read == 0)> <Delay = 0.00>

State 72 <SV = 1> <Delay = 3.25>
ST_72 : Operation 324 [1/2] (3.25ns)   --->   "%twiddle_ram_load_1 = load i13 %twiddle_ram_addr_3" [TwiddleMemory.cpp:28->Crypto.cpp:62]   --->   Operation 324 'load' 'twiddle_ram_load_1' <Predicate = (OP_read == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_72 : Operation 325 [1/1] (0.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %TwiddleOutput, i32 %twiddle_ram_load_1" [TwiddleMemory.cpp:28->Crypto.cpp:62]   --->   Operation 325 'write' 'write_ln28' <Predicate = (OP_read == 9)> <Delay = 0.00>
ST_72 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln63 = br void %sw.epilog" [Crypto.cpp:63]   --->   Operation 326 'br' 'br_ln63' <Predicate = (OP_read == 9)> <Delay = 0.00>
ST_72 : Operation 327 [1/2] (3.25ns)   --->   "%twiddle_ram_load = load i13 %twiddle_ram_addr_2" [TwiddleMemory.cpp:22->Crypto.cpp:58]   --->   Operation 327 'load' 'twiddle_ram_load' <Predicate = (OP_read == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_72 : Operation 328 [1/1] (0.00ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %TwiddleOutput, i32 %twiddle_ram_load" [TwiddleMemory.cpp:22->Crypto.cpp:58]   --->   Operation 328 'write' 'write_ln22' <Predicate = (OP_read == 8)> <Delay = 0.00>
ST_72 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln59 = br void %sw.epilog" [Crypto.cpp:59]   --->   Operation 329 'br' 'br_ln59' <Predicate = (OP_read == 8)> <Delay = 0.00>

State 73 <SV = 1> <Delay = 5.57>
ST_73 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i32 %TwiddleAddress_read" [TwiddleMemory.cpp:8->Crypto.cpp:54]   --->   Operation 330 'zext' 'zext_ln8_1' <Predicate = (OP_read == 7)> <Delay = 0.00>
ST_73 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln8_1 = trunc i32 %TwiddleAddress_read" [TwiddleMemory.cpp:8->Crypto.cpp:54]   --->   Operation 331 'trunc' 'trunc_ln8_1' <Predicate = (OP_read == 7)> <Delay = 0.00>
ST_73 : Operation 332 [1/1] (0.00ns)   --->   "%twiddle_ram_addr = getelementptr i32 %twiddle_ram, i64 0, i64 %zext_ln8_1" [TwiddleMemory.cpp:8->Crypto.cpp:54]   --->   Operation 332 'getelementptr' 'twiddle_ram_addr' <Predicate = (OP_read == 7)> <Delay = 0.00>
ST_73 : Operation 333 [1/2] (2.32ns)   --->   "%TwiddleIn_load = load i1 %TwiddleIn_addr" [TwiddleMemory.cpp:8->Crypto.cpp:54]   --->   Operation 333 'load' 'TwiddleIn_load' <Predicate = (OP_read == 7)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_73 : Operation 334 [1/1] (3.25ns)   --->   "%store_ln8 = store i32 %TwiddleIn_load, i13 %twiddle_ram_addr" [TwiddleMemory.cpp:8->Crypto.cpp:54]   --->   Operation 334 'store' 'store_ln8' <Predicate = (OP_read == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_73 : Operation 335 [1/1] (0.00ns)   --->   "%TwiddleIn_addr_1 = getelementptr i32 %TwiddleIn, i64 0, i64 1" [TwiddleMemory.cpp:12->Crypto.cpp:54]   --->   Operation 335 'getelementptr' 'TwiddleIn_addr_1' <Predicate = (OP_read == 7)> <Delay = 0.00>
ST_73 : Operation 336 [2/2] (2.32ns)   --->   "%TwiddleIn_load_1 = load i1 %TwiddleIn_addr_1" [TwiddleMemory.cpp:12->Crypto.cpp:54]   --->   Operation 336 'load' 'TwiddleIn_load_1' <Predicate = (OP_read == 7)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_73 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 %trunc_ln11, i12 0" [DATAMemory.cpp:14->Crypto.cpp:50]   --->   Operation 337 'bitconcatenate' 'tmp_8' <Predicate = (OP_read == 6)> <Delay = 0.00>
ST_73 : Operation 338 [1/1] (1.67ns)   --->   "%add_ln14 = add i13 %tmp_8, i13 %trunc_ln14" [DATAMemory.cpp:14->Crypto.cpp:50]   --->   Operation 338 'add' 'add_ln14' <Predicate = (OP_read == 6)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i13 %add_ln14" [DATAMemory.cpp:14->Crypto.cpp:50]   --->   Operation 339 'zext' 'zext_ln14' <Predicate = (OP_read == 6)> <Delay = 0.00>
ST_73 : Operation 340 [1/1] (0.00ns)   --->   "%data_ram_0_addr_1 = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln14" [DATAMemory.cpp:14->Crypto.cpp:50]   --->   Operation 340 'getelementptr' 'data_ram_0_addr_1' <Predicate = (OP_read == 6)> <Delay = 0.00>
ST_73 : Operation 341 [2/2] (3.25ns)   --->   "%data_ram_0_load = load i13 %data_ram_0_addr_1" [DATAMemory.cpp:14->Crypto.cpp:50]   --->   Operation 341 'load' 'data_ram_0_load' <Predicate = (OP_read == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>

State 74 <SV = 2> <Delay = 5.57>
ST_74 : Operation 342 [1/1] (0.99ns)   --->   "%xor_ln12 = xor i13 %trunc_ln8_1, i13 4096" [TwiddleMemory.cpp:12->Crypto.cpp:54]   --->   Operation 342 'xor' 'xor_ln12' <Predicate = (OP_read == 7)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i13 %xor_ln12" [TwiddleMemory.cpp:12->Crypto.cpp:54]   --->   Operation 343 'zext' 'zext_ln12' <Predicate = (OP_read == 7)> <Delay = 0.00>
ST_74 : Operation 344 [1/1] (0.00ns)   --->   "%twiddle_ram_addr_1 = getelementptr i32 %twiddle_ram, i64 0, i64 %zext_ln12" [TwiddleMemory.cpp:12->Crypto.cpp:54]   --->   Operation 344 'getelementptr' 'twiddle_ram_addr_1' <Predicate = (OP_read == 7)> <Delay = 0.00>
ST_74 : Operation 345 [1/2] (2.32ns)   --->   "%TwiddleIn_load_1 = load i1 %TwiddleIn_addr_1" [TwiddleMemory.cpp:12->Crypto.cpp:54]   --->   Operation 345 'load' 'TwiddleIn_load_1' <Predicate = (OP_read == 7)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 2> <RAM>
ST_74 : Operation 346 [1/1] (3.25ns)   --->   "%store_ln12 = store i32 %TwiddleIn_load_1, i13 %twiddle_ram_addr_1" [TwiddleMemory.cpp:12->Crypto.cpp:54]   --->   Operation 346 'store' 'store_ln12' <Predicate = (OP_read == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_74 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln55 = br void %sw.epilog" [Crypto.cpp:55]   --->   Operation 347 'br' 'br_ln55' <Predicate = (OP_read == 7)> <Delay = 0.00>
ST_74 : Operation 348 [1/2] (3.25ns)   --->   "%data_ram_0_load = load i13 %data_ram_0_addr_1" [DATAMemory.cpp:14->Crypto.cpp:50]   --->   Operation 348 'load' 'data_ram_0_load' <Predicate = (OP_read == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_74 : Operation 349 [1/1] (1.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %DataOutput, i32 %data_ram_0_load" [DATAMemory.cpp:14->Crypto.cpp:50]   --->   Operation 349 'write' 'write_ln14' <Predicate = (OP_read == 6)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_74 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln51 = br void %sw.epilog" [Crypto.cpp:51]   --->   Operation 350 'br' 'br_ln51' <Predicate = (OP_read == 6)> <Delay = 0.00>

State 75 <SV = 1> <Delay = 4.93>
ST_75 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 %trunc_ln11, i12 0" [DATAMemory.cpp:8->Crypto.cpp:46]   --->   Operation 351 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 352 [1/1] (1.67ns)   --->   "%add_ln8 = add i13 %tmp_7, i13 %trunc_ln8" [DATAMemory.cpp:8->Crypto.cpp:46]   --->   Operation 352 'add' 'add_ln8' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i13 %add_ln8" [DATAMemory.cpp:8->Crypto.cpp:46]   --->   Operation 353 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 354 [1/1] (0.00ns)   --->   "%data_ram_0_addr = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln8" [DATAMemory.cpp:8->Crypto.cpp:46]   --->   Operation 354 'getelementptr' 'data_ram_0_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 355 [1/1] (1.00ns)   --->   "%DataIn_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %DataIn" [DATAMemory.cpp:8->Crypto.cpp:46]   --->   Operation 355 'read' 'DataIn_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_75 : Operation 356 [1/1] (3.25ns)   --->   "%store_ln8 = store i32 %DataIn_read, i13 %data_ram_0_addr" [DATAMemory.cpp:8->Crypto.cpp:46]   --->   Operation 356 'store' 'store_ln8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_75 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln47 = br void %sw.epilog" [Crypto.cpp:47]   --->   Operation 357 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>

State 76 <SV = 16> <Delay = 0.00>
ST_76 : Operation 358 [1/1] (0.00ns)   --->   "%ret_ln192 = ret" [Crypto.cpp:192]   --->   Operation 358 'ret' 'ret_ln192' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataIn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DataOutput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ RAMSel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TwiddleIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ TwiddleAddress]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TwiddleOutput]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ OP]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ModIndex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_ram_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ twiddle_ram]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ModIndex_read           (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
OP_read                 (read             ) [ 01111111000000000000000000000000000000000000000000000000000000000000011111100]
RAMSel_read             (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln11              (trunc            ) [ 00100000000000000000000000000000000000000000000000000000000000000000000001010]
trunc_ln11_1            (trunc            ) [ 00111111111111111111111111111100000000000000000000000011111111111111011000000]
spectopmodule_ln11      (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0         (specmemcore      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
DataTemp                (alloca           ) [ 00111111111111111111111111111111111111111111111111111100000000000000000000000]
bit_reversed_input      (alloca           ) [ 00111111000000000000000000000000000000000000000000000000000000000000000000000]
TwiddleAddress_read     (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000]
Address_read            (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln43             (switch           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln14_3             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln14_3            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
data_ram_0_addr_6       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000011111111111111100000000]
xor_ln14_2              (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln14_6             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
data_ram_0_addr_7       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000010000000000000000000000]
zext_ln14_2             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln14_2            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
data_ram_0_addr_4       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000011100000]
xor_ln14_1              (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln14_5             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
data_ram_0_addr_5       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000]
zext_ln14_1             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln14_1            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
data_ram_0_addr_2       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000011100000]
xor_ln14                (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln14_4             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
data_ram_0_addr_3       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000010000000]
trunc_ln28              (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln28                (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
twiddle_ram_addr_3      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000010000]
zext_ln22               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
twiddle_ram_addr_2      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000010000]
TwiddleIn_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000]
trunc_ln14              (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001000]
trunc_ln8               (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000010]
h_1                     (alloca           ) [ 00111111111111111111111111111000000000000000000000000000000000000000000000000]
tmp_s                   (bitconcatenate   ) [ 00011111111111111111111111111111000000000000000000000000000000000000000000000]
store_ln154             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
h                       (alloca           ) [ 00111111000000000000000000000000111111111111111111111000000000000000000000000]
tmp_9                   (bitconcatenate   ) [ 00011111000000000000000000000000111111111111111111111100000000000000000000000]
store_ln104             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln14               (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln14               (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln89_1             (mux              ) [ 00000000111111111111111111111000000000000000000000000000000000000000000000000]
trunc_ln64_1            (trunc            ) [ 00000000111111111111111111111000000000000000000000000000000000000000000000000]
m_1                     (mux              ) [ 00000000111111111111111111111000000000000000000000000000000000000000000000000]
trunc_ln89_1            (trunc            ) [ 00000000111111111111111111111000000000000000000000000000000000000000000000000]
br_ln154                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln0                (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln                 (mux              ) [ 00000000000000000000000000000000111111111111111111111000000000000000000000000]
trunc_ln64              (trunc            ) [ 00000000000000000000000000000000111111111111111111111000000000000000000000000]
m                       (mux              ) [ 00000000000000000000000000000000111111111111111111111000000000000000000000000]
trunc_ln89              (trunc            ) [ 00000000000000000000000000000000111111111111111111111000000000000000000000000]
br_ln104                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
h_3                     (load             ) [ 00000000011111111111111111111000000000000000000000000000000000000000000000000]
icmp_ln154              (icmp             ) [ 00000000111111111111111111111000000000000000000000000000000000000000000000000]
br_ln154                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
n_inv                   (mux              ) [ 00000000000000000000000000000100000000000000000000000000000000000000000000000]
speclooptripcount_ln155 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln154      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11                  (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln155               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln155_1            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln155              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln155_1             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln155_2            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln155_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
hf_1                    (select           ) [ 00000000000000000000000000011000000000000000000000000000000000000000000000000]
ut_1                    (sdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln158             (trunc            ) [ 00000000000000000000000000011000000000000000000000000000000000000000000000000]
trunc_ln158_1           (trunc            ) [ 00000000000000000000000000011000000000000000000000000000000000000000000000000]
sext_ln158              (sext             ) [ 00000000000000000000000000011000000000000000000000000000000000000000000000000]
br_ln158                (br               ) [ 00000000111111111111111111111000000000000000000000000000000000000000000000000]
i                       (phi              ) [ 00000000000000000000000000010000000000000000000000000000000000000000000000000]
tmp_13                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln158              (icmp             ) [ 00000000111111111111111111111000000000000000000000000000000000000000000000000]
br_ln158                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln158_2           (trunc            ) [ 00000000000000000000000000001000000000000000000000000000000000000000000000000]
add_ln158               (add              ) [ 00000000111111111111111111111000000000000000000000000000000000000000000000000]
h_5                     (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln154             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln154                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln158      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln155              (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln158                (br               ) [ 00000000111111111111111111111000000000000000000000000000000000000000000000000]
call_ln175              (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln14               (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
h_2                     (load             ) [ 00000000000000000000000000000000011111111111111111111000000000000000000000000]
icmp_ln104              (icmp             ) [ 00000000000000000000000000000000111111111111111111111000000000000000000000000]
br_ln104                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln105 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln104      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                  (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln105               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln105_1            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln105              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln105_1             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln105_2            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln105_1            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
hf                      (select           ) [ 00000000000000000000000000000000000000000000000000011000000000000000000000000]
ut                      (sdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln108             (trunc            ) [ 00000000000000000000000000000000000000000000000000011000000000000000000000000]
trunc_ln108_1           (trunc            ) [ 00000000000000000000000000000000000000000000000000011000000000000000000000000]
sext_ln108              (sext             ) [ 00000000000000000000000000000000000000000000000000011000000000000000000000000]
br_ln108                (br               ) [ 00000000000000000000000000000000111111111111111111111000000000000000000000000]
i_6                     (phi              ) [ 00000000000000000000000000000000000000000000000000010000000000000000000000000]
tmp_12                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln108              (icmp             ) [ 00000000000000000000000000000000111111111111111111111000000000000000000000000]
br_ln108                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln108_2           (trunc            ) [ 00000000000000000000000000000000000000000000000000001000000000000000000000000]
add_ln108               (add              ) [ 00000000000000000000000000000000111111111111111111111000000000000000000000000]
h_4                     (shl              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln104             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln104                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln108      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln105              (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln108                (br               ) [ 00000000000000000000000000000000111111111111111111111000000000000000000000000]
call_ln14               (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                  (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
temp1_10                (load             ) [ 00000000000000000000000000000000000000000000000000000001111111111111000000000]
temp2_10                (load             ) [ 00000000000000000000000000000000000000000000000000000001111111111111000000000]
temp3_0_4               (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000100000000]
store_ln8               (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln84                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
temp1_9                 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
temp2_9                 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
temp3_0_3               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000001000000]
tmp                     (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000001000000]
temp1                   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
temp2                   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
temp3_0                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000001000000]
zext_ln56_cast          (mux              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln56               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
temp3_0_5               (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
temp3_0_6               (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000100000]
zext_ln43_cast          (mux              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln43               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln43               (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
temp3_0_1               (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
temp3_0_2               (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000100000]
store_ln8               (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln77                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln8               (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln70                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
twiddle_ram_load_1      (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln28              (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln63                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
twiddle_ram_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln22              (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln59                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln8_1              (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln8_1             (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000100]
twiddle_ram_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
TwiddleIn_load          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln8               (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
TwiddleIn_addr_1        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000100]
tmp_8                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln14                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln14               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
data_ram_0_addr_1       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000100]
xor_ln12                (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln12               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
twiddle_ram_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
TwiddleIn_load_1        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln12              (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln55                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
data_ram_0_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln14              (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln51                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln8                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln8                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
data_ram_0_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
DataIn_read             (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln8               (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln47                 (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln192               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataIn">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataIn"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Address">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Address"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataOutput">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataOutput"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="RAMSel">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAMSel"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="TwiddleIn">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TwiddleIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="TwiddleAddress">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TwiddleAddress"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="TwiddleOutput">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TwiddleOutput"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OP">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OP"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ModIndex">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ModIndex"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_ram_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_ram_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="twiddle_ram">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddle_ram"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i1.i12"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Crypto_Pipeline_VITIS_LOOP_138_7"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Crypto_Pipeline_VITIS_LOOP_89_1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Crypto_Pipeline_VITIS_LOOP_22_21"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Crypto_Pipeline_VITIS_LOOP_22_2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Crypto_Pipeline_VITIS_LOOP_149_10"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Crypto_Pipeline_VITIS_LOOP_99_4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i31.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i20.i2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i19.i2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Crypto_Pipeline_VITIS_LOOP_176_11"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Crypto_Pipeline_INTT_PE_LOOP"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Crypto_Pipeline_VITIS_LOOP_180_12"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Crypto_Pipeline_VITIS_LOOP_126_5"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Crypto_Pipeline_NTT_PE_LOOP"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MUL_MOD"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="DataTemp_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="DataTemp/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="bit_reversed_input_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bit_reversed_input/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="h_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="h_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="ModIndex_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ModIndex_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="OP_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OP_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="RAMSel_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RAMSel_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="TwiddleAddress_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TwiddleAddress_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="Address_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Address_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/72 write_ln22/72 "/>
</bind>
</comp>

<comp id="235" class="1004" name="write_ln14_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln14/74 "/>
</bind>
</comp>

<comp id="242" class="1004" name="DataIn_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DataIn_read/75 "/>
</bind>
</comp>

<comp id="248" class="1004" name="data_ram_0_addr_6_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_ram_0_addr_6/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="data_ram_0_addr_7_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="13" slack="0"/>
<pin id="259" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_ram_0_addr_7/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="0"/>
<pin id="267" dir="0" index="4" bw="13" slack="1"/>
<pin id="268" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="0"/>
<pin id="270" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp1_10/1 temp2_10/1 temp1_9/1 temp2_9/1 temp1/1 temp2/1 store_ln8/68 store_ln8/71 store_ln8/71 data_ram_0_load/73 store_ln8/75 "/>
</bind>
</comp>

<comp id="273" class="1004" name="data_ram_0_addr_4_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_ram_0_addr_4/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="data_ram_0_addr_5_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="13" slack="0"/>
<pin id="284" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_ram_0_addr_5/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="data_ram_0_addr_2_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="32" slack="0"/>
<pin id="293" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_ram_0_addr_2/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="data_ram_0_addr_3_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="13" slack="0"/>
<pin id="300" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_ram_0_addr_3/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="twiddle_ram_addr_3_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="13" slack="0"/>
<pin id="309" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddle_ram_addr_3/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="13" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="twiddle_ram_load_1/1 twiddle_ram_load/1 store_ln8/73 store_ln12/74 "/>
</bind>
</comp>

<comp id="319" class="1004" name="twiddle_ram_addr_2_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="32" slack="0"/>
<pin id="323" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddle_ram_addr_2/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="TwiddleIn_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TwiddleIn_addr/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="TwiddleIn_load/1 TwiddleIn_load_1/73 "/>
</bind>
</comp>

<comp id="341" class="1004" name="twiddle_ram_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="32" slack="0"/>
<pin id="345" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddle_ram_addr/73 "/>
</bind>
</comp>

<comp id="350" class="1004" name="TwiddleIn_addr_1_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="TwiddleIn_addr_1/73 "/>
</bind>
</comp>

<comp id="359" class="1004" name="data_ram_0_addr_1_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="13" slack="0"/>
<pin id="363" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_ram_0_addr_1/73 "/>
</bind>
</comp>

<comp id="368" class="1004" name="twiddle_ram_addr_1_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="13" slack="0"/>
<pin id="372" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddle_ram_addr_1/74 "/>
</bind>
</comp>

<comp id="376" class="1004" name="data_ram_0_addr_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="13" slack="0"/>
<pin id="380" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_ram_0_addr/75 "/>
</bind>
</comp>

<comp id="385" class="1005" name="i_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="1"/>
<pin id="387" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="389" class="1004" name="i_phi_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="0"/>
<pin id="391" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="1" slack="1"/>
<pin id="393" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/27 "/>
</bind>
</comp>

<comp id="396" class="1005" name="i_6_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_6 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="i_6_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="1" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_6/51 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="0" slack="0"/>
<pin id="409" dir="0" index="1" bw="13" slack="0"/>
<pin id="410" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="3" bw="32" slack="0"/>
<pin id="412" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="0" slack="0"/>
<pin id="417" dir="0" index="1" bw="13" slack="0"/>
<pin id="418" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="419" dir="0" index="3" bw="32" slack="0"/>
<pin id="420" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="0" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="427" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="0" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="0" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="439" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="0" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="445" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="0" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="19" slack="0"/>
<pin id="451" dir="0" index="3" bw="2" slack="7"/>
<pin id="452" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln175/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="0" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="1"/>
<pin id="457" dir="0" index="2" bw="12" slack="0"/>
<pin id="458" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="459" dir="0" index="4" bw="12" slack="1"/>
<pin id="460" dir="0" index="5" bw="13" slack="1"/>
<pin id="461" dir="0" index="6" bw="20" slack="20"/>
<pin id="462" dir="0" index="7" bw="16" slack="20"/>
<pin id="463" dir="0" index="8" bw="31" slack="20"/>
<pin id="464" dir="0" index="9" bw="16" slack="20"/>
<pin id="465" dir="0" index="10" bw="31" slack="20"/>
<pin id="466" dir="0" index="11" bw="31" slack="20"/>
<pin id="467" dir="0" index="12" bw="32" slack="0"/>
<pin id="468" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln155/27 "/>
</bind>
</comp>

<comp id="471" class="1004" name="grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="0" slack="0"/>
<pin id="473" dir="0" index="1" bw="13" slack="8"/>
<pin id="474" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="475" dir="0" index="3" bw="32" slack="0"/>
<pin id="476" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/30 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="0" slack="0"/>
<pin id="481" dir="0" index="1" bw="13" slack="6"/>
<pin id="482" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="483" dir="0" index="3" bw="32" slack="0"/>
<pin id="484" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/32 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="0" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="1"/>
<pin id="490" dir="0" index="2" bw="12" slack="0"/>
<pin id="491" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="492" dir="0" index="4" bw="12" slack="1"/>
<pin id="493" dir="0" index="5" bw="13" slack="1"/>
<pin id="494" dir="0" index="6" bw="20" slack="20"/>
<pin id="495" dir="0" index="7" bw="16" slack="20"/>
<pin id="496" dir="0" index="8" bw="31" slack="20"/>
<pin id="497" dir="0" index="9" bw="16" slack="20"/>
<pin id="498" dir="0" index="10" bw="31" slack="20"/>
<pin id="499" dir="0" index="11" bw="31" slack="20"/>
<pin id="500" dir="0" index="12" bw="32" slack="0"/>
<pin id="501" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln105/51 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_MUL_MOD_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="0" index="2" bw="32" slack="0"/>
<pin id="508" dir="0" index="3" bw="2" slack="1"/>
<pin id="509" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="temp3_0_4/54 "/>
</bind>
</comp>

<comp id="513" class="1004" name="grp_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="31" slack="0"/>
<pin id="515" dir="0" index="1" bw="31" slack="0"/>
<pin id="516" dir="0" index="2" bw="31" slack="0"/>
<pin id="517" dir="0" index="3" bw="31" slack="0"/>
<pin id="518" dir="0" index="4" bw="2" slack="2"/>
<pin id="519" dir="1" index="5" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="zext_ln89_1/7 zext_ln/7 zext_ln43_cast/70 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="20" slack="0"/>
<pin id="526" dir="0" index="1" bw="17" slack="0"/>
<pin id="527" dir="0" index="2" bw="20" slack="0"/>
<pin id="528" dir="0" index="3" bw="20" slack="0"/>
<pin id="529" dir="0" index="4" bw="2" slack="6"/>
<pin id="530" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="m_1/7 m/7 "/>
</bind>
</comp>

<comp id="535" class="1005" name="reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="31" slack="20"/>
<pin id="537" dir="1" index="1" bw="31" slack="20"/>
</pin_list>
<bind>
<opset="zext_ln89_1 zext_ln "/>
</bind>
</comp>

<comp id="545" class="1005" name="reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="20" slack="20"/>
<pin id="547" dir="1" index="1" bw="20" slack="20"/>
</pin_list>
<bind>
<opset="m_1 m "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln11_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln11_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11_1/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln14_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_3/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln14_3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14_3/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="xor_ln14_2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="13" slack="0"/>
<pin id="570" dir="0" index="1" bw="13" slack="0"/>
<pin id="571" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14_2/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln14_6_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="13" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln14_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_2/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="trunc_ln14_2_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14_2/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="xor_ln14_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="13" slack="0"/>
<pin id="590" dir="0" index="1" bw="13" slack="0"/>
<pin id="591" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14_1/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln14_5_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="13" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln14_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="trunc_ln14_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14_1/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="xor_ln14_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="13" slack="0"/>
<pin id="610" dir="0" index="1" bw="13" slack="0"/>
<pin id="611" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln14_4_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="13" slack="0"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="trunc_ln28_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="xor_ln28_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="13" slack="0"/>
<pin id="625" dir="0" index="1" bw="13" slack="0"/>
<pin id="626" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln28_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="13" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="zext_ln22_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="639" class="1004" name="trunc_ln14_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="trunc_ln8_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_s_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="13" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="1"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="store_ln154_store_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_9_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="13" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="1"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="store_ln104_store_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="3" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="trunc_ln64_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="31" slack="0"/>
<pin id="675" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64_1/7 "/>
</bind>
</comp>

<comp id="677" class="1004" name="trunc_ln89_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="20" slack="0"/>
<pin id="679" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89_1/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="trunc_ln64_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="31" slack="0"/>
<pin id="683" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="trunc_ln89_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="20" slack="0"/>
<pin id="687" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln89/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="h_3_load_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="6"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_3/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="icmp_ln154_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/8 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="15" slack="0"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="ut_1/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="n_inv_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="19" slack="0"/>
<pin id="706" dir="0" index="1" bw="19" slack="0"/>
<pin id="707" dir="0" index="2" bw="19" slack="0"/>
<pin id="708" dir="0" index="3" bw="19" slack="0"/>
<pin id="709" dir="0" index="4" bw="2" slack="7"/>
<pin id="710" dir="1" index="5" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="n_inv/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_11_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="719" dir="0" index="2" bw="6" slack="0"/>
<pin id="720" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/26 "/>
</bind>
</comp>

<comp id="723" class="1004" name="sub_ln155_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="726" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln155/26 "/>
</bind>
</comp>

<comp id="728" class="1004" name="lshr_ln155_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="31" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="1" slack="0"/>
<pin id="732" dir="0" index="3" bw="6" slack="0"/>
<pin id="733" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln155_1/26 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln155_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="31" slack="0"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/26 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sub_ln155_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="31" slack="0"/>
<pin id="745" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln155_1/26 "/>
</bind>
</comp>

<comp id="748" class="1004" name="lshr_ln155_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="31" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="0" index="3" bw="6" slack="0"/>
<pin id="753" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln155_2/26 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln155_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="31" slack="0"/>
<pin id="759" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_1/26 "/>
</bind>
</comp>

<comp id="761" class="1004" name="hf_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="0" index="2" bw="32" slack="0"/>
<pin id="765" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hf_1/26 "/>
</bind>
</comp>

<comp id="769" class="1004" name="trunc_ln158_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="13" slack="0"/>
<pin id="771" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158/26 "/>
</bind>
</comp>

<comp id="773" class="1004" name="trunc_ln158_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="0"/>
<pin id="775" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158_1/26 "/>
</bind>
</comp>

<comp id="777" class="1004" name="sext_ln158_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="779" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln158/26 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_13_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="52" slack="0"/>
<pin id="782" dir="0" index="1" bw="64" slack="0"/>
<pin id="783" dir="0" index="2" bw="5" slack="0"/>
<pin id="784" dir="0" index="3" bw="7" slack="0"/>
<pin id="785" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/27 "/>
</bind>
</comp>

<comp id="790" class="1004" name="icmp_ln158_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="52" slack="0"/>
<pin id="792" dir="0" index="1" bw="52" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln158/27 "/>
</bind>
</comp>

<comp id="796" class="1004" name="trunc_ln158_2_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="0"/>
<pin id="798" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158_2/27 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln158_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="0" index="1" bw="64" slack="0"/>
<pin id="804" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/27 "/>
</bind>
</comp>

<comp id="806" class="1004" name="h_5_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="h_5/27 "/>
</bind>
</comp>

<comp id="811" class="1004" name="store_ln154_store_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="25"/>
<pin id="814" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/27 "/>
</bind>
</comp>

<comp id="816" class="1004" name="h_2_load_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="6"/>
<pin id="818" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_2/32 "/>
</bind>
</comp>

<comp id="819" class="1004" name="icmp_ln104_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="0" index="1" bw="32" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/32 "/>
</bind>
</comp>

<comp id="825" class="1004" name="grp_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="15" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="ut/32 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_10_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="834" dir="0" index="2" bw="6" slack="0"/>
<pin id="835" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/50 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sub_ln105_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="841" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln105/50 "/>
</bind>
</comp>

<comp id="843" class="1004" name="lshr_ln105_1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="31" slack="0"/>
<pin id="845" dir="0" index="1" bw="32" slack="0"/>
<pin id="846" dir="0" index="2" bw="1" slack="0"/>
<pin id="847" dir="0" index="3" bw="6" slack="0"/>
<pin id="848" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln105_1/50 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln105_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="31" slack="0"/>
<pin id="855" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/50 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sub_ln105_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="31" slack="0"/>
<pin id="860" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln105_1/50 "/>
</bind>
</comp>

<comp id="863" class="1004" name="lshr_ln105_2_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="31" slack="0"/>
<pin id="865" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="866" dir="0" index="2" bw="1" slack="0"/>
<pin id="867" dir="0" index="3" bw="6" slack="0"/>
<pin id="868" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln105_2/50 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln105_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="31" slack="0"/>
<pin id="874" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_1/50 "/>
</bind>
</comp>

<comp id="876" class="1004" name="hf_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="32" slack="0"/>
<pin id="879" dir="0" index="2" bw="32" slack="0"/>
<pin id="880" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hf/50 "/>
</bind>
</comp>

<comp id="884" class="1004" name="trunc_ln108_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="13" slack="0"/>
<pin id="886" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108/50 "/>
</bind>
</comp>

<comp id="888" class="1004" name="trunc_ln108_1_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="0"/>
<pin id="890" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108_1/50 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sext_ln108_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="894" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108/50 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_12_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="52" slack="0"/>
<pin id="897" dir="0" index="1" bw="64" slack="0"/>
<pin id="898" dir="0" index="2" bw="5" slack="0"/>
<pin id="899" dir="0" index="3" bw="7" slack="0"/>
<pin id="900" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/51 "/>
</bind>
</comp>

<comp id="905" class="1004" name="icmp_ln108_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="52" slack="0"/>
<pin id="907" dir="0" index="1" bw="52" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/51 "/>
</bind>
</comp>

<comp id="911" class="1004" name="trunc_ln108_2_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="64" slack="0"/>
<pin id="913" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108_2/51 "/>
</bind>
</comp>

<comp id="916" class="1004" name="add_ln108_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="1"/>
<pin id="918" dir="0" index="1" bw="64" slack="0"/>
<pin id="919" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/51 "/>
</bind>
</comp>

<comp id="921" class="1004" name="h_4_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="h_4/51 "/>
</bind>
</comp>

<comp id="926" class="1004" name="store_ln104_store_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="25"/>
<pin id="929" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/51 "/>
</bind>
</comp>

<comp id="931" class="1004" name="temp3_0_3_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="0"/>
<pin id="934" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="temp3_0_3/69 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="32" slack="0"/>
<pin id="940" dir="0" index="2" bw="6" slack="0"/>
<pin id="941" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/69 "/>
</bind>
</comp>

<comp id="945" class="1004" name="temp3_0_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="0"/>
<pin id="947" dir="0" index="1" bw="32" slack="0"/>
<pin id="948" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp3_0/69 "/>
</bind>
</comp>

<comp id="951" class="1004" name="zext_ln56_cast_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="31" slack="0"/>
<pin id="953" dir="0" index="1" bw="31" slack="0"/>
<pin id="954" dir="0" index="2" bw="31" slack="0"/>
<pin id="955" dir="0" index="3" bw="31" slack="0"/>
<pin id="956" dir="0" index="4" bw="2" slack="2"/>
<pin id="957" dir="1" index="5" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="zext_ln56_cast/70 "/>
</bind>
</comp>

<comp id="962" class="1004" name="zext_ln56_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="31" slack="0"/>
<pin id="964" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/70 "/>
</bind>
</comp>

<comp id="966" class="1004" name="temp3_0_5_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="31" slack="0"/>
<pin id="968" dir="0" index="1" bw="32" slack="1"/>
<pin id="969" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp3_0_5/70 "/>
</bind>
</comp>

<comp id="971" class="1004" name="temp3_0_6_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="1"/>
<pin id="973" dir="0" index="1" bw="32" slack="0"/>
<pin id="974" dir="0" index="2" bw="32" slack="1"/>
<pin id="975" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp3_0_6/70 "/>
</bind>
</comp>

<comp id="977" class="1004" name="zext_ln43_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="31" slack="0"/>
<pin id="979" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/70 "/>
</bind>
</comp>

<comp id="981" class="1004" name="icmp_ln43_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="1"/>
<pin id="983" dir="0" index="1" bw="32" slack="0"/>
<pin id="984" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/70 "/>
</bind>
</comp>

<comp id="986" class="1004" name="temp3_0_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="0" index="1" bw="31" slack="0"/>
<pin id="989" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="temp3_0_1/70 "/>
</bind>
</comp>

<comp id="991" class="1004" name="temp3_0_2_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="0" index="1" bw="32" slack="1"/>
<pin id="994" dir="0" index="2" bw="32" slack="0"/>
<pin id="995" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp3_0_2/70 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln8_1_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_1/73 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="trunc_ln8_1_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="1"/>
<pin id="1004" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8_1/73 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_8_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="13" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="1"/>
<pin id="1008" dir="0" index="2" bw="1" slack="0"/>
<pin id="1009" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/73 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="add_ln14_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="13" slack="0"/>
<pin id="1014" dir="0" index="1" bw="13" slack="1"/>
<pin id="1015" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/73 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="zext_ln14_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="13" slack="0"/>
<pin id="1019" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/73 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="xor_ln12_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="13" slack="1"/>
<pin id="1024" dir="0" index="1" bw="13" slack="0"/>
<pin id="1025" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12/74 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="zext_ln12_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="13" slack="0"/>
<pin id="1029" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/74 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="tmp_7_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="13" slack="0"/>
<pin id="1034" dir="0" index="1" bw="1" slack="1"/>
<pin id="1035" dir="0" index="2" bw="1" slack="0"/>
<pin id="1036" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/75 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="add_ln8_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="13" slack="0"/>
<pin id="1041" dir="0" index="1" bw="13" slack="1"/>
<pin id="1042" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/75 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="zext_ln8_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="13" slack="0"/>
<pin id="1046" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/75 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="OP_read_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="1"/>
<pin id="1051" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="OP_read "/>
</bind>
</comp>

<comp id="1053" class="1005" name="trunc_ln11_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="1"/>
<pin id="1055" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="trunc_ln11_1_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="2" slack="1"/>
<pin id="1063" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11_1 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="TwiddleAddress_read_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="1"/>
<pin id="1073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="TwiddleAddress_read "/>
</bind>
</comp>

<comp id="1077" class="1005" name="data_ram_0_addr_6_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="13" slack="1"/>
<pin id="1079" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="data_ram_0_addr_6 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="data_ram_0_addr_7_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="13" slack="1"/>
<pin id="1085" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="data_ram_0_addr_7 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="data_ram_0_addr_4_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="13" slack="1"/>
<pin id="1090" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="data_ram_0_addr_4 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="data_ram_0_addr_5_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="13" slack="1"/>
<pin id="1095" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="data_ram_0_addr_5 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="data_ram_0_addr_2_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="13" slack="1"/>
<pin id="1100" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="data_ram_0_addr_2 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="data_ram_0_addr_3_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="13" slack="1"/>
<pin id="1105" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="data_ram_0_addr_3 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="twiddle_ram_addr_3_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="13" slack="1"/>
<pin id="1110" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="twiddle_ram_addr_3 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="twiddle_ram_addr_2_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="13" slack="1"/>
<pin id="1115" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="twiddle_ram_addr_2 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="TwiddleIn_addr_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="1"/>
<pin id="1120" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="TwiddleIn_addr "/>
</bind>
</comp>

<comp id="1123" class="1005" name="trunc_ln14_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="13" slack="1"/>
<pin id="1125" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln14 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="trunc_ln8_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="13" slack="1"/>
<pin id="1130" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="h_1_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="32" slack="0"/>
<pin id="1135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="tmp_s_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="13" slack="1"/>
<pin id="1142" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1146" class="1005" name="h_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="0"/>
<pin id="1148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1153" class="1005" name="tmp_9_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="13" slack="1"/>
<pin id="1155" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="trunc_ln64_1_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="16" slack="20"/>
<pin id="1161" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opset="trunc_ln64_1 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="trunc_ln89_1_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="16" slack="20"/>
<pin id="1166" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opset="trunc_ln89_1 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="trunc_ln64_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="16" slack="20"/>
<pin id="1171" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opset="trunc_ln64 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="trunc_ln89_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="16" slack="20"/>
<pin id="1176" dir="1" index="1" bw="16" slack="20"/>
</pin_list>
<bind>
<opset="trunc_ln89 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="n_inv_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="19" slack="1"/>
<pin id="1187" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="n_inv "/>
</bind>
</comp>

<comp id="1190" class="1005" name="hf_1_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="1"/>
<pin id="1192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hf_1 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="trunc_ln158_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="13" slack="1"/>
<pin id="1197" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln158 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="trunc_ln158_1_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="12" slack="1"/>
<pin id="1202" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln158_1 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="sext_ln158_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="64" slack="1"/>
<pin id="1207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln158 "/>
</bind>
</comp>

<comp id="1213" class="1005" name="trunc_ln158_2_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="12" slack="1"/>
<pin id="1215" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln158_2 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="add_ln158_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="64" slack="0"/>
<pin id="1220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln158 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="hf_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="1"/>
<pin id="1231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hf "/>
</bind>
</comp>

<comp id="1234" class="1005" name="trunc_ln108_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="13" slack="1"/>
<pin id="1236" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln108 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="trunc_ln108_1_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="12" slack="1"/>
<pin id="1241" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln108_1 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="sext_ln108_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="64" slack="1"/>
<pin id="1246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln108 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="trunc_ln108_2_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="12" slack="1"/>
<pin id="1254" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln108_2 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="add_ln108_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="64" slack="0"/>
<pin id="1259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln108 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="temp1_10_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="1"/>
<pin id="1264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp1_10 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="temp2_10_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="1"/>
<pin id="1269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp2_10 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="temp3_0_4_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="32" slack="1"/>
<pin id="1274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3_0_4 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="temp3_0_3_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="1"/>
<pin id="1279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3_0_3 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="tmp_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="1" slack="1"/>
<pin id="1285" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1288" class="1005" name="temp3_0_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="32" slack="1"/>
<pin id="1290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3_0 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="temp3_0_6_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="1"/>
<pin id="1297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3_0_6 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="temp3_0_2_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="32" slack="1"/>
<pin id="1302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3_0_2 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="trunc_ln8_1_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="13" slack="1"/>
<pin id="1307" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8_1 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="TwiddleIn_addr_1_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="1"/>
<pin id="1312" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="TwiddleIn_addr_1 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="data_ram_0_addr_1_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="13" slack="1"/>
<pin id="1317" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="data_ram_0_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="64" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="64" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="72" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="2" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="178" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="180" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="72" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="90" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="90" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="271"><net_src comp="248" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="272"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="90" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="90" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="273" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="288"><net_src comp="280" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="90" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="90" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="289" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="304"><net_src comp="296" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="310"><net_src comp="20" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="90" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="312" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="318"><net_src comp="305" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="324"><net_src comp="20" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="90" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="319" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="332"><net_src comp="8" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="90" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="90" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="340"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="20" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="90" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="335" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="349"><net_src comp="341" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="355"><net_src comp="8" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="90" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="64" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="350" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="90" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="262" pin="3"/><net_sink comp="235" pin=2"/></net>

<net id="367"><net_src comp="359" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="373"><net_src comp="20" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="90" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="368" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="381"><net_src comp="18" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="90" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="242" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="384"><net_src comp="376" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="388"><net_src comp="90" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="399"><net_src comp="90" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="98" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="18" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="421"><net_src comp="100" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="18" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="428"><net_src comp="102" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="434"><net_src comp="104" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="106" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="446"><net_src comp="108" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="453"><net_src comp="138" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="469"><net_src comp="162" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="470"><net_src comp="20" pin="0"/><net_sink comp="454" pin=12"/></net>

<net id="477"><net_src comp="166" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="18" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="485"><net_src comp="168" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="18" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="502"><net_src comp="172" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="503"><net_src comp="20" pin="0"/><net_sink comp="487" pin=12"/></net>

<net id="510"><net_src comp="176" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="262" pin="7"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="262" pin="3"/><net_sink comp="504" pin=2"/></net>

<net id="520"><net_src comp="110" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="112" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="114" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="523"><net_src comp="116" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="531"><net_src comp="118" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="120" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="122" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="534"><net_src comp="124" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="538"><net_src comp="513" pin="5"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="454" pin=8"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="454" pin=10"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="454" pin=11"/></net>

<net id="542"><net_src comp="535" pin="1"/><net_sink comp="487" pin=8"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="487" pin=10"/></net>

<net id="544"><net_src comp="535" pin="1"/><net_sink comp="487" pin=11"/></net>

<net id="548"><net_src comp="524" pin="5"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="454" pin=6"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="487" pin=6"/></net>

<net id="554"><net_src comp="210" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="198" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="222" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="567"><net_src comp="222" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="92" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="582"><net_src comp="222" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="587"><net_src comp="222" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="92" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="602"><net_src comp="222" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="607"><net_src comp="222" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="92" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="608" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="622"><net_src comp="216" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="619" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="92" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="637"><net_src comp="216" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="642"><net_src comp="222" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="222" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="94" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="96" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="654"><net_src comp="647" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="659"><net_src comp="84" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="665"><net_src comp="94" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="96" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="667"><net_src comp="660" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="672"><net_src comp="84" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="676"><net_src comp="513" pin="5"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="524" pin="5"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="513" pin="5"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="524" pin="5"/><net_sink comp="685" pin=0"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="126" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="128" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="689" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="711"><net_src comp="130" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="132" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="134" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="714"><net_src comp="136" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="715"><net_src comp="704" pin="5"/><net_sink comp="447" pin=2"/></net>

<net id="721"><net_src comp="148" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="150" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="727"><net_src comp="34" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="734"><net_src comp="152" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="723" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="56" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="150" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="741"><net_src comp="728" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="34" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="754"><net_src comp="152" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="56" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="756"><net_src comp="150" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="760"><net_src comp="748" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="716" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="742" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="757" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="772"><net_src comp="698" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="761" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="786"><net_src comp="154" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="389" pin="4"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="156" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="789"><net_src comp="158" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="794"><net_src comp="780" pin="4"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="160" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="389" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="805"><net_src comp="389" pin="4"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="56" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="823"><net_src comp="816" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="126" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="128" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="816" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="148" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="150" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="842"><net_src comp="34" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="849"><net_src comp="152" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="838" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="851"><net_src comp="56" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="852"><net_src comp="150" pin="0"/><net_sink comp="843" pin=3"/></net>

<net id="856"><net_src comp="843" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="34" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="853" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="869"><net_src comp="152" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="56" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="871"><net_src comp="150" pin="0"/><net_sink comp="863" pin=3"/></net>

<net id="875"><net_src comp="863" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="881"><net_src comp="831" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="857" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="883"><net_src comp="872" pin="1"/><net_sink comp="876" pin=2"/></net>

<net id="887"><net_src comp="825" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="876" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="901"><net_src comp="154" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="400" pin="4"/><net_sink comp="895" pin=1"/></net>

<net id="903"><net_src comp="156" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="904"><net_src comp="158" pin="0"/><net_sink comp="895" pin=3"/></net>

<net id="909"><net_src comp="895" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="160" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="914"><net_src comp="400" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="920"><net_src comp="400" pin="4"/><net_sink comp="916" pin=1"/></net>

<net id="925"><net_src comp="56" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="930"><net_src comp="921" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="262" pin="7"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="262" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="942"><net_src comp="148" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="931" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="150" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="949"><net_src comp="262" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="262" pin="7"/><net_sink comp="945" pin=1"/></net>

<net id="958"><net_src comp="110" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="959"><net_src comp="112" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="960"><net_src comp="114" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="961"><net_src comp="116" pin="0"/><net_sink comp="951" pin=3"/></net>

<net id="965"><net_src comp="951" pin="5"/><net_sink comp="962" pin=0"/></net>

<net id="970"><net_src comp="962" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="976"><net_src comp="966" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="513" pin="5"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="977" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="977" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="981" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="986" pin="2"/><net_sink comp="991" pin=2"/></net>

<net id="1001"><net_src comp="998" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1010"><net_src comp="94" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1011"><net_src comp="96" pin="0"/><net_sink comp="1005" pin=2"/></net>

<net id="1016"><net_src comp="1005" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1020"><net_src comp="1012" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1026"><net_src comp="92" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1030"><net_src comp="1022" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1037"><net_src comp="94" pin="0"/><net_sink comp="1032" pin=0"/></net>

<net id="1038"><net_src comp="96" pin="0"/><net_sink comp="1032" pin=2"/></net>

<net id="1043"><net_src comp="1032" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1047"><net_src comp="1039" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1052"><net_src comp="204" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="551" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1059"><net_src comp="1053" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1060"><net_src comp="1053" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1064"><net_src comp="555" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="513" pin=4"/></net>

<net id="1066"><net_src comp="1061" pin="1"/><net_sink comp="524" pin=4"/></net>

<net id="1067"><net_src comp="1061" pin="1"/><net_sink comp="704" pin=4"/></net>

<net id="1068"><net_src comp="1061" pin="1"/><net_sink comp="447" pin=3"/></net>

<net id="1069"><net_src comp="1061" pin="1"/><net_sink comp="504" pin=3"/></net>

<net id="1070"><net_src comp="1061" pin="1"/><net_sink comp="951" pin=4"/></net>

<net id="1074"><net_src comp="216" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1076"><net_src comp="1071" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1080"><net_src comp="248" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1082"><net_src comp="1077" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1086"><net_src comp="255" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1091"><net_src comp="273" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1096"><net_src comp="280" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1101"><net_src comp="289" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1106"><net_src comp="296" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1111"><net_src comp="305" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1116"><net_src comp="319" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1121"><net_src comp="327" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1126"><net_src comp="639" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1131"><net_src comp="643" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1136"><net_src comp="190" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1139"><net_src comp="1133" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="1143"><net_src comp="647" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="1149"><net_src comp="194" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1152"><net_src comp="1146" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1156"><net_src comp="660" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="1162"><net_src comp="673" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="454" pin=9"/></net>

<net id="1167"><net_src comp="677" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="454" pin=7"/></net>

<net id="1172"><net_src comp="681" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="487" pin=9"/></net>

<net id="1177"><net_src comp="685" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="487" pin=7"/></net>

<net id="1188"><net_src comp="704" pin="5"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="1193"><net_src comp="761" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="1198"><net_src comp="769" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="454" pin=5"/></net>

<net id="1203"><net_src comp="773" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="454" pin=4"/></net>

<net id="1208"><net_src comp="777" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1216"><net_src comp="796" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1221"><net_src comp="801" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1232"><net_src comp="876" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="1237"><net_src comp="884" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="487" pin=5"/></net>

<net id="1242"><net_src comp="888" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="487" pin=4"/></net>

<net id="1247"><net_src comp="892" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1255"><net_src comp="911" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1260"><net_src comp="916" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1265"><net_src comp="262" pin="7"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1270"><net_src comp="262" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1275"><net_src comp="504" pin="4"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1280"><net_src comp="931" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1282"><net_src comp="1277" pin="1"/><net_sink comp="971" pin=2"/></net>

<net id="1286"><net_src comp="937" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1291"><net_src comp="945" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1294"><net_src comp="1288" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1298"><net_src comp="971" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="1303"><net_src comp="991" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="1308"><net_src comp="1002" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1313"><net_src comp="350" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1318"><net_src comp="359" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="262" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataOutput | {74 }
	Port: TwiddleOutput | {72 }
	Port: data_ram_0 | {30 31 32 53 68 71 75 }
	Port: twiddle_ram | {73 74 }
 - Input state : 
	Port: Crypto : DataIn | {75 }
	Port: Crypto : Address | {1 }
	Port: Crypto : RAMSel | {1 }
	Port: Crypto : TwiddleIn | {1 73 74 }
	Port: Crypto : TwiddleAddress | {1 }
	Port: Crypto : OP | {1 }
	Port: Crypto : ModIndex | {1 }
	Port: Crypto : data_ram_0 | {1 2 3 54 69 73 74 }
	Port: Crypto : twiddle_ram | {1 27 28 51 52 72 }
  - Chain level:
	State 1
		data_ram_0_addr_6 : 1
		xor_ln14_2 : 1
		zext_ln14_6 : 1
		data_ram_0_addr_7 : 2
		temp1_10 : 2
		temp2_10 : 3
		data_ram_0_addr_4 : 1
		xor_ln14_1 : 1
		zext_ln14_5 : 1
		data_ram_0_addr_5 : 2
		temp1_9 : 2
		temp2_9 : 3
		data_ram_0_addr_2 : 1
		xor_ln14 : 1
		zext_ln14_4 : 1
		data_ram_0_addr_3 : 2
		temp1 : 2
		temp2 : 3
		xor_ln28 : 1
		zext_ln28 : 1
		twiddle_ram_addr_3 : 2
		twiddle_ram_load_1 : 3
		twiddle_ram_addr_2 : 1
		twiddle_ram_load : 2
		TwiddleIn_load : 1
	State 2
		call_ln14 : 1
		store_ln154 : 1
		call_ln14 : 1
		store_ln104 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		trunc_ln64_1 : 1
		trunc_ln89_1 : 1
		trunc_ln64 : 1
		trunc_ln89 : 1
	State 8
		icmp_ln154 : 1
		br_ln154 : 2
		ut_1 : 1
		call_ln175 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		lshr_ln155_1 : 1
		zext_ln155 : 2
		sub_ln155_1 : 3
		zext_ln155_1 : 1
		hf_1 : 4
		trunc_ln158 : 1
		trunc_ln158_1 : 5
	State 27
		tmp_13 : 1
		icmp_ln158 : 2
		br_ln158 : 3
		trunc_ln158_2 : 1
		call_ln155 : 2
		add_ln158 : 1
	State 28
	State 29
	State 30
	State 31
	State 32
		icmp_ln104 : 1
		br_ln104 : 2
		ut : 1
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
		lshr_ln105_1 : 1
		zext_ln105 : 2
		sub_ln105_1 : 3
		zext_ln105_1 : 1
		hf : 4
		trunc_ln108 : 1
		trunc_ln108_1 : 5
	State 51
		tmp_12 : 1
		icmp_ln108 : 2
		br_ln108 : 3
		trunc_ln108_2 : 1
		call_ln105 : 2
		add_ln108 : 1
	State 52
	State 53
	State 54
		temp3_0_4 : 1
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
		temp3_0_3 : 1
		tmp : 2
		temp3_0 : 1
	State 70
		zext_ln56 : 1
		temp3_0_5 : 2
		temp3_0_6 : 3
		zext_ln43 : 1
		icmp_ln43 : 2
		temp3_0_1 : 2
		temp3_0_2 : 3
	State 71
	State 72
		write_ln28 : 1
		write_ln22 : 1
	State 73
		twiddle_ram_addr : 1
		store_ln8 : 2
		TwiddleIn_load_1 : 1
		add_ln14 : 1
		zext_ln14 : 2
		data_ram_0_addr_1 : 3
		data_ram_0_load : 4
	State 74
		twiddle_ram_addr_1 : 1
		store_ln12 : 2
		write_ln14 : 1
	State 75
		add_ln8 : 1
		zext_ln8 : 2
		data_ram_0_addr : 3
		store_ln8 : 4
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |  grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407 |    0    |  1.588  |    72   |    51   |
|          |  grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415  |    0    |  1.588  |    72   |    51   |
|          |  grp_Crypto_Pipeline_VITIS_LOOP_22_21_fu_423 |    0    |  1.588  |    70   |    37   |
|          |  grp_Crypto_Pipeline_VITIS_LOOP_22_2_fu_429  |    0    |  1.588  |    70   |    37   |
|          | grp_Crypto_Pipeline_VITIS_LOOP_149_10_fu_435 |    0    |  1.588  |   122   |    37   |
|   call   |  grp_Crypto_Pipeline_VITIS_LOOP_99_4_fu_441  |    0    |  1.588  |   122   |    37   |
|          | grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447 |    12   |  8.1786 |   1039  |   777   |
|          |    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454   |    12   |  4.764  |   429   |   1083  |
|          | grp_Crypto_Pipeline_VITIS_LOOP_180_12_fu_471 |    0    |  1.588  |    71   |    51   |
|          |  grp_Crypto_Pipeline_VITIS_LOOP_126_5_fu_479 |    0    |  1.588  |    71   |    51   |
|          |    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487    |    12   |  4.764  |   429   |   1070  |
|          |              grp_MUL_MOD_fu_504              |    12   |  6.5906 |   919   |   743   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   sdiv   |                  grp_fu_698                  |    0    |    0    |   394   |   238   |
|          |                  grp_fu_825                  |    0    |    0    |   394   |   238   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               add_ln158_fu_801               |    0    |    0    |    0    |    71   |
|          |               add_ln108_fu_916               |    0    |    0    |    0    |    71   |
|    add   |                temp3_0_fu_945                |    0    |    0    |    0    |    39   |
|          |               temp3_0_5_fu_966               |    0    |    0    |    0    |    39   |
|          |               add_ln14_fu_1012               |    0    |    0    |    0    |    14   |
|          |                add_ln8_fu_1039               |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln154_fu_692              |    0    |    0    |    0    |    39   |
|          |               icmp_ln158_fu_790              |    0    |    0    |    0    |    59   |
|   icmp   |               icmp_ln104_fu_819              |    0    |    0    |    0    |    39   |
|          |               icmp_ln108_fu_905              |    0    |    0    |    0    |    59   |
|          |               icmp_ln43_fu_981               |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               sub_ln155_fu_723               |    0    |    0    |    0    |    39   |
|          |              sub_ln155_1_fu_742              |    0    |    0    |    0    |    38   |
|    sub   |               sub_ln105_fu_838               |    0    |    0    |    0    |    39   |
|          |              sub_ln105_1_fu_857              |    0    |    0    |    0    |    38   |
|          |               temp3_0_3_fu_931               |    0    |    0    |    0    |    39   |
|          |               temp3_0_1_fu_986               |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                  hf_1_fu_761                 |    0    |    0    |    0    |    32   |
|  select  |                   hf_fu_876                  |    0    |    0    |    0    |    32   |
|          |               temp3_0_6_fu_971               |    0    |    0    |    0    |    32   |
|          |               temp3_0_2_fu_991               |    0    |    0    |    0    |    32   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               xor_ln14_2_fu_568              |    0    |    0    |    0    |    13   |
|          |               xor_ln14_1_fu_588              |    0    |    0    |    0    |    13   |
|    xor   |                xor_ln14_fu_608               |    0    |    0    |    0    |    13   |
|          |                xor_ln28_fu_623               |    0    |    0    |    0    |    13   |
|          |               xor_ln12_fu_1022               |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                  grp_fu_513                  |    0    |    0    |    0    |    14   |
|    mux   |                  grp_fu_524                  |    0    |    0    |    0    |    14   |
|          |                 n_inv_fu_704                 |    0    |    0    |    0    |    14   |
|          |             zext_ln56_cast_fu_951            |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |           ModIndex_read_read_fu_198          |    0    |    0    |    0    |    0    |
|          |              OP_read_read_fu_204             |    0    |    0    |    0    |    0    |
|   read   |            RAMSel_read_read_fu_210           |    0    |    0    |    0    |    0    |
|          |        TwiddleAddress_read_read_fu_216       |    0    |    0    |    0    |    0    |
|          |           Address_read_read_fu_222           |    0    |    0    |    0    |    0    |
|          |            DataIn_read_read_fu_242           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   write  |               grp_write_fu_228               |    0    |    0    |    0    |    0    |
|          |            write_ln14_write_fu_235           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln11_fu_551              |    0    |    0    |    0    |    0    |
|          |              trunc_ln11_1_fu_555             |    0    |    0    |    0    |    0    |
|          |              trunc_ln14_3_fu_564             |    0    |    0    |    0    |    0    |
|          |              trunc_ln14_2_fu_584             |    0    |    0    |    0    |    0    |
|          |              trunc_ln14_1_fu_604             |    0    |    0    |    0    |    0    |
|          |               trunc_ln28_fu_619              |    0    |    0    |    0    |    0    |
|          |               trunc_ln14_fu_639              |    0    |    0    |    0    |    0    |
|          |               trunc_ln8_fu_643               |    0    |    0    |    0    |    0    |
|          |              trunc_ln64_1_fu_673             |    0    |    0    |    0    |    0    |
|   trunc  |              trunc_ln89_1_fu_677             |    0    |    0    |    0    |    0    |
|          |               trunc_ln64_fu_681              |    0    |    0    |    0    |    0    |
|          |               trunc_ln89_fu_685              |    0    |    0    |    0    |    0    |
|          |              trunc_ln158_fu_769              |    0    |    0    |    0    |    0    |
|          |             trunc_ln158_1_fu_773             |    0    |    0    |    0    |    0    |
|          |             trunc_ln158_2_fu_796             |    0    |    0    |    0    |    0    |
|          |              trunc_ln108_fu_884              |    0    |    0    |    0    |    0    |
|          |             trunc_ln108_1_fu_888             |    0    |    0    |    0    |    0    |
|          |             trunc_ln108_2_fu_911             |    0    |    0    |    0    |    0    |
|          |              trunc_ln8_1_fu_1002             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln14_3_fu_559              |    0    |    0    |    0    |    0    |
|          |              zext_ln14_6_fu_574              |    0    |    0    |    0    |    0    |
|          |              zext_ln14_2_fu_579              |    0    |    0    |    0    |    0    |
|          |              zext_ln14_5_fu_594              |    0    |    0    |    0    |    0    |
|          |              zext_ln14_1_fu_599              |    0    |    0    |    0    |    0    |
|          |              zext_ln14_4_fu_614              |    0    |    0    |    0    |    0    |
|          |               zext_ln28_fu_629               |    0    |    0    |    0    |    0    |
|          |               zext_ln22_fu_634               |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln155_fu_738              |    0    |    0    |    0    |    0    |
|          |              zext_ln155_1_fu_757             |    0    |    0    |    0    |    0    |
|          |               zext_ln105_fu_853              |    0    |    0    |    0    |    0    |
|          |              zext_ln105_1_fu_872             |    0    |    0    |    0    |    0    |
|          |               zext_ln56_fu_962               |    0    |    0    |    0    |    0    |
|          |               zext_ln43_fu_977               |    0    |    0    |    0    |    0    |
|          |               zext_ln8_1_fu_998              |    0    |    0    |    0    |    0    |
|          |               zext_ln14_fu_1017              |    0    |    0    |    0    |    0    |
|          |               zext_ln12_fu_1027              |    0    |    0    |    0    |    0    |
|          |               zext_ln8_fu_1044               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_s_fu_647                 |    0    |    0    |    0    |    0    |
|bitconcatenate|                 tmp_9_fu_660                 |    0    |    0    |    0    |    0    |
|          |                 tmp_8_fu_1005                |    0    |    0    |    0    |    0    |
|          |                 tmp_7_fu_1032                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_11_fu_716                |    0    |    0    |    0    |    0    |
| bitselect|                 tmp_10_fu_831                |    0    |    0    |    0    |    0    |
|          |                  tmp_fu_937                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |              lshr_ln155_1_fu_728             |    0    |    0    |    0    |    0    |
|          |              lshr_ln155_2_fu_748             |    0    |    0    |    0    |    0    |
|partselect|                 tmp_13_fu_780                |    0    |    0    |    0    |    0    |
|          |              lshr_ln105_1_fu_843             |    0    |    0    |    0    |    0    |
|          |              lshr_ln105_2_fu_863             |    0    |    0    |    0    |    0    |
|          |                 tmp_12_fu_895                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   sext   |               sext_ln158_fu_777              |    0    |    0    |    0    |    0    |
|          |               sext_ln108_fu_892              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    shl   |                  h_5_fu_806                  |    0    |    0    |    0    |    0    |
|          |                  h_4_fu_921                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    48   | 37.0012 |   4274  |   5465  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|     DataTemp     |    8   |    0   |    0   |    0   |
|bit_reversed_input|    8   |    0   |    0   |    0   |
|    data_ram_0    |   16   |    0   |    0   |    0   |
|    twiddle_ram   |   16   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |   48   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      OP_read_reg_1049      |   32   |
|TwiddleAddress_read_reg_1071|   32   |
|  TwiddleIn_addr_1_reg_1310 |    1   |
|   TwiddleIn_addr_reg_1118  |    1   |
|     add_ln108_reg_1257     |   64   |
|     add_ln158_reg_1218     |   64   |
| data_ram_0_addr_1_reg_1315 |   13   |
| data_ram_0_addr_2_reg_1098 |   13   |
| data_ram_0_addr_3_reg_1103 |   13   |
| data_ram_0_addr_4_reg_1088 |   13   |
| data_ram_0_addr_5_reg_1093 |   13   |
| data_ram_0_addr_6_reg_1077 |   13   |
| data_ram_0_addr_7_reg_1083 |   13   |
|        h_1_reg_1133        |   32   |
|         h_reg_1146         |   32   |
|        hf_1_reg_1190       |   32   |
|         hf_reg_1229        |   32   |
|         i_6_reg_396        |   64   |
|          i_reg_385         |   64   |
|       n_inv_reg_1185       |   19   |
|           reg_535          |   31   |
|           reg_545          |   20   |
|     sext_ln108_reg_1244    |   64   |
|     sext_ln158_reg_1205    |   64   |
|      temp1_10_reg_1262     |   32   |
|      temp2_10_reg_1267     |   32   |
|     temp3_0_2_reg_1300     |   32   |
|     temp3_0_3_reg_1277     |   32   |
|     temp3_0_4_reg_1272     |   32   |
|     temp3_0_6_reg_1295     |   32   |
|      temp3_0_reg_1288      |   32   |
|       tmp_9_reg_1153       |   13   |
|        tmp_reg_1283        |    1   |
|       tmp_s_reg_1140       |   13   |
|   trunc_ln108_1_reg_1239   |   12   |
|   trunc_ln108_2_reg_1252   |   12   |
|    trunc_ln108_reg_1234    |   13   |
|    trunc_ln11_1_reg_1061   |    2   |
|     trunc_ln11_reg_1053    |    1   |
|     trunc_ln14_reg_1123    |   13   |
|   trunc_ln158_1_reg_1200   |   12   |
|   trunc_ln158_2_reg_1213   |   12   |
|    trunc_ln158_reg_1195    |   13   |
|    trunc_ln64_1_reg_1159   |   16   |
|     trunc_ln64_reg_1169    |   16   |
|    trunc_ln89_1_reg_1164   |   16   |
|     trunc_ln89_reg_1174    |   16   |
|    trunc_ln8_1_reg_1305    |   13   |
|     trunc_ln8_reg_1128     |   13   |
| twiddle_ram_addr_2_reg_1113|   13   |
| twiddle_ram_addr_3_reg_1108|   13   |
+----------------------------+--------+
|            Total           |  1196  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_262              |  p0  |  10  |  13  |   130  ||    53   |
|               grp_access_fu_262              |  p1  |   2  |  32  |   64   ||    9    |
|               grp_access_fu_262              |  p2  |   6  |   0  |    0   ||    31   |
|               grp_access_fu_262              |  p4  |   2  |  13  |   26   ||    9    |
|               grp_access_fu_312              |  p0  |   6  |  13  |   78   ||    31   |
|               grp_access_fu_335              |  p0  |   4  |   1  |    4   ||    20   |
|  grp_Crypto_Pipeline_VITIS_LOOP_138_7_fu_407 |  p1  |   2  |  13  |   26   ||    9    |
|  grp_Crypto_Pipeline_VITIS_LOOP_89_1_fu_415  |  p1  |   2  |  13  |   26   ||    9    |
| grp_Crypto_Pipeline_VITIS_LOOP_176_11_fu_447 |  p2  |   2  |  19  |   38   ||    9    |
|    grp_Crypto_Pipeline_INTT_PE_LOOP_fu_454   |  p2  |   2  |  12  |   24   ||    9    |
|    grp_Crypto_Pipeline_NTT_PE_LOOP_fu_487    |  p2  |   2  |  12  |   24   ||    9    |
|              grp_MUL_MOD_fu_504              |  p1  |   2  |  32  |   64   ||    9    |
|              grp_MUL_MOD_fu_504              |  p2  |   2  |  32  |   64   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   568  || 22.7914 ||   216   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   48   |   37   |  4274  |  5465  |    -   |
|   Memory  |   48   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   22   |    -   |   216  |    -   |
|  Register |    -   |    -   |    -   |  1196  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   48   |   48   |   59   |  5470  |  5681  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
