--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml xillydemo.twx xillydemo.ncd -o xillydemo.twr xillydemo.pcf

Design file:              xillydemo.ncd
Physical constraint file: xillydemo.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (ADVANCED 1.03 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X38Y104.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.114ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y104.AQ     Tcko                  0.518   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X38Y104.BX     net (fanout=1)        0.516   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X38Y104.CLK    Tdick                 0.045   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.563ns logic, 0.516ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X38Y104.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.095ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y104.BQ     Tcko                  0.518   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X38Y104.CX     net (fanout=1)        0.514   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X38Y104.CLK    Tdick                 0.028   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.546ns logic, 0.514ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X38Y104.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.282ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.282ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y104.AQ     Tcko                  0.164   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X38Y104.BX     net (fanout=1)        0.170   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X38Y104.CLK    Tckdi       (-Th)     0.052   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.112ns logic, 0.170ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X38Y104.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.271ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y104.BQ     Tcko                  0.164   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X38Y104.CX     net (fanout=1)        0.170   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X38Y104.CLK    Tckdi       (-Th)     0.063   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.101ns logic, 0.170ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X26Y117.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.197ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y117.BQ     Tcko                  0.518   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X26Y117.CX     net (fanout=1)        0.616   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X26Y117.CLK    Tdick                 0.028   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.546ns logic, 0.616ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X26Y117.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.081ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.046ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y117.AQ     Tcko                  0.518   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X26Y117.BX     net (fanout=1)        0.483   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X26Y117.CLK    Tdick                 0.045   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.563ns logic, 0.483ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X26Y117.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.288ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y117.AQ     Tcko                  0.164   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X26Y117.BX     net (fanout=1)        0.176   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X26Y117.CLK    Tckdi       (-Th)     0.052   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.112ns logic, 0.176ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X26Y117.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.330ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y117.BQ     Tcko                  0.164   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X26Y117.CX     net (fanout=1)        0.229   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X26Y117.CLK    Tckdi       (-Th)     0.063   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.101ns logic, 0.229ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12914399 paths analyzed, 17656 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.361ns.
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29 (SLICE_X26Y101.CIN), 519 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr_27 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.385ns (Levels of Logic = 2)
  Clock Path Skew:      0.059ns (1.536 - 1.477)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr_27 to xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y98.DQ      Tcko                  0.456   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr[27]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr_27
    SLICE_X26Y100.D6     net (fanout=2)        8.215   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr[27]
    SLICE_X26Y100.COUT   Topcyd                0.500   xillybus_ins/M_AXI_AWADDR<27>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_B2011
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CIN    net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CLK    Tcinck                0.214   xillybus_ins/M_AXI_AWADDR<31>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_xor[31]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29
    -------------------------------------------------  ---------------------------
    Total                                      9.385ns (1.170ns logic, 8.215ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_valid (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.627ns (Levels of Logic = 7)
  Clock Path Skew:      0.065ns (1.536 - 1.471)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_valid to xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y86.DQ      Tcko                  0.456   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_valid
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_valid
    SLICE_X33Y81.B1      net (fanout=111)      1.284   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_valid
    SLICE_X33Y81.BMUX    Tilo                  0.360   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/message_channel[2]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_fetch_from_queue11
    SLICE_X27Y93.A1      net (fanout=54)       2.260   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_send_state[1]_M_AXI_AWVALID_Mux_198_o112
    SLICE_X27Y93.A       Tilo                  0.124   xillybus_ins/xillybus_core_ins/N330
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_B51_SW0
    SLICE_X26Y97.B4      net (fanout=1)        0.920   xillybus_ins/xillybus_core_ins/N333
    SLICE_X26Y97.COUT    Topcyb                0.657   xillybus_ins/M_AXI_AWADDR<15>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_lut[13]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[15]
    SLICE_X26Y98.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[15]
    SLICE_X26Y98.COUT    Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<19>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[19]
    SLICE_X26Y99.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[19]
    SLICE_X26Y99.COUT    Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<23>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[23]
    SLICE_X26Y100.CIN    net (fanout=1)        0.001   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[23]
    SLICE_X26Y100.COUT   Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<27>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CIN    net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CLK    Tcinck                0.214   xillybus_ins/M_AXI_AWADDR<31>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_xor[31]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29
    -------------------------------------------------  ---------------------------
    Total                                      6.627ns (2.162ns logic, 4.465ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.605ns (Levels of Logic = 7)
  Clock Path Skew:      0.072ns (1.536 - 1.464)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2 to xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y80.AQ      Tcko                  0.456   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd1
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2
    SLICE_X33Y81.B3      net (fanout=148)      1.262   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2
    SLICE_X33Y81.BMUX    Tilo                  0.360   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/message_channel[2]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_fetch_from_queue11
    SLICE_X27Y93.A1      net (fanout=54)       2.260   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_send_state[1]_M_AXI_AWVALID_Mux_198_o112
    SLICE_X27Y93.A       Tilo                  0.124   xillybus_ins/xillybus_core_ins/N330
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_B51_SW0
    SLICE_X26Y97.B4      net (fanout=1)        0.920   xillybus_ins/xillybus_core_ins/N333
    SLICE_X26Y97.COUT    Topcyb                0.657   xillybus_ins/M_AXI_AWADDR<15>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_lut[13]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[15]
    SLICE_X26Y98.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[15]
    SLICE_X26Y98.COUT    Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<19>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[19]
    SLICE_X26Y99.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[19]
    SLICE_X26Y99.COUT    Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<23>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[23]
    SLICE_X26Y100.CIN    net (fanout=1)        0.001   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[23]
    SLICE_X26Y100.COUT   Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<27>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CIN    net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CLK    Tcinck                0.214   xillybus_ins/M_AXI_AWADDR<31>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_xor[31]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_29
    -------------------------------------------------  ---------------------------
    Total                                      6.605ns (2.162ns logic, 4.443ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31 (SLICE_X26Y101.CIN), 519 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr_27 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.376ns (Levels of Logic = 2)
  Clock Path Skew:      0.059ns (1.536 - 1.477)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr_27 to xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y98.DQ      Tcko                  0.456   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr[27]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr_27
    SLICE_X26Y100.D6     net (fanout=2)        8.215   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr[27]
    SLICE_X26Y100.COUT   Topcyd                0.500   xillybus_ins/M_AXI_AWADDR<27>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_B2011
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CIN    net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CLK    Tcinck                0.205   xillybus_ins/M_AXI_AWADDR<31>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_xor[31]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31
    -------------------------------------------------  ---------------------------
    Total                                      9.376ns (1.161ns logic, 8.215ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_valid (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.618ns (Levels of Logic = 7)
  Clock Path Skew:      0.065ns (1.536 - 1.471)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_valid to xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y86.DQ      Tcko                  0.456   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_valid
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_valid
    SLICE_X33Y81.B1      net (fanout=111)      1.284   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_valid
    SLICE_X33Y81.BMUX    Tilo                  0.360   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/message_channel[2]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_fetch_from_queue11
    SLICE_X27Y93.A1      net (fanout=54)       2.260   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_send_state[1]_M_AXI_AWVALID_Mux_198_o112
    SLICE_X27Y93.A       Tilo                  0.124   xillybus_ins/xillybus_core_ins/N330
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_B51_SW0
    SLICE_X26Y97.B4      net (fanout=1)        0.920   xillybus_ins/xillybus_core_ins/N333
    SLICE_X26Y97.COUT    Topcyb                0.657   xillybus_ins/M_AXI_AWADDR<15>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_lut[13]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[15]
    SLICE_X26Y98.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[15]
    SLICE_X26Y98.COUT    Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<19>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[19]
    SLICE_X26Y99.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[19]
    SLICE_X26Y99.COUT    Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<23>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[23]
    SLICE_X26Y100.CIN    net (fanout=1)        0.001   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[23]
    SLICE_X26Y100.COUT   Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<27>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CIN    net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CLK    Tcinck                0.205   xillybus_ins/M_AXI_AWADDR<31>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_xor[31]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31
    -------------------------------------------------  ---------------------------
    Total                                      6.618ns (2.153ns logic, 4.465ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.596ns (Levels of Logic = 7)
  Clock Path Skew:      0.072ns (1.536 - 1.464)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2 to xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y80.AQ      Tcko                  0.456   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd1
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2
    SLICE_X33Y81.B3      net (fanout=148)      1.262   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2
    SLICE_X33Y81.BMUX    Tilo                  0.360   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/message_channel[2]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_fetch_from_queue11
    SLICE_X27Y93.A1      net (fanout=54)       2.260   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_send_state[1]_M_AXI_AWVALID_Mux_198_o112
    SLICE_X27Y93.A       Tilo                  0.124   xillybus_ins/xillybus_core_ins/N330
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_B51_SW0
    SLICE_X26Y97.B4      net (fanout=1)        0.920   xillybus_ins/xillybus_core_ins/N333
    SLICE_X26Y97.COUT    Topcyb                0.657   xillybus_ins/M_AXI_AWADDR<15>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_lut[13]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[15]
    SLICE_X26Y98.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[15]
    SLICE_X26Y98.COUT    Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<19>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[19]
    SLICE_X26Y99.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[19]
    SLICE_X26Y99.COUT    Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<23>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[23]
    SLICE_X26Y100.CIN    net (fanout=1)        0.001   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[23]
    SLICE_X26Y100.COUT   Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<27>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CIN    net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CLK    Tcinck                0.205   xillybus_ins/M_AXI_AWADDR<31>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_xor[31]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_31
    -------------------------------------------------  ---------------------------
    Total                                      6.596ns (2.153ns logic, 4.443ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_30 (SLICE_X26Y101.CIN), 519 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr_27 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.301ns (Levels of Logic = 2)
  Clock Path Skew:      0.059ns (1.536 - 1.477)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr_27 to xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y98.DQ      Tcko                  0.456   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr[27]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr_27
    SLICE_X26Y100.D6     net (fanout=2)        8.215   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_bufaddr[27]
    SLICE_X26Y100.COUT   Topcyd                0.500   xillybus_ins/M_AXI_AWADDR<27>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_B2011
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CIN    net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CLK    Tcinck                0.130   xillybus_ins/M_AXI_AWADDR<31>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_xor[31]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_30
    -------------------------------------------------  ---------------------------
    Total                                      9.301ns (1.086ns logic, 8.215ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_valid (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.543ns (Levels of Logic = 7)
  Clock Path Skew:      0.065ns (1.536 - 1.471)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_valid to xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y86.DQ      Tcko                  0.456   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_valid
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_valid
    SLICE_X33Y81.B1      net (fanout=111)      1.284   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_valid
    SLICE_X33Y81.BMUX    Tilo                  0.360   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/message_channel[2]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_fetch_from_queue11
    SLICE_X27Y93.A1      net (fanout=54)       2.260   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_send_state[1]_M_AXI_AWVALID_Mux_198_o112
    SLICE_X27Y93.A       Tilo                  0.124   xillybus_ins/xillybus_core_ins/N330
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_B51_SW0
    SLICE_X26Y97.B4      net (fanout=1)        0.920   xillybus_ins/xillybus_core_ins/N333
    SLICE_X26Y97.COUT    Topcyb                0.657   xillybus_ins/M_AXI_AWADDR<15>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_lut[13]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[15]
    SLICE_X26Y98.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[15]
    SLICE_X26Y98.COUT    Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<19>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[19]
    SLICE_X26Y99.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[19]
    SLICE_X26Y99.COUT    Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<23>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[23]
    SLICE_X26Y100.CIN    net (fanout=1)        0.001   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[23]
    SLICE_X26Y100.COUT   Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<27>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CIN    net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CLK    Tcinck                0.130   xillybus_ins/M_AXI_AWADDR<31>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_xor[31]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_30
    -------------------------------------------------  ---------------------------
    Total                                      6.543ns (2.078ns logic, 4.465ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.521ns (Levels of Logic = 7)
  Clock Path Skew:      0.072ns (1.536 - 1.464)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2 to xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y80.AQ      Tcko                  0.456   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd1
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2
    SLICE_X33Y81.B3      net (fanout=148)      1.262   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/send_state_FSM_FFd2
    SLICE_X33Y81.BMUX    Tilo                  0.360   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/message_channel[2]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_fetch_from_queue11
    SLICE_X27Y93.A1      net (fanout=54)       2.260   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_send_state[1]_M_AXI_AWVALID_Mux_198_o112
    SLICE_X27Y93.A       Tilo                  0.124   xillybus_ins/xillybus_core_ins/N330
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_B51_SW0
    SLICE_X26Y97.B4      net (fanout=1)        0.920   xillybus_ins/xillybus_core_ins/N333
    SLICE_X26Y97.COUT    Topcyb                0.657   xillybus_ins/M_AXI_AWADDR<15>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_lut[13]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[15]
    SLICE_X26Y98.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[15]
    SLICE_X26Y98.COUT    Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<19>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[19]
    SLICE_X26Y99.CIN     net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[19]
    SLICE_X26Y99.COUT    Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<23>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[23]
    SLICE_X26Y100.CIN    net (fanout=1)        0.001   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[23]
    SLICE_X26Y100.COUT   Tbyp                  0.117   xillybus_ins/M_AXI_AWADDR<27>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CIN    net (fanout=1)        0.000   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_cy[27]
    SLICE_X26Y101.CLK    Tcinck                0.130   xillybus_ins/M_AXI_AWADDR<31>
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux__n1068_rs_xor[31]
                                                       xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/M_AXI_AWADDR_30
    -------------------------------------------------  ---------------------------
    Total                                      6.521ns (2.078ns logic, 4.443ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address (RAMB18_X2Y39.DIBDI10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_26 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.223ns (0.812 - 0.589)
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_26 to xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X37Y100.CQ       Tcko                  0.141   xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg[27]
                                                         xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg_26
    RAMB18_X2Y39.DIBDI10   net (fanout=3)        0.237   xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufaddr_lowaddr_reg[26]
    RAMB18_X2Y39.CLKBWRCLK Trckd_DIB   (-Th)     0.155   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address
                                                         xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address
    ---------------------------------------------------  ---------------------------
    Total                                        0.223ns (-0.014ns logic, 0.237ns route)
                                                         (-6.3% logic, 106.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo_32_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y13.ADDRARDADDR13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_32_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 (FF)
  Destination:          fifo_32_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.323ns (0.829 - 0.506)
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo_32_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 to fifo_32_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X46Y34.DQ            Tcko                  0.164   fifo_32_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                             fifo_32_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    RAMB18_X3Y13.ADDRARDADDR13 net (fanout=4)        0.347   fifo_32_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
    RAMB18_X3Y13.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   fifo_32_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                             fifo_32_2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.328ns (-0.019ns logic, 0.347ns route)
                                                             (-5.8% logic, 105.8% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_11 (SLICE_X44Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/xillybus_core_ins/msg_buf_ins/rd_data_11 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.274ns (0.830 - 0.556)
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/xillybus_core_ins/msg_buf_ins/rd_data_11 to xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y51.CQ      Tcko                  0.164   xillybus_ins/xillybus_core_ins/rd_data_w[11]
                                                       xillybus_ins/xillybus_core_ins/msg_buf_ins/rd_data_11
    SLICE_X44Y49.DX      net (fanout=1)        0.187   xillybus_ins/xillybus_core_ins/rd_data_w[11]
    SLICE_X44Y49.CLK     Tckdi       (-Th)     0.072   xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data[11]
                                                       xillybus_ins/xillybus_core_ins/messages_ins/wrbuffer_msg_data_11
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.092ns logic, 0.187ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.725ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.275ns (233.918MHz) (Tdspper_AREG_PREG_MULT_PATDET)
  Physical resource: _i000017/dut_dmul_64ns_64ns_64_6_max_dsp_U1/dut_ap_dmul_4_max_dsp_u/blk00000001/blk0000003c/CLK
  Logical resource: _i000017/dut_dmul_64ns_64ns_64_6_max_dsp_U1/dut_ap_dmul_4_max_dsp_u/blk00000001/blk0000003c/CLK
  Location pin: DSP48_X0Y6.CLK
  Clock network: bus_clk
--------------------------------------------------------------------------------
Slack: 6.313ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.687ns (271.223MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: _i000017/dut_dmul_64ns_64ns_64_6_max_dsp_U1/dut_ap_dmul_4_max_dsp_u/blk00000001/blk00000062/CLK
  Logical resource: _i000017/dut_dmul_64ns_64ns_64_6_max_dsp_U1/dut_ap_dmul_4_max_dsp_u/blk00000001/blk00000062/CLK
  Location pin: DSP48_X0Y10.CLK
  Clock network: bus_clk
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK
  Logical resource: xillybus_ins/xillybus_core_ins/axi4_recv_dma_ins/Mram_rd_dma_address/CLKARDCLK
  Location pin: RAMB18_X2Y38.RDCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gclk = PERIOD TIMEGRP "TN_gclk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point audio/audio_mclk (OLOGIC_X0Y20.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/clk_div_1 (FF)
  Destination:          audio/audio_mclk (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 0)
  Clock Path Skew:      -0.039ns (0.922 - 0.961)
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio/clk_div_1 to audio/audio_mclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BQ       Tcko                  0.518   audio/clk_div<1>
                                                       audio/clk_div_1
    OLOGIC_X0Y20.D1      net (fanout=2)        0.568   audio/clk_div<1>
    OLOGIC_X0Y20.CLK     Todck                 0.834   audio/audio_mclk
                                                       audio/audio_mclk
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (1.352ns logic, 0.568ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Paths for end point audio/clk_div_1 (SLICE_X0Y19.B2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/clk_div_1 (FF)
  Destination:          audio/clk_div_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.226ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio/clk_div_1 to audio/clk_div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BQ       Tcko                  0.518   audio/clk_div<1>
                                                       audio/clk_div_1
    SLICE_X0Y19.B2       net (fanout=2)        0.665   audio/clk_div<1>
    SLICE_X0Y19.CLK      Tas                   0.043   audio/clk_div<1>
                                                       audio/Mcount_clk_div_xor<1>11
                                                       audio/clk_div_1
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (0.561ns logic, 0.665ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point audio/clk_div_0 (SLICE_X0Y19.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               audio/clk_div_0 (FF)
  Destination:          audio/clk_div_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.097ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 0.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: audio/clk_div_0 to audio/clk_div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.AQ       Tcko                  0.518   audio/clk_div<1>
                                                       audio/clk_div_0
    SLICE_X0Y19.A3       net (fanout=2)        0.532   audio/clk_div<0>
    SLICE_X0Y19.CLK      Tas                   0.047   audio/clk_div<1>
                                                       audio/Mcount_clk_div_xor<0>11_INV_0
                                                       audio/clk_div_0
    -------------------------------------------------  ---------------------------
    Total                                      1.097ns (0.565ns logic, 0.532ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gclk = PERIOD TIMEGRP "TN_gclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio/clk_div_1 (SLICE_X0Y19.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/clk_div_0 (FF)
  Destination:          audio/clk_div_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio/clk_div_0 to audio/clk_div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.AQ       Tcko                  0.164   audio/clk_div<1>
                                                       audio/clk_div_0
    SLICE_X0Y19.B3       net (fanout=2)        0.174   audio/clk_div<0>
    SLICE_X0Y19.CLK      Tah         (-Th)     0.076   audio/clk_div<1>
                                                       audio/Mcount_clk_div_xor<1>11
                                                       audio/clk_div_1
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.088ns logic, 0.174ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point audio/clk_div_0 (SLICE_X0Y19.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/clk_div_0 (FF)
  Destination:          audio/clk_div_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio/clk_div_0 to audio/clk_div_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.AQ       Tcko                  0.164   audio/clk_div<1>
                                                       audio/clk_div_0
    SLICE_X0Y19.A3       net (fanout=2)        0.174   audio/clk_div<0>
    SLICE_X0Y19.CLK      Tah         (-Th)     0.075   audio/clk_div<1>
                                                       audio/Mcount_clk_div_xor<0>11_INV_0
                                                       audio/clk_div_0
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.089ns logic, 0.174ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point audio/clk_div_1 (SLICE_X0Y19.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/clk_div_1 (FF)
  Destination:          audio/clk_div_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_BUFGP rising at 10.000ns
  Destination Clock:    clk_100_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: audio/clk_div_1 to audio/clk_div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y19.BQ       Tcko                  0.164   audio/clk_div<1>
                                                       audio/clk_div_1
    SLICE_X0Y19.B2       net (fanout=2)        0.233   audio/clk_div<1>
    SLICE_X0Y19.CLK      Tah         (-Th)     0.076   audio/clk_div<1>
                                                       audio/Mcount_clk_div_xor<1>11
                                                       audio/clk_div_1
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.088ns logic, 0.233ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gclk = PERIOD TIMEGRP "TN_gclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Location pin: PLLE2_ADV_X0Y0.CLKIN1
  Clock network: clk_100_BUFGP
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Location pin: PLLE2_ADV_X0Y0.CLKIN1
  Clock network: clk_100_BUFGP
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100_BUFGP/BUFG/I0
  Logical resource: clk_100_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100_BUFGP/IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_force_iob_ffs = MAXDELAY FROM TIMEGRP "tgrp_vga_pads_ffs" 
5.5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.920ns.
--------------------------------------------------------------------------------

Paths for end point vga4_green<2> (AB21.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.580ns (requirement - data path)
  Source:               xillybus_ins/vga_iob_ff<8> (FF)
  Destination:          vga4_green<2> (PAD)
  Requirement:          5.500ns
  Data Path Delay:      3.920ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/vga_iob_ff<8> to vga4_green<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y33.OQ      Tockq                 0.472   vga4_green_2_OBUF
                                                       xillybus_ins/vga_iob_ff<8>
    AB21.O               net (fanout=1)        0.001   vga4_green_2_OBUF
    AB21.PAD             Tioop                 3.447   vga4_green<2>
                                                       vga4_green_2_OBUF
                                                       vga4_green<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.920ns (3.919ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point vga4_green<0> (AB22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.582ns (requirement - data path)
  Source:               xillybus_ins/vga_iob_ff<6> (FF)
  Destination:          vga4_green<0> (PAD)
  Requirement:          5.500ns
  Data Path Delay:      3.918ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/vga_iob_ff<6> to vga4_green<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y35.OQ      Tockq                 0.472   vga4_green_0_OBUF
                                                       xillybus_ins/vga_iob_ff<6>
    AB22.O               net (fanout=1)        0.001   vga4_green_0_OBUF
    AB22.PAD             Tioop                 3.445   vga4_green<0>
                                                       vga4_green_0_OBUF
                                                       vga4_green<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (3.917ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_vsync (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.585ns (requirement - data path)
  Source:               xillybus_ins/vga_iob_ff<0> (FF)
  Destination:          vga_vsync (PAD)
  Requirement:          5.500ns
  Data Path Delay:      3.915ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/vga_iob_ff<0> to vga_vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y28.OQ      Tockq                 0.472   vga_vsync_OBUF
                                                       xillybus_ins/vga_iob_ff<0>
    Y19.O                net (fanout=1)        0.001   vga_vsync_OBUF
    Y19.PAD              Tioop                 3.442   vga_vsync
                                                       vga_vsync_OBUF
                                                       vga_vsync
    -------------------------------------------------  ---------------------------
    Total                                      3.915ns (3.914ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_force_iob_ffs = MAXDELAY FROM TIMEGRP "tgrp_vga_pads_ffs" 5.5 ns;
--------------------------------------------------------------------------------

Paths for end point vga4_red<2> (V19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.456ns (data path)
  Source:               xillybus_ins/vga_iob_ff<12> (FF)
  Destination:          vga4_red<2> (PAD)
  Data Path Delay:      1.456ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/vga_iob_ff<12> to vga4_red<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y37.OQ      Tockq                 0.177   vga4_red_2_OBUF
                                                       xillybus_ins/vga_iob_ff<12>
    V19.O                net (fanout=1)        0.001   vga4_red_2_OBUF
    V19.PAD              Tioop                 1.278   vga4_red<2>
                                                       vga4_red_2_OBUF
                                                       vga4_red<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (1.455ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)
--------------------------------------------------------------------------------

Paths for end point vga4_red<1> (U20.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.461ns (data path)
  Source:               xillybus_ins/vga_iob_ff<11> (FF)
  Destination:          vga4_red<1> (PAD)
  Data Path Delay:      1.461ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/vga_iob_ff<11> to vga4_red<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y40.OQ      Tockq                 0.177   vga4_red_1_OBUF
                                                       xillybus_ins/vga_iob_ff<11>
    U20.O                net (fanout=1)        0.001   vga4_red_1_OBUF
    U20.PAD              Tioop                 1.283   vga4_red<1>
                                                       vga4_red_1_OBUF
                                                       vga4_red<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (1.460ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)
--------------------------------------------------------------------------------

Paths for end point vga4_red<3> (V18.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.474ns (data path)
  Source:               xillybus_ins/vga_iob_ff<13> (FF)
  Destination:          vga4_red<3> (PAD)
  Data Path Delay:      1.474ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/vga_iob_ff<13> to vga4_red<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y38.OQ      Tockq                 0.177   vga4_red_3_OBUF
                                                       xillybus_ins/vga_iob_ff<13>
    V18.O                net (fanout=1)        0.001   vga4_red_3_OBUF
    V18.PAD              Tioop                 1.296   vga4_red<3>
                                                       vga4_red_3_OBUF
                                                       vga4_red<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.474ns (1.473ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clk
out0         = PERIOD TIMEGRP         
"xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkou
t0"         TS_gclk / 0.65 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3951 paths analyzed, 1037 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.439ns.
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin_9 (SLICE_X88Y141.CIN), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin_9 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.287ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.837 - 0.868)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y116.CQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe
    SLICE_X91Y139.A4     net (fanout=39)       1.872   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe
    SLICE_X91Y139.A      Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_rs_B[6]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_B2_SW0
    SLICE_X91Y139.B1     net (fanout=1)        0.803   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/N33
    SLICE_X91Y139.B      Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_rs_B[6]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_B2
    SLICE_X88Y140.C1     net (fanout=1)        1.114   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_rs_B[6]
    SLICE_X88Y140.COUT   Topcyc                0.522   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin[7]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Maccum_horigin_lut[6]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Maccum_horigin_cy[7]
    SLICE_X88Y141.CIN    net (fanout=1)        0.000   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Maccum_horigin_cy[7]
    SLICE_X88Y141.CLK    Tcinck                0.272   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin[9]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Maccum_horigin_xor[9]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin_9
    -------------------------------------------------  ---------------------------
    Total                                      5.287ns (1.498ns logic, 3.789ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hbase_1 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin_9 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.808ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hbase_1 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y141.AMUX   Tshcko                0.594   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hbase[7]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hbase_1
    SLICE_X91Y139.A2     net (fanout=5)        1.255   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hbase[1]
    SLICE_X91Y139.A      Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_rs_B[6]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_B2_SW0
    SLICE_X91Y139.B1     net (fanout=1)        0.803   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/N33
    SLICE_X91Y139.B      Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_rs_B[6]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_B2
    SLICE_X88Y140.C1     net (fanout=1)        1.114   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_rs_B[6]
    SLICE_X88Y140.COUT   Topcyc                0.522   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin[7]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Maccum_horigin_lut[6]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Maccum_horigin_cy[7]
    SLICE_X88Y141.CIN    net (fanout=1)        0.000   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Maccum_horigin_cy[7]
    SLICE_X88Y141.CLK    Tcinck                0.272   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin[9]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Maccum_horigin_xor[9]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin_9
    -------------------------------------------------  ---------------------------
    Total                                      4.808ns (1.636ns logic, 3.172ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin_9 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.314ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.837 - 0.868)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y116.CQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe
    SLICE_X90Y139.B2     net (fanout=39)       2.092   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/v_strobe
    SLICE_X90Y139.B      Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_rs_B[7]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_B3
    SLICE_X88Y140.D4     net (fanout=1)        0.845   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Mmux_horigin[9]_GND_11_o_mux_28_OUT_rs_B[7]
    SLICE_X88Y140.COUT   Topcyd                0.525   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin[7]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Maccum_horigin_lut[7]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Maccum_horigin_cy[7]
    SLICE_X88Y141.CIN    net (fanout=1)        0.000   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Maccum_horigin_cy[7]
    SLICE_X88Y141.CLK    Tcinck                0.272   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin[9]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/Maccum_horigin_xor[9]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/horigin_9
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (1.377ns logic, 2.937ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (SLICE_X60Y89.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.227ns (Levels of Logic = 2)
  Clock Path Skew:      -0.081ns (0.830 - 0.911)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y37.DOBDO13 Trcko_DOB             2.454   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X60Y94.C6      net (fanout=1)        0.671   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X60Y94.C       Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X60Y94.A5      net (fanout=2)        0.431   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X60Y94.AMUX    Tilo                  0.320   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X60Y89.CE      net (fanout=4)        1.022   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X60Y89.CLK     Tceck                 0.205   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    -------------------------------------------------  ---------------------------
    Total                                      5.227ns (3.103ns logic, 2.124ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.713ns (Levels of Logic = 2)
  Clock Path Skew:      -0.291ns (1.381 - 1.672)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y102.BQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1
    SLICE_X60Y94.C2      net (fanout=1)        1.155   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]
    SLICE_X60Y94.C       Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X60Y94.A5      net (fanout=2)        0.431   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X60Y94.AMUX    Tilo                  0.320   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X60Y89.CE      net (fanout=4)        1.022   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X60Y89.CLK     Tceck                 0.205   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (1.105ns logic, 2.608ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.148ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.168 - 0.195)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y95.AQ      Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X60Y94.C4      net (fanout=2)        0.590   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w
    SLICE_X60Y94.C       Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X60Y94.A5      net (fanout=2)        0.431   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X60Y94.AMUX    Tilo                  0.320   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X60Y89.CE      net (fanout=4)        1.022   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X60Y89.CLK     Tceck                 0.205   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (1.105ns logic, 2.043ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 (SLICE_X60Y89.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.227ns (Levels of Logic = 2)
  Clock Path Skew:      -0.081ns (0.830 - 0.911)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y37.DOBDO13 Trcko_DOB             2.454   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X60Y94.C6      net (fanout=1)        0.671   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X60Y94.C       Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X60Y94.A5      net (fanout=2)        0.431   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X60Y94.AMUX    Tilo                  0.320   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X60Y89.CE      net (fanout=4)        1.022   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X60Y89.CLK     Tceck                 0.205   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6
    -------------------------------------------------  ---------------------------
    Total                                      5.227ns (3.103ns logic, 2.124ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.713ns (Levels of Logic = 2)
  Clock Path Skew:      -0.291ns (1.381 - 1.672)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y102.BQ     Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1
    SLICE_X60Y94.C2      net (fanout=1)        1.155   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]
    SLICE_X60Y94.C       Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X60Y94.A5      net (fanout=2)        0.431   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X60Y94.AMUX    Tilo                  0.320   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X60Y89.CE      net (fanout=4)        1.022   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X60Y89.CLK     Tceck                 0.205   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (1.105ns logic, 2.608ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.148ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.168 - 0.195)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y95.AQ      Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    SLICE_X60Y94.C4      net (fanout=2)        0.590   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_empty_w
    SLICE_X60Y94.C       Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X60Y94.A5      net (fanout=2)        0.431   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X60Y94.AMUX    Tilo                  0.320   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X60Y89.CE      net (fanout=4)        1.022   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X60Y89.CLK     Tceck                 0.205   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (1.105ns logic, 2.043ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        "xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0"
        TS_gclk / 0.65 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X4Y56.ADDRARDADDR3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_2 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.398 - 0.295)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_2 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X87Y141.CQ          Tcko                  0.141   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[3]
                                                            xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_2
    RAMB18_X4Y56.ADDRARDADDR3 net (fanout=5)        0.257   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[2]
    RAMB18_X4Y56.RDCLK        Trckc_ADDRA (-Th)     0.183   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
                                                            xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    ------------------------------------------------------  ---------------------------
    Total                                           0.215ns (-0.042ns logic, 0.257ns route)
                                                            (-19.5% logic, 119.5% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X4Y56.ADDRARDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_5 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.102ns (0.398 - 0.296)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_5 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X89Y143.BQ          Tcko                  0.141   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[6]
                                                            xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_5
    RAMB18_X4Y56.ADDRARDADDR6 net (fanout=3)        0.270   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[5]
    RAMB18_X4Y56.RDCLK        Trckc_ADDRA (-Th)     0.183   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
                                                            xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    ------------------------------------------------------  ---------------------------
    Total                                           0.228ns (-0.042ns logic, 0.270ns route)
                                                            (-18.4% logic, 118.4% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X4Y56.ADDRARDADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_1 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.200ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.130 - 0.070)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_1 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X91Y140.AQ           Tcko                  0.141   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[4]
                                                             xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_1
    RAMB18_X4Y56.ADDRARDADDR10 net (fanout=6)        0.242   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[1]
    RAMB18_X4Y56.RDCLK         Trckc_ADDRA (-Th)     0.183   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
                                                             xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    -------------------------------------------------------  ---------------------------
    Total                                            0.200ns (-0.042ns logic, 0.242ns route)
                                                             (-21.0% logic, 121.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        "xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0"
        TS_gclk / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.808ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
  Location pin: RAMB18_X4Y56.RDCLK
  Clock network: xillybus_ins/vga_clk
--------------------------------------------------------------------------------
Slack: 12.808ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y37.CLKARDCLK
  Clock network: xillybus_ins/vga_clk
--------------------------------------------------------------------------------
Slack: 13.229ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/clkout1_buf/I0
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/clkout0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_gclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_gclk                        |     10.000ns|      4.000ns|      3.535ns|            0|            0|            4|         3951|
| TS_xillybus_ins_system_i_xilly|     15.385ns|      5.439ns|          N/A|            0|            0|         3951|            0|
| vga_0_xillyvga_0_xillyvga_core|             |             |             |             |             |             |             |
| _ins_vga_clk_ins_clkout0      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_100 to Pad
-------------+-----------------+------------+-----------------+------------+--------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
-------------+-----------------+------------+-----------------+------------+--------------------+--------+
vga4_blue<0> |        12.845(R)|      SLOW  |         4.245(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_blue<1> |        12.844(R)|      SLOW  |         4.243(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_blue<2> |        12.855(R)|      SLOW  |         4.258(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_blue<3> |        12.844(R)|      SLOW  |         4.247(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<0>|        12.872(R)|      SLOW  |         4.270(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<1>|        12.863(R)|      SLOW  |         4.260(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<2>|        12.873(R)|      SLOW  |         4.272(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<3>|        12.862(R)|      SLOW  |         4.260(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<0>  |        12.856(R)|      SLOW  |         4.253(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<1>  |        12.834(R)|      SLOW  |         4.231(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<2>  |        12.829(R)|      SLOW  |         4.226(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<3>  |        12.848(R)|      SLOW  |         4.244(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga_hsync    |        12.848(R)|      SLOW  |         4.250(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga_vsync    |        12.860(R)|      SLOW  |         4.263(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
-------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    5.439|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12918372 paths, 0 nets, and 20425 connections

Design statistics:
   Minimum period:   9.361ns{1}   (Maximum frequency: 106.826MHz)
   Maximum path delay from/to any node:   3.920ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 12 00:28:16 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 867 MB



