#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov 17 15:01:17 2025
# Process ID: 1802289
# Current directory: /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/microwatt_0.runs/synth_1
# Command line: vivado -log toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl
# Log file: /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/microwatt_0.runs/synth_1/toplevel.vds
# Journal file: /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/microwatt_0.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source toplevel.tcl -notrace
Command: synth_design -top toplevel -part xc7a100ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1802296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1695.363 ; gain = 151.688 ; free physical = 51380 ; free virtual = 59636
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/top-arty.vhdl:144]
	Parameter CPUS bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter RAM_INIT_FILE bound to: firmware.hex - type: string 
	Parameter RESET_LOW bound to: 1 - type: bool 
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter HAS_BTC bound to: 1 - type: bool 
	Parameter USE_LITEDRAM bound to: 1 - type: bool 
	Parameter NO_BRAM bound to: 0 - type: bool 
	Parameter DISABLE_FLATTEN_CORE bound to: 0 - type: bool 
	Parameter SCLK_STARTUPE2 bound to: 0 - type: bool 
	Parameter SPI_FLASH_OFFSET bound to: 4194304 - type: integer 
	Parameter SPI_FLASH_DEF_CKDV bound to: 1 - type: integer 
	Parameter SPI_FLASH_DEF_QUAD bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
	Parameter USE_LITEETH bound to: 1 - type: bool 
	Parameter UART_IS_16550 bound to: 1 - type: bool 
	Parameter HAS_UART1 bound to: 0 - type: bool 
	Parameter USE_LITESDCARD bound to: 0 - type: bool 
	Parameter HAS_GPIO bound to: 1 - type: bool 
	Parameter NGPIO bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'soc' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/soc.vhdl:151]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter RAM_INIT_FILE bound to: firmware.hex - type: string 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter SIM bound to: 0 - type: bool 
	Parameter NCPUS bound to: 2 - type: integer 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter HAS_BTC bound to: 1 - type: bool 
	Parameter DISABLE_FLATTEN_CORE bound to: 0 - type: bool 
	Parameter ALT_RESET_ADDRESS bound to: 64'b1111111111111111111111111111111111111111000000000000000000000000 
	Parameter HAS_DRAM bound to: 1 - type: bool 
	Parameter DRAM_SIZE bound to: 268435456 - type: integer 
	Parameter DRAM_INIT_SIZE bound to: 0 - type: integer 
	Parameter HAS_SPI_FLASH bound to: 1 - type: bool 
	Parameter SPI_FLASH_DLINES bound to: 4 - type: integer 
	Parameter SPI_FLASH_OFFSET bound to: 4194304 - type: integer 
	Parameter SPI_FLASH_DEF_CKDV bound to: 1 - type: integer 
	Parameter SPI_FLASH_DEF_QUAD bound to: 1 - type: bool 
	Parameter SPI_BOOT_CLOCKS bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
	Parameter HAS_LITEETH bound to: 1 - type: bool 
	Parameter UART0_IS_16550 bound to: 1 - type: bool 
	Parameter HAS_UART1 bound to: 0 - type: bool 
	Parameter ICACHE_NUM_LINES bound to: 64 - type: integer 
	Parameter ICACHE_NUM_WAYS bound to: 2 - type: integer 
	Parameter ICACHE_TLB_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_NUM_LINES bound to: 64 - type: integer 
	Parameter DCACHE_NUM_WAYS bound to: 2 - type: integer 
	Parameter DCACHE_TLB_SET_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_TLB_NUM_WAYS bound to: 2 - type: integer 
	Parameter HAS_SD_CARD bound to: 0 - type: bool 
	Parameter HAS_GPIO bound to: 1 - type: bool 
	Parameter NGPIO bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'core' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:64]
	Parameter SIM bound to: 0 - type: bool 
	Parameter CPU_INDEX bound to: 0 - type: integer 
	Parameter NCPUS bound to: 2 - type: integer 
	Parameter DISABLE_FLATTEN bound to: 0 - type: bool 
	Parameter EX1_BYPASS bound to: 1 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter HAS_BTC bound to: 1 - type: bool 
	Parameter ALT_RESET_ADDRESS bound to: 64'b1111111111111111111111111111111111111111000000000000000000000000 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
	Parameter ICACHE_NUM_LINES bound to: 64 - type: integer 
	Parameter ICACHE_NUM_WAYS bound to: 2 - type: integer 
	Parameter ICACHE_TLB_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_NUM_LINES bound to: 64 - type: integer 
	Parameter DCACHE_NUM_WAYS bound to: 2 - type: integer 
	Parameter DCACHE_TLB_SET_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_TLB_NUM_WAYS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fetch1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fetch1.vhdl:42]
	Parameter RESET_ADDRESS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ALT_RESET_ADDRESS bound to: 64'b1111111111111111111111111111111111111111000000000000000000000000 
	Parameter TLB_SIZE bound to: 64 - type: integer 
	Parameter HAS_BTC bound to: 1 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fetch1.vhdl:150]
WARNING: [Synth 8-6014] Unused sequential element r_reg[next_nia] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fetch1.vhdl:120]
WARNING: [Synth 8-6014] Unused sequential element r_reg[next_rpn] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fetch1.vhdl:120]
WARNING: [Synth 8-6014] Unused sequential element tlb_req_index_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fetch1.vhdl:236]
WARNING: [Synth 8-6014] Unused sequential element wr_index_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fetch1.vhdl:264]
INFO: [Synth 8-256] done synthesizing module 'fetch1' (1#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fetch1.vhdl:42]
INFO: [Synth 8-638] synthesizing module 'icache' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:69]
	Parameter SIM bound to: 0 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter LINE_SIZE bound to: 64 - type: integer 
	Parameter ROW_SIZE bound to: 8 - type: integer 
	Parameter NUM_LINES bound to: 64 - type: integer 
	Parameter NUM_WAYS bound to: 2 - type: integer 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-638] synthesizing module 'predecoder' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/predecode.vhdl:28]
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter ICODE_LEN bound to: 10 - type: integer 
	Parameter IMAGE_LEN bound to: 26 - type: integer 
WARNING: [Synth 8-5858] RAM pred_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element iword_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/predecode.vhdl:547]
WARNING: [Synth 8-6014] Unused sequential element majaddr_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/predecode.vhdl:554]
WARNING: [Synth 8-6014] Unused sequential element majcode_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/predecode.vhdl:569]
WARNING: [Synth 8-6014] Unused sequential element rowcode_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/predecode.vhdl:571]
WARNING: [Synth 8-6014] Unused sequential element rowaddr_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/predecode.vhdl:558]
INFO: [Synth 8-256] done synthesizing module 'predecoder' (2#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/predecode.vhdl:28]
INFO: [Synth 8-638] synthesizing module 'cache_ram' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/cache_ram.vhdl:27]
	Parameter ROW_BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 72 - type: integer 
	Parameter BYTEWID bound to: 72 - type: integer 
	Parameter TRACE bound to: 0 - type: bool 
	Parameter ADD_BUF bound to: 0 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/cache_ram.vhdl:31]
WARNING: [Synth 8-6014] Unused sequential element lbit_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/cache_ram.vhdl:54]
WARNING: [Synth 8-6014] Unused sequential element mbit_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/cache_ram.vhdl:55]
WARNING: [Synth 8-6014] Unused sequential element widx_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/cache_ram.vhdl:58]
INFO: [Synth 8-256] done synthesizing module 'cache_ram' (3#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/cache_ram.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'plrufn' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/plrufn.vhdl:19]
	Parameter BITS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plrufn' (4#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/plrufn.vhdl:19]
WARNING: [Synth 8-6014] Unused sequential element rams[0].replace_way_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:407]
WARNING: [Synth 8-6014] Unused sequential element rams[0].next_raddr_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:414]
WARNING: [Synth 8-6014] Unused sequential element rams[0].snoop_addr_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:426]
WARNING: [Synth 8-6014] Unused sequential element rams[1].replace_way_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:407]
WARNING: [Synth 8-6014] Unused sequential element rams[1].next_raddr_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:414]
WARNING: [Synth 8-6014] Unused sequential element rams[1].snoop_addr_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:426]
WARNING: [Synth 8-6014] Unused sequential element snoop_addr_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:678]
WARNING: [Synth 8-6014] Unused sequential element tag_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:687]
WARNING: [Synth 8-6014] Unused sequential element replace_way_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:756]
WARNING: [Synth 8-6014] Unused sequential element icache_log.lway_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:840]
WARNING: [Synth 8-6014] Unused sequential element icache_log.wstate_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:841]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_raddr_reg' and it is trimmed from '56' to '32' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:506]
INFO: [Synth 8-256] done synthesizing module 'icache' (5#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:69]
INFO: [Synth 8-638] synthesizing module 'decode1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:33]
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][unit] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][facility] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][insn_type] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][input_reg_a] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][input_reg_b] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][const_sel] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][input_reg_c] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][output_reg_a] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][result] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][subresult] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][input_cr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][output_cr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][invert_a] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][invert_out] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][input_carry] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][output_carry] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][length] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][byte_reverse] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][sign_extend] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][update] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][reserve] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][is_32bit] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][is_signed] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][rc] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][lr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][privileged] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][sgl_pipe] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
WARNING: [Synth 8-6014] Unused sequential element r_reg[decode][repeat] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:539]
INFO: [Synth 8-256] done synthesizing module 'decode1' (6#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode1.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'decode2' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode2.vhdl:56]
	Parameter EX1_BYPASS bound to: 1 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/control.vhdl:62]
	Parameter EX1_BYPASS bound to: 1 - type: bool 
	Parameter PIPELINE_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-5858] RAM tag_regs_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element tag_regs_reg[0][wr_gpr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/control.vhdl:99]
WARNING: [Synth 8-6014] Unused sequential element tag_regs_reg[1][wr_gpr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/control.vhdl:99]
WARNING: [Synth 8-6014] Unused sequential element tag_regs_reg[2][wr_gpr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/control.vhdl:99]
WARNING: [Synth 8-6014] Unused sequential element tag_regs_reg[3][wr_gpr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/control.vhdl:99]
INFO: [Synth 8-256] done synthesizing module 'control' (7#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/control.vhdl:62]
WARNING: [Synth 8-6014] Unused sequential element dc2_reg[repeat] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode2.vhdl:305]
INFO: [Synth 8-256] done synthesizing module 'decode2' (8#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode2.vhdl:56]
INFO: [Synth 8-638] synthesizing module 'register_file' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/register_file.vhdl:38]
	Parameter SIM bound to: 0 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element a_addr_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/register_file.vhdl:76]
WARNING: [Synth 8-6014] Unused sequential element b_addr_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/register_file.vhdl:77]
WARNING: [Synth 8-6014] Unused sequential element c_addr_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/register_file.vhdl:78]
WARNING: [Synth 8-6014] Unused sequential element b_enable_reg was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/register_file.vhdl:79]
INFO: [Synth 8-256] done synthesizing module 'register_file' (9#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/register_file.vhdl:38]
INFO: [Synth 8-638] synthesizing module 'cr_file' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/cr_file.vhdl:30]
	Parameter SIM bound to: 0 - type: bool 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cr_file' (10#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/cr_file.vhdl:30]
INFO: [Synth 8-638] synthesizing module 'execute1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:82]
	Parameter SIM bound to: 0 - type: bool 
	Parameter EX1_BYPASS bound to: 1 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter CPU_INDEX bound to: 0 - type: integer 
	Parameter NCPUS bound to: 2 - type: integer 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rotator' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/rotator.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'rotator' (11#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/rotator.vhdl:24]
INFO: [Synth 8-638] synthesizing module 'logical' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/logical.vhdl:22]
INFO: [Synth 8-226] default block is never used [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/logical.vhdl:116]
INFO: [Synth 8-256] done synthesizing module 'logical' (12#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/logical.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'bit_counter' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/countbits.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'bit_counter' (13#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/countbits.vhdl:21]
INFO: [Synth 8-638] synthesizing module 'multiply' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:20]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm00' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:48]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm01' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:106]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm02' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:163]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm03' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:221]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm10' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:278]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm11' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:336]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm12' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:393]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm13' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:451]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm20' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:508]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm21' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:566]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm22' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:623]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm23' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:681]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: none - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 's0' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:749]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: none - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 's1' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:808]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b000000000000000001111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: none - type: string 
	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'p0' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:866]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: none - type: string 
	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'p1' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:929]
INFO: [Synth 8-256] done synthesizing module 'multiply' (14#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'multiply_32s' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult-32s.vhdl:23]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm00' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult-32s.vhdl:44]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm01' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult-32s.vhdl:102]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b111111111111111111111111111111100000000011111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm10' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult-32s.vhdl:159]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 1 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b111111111111111111111100000000000000000000000000 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 0 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: 0 - type: bool 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-113] binding component instance 'm11' to cell 'DSP48E1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult-32s.vhdl:220]
INFO: [Synth 8-256] done synthesizing module 'multiply_32s' (15#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xilinx-mult-32s.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'bit_sorter' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/bitsort.vhdl:38]
INFO: [Synth 8-256] done synthesizing module 'bit_sorter' (16#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/bitsort.vhdl:38]
INFO: [Synth 8-638] synthesizing module 'random' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/nonrandom.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'random' (17#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/nonrandom.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'pmu' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/pmu.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'pmu' (18#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/pmu.vhdl:18]
INFO: [Synth 8-226] default block is never used [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/crhelpers.vhdl:35]
INFO: [Synth 8-226] default block is never used [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/crhelpers.vhdl:35]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[se][scv_trap] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[spr_select][valid] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[spr_select][ispmu] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[spr_select][ronly] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[spr_select][wonly] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[spr_select][noop] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[div_in_progress] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[xerc][ov] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[xerc][ov32] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex1_reg[xerc][so] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:800]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_msr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_xerlow] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_dec] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_cfar] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][set_cfar] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_loga] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][inc_loga] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_pmuspr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][ramspr_write_even] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][ramspr_write_odd] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][mult_32s] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_fscr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_ic] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_lpcr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_heir] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][set_heir] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_ctrl] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_dscr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_ciabr] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][enter_wait] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][scv_trap] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_tbl] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
WARNING: [Synth 8-6014] Unused sequential element ex2_reg[se][write_tbu] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:801]
INFO: [Synth 8-256] done synthesizing module 'execute1' (19#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:82]
INFO: [Synth 8-638] synthesizing module 'fpu' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:27]
WARNING: [Synth 8-5825] expecting unsigned expression [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:610]
WARNING: [Synth 8-5825] expecting unsigned expression [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:610]
WARNING: [Synth 8-5825] expecting unsigned expression [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:610]
WARNING: [Synth 8-5825] expecting unsigned expression [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:1246]
WARNING: [Synth 8-5825] expecting unsigned expression [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:1248]
WARNING: [Synth 8-5825] expecting unsigned expression [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:1253]
WARNING: [Synth 8-5825] expecting unsigned expression [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:1595]
WARNING: [Synth 8-5825] expecting unsigned expression [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:2539]
WARNING: [Synth 8-5825] expecting unsigned expression [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:3247]
WARNING: [Synth 8-5825] expecting unsigned expression [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:3327]
WARNING: [Synth 8-5825] expecting unsigned expression [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:3327]
WARNING: [Synth 8-5825] expecting unsigned expression [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:3610]
WARNING: [Synth 8-5825] expecting unsigned expression [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:3620]
INFO: [Synth 8-226] default block is never used [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/crhelpers.vhdl:35]
WARNING: [Synth 8-6014] Unused sequential element r_reg[op] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:743]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][naninf] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:743]
WARNING: [Synth 8-6014] Unused sequential element r_reg[a][zeroexp] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:743]
WARNING: [Synth 8-6014] Unused sequential element r_reg[b][naninf] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:743]
WARNING: [Synth 8-6014] Unused sequential element r_reg[b][zeroexp] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:743]
WARNING: [Synth 8-6014] Unused sequential element r_reg[c][naninf] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:743]
WARNING: [Synth 8-6014] Unused sequential element r_reg[c][zeroexp] was removed.  [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:743]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'fpu' (20#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'loadstore1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/loadstore1.vhdl:48]
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'loadstore1' (21#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/loadstore1.vhdl:48]
INFO: [Synth 8-638] synthesizing module 'mmu' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/mmu.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'mmu' (22#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/mmu.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'dcache' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dcache.vhdl:56]
	Parameter SIM bound to: 0 - type: bool 
	Parameter LINE_SIZE bound to: 64 - type: integer 
	Parameter NUM_LINES bound to: 64 - type: integer 
	Parameter NUM_WAYS bound to: 2 - type: integer 
	Parameter TLB_SET_SIZE bound to: 64 - type: integer 
	Parameter TLB_NUM_WAYS bound to: 2 - type: integer 
	Parameter TLB_LG_PGSZ bound to: 12 - type: integer 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dcache.vhdl:127]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dcache.vhdl:158]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dcache.vhdl:159]
INFO: [Synth 8-638] synthesizing module 'cache_ram__parameterized0' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/cache_ram.vhdl:27]
	Parameter ROW_BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter BYTEWID bound to: 8 - type: integer 
	Parameter TRACE bound to: 0 - type: bool 
	Parameter ADD_BUF bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'cache_ram__parameterized0' (22#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/cache_ram.vhdl:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'cache_tag_set_reg' and it is trimmed from '96' to '92' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dcache.vhdl:892]
WARNING: [Synth 8-3936] Found unconnected internal register 'snoop_tag_set_reg' and it is trimmed from '96' to '92' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dcache.vhdl:912]
INFO: [Synth 8-256] done synthesizing module 'dcache' (23#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dcache.vhdl:56]
INFO: [Synth 8-638] synthesizing module 'writeback' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/writeback.vhdl:33]
INFO: [Synth 8-256] done synthesizing module 'writeback' (24#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/writeback.vhdl:33]
INFO: [Synth 8-638] synthesizing module 'core_debug' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core_debug.vhdl:67]
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core_debug.vhdl:361]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM maybe_log.log_array_reg 
INFO: [Synth 8-256] done synthesizing module 'core_debug' (25#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core_debug.vhdl:67]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM maybe_log.log_array_reg 
INFO: [Synth 8-4471] merging register 'rst_icache_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:218]
INFO: [Synth 8-4471] merging register 'rst_dcache_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:219]
INFO: [Synth 8-4471] merging register 'rst_dec1_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:220]
INFO: [Synth 8-4471] merging register 'rst_dec2_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:221]
INFO: [Synth 8-4471] merging register 'rst_ex1_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:222]
INFO: [Synth 8-4471] merging register 'rst_fpu_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:223]
INFO: [Synth 8-4471] merging register 'rst_ls1_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:224]
INFO: [Synth 8-4471] merging register 'rst_wback_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:225]
INFO: [Synth 8-256] done synthesizing module 'core' (26#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:64]
INFO: [Synth 8-638] synthesizing module 'core__parameterized0' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:64]
	Parameter SIM bound to: 0 - type: bool 
	Parameter CPU_INDEX bound to: 1 - type: integer 
	Parameter NCPUS bound to: 2 - type: integer 
	Parameter DISABLE_FLATTEN bound to: 0 - type: bool 
	Parameter EX1_BYPASS bound to: 1 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter HAS_BTC bound to: 1 - type: bool 
	Parameter ALT_RESET_ADDRESS bound to: 64'b1111111111111111111111111111111111111111000000000000000000000000 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
	Parameter ICACHE_NUM_LINES bound to: 64 - type: integer 
	Parameter ICACHE_NUM_WAYS bound to: 2 - type: integer 
	Parameter ICACHE_TLB_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_NUM_LINES bound to: 64 - type: integer 
	Parameter DCACHE_NUM_WAYS bound to: 2 - type: integer 
	Parameter DCACHE_TLB_SET_SIZE bound to: 64 - type: integer 
	Parameter DCACHE_TLB_NUM_WAYS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'execute1__parameterized0' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:82]
	Parameter SIM bound to: 0 - type: bool 
	Parameter EX1_BYPASS bound to: 1 - type: bool 
	Parameter HAS_FPU bound to: 1 - type: bool 
	Parameter CPU_INDEX bound to: 1 - type: integer 
	Parameter NCPUS bound to: 2 - type: integer 
	Parameter LOG_LENGTH bound to: 2048 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/crhelpers.vhdl:35]
INFO: [Synth 8-226] default block is never used [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/crhelpers.vhdl:35]
INFO: [Synth 8-256] done synthesizing module 'execute1__parameterized0' (26#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:82]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM maybe_log.log_array_reg 
INFO: [Synth 8-4471] merging register 'rst_icache_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:218]
INFO: [Synth 8-4471] merging register 'rst_dcache_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:219]
INFO: [Synth 8-4471] merging register 'rst_dec1_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:220]
INFO: [Synth 8-4471] merging register 'rst_dec2_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:221]
INFO: [Synth 8-4471] merging register 'rst_ex1_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:222]
INFO: [Synth 8-4471] merging register 'rst_fpu_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:223]
INFO: [Synth 8-4471] merging register 'rst_ls1_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:224]
INFO: [Synth 8-4471] merging register 'rst_wback_reg' into 'rst_fetch1_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:225]
INFO: [Synth 8-256] done synthesizing module 'core__parameterized0' (26#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/core.vhdl:64]
INFO: [Synth 8-638] synthesizing module 'wishbone_arbiter' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/wishbone_arbiter.vhdl:22]
	Parameter NUM_MASTERS bound to: 6 - type: integer 
WARNING: [Synth 8-5858] RAM wb_masters_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'wishbone_arbiter' (27#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/wishbone_arbiter.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'syscon' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/syscon.vhdl:46]
	Parameter NCPUS bound to: 2 - type: integer 
	Parameter SIG_VALUE bound to: 64'b1111000000001101101010100101010100000000000000010000000000000001 
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter HAS_UART bound to: 1 - type: bool 
	Parameter HAS_DRAM bound to: 1 - type: bool 
	Parameter BRAM_SIZE bound to: 16384 - type: integer 
	Parameter DRAM_SIZE bound to: 268435456 - type: integer 
	Parameter DRAM_INIT_SIZE bound to: 0 - type: integer 
	Parameter HAS_SPI_FLASH bound to: 1 - type: bool 
	Parameter SPI_FLASH_OFFSET bound to: 4194304 - type: integer 
	Parameter HAS_LITEETH bound to: 1 - type: bool 
	Parameter HAS_SD_CARD bound to: 0 - type: bool 
	Parameter UART0_IS_16550 bound to: 1 - type: bool 
	Parameter HAS_UART1 bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'syscon' (28#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/syscon.vhdl:46]
INFO: [Synth 8-3491] module 'uart_top' declared at '/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_top.v:137' bound to instance 'uart0' of component 'uart_top' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/soc.vhdl:870]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_top.v:137]
	Parameter SIM bound to: 0 - type: integer 
	Parameter debug bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_wb' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_wb.v:139]
INFO: [Synth 8-6155] done synthesizing module 'uart_wb' (29#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_wb.v:139]
INFO: [Synth 8-6157] synthesizing module 'uart_regs' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_regs.v:227]
	Parameter SIM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_transmitter.v:150]
	Parameter SIM bound to: 0 - type: integer 
	Parameter s_idle bound to: 3'b000 
	Parameter s_send_start bound to: 3'b001 
	Parameter s_send_byte bound to: 3'b010 
	Parameter s_send_parity bound to: 3'b011 
	Parameter s_send_stop bound to: 3'b100 
	Parameter s_pop_byte bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'uart_tfifo' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_tfifo.v:140]
	Parameter fifo_width bound to: 8 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'raminfr' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/raminfr.v:83]
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (30#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/raminfr.v:83]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (31#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_tfifo.v:140]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (32#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_transmitter.v:150]
INFO: [Synth 8-6157] synthesizing module 'uart_sync_flops' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_sync_flops.v:67]
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'uart_sync_flops' (33#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_sync_flops.v:67]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_receiver.v:194]
	Parameter sr_idle bound to: 4'b0000 
	Parameter sr_rec_start bound to: 4'b0001 
	Parameter sr_rec_bit bound to: 4'b0010 
	Parameter sr_rec_parity bound to: 4'b0011 
	Parameter sr_rec_stop bound to: 4'b0100 
	Parameter sr_check_parity bound to: 4'b0101 
	Parameter sr_rec_prepare bound to: 4'b0110 
	Parameter sr_end_bit bound to: 4'b0111 
	Parameter sr_ca_lc_parity bound to: 4'b1000 
	Parameter sr_wait1 bound to: 4'b1001 
	Parameter sr_push bound to: 4'b1010 
INFO: [Synth 8-6157] synthesizing module 'uart_rfifo' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_rfifo.v:146]
	Parameter fifo_width bound to: 11 - type: integer 
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_pointer_w bound to: 4 - type: integer 
	Parameter fifo_counter_w bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rfifo' (34#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_rfifo.v:146]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (35#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_receiver.v:194]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs' (36#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_regs.v:227]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (37#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_top.v:137]
INFO: [Synth 8-638] synthesizing module 'spi_flash_ctrl' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/spi_flash_ctrl.vhdl:41]
	Parameter DEF_CLK_DIV bound to: 1 - type: integer 
	Parameter DEF_QUAD_READ bound to: 1 - type: bool 
	Parameter BOOT_CLOCKS bound to: 1 - type: bool 
	Parameter DATA_LINES bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'spi_rxtx' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/spi_rxtx.vhdl:95]
	Parameter DATA_LINES bound to: 4 - type: integer 
	Parameter INPUT_DELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_rxtx' (38#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/spi_rxtx.vhdl:95]
INFO: [Synth 8-256] done synthesizing module 'spi_flash_ctrl' (39#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/spi_flash_ctrl.vhdl:41]
INFO: [Synth 8-638] synthesizing module 'xics_icp' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xics.vhdl:43]
	Parameter NCPUS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xics_icp' (40#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xics.vhdl:43]
INFO: [Synth 8-638] synthesizing module 'xics_ics' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xics.vhdl:254]
	Parameter NCPUS bound to: 2 - type: integer 
	Parameter SRC_NUM bound to: 16 - type: integer 
	Parameter PRIO_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-5858] RAM xives_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'xics_ics' (41#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/xics.vhdl:254]
INFO: [Synth 8-638] synthesizing module 'gpio' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/gpio.vhdl:32]
	Parameter NGPIO bound to: 32 - type: integer 
WARNING: [Synth 8-3919] null assignment ignored [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/gpio.vhdl:88]
INFO: [Synth 8-256] done synthesizing module 'gpio' (42#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/gpio.vhdl:32]
INFO: [Synth 8-638] synthesizing module 'wishbone_bram_wrapper' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/wishbone_bram_wrapper.vhdl:26]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter RAM_INIT_FILE bound to: firmware.hex - type: string 
INFO: [Synth 8-638] synthesizing module 'main_bram' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/main_bram.vhdl:28]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT_BITS bound to: 11 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter RAM_INIT_FILE bound to: firmware.hex - type: string 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/main_bram.vhdl:53]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
INFO: [Synth 8-256] done synthesizing module 'main_bram' (43#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/main_bram.vhdl:28]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
INFO: [Synth 8-256] done synthesizing module 'wishbone_bram_wrapper' (44#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/wishbone_bram_wrapper.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'dmi_dtm' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dmi_dtm_xilinx.vhdl:83]
	Parameter ABITS bound to: 8 - type: integer 
	Parameter DBITS bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dmi_dtm_xilinx.vhdl:109]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dmi_dtm_xilinx.vhdl:110]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dmi_dtm_xilinx.vhdl:115]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dmi_dtm_xilinx.vhdl:116]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'bscan' to cell 'BSCANE2' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dmi_dtm_xilinx.vhdl:139]
INFO: [Synth 8-113] binding component instance 'clkbuf' to cell 'BUFG' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dmi_dtm_xilinx.vhdl:162]
INFO: [Synth 8-256] done synthesizing module 'dmi_dtm' (45#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dmi_dtm_xilinx.vhdl:83]
INFO: [Synth 8-638] synthesizing module 'wishbone_debug_master' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/wishbone_debug_master.vhdl:26]
INFO: [Synth 8-226] default block is never used [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/wishbone_debug_master.vhdl:90]
INFO: [Synth 8-256] done synthesizing module 'wishbone_debug_master' (46#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/wishbone_debug_master.vhdl:26]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM maybe_log.log_array_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM maybe_log.log_array_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
INFO: [Synth 8-4471] merging register 'rst_spi_reg' into 'rst_uart_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/soc.vhdl:348]
INFO: [Synth 8-4471] merging register 'rst_xics_reg' into 'rst_uart_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/soc.vhdl:349]
INFO: [Synth 8-4471] merging register 'rst_gpio_reg' into 'rst_uart_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/soc.vhdl:350]
INFO: [Synth 8-4471] merging register 'rst_bram_reg' into 'rst_uart_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/soc.vhdl:351]
INFO: [Synth 8-4471] merging register 'rst_dtm_reg' into 'rst_uart_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/soc.vhdl:352]
INFO: [Synth 8-4471] merging register 'rst_wbar_reg' into 'rst_uart_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/soc.vhdl:353]
INFO: [Synth 8-4471] merging register 'rst_wbdb_reg' into 'rst_uart_reg' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/soc.vhdl:354]
WARNING: [Synth 8-3848] Net uart1_txd in module/entity soc does not have driver. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/soc.vhdl:131]
INFO: [Synth 8-256] done synthesizing module 'soc' (47#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/soc.vhdl:151]
INFO: [Synth 8-638] synthesizing module 'soc_reset' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/soc_reset.vhdl:23]
	Parameter PLL_RESET_BITS bound to: 18 - type: integer 
	Parameter SOC_RESET_BITS bound to: 1 - type: integer 
	Parameter RESET_LOW bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'soc_reset' (48#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/soc_reset.vhdl:23]
INFO: [Synth 8-638] synthesizing module 'litedram_wrapper' [/home/pe1576su/Desktop/slice/microwatt/litedram/extras/litedram-wrapper-l2.vhdl:80]
	Parameter DRAM_ABITS bound to: 24 - type: integer 
	Parameter DRAM_ALINES bound to: 14 - type: integer 
	Parameter DRAM_DLINES bound to: 16 - type: integer 
	Parameter DRAM_CKLINES bound to: 1 - type: integer 
	Parameter DRAM_PORT_WIDTH bound to: 128 - type: integer 
	Parameter PAYLOAD_SIZE bound to: 0 - type: integer 
	Parameter PAYLOAD_FILE bound to: firmware.hex - type: string 
	Parameter LINE_SIZE bound to: 128 - type: integer 
	Parameter NUM_LINES bound to: 64 - type: integer 
	Parameter NUM_WAYS bound to: 4 - type: integer 
	Parameter STOREQ_DEPTH bound to: 8 - type: integer 
	Parameter NO_LS_OVERLAP bound to: 0 - type: bool 
	Parameter LITEDRAM_TRACE bound to: 0 - type: bool 
	Parameter TRACE bound to: 0 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/extras/litedram-wrapper-l2.vhdl:226]
INFO: [Synth 8-638] synthesizing module 'dram_init_mem' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram-initmem.vhdl:22]
	Parameter EXTRA_PAYLOAD_FILE bound to: firmware.hex - type: string 
	Parameter EXTRA_PAYLOAD_SIZE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram-initmem.vhdl:88]
INFO: [Synth 8-256] done synthesizing module 'dram_init_mem' (49#1) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram-initmem.vhdl:22]
INFO: [Synth 8-638] synthesizing module 'cache_ram__parameterized1' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/cache_ram.vhdl:27]
	Parameter ROW_BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter BYTEWID bound to: 8 - type: integer 
	Parameter TRACE bound to: 0 - type: bool 
	Parameter ADD_BUF bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'cache_ram__parameterized1' (49#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/cache_ram.vhdl:27]
INFO: [Synth 8-638] synthesizing module 'plrufn__parameterized0' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/plrufn.vhdl:19]
	Parameter BITS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plrufn__parameterized0' (49#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/plrufn.vhdl:19]
INFO: [Synth 8-638] synthesizing module 'sync_fifo' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/sync_fifo.vhdl:50]
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 73 - type: integer 
	Parameter INIT_ZERO bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo' (50#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/sync_fifo.vhdl:50]
INFO: [Synth 8-3491] module 'litedram_core' declared at '/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:21' bound to instance 'litedram' of component 'litedram_core' [/home/pe1576su/Desktop/slice/microwatt/litedram/extras/litedram-wrapper-l2.vhdl:1132]
INFO: [Synth 8-6157] synthesizing module 'litedram_core' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:21]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1146]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1150]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1154]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1245]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1249]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1253]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1344]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1348]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1352]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1443]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1447]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1451]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1542]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1546]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1550]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1641]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1645]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1649]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1740]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1744]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1748]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1839]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1843]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:1847]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:2412]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:2416]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:2428]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:2432]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14017]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14036]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14104]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (51#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14602]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (52#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34933]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14602]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (53#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50071]
WARNING: [Synth 8-7023] instance 'OSERDESE2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14618]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (54#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:46012]
WARNING: [Synth 8-7023] instance 'OSERDESE2_1' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14659]
WARNING: [Synth 8-7023] instance 'OSERDESE2_2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14688]
WARNING: [Synth 8-7023] instance 'OSERDESE2_3' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14717]
WARNING: [Synth 8-7023] instance 'OSERDESE2_4' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14746]
WARNING: [Synth 8-7023] instance 'OSERDESE2_5' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14775]
WARNING: [Synth 8-7023] instance 'OSERDESE2_6' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14804]
WARNING: [Synth 8-7023] instance 'OSERDESE2_7' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14833]
WARNING: [Synth 8-7023] instance 'OSERDESE2_8' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14862]
WARNING: [Synth 8-7023] instance 'OSERDESE2_9' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14891]
WARNING: [Synth 8-7023] instance 'OSERDESE2_10' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14920]
WARNING: [Synth 8-7023] instance 'OSERDESE2_11' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14949]
WARNING: [Synth 8-7023] instance 'OSERDESE2_12' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:14978]
WARNING: [Synth 8-7023] instance 'OSERDESE2_13' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15007]
WARNING: [Synth 8-7023] instance 'OSERDESE2_14' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15036]
WARNING: [Synth 8-7023] instance 'OSERDESE2_15' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15065]
WARNING: [Synth 8-7023] instance 'OSERDESE2_16' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15094]
WARNING: [Synth 8-7023] instance 'OSERDESE2_17' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15123]
WARNING: [Synth 8-7023] instance 'OSERDESE2_18' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15152]
WARNING: [Synth 8-7023] instance 'OSERDESE2_19' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15181]
WARNING: [Synth 8-7023] instance 'OSERDESE2_20' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15210]
WARNING: [Synth 8-7023] instance 'OSERDESE2_21' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15239]
WARNING: [Synth 8-7023] instance 'OSERDESE2_22' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15268]
WARNING: [Synth 8-7023] instance 'OSERDESE2_23' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15297]
WARNING: [Synth 8-7023] instance 'OSERDESE2_24' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15326]
WARNING: [Synth 8-7023] instance 'OSERDESE2_25' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15355]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36132]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (55#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36132]
WARNING: [Synth 8-7023] instance 'IOBUFDS' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15381]
WARNING: [Synth 8-7023] instance 'OSERDESE2_26' of module 'OSERDESE2' has 27 connections declared, but only 17 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15401]
WARNING: [Synth 8-7023] instance 'IOBUFDS_1' of module 'IOBUFDS' has 5 connections declared, but only 4 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15427]
WARNING: [Synth 8-7023] instance 'OSERDESE2_27' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15447]
WARNING: [Synth 8-7023] instance 'OSERDESE2_28' of module 'OSERDESE2' has 27 connections declared, but only 13 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15476]
WARNING: [Synth 8-7023] instance 'OSERDESE2_29' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15505]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:38491]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (56#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:38491]
WARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15538]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34946]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (57#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:34946]
WARNING: [Synth 8-7023] instance 'IDELAYE2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15572]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (58#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
WARNING: [Synth 8-7023] instance 'OSERDESE2_30' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15610]
WARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15643]
WARNING: [Synth 8-7023] instance 'IDELAYE2_1' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15677]
WARNING: [Synth 8-7023] instance 'OSERDESE2_31' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15715]
WARNING: [Synth 8-7023] instance 'ISERDESE2_2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15748]
WARNING: [Synth 8-7023] instance 'IDELAYE2_2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15782]
WARNING: [Synth 8-7023] instance 'OSERDESE2_32' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15820]
WARNING: [Synth 8-7023] instance 'ISERDESE2_3' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15853]
WARNING: [Synth 8-7023] instance 'IDELAYE2_3' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15887]
WARNING: [Synth 8-7023] instance 'OSERDESE2_33' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15925]
WARNING: [Synth 8-7023] instance 'ISERDESE2_4' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15958]
WARNING: [Synth 8-7023] instance 'IDELAYE2_4' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:15992]
WARNING: [Synth 8-7023] instance 'OSERDESE2_34' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16030]
WARNING: [Synth 8-7023] instance 'ISERDESE2_5' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16063]
WARNING: [Synth 8-7023] instance 'IDELAYE2_5' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16097]
WARNING: [Synth 8-7023] instance 'OSERDESE2_35' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16135]
WARNING: [Synth 8-7023] instance 'ISERDESE2_6' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16168]
WARNING: [Synth 8-7023] instance 'IDELAYE2_6' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16202]
WARNING: [Synth 8-7023] instance 'OSERDESE2_36' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16240]
WARNING: [Synth 8-7023] instance 'ISERDESE2_7' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16273]
WARNING: [Synth 8-7023] instance 'IDELAYE2_7' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16307]
WARNING: [Synth 8-7023] instance 'OSERDESE2_37' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16345]
WARNING: [Synth 8-7023] instance 'ISERDESE2_8' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16378]
WARNING: [Synth 8-7023] instance 'IDELAYE2_8' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16412]
WARNING: [Synth 8-7023] instance 'OSERDESE2_38' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16450]
WARNING: [Synth 8-7023] instance 'ISERDESE2_9' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16483]
WARNING: [Synth 8-7023] instance 'IDELAYE2_9' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16517]
WARNING: [Synth 8-7023] instance 'OSERDESE2_39' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16555]
WARNING: [Synth 8-7023] instance 'ISERDESE2_10' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16588]
WARNING: [Synth 8-7023] instance 'IDELAYE2_10' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16622]
WARNING: [Synth 8-7023] instance 'OSERDESE2_40' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16660]
WARNING: [Synth 8-7023] instance 'ISERDESE2_11' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16693]
WARNING: [Synth 8-7023] instance 'IDELAYE2_11' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16727]
WARNING: [Synth 8-7023] instance 'OSERDESE2_41' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16765]
WARNING: [Synth 8-7023] instance 'ISERDESE2_12' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16798]
WARNING: [Synth 8-7023] instance 'IDELAYE2_12' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16832]
WARNING: [Synth 8-7023] instance 'OSERDESE2_42' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16870]
WARNING: [Synth 8-7023] instance 'ISERDESE2_13' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16903]
WARNING: [Synth 8-7023] instance 'IDELAYE2_13' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16937]
WARNING: [Synth 8-7023] instance 'OSERDESE2_43' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:16975]
WARNING: [Synth 8-7023] instance 'ISERDESE2_14' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:17008]
WARNING: [Synth 8-7023] instance 'IDELAYE2_14' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:17042]
WARNING: [Synth 8-7023] instance 'OSERDESE2_44' of module 'OSERDESE2' has 27 connections declared, but only 16 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:17080]
WARNING: [Synth 8-7023] instance 'ISERDESE2_15' of module 'ISERDESE2' has 28 connections declared, but only 15 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:17113]
WARNING: [Synth 8-7023] instance 'IDELAYE2_15' of module 'IDELAYE2' has 12 connections declared, but only 7 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:17147]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (59#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (60#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61199]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 10 given [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:17449]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (61#1) [/tools/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13604]
INFO: [Synth 8-4471] merging register 'main_litedramcore_dfi_p1_cs_n_reg' into 'main_litedramcore_dfi_p0_cs_n_reg' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:3828]
INFO: [Synth 8-4471] merging register 'main_litedramcore_dfi_p2_cs_n_reg' into 'main_litedramcore_dfi_p0_cs_n_reg' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:3844]
INFO: [Synth 8-4471] merging register 'main_litedramcore_dfi_p3_cs_n_reg' into 'main_litedramcore_dfi_p0_cs_n_reg' [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:3860]
INFO: [Synth 8-6155] done synthesizing module 'litedram_core' (62#1) [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:21]
INFO: [Synth 8-256] done synthesizing module 'litedram_wrapper' (63#1) [/home/pe1576su/Desktop/slice/microwatt/litedram/extras/litedram-wrapper-l2.vhdl:80]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'eth_clk_div' to cell 'BUFR' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/top-arty.vhdl:567]
INFO: [Synth 8-3491] module 'liteeth_core' declared at '/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:21' bound to instance 'liteeth' of component 'liteeth_core' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/top-arty.vhdl:580]
INFO: [Synth 8-6157] synthesizing module 'liteeth_core' [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:21]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:336]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:342]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:492]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:498]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:811]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:814]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:969]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1271]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1271]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1273]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1273]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1275]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1275]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1277]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1277]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1279]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1279]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1281]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1281]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1283]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1283]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1285]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1285]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1287]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1287]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1289]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1289]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1291]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1291]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1293]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1293]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1295]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1295]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1297]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1297]
WARNING: [Synth 8-151] case item 7'b0010000 is unreachable [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2407]
WARNING: [Synth 8-151] case item 7'b0100000 is unreachable [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2410]
WARNING: [Synth 8-151] case item 7'b1000000 is unreachable [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2413]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2582]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2585]
WARNING: [Synth 8-151] case item 3'b110 is unreachable [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2588]
WARNING: [Synth 8-151] case item 3'b111 is unreachable [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2591]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3522]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3545]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3635]
WARNING: [Synth 8-3936] Found unconnected internal register 'core_tx_converter_converter_source_payload_data_reg' and it is trimmed from '10' to '9' bits. [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1528]
INFO: [Synth 8-4471] merging register 'mem_3_adr1_reg[8:0]' into 'mem_2_adr1_reg[8:0]' [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3920]
INFO: [Synth 8-4471] merging register 'wishbone_interface_decoder1_slave_sel_r_reg[1:0]' into 'wishbone_interface_decoder0_slave_sel_r_reg[1:0]' [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2767]
INFO: [Synth 8-6155] done synthesizing module 'liteeth_core' (64#1) [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:21]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM maybe_log.log_array_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM maybe_log.log_array_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
WARNING: [Synth 8-3848] Net sdcard_clk in module/entity toplevel does not have driver. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/top-arty.vhdl:122]
WARNING: [Synth 8-3848] Net ddram_clk_p in module/entity toplevel does not have driver. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/top-arty.vhdl:136]
WARNING: [Synth 8-3848] Net ddram_clk_n in module/entity toplevel does not have driver. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/top-arty.vhdl:137]
WARNING: [Synth 8-3848] Net uart1_rxd in module/entity toplevel does not have driver. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/top-arty.vhdl:214]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (65#1) [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/top-arty.vhdl:144]
WARNING: [Synth 8-3331] design liteeth_core has unconnected port mii_col
WARNING: [Synth 8-3331] design liteeth_core has unconnected port mii_crs
WARNING: [Synth 8-3331] design liteeth_core has unconnected port mii_rx_er
WARNING: [Synth 8-3331] design liteeth_core has unconnected port wishbone_bte[1]
WARNING: [Synth 8-3331] design liteeth_core has unconnected port wishbone_bte[0]
WARNING: [Synth 8-3331] design liteeth_core has unconnected port wishbone_cti[2]
WARNING: [Synth 8-3331] design liteeth_core has unconnected port wishbone_cti[1]
WARNING: [Synth 8-3331] design liteeth_core has unconnected port wishbone_cti[0]
WARNING: [Synth 8-3331] design litedram_core has unconnected port user_port_native_0_rdata_ready
WARNING: [Synth 8-3331] design litedram_core has unconnected port user_port_native_0_wdata_valid
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[29]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[28]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[27]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[26]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[25]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[24]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[23]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[22]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[21]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[20]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[19]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[18]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[17]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[16]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[15]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_adr[14]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_bte[1]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_bte[0]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_cti[2]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_cti[1]
WARNING: [Synth 8-3331] design litedram_core has unconnected port wb_ctrl_cti[0]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][29]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][28]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][27]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][26]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][25]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][24]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][23]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][22]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][21]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][20]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][19]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][18]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][17]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][16]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][15]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][14]
WARNING: [Synth 8-3331] design dram_init_mem has unconnected port wb_in[adr][13]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][28]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][27]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][26]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][25]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][24]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][23]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][22]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][21]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][20]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][19]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][18]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][17]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][16]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][15]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][14]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][13]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][12]
WARNING: [Synth 8-3331] design wishbone_bram_wrapper has unconnected port wishbone_in[adr][11]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][29]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][28]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][27]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][26]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][25]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][24]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][23]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][22]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][21]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][20]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][19]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][18]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][17]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][16]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][15]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][14]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][13]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][12]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][11]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][10]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][9]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][8]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][7]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][6]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[adr][5]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[sel][3]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[sel][2]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[sel][1]
WARNING: [Synth 8-3331] design gpio has unconnected port wb_in[sel][0]
WARNING: [Synth 8-3331] design uart_receiver has unconnected port lcr[7]
WARNING: [Synth 8-3331] design uart_receiver has unconnected port lcr[6]
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port lcr[7]
WARNING: [Synth 8-3331] design uart_wb has unconnected port wb_dat32_o[31]
WARNING: [Synth 8-3331] design uart_wb has unconnected port wb_dat32_o[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2183.043 ; gain = 639.367 ; free physical = 50890 ; free virtual = 59155
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2197.887 ; gain = 654.211 ; free physical = 50936 ; free virtual = 59202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2197.887 ; gain = 654.211 ; free physical = 50936 ; free virtual = 59202
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~*.litesdcard/sdpads_data_i_reg*}'. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~*.litesdcard/xilinxsdrtristateimpl*_o_reg}'. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~*.litesdcard/sdcard_clk_reg}'. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~*.litesdcard/sdpads_cmd_i_reg}'. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Timing 38-2] Deriving generated clocks [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc:561]
Finished Parsing XDC File [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2458.449 ; gain = 0.000 ; free physical = 50754 ; free virtual = 59020
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS, OBUFTDS): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2458.449 ; gain = 0.000 ; free physical = 50754 ; free virtual = 59020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 50886 ; free virtual = 59152
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 50886 ; free virtual = 59152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IOB = TRUE for soc0/\spiflash_gen.spiflash /spi_rxtx/sck_1_reg. (constraint file  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc, line 68).
Applied set_property IOB = TRUE for soc0/\spiflash_gen.spiflash /spi_rxtx/\input_delay_1.dat_i_l_reg . (constraint file  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc, line 69).
Applied set_property IOB = TRUE for soc0/\spiflash_gen.spiflash /spi_rxtx/\input_delay_1.dat_i_l_reg . (constraint file  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc, line 69).
Applied set_property IOB = TRUE for soc0/\spiflash_gen.spiflash /spi_rxtx/\input_delay_1.dat_i_l_reg . (constraint file  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc, line 69).
Applied set_property IOB = TRUE for soc0/\spiflash_gen.spiflash /spi_rxtx/\input_delay_1.dat_i_l_reg . (constraint file  /home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpga/arty_a7.xdc, line 69).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 50882 ; free virtual = 59148
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wishbone_debug_master'
WARNING: [Synth 8-3936] Found unconnected internal register 'itlb_pte_reg' and it is trimmed from '64' to '56' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fetch1.vhdl:215]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[hit_ra]' and it is trimmed from '56' to '12' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:595]
INFO: [Synth 8-5546] ROM "i[sel]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[valid]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[ispmu]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[ronly]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[wonly]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i[noop]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[index]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[isodd]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[is32b]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ret[valid]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'dc2_reg[e][right_shift]' into 'dc2_reg[e][invert_a]' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/decode2.vhdl:305]
INFO: [Synth 8-4471] merging register 'ctrl_reg[dexcr_pnh][4:0]' into 'ctrl_reg[dexcr_pro][4:0]' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:802]
INFO: [Synth 8-4471] merging register 'ctrl_reg[hdexcr_hyp][4:0]' into 'ctrl_reg[dexcr_pro][4:0]' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:802]
INFO: [Synth 8-4471] merging register 'ctrl_reg[hdexcr_enf][4:0]' into 'ctrl_reg[dexcr_pro][4:0]' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:802]
INFO: [Synth 8-5546] ROM "v[start_bsort]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[start_bperm]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[e][br_last]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[e][srr1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[se][icache_inval]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[se][write_msr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[advance_nia]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[start_bsort]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[start_bperm]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[e][br_last]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[e][srr1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[se][icache_inval]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[se][write_msr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[advance_nia]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v[se][write_xerlow]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_dec]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_cfar]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_loga]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_fscr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_lpcr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_heir]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_ctrl]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_dscr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_ciabr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_tbl]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_tbu]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_to_fxm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_to_fxm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v[store]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[sync]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[dcbz]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[tlbie]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[flush]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[read_spr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[write_spr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[instr_fault]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "length_to_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[pgtbl3]' and it is trimmed from '64' to '63' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/mmu.vhdl:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[pgtbl0]' and it is trimmed from '64' to '63' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/mmu.vhdl:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[prtbl]' and it is trimmed from '64' to '56' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/mmu.vhdl:90]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[pde]' and it is trimmed from '64' to '56' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/mmu.vhdl:90]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[state]' in module 'mmu'
WARNING: [Synth 8-3936] Found unconnected internal register 'tlb_tag_way_reg' and it is trimmed from '96' to '94' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dcache.vhdl:677]
INFO: [Synth 8-5587] ROM size for "raddr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "isram" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "valid" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[insn]' and it is trimmed from '32' to '26' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/fpu.vhdl:743]
INFO: [Synth 8-5587] ROM size for "fpscr_mask" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "fpscr_mask" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "reg[class]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg[class]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg[class]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_to_fxm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "arith_decode[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arith_decode[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arith_decode[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cmp_decode[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmp_decode[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmp_decode[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "misc_decode[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "misc_decode[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "misc_decode[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ctrl_reg[dexcr_pnh][4:0]' into 'ctrl_reg[dexcr_pro][4:0]' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:802]
INFO: [Synth 8-4471] merging register 'ctrl_reg[hdexcr_hyp][4:0]' into 'ctrl_reg[dexcr_pro][4:0]' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:802]
INFO: [Synth 8-4471] merging register 'ctrl_reg[hdexcr_enf][4:0]' into 'ctrl_reg[dexcr_pro][4:0]' [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/execute1.vhdl:802]
INFO: [Synth 8-5546] ROM "v[start_bsort]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[start_bperm]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[e][br_last]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[e][srr1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[se][icache_inval]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[se][write_msr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[advance_nia]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[start_bsort]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[start_bperm]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[e][br_last]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[e][srr1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[se][icache_inval]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[se][write_msr]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v[advance_nia]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v[se][write_xerlow]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_dec]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_cfar]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_loga]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_fscr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_lpcr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_heir]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_ctrl]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_dscr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_ciabr]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_tbl]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[se][write_tbu]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_to_fxm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_to_fxm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'wbstate_reg' in module 'uart_wb'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_tfifo.v:207]
INFO: [Synth 8-802] inferred FSM for state register 'tstate_reg' in module 'uart_transmitter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_rfifo.v:250]
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'uart_receiver'
INFO: [Synth 8-5544] ROM "toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rparity_xor" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_uart16550_1.5.5-r1/uart_regs.v:692]
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "block_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger_level" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_req_reg[adr]' and it is trimmed from '30' to '28' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/spi_flash_ctrl.vhdl:257]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_req_reg[dat]' and it is trimmed from '32' to '30' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/spi_flash_ctrl.vhdl:257]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_stash_reg[adr]' and it is trimmed from '30' to '28' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/spi_flash_ctrl.vhdl:235]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_stash_reg[dat]' and it is trimmed from '32' to '30' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/spi_flash_ctrl.vhdl:235]
INFO: [Synth 8-802] inferred FSM for state register 'auto_state_reg' in module 'spi_flash_ctrl'
INFO: [Synth 8-5587] ROM size for "reg_data" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "reg_dirn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_intr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_intr_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_intr_both" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_intr_level" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'soc'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:5786]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:6928]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:7499]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:8070]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:8641]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:9212]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:6357]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/pe1576su/Desktop/slice/microwatt/litedram/generated/arty/litedram_core.v:5215]
INFO: [Synth 8-5544] ROM "main_litedramcore_cmd_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_litedramcore_en0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_litedramcore_choose_req_want_writes" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'builder_refresher_state_reg' in module 'litedram_core'
INFO: [Synth 8-802] inferred FSM for state register 'builder_state_reg' in module 'litedram_core'
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_req_reg[adr]' and it is trimmed from '29' to '25' bits. [/home/pe1576su/Desktop/slice/microwatt/litedram/extras/litedram-wrapper-l2.vhdl:632]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_stash_reg[adr]' and it is trimmed from '29' to '25' bits. [/home/pe1576su/Desktop/slice/microwatt/litedram/extras/litedram-wrapper-l2.vhdl:620]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'litedram_wrapper'
WARNING: [Synth 8-7032] RAM "cache_tags_reg" have possible Byte Write pattern, however the data width (60) is not multiple of supported byte widths of 8 or 9 .
INFO: [Synth 8-5544] ROM "wishbone_interface_writer_length_inc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rxdatapath_bufferizeendpoints_state_reg' in module 'liteeth_core'
INFO: [Synth 8-802] inferred FSM for state register 'txdatapath_bufferizeendpoints_state_reg' in module 'liteeth_core'
INFO: [Synth 8-802] inferred FSM for state register 'txdatapath_liteethmacpreambleinserter_state_reg' in module 'liteeth_core'
INFO: [Synth 8-802] inferred FSM for state register 'liteethmacsramwriter_state_reg' in module 'liteeth_core'
INFO: [Synth 8-802] inferred FSM for state register 'liteethmacsramreader_state_reg' in module 'liteeth_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                wb_cycle |                             0010 |                               01
                dmi_wait |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'wishbone_debug_master'
INFO: [Synth 8-3971] The signal "icache:/rams[0].ic_tags_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "icache:/rams[1].ic_tags_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "register_file:/registers_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                do_tlbie |                             0001 |                             0001
           part_tbl_read |                             0010 |                             0010
           part_tbl_wait |                             0011 |                             0011
           part_tbl_done |                             0100 |                             0100
           proc_tbl_read |                             0101 |                             0101
           proc_tbl_wait |                             0110 |                             0110
           segment_check |                             0111 |                             0111
            radix_lookup |                             1000 |                             1000
         radix_read_wait |                             1001 |                             1001
          radix_load_tlb |                             1010 |                             1010
            radix_finish |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[state]' using encoding 'sequential' in module 'mmu'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core_debug:/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core_debug:/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core_debug:/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core_debug:/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core_debug:/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core_debug:/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core_debug:/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core_debug:/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core_debug:/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core_debug:/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core_debug:/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core_debug:/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core_debug:/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core_debug:/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "core_debug:/maybe_log.log_array_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbstate_reg' using encoding 'one-hot' in module 'uart_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
              s_pop_byte |                              001 |                              101
            s_send_start |                              010 |                              001
             s_send_byte |                              011 |                              010
           s_send_parity |                              100 |                              011
             s_send_stop |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tstate_reg' using encoding 'sequential' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sr_idle |                             0000 |                             0000
            sr_rec_start |                             0001 |                             0001
          sr_rec_prepare |                             0010 |                             0110
              sr_rec_bit |                             0011 |                             0010
              sr_end_bit |                             0100 |                             0111
           sr_rec_parity |                             0101 |                             0011
         sr_ca_lc_parity |                             0110 |                             1000
         sr_check_parity |                             0111 |                             0101
                sr_wait1 |                             1000 |                             1001
             sr_rec_stop |                             1001 |                             0100
                 sr_push |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               auto_boot |                            00000 |                            00000
               auto_idle |                            00001 |                            00001
              auto_cs_on |                            00010 |                            00010
                auto_cmd |                            00011 |                            00011
               auto_adr3 |                            00100 |                            00111
               auto_adr2 |                            00101 |                            00110
               auto_adr1 |                            00110 |                            00101
               auto_adr0 |                            00111 |                            00100
              auto_dummy |                            01000 |                            01000
               auto_dat0 |                            01001 |                            01001
          auto_dat0_data |                            01010 |                            01101
               auto_dat1 |                            01011 |                            01010
          auto_dat1_data |                            01100 |                            01110
               auto_dat2 |                            01101 |                            01011
          auto_dat2_data |                            01110 |                            01111
               auto_dat3 |                            01111 |                            01100
          auto_dat3_data |                            10000 |                            10000
           auto_send_ack |                            10001 |                            10001
           auto_wait_req |                            10010 |                            10010
           auto_recovery |                            10011 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'auto_state_reg' using encoding 'sequential' in module 'spi_flash_ctrl'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "main_bram:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "main_bram:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "main_bram:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "main_bram:/memory_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            wait_ack_bot |                               01 |                               01
            wait_ack_top |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'soc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_refresher_state_reg' using encoding 'sequential' in module 'litedram_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_state_reg' using encoding 'one-hot' in module 'litedram_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               01 |                               00
          refill_clr_tag |                               10 |                               01
         refill_wait_ack |                               00 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'litedram_wrapper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txdatapath_liteethmacpreambleinserter_state_reg' using encoding 'one-hot' in module 'liteeth_core'
INFO: [Synth 8-6430] The Block RAM "liteeth_core:/mem_3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM "liteeth_core:/mem_2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txdatapath_bufferizeendpoints_state_reg' using encoding 'one-hot' in module 'liteeth_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'liteethmacsramreader_state_reg' using encoding 'one-hot' in module 'liteeth_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxdatapath_bufferizeendpoints_state_reg' using encoding 'one-hot' in module 'liteeth_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              100
                 iSTATE0 |                              011 |                              010
                 iSTATE3 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'liteethmacsramwriter_state_reg' using encoding 'sequential' in module 'liteeth_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 48555 ; free virtual = 56832
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |loadstore1                 |           2|     10297|
|2     |dcache                     |           2|     14906|
|3     |fpu                        |           2|     19937|
|4     |core__GCB0                 |           1|     30043|
|5     |core__GCB1                 |           1|     13413|
|6     |core__GCB2                 |           1|     20928|
|7     |core__parameterized0__GCB0 |           1|     30043|
|8     |core__parameterized0__GCB1 |           1|     13413|
|9     |core__parameterized0__GCB2 |           1|     20928|
|10    |soc__GC0                   |           1|     16193|
|11    |litedram_core__GC0         |           1|     11123|
|12    |litedram_wrapper__GC0      |           1|     23284|
|13    |toplevel__GC0              |           1|      4910|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    100 Bit       Adders := 4     
	   2 Input     65 Bit       Adders := 2     
	   3 Input     65 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 12    
	   3 Input     64 Bit       Adders := 2     
	   3 Input     62 Bit       Adders := 8     
	   2 Input     62 Bit       Adders := 2     
	   2 Input     61 Bit       Adders := 8     
	   3 Input     56 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 10    
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 8     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 20    
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 23    
	   2 Input      4 Bit       Adders := 64    
	   2 Input      3 Bit       Adders := 137   
	   5 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 74    
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 10    
+---XORs : 
	   2 Input     64 Bit         XORs := 4     
	   2 Input     32 Bit         XORs := 5     
	   2 Input     16 Bit         XORs := 8     
	   5 Input     16 Bit         XORs := 8     
	   4 Input     16 Bit         XORs := 32    
	   2 Input      6 Bit         XORs := 12    
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 30    
	   2 Input      1 Bit         XORs := 72    
	   3 Input      1 Bit         XORs := 36    
	   4 Input      1 Bit         XORs := 23    
	   5 Input      1 Bit         XORs := 16    
	   6 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
+---XORs : 
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	              256 Bit    Registers := 2     
	              128 Bit    Registers := 14    
	              116 Bit    Registers := 2     
	               94 Bit    Registers := 2     
	               92 Bit    Registers := 4     
	               74 Bit    Registers := 2     
	               72 Bit    Registers := 6     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 151   
	               63 Bit    Registers := 4     
	               62 Bit    Registers := 2     
	               61 Bit    Registers := 8     
	               58 Bit    Registers := 2     
	               56 Bit    Registers := 16    
	               52 Bit    Registers := 4     
	               50 Bit    Registers := 2     
	               46 Bit    Registers := 2     
	               45 Bit    Registers := 10    
	               44 Bit    Registers := 8     
	               43 Bit    Registers := 2     
	               42 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 79    
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 4     
	               29 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 10    
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 2     
	               21 Bit    Registers := 8     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 74    
	               14 Bit    Registers := 19    
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 65    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 88    
	                5 Bit    Registers := 32    
	                4 Bit    Registers := 163   
	                3 Bit    Registers := 174   
	                2 Bit    Registers := 501   
	                1 Bit    Registers := 1414  
+---RAMs : 
	             512K Bit         RAMs := 2     
	             192K Bit         RAMs := 1     
	             128K Bit         RAMs := 1     
	             116K Bit         RAMs := 2     
	              64K Bit         RAMs := 4     
	              36K Bit         RAMs := 4     
	              32K Bit         RAMs := 4     
	              11K Bit         RAMs := 4     
	               4K Bit         RAMs := 4     
	               2K Bit         RAMs := 6     
	               1K Bit         RAMs := 2     
	              584 Bit         RAMs := 1     
	              384 Bit         RAMs := 8     
	               64 Bit         RAMs := 4     
	               60 Bit         RAMs := 1     
	               24 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 16    
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 2     
	   5 Input    128 Bit        Muxes := 4     
	   2 Input    128 Bit        Muxes := 131   
	   4 Input    128 Bit        Muxes := 3     
	   2 Input    114 Bit        Muxes := 2     
	   5 Input     96 Bit        Muxes := 4     
	   4 Input     96 Bit        Muxes := 4     
	   4 Input     95 Bit        Muxes := 2     
	   2 Input     74 Bit        Muxes := 5     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 2     
	   4 Input     71 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 415   
	   4 Input     64 Bit        Muxes := 26    
	   6 Input     64 Bit        Muxes := 6     
	  32 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 7     
	   5 Input     64 Bit        Muxes := 6     
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 2     
	   6 Input     60 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 6     
	   4 Input     56 Bit        Muxes := 2     
	  12 Input     56 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     45 Bit        Muxes := 2     
	   4 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 8     
	   2 Input     40 Bit        Muxes := 1     
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 153   
	   7 Input     32 Bit        Muxes := 2     
	  15 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 6     
	  20 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 5     
	  10 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 6     
	   2 Input     30 Bit        Muxes := 6     
	   3 Input     30 Bit        Muxes := 2     
	   7 Input     29 Bit        Muxes := 4     
	   2 Input     29 Bit        Muxes := 6     
	   3 Input     29 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   3 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 8     
	   4 Input     23 Bit        Muxes := 4     
	   2 Input     23 Bit        Muxes := 2     
	   4 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 62    
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 16    
	   3 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 4     
	   5 Input     13 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 38    
	   3 Input     13 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 30    
	   5 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 20    
	   3 Input     11 Bit        Muxes := 5     
	   5 Input     11 Bit        Muxes := 4     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 19    
	   3 Input     10 Bit        Muxes := 2     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 31    
	   7 Input      9 Bit        Muxes := 4     
	   3 Input      9 Bit        Muxes := 6     
	   4 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 237   
	   7 Input      8 Bit        Muxes := 4     
	  11 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 7     
	  20 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 16    
	   4 Input      7 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 47    
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 114   
	  32 Input      6 Bit        Muxes := 6     
	   3 Input      6 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 6     
	  12 Input      6 Bit        Muxes := 2     
	 302 Input      6 Bit        Muxes := 2     
	  20 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 44    
	   4 Input      5 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 4     
	  12 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 674   
	 124 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 10    
	   5 Input      4 Bit        Muxes := 5     
	   9 Input      4 Bit        Muxes := 10    
	   8 Input      4 Bit        Muxes := 10    
	  32 Input      4 Bit        Muxes := 6     
	 347 Input      4 Bit        Muxes := 2     
	  26 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 5     
	  12 Input      4 Bit        Muxes := 4     
	  31 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 123   
	   7 Input      3 Bit        Muxes := 16    
	 124 Input      3 Bit        Muxes := 14    
	   8 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 17    
	   4 Input      3 Bit        Muxes := 11    
	  32 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 15    
	   5 Input      3 Bit        Muxes := 6     
	 347 Input      3 Bit        Muxes := 10    
	  17 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2652  
	   3 Input      2 Bit        Muxes := 278   
	   7 Input      2 Bit        Muxes := 269   
	   4 Input      2 Bit        Muxes := 23    
	 124 Input      2 Bit        Muxes := 26    
	   8 Input      2 Bit        Muxes := 2     
	  32 Input      2 Bit        Muxes := 6     
	 347 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 4     
	  13 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2909  
	  10 Input      1 Bit        Muxes := 48    
	   7 Input      1 Bit        Muxes := 105   
	  11 Input      1 Bit        Muxes := 20    
	   5 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 144   
	   8 Input      1 Bit        Muxes := 48    
	 124 Input      1 Bit        Muxes := 116   
	   3 Input      1 Bit        Muxes := 83    
	 125 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 25    
	   9 Input      1 Bit        Muxes := 83    
	  13 Input      1 Bit        Muxes := 34    
	  32 Input      1 Bit        Muxes := 74    
	 347 Input      1 Bit        Muxes := 26    
	  26 Input      1 Bit        Muxes := 10    
	  17 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 54    
	  14 Input      1 Bit        Muxes := 8     
	  20 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module toplevel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module loadstore1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     62 Bit       Adders := 4     
	   2 Input     61 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 4     
	   5 Input     16 Bit         XORs := 4     
	   4 Input     16 Bit         XORs := 16    
	   2 Input      3 Bit         XORs := 15    
+---Registers : 
	               64 Bit    Registers := 10    
	               61 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 101   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 23    
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   3 Input     26 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 17    
	   2 Input     11 Bit        Muxes := 4     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 16    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 122   
	  10 Input      1 Bit        Muxes := 20    
	   7 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 1     
Module cache_ram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module cache_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module dcache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               94 Bit    Registers := 1     
	               92 Bit    Registers := 2     
	               64 Bit    Registers := 6     
	               56 Bit    Registers := 2     
	               50 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 133   
	                1 Bit    Registers := 74    
+---RAMs : 
	               64 Bit         RAMs := 2     
+---Muxes : 
	   5 Input    128 Bit        Muxes := 2     
	   5 Input     96 Bit        Muxes := 2     
	   4 Input     96 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 6     
	   2 Input     56 Bit        Muxes := 3     
	   2 Input     48 Bit        Muxes := 2     
	   7 Input     29 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 6     
	   7 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 41    
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 592   
	   7 Input      2 Bit        Muxes := 130   
	   2 Input      1 Bit        Muxes := 407   
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 1     
Module multiply__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    100 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module fpu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               56 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               13 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 67    
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    114 Bit        Muxes := 1     
	   4 Input     95 Bit        Muxes := 1     
	   4 Input     71 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 14    
	   4 Input     64 Bit        Muxes := 6     
	   6 Input     64 Bit        Muxes := 1     
	   4 Input     56 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 15    
	   7 Input     32 Bit        Muxes := 1     
	  15 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   5 Input     13 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 19    
	   3 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 8     
	   4 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 17    
	   2 Input      6 Bit        Muxes := 4     
	  32 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   8 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 34    
	 124 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 4     
	  32 Input      4 Bit        Muxes := 3     
	 124 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 10    
	   8 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 27    
	 124 Input      2 Bit        Muxes := 13    
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 179   
	   8 Input      1 Bit        Muxes := 20    
	 124 Input      1 Bit        Muxes := 58    
	   4 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
	 125 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module cr_file__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
Module rotator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module logical__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module bit_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 32    
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
Module multiply__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    100 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module multiply_32s__1 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module bit_sorter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 11    
Module pmu__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
Module execute1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 14    
+---Registers : 
	               64 Bit    Registers := 13    
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 108   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 51    
	  32 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 12    
	   5 Input     12 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 41    
	   8 Input      4 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 153   
	  13 Input      1 Bit        Muxes := 17    
	  32 Input      1 Bit        Muxes := 37    
	   5 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module decode1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 34    
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	 347 Input      4 Bit        Muxes := 1     
	  26 Input      4 Bit        Muxes := 1     
	 347 Input      3 Bit        Muxes := 5     
	  17 Input      3 Bit        Muxes := 1     
	 347 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	 347 Input      1 Bit        Muxes := 13    
	  26 Input      1 Bit        Muxes := 5     
	  17 Input      1 Bit        Muxes := 2     
Module control__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
Module decode2__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 60    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 10    
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
Module register_file__1 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 1     
Module mmu__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               63 Bit    Registers := 2     
	               56 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
	  12 Input     56 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	  12 Input      6 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 2     
	  31 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 61    
	  12 Input      1 Bit        Muxes := 27    
Module predecoder__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 4     
Module cache_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module cache_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module icache__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               58 Bit    Registers := 1     
	               45 Bit    Registers := 5     
	               29 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 65    
	                1 Bit    Registers := 17    
+---RAMs : 
	               2K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   3 Input     29 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	 302 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 643   
	   3 Input      2 Bit        Muxes := 128   
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   3 Input      1 Bit        Muxes := 10    
Module fetch1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 4     
+---Registers : 
	             1024 Bit    Registers := 1     
	              116 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               56 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               46 Bit    Registers := 1     
	               44 Bit    Registers := 3     
	               43 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---RAMs : 
	             116K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 9     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 1     
Module writeback__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module core_debug__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   6 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	  14 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cr_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
Module rotator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module logical 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module bit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 32    
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
Module multiply 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    100 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module multiply_32s 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module bit_sorter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 11    
Module pmu 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
Module execute1__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 14    
+---Registers : 
	               64 Bit    Registers := 13    
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 108   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 51    
	  32 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 12    
	   5 Input     12 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 41    
	   8 Input      4 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 153   
	  13 Input      1 Bit        Muxes := 17    
	  32 Input      1 Bit        Muxes := 37    
	   5 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module decode1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 34    
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	 347 Input      4 Bit        Muxes := 1     
	  26 Input      4 Bit        Muxes := 1     
	 347 Input      3 Bit        Muxes := 5     
	  17 Input      3 Bit        Muxes := 1     
	 347 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	 347 Input      1 Bit        Muxes := 13    
	  26 Input      1 Bit        Muxes := 5     
	  17 Input      1 Bit        Muxes := 2     
Module control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 3     
Module decode2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 60    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 10    
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 1     
Module mmu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               63 Bit    Registers := 2     
	               56 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
	  12 Input     56 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   4 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	  12 Input      6 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 2     
	  31 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 61    
	  12 Input      1 Bit        Muxes := 27    
Module predecoder 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 4     
Module cache_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module cache_ram 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               58 Bit    Registers := 1     
	               45 Bit    Registers := 5     
	               29 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 65    
	                1 Bit    Registers := 17    
+---RAMs : 
	               2K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   3 Input     29 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	 302 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 643   
	   3 Input      2 Bit        Muxes := 128   
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 81    
	   3 Input      1 Bit        Muxes := 10    
Module fetch1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 4     
+---Registers : 
	             1024 Bit    Registers := 1     
	              116 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               56 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               46 Bit    Registers := 1     
	               44 Bit    Registers := 3     
	               43 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---RAMs : 
	             116K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   1024 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 9     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 1     
Module writeback 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module core_debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   6 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	  14 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module wishbone_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module syscon 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xics_icp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 16    
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module xics_ics 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 33    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
Module dmi_dtm 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 5     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module wishbone_debug_master 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module uart_wb 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 3     
Module uart_tfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module uart_transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 10    
Module uart_sync_flops 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module uart_rfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   4 Input      1 Bit        Muxes := 19    
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                9 Bit    Wide XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	  11 Input      4 Bit        Muxes := 3     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 11    
Module uart_regs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module spi_rxtx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module spi_flash_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 3     
	               28 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	  20 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     30 Bit        Muxes := 5     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	  20 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 4     
	  20 Input      6 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	  20 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	  20 Input      1 Bit        Muxes := 5     
Module gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  10 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 70    
	  10 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 32    
Module main_bram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 1     
Module wishbone_bram_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module soc 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   3 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     30 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 51    
	  11 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
Module litedram_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 26    
	   2 Input      3 Bit       Adders := 61    
	   5 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 12    
	               21 Bit    Registers := 8     
	               16 Bit    Registers := 36    
	               14 Bit    Registers := 18    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 28    
	                3 Bit    Registers := 72    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 115   
+---RAMs : 
	              384 Bit         RAMs := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 14    
	   3 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 4     
	   3 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 42    
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 12    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 39    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 12    
	  13 Input      2 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 80    
	   2 Input      1 Bit        Muxes := 172   
	  11 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 26    
	   7 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 7     
Module dram_init_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	             192K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sync_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              584 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module cache_ram__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 30    
	   2 Input      8 Bit        Muxes := 1     
Module cache_ram__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 30    
	   2 Input      8 Bit        Muxes := 1     
Module cache_ram__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 30    
	   2 Input      8 Bit        Muxes := 1     
Module cache_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 30    
	   2 Input      8 Bit        Muxes := 1     
Module plrufn__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module litedram_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 65    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 2     
	   6 Input     60 Bit        Muxes := 1     
	   4 Input     45 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 460   
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 35    
	   6 Input      1 Bit        Muxes := 1     
Module soc_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module liteeth_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 28    
	   4 Input      1 Bit         XORs := 19    
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 16    
	   6 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
+---Registers : 
	               42 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 14    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 50    
+---RAMs : 
	              11K Bit         RAMs := 4     
	               1K Bit         RAMs := 2     
	               60 Bit         RAMs := 1     
	               24 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 24    
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   3 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 41    
	   3 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wishbone_interface_writer_length_inc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
RAM Pipeline Warning: Read Address Register Found For RAM has_liteeth.liteeth/mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM has_liteeth.liteeth/mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "toplevel/has_liteeth.liteeth/mem_3_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM has_liteeth.liteeth/mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM has_liteeth.liteeth/mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "toplevel/has_liteeth.liteeth/mem_2_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM has_liteeth.liteeth/mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM has_liteeth.liteeth/mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\has_liteeth.liteeth/maccore_liteethphymiirx_converter_source_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_payload_error_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\has_liteeth.liteeth/core_bufferizeendpoints_pipe_valid_source_payload_last_be_reg )
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[3]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[4]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[5]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[6]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[7]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[8]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[9]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[10]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[11]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[12]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[13]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[14]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[15]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[16]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[17]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[18]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[19]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[20]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[21]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[22]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[23]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[24]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[25]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[26]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[27]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[28]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[29]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[30]' (FDR) to 'i_0/has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\has_liteeth.liteeth/interface2_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\has_liteeth.liteeth/core_pulsesynchronizer1_toggle_i_reg )
INFO: [Synth 8-5544] ROM "length_to_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design loadstore1 has port l_out[intr_vec][11] driven by constant 0
INFO: [Synth 8-3886] merging instance 'hash_r_reg[z0][0]' (FDRE) to 'hash_r_reg[z0][3]'
INFO: [Synth 8-3886] merging instance 'hash_r_reg[z0][1]' (FDRE) to 'hash_r_reg[z0][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hash_r_reg[z0][3] )
INFO: [Synth 8-3886] merging instance 'r3_reg[srr1][0]' (FDE) to 'r3_reg[srr1][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r3_reg[srr1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r3_reg[intr_vec][6] )
WARNING: [Synth 8-3936] Found unconnected internal register 'tlb_pte_way_reg' and it is trimmed from '128' to '120' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/dcache.vhdl:678]
WARNING: [Synth 8-3917] design dcache has port m_out[stall] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'r1_reg[tlb_hit_way][0]' (FDE) to 'r1_reg[tlb_hit_ways][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\snoop_paddr_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dc_log.log_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dc_log.log_data_reg[6] )
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][11] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][10] driven by constant 1
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][9] driven by constant 1
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][8] driven by constant 1
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][7] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][6] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][5] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][4] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][3] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][2] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][1] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[intr_vec][0] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][15] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][14] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][13] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][12] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][11] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][10] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][9] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][8] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][7] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][6] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][5] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][2] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][1] driven by constant 0
WARNING: [Synth 8-3917] design fpu has port w_out[srr1][0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_reg[exec_state][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_reg[regsel][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inverse_est_reg[18] )
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[insn][17]' (FDRE) to 'execute1_0/ex1_reg[pmu_spr_num][1]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[insn][18]' (FDRE) to 'execute1_0/ex1_reg[pmu_spr_num][2]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[insn][19]' (FDRE) to 'execute1_0/ex1_reg[pmu_spr_num][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/multiply_0/rnot_1_reg)
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][srr1][3]' (FDE) to 'execute1_0/ex1_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][srr1][5]' (FDE) to 'execute1_0/ex1_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][srr1][6]' (FDE) to 'execute1_0/ex1_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][srr1][7]' (FDE) to 'execute1_0/ex1_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][srr1][8]' (FDE) to 'execute1_0/ex1_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][srr1][9]' (FDE) to 'execute1_0/ex1_reg[e][srr1][15]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][srr1][10]' (FDE) to 'execute1_0/ex1_reg[e][srr1][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex1_reg[e][srr1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex1_reg[e][abs_br] )
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][intr_vec][0]' (FDRE) to 'execute1_0/ex1_reg[e][intr_vec][1]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][intr_vec][1]' (FDRE) to 'execute1_0/ex1_reg[e][intr_vec][2]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][intr_vec][2]' (FDRE) to 'execute1_0/ex1_reg[e][intr_vec][3]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[e][intr_vec][3]' (FDRE) to 'execute1_0/ex1_reg[e][intr_vec][4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex1_reg[e][intr_vec][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/pmu_0/\mmcra_reg[0] )
INFO: [Synth 8-3886] merging instance 'execute1_0/pmu_0/mmcr0_reg[20]' (FDE) to 'execute1_0/pmu_0/mmcr0_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/pmu_0/\mmcr0_reg[21] )
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[pmu_spr_num][4]' (FDRE) to 'execute1_0/ex1_reg[insn][20]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ctrl_reg[dexcr_pro][2]' (FDSE) to 'execute1_0/ctrl_reg[dexcr_pro][0]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ctrl_reg[dexcr_pro][3]' (FDSE) to 'execute1_0/ctrl_reg[dexcr_pro][0]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex1_reg[pmu_spr_num][0]' (FDRE) to 'execute1_0/ex1_reg[insn][16]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ctrl_reg[dexcr_pro][4]' (FDSE) to 'execute1_0/ctrl_reg[dexcr_pro][0]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][srr1][3]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][0]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][srr1][5]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][0]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][srr1][6]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][0]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][srr1][7]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][0]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][srr1][8]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][0]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][srr1][9]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][0]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][srr1][10]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][0]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][srr1][15]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][0]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][abs_br]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][0]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][intr_vec][0]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][1]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][intr_vec][1]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][2]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][intr_vec][2]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][3]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ex2_reg[e][intr_vec][3]' (FDR) to 'execute1_0/ex2_reg[e][intr_vec][4]'
INFO: [Synth 8-3886] merging instance 'execute1_0/ctrl_reg[dexcr_pro][1]' (FDSE) to 'execute1_0/ctrl_reg[dexcr_pro][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (execute1_0/\ctrl_reg[dexcr_pro][0] )
INFO: [Synth 8-5546] ROM "decode1_0/i[sel]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/i[valid]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/i[ispmu]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/i[ronly]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/i[wonly]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/i[noop]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/ret[index]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/ret[isodd]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/ret[is32b]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/ret[valid]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design core__GCB1 has port f_out[redirect_nia][1] driven by constant 0
WARNING: [Synth 8-3917] design core__GCB1 has port f_out[redirect_nia][0] driven by constant 0
WARNING: [Synth 8-3917] design core__GCB1 has port sim_ex_dump driven by constant 0
INFO: [Synth 8-3971] The signal "core__GCB1/register_file_0/registers_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu_0/\r_reg[pgbase][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_0/rf_log.log_data_reg[6] )
INFO: [Synth 8-5587] ROM size for "isram" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "raddr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sel" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'rams[0].snoop_tags_set_reg[0]' and it is trimmed from '45' to '44' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:427]
INFO: [Synth 8-3971] The signal "icache_0/rams[0].ic_tags_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'rams[1].snoop_tags_set_reg[1]' and it is trimmed from '45' to '44' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:427]
INFO: [Synth 8-3971] The signal "icache_0/rams[1].ic_tags_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM btc.btc_memory_reg to conserve power
INFO: [Synth 8-5784] Optimized 5 bits of RAM "debug_0/maybe_log.log_array_reg" due to constant propagation. Old ram width 256 bits, new ram width 251 bits.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 35 for RAM "core__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 35 for RAM "core__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[hit_ra][11]' (FDE) to 'icache_0/r_reg[hit_nia][11]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[hit_ra][10]' (FDE) to 'icache_0/r_reg[hit_nia][10]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[hit_ra][9]' (FDE) to 'icache_0/r_reg[hit_nia][9]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[hit_ra][8]' (FDE) to 'icache_0/r_reg[hit_nia][8]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[hit_ra][7]' (FDE) to 'icache_0/r_reg[hit_nia][7]'
INFO: [Synth 8-3886] merging instance 'icache_0/r_reg[hit_ra][6]' (FDE) to 'icache_0/r_reg[hit_nia][6]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[20]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[21]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[22]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[23]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[24]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[25]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[26]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[27]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[28]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[29]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[30]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[31]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[32]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[33]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[34]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[35]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[36]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[37]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[38]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[39]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[40]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[41]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[42]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3886] merging instance 'icache_0/snoop_tag_reg[43]' (FDRE) to 'icache_0/snoop_tag_reg[44]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\snoop_tag_reg[44] )
INFO: [Synth 8-3886] merging instance 'icache_0/icache_log.log_data_reg[0]' (FD) to 'icache_0/icache_log.log_data_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (icache_0/\icache_log.log_data_reg[1] )
INFO: [Synth 8-3886] merging instance 'icache_0/icache_log.log_data_reg[5]' (FD) to 'icache_0/ev_reg[itlb_miss_resolved]'
INFO: [Synth 8-3886] merging instance 'icache_0/icache_log.log_data_reg[6]' (FD) to 'icache_0/ev_reg[itlb_miss_resolved]'
INFO: [Synth 8-3886] merging instance 'debug_0i_0/debug_0/maybe_log.log_array_reg_mux_sel_reg_0' (FD) to 'debug_0i_0/debug_0/maybe_log.log_array_reg_mux_sel_reg_13'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_0/dbg_spr_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\ev_reg[itlb_miss_resolved] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (icache_0/\r_reg[wb][sel][7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\r_reg[wb][dat][63] )
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/multiply_0/rnot_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex1_reg[e][srr1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex1_reg[e][abs_br] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/\ex1_reg[e][intr_vec][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/pmu_0/\mmcra_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (execute1_0/pmu_0/\mmcr0_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (execute1_0/\ctrl_reg[dexcr_pro][0] )
INFO: [Synth 8-5546] ROM "decode1_0/i[sel]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/i[valid]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/i[ispmu]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/i[ronly]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/i[wonly]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/i[noop]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/ret[index]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/ret[isodd]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/ret[is32b]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode1_0/ret[valid]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design core__parameterized0__GCB1 has port f_out[redirect_nia][1] driven by constant 0
WARNING: [Synth 8-3917] design core__parameterized0__GCB1 has port f_out[redirect_nia][0] driven by constant 0
WARNING: [Synth 8-3917] design core__parameterized0__GCB1 has port sim_ex_dump driven by constant 0
INFO: [Synth 8-3971] The signal "core__parameterized0__GCB1/register_file_0/registers_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mmu_0/\r_reg[pgbase][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\register_file_0/rf_log.log_data_reg[6] )
INFO: [Synth 8-5587] ROM size for "isram" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "raddr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sel" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'rams[0].snoop_tags_set_reg[0]' and it is trimmed from '45' to '44' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:427]
INFO: [Synth 8-3971] The signal "icache_0/rams[0].ic_tags_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'rams[1].snoop_tags_set_reg[1]' and it is trimmed from '45' to '44' bits. [/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/src/microwatt_0/icache.vhdl:427]
INFO: [Synth 8-3971] The signal "icache_0/rams[1].ic_tags_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM btc.btc_memory_reg to conserve power
INFO: [Synth 8-5784] Optimized 5 bits of RAM "debug_0/maybe_log.log_array_reg" due to constant propagation. Old ram width 256 bits, new ram width 251 bits.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__parameterized0__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__parameterized0__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__parameterized0__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__parameterized0__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__parameterized0__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__parameterized0__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__parameterized0__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__parameterized0__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__parameterized0__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__parameterized0__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__parameterized0__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "core__parameterized0__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 35 for RAM "core__parameterized0__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 35 for RAM "core__parameterized0__GCB2/debug_0/maybe_log.log_array_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\snoop_tag_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (icache_0/\icache_log.log_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_0/dbg_spr_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\ev_reg[itlb_miss_resolved] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (icache_0/\r_reg[wb][sel][7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (icache_0/\r_reg[wb][dat][63] )
INFO: [Synth 8-5544] ROM "regs/receiver/toc_value" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs/receiver/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "\bram.bram0/ram_0/memory_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "\bram.bram0/ram_0/memory_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "\bram.bram0/ram_0/memory_reg "
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "\bram.bram0/ram_0/memory_reg "
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart0_16550.uart0 /\regs/delayed_modem_signals_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spiflash_gen.spiflash /\wb_stash_reg[adr][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spiflash_gen.spiflash /\auto_last_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gpio0_gen.gpio /\wb_out_reg[stall] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\wb_out_reg[dat][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (syscon0/\wishbone_out_reg[dat][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_icp/\r_reg[wb_rd_data][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wb_ext_is_sdcard_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spiflash_gen.spiflash /\wb_req_reg[adr][27] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module wishbone_debug_master.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spiflash_gen.spiflash /\auto_last_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[9][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[8][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[11][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[10][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[2][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[13][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[12][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[15][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[14][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[5][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[7][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[6][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[4][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[0][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[3][server][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xics_ics/\xives_reg[1][server][1] )
INFO: [Synth 8-5546] ROM "main_litedramcore_cmd_payload_a1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_litedramcore_postponer_count_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_a7ddrphy_dqspattern_o1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_a7ddrphy_dqspattern_o1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_a7ddrphy_dqspattern_o1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_a7ddrphy_dqspattern_o1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_litedramcore_cmd_payload_ba_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_litedramcore_cmd_payload_ba_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6841] Block RAM (init_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 47943 ; free virtual = 56305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------+---------------+----------------+
|Module Name | RTL Object       | Depth x Width | Implemented As | 
+------------+------------------+---------------+----------------+
|fpu         | inverse_table[0] | 1024x18       | LUT            | 
+------------+------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cache_ram__parameterized0: | ram_reg                         | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|cache_ram__parameterized0: | ram_reg                         | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|cache_ram:                 | ram_reg                         | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|cache_ram:                 | ram_reg                         | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fetch1:                    | btc.btc_memory_reg              | 1 K x 116(READ_FIRST)  | W |   | 1 K x 116(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      | 
|fetch1:                    | itlb_tags_reg                   | 64 x 46(READ_FIRST)    | W |   | 64 x 46(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|fetch1:                    | itlb_ptes_reg                   | 64 x 64(READ_FIRST)    | W |   | 64 x 56(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|core__GCB2                 | debug_0/maybe_log.log_array_reg | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 14     | 
|cache_ram:                 | ram_reg                         | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|cache_ram:                 | ram_reg                         | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fetch1:                    | btc.btc_memory_reg              | 1 K x 116(READ_FIRST)  | W |   | 1 K x 116(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      | 
|fetch1:                    | itlb_tags_reg                   | 64 x 46(READ_FIRST)    | W |   | 64 x 46(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|fetch1:                    | itlb_ptes_reg                   | 64 x 64(READ_FIRST)    | W |   | 64 x 56(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|core__parameterized0__GCB2 | debug_0/maybe_log.log_array_reg | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 14     | 
|main_bram:                 | memory_reg                      | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|init_ram_0                 | init_ram_reg                    | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|cache_ram__parameterized1: | ram_reg                         | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|cache_ram__parameterized1: | ram_reg                         | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|cache_ram__parameterized1: | ram_reg                         | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|cache_ram__parameterized1: | ram_reg                         | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|toplevel                   | has_liteeth.liteeth/mem_3_reg   | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|toplevel                   | has_liteeth.liteeth/mem_2_reg   | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|liteeth_core:              | storage_reg                     | 32 x 42(NO_CHANGE)     | W |   | 32 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|liteeth_core:              | storage_2_reg                   | 32 x 42(NO_CHANGE)     | W |   | 32 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|liteeth_core:              | mem_1_reg                       | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|liteeth_core:              | mem_reg                         | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------+----------------------------------------+----------------+----------------------+------------------+
|Module Name           | RTL Object                             | Inference      | Size (Depth x Width) | Primitives       | 
+----------------------+----------------------------------------+----------------+----------------------+------------------+
|dcache                | maybe_tlb_plrus.tlb_plru_ram_reg       | Implied        | 64 x 1               | RAM64X1S x 1     | 
|dcache                | maybe_plrus.plru_ram_reg               | Implied        | 64 x 1               | RAM64X1S x 1     | 
|dcache                | dtlb_ptes_reg                          | User Attribute | 64 x 120             | RAM64X1D x 120   | 
|dcache                | dtlb_tags_reg                          | User Attribute | 64 x 94              | RAM64X1D x 94    | 
|dcache                | cache_tags_reg                         | User Attribute | 64 x 92              | RAM64X1D x 184   | 
|execute1_0            | odd_sprs_reg                           | Implied        | 8 x 64               | RAM32M x 11      | 
|execute1_0            | even_sprs_reg                          | Implied        | 8 x 64               | RAM32M x 11      | 
|icache_0              | maybe_plrus.plru_ram_reg               | Implied        | 64 x 1               | RAM64X1S x 1     | 
|execute1_0            | odd_sprs_reg                           | Implied        | 8 x 64               | RAM32M x 11      | 
|execute1_0            | even_sprs_reg                          | Implied        | 8 x 64               | RAM32M x 11      | 
|icache_0              | maybe_plrus.plru_ram_reg               | Implied        | 64 x 1               | RAM64X1S x 1     | 
|\uart0_16550.uart0    | regs/receiver/fifo_rx/rfifo/ram_reg    | Implied        | 16 x 8               | RAM32M x 2       | 
|\uart0_16550.uart0    | regs/transmitter/fifo_tx/tfifo/ram_reg | Implied        | 16 x 8               | RAM32M x 2       | 
|litedram_core__GC0    | storage_reg                            | Implied        | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0    | storage_1_reg                          | Implied        | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0    | storage_3_reg                          | Implied        | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0    | storage_2_reg                          | Implied        | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0    | storage_4_reg                          | Implied        | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0    | storage_5_reg                          | Implied        | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0    | storage_6_reg                          | Implied        | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0    | storage_7_reg                          | Implied        | 16 x 22              | RAM32M x 4       | 
|store_queue           | memory_reg                             | Implied        | 8 x 73               | RAM32M x 13      | 
|litedram_wrapper__GC0 | cache_tags_reg                         | User Attribute | 64 x 60              | RAM64X1D x 60    | 
|litedram_wrapper__GC0 | maybe_plrus.plru_ram_reg               | Implied        | 64 x 3               | RAM64X1S x 3     | 
|toplevel              | has_liteeth.liteeth/storage_4_reg      | Implied        | 2 x 12               | RAM32M x 2       | 
|toplevel              | has_liteeth.liteeth/storage_1_reg      | Implied        | 8 x 11               | RAM32M x 2       | 
|toplevel              | has_liteeth.liteeth/storage_3_reg      | Implied        | 2 x 12               | RAM32M x 2       | 
+----------------------+----------------------------------------+----------------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance dcache:/i_0/rams[0].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance dcache:/i_1/rams[1].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_2/i_0/register_file_0/registers_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_2/i_0/register_file_0/registers_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_2/i_0/register_file_0/registers_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_2/i_7/decode1_0/decode_reg[unit] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_2/i_10/decode1_0/decode_reg[insn_type] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_2/i_21/decode1_0/decode_reg[input_reg_b] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_2/i_24/decode1_0/decode_reg[output_reg_a] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/icache_0/predecoder_0/i_0/pred_reg[0][maj_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/icache_0/predecoder_0/i_1/pred_reg[0][row_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/icache_0/predecoder_0/i_2/pred_reg[1][maj_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/icache_0/predecoder_0/i_3/pred_reg[1][row_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/icache_0/i_0/rams[0].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/icache_0/i_1/rams[1].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/icache_0/i_4/rams[0].ic_tags_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/icache_0/i_4/rams[0].ic_tags_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/icache_0/i_5/rams[1].ic_tags_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/icache_0/i_5/rams[1].ic_tags_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/fetch1_0/i_3/btc.btc_memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/fetch1_0/i_3/btc.btc_memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/fetch1_0/i_3/btc.btc_memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/fetch1_0/i_3/btc.btc_memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/fetch1_0/i_27/itlb_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/fetch1_0/i_45/itlb_ptes_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[0].corei_3/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_5/i_0/register_file_0/registers_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_5/i_0/register_file_0/registers_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_5/i_0/register_file_0/registers_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_5/i_7/decode1_0/decode_reg[unit] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_5/i_10/decode1_0/decode_reg[insn_type] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_5/i_21/decode1_0/decode_reg[input_reg_b] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_5/i_24/decode1_0/decode_reg[output_reg_a] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/icache_0/predecoder_0/i_0/pred_reg[0][maj_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/icache_0/predecoder_0/i_1/pred_reg[0][row_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/icache_0/predecoder_0/i_2/pred_reg[1][maj_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/icache_0/predecoder_0/i_3/pred_reg[1][row_predecode] (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/icache_0/i_0/rams[0].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/icache_0/i_1/rams[1].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/icache_0/i_4/rams[0].ic_tags_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/icache_0/i_4/rams[0].ic_tags_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/icache_0/i_5/rams[1].ic_tags_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/icache_0/i_5/rams[1].ic_tags_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/fetch1_0/i_3/btc.btc_memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/fetch1_0/i_3/btc.btc_memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/fetch1_0/i_3/btc.btc_memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/fetch1_0/i_3/btc.btc_memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/fetch1_0/i_27/itlb_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/fetch1_0/i_45/itlb_ptes_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance processors[1].corei_6/debug_0i_0/debug_0/maybe_log.log_array_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance soc0i_7/bram.bram0/i_0/ram_0/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance soc0i_7/bram.bram0/i_0/ram_0/memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance soc0i_7/bram.bram0/i_0/ram_0/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance soc0i_7/bram.bram0/i_0/ram_0/memory_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/has_liteeth.liteeth/mem_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/has_liteeth.liteeth/mem_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/has_liteeth.liteeth/mem_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/has_liteeth.liteeth/mem_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/has_liteeth.liteeth/storage_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_3/has_liteeth.liteeth/storage_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_42/has_liteeth.liteeth/mem_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_43/has_liteeth.liteeth/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |loadstore1                 |           2|      8119|
|2     |dcache                     |           2|      7736|
|3     |fpu                        |           2|     14408|
|4     |core__GCB0                 |           1|     18761|
|5     |core__GCB1                 |           1|      9415|
|6     |core__GCB2                 |           1|     12902|
|7     |core__parameterized0__GCB0 |           1|     18794|
|8     |core__parameterized0__GCB1 |           1|      9415|
|9     |core__parameterized0__GCB2 |           1|     12902|
|10    |soc__GC0                   |           1|     10189|
|11    |litedram_core__GC0         |           1|      9350|
|12    |litedram_wrapper__GC0      |           1|      5321|
|13    |toplevel__GC0              |           1|      3204|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 47854 ; free virtual = 56280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5584] The signal "\processors[1].corei_5 /\soc0/processors[1].core/icache_0/rams[0].ic_tags_reg " is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "\processors[1].corei_5 /\soc0/processors[1].core/icache_0/rams[0].ic_tags_reg " is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "\processors[1].corei_5 /\soc0/processors[1].core/icache_0/rams[1].ic_tags_reg " is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "\processors[1].corei_5 /\soc0/processors[1].core/icache_0/rams[1].ic_tags_reg " is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "\processors[0].corei_3 /\soc0/processors[0].core/icache_0/rams[0].ic_tags_reg " is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "\processors[0].corei_3 /\soc0/processors[0].core/icache_0/rams[0].ic_tags_reg " is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "\processors[0].corei_3 /\soc0/processors[0].core/icache_0/rams[1].ic_tags_reg " is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "\processors[0].corei_3 /\soc0/processors[0].core/icache_0/rams[1].ic_tags_reg " is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 47934 ; free virtual = 56364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|cache_ram__parameterized0: | ram_reg                         | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|cache_ram__parameterized0: | ram_reg                         | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|cache_ram:                 | ram_reg                         | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|cache_ram:                 | ram_reg                         | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fetch1:                    | btc.btc_memory_reg              | 1 K x 116(READ_FIRST)  | W |   | 1 K x 116(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      | 
|fetch1:                    | itlb_tags_reg                   | 64 x 46(READ_FIRST)    | W |   | 64 x 46(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|fetch1:                    | itlb_ptes_reg                   | 64 x 64(READ_FIRST)    | W |   | 64 x 56(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|core__GCB2                 | debug_0/maybe_log.log_array_reg | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 14     | 
|cache_ram:                 | ram_reg                         | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|cache_ram:                 | ram_reg                         | 512 x 72(READ_FIRST)   | W |   | 512 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|fetch1:                    | btc.btc_memory_reg              | 1 K x 116(READ_FIRST)  | W |   | 1 K x 116(WRITE_FIRST) |   | R | Port A and B     | 1      | 3      | 
|fetch1:                    | itlb_tags_reg                   | 64 x 46(READ_FIRST)    | W |   | 64 x 46(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|fetch1:                    | itlb_ptes_reg                   | 64 x 64(READ_FIRST)    | W |   | 64 x 56(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|core__parameterized0__GCB2 | debug_0/maybe_log.log_array_reg | 2 K x 256(READ_FIRST)  | W |   | 2 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 14     | 
|main_bram:                 | memory_reg                      | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|init_ram_0                 | init_ram_reg                    | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|cache_ram__parameterized1: | ram_reg                         | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|cache_ram__parameterized1: | ram_reg                         | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|cache_ram__parameterized1: | ram_reg                         | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|cache_ram__parameterized1: | ram_reg                         | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|toplevel                   | has_liteeth.liteeth/mem_3_reg   | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|toplevel                   | has_liteeth.liteeth/mem_2_reg   | 512 x 32(WRITE_FIRST)  | W | R | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|liteeth_core:              | storage_reg                     | 32 x 42(NO_CHANGE)     | W |   | 32 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|liteeth_core:              | storage_2_reg                   | 32 x 42(NO_CHANGE)     | W |   | 32 x 42(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|liteeth_core:              | mem_1_reg                       | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|liteeth_core:              | mem_reg                         | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------+----------------------------------------+----------------+----------------------+------------------+
|Module Name           | RTL Object                             | Inference      | Size (Depth x Width) | Primitives       | 
+----------------------+----------------------------------------+----------------+----------------------+------------------+
|dcache                | maybe_tlb_plrus.tlb_plru_ram_reg       | Implied        | 64 x 1               | RAM64X1S x 1     | 
|dcache                | maybe_plrus.plru_ram_reg               | Implied        | 64 x 1               | RAM64X1S x 1     | 
|dcache                | dtlb_ptes_reg                          | User Attribute | 64 x 120             | RAM64X1D x 120   | 
|dcache                | dtlb_tags_reg                          | User Attribute | 64 x 94              | RAM64X1D x 94    | 
|dcache                | cache_tags_reg                         | User Attribute | 64 x 92              | RAM64X1D x 184   | 
|execute1_0            | odd_sprs_reg                           | Implied        | 8 x 64               | RAM32M x 11      | 
|execute1_0            | even_sprs_reg                          | Implied        | 8 x 64               | RAM32M x 11      | 
|icache_0              | maybe_plrus.plru_ram_reg               | Implied        | 64 x 1               | RAM64X1S x 1     | 
|execute1_0            | odd_sprs_reg                           | Implied        | 8 x 64               | RAM32M x 11      | 
|execute1_0            | even_sprs_reg                          | Implied        | 8 x 64               | RAM32M x 11      | 
|icache_0              | maybe_plrus.plru_ram_reg               | Implied        | 64 x 1               | RAM64X1S x 1     | 
|\uart0_16550.uart0    | regs/receiver/fifo_rx/rfifo/ram_reg    | Implied        | 16 x 8               | RAM32M x 2       | 
|\uart0_16550.uart0    | regs/transmitter/fifo_tx/tfifo/ram_reg | Implied        | 16 x 8               | RAM32M x 2       | 
|litedram_core__GC0    | storage_reg                            | Implied        | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0    | storage_1_reg                          | Implied        | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0    | storage_3_reg                          | Implied        | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0    | storage_2_reg                          | Implied        | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0    | storage_4_reg                          | Implied        | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0    | storage_5_reg                          | Implied        | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0    | storage_6_reg                          | Implied        | 16 x 22              | RAM32M x 4       | 
|litedram_core__GC0    | storage_7_reg                          | Implied        | 16 x 22              | RAM32M x 4       | 
|store_queue           | memory_reg                             | Implied        | 8 x 73               | RAM32M x 13      | 
|litedram_wrapper__GC0 | cache_tags_reg                         | User Attribute | 64 x 60              | RAM64X1D x 60    | 
|litedram_wrapper__GC0 | maybe_plrus.plru_ram_reg               | Implied        | 64 x 3               | RAM64X1S x 3     | 
|toplevel              | has_liteeth.liteeth/storage_4_reg      | Implied        | 2 x 12               | RAM32M x 2       | 
|toplevel              | has_liteeth.liteeth/storage_1_reg      | Implied        | 8 x 11               | RAM32M x 2       | 
|toplevel              | has_liteeth.liteeth/storage_3_reg      | Implied        | 2 x 12               | RAM32M x 2       | 
+----------------------+----------------------------------------+----------------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |loadstore1            |           2|      8104|
|2     |dcache                |           2|      7736|
|3     |fpu                   |           2|     14408|
|4     |core__GCB0            |           1|     18760|
|5     |soc__GC0              |           1|      9658|
|6     |litedram_core__GC0    |           1|      9286|
|7     |litedram_wrapper__GC0 |           1|      5320|
|8     |toplevel__GC0         |           1|      3170|
|9     |toplevel_GT0__1       |           1|     22432|
|10    |toplevel_GT0          |           1|     41225|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance soc0/processors[0].core/dcache_0/rams[0].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance soc0/processors[0].core/dcache_0/rams[1].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance soc0/processors[1].core/dcache_0/rams[0].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance soc0/processors[1].core/dcache_0/rams[1].way/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance soc0i_7/bram.bram0/ram_0/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance soc0i_7/bram.bram0/ram_0/memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance soc0i_7/bram.bram0/ram_0/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance soc0i_7/bram.bram0/ram_0/memory_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/has_liteeth.liteeth/mem_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/has_liteeth.liteeth/mem_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/has_liteeth.liteeth/mem_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/has_liteeth.liteeth/mem_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 46798 ; free virtual = 55232
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |loadstore1            |           1|      4241|
|2     |dcache                |           1|      3737|
|3     |fpu                   |           2|      5326|
|4     |core__GCB0            |           1|      8331|
|5     |soc__GC0              |           1|      4179|
|6     |litedram_core__GC0    |           1|      4704|
|7     |litedram_wrapper__GC0 |           1|      2615|
|8     |toplevel__GC0         |           1|      1670|
|9     |toplevel_GT0__1       |           1|     10383|
|10    |toplevel_GT0          |           1|     18893|
|11    |loadstore1__3         |           1|      4241|
|12    |dcache__3             |           1|      3737|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4163] Replicating register \soc0/spiflash_gen.spiflash/spi_rxtx/input_delay_1.dat_i_l_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \soc0/spiflash_gen.spiflash/spi_rxtx/input_delay_1.dat_i_l_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \soc0/spiflash_gen.spiflash/spi_rxtx/input_delay_1.dat_i_l_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \soc0/spiflash_gen.spiflash/spi_rxtx/input_delay_1.dat_i_l_reg[3]  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:1426]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2566]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2566]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2566]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2566]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2566]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2566]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2566]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2566]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2566]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2566]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2566]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3805]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3805]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2433]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2433]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2302]
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3882]
WARNING: [Synth 8-5396] Clock pin CLKBWRCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3882]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:2830]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3719]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/pe1576su/Desktop/slice/microwatt/liteeth/generated/arty/liteeth_core.v:3073]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:38 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 46871 ; free virtual = 55359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:38 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 46888 ; free virtual = 55376
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 46920 ; free virtual = 55408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:01:43 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 46920 ; free virtual = 55408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 46932 ; free virtual = 55420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 46932 ; free virtual = 55420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|toplevel    | has_dram.dram/litedram/main_a7ddrphy_rddata_en_tappeddelayline7_reg | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|toplevel    | has_dram.dram/litedram/builder_new_master_rdata_valid8_reg          | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BSCANE2     |     1|
|2     |BUFG        |     8|
|3     |BUFR        |     1|
|4     |CARRY4      |  1518|
|5     |DSP48E1     |    24|
|6     |DSP48E1_1   |    24|
|7     |DSP48E1_2   |     4|
|8     |DSP48E1_3   |     4|
|9     |DSP48E1_4   |     4|
|10    |DSP48E1_5   |     4|
|11    |DSP48E1_6   |     4|
|12    |DSP48E1_7   |     2|
|13    |DSP48E1_8   |     2|
|14    |IDELAYCTRL  |     1|
|15    |IDELAYE2    |    16|
|16    |ISERDESE2   |    16|
|17    |LUT1        |  1040|
|18    |LUT2        |  3538|
|19    |LUT3        |  9425|
|20    |LUT4        |  4818|
|21    |LUT5        |  8204|
|22    |LUT6        | 20438|
|23    |MUXF7       |  1327|
|24    |MUXF8       |   282|
|25    |OSERDESE2   |    45|
|26    |PLLE2_ADV   |     1|
|27    |RAM32M      |    99|
|28    |RAM64M      |   120|
|29    |RAM64X1D    |   796|
|30    |RAM64X1S    |     9|
|31    |RAMB18E1    |     2|
|32    |RAMB18E1_1  |     2|
|33    |RAMB18E1_2  |     2|
|34    |RAMB18E1_3  |     2|
|35    |RAMB18E1_4  |     2|
|36    |RAMB18E1_5  |     2|
|37    |RAMB36E1    |    12|
|38    |RAMB36E1_1  |     6|
|39    |RAMB36E1_16 |     2|
|40    |RAMB36E1_17 |     2|
|41    |RAMB36E1_18 |     1|
|42    |RAMB36E1_19 |     8|
|43    |RAMB36E1_20 |     1|
|44    |RAMB36E1_21 |     1|
|45    |RAMB36E1_22 |     1|
|46    |RAMB36E1_23 |     1|
|47    |RAMB36E1_24 |     1|
|48    |RAMB36E1_25 |     1|
|49    |RAMB36E1_26 |     1|
|50    |RAMB36E1_27 |     2|
|51    |RAMB36E1_28 |     2|
|52    |RAMB36E1_4  |    34|
|53    |RAMB36E1_5  |     1|
|54    |RAMB36E1_6  |     2|
|55    |RAMB36E1_7  |     1|
|56    |SRL16E      |     2|
|57    |FDCE        |   431|
|58    |FDPE        |    38|
|59    |FDRE        | 24390|
|60    |FDSE        |   417|
|61    |IBUF        |    19|
|62    |IOBUF       |    44|
|63    |IOBUFDS     |     2|
|64    |OBUF        |    53|
|65    |OBUFDS      |     1|
|66    |OBUFT       |     1|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------------+------+
|      |Instance                      |Module                       |Cells |
+------+------------------------------+-----------------------------+------+
|1     |top                           |                             | 77265|
|2     |  \has_dram.dram              |litedram_wrapper             |  7125|
|3     |    init_ram_0                |dram_init_mem                |    10|
|4     |    litedram                  |litedram_core                |  5573|
|5     |    \rams[0].way              |cache_ram__parameterized1    |    49|
|6     |    \rams[1].way              |cache_ram__parameterized1_27 |    75|
|7     |    \rams[2].way              |cache_ram__parameterized1_28 |    12|
|8     |    \rams[3].way              |cache_ram__parameterized1_29 |   237|
|9     |    store_queue               |sync_fifo                    |    58|
|10    |  \has_dram.reset_controller  |soc_reset                    |    29|
|11    |  \has_liteeth.liteeth        |liteeth_core                 |  1372|
|12    |  soc0                        |soc                          | 68599|
|13    |    \bram.bram0               |wishbone_bram_wrapper        |   143|
|14    |      ram_0                   |main_bram                    |   141|
|15    |    dtm                       |dmi_dtm                      |   742|
|16    |    \gpio0_gen.gpio           |gpio                         |   662|
|17    |    \processors[0].core       |core                         | 31680|
|18    |      cr_file_0               |cr_file_4                    |    82|
|19    |      dcache_0                |dcache_5                     |  3554|
|20    |        \rams[0].way          |cache_ram__parameterized0_25 |    74|
|21    |        \rams[1].way          |cache_ram__parameterized0_26 |   211|
|22    |      debug_0                 |core_debug_6                 |  1014|
|23    |      decode1_0               |decode1_7                    |   636|
|24    |      decode2_0               |decode2_8                    |  4168|
|25    |        control_0             |control_24                   |   218|
|26    |      execute1_0              |execute1                     |  7100|
|27    |        random_0              |random__1                    |     0|
|28    |        bsort_0               |bit_sorter_19                |   872|
|29    |        countbits_0           |bit_counter_20               |   269|
|30    |        mult_32s_0            |multiply_32s_21              |   123|
|31    |        multiply_0            |multiply_22                  |   169|
|32    |        pmu_0                 |pmu_23                       |  1485|
|33    |      fetch1_0                |fetch1_9                     |  2351|
|34    |      icache_0                |icache_10                    |  2078|
|35    |        predecoder_0          |predecoder_16                |   136|
|36    |        \rams[0].way          |cache_ram_17                 |     2|
|37    |        \rams[1].way          |cache_ram_18                 |   628|
|38    |      loadstore1_0            |loadstore1_11                |  3953|
|39    |      mmu_0                   |mmu_12                       |  1378|
|40    |      register_file_0         |register_file_13             |   318|
|41    |      \with_fpu.fpu_0         |fpu_14                       |  5025|
|42    |        fpu_multiply_0        |multiply_15                  |   617|
|43    |    \processors[1].core       |core__parameterized0         | 32033|
|44    |      cr_file_0               |cr_file                      |    82|
|45    |      dcache_0                |dcache                       |  3683|
|46    |        \rams[0].way          |cache_ram__parameterized0    |    74|
|47    |        \rams[1].way          |cache_ram__parameterized0_3  |   211|
|48    |      debug_0                 |core_debug                   |  1010|
|49    |      decode1_0               |decode1                      |   636|
|50    |      decode2_0               |decode2                      |  4104|
|51    |        control_0             |control                      |   212|
|52    |      execute1_0              |execute1__parameterized0     |  7283|
|53    |        random_0              |random                       |     0|
|54    |        bsort_0               |bit_sorter                   |   866|
|55    |        countbits_0           |bit_counter                  |   264|
|56    |        mult_32s_0            |multiply_32s                 |   131|
|57    |        multiply_0            |multiply_2                   |   165|
|58    |        pmu_0                 |pmu                          |  1619|
|59    |      fetch1_0                |fetch1                       |  2351|
|60    |      icache_0                |icache                       |  2107|
|61    |        predecoder_0          |predecoder                   |   139|
|62    |        \rams[0].way          |cache_ram                    |     2|
|63    |        \rams[1].way          |cache_ram_1                  |   628|
|64    |      loadstore1_0            |loadstore1                   |  3949|
|65    |      mmu_0                   |mmu                          |  1377|
|66    |      register_file_0         |register_file                |   379|
|67    |      \with_fpu.fpu_0         |fpu                          |  5018|
|68    |        fpu_multiply_0        |multiply                     |   617|
|69    |    \spiflash_gen.spiflash    |spi_flash_ctrl               |   700|
|70    |      spi_rxtx                |spi_rxtx                     |   251|
|71    |    syscon0                   |syscon                       |   151|
|72    |    \uart0_16550.uart0        |uart_top                     |   740|
|73    |      regs                    |uart_regs                    |   661|
|74    |        i_uart_sync_flops     |uart_sync_flops              |     3|
|75    |        receiver              |uart_receiver                |   385|
|76    |          fifo_rx             |uart_rfifo                   |   246|
|77    |            rfifo             |raminfr_0                    |    23|
|78    |        transmitter           |uart_transmitter             |    96|
|79    |          fifo_tx             |uart_tfifo                   |    49|
|80    |            tfifo             |raminfr                      |    12|
|81    |      wb_interface            |uart_wb                      |    79|
|82    |    wishbone_arbiter_0        |wishbone_arbiter             |   526|
|83    |    wishbone_debug            |wishbone_debug_master        |   243|
|84    |    xics_icp                  |xics_icp                     |   210|
|85    |    xics_ics                  |xics_ics                     |   357|
+------+------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 46932 ; free virtual = 55420
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 879 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 2458.449 ; gain = 654.211 ; free physical = 50460 ; free virtual = 58948
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 2458.449 ; gain = 914.773 ; free physical = 50475 ; free virtual = 58951
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4396 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 34 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.461 ; gain = 0.000 ; free physical = 50444 ; free virtual = 58920
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1071 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 44 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS, OBUFTDS): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 99 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 120 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 796 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
898 Infos, 476 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:51 . Memory (MB): peak = 2482.461 ; gain = 1109.945 ; free physical = 50632 ; free virtual = 59108
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2482.461 ; gain = 0.000 ; free physical = 50632 ; free virtual = 59108
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/pe1576su/Desktop/slice/microwatt/build/microwatt_0/arty_a7-100-vivado/microwatt_0.runs/synth_1/toplevel.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2506.473 ; gain = 24.012 ; free physical = 50722 ; free virtual = 59209
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 17 15:03:16 2025...
