Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp05/3180300155_TANGANNAYONGQI_05/ALU_ALU_sch_tb_isim_beh.exe -prj C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp05/3180300155_TANGANNAYONGQI_05/ALU_ALU_sch_tb_beh.prj work.ALU_ALU_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp05/3180300155_TANGANNAYONGQI_05/xor32.v" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp05/3180300155_TANGANNAYONGQI_05/srl32.v" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp05/3180300155_TANGANNAYONGQI_05/SignalExt_32.v" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp05/3180300155_TANGANNAYONGQI_05/or_bit_32 .v" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp05/3180300155_TANGANNAYONGQI_05/or32.v" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp05/3180300155_TANGANNAYONGQI_05/nor32.v" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp05/3180300155_TANGANNAYONGQI_05/MUX8T1_32.v" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp05/3180300155_TANGANNAYONGQI_05/and32.v" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp05/3180300155_TANGANNAYONGQI_05/addc_32.v" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp05/3180300155_TANGANNAYONGQI_05/ALU.vf" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp05/3180300155_TANGANNAYONGQI_05/aluSim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ADC32
Compiling module and32
Compiling module or32
Compiling module xor32
Compiling module nor32
Compiling module srl32
Compiling module or_bit_32
Compiling module MUX8T1_32
Compiling module SignalExt_32
Compiling module GND
Compiling module ALU
Compiling module ALU_ALU_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp05/3180300155_TANGANNAYONGQI_05/ALU_ALU_sch_tb_isim_beh.exe
Fuse Memory Usage: 27064 KB
Fuse CPU Usage: 577 ms
