Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5c1876d2884e418684821a18135437d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_txt_behav xil_defaultlib.mips_txt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.MUX_6_32
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADD4
Compiling module xil_defaultlib.StageF
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.GRF
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.MUX_10_32
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.StageD
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.MUX_2_32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MULDIV
Compiling module xil_defaultlib.StageE
Compiling module xil_defaultlib.EXME
Compiling module xil_defaultlib.MUX_7_32
Compiling module xil_defaultlib.LOAD
Compiling module xil_defaultlib.SAVE
Compiling module xil_defaultlib.StageM
Compiling module xil_defaultlib.mips_CP0
Compiling module xil_defaultlib.MEWB
Compiling module xil_defaultlib.StageW
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.Stall_Judge
Compiling module xil_defaultlib.Stall_Sign
Compiling module xil_defaultlib.mips_CPU
Compiling module xil_defaultlib.mips_Bridge
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_txt
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_txt_behav
