
*** Running vivado
    with args -log fifo_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fifo_design_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fifo_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chaiwn/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top fifo_design_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_fifo_axi_0_0/fifo_design_fifo_axi_0_0.dcp' for cell 'fifo_design_i/fifo_axi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_processing_system7_0_0/fifo_design_processing_system7_0_0.dcp' for cell 'fifo_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_rst_ps7_0_50M_0/fifo_design_rst_ps7_0_50M_0.dcp' for cell 'fifo_design_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_smartconnect_0_0/fifo_design_smartconnect_0_0.dcp' for cell 'fifo_design_i/smartconnect_0'
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_processing_system7_0_0/fifo_design_processing_system7_0_0.xdc] for cell 'fifo_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_processing_system7_0_0/fifo_design_processing_system7_0_0.xdc] for cell 'fifo_design_i/processing_system7_0/inst'
Parsing XDC File [/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/edit_fifo_axi_v1_0.srcs/constrs_1/new/fifo_design.xdc] for cell 'fifo_design_i/fifo_axi_0/inst'
Finished Parsing XDC File [/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/edit_fifo_axi_v1_0.srcs/constrs_1/new/fifo_design.xdc] for cell 'fifo_design_i/fifo_axi_0/inst'
Parsing XDC File [/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_1/bd_4d7f_psr_aclk_0_board.xdc] for cell 'fifo_design_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_1/bd_4d7f_psr_aclk_0_board.xdc] for cell 'fifo_design_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_1/bd_4d7f_psr_aclk_0.xdc] for cell 'fifo_design_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_smartconnect_0_0/bd_0/ip/ip_1/bd_4d7f_psr_aclk_0.xdc] for cell 'fifo_design_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_rst_ps7_0_50M_0/fifo_design_rst_ps7_0_50M_0_board.xdc] for cell 'fifo_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_rst_ps7_0_50M_0/fifo_design_rst_ps7_0_50M_0_board.xdc] for cell 'fifo_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_rst_ps7_0_50M_0/fifo_design_rst_ps7_0_50M_0.xdc] for cell 'fifo_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/chaiwn/project_1_fifo_design/project_1_fifo_design.srcs/sources_1/bd/fifo_design/ip/fifo_design_rst_ps7_0_50M_0/fifo_design_rst_ps7_0_50M_0.xdc] for cell 'fifo_design_i/rst_ps7_0_50M/U0'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fifo_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fifo_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fifo_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fifo_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fifo_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fifo_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fifo_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fifo_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fifo_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'fifo_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1873.441 ; gain = 0.000 ; free physical = 10443 ; free virtual = 44604
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 92 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1873.441 ; gain = 456.340 ; free physical = 10443 ; free virtual = 44604
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1893.957 ; gain = 20.516 ; free physical = 10437 ; free virtual = 44598

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a3d0ee92

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2316.816 ; gain = 422.859 ; free physical = 10058 ; free virtual = 44218

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 44 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: be2f6f95

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2432.754 ; gain = 0.000 ; free physical = 9943 ; free virtual = 44103
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 52 cells
INFO: [Opt 31-1021] In phase Retarget, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e1bb76ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2432.754 ; gain = 0.000 ; free physical = 9943 ; free virtual = 44103
INFO: [Opt 31-389] Phase Constant propagation created 50 cells and removed 94 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12e953736

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2432.754 ; gain = 0.000 ; free physical = 9943 ; free virtual = 44103
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1294 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12e953736

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2432.754 ; gain = 0.000 ; free physical = 9943 ; free virtual = 44103
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12e953736

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2432.754 ; gain = 0.000 ; free physical = 9942 ; free virtual = 44103
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12e953736

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2432.754 ; gain = 0.000 ; free physical = 9942 ; free virtual = 44103
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              52  |                                             15  |
|  Constant propagation         |              50  |              94  |                                             20  |
|  Sweep                        |               0  |            1294  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2432.754 ; gain = 0.000 ; free physical = 9942 ; free virtual = 44103
Ending Logic Optimization Task | Checksum: 1f87cb4cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2432.754 ; gain = 0.000 ; free physical = 9942 ; free virtual = 44103

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f87cb4cc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2432.754 ; gain = 0.000 ; free physical = 9941 ; free virtual = 44102

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f87cb4cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.754 ; gain = 0.000 ; free physical = 9941 ; free virtual = 44102

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.754 ; gain = 0.000 ; free physical = 9941 ; free virtual = 44102
Ending Netlist Obfuscation Task | Checksum: 1f87cb4cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.754 ; gain = 0.000 ; free physical = 9941 ; free virtual = 44102
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2432.754 ; gain = 559.312 ; free physical = 9941 ; free virtual = 44102
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2432.754 ; gain = 0.000 ; free physical = 9941 ; free virtual = 44102
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2464.770 ; gain = 0.000 ; free physical = 9932 ; free virtual = 44094
INFO: [Common 17-1381] The checkpoint '/home/chaiwn/project_1_fifo_design/project_1_fifo_design.runs/impl_1/fifo_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fifo_design_wrapper_drc_opted.rpt -pb fifo_design_wrapper_drc_opted.pb -rpx fifo_design_wrapper_drc_opted.rpx
Command: report_drc -file fifo_design_wrapper_drc_opted.rpt -pb fifo_design_wrapper_drc_opted.pb -rpx fifo_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chaiwn/project_1_fifo_design/project_1_fifo_design.runs/impl_1/fifo_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9929 ; free virtual = 44092
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ff7bc096

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9929 ; free virtual = 44092
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9929 ; free virtual = 44092

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 85e1e775

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9908 ; free virtual = 44071

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13f771859

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9913 ; free virtual = 44076

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13f771859

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9913 ; free virtual = 44076
Phase 1 Placer Initialization | Checksum: 13f771859

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9913 ; free virtual = 44076

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1af4a8966

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9908 ; free virtual = 44070

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9893 ; free virtual = 44056

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1c5f090a8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9893 ; free virtual = 44056
Phase 2.2 Global Placement Core | Checksum: 11b27f8f1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9893 ; free virtual = 44056
Phase 2 Global Placement | Checksum: 11b27f8f1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9895 ; free virtual = 44058

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20c310331

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9895 ; free virtual = 44058

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27106039e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9894 ; free virtual = 44057

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f0346af0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9894 ; free virtual = 44057

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24078aedc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9894 ; free virtual = 44057

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 299397a7b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9892 ; free virtual = 44055

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f8cbdca0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9892 ; free virtual = 44055

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10f82ec59

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9892 ; free virtual = 44055
Phase 3 Detail Placement | Checksum: 10f82ec59

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9893 ; free virtual = 44055

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1631c26dd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1631c26dd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9893 ; free virtual = 44056
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.938. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: be2f391e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9893 ; free virtual = 44056
Phase 4.1 Post Commit Optimization | Checksum: be2f391e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9893 ; free virtual = 44056

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: be2f391e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9894 ; free virtual = 44057

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: be2f391e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9894 ; free virtual = 44057

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9895 ; free virtual = 44057
Phase 4.4 Final Placement Cleanup | Checksum: 5d8cbce2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9895 ; free virtual = 44057
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 5d8cbce2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9895 ; free virtual = 44057
Ending Placer Task | Checksum: 523c95cc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9895 ; free virtual = 44057
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9910 ; free virtual = 44072
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9910 ; free virtual = 44072
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9894 ; free virtual = 44064
INFO: [Common 17-1381] The checkpoint '/home/chaiwn/project_1_fifo_design/project_1_fifo_design.runs/impl_1/fifo_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file fifo_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9899 ; free virtual = 44064
INFO: [runtcl-4] Executing : report_utilization -file fifo_design_wrapper_utilization_placed.rpt -pb fifo_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fifo_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2560.750 ; gain = 0.000 ; free physical = 9907 ; free virtual = 44072
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 199c121 ConstDB: 0 ShapeSum: 50a2d4ab RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8a18b0f7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2606.910 ; gain = 0.000 ; free physical = 9773 ; free virtual = 43939
Post Restoration Checksum: NetGraph: 693c2c60 NumContArr: 20dc8497 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8a18b0f7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2613.895 ; gain = 6.984 ; free physical = 9744 ; free virtual = 43909

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8a18b0f7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2645.895 ; gain = 38.984 ; free physical = 9709 ; free virtual = 43875

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8a18b0f7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2645.895 ; gain = 38.984 ; free physical = 9709 ; free virtual = 43875
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 165fd3fbe

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9698 ; free virtual = 43863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.873 | TNS=0.000  | WHS=-0.207 | THS=-140.861|

Phase 2 Router Initialization | Checksum: b723e15f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9698 ; free virtual = 43863

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3074
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3074
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1039fa105

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9697 ; free virtual = 43862

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 257
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.868 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18dcfb026

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9695 ; free virtual = 43861

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.868 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b4d8715e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9695 ; free virtual = 43861
Phase 4 Rip-up And Reroute | Checksum: 1b4d8715e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9695 ; free virtual = 43861

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 188c3473a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9695 ; free virtual = 43861
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.999 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 188c3473a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9695 ; free virtual = 43861

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 188c3473a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9695 ; free virtual = 43861
Phase 5 Delay and Skew Optimization | Checksum: 188c3473a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9695 ; free virtual = 43861

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2113cc717

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9695 ; free virtual = 43861
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.999 | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fb96b83f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9695 ; free virtual = 43861
Phase 6 Post Hold Fix | Checksum: 1fb96b83f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9695 ; free virtual = 43861

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.405354 %
  Global Horizontal Routing Utilization  = 0.527806 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18b93df16

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9695 ; free virtual = 43861

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18b93df16

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9694 ; free virtual = 43859

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ce9a08f5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9694 ; free virtual = 43860

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.999 | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ce9a08f5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9694 ; free virtual = 43860
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2673.949 ; gain = 67.039 ; free physical = 9731 ; free virtual = 43897

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 2673.949 ; gain = 113.199 ; free physical = 9731 ; free virtual = 43897
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2673.949 ; gain = 0.000 ; free physical = 9731 ; free virtual = 43897
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2673.949 ; gain = 0.000 ; free physical = 9711 ; free virtual = 43885
INFO: [Common 17-1381] The checkpoint '/home/chaiwn/project_1_fifo_design/project_1_fifo_design.runs/impl_1/fifo_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fifo_design_wrapper_drc_routed.rpt -pb fifo_design_wrapper_drc_routed.pb -rpx fifo_design_wrapper_drc_routed.rpx
Command: report_drc -file fifo_design_wrapper_drc_routed.rpt -pb fifo_design_wrapper_drc_routed.pb -rpx fifo_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/chaiwn/project_1_fifo_design/project_1_fifo_design.runs/impl_1/fifo_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fifo_design_wrapper_methodology_drc_routed.rpt -pb fifo_design_wrapper_methodology_drc_routed.pb -rpx fifo_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file fifo_design_wrapper_methodology_drc_routed.rpt -pb fifo_design_wrapper_methodology_drc_routed.pb -rpx fifo_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/chaiwn/project_1_fifo_design/project_1_fifo_design.runs/impl_1/fifo_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file fifo_design_wrapper_power_routed.rpt -pb fifo_design_wrapper_power_summary_routed.pb -rpx fifo_design_wrapper_power_routed.rpx
Command: report_power -file fifo_design_wrapper_power_routed.rpt -pb fifo_design_wrapper_power_summary_routed.pb -rpx fifo_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file fifo_design_wrapper_route_status.rpt -pb fifo_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file fifo_design_wrapper_timing_summary_routed.rpt -pb fifo_design_wrapper_timing_summary_routed.pb -rpx fifo_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file fifo_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fifo_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fifo_design_wrapper_bus_skew_routed.rpt -pb fifo_design_wrapper_bus_skew_routed.pb -rpx fifo_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block fifo_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fifo_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fifo_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fifo_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fifo_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fifo_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fifo_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fifo_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fifo_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fifo_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force fifo_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./fifo_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/chaiwn/project_1_fifo_design/project_1_fifo_design.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed May 26 05:45:00 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3028.316 ; gain = 213.992 ; free physical = 9680 ; free virtual = 43855
INFO: [Common 17-206] Exiting Vivado at Wed May 26 05:45:00 2021...
