Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun May 12 21:55:31 2019
| Host         : daniel-X510UAR running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file uartsys_wrapper_control_sets_placed.rpt
| Design       : uartsys_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      7 |            1 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              19 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              29 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+----------------------------------------+------------------+------------------+----------------+
|            Clock Signal            |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------+----------------------------------------+------------------+------------------+----------------+
|  uartsys_i/clk_wiz_0/inst/clk_out1 | uartsys_i/uarttx_0/U0/s_next           | reset_IBUF       |                2 |              4 |
|  uartsys_i/clk_wiz_0/inst/clk_out1 | uartsys_i/uartrx_0/U0/s_reg[3]_i_1_n_0 | reset_IBUF       |                2 |              4 |
|  uartsys_i/clk_wiz_0/inst/clk_out1 | uartsys_i/uarttx_0/U0/b_next_0         | reset_IBUF       |                2 |              7 |
|  uartsys_i/clk_wiz_0/inst/clk_out1 | uartsys_i/uartrx_0/U0/b_reg[7]_i_1_n_0 | reset_IBUF       |                3 |             14 |
|  uartsys_i/clk_wiz_0/inst/clk_out1 |                                        | reset_IBUF       |                8 |             19 |
+------------------------------------+----------------------------------------+------------------+------------------+----------------+


