
-- VHDL Instantiation Created from source file main.vhd -- 16:18:59 10/12/2023
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT main
	PORT(
		clk : IN std_logic;       
		);
	END COMPONENT;

	Inst_main: main PORT MAP(
		clk => 
	);


