// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "12/11/2023 16:27:59"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	clock_50m,
	reset,
	clock_100m,
	clock_25m,
	clock_25m_60);
input 	clock_50m;
input 	reset;
output 	clock_100m;
output 	clock_25m;
output 	clock_25m_60;

// Design Ports Information
// clock_100m	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_25m	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_25m_60	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_50m	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \reset~input_o ;
wire \clock_50m~input_o ;
wire \pll_clk_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock_100m_outclk ;
wire \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire [4:0] \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk ;

wire [4:0] \pll_clk_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \pll_clk_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \pll_clk_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \pll_clk_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \pll_clk_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \pll_clk_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOIBUF_X0_Y4_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \clock_100m~output (
	.i(\pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock_100m_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clock_100m),
	.obar());
// synopsys translate_off
defparam \clock_100m~output .bus_hold = "false";
defparam \clock_100m~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \clock_25m~output (
	.i(\pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clock_25m),
	.obar());
// synopsys translate_off
defparam \clock_25m~output .bus_hold = "false";
defparam \clock_25m~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \clock_25m_60~output (
	.i(\pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clock_25m_60),
	.obar());
// synopsys translate_off
defparam \clock_25m_60~output .bus_hold = "false";
defparam \clock_25m_60~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clock_50m~input (
	.i(clock_50m),
	.ibar(gnd),
	.o(\clock_50m~input_o ));
// synopsys translate_off
defparam \clock_50m~input .bus_hold = "false";
defparam \clock_50m~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll_clk_inst|altpll_component|auto_generated|pll1 (
	.areset(!\reset~input_o ),
	.pfdena(vcc),
	.fbin(\pll_clk_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clock_50m~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll_clk_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll_clk_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c1_high = 12;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c1_low = 12;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c2_high = 12;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c2_initial = 5;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c2_low = 12;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk2_counter = "c2";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 2;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "6667";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 6749;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \pll_clk_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneive_clkctrl \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock_100m (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock_100m_outclk ));
// synopsys translate_off
defparam \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock_100m .clock_type = "external clock output";
defparam \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clock_100m .ena_register_mode = "double register";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \pll_clk_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

endmodule
