#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1120-gd8cb29f6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55eb1d137a20 .scope module, "uart_baud_generator_tb" "uart_baud_generator_tb" 2 2;
 .timescale -9 -9;
P_0x55eb1d122910 .param/l "delay" 0 2 6, +C4<00000000000000000000000000000000>;
P_0x55eb1d122950 .param/l "period" 0 2 5, +C4<00000000000000000000000000001010>;
v0x55eb1d154470_0 .var "Baud_Rate_Holding_Register", 31 0;
v0x55eb1d154550_0 .var "clk", 0 0;
v0x55eb1d154620_0 .var "clock_frequency_register", 31 0;
v0x55eb1d154720_0 .var "rst", 0 0;
v0x55eb1d1547f0_0 .net "sampling_pulse", 3 0, v0x55eb1d154130_0;  1 drivers
v0x55eb1d154890_0 .net "the_new_generated_clock", 0 0, v0x55eb1d1542f0_0;  1 drivers
S_0x55eb1d137c80 .scope module, "u1" "uart_baud_generator2" 2 14, 3 2 0, S_0x55eb1d137a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "Baud_Rate_Holding_Register";
    .port_info 3 /INPUT 32 "clock_frequency_register";
    .port_info 4 /OUTPUT 4 "sampling_pulse";
    .port_info 5 /OUTPUT 1 "the_new_generated_clock";
P_0x55eb1d120580 .param/l "IDLE" 0 3 4, C4<01>;
P_0x55eb1d1205c0 .param/l "Sampling_Pulse_Generation_Logic" 0 3 5, C4<10>;
v0x55eb1d123690_0 .net "Baud_Rate_Holding_Register", 31 0, v0x55eb1d154470_0;  1 drivers
v0x55eb1d153150_0 .net "Baud_Rate_Holding_Register_internal_signal", 31 0, L_0x55eb1d164c00;  1 drivers
L_0x7faddf62c018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eb1d153230_0 .net/2u *"_ivl_0", 0 0, L_0x7faddf62c018;  1 drivers
L_0x7faddf62c0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55eb1d153320_0 .net/2u *"_ivl_10", 0 0, L_0x7faddf62c0a8;  1 drivers
v0x55eb1d153400_0 .net *"_ivl_13", 30 0, L_0x55eb1d164d70;  1 drivers
v0x55eb1d153530_0 .net *"_ivl_3", 30 0, L_0x55eb1d154990;  1 drivers
v0x55eb1d153610_0 .net *"_ivl_4", 31 0, L_0x55eb1d154ab0;  1 drivers
L_0x7faddf62c060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55eb1d1536f0_0 .net/2u *"_ivl_6", 31 0, L_0x7faddf62c060;  1 drivers
v0x55eb1d1537d0_0 .net "clk", 0 0, v0x55eb1d154550_0;  1 drivers
v0x55eb1d153890_0 .net "clock_frequency_register", 31 0, v0x55eb1d154620_0;  1 drivers
v0x55eb1d153970_0 .net "clock_frequency_register_internal_signal", 31 0, L_0x55eb1d164ec0;  1 drivers
v0x55eb1d153a50_0 .var "counter", 31 0;
v0x55eb1d153b30_0 .var "current_state", 1 0;
v0x55eb1d153c10_0 .var "divisor", 13 0;
v0x55eb1d153cf0_0 .var "divisor_count", 13 0;
v0x55eb1d153dd0_0 .var "half_the_Baud_Rate_counter", 31 0;
v0x55eb1d153eb0_0 .var "next_state", 1 0;
v0x55eb1d153f90_0 .var "number_of_pulses_per_bit", 13 0;
v0x55eb1d154070_0 .net "rst", 0 0, v0x55eb1d154720_0;  1 drivers
v0x55eb1d154130_0 .var "sampling_pulse", 3 0;
v0x55eb1d154210_0 .var "sampling_pulse_internal_signal", 3 0;
v0x55eb1d1542f0_0 .var "the_new_generated_clock", 0 0;
E_0x55eb1d12c9b0 .event posedge, v0x55eb1d1537d0_0;
E_0x55eb1d0f4840/0 .event negedge, v0x55eb1d154070_0;
E_0x55eb1d0f4840/1 .event posedge, v0x55eb1d1537d0_0;
E_0x55eb1d0f4840 .event/or E_0x55eb1d0f4840/0, E_0x55eb1d0f4840/1;
L_0x55eb1d154990 .part v0x55eb1d154470_0, 1, 31;
L_0x55eb1d154ab0 .concat [ 31 1 0 0], L_0x55eb1d154990, L_0x7faddf62c018;
L_0x55eb1d164c00 .arith/sub 32, L_0x55eb1d154ab0, L_0x7faddf62c060;
L_0x55eb1d164d70 .part v0x55eb1d154620_0, 1, 31;
L_0x55eb1d164ec0 .concat [ 31 1 0 0], L_0x55eb1d164d70, L_0x7faddf62c0a8;
    .scope S_0x55eb1d137c80;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55eb1d154130_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eb1d1542f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55eb1d154210_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55eb1d153dd0_0, 0, 32;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x55eb1d153f90_0, 0, 14;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x55eb1d153c10_0, 0, 14;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x55eb1d153cf0_0, 0, 14;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55eb1d153a50_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x55eb1d137c80;
T_1 ;
    %wait E_0x55eb1d0f4840;
    %load/vec4 v0x55eb1d154070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55eb1d153b30_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55eb1d153b30_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55eb1d137c80;
T_2 ;
    %wait E_0x55eb1d12c9b0;
    %load/vec4 v0x55eb1d153b30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55eb1d153eb0_0, 0, 2;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55eb1d154130_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eb1d1542f0_0, 0, 1;
    %load/vec4 v0x55eb1d154070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55eb1d153eb0_0, 0, 2;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55eb1d153eb0_0, 0, 2;
T_2.5 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x55eb1d154070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55eb1d153eb0_0, 0, 2;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x55eb1d153a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55eb1d153a50_0, 0;
    %load/vec4 v0x55eb1d153dd0_0;
    %load/vec4 v0x55eb1d153150_0;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x55eb1d1542f0_0;
    %inv;
    %assign/vec4 v0x55eb1d1542f0_0, 0;
    %load/vec4 v0x55eb1d1542f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x55eb1d153a50_0;
    %load/vec4 v0x55eb1d153970_0;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_2.12, 5;
    %load/vec4 v0x55eb1d153f90_0;
    %addi 1, 0, 14;
    %assign/vec4 v0x55eb1d153f90_0, 0;
    %vpi_call 3 69 "$monitor", "number_of_pulses_per_bit = %d, counter = %d, clock_frequency_register = %d, clock_frequency_register_internal_signal = %d, sampling_pulse = %b \012", v0x55eb1d153f90_0, v0x55eb1d153a50_0, v0x55eb1d153890_0, v0x55eb1d153970_0, v0x55eb1d154130_0 {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 100000000, 0, 32;
    %store/vec4 v0x55eb1d153a50_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55eb1d153f90_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55eb1d153c10_0, 0;
    %load/vec4 v0x55eb1d153cf0_0;
    %load/vec4 v0x55eb1d153c10_0;
    %cmp/e;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x55eb1d154130_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55eb1d154130_0, 0;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x55eb1d153cf0_0, 0, 14;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x55eb1d153cf0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0x55eb1d153cf0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.10 ;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x55eb1d153dd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55eb1d153dd0_0, 0;
T_2.9 ;
T_2.7 ;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55eb1d137a20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55eb1d154550_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55eb1d137a20;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x55eb1d154550_0;
    %inv;
    %assign/vec4 v0x55eb1d154550_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55eb1d137a20;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55eb1d154720_0, 0, 1;
    %pushi/vec4 9600, 0, 32;
    %store/vec4 v0x55eb1d154470_0, 0, 32;
    %pushi/vec4 100000000, 0, 32;
    %store/vec4 v0x55eb1d154620_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x55eb1d137a20;
T_6 ;
    %wait E_0x55eb1d12c9b0;
    %load/vec4 v0x55eb1d1547f0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 2 38 "$finish" {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "baud_rate_generator_block_tb.v";
    "baud_rate_generator_block.v";
