GowinSynthesis start
Running parser ...
Analyzing Verilog file 'H:\git\TangPrimer25K_brushless\sample\src\top.sv'
Compiling module 'top'("H:\git\TangPrimer25K_brushless\sample\src\top.sv":3)
Extracting RAM for identifier 'dutyList'("H:\git\TangPrimer25K_brushless\sample\src\top.sv":46)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("H:\git\TangPrimer25K_brushless\sample\src\top.sv":56)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("H:\git\TangPrimer25K_brushless\sample\src\top.sv":81)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("H:\git\TangPrimer25K_brushless\sample\src\top.sv":86)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("H:\git\TangPrimer25K_brushless\sample\src\top.sv":119)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("H:\git\TangPrimer25K_brushless\sample\src\top.sv":157)
WARN  (EX3779) : 'toggleSW' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("H:\git\TangPrimer25K_brushless\sample\src\top.sv":168)
WARN  (EX2420) : Latch inferred for net 'HIN_R'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\TangPrimer25K_brushless\sample\src\top.sv":180)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("H:\git\TangPrimer25K_brushless\sample\src\top.sv":203)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("H:\git\TangPrimer25K_brushless\sample\src\top.sv":205)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("H:\git\TangPrimer25K_brushless\sample\src\top.sv":216)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("H:\git\TangPrimer25K_brushless\sample\src\top.sv":219)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "CAN_S" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\git\TangPrimer25K_brushless\sample\src\top.sv":21)
WARN  (EX0211) : The output port "CAN_TX" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\git\TangPrimer25K_brushless\sample\src\top.sv":22)
WARN  (EX0211) : The output port "CAN_WS" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\git\TangPrimer25K_brushless\sample\src\top.sv":24)
[5%] Running netlist conversion ...
WARN  (CV0018) : Input tacSW[0] is unused("H:\git\TangPrimer25K_brushless\sample\src\top.sv":6)
WARN  (CV0018) : Input toggleSW[1] is unused("H:\git\TangPrimer25K_brushless\sample\src\top.sv":7)
WARN  (CV0016) : Input CAN_RX is unused("H:\git\TangPrimer25K_brushless\sample\src\top.sv":23)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net 'HIN_R';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\TangPrimer25K_brushless\sample\src\top.sv":180)
WARN  (DI0003) : Latch inferred for net 'HIN_S';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\TangPrimer25K_brushless\sample\src\top.sv":180)
WARN  (DI0003) : Latch inferred for net '_LS';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\TangPrimer25K_brushless\sample\src\top.sv":180)
WARN  (DI0003) : Latch inferred for net 'HIN_T';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\TangPrimer25K_brushless\sample\src\top.sv":180)
WARN  (DI0003) : Latch inferred for net '_LT';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\TangPrimer25K_brushless\sample\src\top.sv":180)
WARN  (DI0003) : Latch inferred for net '_LR';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("H:\git\TangPrimer25K_brushless\sample\src\top.sv":180)
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "H:\git\TangPrimer25K_brushless\sample\impl\gwsynthesis\tangnano25k_brushless.vg" completed
[100%] Generate report file "H:\git\TangPrimer25K_brushless\sample\impl\gwsynthesis\tangnano25k_brushless_syn.rpt.html" completed
GowinSynthesis finish
