Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan  8 14:57:47 2021
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 108 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.624        0.000                      0                54322        0.054        0.000                      0                54322        0.264        0.000                       0                 24215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
fpga_clk                         {0.000 25.000}       50.000          20.000          
qosc_clk                         {0.000 25.000}       50.000          20.000          
  clk_out1_idelay_discr_clk_wiz  {0.000 2.500}        5.000           200.000         
  clk_out1_lclk_adcclk_wiz       {0.000 4.000}        8.000           125.000         
  clk_out2_idelay_discr_clk_wiz  {0.000 1.000}        2.000           500.000         
  clk_out2_lclk_adcclk_wiz       {0.000 1.333}        2.667           375.000         
  clk_out3_idelay_discr_clk_wiz  {0.000 4.000}        8.000           125.000         
  clkfbout_idelay_discr_clk_wiz  {0.000 25.000}       50.000          20.000          
  clkfbout_lclk_adcclk_wiz       {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
qosc_clk                                                                                                                                                                          15.000        0.000                       0                     2  
  clk_out1_idelay_discr_clk_wiz                                                                                                                                                    0.264        0.000                       0                     6  
  clk_out1_lclk_adcclk_wiz             0.624        0.000                      0                53853        0.054        0.000                      0                53853        2.870        0.000                       0                 23805  
  clk_out2_idelay_discr_clk_wiz                                                                                                                                                    0.408        0.000                       0                    51  
  clk_out2_lclk_adcclk_wiz                                                                                                                                                         1.074        0.000                       0                    98  
  clk_out3_idelay_discr_clk_wiz        3.274        0.000                      0                  227        0.121        0.000                      0                  227        3.500        0.000                       0                   247  
  clkfbout_idelay_discr_clk_wiz                                                                                                                                                   48.408        0.000                       0                     3  
  clkfbout_lclk_adcclk_wiz                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_idelay_discr_clk_wiz  clk_out1_lclk_adcclk_wiz             4.009        0.000                      0                  192        0.161        0.000                      0                  192  
clk_out1_lclk_adcclk_wiz       clk_out3_idelay_discr_clk_wiz        2.002        0.000                      0                   66        0.134        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  qosc_clk
  To Clock:  qosc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         qosc_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { QOSC_CLK_P1V8 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_idelay_discr_clk_wiz
  To Clock:  clk_out1_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y20   IDELAY_DISCR_CLK_WIZ_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  delayctrl/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  delayctrl_REPLICATED_0/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  delayctrl_REPLICATED_0_2/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  delayctrl_REPLICATED_0_3/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        0.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 1.401ns (21.162%)  route 5.219ns (78.838%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 6.691 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.512    -0.880    waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/clk_out1
    SLICE_X30Y21         FDSE                                         r  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDSE (Prop_fdse_C_Q)         0.433    -0.447 r  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.955     0.508    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow0_carry[0]
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.105     0.613 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     0.613    waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.053 f  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=3, routed)           1.088     2.140    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.105     2.245 f  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_5__22/O
                         net (fo=2, routed)           0.498     2.744    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.105     2.849 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__22/O
                         net (fo=6, routed)           0.345     3.194    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.105     3.299 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__22/O
                         net (fo=5, routed)           1.053     4.352    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.108     4.460 r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          1.281     5.740    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y4          RAMB36E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.488     6.691    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.419     7.110    
                         clock uncertainty           -0.107     7.002    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.638     6.364    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -5.740    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 1.401ns (21.162%)  route 5.219ns (78.838%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 6.691 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.512    -0.880    waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/clk_out1
    SLICE_X30Y21         FDSE                                         r  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDSE (Prop_fdse_C_Q)         0.433    -0.447 r  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.955     0.508    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow0_carry[0]
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.105     0.613 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     0.613    waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.053 f  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=3, routed)           1.088     2.140    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.105     2.245 f  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_5__22/O
                         net (fo=2, routed)           0.498     2.744    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.105     2.849 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__22/O
                         net (fo=6, routed)           0.345     3.194    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.105     3.299 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__22/O
                         net (fo=5, routed)           1.053     4.352    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.108     4.460 r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          1.281     5.740    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y4          RAMB36E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.488     6.691    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.419     7.110    
                         clock uncertainty           -0.107     7.002    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.638     6.364    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -5.740    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.581ns  (logic 1.401ns (21.288%)  route 5.180ns (78.712%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 6.691 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.512    -0.880    waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/clk_out1
    SLICE_X30Y21         FDSE                                         r  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDSE (Prop_fdse_C_Q)         0.433    -0.447 r  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.955     0.508    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow0_carry[0]
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.105     0.613 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     0.613    waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.053 f  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=3, routed)           1.088     2.140    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.105     2.245 f  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_5__22/O
                         net (fo=2, routed)           0.498     2.744    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.105     2.849 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__22/O
                         net (fo=6, routed)           0.345     3.194    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.105     3.299 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__22/O
                         net (fo=5, routed)           1.053     4.352    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.108     4.460 r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          1.241     5.701    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y4          RAMB36E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.488     6.691    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.419     7.110    
                         clock uncertainty           -0.107     7.002    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.638     6.364    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -5.701    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.110ns  (logic 1.773ns (24.935%)  route 5.337ns (75.065%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 6.593 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.512    -0.880    waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/clk_out1
    SLICE_X30Y21         FDSE                                         r  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDSE (Prop_fdse_C_Q)         0.433    -0.447 r  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.955     0.508    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow0_carry[0]
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.105     0.613 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     0.613    waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.053 f  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=3, routed)           1.088     2.140    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.105     2.245 f  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_5__22/O
                         net (fo=2, routed)           0.498     2.744    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.105     2.849 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__22/O
                         net (fo=6, routed)           0.345     3.194    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.105     3.299 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__22/O
                         net (fo=5, routed)           1.053     4.352    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.108     4.460 r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.414     4.873    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X51Y19         LUT6 (Prop_lut6_I0_O)        0.267     5.140 r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.447     5.587    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_reg_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I1_O)        0.105     5.692 r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.538     6.231    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X47Y20         FDRE                                         r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.390     6.593    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X47Y20         FDRE                                         r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.479     7.072    
                         clock uncertainty           -0.107     6.965    
    SLICE_X47Y20         FDRE (Setup_fdre_C_D)       -0.039     6.926    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          6.926    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 1.401ns (21.423%)  route 5.139ns (78.577%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 6.691 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.512    -0.880    waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/clk_out1
    SLICE_X30Y21         FDSE                                         r  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDSE (Prop_fdse_C_Q)         0.433    -0.447 r  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.955     0.508    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow0_carry[0]
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.105     0.613 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     0.613    waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.053 f  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=3, routed)           1.088     2.140    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.105     2.245 f  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_5__22/O
                         net (fo=2, routed)           0.498     2.744    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.105     2.849 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__22/O
                         net (fo=6, routed)           0.345     3.194    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.105     3.299 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__22/O
                         net (fo=5, routed)           1.053     4.352    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.108     4.460 r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          1.200     5.660    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y4          RAMB36E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.488     6.691    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.419     7.110    
                         clock uncertainty           -0.107     7.002    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.638     6.364    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.540ns  (logic 1.401ns (21.423%)  route 5.139ns (78.577%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 6.691 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.512    -0.880    waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/clk_out1
    SLICE_X30Y21         FDSE                                         r  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDSE (Prop_fdse_C_Q)         0.433    -0.447 r  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.955     0.508    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow0_carry[0]
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.105     0.613 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     0.613    waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.053 f  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=3, routed)           1.088     2.140    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.105     2.245 f  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_5__22/O
                         net (fo=2, routed)           0.498     2.744    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.105     2.849 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__22/O
                         net (fo=6, routed)           0.345     3.194    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.105     3.299 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__22/O
                         net (fo=5, routed)           1.053     4.352    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.108     4.460 r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          1.200     5.660    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y4          RAMB36E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.488     6.691    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.419     7.110    
                         clock uncertainty           -0.107     7.002    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.638     6.364    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.066ns  (logic 1.591ns (22.517%)  route 5.475ns (77.483%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 6.599 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.520    -0.872    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X46Y49         FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.439 r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/Q
                         net (fo=5, routed)           0.933     0.494    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.105     0.599 r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__14/O
                         net (fo=1, routed)           0.000     0.599    waveform_acq_gen[16].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X46Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.022 f  waveform_acq_gen[16].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=3, routed)           0.930     1.951    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.105     2.056 f  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_5__14/O
                         net (fo=2, routed)           0.560     2.616    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.105     2.721 r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__14/O
                         net (fo=6, routed)           0.361     3.082    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X44Y67         LUT6 (Prop_lut6_I0_O)        0.105     3.187 r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__14/O
                         net (fo=5, routed)           1.498     4.685    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X48Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.790 r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.431     5.221    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X49Y34         LUT6 (Prop_lut6_I0_O)        0.105     5.326 r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.365     5.691    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_reg_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I1_O)        0.105     5.796 r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.397     6.194    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X47Y36         FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.396     6.599    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X47Y36         FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.497     7.096    
                         clock uncertainty           -0.107     6.989    
    SLICE_X47Y36         FDRE (Setup_fdre_C_D)       -0.059     6.930    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -6.194    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 1.381ns (20.705%)  route 5.289ns (79.295%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 6.699 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.520    -0.872    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X46Y49         FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.439 r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/Q
                         net (fo=5, routed)           0.933     0.494    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.105     0.599 r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__14/O
                         net (fo=1, routed)           0.000     0.599    waveform_acq_gen[16].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X46Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.022 f  waveform_acq_gen[16].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=3, routed)           0.930     1.951    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.105     2.056 f  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_5__14/O
                         net (fo=2, routed)           0.560     2.616    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.105     2.721 r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__14/O
                         net (fo=6, routed)           0.361     3.082    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X44Y67         LUT6 (Prop_lut6_I0_O)        0.105     3.187 r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__14/O
                         net (fo=5, routed)           1.498     4.685    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X48Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.790 r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          1.008     5.798    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y7          RAMB36E1                                     r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.496     6.699    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.419     7.118    
                         clock uncertainty           -0.107     7.010    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.476     6.534    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.534    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 1.401ns (21.552%)  route 5.100ns (78.448%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 6.691 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.512    -0.880    waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/clk_out1
    SLICE_X30Y21         FDSE                                         r  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDSE (Prop_fdse_C_Q)         0.433    -0.447 r  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/last_rd_addr_reg[0]/Q
                         net (fo=8, routed)           0.955     0.508    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow0_carry[0]
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.105     0.613 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__22/O
                         net (fo=1, routed)           0.000     0.613    waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.053 f  waveform_acq_gen[0].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=3, routed)           1.088     2.140    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X31Y34         LUT2 (Prop_lut2_I1_O)        0.105     2.245 f  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_5__22/O
                         net (fo=2, routed)           0.498     2.744    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.105     2.849 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__22/O
                         net (fo=6, routed)           0.345     3.194    waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X31Y40         LUT6 (Prop_lut6_I0_O)        0.105     3.299 r  waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__22/O
                         net (fo=5, routed)           1.053     4.352    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.108     4.460 r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          1.161     5.621    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y4          RAMB36E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.488     6.691    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y4          RAMB36E1                                     r  waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.419     7.110    
                         clock uncertainty           -0.107     7.002    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.638     6.364    waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.364    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        7.053ns  (logic 1.591ns (22.559%)  route 5.462ns (77.441%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 6.598 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.520    -0.872    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/clk_out1
    SLICE_X46Y49         FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.439 r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0/Q
                         net (fo=5, routed)           0.933     0.494    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep__0_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I0_O)        0.105     0.599 r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/overflow0_carry_i_4__14/O
                         net (fo=1, routed)           0.000     0.599    waveform_acq_gen[16].WFM_ACQ/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X46Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     1.022 f  waveform_acq_gen[16].WFM_ACQ/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=3, routed)           0.930     1.951    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/CO[0]
    SLICE_X46Y58         LUT2 (Prop_lut2_I1_O)        0.105     2.056 f  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF_i_5__14/O
                         net (fo=2, routed)           0.560     2.616    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/overflow_in
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.105     2.721 r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__14/O
                         net (fo=6, routed)           0.361     3.082    waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq
    SLICE_X44Y67         LUT6 (Prop_lut6_I0_O)        0.105     3.187 r  waveform_acq_gen[16].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_2__14/O
                         net (fo=5, routed)           1.498     4.685    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X48Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.790 r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=27, routed)          0.431     5.221    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X49Y34         LUT6 (Prop_lut6_I0_O)        0.105     5.326 r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.365     5.691    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_i_reg_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I1_O)        0.105     5.796 r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.384     6.181    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X47Y35         FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.395     6.598    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X47Y35         FDRE                                         r  waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.497     7.095    
                         clock uncertainty           -0.107     6.988    
    SLICE_X47Y35         FDRE (Setup_fdre_C_D)       -0.047     6.941    waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          6.941    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                  0.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.635    -0.555    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X9Y36          FDRE                                         r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/Q
                         net (fo=32, routed)          0.259    -0.155    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/ADDRD1
    SLICE_X10Y35         RAMD32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.910    -0.783    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/WCLK
    SLICE_X10Y35         RAMD32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA/CLK
                         clock pessimism              0.265    -0.518    
    SLICE_X10Y35         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.209    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.635    -0.555    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X9Y36          FDRE                                         r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/Q
                         net (fo=32, routed)          0.259    -0.155    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/ADDRD1
    SLICE_X10Y35         RAMD32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.910    -0.783    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/WCLK
    SLICE_X10Y35         RAMD32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA_D1/CLK
                         clock pessimism              0.265    -0.518    
    SLICE_X10Y35         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.209    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.635    -0.555    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X9Y36          FDRE                                         r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/Q
                         net (fo=32, routed)          0.259    -0.155    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/ADDRD1
    SLICE_X10Y35         RAMD32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.910    -0.783    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/WCLK
    SLICE_X10Y35         RAMD32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMB/CLK
                         clock pessimism              0.265    -0.518    
    SLICE_X10Y35         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.209    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMB
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.635    -0.555    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X9Y36          FDRE                                         r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/Q
                         net (fo=32, routed)          0.259    -0.155    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/ADDRD1
    SLICE_X10Y35         RAMD32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.910    -0.783    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/WCLK
    SLICE_X10Y35         RAMD32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMB_D1/CLK
                         clock pessimism              0.265    -0.518    
    SLICE_X10Y35         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.209    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.635    -0.555    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X9Y36          FDRE                                         r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/Q
                         net (fo=32, routed)          0.259    -0.155    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/ADDRD1
    SLICE_X10Y35         RAMD32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.910    -0.783    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/WCLK
    SLICE_X10Y35         RAMD32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMC/CLK
                         clock pessimism              0.265    -0.518    
    SLICE_X10Y35         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.209    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMC
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.635    -0.555    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X9Y36          FDRE                                         r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/Q
                         net (fo=32, routed)          0.259    -0.155    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/ADDRD1
    SLICE_X10Y35         RAMD32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.910    -0.783    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/WCLK
    SLICE_X10Y35         RAMD32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMC_D1/CLK
                         clock pessimism              0.265    -0.518    
    SLICE_X10Y35         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.209    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.635    -0.555    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X9Y36          FDRE                                         r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/Q
                         net (fo=32, routed)          0.259    -0.155    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/ADDRD1
    SLICE_X10Y35         RAMS32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.910    -0.783    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/WCLK
    SLICE_X10Y35         RAMS32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMD/CLK
                         clock pessimism              0.265    -0.518    
    SLICE_X10Y35         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.209    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMD
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.272%)  route 0.259ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.635    -0.555    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X9Y36          FDRE                                         r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[1]/Q
                         net (fo=32, routed)          0.259    -0.155    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/ADDRD1
    SLICE_X10Y35         RAMS32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.910    -0.783    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/WCLK
    SLICE_X10Y35         RAMS32                                       r  waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMD_D1/CLK
                         clock pessimism              0.265    -0.518    
    SLICE_X10Y35         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.209    waveform_acq_gen[4].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.417%)  route 0.208ns (59.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.593    -0.597    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X75Y57         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[2]/Q
                         net (fo=32, routed)          0.208    -0.248    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/ADDRD2
    SLICE_X76Y56         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.867    -0.826    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/WCLK
    SLICE_X76Y56         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA/CLK
                         clock pessimism              0.268    -0.557    
    SLICE_X76Y56         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.303    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.417%)  route 0.208ns (59.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.593    -0.597    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X75Y57         FDRE                                         r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/a_reg_reg[2]/Q
                         net (fo=32, routed)          0.208    -0.248    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/ADDRD2
    SLICE_X76Y56         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.893    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.330    -2.437 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -1.721    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.867    -0.826    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/WCLK
    SLICE_X76Y56         RAMD32                                       r  waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA_D1/CLK
                         clock pessimism              0.268    -0.557    
    SLICE_X76Y56         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.303    waveform_acq_gen[14].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_lclk_adcclk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y6      waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y6      waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y4      waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y4      waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y4      waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y4      waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y5      waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y5      waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y0      waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y0      waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y47     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y47     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y47     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y47     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y47     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y47     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y47     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X10Y47     waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y47      waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y47      waveform_acq_gen[6].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X70Y40     waveform_acq_gen[8].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X70Y40     waveform_acq_gen[8].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X70Y40     waveform_acq_gen[8].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X70Y40     waveform_acq_gen[8].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X70Y40     waveform_acq_gen[8].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X70Y40     waveform_acq_gen[8].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X70Y40     waveform_acq_gen[8].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X70Y40     waveform_acq_gen[8].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y84      waveform_acq_gen[22].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X8Y84      waveform_acq_gen[22].WFM_ACQ/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_idelay_discr_clk_wiz
  To Clock:  clk_out2_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.000       0.408      BUFGCTRL_X0Y19   IDELAY_DISCR_CLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.000       0.529      ILOGIC_X1Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.000       0.529      ILOGIC_X1Y14     adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_lclk_adcclk_wiz
  To Clock:  clk_out2_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_lclk_adcclk_wiz
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.667       1.074      BUFGCTRL_X0Y18   LCLK_ADCCLK_WIZ_0/inst/clkout2_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y58     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y58     adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y60     adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y60     adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y62     adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y62     adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y112    adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.667       1.196      ILOGIC_X0Y112    adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.667       1.196      ILOGIC_X0Y138    adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_1/inst/pins[0].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz
  To Clock:  clk_out3_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        3.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.274ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[3]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.371ns  (logic 0.875ns (20.016%)  route 3.496ns (79.984%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 6.478 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.376    -1.080    PULSER_0/clk_out3
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.433    -0.647 f  PULSER_0/cnt_reg[5]/Q
                         net (fo=3, routed)           0.690     0.043    PULSER_0/cnt_reg_n_0_[5]
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.105     0.148 f  PULSER_0/out_bits[7]_i_4/O
                         net (fo=1, routed)           0.372     0.519    PULSER_0/out_bits[7]_i_4_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.105     0.624 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.347     0.971    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X38Y87         LUT3 (Prop_lut3_I1_O)        0.105     1.076 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          0.387     1.464    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X38Y87         LUT3 (Prop_lut3_I2_O)        0.127     1.591 r  PULSER_0/out_bits[3]_inv_i_1/O
                         net (fo=1, routed)           1.700     3.291    PULSER_0/out_bits[3]_inv_i_1_n_0
    SLICE_X84Y84         FDSE                                         r  PULSER_0/out_bits_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.335     6.478    PULSER_0/clk_out3
    SLICE_X84Y84         FDSE                                         r  PULSER_0/out_bits_reg[3]_inv/C
                         clock pessimism              0.408     6.886    
                         clock uncertainty           -0.121     6.765    
    SLICE_X84Y84         FDSE (Setup_fdse_C_D)       -0.200     6.565    PULSER_0/out_bits_reg[3]_inv
  -------------------------------------------------------------------
                         required time                          6.565    
                         arrival time                          -3.291    
  -------------------------------------------------------------------
                         slack                                  3.274    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[4]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.853ns (19.348%)  route 3.556ns (80.652%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.376    -1.080    PULSER_0/clk_out3
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.433    -0.647 f  PULSER_0/cnt_reg[5]/Q
                         net (fo=3, routed)           0.690     0.043    PULSER_0/cnt_reg_n_0_[5]
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.105     0.148 f  PULSER_0/out_bits[7]_i_4/O
                         net (fo=1, routed)           0.372     0.519    PULSER_0/out_bits[7]_i_4_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.105     0.624 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.347     0.971    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X38Y87         LUT3 (Prop_lut3_I1_O)        0.105     1.076 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          2.147     3.223    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.328 r  PULSER_0/out_bits[4]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.328    PULSER_0/out_bits[4]_inv_i_1_n_0
    SLICE_X84Y80         FDSE                                         r  PULSER_0/out_bits_reg[4]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.332     6.475    PULSER_0/clk_out3
    SLICE_X84Y80         FDSE                                         r  PULSER_0/out_bits_reg[4]_inv/C
                         clock pessimism              0.408     6.883    
                         clock uncertainty           -0.121     6.762    
    SLICE_X84Y80         FDSE (Setup_fdse_C_D)        0.074     6.836    PULSER_0/out_bits_reg[4]_inv
  -------------------------------------------------------------------
                         required time                          6.836    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[6]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.876ns (19.767%)  route 3.556ns (80.233%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.376    -1.080    PULSER_0/clk_out3
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.433    -0.647 f  PULSER_0/cnt_reg[5]/Q
                         net (fo=3, routed)           0.690     0.043    PULSER_0/cnt_reg_n_0_[5]
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.105     0.148 f  PULSER_0/out_bits[7]_i_4/O
                         net (fo=1, routed)           0.372     0.519    PULSER_0/out_bits[7]_i_4_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.105     0.624 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.347     0.971    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X38Y87         LUT3 (Prop_lut3_I1_O)        0.105     1.076 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          2.147     3.223    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I4_O)        0.128     3.351 r  PULSER_0/out_bits[6]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.351    PULSER_0/out_bits[6]_inv_i_1_n_0
    SLICE_X84Y80         FDSE                                         r  PULSER_0/out_bits_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.332     6.475    PULSER_0/clk_out3
    SLICE_X84Y80         FDSE                                         r  PULSER_0/out_bits_reg[6]_inv/C
                         clock pessimism              0.408     6.883    
                         clock uncertainty           -0.121     6.762    
    SLICE_X84Y80         FDSE (Setup_fdse_C_D)        0.106     6.868    PULSER_0/out_bits_reg[6]_inv
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[1]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.853ns (19.424%)  route 3.538ns (80.576%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.376    -1.080    PULSER_0/clk_out3
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.433    -0.647 f  PULSER_0/cnt_reg[5]/Q
                         net (fo=3, routed)           0.690     0.043    PULSER_0/cnt_reg_n_0_[5]
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.105     0.148 f  PULSER_0/out_bits[7]_i_4/O
                         net (fo=1, routed)           0.372     0.519    PULSER_0/out_bits[7]_i_4_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.105     0.624 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.347     0.971    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X38Y87         LUT3 (Prop_lut3_I1_O)        0.105     1.076 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          2.130     3.206    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X84Y80         LUT4 (Prop_lut4_I1_O)        0.105     3.311 r  PULSER_0/out_bits[1]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.311    PULSER_0/out_bits[1]_inv_i_1_n_0
    SLICE_X84Y80         FDSE                                         r  PULSER_0/out_bits_reg[1]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.332     6.475    PULSER_0/clk_out3
    SLICE_X84Y80         FDSE                                         r  PULSER_0/out_bits_reg[1]_inv/C
                         clock pessimism              0.408     6.883    
                         clock uncertainty           -0.121     6.762    
    SLICE_X84Y80         FDSE (Setup_fdse_C_D)        0.076     6.838    PULSER_0/out_bits_reg[1]_inv
  -------------------------------------------------------------------
                         required time                          6.838    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[5]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.864ns (19.625%)  route 3.538ns (80.375%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.376    -1.080    PULSER_0/clk_out3
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.433    -0.647 f  PULSER_0/cnt_reg[5]/Q
                         net (fo=3, routed)           0.690     0.043    PULSER_0/cnt_reg_n_0_[5]
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.105     0.148 f  PULSER_0/out_bits[7]_i_4/O
                         net (fo=1, routed)           0.372     0.519    PULSER_0/out_bits[7]_i_4_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.105     0.624 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.347     0.971    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X38Y87         LUT3 (Prop_lut3_I1_O)        0.105     1.076 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          2.130     3.206    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X84Y80         LUT4 (Prop_lut4_I3_O)        0.116     3.322 r  PULSER_0/out_bits[5]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.322    PULSER_0/out_bits[5]_inv_i_1_n_0
    SLICE_X84Y80         FDSE                                         r  PULSER_0/out_bits_reg[5]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.332     6.475    PULSER_0/clk_out3
    SLICE_X84Y80         FDSE                                         r  PULSER_0/out_bits_reg[5]_inv/C
                         clock pessimism              0.408     6.883    
                         clock uncertainty           -0.121     6.762    
    SLICE_X84Y80         FDSE (Setup_fdse_C_D)        0.106     6.868    PULSER_0/out_bits_reg[5]_inv
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -3.322    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[0]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.853ns (20.263%)  route 3.357ns (79.737%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.376    -1.080    PULSER_0/clk_out3
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.433    -0.647 f  PULSER_0/cnt_reg[5]/Q
                         net (fo=3, routed)           0.690     0.043    PULSER_0/cnt_reg_n_0_[5]
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.105     0.148 f  PULSER_0/out_bits[7]_i_4/O
                         net (fo=1, routed)           0.372     0.519    PULSER_0/out_bits[7]_i_4_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.105     0.624 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.347     0.971    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X38Y87         LUT3 (Prop_lut3_I1_O)        0.105     1.076 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.948     3.024    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I4_O)        0.105     3.129 r  PULSER_0/out_bits[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.129    PULSER_0/out_bits[0]_inv_i_1_n_0
    SLICE_X84Y80         FDSE                                         r  PULSER_0/out_bits_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.332     6.475    PULSER_0/clk_out3
    SLICE_X84Y80         FDSE                                         r  PULSER_0/out_bits_reg[0]_inv/C
                         clock pessimism              0.408     6.883    
                         clock uncertainty           -0.121     6.762    
    SLICE_X84Y80         FDSE (Setup_fdse_C_D)        0.072     6.834    PULSER_0/out_bits_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          6.834    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.739ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[2]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.853ns (20.263%)  route 3.357ns (79.737%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 6.475 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.376    -1.080    PULSER_0/clk_out3
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.433    -0.647 f  PULSER_0/cnt_reg[5]/Q
                         net (fo=3, routed)           0.690     0.043    PULSER_0/cnt_reg_n_0_[5]
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.105     0.148 f  PULSER_0/out_bits[7]_i_4/O
                         net (fo=1, routed)           0.372     0.519    PULSER_0/out_bits[7]_i_4_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.105     0.624 f  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.347     0.971    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X38Y87         LUT3 (Prop_lut3_I1_O)        0.105     1.076 f  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.948     3.024    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X84Y80         LUT5 (Prop_lut5_I2_O)        0.105     3.129 r  PULSER_0/out_bits[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.129    PULSER_0/out_bits[2]_inv_i_1_n_0
    SLICE_X84Y80         FDSE                                         r  PULSER_0/out_bits_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.332     6.475    PULSER_0/clk_out3
    SLICE_X84Y80         FDSE                                         r  PULSER_0/out_bits_reg[2]_inv/C
                         clock pessimism              0.408     6.883    
                         clock uncertainty           -0.121     6.762    
    SLICE_X84Y80         FDSE (Setup_fdse_C_D)        0.106     6.868    PULSER_0/out_bits_reg[2]_inv
  -------------------------------------------------------------------
                         required time                          6.868    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  3.739    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/out_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.748ns (19.874%)  route 3.016ns (80.126%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 6.474 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.376    -1.080    PULSER_0/clk_out3
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.433    -0.647 r  PULSER_0/cnt_reg[5]/Q
                         net (fo=3, routed)           0.690     0.043    PULSER_0/cnt_reg_n_0_[5]
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.105     0.148 r  PULSER_0/out_bits[7]_i_4/O
                         net (fo=1, routed)           0.372     0.519    PULSER_0/out_bits[7]_i_4_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.105     0.624 r  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.347     0.971    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X38Y87         LUT3 (Prop_lut3_I1_O)        0.105     1.076 r  PULSER_0/out_bits[7]_i_1/O
                         net (fo=10, routed)          1.607     2.683    PULSER_0/out_bits[7]_i_1_n_0
    SLICE_X84Y79         FDRE                                         r  PULSER_0/out_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.331     6.474    PULSER_0/clk_out3
    SLICE_X84Y79         FDRE                                         r  PULSER_0/out_bits_reg[7]/C
                         clock pessimism              0.408     6.882    
                         clock uncertainty           -0.121     6.761    
    SLICE_X84Y79         FDRE (Setup_fdre_C_D)       -0.015     6.746    PULSER_0/out_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          6.746    
                         arrival time                          -2.683    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/FSM_sequential_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.853ns (27.272%)  route 2.275ns (72.728%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 6.410 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.376    -1.080    PULSER_0/clk_out3
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.433    -0.647 r  PULSER_0/cnt_reg[5]/Q
                         net (fo=3, routed)           0.690     0.043    PULSER_0/cnt_reg_n_0_[5]
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.105     0.148 r  PULSER_0/out_bits[7]_i_4/O
                         net (fo=1, routed)           0.372     0.519    PULSER_0/out_bits[7]_i_4_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.105     0.624 r  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.351     0.975    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X38Y87         LUT5 (Prop_lut5_I4_O)        0.105     1.080 r  PULSER_0/cnt[15]_i_2/O
                         net (fo=15, routed)          0.862     1.942    PULSER_0/PEDGE_TRIG/FSM_sequential_fsm_reg
    SLICE_X37Y89         LUT4 (Prop_lut4_I0_O)        0.105     2.047 r  PULSER_0/PEDGE_TRIG/FSM_sequential_fsm_i_1__16/O
                         net (fo=1, routed)           0.000     2.047    PULSER_0/PEDGE_TRIG_n_16
    SLICE_X37Y89         FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.267     6.410    PULSER_0/clk_out3
    SLICE_X37Y89         FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
                         clock pessimism              0.468     6.878    
                         clock uncertainty           -0.121     6.757    
    SLICE_X37Y89         FDRE (Setup_fdre_C_D)        0.030     6.787    PULSER_0/FSM_sequential_fsm_reg
  -------------------------------------------------------------------
                         required time                          6.787    
                         arrival time                          -2.047    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 PULSER_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.853ns (27.255%)  route 2.277ns (72.745%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 6.410 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.376    -1.080    PULSER_0/clk_out3
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.433    -0.647 r  PULSER_0/cnt_reg[5]/Q
                         net (fo=3, routed)           0.690     0.043    PULSER_0/cnt_reg_n_0_[5]
    SLICE_X37Y88         LUT4 (Prop_lut4_I0_O)        0.105     0.148 r  PULSER_0/out_bits[7]_i_4/O
                         net (fo=1, routed)           0.372     0.519    PULSER_0/out_bits[7]_i_4_n_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.105     0.624 r  PULSER_0/out_bits[7]_i_2/O
                         net (fo=2, routed)           0.351     0.975    PULSER_0/out_bits[7]_i_2_n_0
    SLICE_X38Y87         LUT5 (Prop_lut5_I4_O)        0.105     1.080 r  PULSER_0/cnt[15]_i_2/O
                         net (fo=15, routed)          0.864     1.944    PULSER_0/PEDGE_TRIG/FSM_sequential_fsm_reg
    SLICE_X37Y89         LUT6 (Prop_lut6_I0_O)        0.105     2.049 r  PULSER_0/PEDGE_TRIG/cnt[7]_i_1__26/O
                         net (fo=1, routed)           0.000     2.049    PULSER_0/cnt[7]
    SLICE_X37Y89         FDRE                                         r  PULSER_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.267     6.410    PULSER_0/clk_out3
    SLICE_X37Y89         FDRE                                         r  PULSER_0/cnt_reg[7]/C
                         clock pessimism              0.468     6.878    
                         clock uncertainty           -0.121     6.757    
    SLICE_X37Y89         FDRE (Setup_fdre_C_D)        0.032     6.789    PULSER_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          6.789    
                         arrival time                          -2.049    
  -------------------------------------------------------------------
                         slack                                  4.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 PULSER_0/trig_sync/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/trig_sync/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.561    -0.660    PULSER_0/trig_sync/clk_out3
    SLICE_X33Y109        FDRE                                         r  PULSER_0/trig_sync/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.519 r  PULSER_0/trig_sync/ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.464    PULSER_0/trig_sync/ff[0]
    SLICE_X33Y109        FDRE                                         r  PULSER_0/trig_sync/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.833    -0.896    PULSER_0/trig_sync/clk_out3
    SLICE_X33Y109        FDRE                                         r  PULSER_0/trig_sync/ff_reg[1]/C
                         clock pessimism              0.236    -0.660    
    SLICE_X33Y109        FDRE (Hold_fdre_C_D)         0.075    -0.585    PULSER_0/trig_sync/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.177ns (35.858%)  route 0.317ns (64.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.669    -0.551    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y46         ISERDESE2                                    r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177    -0.374 r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q3
                         net (fo=1, routed)           0.317    -0.058    adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_0[5]
    SLICE_X85Y51         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.874    -0.855    adc_discr_iface_gen[1].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y51         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                         clock pessimism              0.503    -0.352    
    SLICE_X85Y51         FDRE (Hold_fdre_C_D)         0.075    -0.277    adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.177ns (35.544%)  route 0.321ns (64.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.670    -0.550    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y48         ISERDESE2                                    r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y48         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177    -0.373 r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           0.321    -0.052    adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_0[7]
    SLICE_X85Y51         FDRE                                         r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.874    -0.855    adc_discr_iface_gen[0].ADC_DISCR_CHAN/CLK
    SLICE_X85Y51         FDRE                                         r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
                         clock pessimism              0.503    -0.352    
    SLICE_X85Y51         FDRE (Hold_fdre_C_D)         0.047    -0.305    adc_discr_iface_gen[0].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 PULSER_0/PEDGE_TRIG/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.246ns (61.579%)  route 0.153ns (38.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.563    -0.658    PULSER_0/PEDGE_TRIG/clk_out3
    SLICE_X38Y87         FDRE                                         r  PULSER_0/PEDGE_TRIG/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.510 f  PULSER_0/PEDGE_TRIG/ff_reg/Q
                         net (fo=17, routed)          0.153    -0.356    PULSER_0/PEDGE_TRIG/ff
    SLICE_X38Y89         LUT6 (Prop_lut6_I4_O)        0.098    -0.258 r  PULSER_0/PEDGE_TRIG/cnt[9]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.258    PULSER_0/cnt[9]
    SLICE_X38Y89         FDRE                                         r  PULSER_0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.835    -0.894    PULSER_0/clk_out3
    SLICE_X38Y89         FDRE                                         r  PULSER_0/cnt_reg[9]/C
                         clock pessimism              0.253    -0.641    
    SLICE_X38Y89         FDRE (Hold_fdre_C_D)         0.121    -0.520    PULSER_0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.177ns (32.275%)  route 0.371ns (67.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.669    -0.551    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y46         ISERDESE2                                    r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.177    -0.374 r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q1
                         net (fo=1, routed)           0.371    -0.003    adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_0[7]
    SLICE_X85Y51         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.874    -0.855    adc_discr_iface_gen[1].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y51         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
                         clock pessimism              0.503    -0.352    
    SLICE_X85Y51         FDRE (Hold_fdre_C_D)         0.071    -0.281    adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.177ns (31.731%)  route 0.381ns (68.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.669    -0.551    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y46         ISERDESE2                                    r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.177    -0.374 r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q6
                         net (fo=1, routed)           0.381     0.006    adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_0[2]
    SLICE_X85Y51         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.874    -0.855    adc_discr_iface_gen[1].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y51         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                         clock pessimism              0.503    -0.352    
    SLICE_X85Y51         FDRE (Hold_fdre_C_D)         0.072    -0.280    adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.177ns (31.752%)  route 0.380ns (68.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.669    -0.551    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y46         ISERDESE2                                    r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    -0.374 r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q8
                         net (fo=1, routed)           0.380     0.006    adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_0[0]
    SLICE_X85Y51         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.874    -0.855    adc_discr_iface_gen[1].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y51         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                         clock pessimism              0.503    -0.352    
    SLICE_X85Y51         FDRE (Hold_fdre_C_D)         0.070    -0.282    adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.775%)  route 0.259ns (58.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.566    -0.655    PULSER_0/clk_out3
    SLICE_X37Y89         FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.259    -0.255    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X38Y88         LUT6 (Prop_lut6_I1_O)        0.045    -0.210 r  PULSER_0/PEDGE_TRIG/cnt[6]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.210    PULSER_0/cnt[6]
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.835    -0.894    PULSER_0/clk_out3
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[6]/C
                         clock pessimism              0.274    -0.620    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.121    -0.499    PULSER_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.177ns (32.303%)  route 0.371ns (67.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.669    -0.551    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y46         ISERDESE2                                    r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177    -0.374 r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/Q5
                         net (fo=1, routed)           0.371    -0.003    adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_0[3]
    SLICE_X84Y53         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.873    -0.856    adc_discr_iface_gen[1].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y53         FDRE                                         r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                         clock pessimism              0.503    -0.353    
    SLICE_X84Y53         FDRE (Hold_fdre_C_D)         0.059    -0.294    adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 PULSER_0/FSM_sequential_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.615%)  route 0.197ns (51.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.627    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.369    -1.741 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -1.247    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.221 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.566    -0.655    PULSER_0/clk_out3
    SLICE_X37Y89         FDRE                                         r  PULSER_0/FSM_sequential_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  PULSER_0/FSM_sequential_fsm_reg/Q
                         net (fo=25, routed)          0.197    -0.317    PULSER_0/PEDGE_TRIG/fsm
    SLICE_X37Y89         LUT6 (Prop_lut6_I1_O)        0.045    -0.272 r  PULSER_0/PEDGE_TRIG/cnt[7]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.272    PULSER_0/cnt[7]
    SLICE_X37Y89         FDRE                                         r  PULSER_0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.837    -0.892    PULSER_0/clk_out3
    SLICE_X37Y89         FDRE                                         r  PULSER_0/cnt_reg[7]/C
                         clock pessimism              0.237    -0.655    
    SLICE_X37Y89         FDRE (Hold_fdre_C_D)         0.092    -0.563    PULSER_0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y26     adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y22     adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y20     adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y14     adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y18     adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y16     adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y24     adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         8.000       6.529      ILOGIC_X1Y4      adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y62     adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y47     adc_discr_iface_gen[1].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y2      adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y2      adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y2      adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y2      adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y2      adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y2      adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y47     adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y47     adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y32     adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y32     adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y32     adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y32     adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y32     adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y30     adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y30     adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X82Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X82Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X80Y28     adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_idelay_discr_clk_wiz
  To Clock:  clkfbout_idelay_discr_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_idelay_discr_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y21   IDELAY_DISCR_CLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_lclk_adcclk_wiz
  To Clock:  clkfbout_lclk_adcclk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_lclk_adcclk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y22   LCLK_ADCCLK_WIZ_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y3  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_idelay_discr_clk_wiz
  To Clock:  clk_out1_lclk_adcclk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        4.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.379ns (12.634%)  route 2.621ns (87.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 6.666 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.594    -0.862    adc_discr_iface_gen[21].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y10         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y10         FDRE (Prop_fdre_C_Q)         0.379    -0.483 r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           2.621     2.138    adc_discr_iface_gen[21].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[4]
    SLICE_X74Y14         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.463     6.666    adc_discr_iface_gen[21].ADC_DISCR_CHAN/clk_out1
    SLICE_X74Y14         FDRE                                         r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[4]/C
                         clock pessimism              0.131     6.797    
                         clock uncertainty           -0.646     6.151    
    SLICE_X74Y14         FDRE (Setup_fdre_C_D)       -0.004     6.147    adc_discr_iface_gen[21].ADC_DISCR_CHAN/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          6.147    
                         arrival time                          -2.138    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[3].ADC_DISCR_CHAN/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.379ns (13.275%)  route 2.476ns (86.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 6.665 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.589    -0.867    adc_discr_iface_gen[3].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y34         FDRE                                         r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y34         FDRE (Prop_fdre_C_Q)         0.379    -0.488 r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           2.476     1.988    adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[4]
    SLICE_X75Y34         FDRE                                         r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.462     6.665    adc_discr_iface_gen[3].ADC_DISCR_CHAN/clk_out1
    SLICE_X75Y34         FDRE                                         r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/discr_bits_reg[4]/C
                         clock pessimism              0.131     6.796    
                         clock uncertainty           -0.646     6.150    
    SLICE_X75Y34         FDRE (Setup_fdre_C_D)       -0.032     6.118    adc_discr_iface_gen[3].ADC_DISCR_CHAN/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -1.988    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.348ns (13.021%)  route 2.325ns (86.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 6.672 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.585    -0.871    adc_discr_iface_gen[6].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y30         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.348    -0.523 r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           2.325     1.801    adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[6]
    SLICE_X83Y30         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.469     6.672    adc_discr_iface_gen[6].ADC_DISCR_CHAN/clk_out1
    SLICE_X83Y30         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[6]/C
                         clock pessimism              0.131     6.803    
                         clock uncertainty           -0.646     6.157    
    SLICE_X83Y30         FDRE (Setup_fdre_C_D)       -0.176     5.981    adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -1.801    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.433ns (15.417%)  route 2.376ns (84.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 6.678 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.579    -0.877    adc_discr_iface_gen[13].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y23         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y23         FDRE (Prop_fdre_C_Q)         0.433    -0.444 r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[1]/Q
                         net (fo=1, routed)           2.376     1.931    adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[1]
    SLICE_X83Y37         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.475     6.678    adc_discr_iface_gen[13].ADC_DISCR_CHAN/clk_out1
    SLICE_X83Y37         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[1]/C
                         clock pessimism              0.131     6.809    
                         clock uncertainty           -0.646     6.163    
    SLICE_X83Y37         FDRE (Setup_fdre_C_D)       -0.042     6.121    adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          6.121    
                         arrival time                          -1.931    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[8].ADC_DISCR_CHAN/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.433ns (15.556%)  route 2.351ns (84.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 6.672 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.587    -0.869    adc_discr_iface_gen[8].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y32         FDRE                                         r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y32         FDRE (Prop_fdre_C_Q)         0.433    -0.436 r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           2.351     1.914    adc_discr_iface_gen[8].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[3]
    SLICE_X81Y32         FDRE                                         r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.469     6.672    adc_discr_iface_gen[8].ADC_DISCR_CHAN/clk_out1
    SLICE_X81Y32         FDRE                                         r  adc_discr_iface_gen[8].ADC_DISCR_CHAN/discr_bits_reg[3]/C
                         clock pessimism              0.131     6.803    
                         clock uncertainty           -0.646     6.157    
    SLICE_X81Y32         FDRE (Setup_fdre_C_D)       -0.042     6.115    adc_discr_iface_gen[8].ADC_DISCR_CHAN/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.251ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[16].ADC_DISCR_CHAN/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 0.433ns (15.832%)  route 2.302ns (84.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 6.672 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.588    -0.868    adc_discr_iface_gen[16].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y16         FDRE                                         r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y16         FDRE (Prop_fdre_C_Q)         0.433    -0.435 r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           2.302     1.867    adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1[5]
    SLICE_X83Y19         FDRE                                         r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.469     6.672    adc_discr_iface_gen[16].ADC_DISCR_CHAN/clk_out1
    SLICE_X83Y19         FDRE                                         r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/discr_bits_reg[5]/C
                         clock pessimism              0.131     6.803    
                         clock uncertainty           -0.646     6.157    
    SLICE_X83Y19         FDRE (Setup_fdre_C_D)       -0.039     6.118    adc_discr_iface_gen[16].ADC_DISCR_CHAN/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                  4.251    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.433ns (16.234%)  route 2.234ns (83.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.597    -0.859    adc_discr_iface_gen[23].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y3          FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y3          FDRE (Prop_fdre_C_Q)         0.433    -0.426 r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[4]/Q
                         net (fo=1, routed)           2.234     1.808    adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1__0[4]
    SLICE_X77Y10         FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.468     6.671    adc_discr_iface_gen[23].ADC_DISCR_CHAN/clk_out1
    SLICE_X77Y10         FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[4]/C
                         clock pessimism              0.131     6.802    
                         clock uncertainty           -0.646     6.156    
    SLICE_X77Y10         FDRE (Setup_fdre_C_D)       -0.039     6.117    adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          6.117    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.433ns (16.406%)  route 2.206ns (83.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 6.674 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.580    -0.876    adc_discr_iface_gen[10].ADC_DISCR_CHAN/CLK
    SLICE_X80Y28         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y28         FDRE (Prop_fdre_C_Q)         0.433    -0.443 r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           2.206     1.763    adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[2]
    SLICE_X79Y35         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.471     6.674    adc_discr_iface_gen[10].ADC_DISCR_CHAN/clk_out1
    SLICE_X79Y35         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[2]/C
                         clock pessimism              0.131     6.805    
                         clock uncertainty           -0.646     6.159    
    SLICE_X79Y35         FDRE (Setup_fdre_C_D)       -0.047     6.112    adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          6.112    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[7].ADC_DISCR_CHAN/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.348ns (14.125%)  route 2.116ns (85.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 6.681 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.596    -0.860    adc_discr_iface_gen[7].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y42         FDRE                                         r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y42         FDRE (Prop_fdre_C_Q)         0.348    -0.512 r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           2.116     1.604    adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[3]
    SLICE_X85Y45         FDRE                                         r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.478     6.681    adc_discr_iface_gen[7].ADC_DISCR_CHAN/clk_out1
    SLICE_X85Y45         FDRE                                         r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/discr_bits_reg[3]/C
                         clock pessimism              0.131     6.812    
                         clock uncertainty           -0.646     6.166    
    SLICE_X85Y45         FDRE (Setup_fdre_C_D)       -0.196     5.970    adc_discr_iface_gen[7].ADC_DISCR_CHAN/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          5.970    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_lclk_adcclk_wiz rise@8.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.379ns (14.578%)  route 2.221ns (85.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 6.672 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.585    -0.871    adc_discr_iface_gen[10].ADC_DISCR_CHAN/CLK
    SLICE_X85Y30         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.379    -0.492 r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/Q
                         net (fo=1, routed)           2.221     1.729    adc_discr_iface_gen[10].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[0]
    SLICE_X81Y32         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     9.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353     3.496 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630     5.126    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.203 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.469     6.672    adc_discr_iface_gen[10].ADC_DISCR_CHAN/clk_out1
    SLICE_X81Y32         FDRE                                         r  adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[0]/C
                         clock pessimism              0.131     6.803    
                         clock uncertainty           -0.646     6.157    
    SLICE_X81Y32         FDRE (Setup_fdre_C_D)       -0.047     6.110    adc_discr_iface_gen[10].ADC_DISCR_CHAN/discr_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          6.110    
                         arrival time                          -1.729    
  -------------------------------------------------------------------
                         slack                                  4.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.347ns (23.852%)  route 1.108ns (76.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.474    -1.383    adc_discr_iface_gen[9].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y36         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDRE (Prop_fdre_C_Q)         0.347    -1.036 r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           1.108     0.072    adc_discr_iface_gen[9].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[3]
    SLICE_X84Y37         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.593    -0.799    adc_discr_iface_gen[9].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y37         FDRE                                         r  adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[3]/C
                         clock pessimism             -0.131    -0.930    
                         clock uncertainty            0.646    -0.284    
    SLICE_X84Y37         FDRE (Hold_fdre_C_D)         0.195    -0.089    adc_discr_iface_gen[9].ADC_DISCR_CHAN/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.304ns (21.382%)  route 1.118ns (78.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.469    -1.388    adc_discr_iface_gen[6].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y30         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y30         FDRE (Prop_fdre_C_Q)         0.304    -1.084 r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[0]/Q
                         net (fo=1, routed)           1.118     0.034    adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[0]
    SLICE_X85Y29         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.584    -0.808    adc_discr_iface_gen[6].ADC_DISCR_CHAN/clk_out1
    SLICE_X85Y29         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[0]/C
                         clock pessimism             -0.131    -0.939    
                         clock uncertainty            0.646    -0.293    
    SLICE_X85Y29         FDRE (Hold_fdre_C_D)         0.148    -0.145    adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[16].ADC_DISCR_CHAN/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.347ns (23.230%)  route 1.147ns (76.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.472    -1.385    adc_discr_iface_gen[16].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y16         FDRE                                         r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y16         FDRE (Prop_fdre_C_Q)         0.347    -1.038 r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           1.147     0.109    adc_discr_iface_gen[16].ADC_DISCR_CHAN/i_discr_bits_1[6]
    SLICE_X80Y25         FDRE                                         r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.576    -0.816    adc_discr_iface_gen[16].ADC_DISCR_CHAN/clk_out1
    SLICE_X80Y25         FDRE                                         r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/discr_bits_reg[6]/C
                         clock pessimism             -0.131    -0.947    
                         clock uncertainty            0.646    -0.301    
    SLICE_X80Y25         FDRE (Hold_fdre_C_D)         0.204    -0.097    adc_discr_iface_gen[16].ADC_DISCR_CHAN/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.477ns  (logic 0.347ns (23.492%)  route 1.130ns (76.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -1.379ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.478    -1.379    adc_discr_iface_gen[23].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y2          FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y2          FDRE (Prop_fdre_C_Q)         0.347    -1.032 r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           1.130     0.098    adc_discr_iface_gen[23].ADC_DISCR_CHAN/i_discr_bits_1__0[5]
    SLICE_X78Y8          FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.593    -0.799    adc_discr_iface_gen[23].ADC_DISCR_CHAN/clk_out1
    SLICE_X78Y8          FDRE                                         r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[5]/C
                         clock pessimism             -0.131    -0.930    
                         clock uncertainty            0.646    -0.284    
    SLICE_X78Y8          FDRE (Hold_fdre_C_D)         0.156    -0.128    adc_discr_iface_gen[23].ADC_DISCR_CHAN/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.347ns (22.465%)  route 1.198ns (77.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.469    -1.388    adc_discr_iface_gen[6].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y30         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y30         FDRE (Prop_fdre_C_Q)         0.347    -1.041 r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           1.198     0.156    adc_discr_iface_gen[6].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[3]
    SLICE_X84Y31         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.586    -0.806    adc_discr_iface_gen[6].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y31         FDRE                                         r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[3]/C
                         clock pessimism             -0.131    -0.937    
                         clock uncertainty            0.646    -0.291    
    SLICE_X84Y31         FDRE (Hold_fdre_C_D)         0.201    -0.090    adc_discr_iface_gen[6].ADC_DISCR_CHAN/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[22].ADC_DISCR_CHAN/discr_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.347ns (22.842%)  route 1.172ns (77.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -1.379ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.478    -1.379    adc_discr_iface_gen[22].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y6          FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y6          FDRE (Prop_fdre_C_Q)         0.347    -1.032 r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg[3]/Q
                         net (fo=1, routed)           1.172     0.140    adc_discr_iface_gen[22].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[3]
    SLICE_X69Y6          FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/discr_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.579    -0.813    adc_discr_iface_gen[22].ADC_DISCR_CHAN/clk_out1
    SLICE_X69Y6          FDRE                                         r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/discr_bits_reg[3]/C
                         clock pessimism             -0.131    -0.944    
                         clock uncertainty            0.646    -0.298    
    SLICE_X69Y6          FDRE (Hold_fdre_C_D)         0.162    -0.136    adc_discr_iface_gen[22].ADC_DISCR_CHAN/discr_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[5].ADC_DISCR_CHAN/discr_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.279ns (19.363%)  route 1.162ns (80.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.472    -1.385    adc_discr_iface_gen[5].ADC_DISCR_CHAN/clk_out3
    SLICE_X82Y34         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34         FDRE (Prop_fdre_C_Q)         0.279    -1.106 r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg[2]/Q
                         net (fo=1, routed)           1.162     0.056    adc_discr_iface_gen[5].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[2]
    SLICE_X82Y33         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/discr_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.588    -0.804    adc_discr_iface_gen[5].ADC_DISCR_CHAN/clk_out1
    SLICE_X82Y33         FDRE                                         r  adc_discr_iface_gen[5].ADC_DISCR_CHAN/discr_bits_reg[2]/C
                         clock pessimism             -0.131    -0.935    
                         clock uncertainty            0.646    -0.289    
    SLICE_X82Y33         FDRE (Hold_fdre_C_D)         0.056    -0.233    adc_discr_iface_gen[5].ADC_DISCR_CHAN/discr_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.347ns (21.940%)  route 1.235ns (78.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.468    -1.389    adc_discr_iface_gen[13].ADC_DISCR_CHAN/clk_out3
    SLICE_X84Y20         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y20         FDRE (Prop_fdre_C_Q)         0.347    -1.042 r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg[6]/Q
                         net (fo=1, routed)           1.235     0.192    adc_discr_iface_gen[13].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[6]
    SLICE_X84Y37         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.593    -0.799    adc_discr_iface_gen[13].ADC_DISCR_CHAN/clk_out1
    SLICE_X84Y37         FDRE                                         r  adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[6]/C
                         clock pessimism             -0.131    -0.930    
                         clock uncertainty            0.646    -0.284    
    SLICE_X84Y37         FDRE (Hold_fdre_C_D)         0.187    -0.097    adc_discr_iface_gen[13].ADC_DISCR_CHAN/discr_bits_reg[6]
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[7].ADC_DISCR_CHAN/discr_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.304ns (19.539%)  route 1.252ns (80.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -1.379ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.478    -1.379    adc_discr_iface_gen[7].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y43         FDRE                                         r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y43         FDRE (Prop_fdre_C_Q)         0.304    -1.075 r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg[5]/Q
                         net (fo=1, routed)           1.252     0.177    adc_discr_iface_gen[7].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[5]
    SLICE_X85Y45         FDRE                                         r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/discr_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.597    -0.795    adc_discr_iface_gen[7].ADC_DISCR_CHAN/clk_out1
    SLICE_X85Y45         FDRE                                         r  adc_discr_iface_gen[7].ADC_DISCR_CHAN/discr_bits_reg[5]/C
                         clock pessimism             -0.131    -0.926    
                         clock uncertainty            0.646    -0.280    
    SLICE_X85Y45         FDRE (Hold_fdre_C_D)         0.162    -0.118    adc_discr_iface_gen[7].ADC_DISCR_CHAN/discr_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[3].ADC_DISCR_CHAN/discr_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_lclk_adcclk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_lclk_adcclk_wiz rise@0.000ns - clk_out3_idelay_discr_clk_wiz rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.304ns (19.112%)  route 1.287ns (80.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     1.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068    -4.305 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371    -2.934    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.857 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.472    -1.385    adc_discr_iface_gen[3].ADC_DISCR_CHAN/clk_out3
    SLICE_X85Y34         FDRE                                         r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y34         FDRE (Prop_fdre_C_Q)         0.304    -1.081 r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg[7]/Q
                         net (fo=1, routed)           1.287     0.205    adc_discr_iface_gen[3].ADC_DISCR_CHAN/i_discr_bits_1_reg_n_0_[7]
    SLICE_X80Y34         FDRE                                         r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/discr_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.587    -0.805    adc_discr_iface_gen[3].ADC_DISCR_CHAN/clk_out1
    SLICE_X80Y34         FDRE                                         r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/discr_bits_reg[7]/C
                         clock pessimism             -0.131    -0.936    
                         clock uncertainty            0.646    -0.290    
    SLICE_X80Y34         FDRE (Hold_fdre_C_D)         0.191    -0.099    adc_discr_iface_gen[3].ADC_DISCR_CHAN/discr_bits_reg[7]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.304    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_lclk_adcclk_wiz
  To Clock:  clk_out3_idelay_discr_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        2.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 0.433ns (9.390%)  route 4.178ns (90.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.380    -1.012    XDOM_0/clk_out1
    SLICE_X34Y92         FDRE                                         r  XDOM_0/discr_io_reset_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.433    -0.579 r  XDOM_0/discr_io_reset_reg[22]/Q
                         net (fo=2, routed)           4.178     3.599    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y6          ISERDESE2                                    r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.479     6.622    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y6          ISERDESE2                                    r  adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.753    
                         clock uncertainty           -0.646     6.107    
    ILOGIC_X1Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.601    adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.601    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.433ns (10.479%)  route 3.699ns (89.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 6.621 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.380    -1.012    XDOM_0/clk_out1
    SLICE_X34Y92         FDRE                                         r  XDOM_0/discr_io_reset_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.433    -0.579 r  XDOM_0/discr_io_reset_reg[19]/Q
                         net (fo=2, routed)           3.699     3.120    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y8          ISERDESE2                                    r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.478     6.621    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y8          ISERDESE2                                    r  adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.752    
                         clock uncertainty           -0.646     6.106    
    ILOGIC_X1Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.600    adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.600    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.379ns (9.268%)  route 3.711ns (90.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.372    -1.020    XDOM_0/clk_out1
    SLICE_X39Y84         FDRE                                         r  XDOM_0/discr_io_reset_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.379    -0.641 r  XDOM_0/discr_io_reset_reg[18]/Q
                         net (fo=2, routed)           3.711     3.069    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y4          ISERDESE2                                    r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.479     6.622    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y4          ISERDESE2                                    r  adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.753    
                         clock uncertainty           -0.646     6.107    
    ILOGIC_X1Y4          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.601    adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.601    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.560ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.433ns (10.700%)  route 3.614ns (89.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 6.616 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.380    -1.012    XDOM_0/clk_out1
    SLICE_X34Y92         FDRE                                         r  XDOM_0/discr_io_reset_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.433    -0.579 r  XDOM_0/discr_io_reset_reg[16]/Q
                         net (fo=2, routed)           3.614     3.035    adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y16         ISERDESE2                                    r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.473     6.616    adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y16         ISERDESE2                                    r  adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.747    
                         clock uncertainty           -0.646     6.101    
    ILOGIC_X1Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.595    adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.595    
                         arrival time                          -3.035    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.379ns (9.413%)  route 3.647ns (90.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 6.622 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.367    -1.025    XDOM_0/clk_out1
    SLICE_X41Y79         FDRE                                         r  XDOM_0/discr_io_reset_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.379    -0.646 r  XDOM_0/discr_io_reset_reg[23]/Q
                         net (fo=2, routed)           3.647     3.001    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y2          ISERDESE2                                    r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.479     6.622    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y2          ISERDESE2                                    r  adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.753    
                         clock uncertainty           -0.646     6.107    
    ILOGIC_X1Y2          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.601    adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.601    
                         arrival time                          -3.001    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.379ns (10.169%)  route 3.348ns (89.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 6.620 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.367    -1.025    XDOM_0/clk_out1
    SLICE_X41Y79         FDRE                                         r  XDOM_0/discr_io_reset_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y79         FDRE (Prop_fdre_C_Q)         0.379    -0.646 r  XDOM_0/discr_io_reset_reg[21]/Q
                         net (fo=2, routed)           3.348     2.702    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y10         ISERDESE2                                    r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.477     6.620    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y10         ISERDESE2                                    r  adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.751    
                         clock uncertainty           -0.646     6.105    
    ILOGIC_X1Y10         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.599    adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.599    
                         arrival time                          -2.702    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.379ns (10.202%)  route 3.336ns (89.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 6.619 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.372    -1.020    XDOM_0/clk_out1
    SLICE_X39Y84         FDRE                                         r  XDOM_0/discr_io_reset_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.379    -0.641 r  XDOM_0/discr_io_reset_reg[20]/Q
                         net (fo=2, routed)           3.336     2.695    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y12         ISERDESE2                                    r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.476     6.619    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y12         ISERDESE2                                    r  adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.750    
                         clock uncertainty           -0.646     6.104    
    ILOGIC_X1Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.598    adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.598    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.379ns (10.379%)  route 3.272ns (89.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 6.613 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.012ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.380    -1.012    XDOM_0/clk_out1
    SLICE_X39Y94         FDRE                                         r  XDOM_0/discr_io_reset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.379    -0.633 r  XDOM_0/discr_io_reset_reg[6]/Q
                         net (fo=2, routed)           3.272     2.639    adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y30         ISERDESE2                                    r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.470     6.613    adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y30         ISERDESE2                                    r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.744    
                         clock uncertainty           -0.646     6.098    
    ILOGIC_X1Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.592    adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.592    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.433ns (12.025%)  route 3.168ns (87.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 6.617 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.358    -1.034    XDOM_0/clk_out1
    SLICE_X50Y84         FDRE                                         r  XDOM_0/discr_io_reset_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.433    -0.601 r  XDOM_0/discr_io_reset_reg[14]/Q
                         net (fo=2, routed)           3.168     2.567    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y14         ISERDESE2                                    r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.474     6.617    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y14         ISERDESE2                                    r  adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.748    
                         clock uncertainty           -0.646     6.102    
    ILOGIC_X1Y14         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.596    adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.596    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 XDOM_0/discr_io_reset_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_idelay_discr_clk_wiz rise@8.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.379ns (10.630%)  route 3.186ns (89.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 6.614 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.155     2.045    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.231    -4.186 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -2.473    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.392 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.368    -1.024    XDOM_0/clk_out1
    SLICE_X45Y83         FDRE                                         r  XDOM_0/discr_io_reset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.379    -0.645 r  XDOM_0/discr_io_reset_reg[15]/Q
                         net (fo=2, routed)           3.186     2.541    adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/io_reset
    ILOGIC_X1Y18         ISERDESE2                                    r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      8.000     8.000 r  
    K7                                                0.000     8.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     8.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     8.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.004     9.763    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.068     3.695 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.371     5.066    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.143 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.471     6.614    adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y18         ISERDESE2                                    r  adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism              0.131     6.745    
                         clock uncertainty           -0.646     6.099    
    ILOGIC_X1Y18         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.506     5.593    adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          5.593    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  3.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.388ns (29.267%)  route 0.938ns (70.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.078ns
    Source Clock Delay      (SCD):    -1.533ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.264    -1.533    XDOM_0/clk_out1
    SLICE_X40Y89         FDRE                                         r  XDOM_0/pulser_width_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.304    -1.229 r  XDOM_0/pulser_width_reg[12]/Q
                         net (fo=2, routed)           0.938    -0.292    PULSER_0/PEDGE_TRIG/Q[12]
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.084    -0.208 r  PULSER_0/PEDGE_TRIG/cnt[12]_i_1__26/O
                         net (fo=1, routed)           0.000    -0.208    PULSER_0/cnt[12]
    SLICE_X40Y90         FDRE                                         r  PULSER_0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.378    -1.078    PULSER_0/clk_out3
    SLICE_X40Y90         FDRE                                         r  PULSER_0/cnt_reg[12]/C
                         clock pessimism             -0.131    -1.209    
                         clock uncertainty            0.646    -0.563    
    SLICE_X40Y90         FDRE (Hold_fdre_C_D)         0.222    -0.341    PULSER_0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.304ns (21.264%)  route 1.126ns (78.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -1.395ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.402    -1.395    XDOM_0/clk_out1
    SLICE_X45Y46         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDRE (Prop_fdre_C_Q)         0.304    -1.091 r  XDOM_0/discr_bitslip_1_reg[1]/Q
                         net (fo=1, routed)           1.126     0.035    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y46         ISERDESE2                                    r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.599    -0.857    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y46         ISERDESE2                                    r  adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.988    
                         clock uncertainty            0.646    -0.342    
    ILOGIC_X1Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.195    adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.547ns  (logic 0.304ns (19.656%)  route 1.243ns (80.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -1.395ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.402    -1.395    XDOM_0/clk_out1
    SLICE_X45Y44         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.304    -1.091 r  XDOM_0/discr_bitslip_1_reg[0]/Q
                         net (fo=1, routed)           1.243     0.152    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y48         ISERDESE2                                    r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.599    -0.857    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y48         ISERDESE2                                    r  adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.988    
                         clock uncertainty            0.646    -0.342    
    ILOGIC_X1Y48         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.195    adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.431ns (25.482%)  route 1.260ns (74.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.265    -1.532    XDOM_0/clk_out1
    SLICE_X38Y91         FDRE                                         r  XDOM_0/pulser_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.347    -1.185 r  XDOM_0/pulser_width_reg[3]/Q
                         net (fo=2, routed)           1.260     0.075    PULSER_0/PEDGE_TRIG/Q[3]
    SLICE_X38Y88         LUT6 (Prop_lut6_I3_O)        0.084     0.159 r  PULSER_0/PEDGE_TRIG/cnt[3]_i_1__50/O
                         net (fo=1, routed)           0.000     0.159    PULSER_0/cnt[3]
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.376    -1.080    PULSER_0/clk_out3
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[3]/C
                         clock pessimism             -0.131    -1.211    
                         clock uncertainty            0.646    -0.565    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.275    -0.290    PULSER_0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.304ns (18.455%)  route 1.343ns (81.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -1.395ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.402    -1.395    XDOM_0/clk_out1
    SLICE_X33Y34         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.304    -1.091 r  XDOM_0/discr_bitslip_1_reg[3]/Q
                         net (fo=1, routed)           1.343     0.252    adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y34         ISERDESE2                                    r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.591    -0.865    adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y34         ISERDESE2                                    r  adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.996    
                         clock uncertainty            0.646    -0.350    
    ILOGIC_X1Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.203    adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_io_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.141ns (11.497%)  route 1.085ns (88.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.187     0.187 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.659    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.538    -1.878 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.662    -1.216    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.190 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       0.565    -0.625    XDOM_0/clk_out1
    SLICE_X39Y90         FDRE                                         r  XDOM_0/pulser_io_rst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  XDOM_0/pulser_io_rst_reg[0]/Q
                         net (fo=2, routed)           1.085     0.601    PULSER_0/AFE_OUT/inst/io_reset
    OLOGIC_X1Y78         OSERDESE2                                    r  PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.376     0.376 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.856    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.153    -2.297 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -1.758    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         0.857    -0.872    PULSER_0/AFE_OUT/inst/clk_div_in
    OLOGIC_X1Y78         OSERDESE2                                    r  PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master/CLKDIV
                         clock pessimism             -0.189    -1.061    
                         clock uncertainty            0.646    -0.415    
    OLOGIC_X1Y78         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.144    PULSER_0/AFE_OUT/inst/pins[0].oserdese2_master
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.304ns (18.350%)  route 1.353ns (81.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -1.397ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.400    -1.397    XDOM_0/clk_out1
    SLICE_X31Y31         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.304    -1.093 r  XDOM_0/discr_bitslip_1_reg[6]/Q
                         net (fo=1, routed)           1.353     0.260    adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y30         ISERDESE2                                    r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.587    -0.869    adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y30         ISERDESE2                                    r  adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -1.000    
                         clock uncertainty            0.646    -0.354    
    ILOGIC_X1Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.207    adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.388ns (22.509%)  route 1.336ns (77.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.079ns
    Source Clock Delay      (SCD):    -1.531ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.266    -1.531    XDOM_0/clk_out1
    SLICE_X37Y88         FDRE                                         r  XDOM_0/pulser_width_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.304    -1.227 r  XDOM_0/pulser_width_reg[8]/Q
                         net (fo=2, routed)           1.336     0.109    PULSER_0/PEDGE_TRIG/Q[8]
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.084     0.193 r  PULSER_0/PEDGE_TRIG/cnt[8]_i_1__26/O
                         net (fo=1, routed)           0.000     0.193    PULSER_0/cnt[8]
    SLICE_X38Y89         FDRE                                         r  PULSER_0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.377    -1.079    PULSER_0/clk_out3
    SLICE_X38Y89         FDRE                                         r  PULSER_0/cnt_reg[8]/C
                         clock pessimism             -0.131    -1.210    
                         clock uncertainty            0.646    -0.564    
    SLICE_X38Y89         FDRE (Hold_fdre_C_D)         0.275    -0.289    PULSER_0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 XDOM_0/pulser_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            PULSER_0/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.431ns (25.021%)  route 1.292ns (74.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.080ns
    Source Clock Delay      (SCD):    -1.531ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.266    -1.531    XDOM_0/clk_out1
    SLICE_X38Y92         FDRE                                         r  XDOM_0/pulser_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.347    -1.184 r  XDOM_0/pulser_width_reg[2]/Q
                         net (fo=2, routed)           1.292     0.107    PULSER_0/PEDGE_TRIG/Q[2]
    SLICE_X38Y88         LUT6 (Prop_lut6_I3_O)        0.084     0.191 r  PULSER_0/PEDGE_TRIG/cnt[2]_i_1__50/O
                         net (fo=1, routed)           0.000     0.191    PULSER_0/cnt[2]
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.376    -1.080    PULSER_0/clk_out3
    SLICE_X38Y88         FDRE                                         r  PULSER_0/cnt_reg[2]/C
                         clock pessimism             -0.131    -1.211    
                         clock uncertainty            0.646    -0.565    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.271    -0.294    PULSER_0/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 XDOM_0/discr_bitslip_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_lclk_adcclk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out3_idelay_discr_clk_wiz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_idelay_discr_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_idelay_discr_clk_wiz rise@0.000ns - clk_out1_lclk_adcclk_wiz rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.347ns (20.428%)  route 1.352ns (79.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.434ns
    Phase Error              (PE):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_lclk_adcclk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.759     0.759 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.090     1.849    LCLK_ADCCLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.353    -4.504 r  LCLK_ADCCLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -2.874    LCLK_ADCCLK_WIZ_0/inst/clk_out1_lclk_adcclk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.797 r  LCLK_ADCCLK_WIZ_0/inst/clkout1_buf/O
                         net (fo=23803, routed)       1.408    -1.389    XDOM_0/clk_out1
    SLICE_X30Y43         FDRE                                         r  XDOM_0/discr_bitslip_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.347    -1.042 r  XDOM_0/discr_bitslip_1_reg[2]/Q
                         net (fo=1, routed)           1.352     0.310    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/bitslip[0]
    ILOGIC_X1Y44         ISERDESE2                                    r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_idelay_discr_clk_wiz rise edge)
                                                      0.000     0.000 r  
    K7                                                0.000     0.000 r  QOSC_CLK_P1V8 (IN)
                         net (fo=0)                   0.000     0.000    QOSC_CLK_P1V8
    K7                   IBUF (Prop_ibuf_I_O)         0.890     0.890 r  QOSC_CLK_P1V8_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.955    IDELAY_DISCR_CLK_WIZ_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.932    -3.977 r  IDELAY_DISCR_CLK_WIZ_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.440    -2.537    IDELAY_DISCR_CLK_WIZ_0/inst/clk_out3_idelay_discr_clk_wiz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    -2.456 r  IDELAY_DISCR_CLK_WIZ_0/inst/clkout3_buf/O
                         net (fo=245, routed)         1.599    -0.857    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/clk_div_in
    ILOGIC_X1Y44         ISERDESE2                                    r  adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master/CLKDIV
                         clock pessimism             -0.131    -0.988    
                         clock uncertainty            0.646    -0.342    
    ILOGIC_X1Y44         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.147    -0.195    adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst/pins[0].iserdese2_master
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.505    





