#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May  9 15:59:36 2024
# Process ID: 13580
# Current directory: C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1
# Command line: vivado.exe -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/CPU.vds
# Journal file: C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20256 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 343.223 ; gain = 101.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:1]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/viadao/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [D:/viadao/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (2#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-13580-Sigma/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (3#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-13580-Sigma/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'IFetch' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/IFetch.v:1]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (4#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/IFetch.v:1]
INFO: [Synth 8-638] synthesizing module 'programrom' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/m_inst.v:1]
INFO: [Synth 8-638] synthesizing module 'prgrom' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-13580-Sigma/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (5#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-13580-Sigma/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'programrom' (6#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/m_inst.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'rom_adr_i' does not match port width (14) of module 'programrom' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:40]
WARNING: [Synth 8-689] width (32) of port connection 'upg_adr_i' does not match port width (14) of module 'programrom' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:45]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/controller.v:1]
INFO: [Synth 8-256] done synthesizing module 'controller' (7#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/controller.v:1]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'Immi' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/Immi.v:2]
INFO: [Synth 8-256] done synthesizing module 'Immi' (8#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/Immi.v:2]
WARNING: [Synth 8-151] case item 7'b0110111 is unreachable [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:54]
INFO: [Synth 8-256] done synthesizing module 'decoder' (9#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:16]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:13]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:26]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/dmemory32.v:1]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-13580-Sigma/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (11#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-13580-Sigma/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (12#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/dmemory32.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'ram_adr_i' does not match port width (14) of module 'dmemory32' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:54]
WARNING: [Synth 8-689] width (32) of port connection 'upg_adr_i' does not match port width (14) of module 'dmemory32' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:60]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/MemOrIO.v:1]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (13#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/MemOrIO.v:1]
INFO: [Synth 8-638] synthesizing module 'ioread' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ioread.v:4]
INFO: [Synth 8-256] done synthesizing module 'ioread' (14#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ioread.v:4]
WARNING: [Synth 8-689] width (16) of port connection 'ioread_data_switch' does not match port width (8) of module 'ioread' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:64]
WARNING: [Synth 8-689] width (16) of port connection 'ioread_data' does not match port width (8) of module 'ioread' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:64]
INFO: [Synth 8-638] synthesizing module 'leds' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/leds.v:4]
INFO: [Synth 8-256] done synthesizing module 'leds' (15#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/leds.v:4]
WARNING: [Synth 8-689] width (2) of port connection 'ledaddr' does not match port width (3) of module 'leds' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:65]
INFO: [Synth 8-638] synthesizing module 'seven_segment_tube' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/seven_segment_tube.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/seven_segment_tube.v:42]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_tube' (16#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/seven_segment_tube.v:23]
INFO: [Synth 8-638] synthesizing module 'switches' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/switches.v:23]
INFO: [Synth 8-256] done synthesizing module 'switches' (17#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/switches.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'addr' does not match port width (3) of module 'switches' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:67]
WARNING: [Synth 8-3848] Net tx in module/entity CPU does not have driver. [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:10]
WARNING: [Synth 8-3848] Net addr in module/entity CPU does not have driver. [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:13]
INFO: [Synth 8-256] done synthesizing module 'CPU' (18#1) [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:1]
WARNING: [Synth 8-3331] design switches has unconnected port button4[3]
WARNING: [Synth 8-3331] design switches has unconnected port button4[1]
WARNING: [Synth 8-3331] design switches has unconnected port button4[0]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[31]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[30]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[29]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[28]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[27]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[26]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[25]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[24]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[23]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[22]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[21]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[20]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[19]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[18]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[17]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[16]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[15]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[14]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[13]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[12]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[11]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[10]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[9]
WARNING: [Synth 8-3331] design leds has unconnected port ledwdata[8]
WARNING: [Synth 8-3331] design decoder has unconnected port rst_n
WARNING: [Synth 8-3331] design controller has unconnected port inst[31]
WARNING: [Synth 8-3331] design controller has unconnected port inst[30]
WARNING: [Synth 8-3331] design controller has unconnected port inst[29]
WARNING: [Synth 8-3331] design controller has unconnected port inst[28]
WARNING: [Synth 8-3331] design controller has unconnected port inst[27]
WARNING: [Synth 8-3331] design controller has unconnected port inst[26]
WARNING: [Synth 8-3331] design controller has unconnected port inst[25]
WARNING: [Synth 8-3331] design controller has unconnected port inst[24]
WARNING: [Synth 8-3331] design controller has unconnected port inst[23]
WARNING: [Synth 8-3331] design controller has unconnected port inst[22]
WARNING: [Synth 8-3331] design controller has unconnected port inst[21]
WARNING: [Synth 8-3331] design controller has unconnected port inst[20]
WARNING: [Synth 8-3331] design controller has unconnected port inst[19]
WARNING: [Synth 8-3331] design controller has unconnected port inst[18]
WARNING: [Synth 8-3331] design controller has unconnected port inst[17]
WARNING: [Synth 8-3331] design controller has unconnected port inst[16]
WARNING: [Synth 8-3331] design controller has unconnected port inst[15]
WARNING: [Synth 8-3331] design controller has unconnected port inst[14]
WARNING: [Synth 8-3331] design controller has unconnected port inst[13]
WARNING: [Synth 8-3331] design controller has unconnected port inst[12]
WARNING: [Synth 8-3331] design controller has unconnected port inst[11]
WARNING: [Synth 8-3331] design controller has unconnected port inst[10]
WARNING: [Synth 8-3331] design controller has unconnected port inst[9]
WARNING: [Synth 8-3331] design controller has unconnected port inst[8]
WARNING: [Synth 8-3331] design controller has unconnected port inst[7]
WARNING: [Synth 8-3331] design IFetch has unconnected port imm[31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 395.500 ; gain = 153.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin umem:ram_adr_i[13] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:ram_adr_i[12] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:ram_adr_i[11] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:ram_adr_i[10] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:ram_adr_i[9] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:ram_adr_i[8] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:ram_adr_i[7] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:ram_adr_i[6] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:ram_adr_i[5] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:ram_adr_i[4] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:ram_adr_i[3] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:ram_adr_i[2] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:ram_adr_i[1] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:ram_adr_i[0] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:upg_wen_i to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:upg_adr_i[13] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:upg_adr_i[12] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:upg_adr_i[11] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:upg_adr_i[10] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:upg_adr_i[9] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:upg_adr_i[8] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:upg_adr_i[7] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:upg_adr_i[6] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:upg_adr_i[5] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:upg_adr_i[4] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:upg_adr_i[3] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:upg_adr_i[2] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:upg_adr_i[1] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
WARNING: [Synth 8-3295] tying undriven pin umem:upg_adr_i[0] to constant 0 [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/CPU.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 395.500 ; gain = 153.531
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-13580-Sigma/dcp3/prgrom_in_context.xdc] for cell 'nolabel_line38/instmem'
Finished Parsing XDC File [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-13580-Sigma/dcp3/prgrom_in_context.xdc] for cell 'nolabel_line38/instmem'
Parsing XDC File [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-13580-Sigma/dcp4/RAM_in_context.xdc] for cell 'umem/ram'
Finished Parsing XDC File [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-13580-Sigma/dcp4/RAM_in_context.xdc] for cell 'umem/ram'
Parsing XDC File [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-13580-Sigma/dcp5/cpuclk_in_context.xdc] for cell 'uclk'
Finished Parsing XDC File [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-13580-Sigma/dcp5/cpuclk_in_context.xdc] for cell 'uclk'
Parsing XDC File [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 731.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 731.047 ; gain = 489.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 731.047 ; gain = 489.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for fpga_clk. (constraint file  C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-13580-Sigma/dcp5/cpuclk_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fpga_clk. (constraint file  C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/.Xil/Vivado-13580-Sigma/dcp5/cpuclk_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for nolabel_line38/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for umem/ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 731.047 ; gain = 489.078
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tube_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element PC_reg was removed.  [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/IFetch.v:10]
INFO: [Synth 8-5546] ROM "lw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "J" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:26]
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ALUControl" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUResult" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'state1_reg[3:0]' into 'state2_reg[3:0]' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/seven_segment_tube.v:34]
WARNING: [Synth 8-6014] Unused sequential element state1_reg was removed.  [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/seven_segment_tube.v:34]
INFO: [Synth 8-5546] ROM "tub_control1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'ALUControl_reg' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ALU.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'ioread_data_reg' [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/ioread.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 731.047 ; gain = 489.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   9 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IFetch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module programrom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Immi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module dmemory32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MemOrIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module leds 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module seven_segment_tube 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module switches 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uswitch/switchData_reg was removed.  [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/switches.v:34]
INFO: [Synth 8-5545] ROM "tube_clock/count3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tube_clock/tube_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "uctrl/ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uctrl/B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uctrl/sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uctrl/J" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uctrl/R" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "uALU/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tube_tb/tub_control1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element uif/PC_reg was removed.  [C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.srcs/sources_1/new/IFetch.v:10]
WARNING: [Synth 8-115] binding instance 'i_8' in module 'partition' to reference 'logic__165' which has no pins
WARNING: [Synth 8-3331] design CPU has unconnected port switch16[15]
WARNING: [Synth 8-3331] design CPU has unconnected port switch16[14]
WARNING: [Synth 8-3331] design CPU has unconnected port switch16[13]
WARNING: [Synth 8-3331] design CPU has unconnected port switch16[12]
WARNING: [Synth 8-3331] design CPU has unconnected port switch16[11]
WARNING: [Synth 8-3331] design CPU has unconnected port switch16[10]
WARNING: [Synth 8-3331] design CPU has unconnected port switch16[9]
WARNING: [Synth 8-3331] design CPU has unconnected port switch16[8]
WARNING: [Synth 8-3331] design CPU has unconnected port button4[3]
WARNING: [Synth 8-3331] design CPU has unconnected port button4[2]
WARNING: [Synth 8-3331] design CPU has unconnected port button4[1]
WARNING: [Synth 8-3331] design CPU has unconnected port button4[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uALU/ALUControl_reg[3] )
INFO: [Synth 8-3886] merging instance 'tube_tb/tub_control2_reg[0]' (FDE) to 'tube_tb/tub_control1_reg[0]'
INFO: [Synth 8-3886] merging instance 'tube_tb/tub_control2_reg[2]' (FDE) to 'tube_tb/tub_control2_reg[4]'
INFO: [Synth 8-3886] merging instance 'tube_tb/tub_control2_reg[5]' (FDE) to 'tube_tb/tub_control1_reg[7]'
INFO: [Synth 8-3886] merging instance 'tube_tb/tub_control2_reg[7]' (FDE) to 'tube_tb/tub_control1_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tube_tb/tub_control1_reg[0] )
INFO: [Synth 8-3886] merging instance 'tube_tb/tub_control1_reg[1]' (FDE) to 'tube_tb/tub_control1_reg[6]'
INFO: [Synth 8-3886] merging instance 'tube_tb/tub_control1_reg[4]' (FDE) to 'tube_tb/tub_control1_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tube_tb/tub_control1_reg[6] )
WARNING: [Synth 8-3332] Sequential element (uALU/ALUControl_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uif/PC_reg[31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (tube_tb/tub_control1_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (tube_tb/tub_control1_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uior/ioread_data_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uior/ioread_data_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uior/ioread_data_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uior/ioread_data_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uior/ioread_data_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uior/ioread_data_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uior/ioread_data_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (uior/ioread_data_reg[0]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 731.047 ; gain = 489.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+-----------+----------------------+---------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------+-----------+----------------------+---------------+
|CPU         | udcd/register_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+-------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'uclk/clk_out1' to pin 'uclk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'uclk/clk_out2' to pin 'uclk/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 731.047 ; gain = 489.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 752.320 ; gain = 510.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------+-----------+----------------------+---------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------+-----------+----------------------+---------------+
|CPU         | udcd/register_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+-------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 761.230 ; gain = 519.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 761.230 ; gain = 519.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 761.230 ; gain = 519.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 761.230 ; gain = 519.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 761.230 ; gain = 519.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 761.230 ; gain = 519.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 761.230 ; gain = 519.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |prgrom        |         1|
|3     |RAM           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM    |     1|
|2     |cpuclk |     1|
|3     |prgrom |     1|
|4     |BUFG   |     2|
|5     |CARRY4 |    20|
|6     |LUT1   |     4|
|7     |LUT2   |    79|
|8     |LUT3   |     7|
|9     |LUT4   |    78|
|10    |LUT5   |    55|
|11    |LUT6   |    89|
|12    |RAM32M |    12|
|13    |FDCE   |    16|
|14    |FDRE   |    57|
|15    |FDSE   |     3|
|16    |LD     |    35|
|17    |IBUF   |     3|
|18    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------------+------+
|      |Instance         |Module             |Cells |
+------+-----------------+-------------------+------+
|1     |top              |                   |   567|
|2     |  nolabel_line38 |programrom         |   229|
|3     |  tube_clock     |clock_divider      |    52|
|4     |  tube_tb        |seven_segment_tube |    19|
|5     |  uALU           |ALU                |   105|
|6     |  udcd           |decoder            |    12|
|7     |  uif            |IFetch             |    18|
|8     |  uled           |leds               |    17|
|9     |  umem           |dmemory32          |    65|
+------+-----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 761.230 ; gain = 519.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 761.230 ; gain = 183.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 761.230 ; gain = 519.262
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  LD => LDCE: 35 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 761.230 ; gain = 530.781
INFO: [Common 17-1381] The checkpoint 'C:/Users/86153/Desktop/cpu2/CS202-SpringProject/Project/Lab9.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 761.230 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May  9 16:00:02 2024...
