// Seed: 1240986146
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2
    , id_4
);
  tri1 id_5 = 1;
  assign module_1._id_1 = 0;
  wire id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd87,
    parameter id_2 = 32'd57,
    parameter id_4 = 32'd36
) (
    input uwire id_0,
    input tri0  _id_1,
    input wire  _id_2
);
  logic _id_4;
  logic [7:0][1 : id_2] id_5;
  always if (1) id_5[id_4] = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  wire [1 'h0 : id_1] id_6, id_7;
endmodule
