#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5581b9da0af0 .scope module, "DataMemory_tb" "DataMemory_tb" 2 4;
 .timescale -9 -12;
v0x5581b9dc2010_0 .var "MemRead", 0 0;
v0x5581b9dc20d0_0 .var "MemWrite", 0 0;
v0x5581b9dc21a0_0 .var "address", 63 0;
v0x5581b9dc22a0_0 .var "clk", 0 0;
v0x5581b9dc2370_0 .var/i "i", 31 0;
v0x5581b9dc2410_0 .net "readData", 63 0, v0x5581b9dc1bf0_0;  1 drivers
v0x5581b9dc24b0_0 .var "reset", 0 0;
v0x5581b9dc2580_0 .var "writeData", 63 0;
S_0x5581b9da0c80 .scope task, "print_memory" "print_memory" 2 31, 2 31 0, S_0x5581b9da0af0;
 .timescale -9 -12;
TD_DataMemory_tb.print_memory ;
    %vpi_call 2 33 "$display", "\012Current Memory State:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5581b9dc2370_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5581b9dc2370_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5581b9dc2370_0;
    %pad/s 64;
    %muli 8, 0, 64;
    %store/vec4 v0x5581b9dc21a0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581b9dc2010_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 38 "$display", "Memory[%0d] = %d", v0x5581b9dc2370_0, v0x5581b9dc2410_0 {0 0 0};
    %load/vec4 v0x5581b9dc2370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5581b9dc2370_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581b9dc2010_0, 0, 1;
    %end;
S_0x5581b9da0e10 .scope module, "uut" "DataMemory" 2 15, 3 1 0, S_0x5581b9da0af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "address";
    .port_info 3 /INPUT 64 "writeData";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 1 "MemRead";
    .port_info 6 /OUTPUT 64 "readData";
L_0x5581b9d92170 .functor AND 1, L_0x5581b9dd26e0, L_0x5581b9dd28f0, C4<1>, C4<1>;
v0x5581b9d62cf0_0 .net "MemRead", 0 0, v0x5581b9dc2010_0;  1 drivers
v0x5581b9dc13a0_0 .net "MemWrite", 0 0, v0x5581b9dc20d0_0;  1 drivers
L_0x7f570a146018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x5581b9dc1460_0 .net/2u *"_ivl_0", 63 0, L_0x7f570a146018;  1 drivers
v0x5581b9dc1520_0 .net *"_ivl_2", 0 0, L_0x5581b9dd26e0;  1 drivers
v0x5581b9dc15e0_0 .net *"_ivl_5", 2 0, L_0x5581b9dd2850;  1 drivers
L_0x7f570a146060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5581b9dc1710_0 .net/2u *"_ivl_6", 2 0, L_0x7f570a146060;  1 drivers
v0x5581b9dc17f0_0 .net *"_ivl_8", 0 0, L_0x5581b9dd28f0;  1 drivers
v0x5581b9dc18b0_0 .net "address", 63 0, v0x5581b9dc21a0_0;  1 drivers
v0x5581b9dc1990_0 .net "clk", 0 0, v0x5581b9dc22a0_0;  1 drivers
v0x5581b9dc1a50_0 .var/i "i", 31 0;
v0x5581b9dc1b30 .array "memory", 31 0, 63 0;
v0x5581b9dc1bf0_0 .var "readData", 63 0;
v0x5581b9dc1cd0_0 .net "reset", 0 0, v0x5581b9dc24b0_0;  1 drivers
v0x5581b9dc1d90_0 .net "valid_address", 0 0, L_0x5581b9d92170;  1 drivers
v0x5581b9dc1e50_0 .net "writeData", 63 0, v0x5581b9dc2580_0;  1 drivers
E_0x5581b9d9be70 .event posedge, v0x5581b9dc1990_0;
E_0x5581b9d9c7f0 .event posedge, v0x5581b9dc1cd0_0, v0x5581b9dc1990_0;
L_0x5581b9dd26e0 .cmp/gt 64, L_0x7f570a146018, v0x5581b9dc21a0_0;
L_0x5581b9dd2850 .part v0x5581b9dc21a0_0, 0, 3;
L_0x5581b9dd28f0 .cmp/eq 3, L_0x5581b9dd2850, L_0x7f570a146060;
    .scope S_0x5581b9da0e10;
T_1 ;
    %wait E_0x5581b9d9c7f0;
    %load/vec4 v0x5581b9dc1cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5581b9dc1a50_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5581b9dc1a50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5581b9dc1a50_0;
    %pad/s 64;
    %ix/getv/s 3, v0x5581b9dc1a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581b9dc1b30, 0, 4;
    %load/vec4 v0x5581b9dc1a50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5581b9dc1a50_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5581b9dc13a0_0;
    %load/vec4 v0x5581b9dc1d90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5581b9dc1e50_0;
    %load/vec4 v0x5581b9dc18b0_0;
    %parti/s 6, 3, 3;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5581b9dc1b30, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5581b9da0e10;
T_2 ;
    %wait E_0x5581b9d9be70;
    %load/vec4 v0x5581b9d62cf0_0;
    %load/vec4 v0x5581b9dc1d90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5581b9dc18b0_0;
    %parti/s 6, 3, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5581b9dc1b30, 4;
    %assign/vec4 v0x5581b9dc1bf0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5581b9dc1bf0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5581b9da0af0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x5581b9dc22a0_0;
    %inv;
    %store/vec4 v0x5581b9dc22a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5581b9da0af0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581b9dc22a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581b9dc24b0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5581b9dc21a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5581b9dc2580_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581b9dc20d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581b9dc2010_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581b9dc24b0_0, 0, 1;
    %fork TD_DataMemory_tb.print_memory, S_0x5581b9da0c80;
    %join;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5581b9dc21a0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581b9dc2010_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 63 "$display", "\012Read Address: %d, Data: %d", v0x5581b9dc21a0_0, v0x5581b9dc2410_0 {0 0 0};
    %fork TD_DataMemory_tb.print_memory, S_0x5581b9da0c80;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581b9dc2010_0, 0, 1;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x5581b9dc21a0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581b9dc2010_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 70 "$display", "\012Read Address: %d, Data: %d", v0x5581b9dc21a0_0, v0x5581b9dc2410_0 {0 0 0};
    %fork TD_DataMemory_tb.print_memory, S_0x5581b9da0c80;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581b9dc2010_0, 0, 1;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x5581b9dc21a0_0, 0, 64;
    %pushi/vec4 3735928559, 0, 32;
    %concati/vec4 3405691582, 0, 32;
    %store/vec4 v0x5581b9dc2580_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581b9dc20d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581b9dc20d0_0, 0, 1;
    %vpi_call 2 80 "$display", "\012Written Data %d at Address: %d", v0x5581b9dc2580_0, v0x5581b9dc21a0_0 {0 0 0};
    %fork TD_DataMemory_tb.print_memory, S_0x5581b9da0c80;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581b9dc2010_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 86 "$display", "\012Read Address: %d, Data: %d", v0x5581b9dc21a0_0, v0x5581b9dc2410_0 {0 0 0};
    %fork TD_DataMemory_tb.print_memory, S_0x5581b9da0c80;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581b9dc2010_0, 0, 1;
    %pushi/vec4 4, 0, 64;
    %store/vec4 v0x5581b9dc21a0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5581b9dc2010_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 94 "$display", "\012Read Invalid Address: %d, Data: %d (should be 0)", v0x5581b9dc21a0_0, v0x5581b9dc2410_0 {0 0 0};
    %fork TD_DataMemory_tb.print_memory, S_0x5581b9da0c80;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5581b9dc2010_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 100 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tedtingmem.v";
    "./mem.v";
