QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
Start time: 16:12:53 on Jan 12,2025
vcover report logs/full_test.ucdb -details 
Coverage Report by file with details

=================================================================================
=== File: rtl/MultiPortMemoryController.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           42        39         3      92.8

================================Statement Details================================

Statement Coverage for file rtl/MultiPortMemoryController.sv --

    1                                                module MultiPortMemoryController(clk,rst_n,req_1,req_2,rw_1,rw_2,addr_1,addr_2,data_in_1,data_in_2,grant_1,grant_2,data_out_1,data_out_2,mem_addr,mem_rw,mem_data_in,mem_data_out);
    2                                                		input clk , rst_n;
    3                                                		input req_1,req_2; 
    4                                                		input  rw_1,rw_2;
    5                                                		input [3:0]  addr_1,addr_2;
    6                                                		input logic [7:0]  data_in_1; 
    7                                                		input logic [7:0]  data_in_2;
    8                                                		
    9                                                		output logic mem_rw;
    10                                               		output logic grant_1,grant_2;
    11                                               		output logic [7:0]  data_out_1 ;
    12                                               		output logic [7:0]  data_out_2 ;
    13                                               		output logic [3:0]  mem_addr ; 
    14                                               		output logic [7:0]  mem_data_in ; 
    15                                               		output logic [7:0]  mem_data_out ;
    16                                               		parameter MEM_SIZE =16;			
    17                                               		parameter TIMEOUT = 10 ;
    18                                               		parameter TIME_PROCESSING =2 ; 
    19                                               		typedef enum { IDLE , PROC1_READ , PROC1_WRITE , PROC2_READ , PROC2_WRITE , LOW_POWER } state; 
    20                                               		state current_state ;
    21                                               		state   next_state ;
    22                                               		reg [3:0]timecntr;
    23                                               		reg [7:0]mem[MEM_SIZE-1:0]='{default: 'h0};
    24                                               
    25              1                        128     		always @(posedge clk or negedge rst_n)begin
    26                                               			if(!rst_n)begin
    27              1                          3     				current_state<=IDLE;
    28              1                          3     				timecntr <='h0;
    29                                               				end
    30                                               			else begin 
    31              1                        125     				current_state<=next_state; 
    32                                               				if(current_state==IDLE || current_state ==LOW_POWER)begin 
    33              1                         62     					timecntr<=0;
    34                                               				end
    35                                               				else 
    36              1                         63     						timecntr <= timecntr+1;
    37                                               			end 
    38                                               					
    39                                               		end
    40                                               		
    41              1                        120     		always_comb begin 
    42              1                        120     			grant_1      = 1'bx;
    43              1                        120     			grant_2      = 1'bx;
    44              1                        120     			data_out_1   ='hx;
    45              1                        120     		 	data_out_2   ='hx;
    46              1                        120     		 	mem_addr     ='hx;
    47              1                        120     			mem_rw	     ='bx;
    48              1                        120     		 	mem_data_in  ='hx;
    49              1                        120     			mem_data_out ='hx;
    50              1                        120     			next_state=current_state;
    51                                               			case(current_state)
    52                                               				IDLE: begin 
    53                                               					if(req_1)begin 
    54              1                          9     						grant_1  =1'b1; 
    55              1                          9     						mem_rw   =rw_1; 
    56              1                          9     						mem_addr =addr_1; 
    57                                               						if(!rw_1)
    58                                               							begin 
    59              1                          3     							mem_data_out =mem[addr_1];
    60              1                          3     							data_out_1   =mem[addr_1];
    61              1                          3     							next_state=PROC1_READ;
    62                                               							end
    63                                               						 else 
    64                                               							begin 
    65              1                          6     							mem_data_in=data_in_1; 
    66              1                          6     							next_state=PROC1_WRITE;
    67                                               							end
    68                                               					end 
    69                                               					else if(req_2)begin 
    70              1                         13     						grant_2  =1'b1; 
    71              1                         13     						mem_rw   =rw_2; 
    72              1                         13     						mem_addr =addr_2; 
    73                                               						if(!rw_2)begin 
    74              1                          3     							data_out_2=mem[addr_2];
    75              1                          3     							mem_data_out =mem[addr_2];
    76              1                          3     							next_state=PROC2_READ;
    77                                               							end 
    78                                               						 else begin 
    79              1                         10     							mem_data_in = data_in_2; 
    80              1                         10     							next_state=PROC2_WRITE;
    81                                               							end 
    82                                               					end
    83                                               					else 
    84                                               						if(timecntr==TIMEOUT) begin
    85              1                    ***0***     								next_state=LOW_POWER;
    86                                               								
    87                                               						end
    88              1                         35     						else			next_state=IDLE;
    89                                               											
    90                                               					end	
    91                                               				PROC1_READ:
    92                                               						if(timecntr==TIME_PROCESSING)	begin 
    93              1                          3     							next_state=IDLE;
    94                                               					
    95                                               						end 
    96                                               				PROC1_WRITE:
    97                                               						if(timecntr==TIME_PROCESSING)begin 
    98              1                          5     							mem[addr_1] <=data_in_1 ;
    99              1                          5     							next_state=IDLE;
    100                                              					
    101                                              						end 
    102                                              				PROC2_READ:
    103                                              						if(timecntr==TIME_PROCESSING)begin 
    104             1                          3     							next_state=IDLE;
    105                                              					
    106                                              						end
    107                                              				PROC2_WRITE:	if(timecntr==TIME_PROCESSING)begin 	
    108             1                         10     							mem[addr_2] <= data_in_2;	
    109             1                         10     							next_state=IDLE;
    110                                              							
    111                                              						end
    112                                              				LOW_POWER:
    113                                              						if(req_1 || req_2)
    114             1                    ***0***     							next_state=IDLE;
    115                                              				default:
    116             1                    ***0***     						next_state=IDLE;
    117                                              			endcase
    118                                              		end 
    119                                              
    120                                              
    121                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        29        24         5      82.7

================================Branch Details================================

Branch Coverage for file rtl/MultiPortMemoryController.sv --

------------------------------------IF Branch------------------------------------
    26                                       128     Count coming in to IF
    26              1                          3     			if(!rst_n)begin
    30              1                        125     			else begin 
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    32                                       125     Count coming in to IF
    32              1                         62     				if(current_state==IDLE || current_state ==LOW_POWER)begin 
    35              1                         63     				else 
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------CASE Branch------------------------------------
    51                                       120     Count coming in to CASE
    52              1                         57     				IDLE: begin 
    91              1                          9     				PROC1_READ:
    96              1                         15     				PROC1_WRITE:
    102             1                          9     				PROC2_READ:
    107             1                         30     				PROC2_WRITE:	if(timecntr==TIME_PROCESSING)begin 	
    112             1                    ***0***     				LOW_POWER:
    115             1                    ***0***     				default:
Branch totals: 5 hits of 7 branches = 71.4%

------------------------------------IF Branch------------------------------------
    53                                        57     Count coming in to IF
    53              1                          9     					if(req_1)begin 
    69              1                         13     					else if(req_2)begin 
    84              1                    ***0***     						if(timecntr==TIMEOUT) begin
    88              1                         35     						else			next_state=IDLE;
Branch totals: 3 hits of 4 branches = 75.0%

------------------------------------IF Branch------------------------------------
    57                                         9     Count coming in to IF
    57              1                          3     						if(!rw_1)
    63              1                          6     						 else 
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    73                                        13     Count coming in to IF
    73              1                          3     						if(!rw_2)begin 
    78              1                         10     						 else begin 
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    92                                         9     Count coming in to IF
    92              1                          3     						if(timecntr==TIME_PROCESSING)	begin 
                                               6     All False Count
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    97                                        15     Count coming in to IF
    97              1                          5     						if(timecntr==TIME_PROCESSING)begin 
                                              10     All False Count
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    103                                        9     Count coming in to IF
    103             1                          3     						if(timecntr==TIME_PROCESSING)begin 
                                               6     All False Count
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    107                                       30     Count coming in to IF
    107             2                         10     				PROC2_WRITE:	if(timecntr==TIME_PROCESSING)begin 	
                                              20     All False Count
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    113                                  ***0***     Count coming in to IF
    113             1                    ***0***     						if(req_1 || req_2)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              4         1         3      25.0

================================Condition Details================================

Condition Coverage for file rtl/MultiPortMemoryController.sv --

----------------Focused Condition View-------------------
Line       32 Item    1  ((current_state == IDLE) || (current_state == LOW_POWER))
Condition totals: 1 of 2 input terms covered = 50.0%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
       (current_state == IDLE)         Y
  (current_state == LOW_POWER)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (current_state == IDLE)_0       ~(current_state == LOW_POWER) 
  Row   2:          1  (current_state == IDLE)_1       -                             
  Row   3:          1  (current_state == LOW_POWER)_0  ~(current_state == IDLE)      
  Row   4:    ***0***  (current_state == LOW_POWER)_1  ~(current_state == IDLE)      

----------------Focused Condition View-------------------
Line       113 Item    1  (req_1 || req_2)
Condition totals: 0 of 2 input terms covered = 0.0%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
       req_1         N  No hits                  Hit '_0' and '_1'
       req_2         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  req_1_0               ~req_2                        
  Row   2:    ***0***  req_1_1               -                             
  Row   3:    ***0***  req_2_0               ~req_1                        
  Row   4:    ***0***  req_2_1               ~req_1                        


Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                        81.6
        States                       6         5         1      83.3
        Transitions                 10         8         2      80.0

================================FSM Details================================

FSM Coverage for file rtl/MultiPortMemoryController.sv --

FSM_ID: current_state
    Current State Object : current_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  52                IDLE                   0
 112           LOW_POWER                   5
 107         PROC2_WRITE                   4
 102          PROC2_READ                   3
  96         PROC1_WRITE                   2
  91          PROC1_READ                   1
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                  65
             PROC2_WRITE                  30
              PROC2_READ                   9
             PROC1_WRITE                  15
              PROC1_READ                   9
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  80                   1                  10          IDLE -> PROC2_WRITE 
  76                   2                   3          IDLE -> PROC2_READ  
  66                   3                   5          IDLE -> PROC1_WRITE 
  61                   4                   3          IDLE -> PROC1_READ  
 109                   6                  10          PROC2_WRITE -> IDLE 
 104                   7                   3          PROC2_READ -> IDLE  
  99                   8                   5          PROC1_WRITE -> IDLE 
  93                   9                   3          PROC1_READ -> IDLE  
    Uncovered States :
    ------------------
                   State
                   -----
               LOW_POWER
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
  85                   0          IDLE -> LOW_POWER   
 114                   5          LOW_POWER -> IDLE   


    Summary                     Active      Hits    Misses % Covered
    -------                     ------      ----    ------ ---------
        States                       6         5         1      83.3
        Transitions                 10         8         2      80.0

COVERGROUP COVERAGE:
-----------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal    Status               
                                                                                              
-----------------------------------------------------------------------------------------------
 TYPE /MPMC_pkg/cvarg/CPU1                             100.0%        100    Covered              
    covered/total bins:                                     5          5                      
    missing/total bins:                                     0          5                      
    % Hit:                                             100.0%        100                      
    Coverpoint CPU1::REQ1                              100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin ACTIVE                                         15          1    Covered              
        bin DEACTIVE                                       15          1    Covered              
    Coverpoint CPU1::RW1                               100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin RD_FOR_CPU1                                    11          1    Covered              
        bin WR_FOR_CPU1                                    19          1    Covered              
    Coverpoint CPU1::ADDR1                             100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin ADDRS_ALL_ZEROS                                 4          1    Covered              
        default bin ADDRS                                  26               Occurred             
 CLASS cvarg
 TYPE /MPMC_pkg/cvarg/CPU2                             100.0%        100    Covered              
    covered/total bins:                                     5          5                      
    missing/total bins:                                     0          5                      
    % Hit:                                             100.0%        100                      
    Coverpoint CPU2::REQ2                              100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin ACTIVE                                         15          1    Covered              
        bin DEACTIVE                                       15          1    Covered              
    Coverpoint CPU2::RW2                               100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin RD_FOR_CPU2                                    11          1    Covered              
        bin WR_FOR_CPU2                                    19          1    Covered              
    Coverpoint CPU2::ADDR2                             100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin ADDRS_ALL_ZEROS                                 1          1    Covered              
        default bin ADDRS                                  29               Occurred             
 CLASS cvarg

TOTAL COVERGROUP COVERAGE: 100.0%  COVERGROUP TYPES: 2

ASSERTION RESULTS:
-------------------------------------------------------
Name                 File(Line)           Failure Pass 
                                          Count   Count 
-------------------------------------------------------
/MPMC_pkg/Cpu1WriteSeq/body/Randomization
                     ./tb_classes/sequences/Cpu1WriteSequence.svh(10)       0     1
/MPMC_pkg/Cpu1ReadSeq/body/#ublk#85550135#9/immed__12
                     ./tb_classes/sequences/Cpu1ReadSequence.svh(12)       0     1
/MPMC_pkg/Cpu2WriteSeq/body/Randomization
                     ./tb_classes/sequences/Cpu2WriteSequence.svh(11)       0     1
/MPMC_pkg/Cpu2ReadSeq/body/Randomization
                     ./tb_classes/sequences/Cpu2ReadSequence.svh(11)       0     1
/MPMC_pkg/Cpu1Cpu2ReadSeq/body/Randomization
                     ./tb_classes/sequences/Cpu1Cpu2ReadSequence.svh(8)       0     1

Total Coverage By File (code coverage only, filtered view): 70.5%

End time: 16:12:53 on Jan 12,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
