target/release/isla-testgen -a c86 -T 1 -C ../../x86.toml -A ../sail-cheri-x86/x86.ir      --max-retries 20 -L fdiv_int -L bool_to_bits -L bits_to_bool -L bit_to_bool -L isEven -L signed_byte_p_int -L zf_spec -L b_xor -L logand_int -L not_bit -L floor2 -L encCapabilityToCapability -L capToEncCap -L getCapBoundsBits --debug fmlp -R app_view=true -R ms_reg=false -R fault_reg=false --test-file  --sparse --code-region 0x10000-0x10fff --memory-region 0x11000-0x11fff --acl2-insts ../../inst.sexp _