# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Phase1SRC_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/b_cell.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:47 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/b_cell.v 
# -- Compiling module b_cell
# 
# Top level modules:
# 	b_cell
# End time: 09:21:47 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG/register_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:47 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG/register_gen.v 
# -- Compiling module register_gen
# 
# Top level modules:
# 	register_gen
# End time: 09:21:47 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_32_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:47 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_32_to_1.v 
# -- Compiling module mux_32_to_1
# 
# Top level modules:
# 	mux_32_to_1
# End time: 09:21:47 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:47 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_2_to_1.v 
# -- Compiling module mux_2_to_1
# 
# Top level modules:
# 	mux_2_to_1
# End time: 09:21:47 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/encoder_32_to_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:47 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/encoder_32_to_5.v 
# -- Compiling module encoder_32_to_5
# 
# Top level modules:
# 	encoder_32_to_5
# End time: 09:21:47 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:47 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 09:21:47 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/sub_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:47 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/sub_op.v 
# -- Compiling module sub_op
# 
# Top level modules:
# 	sub_op
# End time: 09:21:48 on Feb 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shra_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shra_op.v 
# -- Compiling module shra_op
# 
# Top level modules:
# 	shra_op
# End time: 09:21:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shr_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shr_op.v 
# -- Compiling module shr_op
# 
# Top level modules:
# 	shr_op
# End time: 09:21:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shl_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shl_op.v 
# -- Compiling module shl_op
# 
# Top level modules:
# 	shl_op
# End time: 09:21:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/ror_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/ror_op.v 
# -- Compiling module ror_op
# 
# Top level modules:
# 	ror_op
# End time: 09:21:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/rol_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/rol_op.v 
# -- Compiling module rol_op
# 
# Top level modules:
# 	rol_op
# End time: 09:21:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/or_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/or_op.v 
# -- Compiling module or_op
# 
# Top level modules:
# 	or_op
# End time: 09:21:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/not_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/not_op.v 
# -- Compiling module not_op
# 
# Top level modules:
# 	not_op
# End time: 09:21:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/neg_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/neg_op.v 
# -- Compiling module neg_op
# 
# Top level modules:
# 	neg_op
# End time: 09:21:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v 
# -- Compiling module mul_op
# 
# Top level modules:
# 	mul_op
# End time: 09:21:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/div_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/div_op.v 
# -- Compiling module div_op
# 
# Top level modules:
# 	div_op
# End time: 09:21:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/and_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/and_op.v 
# -- Compiling module and_op
# 
# Top level modules:
# 	and_op
# End time: 09:21:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:21:49 on Feb 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/add_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/add_op.v 
# -- Compiling module add_op
# 
# Top level modules:
# 	add_op
# End time: 09:21:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/and_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/and_tb.v 
# -- Compiling module and_tb
# 
# Top level modules:
# 	and_tb
# End time: 09:21:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  and_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" and_tb 
# Start time: 09:21:49 on Feb 15,2024
# Loading work.and_tb
# Loading work.Datapath
# Loading work.register_gen
# Loading work.mux_2_to_1
# Loading work.encoder_32_to_5
# Loading work.mux_32_to_1
# Loading work.alu
# Loading work.add_op
# Loading work.sub_op
# Loading work.mul_op
# Loading work.div_op
# Loading work.shr_op
# Loading work.shra_op
# Loading work.shl_op
# Loading work.ror_op
# Loading work.rol_op
# Loading work.and_op
# Loading work.or_op
# Loading work.neg_op
# Loading work.not_op
# Loading work.b_cell
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 19tja3  Hostname: BMH-214-20  ProcessID: 3048
#           Attempting to use alternate WLF file "./wlftrec3jn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrec3jn
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
add wave -position 53  sim:/and_tb/DUT/BusMuxOut
restart
run 500ns
add wave -position 53  sim:/and_tb/DUT/BusMuxInMDR
add wave -position 53  sim:/and_tb/DUT/MDRMuxOut
restart
run 500ns
# GetModuleFileName: The specified module could not be found.
# 
# 

do Phase1SRC_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/b_cell.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:20 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/b_cell.v 
# -- Compiling module b_cell
# 
# Top level modules:
# 	b_cell
# End time: 09:32:20 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG/register_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:20 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG/register_gen.v 
# -- Compiling module register_gen
# 
# Top level modules:
# 	register_gen
# End time: 09:32:20 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_32_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:20 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_32_to_1.v 
# -- Compiling module mux_32_to_1
# 
# Top level modules:
# 	mux_32_to_1
# End time: 09:32:20 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:20 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_2_to_1.v 
# -- Compiling module mux_2_to_1
# 
# Top level modules:
# 	mux_2_to_1
# End time: 09:32:20 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/encoder_32_to_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:20 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/encoder_32_to_5.v 
# -- Compiling module encoder_32_to_5
# 
# Top level modules:
# 	encoder_32_to_5
# End time: 09:32:20 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:20 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 09:32:20 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/sub_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:20 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/sub_op.v 
# -- Compiling module sub_op
# 
# Top level modules:
# 	sub_op
# End time: 09:32:20 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shra_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:20 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shra_op.v 
# -- Compiling module shra_op
# 
# Top level modules:
# 	shra_op
# End time: 09:32:20 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shr_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:20 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shr_op.v 
# -- Compiling module shr_op
# 
# Top level modules:
# 	shr_op
# End time: 09:32:20 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shl_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:20 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shl_op.v 
# -- Compiling module shl_op
# 
# Top level modules:
# 	shl_op
# End time: 09:32:21 on Feb 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/ror_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/ror_op.v 
# -- Compiling module ror_op
# 
# Top level modules:
# 	ror_op
# End time: 09:32:21 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/rol_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/rol_op.v 
# -- Compiling module rol_op
# 
# Top level modules:
# 	rol_op
# End time: 09:32:21 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/or_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/or_op.v 
# -- Compiling module or_op
# 
# Top level modules:
# 	or_op
# End time: 09:32:21 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/not_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/not_op.v 
# -- Compiling module not_op
# 
# Top level modules:
# 	not_op
# End time: 09:32:21 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/neg_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/neg_op.v 
# -- Compiling module neg_op
# 
# Top level modules:
# 	neg_op
# End time: 09:32:21 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v 
# -- Compiling module mul_op
# 
# Top level modules:
# 	mul_op
# End time: 09:32:21 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/div_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/div_op.v 
# -- Compiling module div_op
# 
# Top level modules:
# 	div_op
# End time: 09:32:21 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/and_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/and_op.v 
# -- Compiling module and_op
# 
# Top level modules:
# 	and_op
# End time: 09:32:21 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:32:21 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/add_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/add_op.v 
# -- Compiling module add_op
# 
# Top level modules:
# 	add_op
# End time: 09:32:21 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/and_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:21 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/and_tb.v 
# -- Compiling module and_tb
# ** Error: C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/and_tb.v(87): 'Default' is not a task name.
# End time: 09:32:21 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Phase1SRC_2_run_msim_rtl_verilog.do line 29
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches {C:/Users/19tja3/Documents/ELEC37..."
do Phase1SRC_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/b_cell.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/b_cell.v 
# -- Compiling module b_cell
# 
# Top level modules:
# 	b_cell
# End time: 09:32:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG/register_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG/register_gen.v 
# -- Compiling module register_gen
# 
# Top level modules:
# 	register_gen
# End time: 09:32:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_32_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_32_to_1.v 
# -- Compiling module mux_32_to_1
# 
# Top level modules:
# 	mux_32_to_1
# End time: 09:32:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_2_to_1.v 
# -- Compiling module mux_2_to_1
# 
# Top level modules:
# 	mux_2_to_1
# End time: 09:32:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/encoder_32_to_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/encoder_32_to_5.v 
# -- Compiling module encoder_32_to_5
# 
# Top level modules:
# 	encoder_32_to_5
# End time: 09:32:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 09:32:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/sub_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/sub_op.v 
# -- Compiling module sub_op
# 
# Top level modules:
# 	sub_op
# End time: 09:32:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shra_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shra_op.v 
# -- Compiling module shra_op
# 
# Top level modules:
# 	shra_op
# End time: 09:32:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shr_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shr_op.v 
# -- Compiling module shr_op
# 
# Top level modules:
# 	shr_op
# End time: 09:32:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shl_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shl_op.v 
# -- Compiling module shl_op
# 
# Top level modules:
# 	shl_op
# End time: 09:32:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/ror_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/ror_op.v 
# -- Compiling module ror_op
# 
# Top level modules:
# 	ror_op
# End time: 09:32:48 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/rol_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:48 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/rol_op.v 
# -- Compiling module rol_op
# 
# Top level modules:
# 	rol_op
# End time: 09:32:49 on Feb 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/or_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/or_op.v 
# -- Compiling module or_op
# 
# Top level modules:
# 	or_op
# End time: 09:32:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/not_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/not_op.v 
# -- Compiling module not_op
# 
# Top level modules:
# 	not_op
# End time: 09:32:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/neg_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/neg_op.v 
# -- Compiling module neg_op
# 
# Top level modules:
# 	neg_op
# End time: 09:32:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v 
# -- Compiling module mul_op
# 
# Top level modules:
# 	mul_op
# End time: 09:32:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/div_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/div_op.v 
# -- Compiling module div_op
# 
# Top level modules:
# 	div_op
# End time: 09:32:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/and_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/and_op.v 
# -- Compiling module and_op
# 
# Top level modules:
# 	and_op
# End time: 09:32:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:32:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/add_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/add_op.v 
# -- Compiling module add_op
# 
# Top level modules:
# 	add_op
# End time: 09:32:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/and_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:32:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/and_tb.v 
# -- Compiling module and_tb
# 
# Top level modules:
# 	and_tb
# End time: 09:32:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  and_tb
# End time: 09:32:50 on Feb 15,2024, Elapsed time: 0:11:01
# Errors: 4, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" and_tb 
# Start time: 09:32:50 on Feb 15,2024
# Loading work.and_tb
# Loading work.Datapath
# Loading work.register_gen
# Loading work.mux_2_to_1
# Loading work.encoder_32_to_5
# Loading work.mux_32_to_1
# Loading work.alu
# Loading work.add_op
# Loading work.sub_op
# Loading work.mul_op
# Loading work.div_op
# Loading work.shr_op
# Loading work.shra_op
# Loading work.shl_op
# Loading work.ror_op
# Loading work.rol_op
# Loading work.and_op
# Loading work.or_op
# Loading work.neg_op
# Loading work.not_op
# Loading work.b_cell
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 19tja3  Hostname: BMH-214-20  ProcessID: 3048
#           Attempting to use alternate WLF file "./wlftkatss6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkatss6
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
add wave -position 24  sim:/and_tb/DUT/BusMuxOut
restart
run 500ns
add wave -position 25  sim:/and_tb/DUT/MDRMuxOut
restart
run 500ns
# GetModuleFileName: The specified module could not be found.
# 
# 
do Phase1SRC_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/b_cell.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/b_cell.v 
# -- Compiling module b_cell
# 
# Top level modules:
# 	b_cell
# End time: 09:36:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG/register_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG/register_gen.v 
# -- Compiling module register_gen
# 
# Top level modules:
# 	register_gen
# End time: 09:36:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_32_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_32_to_1.v 
# -- Compiling module mux_32_to_1
# 
# Top level modules:
# 	mux_32_to_1
# End time: 09:36:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_2_to_1.v 
# -- Compiling module mux_2_to_1
# 
# Top level modules:
# 	mux_2_to_1
# End time: 09:36:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/encoder_32_to_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/encoder_32_to_5.v 
# -- Compiling module encoder_32_to_5
# 
# Top level modules:
# 	encoder_32_to_5
# End time: 09:36:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 09:36:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/sub_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/sub_op.v 
# -- Compiling module sub_op
# 
# Top level modules:
# 	sub_op
# End time: 09:36:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shra_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shra_op.v 
# -- Compiling module shra_op
# 
# Top level modules:
# 	shra_op
# End time: 09:36:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shr_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shr_op.v 
# -- Compiling module shr_op
# 
# Top level modules:
# 	shr_op
# End time: 09:36:49 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shl_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:49 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shl_op.v 
# -- Compiling module shl_op
# 
# Top level modules:
# 	shl_op
# End time: 09:36:50 on Feb 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/ror_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:50 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/ror_op.v 
# -- Compiling module ror_op
# 
# Top level modules:
# 	ror_op
# End time: 09:36:50 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/rol_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:50 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/rol_op.v 
# -- Compiling module rol_op
# 
# Top level modules:
# 	rol_op
# End time: 09:36:50 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/or_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:50 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/or_op.v 
# -- Compiling module or_op
# 
# Top level modules:
# 	or_op
# End time: 09:36:50 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/not_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:50 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/not_op.v 
# -- Compiling module not_op
# 
# Top level modules:
# 	not_op
# End time: 09:36:50 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/neg_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:50 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/neg_op.v 
# -- Compiling module neg_op
# 
# Top level modules:
# 	neg_op
# End time: 09:36:50 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:50 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v 
# -- Compiling module mul_op
# 
# Top level modules:
# 	mul_op
# End time: 09:36:50 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/div_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:50 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/div_op.v 
# -- Compiling module div_op
# 
# Top level modules:
# 	div_op
# End time: 09:36:50 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/and_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:50 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/and_op.v 
# -- Compiling module and_op
# 
# Top level modules:
# 	and_op
# End time: 09:36:50 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:50 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:36:50 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/add_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:50 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/add_op.v 
# -- Compiling module add_op
# 
# Top level modules:
# 	add_op
# End time: 09:36:50 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/and_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:50 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/and_tb.v 
# -- Compiling module and_tb
# 
# Top level modules:
# 	and_tb
# End time: 09:36:50 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  and_tb
# End time: 09:36:52 on Feb 15,2024, Elapsed time: 0:04:02
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" and_tb 
# Start time: 09:36:52 on Feb 15,2024
# Loading work.and_tb
# Loading work.Datapath
# Loading work.register_gen
# Loading work.mux_2_to_1
# Loading work.encoder_32_to_5
# Loading work.mux_32_to_1
# Loading work.alu
# Loading work.add_op
# Loading work.sub_op
# Loading work.mul_op
# Loading work.div_op
# Loading work.shr_op
# Loading work.shra_op
# Loading work.shl_op
# Loading work.ror_op
# Loading work.rol_op
# Loading work.and_op
# Loading work.or_op
# Loading work.neg_op
# Loading work.not_op
# Loading work.b_cell
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 19tja3  Hostname: BMH-214-20  ProcessID: 3048
#           Attempting to use alternate WLF file "./wlftwx6w58".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwx6w58
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
add wave -position 25  sim:/and_tb/DUT/BusMuxOut
add wave -position 26  sim:/and_tb/DUT/MDRMuxOut
restart
run 500ns
do Phase1SRC_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/b_cell.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:00 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/b_cell.v 
# -- Compiling module b_cell
# 
# Top level modules:
# 	b_cell
# End time: 09:38:00 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG/register_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:00 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG/register_gen.v 
# -- Compiling module register_gen
# 
# Top level modules:
# 	register_gen
# End time: 09:38:00 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_32_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:00 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_32_to_1.v 
# -- Compiling module mux_32_to_1
# 
# Top level modules:
# 	mux_32_to_1
# End time: 09:38:00 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:00 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_2_to_1.v 
# -- Compiling module mux_2_to_1
# 
# Top level modules:
# 	mux_2_to_1
# End time: 09:38:00 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/encoder_32_to_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:00 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/encoder_32_to_5.v 
# -- Compiling module encoder_32_to_5
# 
# Top level modules:
# 	encoder_32_to_5
# End time: 09:38:00 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:00 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 09:38:00 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/sub_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:00 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/sub_op.v 
# -- Compiling module sub_op
# 
# Top level modules:
# 	sub_op
# End time: 09:38:00 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shra_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:00 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shra_op.v 
# -- Compiling module shra_op
# 
# Top level modules:
# 	shra_op
# End time: 09:38:00 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shr_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:00 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shr_op.v 
# -- Compiling module shr_op
# 
# Top level modules:
# 	shr_op
# End time: 09:38:01 on Feb 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shl_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:01 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shl_op.v 
# -- Compiling module shl_op
# 
# Top level modules:
# 	shl_op
# End time: 09:38:01 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/ror_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:01 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/ror_op.v 
# -- Compiling module ror_op
# 
# Top level modules:
# 	ror_op
# End time: 09:38:01 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/rol_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:01 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/rol_op.v 
# -- Compiling module rol_op
# 
# Top level modules:
# 	rol_op
# End time: 09:38:01 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/or_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:01 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/or_op.v 
# -- Compiling module or_op
# 
# Top level modules:
# 	or_op
# End time: 09:38:01 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/not_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:01 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/not_op.v 
# -- Compiling module not_op
# 
# Top level modules:
# 	not_op
# End time: 09:38:01 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/neg_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:01 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/neg_op.v 
# -- Compiling module neg_op
# 
# Top level modules:
# 	neg_op
# End time: 09:38:01 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:01 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v 
# -- Compiling module mul_op
# 
# Top level modules:
# 	mul_op
# End time: 09:38:01 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/div_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:01 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/div_op.v 
# -- Compiling module div_op
# 
# Top level modules:
# 	div_op
# End time: 09:38:01 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/and_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:01 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/and_op.v 
# -- Compiling module and_op
# 
# Top level modules:
# 	and_op
# End time: 09:38:01 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:01 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:38:01 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/add_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:01 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/add_op.v 
# -- Compiling module add_op
# 
# Top level modules:
# 	add_op
# End time: 09:38:01 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/and_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:01 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/and_tb.v 
# -- Compiling module and_tb
# 
# Top level modules:
# 	and_tb
# End time: 09:38:02 on Feb 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  and_tb
# End time: 09:38:03 on Feb 15,2024, Elapsed time: 0:01:11
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" and_tb 
# Start time: 09:38:03 on Feb 15,2024
# Loading work.and_tb
# Loading work.Datapath
# Loading work.register_gen
# Loading work.mux_2_to_1
# Loading work.encoder_32_to_5
# Loading work.mux_32_to_1
# Loading work.alu
# Loading work.add_op
# Loading work.sub_op
# Loading work.mul_op
# Loading work.div_op
# Loading work.shr_op
# Loading work.shra_op
# Loading work.shl_op
# Loading work.ror_op
# Loading work.rol_op
# Loading work.and_op
# Loading work.or_op
# Loading work.neg_op
# Loading work.not_op
# Loading work.b_cell
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 19tja3  Hostname: BMH-214-20  ProcessID: 3048
#           Attempting to use alternate WLF file "./wlftagza5m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftagza5m
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
add wave -position 24  sim:/and_tb/DUT/MDRMuxOut
add wave -position 25  sim:/and_tb/DUT/BusMuxSignal
add wave -position 24  sim:/and_tb/DUT/BusMuxOut
restart
run 500ns
# WARNING: No extended dataflow license exists
add wave -position 24  sim:/and_tb/DUT/BusMuxInMDR
restart
run 500ns
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position 24  sim:/and_tb/DUT/BusMuxSignal
do Phase1SRC_2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/b_cell.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:36 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/b_cell.v 
# -- Compiling module b_cell
# 
# Top level modules:
# 	b_cell
# End time: 09:45:36 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG/register_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:36 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/REG/register_gen.v 
# -- Compiling module register_gen
# 
# Top level modules:
# 	register_gen
# End time: 09:45:36 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_32_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:36 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_32_to_1.v 
# -- Compiling module mux_32_to_1
# 
# Top level modules:
# 	mux_32_to_1
# End time: 09:45:36 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_2_to_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:36 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/mux_2_to_1.v 
# -- Compiling module mux_2_to_1
# 
# Top level modules:
# 	mux_2_to_1
# End time: 09:45:36 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/encoder_32_to_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:36 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/encoder_32_to_5.v 
# -- Compiling module encoder_32_to_5
# 
# Top level modules:
# 	encoder_32_to_5
# End time: 09:45:36 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:36 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/BUS/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 09:45:36 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/sub_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:36 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/sub_op.v 
# -- Compiling module sub_op
# 
# Top level modules:
# 	sub_op
# End time: 09:45:36 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shra_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:36 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shra_op.v 
# -- Compiling module shra_op
# 
# Top level modules:
# 	shra_op
# End time: 09:45:36 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shr_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:36 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shr_op.v 
# -- Compiling module shr_op
# 
# Top level modules:
# 	shr_op
# End time: 09:45:37 on Feb 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shl_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:37 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/shl_op.v 
# -- Compiling module shl_op
# 
# Top level modules:
# 	shl_op
# End time: 09:45:37 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/ror_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:37 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/ror_op.v 
# -- Compiling module ror_op
# 
# Top level modules:
# 	ror_op
# End time: 09:45:37 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/rol_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:37 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/rol_op.v 
# -- Compiling module rol_op
# 
# Top level modules:
# 	rol_op
# End time: 09:45:37 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/or_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:37 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/or_op.v 
# -- Compiling module or_op
# 
# Top level modules:
# 	or_op
# End time: 09:45:37 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/not_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:37 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/not_op.v 
# -- Compiling module not_op
# 
# Top level modules:
# 	not_op
# End time: 09:45:37 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/neg_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:37 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/neg_op.v 
# -- Compiling module neg_op
# 
# Top level modules:
# 	neg_op
# End time: 09:45:37 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:37 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/mul_op.v 
# -- Compiling module mul_op
# 
# Top level modules:
# 	mul_op
# End time: 09:45:37 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/div_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:37 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/div_op.v 
# -- Compiling module div_op
# 
# Top level modules:
# 	div_op
# End time: 09:45:37 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/and_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:37 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/and_op.v 
# -- Compiling module and_op
# 
# Top level modules:
# 	and_op
# End time: 09:45:37 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:37 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 09:45:37 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/add_op.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:37 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/ALU/add_op.v 
# -- Compiling module add_op
# 
# Top level modules:
# 	add_op
# End time: 09:45:37 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches {C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/and_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:38 on Feb 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches" C:/Users/19tja3/Documents/ELEC374/Phase1/laboratory_project_phase1/Testbenches/and_tb.v 
# -- Compiling module and_tb
# 
# Top level modules:
# 	and_tb
# End time: 09:45:38 on Feb 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  and_tb
# End time: 09:45:42 on Feb 15,2024, Elapsed time: 0:07:39
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" and_tb 
# Start time: 09:45:42 on Feb 15,2024
# Loading work.and_tb
# Loading work.Datapath
# Loading work.register_gen
# Loading work.mux_2_to_1
# Loading work.encoder_32_to_5
# Loading work.mux_32_to_1
# Loading work.alu
# Loading work.add_op
# Loading work.sub_op
# Loading work.mul_op
# Loading work.div_op
# Loading work.shr_op
# Loading work.shra_op
# Loading work.shl_op
# Loading work.ror_op
# Loading work.rol_op
# Loading work.and_op
# Loading work.or_op
# Loading work.neg_op
# Loading work.not_op
# Loading work.b_cell
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 19tja3  Hostname: BMH-214-20  ProcessID: 3048
#           Attempting to use alternate WLF file "./wlftqv38s0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqv38s0
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
add wave -position 24  sim:/and_tb/DUT/BusMuxSignal
add wave -position 24  sim:/and_tb/DUT/MDRMuxOut
add wave -position 24  sim:/and_tb/DUT/BusMuxOut
add wave -position 24  sim:/and_tb/DUT/BusMuxInMDR
restart
run 500ns
add wave -position 24  sim:/and_tb/DUT/alu_out
restart
run 500ns
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 09:48:35 on Feb 15,2024, Elapsed time: 0:02:53
# Errors: 0, Warnings: 2
