# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
# Date created = 17:46:30  April 16, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		cartest_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY cartest
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "12.1 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:46:30  APRIL 16, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION "12.1 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE qsys_design/synthesis/submodules/qsys_design_timer_0.v
set_global_assignment -name VERILOG_FILE qsys_design/synthesis/submodules/qsys_design_sysid_qsys_0.v
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/qsys_design_rsp_xbar_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/qsys_design_rsp_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/qsys_design_rsp_xbar_demux_002.sv
set_global_assignment -name VERILOG_FILE qsys_design/synthesis/submodules/qsys_design_onchip_memory2_0.v
set_global_assignment -name VERILOG_FILE qsys_design/synthesis/submodules/qsys_design_nios2_qsys_0_test_bench.v
set_global_assignment -name VERILOG_FILE qsys_design/synthesis/submodules/qsys_design_nios2_qsys_0_oci_test_bench.v
set_global_assignment -name VERILOG_FILE qsys_design/synthesis/submodules/qsys_design_nios2_qsys_0_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE qsys_design/synthesis/submodules/qsys_design_nios2_qsys_0_jtag_debug_module_tck.v
set_global_assignment -name VERILOG_FILE qsys_design/synthesis/submodules/qsys_design_nios2_qsys_0_jtag_debug_module_sysclk.v
set_global_assignment -name VERILOG_FILE qsys_design/synthesis/submodules/qsys_design_nios2_qsys_0.v
set_global_assignment -name VERILOG_FILE qsys_design/synthesis/submodules/qsys_design_led_pio.v
set_global_assignment -name VERILOG_FILE qsys_design/synthesis/submodules/qsys_design_jtag_uart_0.v
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/qsys_design_irq_mapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/qsys_design_id_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/qsys_design_id_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/qsys_design_cmd_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/qsys_design_cmd_xbar_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/qsys_design_cmd_xbar_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/qsys_design_addr_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/qsys_design_addr_router.sv
set_global_assignment -name VERILOG_FILE qsys_design/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE qsys_design/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE qsys_design/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name VERILOG_FILE qsys_design/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name VERILOG_FILE qsys_design/synthesis/qsys_design.v
set_global_assignment -name BDF_FILE cartest.bdf
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_Y2 -to CLOCK_50
set_location_assignment PIN_H19 -to LEDG[7]
set_location_assignment PIN_J19 -to LEDG[6]
set_location_assignment PIN_E18 -to LEDG[5]
set_location_assignment PIN_F18 -to LEDG[4]
set_location_assignment PIN_F21 -to LEDG[3]
set_location_assignment PIN_E19 -to LEDG[2]
set_location_assignment PIN_F19 -to LEDG[1]
set_location_assignment PIN_G19 -to LEDG[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top