#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Sep  2 10:37:37 2025
# Process ID         : 21889
# Current directory  : /home/user11/work/test_18/test_18.runs/synth_1
# Command line       : vivado -log soc_hi_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_hi_wrapper.tcl
# Log file           : /home/user11/work/test_18/test_18.runs/synth_1/soc_hi_wrapper.vds
# Journal file       : /home/user11/work/test_18/test_18.runs/synth_1/vivado.jou
# Running On         : user11-B70TV-AN5TB8W
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i5-6400 CPU @ 2.70GHz
# CPU Frequency      : 2700.005 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16647 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20942 MB
# Available Virtual  : 13461 MB
#-----------------------------------------------------------
source soc_hi_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user11/tools/Vivado/2024.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/user11/work/test_18/test_18.srcs/utils_1/imports/synth_1/ring_counter_led_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/user11/work/test_18/test_18.srcs/utils_1/imports/synth_1/ring_counter_led_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top soc_hi_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21922
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1883.168 ; gain = 419.797 ; free physical = 4420 ; free virtual = 11845
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_hi_wrapper' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/hdl/soc_hi_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'soc_hi' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:226]
INFO: [Synth 8-6157] synthesizing module 'soc_hi_axi_smc_0' [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_hi_axi_smc_0' (0#1) [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'soc_hi_axi_smc_0' is unconnected for instance 'axi_smc' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:311]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'soc_hi_axi_smc_0' is unconnected for instance 'axi_smc' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:311]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'soc_hi_axi_smc_0' has 40 connections declared, but only 38 given [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:311]
INFO: [Synth 8-6157] synthesizing module 'soc_hi_axi_uartlite_0_0' [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_hi_axi_uartlite_0_0' (0#1) [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'soc_hi_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:350]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'soc_hi_axi_uartlite_0_0' has 22 connections declared, but only 21 given [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:350]
INFO: [Synth 8-6157] synthesizing module 'soc_hi_clk_wiz_0' [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_hi_clk_wiz_0' (0#1) [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_clk_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'locked' of module 'soc_hi_clk_wiz_0' is unconnected for instance 'clk_wiz' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:372]
WARNING: [Synth 8-7023] instance 'clk_wiz' of module 'soc_hi_clk_wiz_0' has 4 connections declared, but only 3 given [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:372]
INFO: [Synth 8-6157] synthesizing module 'soc_hi_mdm_1_1' [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_mdm_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_hi_mdm_1_1' (0#1) [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_mdm_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'soc_hi_microblaze_riscv_0_0' [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_microblaze_riscv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_hi_microblaze_riscv_0_0' (0#1) [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_microblaze_riscv_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'soc_hi_microblaze_riscv_0_0' is unconnected for instance 'microblaze_riscv_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:389]
WARNING: [Synth 8-7023] instance 'microblaze_riscv_0' of module 'soc_hi_microblaze_riscv_0_0' has 52 connections declared, but only 51 given [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:389]
INFO: [Synth 8-6157] synthesizing module 'microblaze_riscv_0_local_memory_imp_I588RP' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:13]
INFO: [Synth 8-6157] synthesizing module 'soc_hi_dlmb_bram_if_cntlr_1' [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_hi_dlmb_bram_if_cntlr_1' (0#1) [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'soc_hi_dlmb_v10_1' [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_hi_dlmb_v10_1' (0#1) [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'soc_hi_dlmb_v10_1' is unconnected for instance 'dlmb_v10' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:138]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'soc_hi_dlmb_v10_1' has 25 connections declared, but only 24 given [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:138]
INFO: [Synth 8-6157] synthesizing module 'soc_hi_ilmb_bram_if_cntlr_1' [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_hi_ilmb_bram_if_cntlr_1' (0#1) [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'soc_hi_ilmb_v10_1' [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_hi_ilmb_v10_1' (0#1) [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'soc_hi_ilmb_v10_1' is unconnected for instance 'ilmb_v10' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:184]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'soc_hi_ilmb_v10_1' has 25 connections declared, but only 24 given [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:184]
INFO: [Synth 8-6157] synthesizing module 'soc_hi_lmb_bram_1' [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_lmb_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_hi_lmb_bram_1' (0#1) [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_lmb_bram_1_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'soc_hi_lmb_bram_1' is unconnected for instance 'lmb_bram' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:209]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'soc_hi_lmb_bram_1' is unconnected for instance 'lmb_bram' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:209]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'soc_hi_lmb_bram_1' has 16 connections declared, but only 14 given [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:209]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_riscv_0_local_memory_imp_I588RP' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:13]
INFO: [Synth 8-6157] synthesizing module 'soc_hi_proc_sys_reset_0_0' [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'soc_hi_proc_sys_reset_0_0' (0#1) [/home/user11/work/test_18/test_18.runs/synth_1/.Xil/Vivado-21889-user11-B70TV-AN5TB8W/realtime/soc_hi_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'soc_hi_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:463]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'soc_hi_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:463]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'soc_hi_proc_sys_reset_0_0' has 10 connections declared, but only 8 given [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:463]
INFO: [Synth 8-6155] done synthesizing module 'soc_hi' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/synth/soc_hi.v:226]
INFO: [Synth 8-6155] done synthesizing module 'soc_hi_wrapper' (0#1) [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/hdl/soc_hi_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1962.137 ; gain = 498.766 ; free physical = 4357 ; free virtual = 11782
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1976.980 ; gain = 513.609 ; free physical = 4365 ; free virtual = 11790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1976.980 ; gain = 513.609 ; free physical = 4365 ; free virtual = 11790
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1976.980 ; gain = 0.000 ; free physical = 4365 ; free virtual = 11790
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_proc_sys_reset_0_0/soc_hi_proc_sys_reset_0_0/soc_hi_proc_sys_reset_0_0_in_context.xdc] for cell 'soc_hi_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_proc_sys_reset_0_0/soc_hi_proc_sys_reset_0_0/soc_hi_proc_sys_reset_0_0_in_context.xdc] for cell 'soc_hi_i/proc_sys_reset_0'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_clk_wiz_0/soc_hi_clk_wiz_0/soc_hi_clk_wiz_0_in_context.xdc] for cell 'soc_hi_i/clk_wiz'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_clk_wiz_0/soc_hi_clk_wiz_0/soc_hi_clk_wiz_0_in_context.xdc] for cell 'soc_hi_i/clk_wiz'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_microblaze_riscv_0_0/soc_hi_microblaze_riscv_0_0/soc_hi_microblaze_riscv_0_0_in_context.xdc] for cell 'soc_hi_i/microblaze_riscv_0'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_microblaze_riscv_0_0/soc_hi_microblaze_riscv_0_0/soc_hi_microblaze_riscv_0_0_in_context.xdc] for cell 'soc_hi_i/microblaze_riscv_0'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_dlmb_v10_1/soc_hi_dlmb_v10_1/soc_hi_ilmb_v10_1_in_context.xdc] for cell 'soc_hi_i/microblaze_riscv_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_dlmb_v10_1/soc_hi_dlmb_v10_1/soc_hi_ilmb_v10_1_in_context.xdc] for cell 'soc_hi_i/microblaze_riscv_0_local_memory/dlmb_v10'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_ilmb_v10_1/soc_hi_ilmb_v10_1/soc_hi_ilmb_v10_1_in_context.xdc] for cell 'soc_hi_i/microblaze_riscv_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_ilmb_v10_1/soc_hi_ilmb_v10_1/soc_hi_ilmb_v10_1_in_context.xdc] for cell 'soc_hi_i/microblaze_riscv_0_local_memory/ilmb_v10'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_dlmb_bram_if_cntlr_1/soc_hi_dlmb_bram_if_cntlr_1/soc_hi_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'soc_hi_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_dlmb_bram_if_cntlr_1/soc_hi_dlmb_bram_if_cntlr_1/soc_hi_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'soc_hi_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_ilmb_bram_if_cntlr_1/soc_hi_ilmb_bram_if_cntlr_1/soc_hi_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'soc_hi_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_ilmb_bram_if_cntlr_1/soc_hi_ilmb_bram_if_cntlr_1/soc_hi_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'soc_hi_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_lmb_bram_1/soc_hi_lmb_bram_1/soc_hi_lmb_bram_1_in_context.xdc] for cell 'soc_hi_i/microblaze_riscv_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_lmb_bram_1/soc_hi_lmb_bram_1/soc_hi_lmb_bram_1_in_context.xdc] for cell 'soc_hi_i/microblaze_riscv_0_local_memory/lmb_bram'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_mdm_1_1/soc_hi_mdm_1_1/soc_hi_mdm_1_1_in_context.xdc] for cell 'soc_hi_i/mdm_1'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_mdm_1_1/soc_hi_mdm_1_1/soc_hi_mdm_1_1_in_context.xdc] for cell 'soc_hi_i/mdm_1'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_uartlite_0_0/soc_hi_axi_uartlite_0_0/soc_hi_axi_uartlite_0_0_in_context.xdc] for cell 'soc_hi_i/axi_uartlite_0'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_uartlite_0_0/soc_hi_axi_uartlite_0_0/soc_hi_axi_uartlite_0_0_in_context.xdc] for cell 'soc_hi_i/axi_uartlite_0'
Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/soc_hi_axi_smc_0/soc_hi_axi_smc_0_in_context.xdc] for cell 'soc_hi_i/axi_smc'
Finished Parsing XDC File [/home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_axi_smc_0/soc_hi_axi_smc_0/soc_hi_axi_smc_0_in_context.xdc] for cell 'soc_hi_i/axi_smc'
Parsing XDC File [/home/user11/work/test_18/test_18.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/user11/work/test_18/test_18.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Parsing XDC File [/home/user11/work/test_18/test_18.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/user11/work/test_18/test_18.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2043.980 ; gain = 0.000 ; free physical = 4369 ; free virtual = 11795
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2043.980 ; gain = 0.000 ; free physical = 4369 ; free virtual = 11795
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'soc_hi_i/microblaze_riscv_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2043.980 ; gain = 580.609 ; free physical = 4463 ; free virtual = 11888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2051.984 ; gain = 588.613 ; free physical = 4463 ; free virtual = 11888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_clk_wiz_0/soc_hi_clk_wiz_0/soc_hi_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/user11/work/test_18/test_18.gen/sources_1/bd/soc_hi/ip/soc_hi_clk_wiz_0/soc_hi_clk_wiz_0/soc_hi_clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for soc_hi_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_hi_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_hi_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_hi_i/microblaze_riscv_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_hi_i/microblaze_riscv_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_hi_i/microblaze_riscv_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_hi_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_hi_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_hi_i/microblaze_riscv_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_hi_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_hi_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for soc_hi_i/axi_smc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2051.984 ; gain = 588.613 ; free physical = 4463 ; free virtual = 11888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint /home/user11/work/test_18/test_18.srcs/utils_1/imports/synth_1/ring_counter_led_top.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2051.984 ; gain = 588.613 ; free physical = 4461 ; free virtual = 11888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2051.984 ; gain = 588.613 ; free physical = 4461 ; free virtual = 11888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2051.984 ; gain = 588.613 ; free physical = 4461 ; free virtual = 11887
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2051.984 ; gain = 588.613 ; free physical = 4453 ; free virtual = 11884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2127.984 ; gain = 664.613 ; free physical = 4264 ; free virtual = 11695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2127.984 ; gain = 664.613 ; free physical = 4264 ; free virtual = 11695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2139.000 ; gain = 675.629 ; free physical = 4257 ; free virtual = 11687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2299.812 ; gain = 836.441 ; free physical = 4105 ; free virtual = 11535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2299.812 ; gain = 836.441 ; free physical = 4105 ; free virtual = 11535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2299.812 ; gain = 836.441 ; free physical = 4105 ; free virtual = 11535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2299.812 ; gain = 836.441 ; free physical = 4105 ; free virtual = 11535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2299.812 ; gain = 836.441 ; free physical = 4105 ; free virtual = 11535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2299.812 ; gain = 836.441 ; free physical = 4105 ; free virtual = 11535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |soc_hi_axi_smc_0            |         1|
|2     |soc_hi_axi_uartlite_0_0     |         1|
|3     |soc_hi_clk_wiz_0            |         1|
|4     |soc_hi_mdm_1_1              |         1|
|5     |soc_hi_microblaze_riscv_0_0 |         1|
|6     |soc_hi_proc_sys_reset_0_0   |         1|
|7     |soc_hi_dlmb_bram_if_cntlr_1 |         1|
|8     |soc_hi_dlmb_v10_1           |         1|
|9     |soc_hi_ilmb_bram_if_cntlr_1 |         1|
|10    |soc_hi_ilmb_v10_1           |         1|
|11    |soc_hi_lmb_bram_1           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |soc_hi_axi_smc            |     1|
|2     |soc_hi_axi_uartlite_0     |     1|
|3     |soc_hi_clk_wiz            |     1|
|4     |soc_hi_dlmb_bram_if_cntlr |     1|
|5     |soc_hi_dlmb_v10           |     1|
|6     |soc_hi_ilmb_bram_if_cntlr |     1|
|7     |soc_hi_ilmb_v10           |     1|
|8     |soc_hi_lmb_bram           |     1|
|9     |soc_hi_mdm_1              |     1|
|10    |soc_hi_microblaze_riscv_0 |     1|
|11    |soc_hi_proc_sys_reset_0   |     1|
|12    |IBUF                      |     2|
|13    |OBUF                      |     1|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2299.812 ; gain = 836.441 ; free physical = 4105 ; free virtual = 11535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2299.812 ; gain = 769.441 ; free physical = 4104 ; free virtual = 11535
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2299.820 ; gain = 836.441 ; free physical = 4104 ; free virtual = 11535
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.820 ; gain = 0.000 ; free physical = 4128 ; free virtual = 11558
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.820 ; gain = 0.000 ; free physical = 4315 ; free virtual = 11746
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 52caf68e
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 21 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 2299.820 ; gain = 924.016 ; free physical = 4315 ; free virtual = 11745
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1692.300; main = 1512.917; forked = 269.162
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3163.852; main = 2299.816; forked = 920.848
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.824 ; gain = 0.000 ; free physical = 4317 ; free virtual = 11748
INFO: [Common 17-1381] The checkpoint '/home/user11/work/test_18/test_18.runs/synth_1/soc_hi_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_hi_wrapper_utilization_synth.rpt -pb soc_hi_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  2 10:38:25 2025...
