VERILOG_SOURCES=$(PWD)/not.v
TOPLEVEL=logical_not
MODULE=not_test
include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
