v 20110115 2
C 40000 40000 0 0 0 Noqsi-title-B.sym
{
T 50000 40500 5 10 1 1 0 0 1
date=$Date$
T 53900 40500 5 10 1 1 0 0 1
rev=$Revision$
T 55400 40200 5 10 1 1 0 0 1
auth=$Author$
T 50200 40800 5 8 1 1 0 0 1
fname=$Source$
T 53200 41200 5 14 1 1 0 4 1
title=Parallel Clock Drivers
}
C 49000 43800 1 0 1 DG403.sym
{
T 47300 47500 5 10 1 1 0 0 1
refdes=U1
T 48700 47700 5 10 0 0 0 6 1
device=DG403
T 48700 47900 5 10 0 0 0 6 1
footprint=SO16
}
C 44800 44700 1 0 0 DoubleCap.sym
{
T 45000 45200 5 10 1 1 0 0 1
refdes=C1
}
N 47000 43700 47000 44200 4
N 49000 45000 49200 45000 4
N 49200 45000 49200 44200 4
N 49000 44200 50600 44200 4
N 49000 47000 50600 47000 4
N 49200 47000 49200 46200 4
N 49200 46200 49000 46200 4
C 44800 45700 1 0 0 resistor.sym
{
T 45100 46100 5 10 0 0 0 0 1
device=RESISTOR
T 45000 46000 5 10 1 1 0 0 1
refdes=R5
T 45100 45500 5 10 1 1 0 0 1
value=1k
T 44800 45700 5 10 0 1 0 0 1
footprint=1210
T 44800 45700 5 10 0 1 0 0 1
spec=5% 1/3W
}
C 44700 44600 1 0 0 gnd-1.sym
C 43200 44700 1 0 0 DoubleCap.sym
{
T 43400 45200 5 10 1 1 0 0 1
refdes=C2
}
C 43200 45700 1 0 0 resistor.sym
{
T 43500 46100 5 10 0 0 0 0 1
device=RESISTOR
T 43400 46000 5 10 1 1 0 0 1
refdes=R4
T 43500 45500 5 10 1 1 0 0 1
value=360
}
N 44100 45800 44100 44900 4
C 41700 44700 1 0 0 DoubleCap.sym
{
T 41900 45200 5 10 1 1 0 0 1
refdes=C3
}
C 41700 45700 1 0 0 resistor.sym
{
T 42000 46100 5 10 0 0 0 0 1
device=RESISTOR
T 41900 46000 5 10 1 1 0 0 1
refdes=R3
T 42000 45500 5 10 1 1 0 0 1
value=1k
T 41700 45700 5 10 0 1 0 0 1
footprint=1210
T 41700 45700 5 10 0 1 0 0 1
spec=5% 1/3W
}
C 41600 44600 1 0 0 gnd-1.sym
N 47000 45000 45700 45000 4
N 44100 44900 44400 44900 4
N 44400 44900 44400 44400 4
N 44400 44400 46000 44400 4
N 46000 44400 46000 45400 4
N 46000 45400 47000 45400 4
N 42600 46200 47000 46200 4
N 47000 44600 46400 44600 4
N 47000 45800 46800 45800 4
T 50700 40200 9 10 1 0 0 0 1
1
T 52100 40200 9 10 1 0 0 0 1
1
N 45700 47000 46100 47000 4
N 42600 48600 49900 48600 4
N 49900 45400 49900 48600 4
N 41400 49300 51800 49300 4
N 51100 48200 51100 49300 4
N 41400 42400 52100 42400 4
N 41700 45800 41400 45800 4
N 43200 45800 43200 46500 4
N 43200 46500 41400 46500 4
N 44800 45800 44800 46900 4
N 44800 46900 41400 46900 4
N 47000 46600 45200 46600 4
N 45200 46600 45200 47300 4
N 45200 47300 41400 47300 4
N 51100 42400 51100 43000 4
C 40800 49200 1 0 0 in-1.sym
{
T 40800 49500 5 10 0 0 0 0 1
device=INPUT
T 40300 49300 5 10 1 1 0 0 1
refdes=Vp
}
C 40800 47200 1 0 0 in-1.sym
{
T 40800 47500 5 10 0 0 0 0 1
device=INPUT
T 40300 47300 5 10 1 1 0 0 1
refdes=In1
}
C 40800 46800 1 0 0 in-1.sym
{
T 40800 47100 5 10 0 0 0 0 1
device=INPUT
T 40300 46900 5 10 1 1 0 0 1
refdes=V+
}
C 40800 46400 1 0 0 in-1.sym
{
T 40800 46700 5 10 0 0 0 0 1
device=INPUT
T 40300 46500 5 10 1 1 0 0 1
refdes=VL
}
C 40800 45700 1 0 0 in-1.sym
{
T 40800 46000 5 10 0 0 0 0 1
device=INPUT
T 40300 45800 5 10 1 1 0 0 1
refdes=V-
}
C 40800 42300 1 0 0 in-1.sym
{
T 40800 42600 5 10 0 0 0 0 1
device=INPUT
T 40300 42400 5 10 1 1 0 0 1
refdes=Vn
}
C 41300 41400 1 0 0 gnd-1.sym
C 40800 41600 1 0 0 in-1.sym
{
T 40800 41900 5 10 0 0 0 0 1
device=INPUT
T 40800 41900 5 10 1 1 0 0 1
refdes=GND
}
C 50600 47200 1 180 1 IRFR9024N.sym
{
T 52400 46100 5 10 0 0 180 6 1
device=IRFR9024N
T 51300 46600 5 10 1 1 180 6 1
refdes=Q3
T 51200 46900 5 10 0 1 180 6 1
footprint=TO252
}
C 50600 47400 1 0 0 IRLR014N.sym
{
T 51200 47900 5 10 0 0 0 0 1
device=IRLR014N
T 51300 48000 5 10 1 1 0 0 1
refdes=Q4
T 52000 47700 5 10 0 1 0 0 1
footprint=TO252
}
N 50600 47000 50600 47600 4
N 51100 47200 51100 47400 4
N 51100 47400 52200 47400 4
C 53100 47300 1 0 0 out-1.sym
{
T 53100 47600 5 10 0 0 0 0 1
device=OUTPUT
T 53100 47600 5 10 1 1 0 0 1
refdes=Out1
}
C 50600 43800 1 180 1 IRFR9024N.sym
{
T 52400 42700 5 10 0 0 180 6 1
device=IRFR9024N
T 51300 43200 5 10 1 1 180 6 1
refdes=Q1
T 51200 43500 5 10 0 1 180 6 1
footprint=TO252
}
C 50600 44000 1 0 0 IRLR014N.sym
{
T 51200 44500 5 10 0 0 0 0 1
device=IRLR014N
T 51300 44600 5 10 1 1 0 0 1
refdes=Q2
T 52000 44300 5 10 0 1 0 0 1
footprint=TO252
}
N 50600 43600 50600 44200 4
N 51100 43800 51100 44000 4
N 51100 44000 52300 44000 4
C 53200 43900 1 0 0 out-1.sym
{
T 53200 44200 5 10 0 0 0 0 1
device=OUTPUT
T 53200 44200 5 10 1 1 0 0 1
refdes=Out2
}
N 51100 44800 51800 44800 4
N 51800 44800 51800 49300 4
N 51100 46400 52100 46400 4
N 52100 46400 52100 42400 4
C 52200 47300 1 0 0 resistor.sym
{
T 52500 47700 5 10 0 0 0 0 1
device=RESISTOR
T 52400 47600 5 10 1 1 0 0 1
refdes=R2
T 52500 47100 5 10 1 1 0 0 1
value=1
T 52200 47300 5 10 0 1 0 0 1
footprint=0603
T 52200 47300 5 10 0 1 0 0 1
spec=5% 1/10W
}
C 52300 43900 1 0 0 resistor.sym
{
T 52600 44300 5 10 0 0 0 0 1
device=RESISTOR
T 52500 44200 5 10 1 1 0 0 1
refdes=R1
T 52600 43700 5 10 1 1 0 0 1
value=1
T 52300 43900 5 10 0 1 0 0 1
footprint=0603
T 52300 43900 5 10 0 1 0 0 1
spec=5% 1/10W
}
C 49000 45700 1 0 0 resistor.sym
{
T 49300 46100 5 10 0 0 0 0 1
device=RESISTOR
T 49200 46000 5 10 1 1 0 0 1
refdes=R6
T 50000 45800 5 10 1 1 0 0 1
value=470
T 49000 45700 5 10 0 1 0 0 1
footprint=0603
T 49000 45700 5 10 0 1 0 0 1
spec=5% 1/10W
}
C 49000 45300 1 0 0 resistor.sym
{
T 49300 45700 5 10 0 0 0 0 1
device=RESISTOR
T 49400 45100 5 10 1 1 0 0 1
refdes=R7
T 49900 45200 5 10 1 1 0 0 1
value=470
T 49000 45300 5 10 0 1 0 0 1
footprint=0603
T 49000 45300 5 10 0 1 0 0 1
spec=5% 1/10W
}
C 46100 46900 1 0 0 resistor.sym
{
T 46400 47300 5 10 0 0 0 0 1
device=RESISTOR
T 46300 47200 5 10 1 1 0 0 1
refdes=R8
T 46500 46700 5 10 1 1 0 0 1
value=470
T 46100 46900 5 10 0 1 0 0 1
footprint=0603
T 46100 46900 5 10 0 1 0 0 1
spec=5% 1/10W
}
N 45700 43700 45700 47000 4
C 46100 43600 1 0 0 resistor.sym
{
T 46400 44000 5 10 0 0 0 0 1
device=RESISTOR
T 46300 43900 5 10 1 1 0 0 1
refdes=R9
T 46500 43400 5 10 1 1 0 0 1
value=470
T 46100 43600 5 10 0 1 0 0 1
footprint=0603
T 46100 43600 5 10 0 1 0 0 1
spec=5% 1/10W
}
N 46100 43700 45700 43700 4
N 42600 44900 42600 48600 4
C 54500 41700 1 0 0 ParallelPair.sym
{
T 56300 44500 5 10 1 1 0 3 1
refdes=U?
T 48200 50800 5 10 0 1 0 0 1
graphical=1
}
N 46400 44600 46400 44100 4
N 46400 44100 41400 44100 4
C 40800 44000 1 0 0 in-1.sym
{
T 40800 44300 5 10 0 0 0 0 1
device=INPUT
T 40300 44100 5 10 1 1 0 0 1
refdes=In2
}
C 43000 44600 1 0 0 DGND.sym
C 40800 40900 1 0 0 in-1.sym
{
T 40800 41200 5 10 0 0 0 0 1
device=INPUT
T 40800 41200 5 10 1 1 0 0 1
refdes=DGND
}
C 41200 40700 1 0 0 DGND.sym
C 46600 45500 1 0 0 DGND.sym
