module mux1 (
    input logic [15:0] ArithOut,
    input logic [15:0] Shiftout,
    input logic Sel1,
    output logic [15:0] Z
);

    always_comb begin
        if (Sel1 == 1'b0) begin
            Z = ArithOut; // Output is W0
        end else begin
            Z = Shiftout; // Output is W1
        end
    end

endmodule
