// SPDX-License-Identifier: GPL-2.0-or-later OR MIT

#include "rtl839x.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>

/ {
	compatible = "netgear,gs750e", "realtek,rtl8393-soc";
	model = "Netgear GS750E";

	aliases {
		label-mac-device = &ethernet0;
	};

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x8000000>;
	};

	keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};
	};

	gpio-restart {
		compatible = "gpio-restart";
		gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
	};

	virtual_flash {
		compatible = "mtd-concat";

		devices = <&fwconcat0>, <&fwconcat1>, <&fwconcat2>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "firmware";
				reg = <0x0 0x760000>;
				compatible = "openwrt,uimage", "denx,uimage";
				openwrt,ih-magic = <0x174e4741>;
			};
		};
	};
};

&spi0 {
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "u-boot";
				reg = <0x0 0x80000>;
				read-only;
			};

			partition@80000 {
				label = "u-boot-env";
				reg = <0x80000 0x10000>;
				read-only;
			};

			partition@90000 {
				label = "u-boot-env2";
				reg = <0x90000 0x10000>;
				read-only;
			};

			fwconcat1: partition@a0000 {
				label = "jffs2_cfg";
				reg = <0xa0000 0x80000>;
			};

			fwconcat2: partition@120000 {
				label = "jffs2_log";
				reg = <0x120000 0x80000>;
			};

			fwconcat0: partition@1a0000 {
				label = "runtime";
				reg = <0x1a0000 0x660000>;
			};
		};
	};
};

&mdio_bus0 {
	// Switch doesn't come back properly after a reset so don't.
	// reset-gpios = <&gpio0 23 GPIO_ACTIVE_LOW>;

	/* External phy RTL8218B #1 */
	EXTERNAL_PHY(0)
	EXTERNAL_PHY(1)
	EXTERNAL_PHY(2)
	EXTERNAL_PHY(3)
	EXTERNAL_PHY(4)
	EXTERNAL_PHY(5)
	EXTERNAL_PHY(6)
	EXTERNAL_PHY(7)

	/* External phy RTL8218B #2 */
	EXTERNAL_PHY(8)
	EXTERNAL_PHY(9)
	EXTERNAL_PHY(10)
	EXTERNAL_PHY(11)
	EXTERNAL_PHY(12)
	EXTERNAL_PHY(13)
	EXTERNAL_PHY(14)
	EXTERNAL_PHY(15)

	/* External phy RTL8218B #3 */
	EXTERNAL_PHY(16)
	EXTERNAL_PHY(17)
	EXTERNAL_PHY(18)
	EXTERNAL_PHY(19)
	EXTERNAL_PHY(20)
	EXTERNAL_PHY(21)
	EXTERNAL_PHY(22)
	EXTERNAL_PHY(23)

	/* External phy RTL8218B #4 */
	EXTERNAL_PHY(24)
	EXTERNAL_PHY(25)
	EXTERNAL_PHY(26)
	EXTERNAL_PHY(27)
	EXTERNAL_PHY(28)
	EXTERNAL_PHY(29)
	EXTERNAL_PHY(30)
	EXTERNAL_PHY(31)

	/* External phy RTL8218B #5 */
	EXTERNAL_PHY(32)
	EXTERNAL_PHY(33)
	EXTERNAL_PHY(34)
	EXTERNAL_PHY(35)
	EXTERNAL_PHY(36)
	EXTERNAL_PHY(37)
	EXTERNAL_PHY(38)
	EXTERNAL_PHY(39)

	/* External phy RTL8218B #6 */
	EXTERNAL_PHY(40)
	EXTERNAL_PHY(41)
	EXTERNAL_PHY(42)
	EXTERNAL_PHY(43)
	EXTERNAL_PHY(44)
	EXTERNAL_PHY(45)
	EXTERNAL_PHY(46)
	EXTERNAL_PHY(47)
};

&switch0 {
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		SWITCH_PORT_SDS(0, 1, 0, qsgmii)
		SWITCH_PORT_SDS(1, 2, 0, qsgmii)
		SWITCH_PORT_SDS(2, 3, 0, qsgmii)
		SWITCH_PORT_SDS(3, 4, 0, qsgmii)
		SWITCH_PORT_SDS(4, 5, 1, qsgmii)
		SWITCH_PORT_SDS(5, 6, 1, qsgmii)
		SWITCH_PORT_SDS(6, 7, 1, qsgmii)
		SWITCH_PORT_SDS(7, 8, 1, qsgmii)

		SWITCH_PORT_SDS(8, 9, 2, qsgmii)
		SWITCH_PORT_SDS(9, 10, 2, qsgmii)
		SWITCH_PORT_SDS(10, 11, 2, qsgmii)
		SWITCH_PORT_SDS(11, 12, 2, qsgmii)
		SWITCH_PORT_SDS(12, 13, 3, qsgmii)
		SWITCH_PORT_SDS(13, 14, 3, qsgmii)
		SWITCH_PORT_SDS(14, 15, 3, qsgmii)
		SWITCH_PORT_SDS(15, 16, 3, qsgmii)

		SWITCH_PORT_SDS(16, 17, 4, qsgmii)
		SWITCH_PORT_SDS(17, 18, 4, qsgmii)
		SWITCH_PORT_SDS(18, 19, 4, qsgmii)
		SWITCH_PORT_SDS(19, 20, 4, qsgmii)
		SWITCH_PORT_SDS(20, 21, 5, qsgmii)
		SWITCH_PORT_SDS(21, 22, 5, qsgmii)
		SWITCH_PORT_SDS(22, 23, 5, qsgmii)
		SWITCH_PORT_SDS(23, 24, 5, qsgmii)

		SWITCH_PORT_SDS(24, 25, 6, qsgmii)
		SWITCH_PORT_SDS(25, 26, 6, qsgmii)
		SWITCH_PORT_SDS(26, 27, 6, qsgmii)
		SWITCH_PORT_SDS(27, 28, 6, qsgmii)
		SWITCH_PORT_SDS(28, 29, 7, qsgmii)
		SWITCH_PORT_SDS(29, 30, 7, qsgmii)
		SWITCH_PORT_SDS(30, 31, 7, qsgmii)
		SWITCH_PORT_SDS(31, 32, 7, qsgmii)

		SWITCH_PORT_SDS(32, 33, 8, qsgmii)
		SWITCH_PORT_SDS(33, 34, 8, qsgmii)
		SWITCH_PORT_SDS(34, 35, 8, qsgmii)
		SWITCH_PORT_SDS(35, 36, 8, qsgmii)
		SWITCH_PORT_SDS(36, 37, 9, qsgmii)
		SWITCH_PORT_SDS(37, 38, 9, qsgmii)
		SWITCH_PORT_SDS(38, 39, 9, qsgmii)
		SWITCH_PORT_SDS(39, 40, 9, qsgmii)

		SWITCH_PORT_SDS(40, 41, 10, qsgmii)
		SWITCH_PORT_SDS(41, 42, 10, qsgmii)
		SWITCH_PORT_SDS(42, 43, 10, qsgmii)
		SWITCH_PORT_SDS(43, 44, 10, qsgmii)
		SWITCH_PORT_SDS(44, 45, 11, qsgmii)
		SWITCH_PORT_SDS(45, 46, 11, qsgmii)
		SWITCH_PORT_SDS(46, 47, 11, qsgmii)
		SWITCH_PORT_SDS(47, 48, 11, qsgmii)

		port@48 {
			reg = <48>;
			label = "lan49";
			pcs-handle = <&serdes12>;
			phy-mode = "1000base-x";
			managed = "in-band-status";
			/* i2c and gpio not yet identified */
		};
		port@49 {
			reg = <49>;
			label = "lan50";
			pcs-handle = <&serdes13>;
			phy-mode = "1000base-x";
			managed = "in-band-status";
			/* i2c and gpio not yet identified */
		};

		/* CPU-Port */
		port@52 {
			ethernet = <&ethernet0>;
			reg = <52>;
			phy-mode = "internal";
			fixed-link {
				speed = <1000>;
				full-duplex;
			};
		};
	};
};
