
library ieee;
use IEEE.std_logic_1164.all;
--
ENTITY ex_1  IS 
	GENERIC (N : NATURAL := 4);
	PORT(
		ent : IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
		sel: IN STD_LOGIC;
		saida : OUT STD_LOGIC
		);
END ENTITY;

ARCHITECTURE ex_1 OF ex_1 IS
	type vecOfNum is array (N-1 downto 0) of std_logic_vector(1 downto 0);
	type parcialSum is array (N-2 downto 0) of INTEGER;
	SIGNAL s0 : vecOfNum;
	SIGNAL sum : parcialSum;
BEGIN

	g_GENERATE_FOR: for i in 0 to N generate
		s0(i) <= ( '0', ent(i));
	end generate g_GENERATE_FOR;
 
	sum(0) <= s0(0) + s0(1);

	sum_GENERATE_FOR: for i in 1 to N-1 generate
		sum(i) <= sum(i-1) + s0(i+1);
	end generate sum_GENERATE_FOR;

	saida <= sum(N-2);

END ARCHITECTURE;
