// Seed: 2215276772
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wand id_1;
  assign id_1 = id_4 ? 1 : -1;
  wire [1  &  1 : -1] id_7;
endmodule
module module_0 #(
    parameter id_10 = 32'd47,
    parameter id_11 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    module_1,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wand id_12;
  input wire _id_11;
  inout wire _id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_12,
      id_12,
      id_12,
      id_12
  );
  logic [7:0] id_20;
  logic id_21;
  ;
  assign id_7 = id_19;
  id_22 :
  assert property (@(posedge id_20) 1 && id_2 && id_20 && -1'b0 == id_7 && id_12++)
  else $unsigned(51);
  ;
endmodule
