Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/benjamin/Documents/notes/DSDII/lab2/lab1tb_isim_par.exe -prj /home/benjamin/Documents/notes/DSDII/lab2/lab1tb_par.prj work.lab1tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab2/netgen/par/lab1top_timesim.vhd" into library work
Parsing VHDL file "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" into library work
ERROR:HDLCompiler:104 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 31: Cannot find <so_eddgy> in library <work>. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
ERROR:HDLCompiler:854 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 34: Unit <lab1tb> ignored due to previous errors.
ERROR:HDLCompiler:374 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 36: Entity <lab1tb> is not yet compiled.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 37: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 38: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 39: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 40: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 41: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 42: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 43: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 47: <a> is not declared.
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 48: <or_output> is not declared.
ERROR:HDLCompiler:192 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 48: Actual of formal out port or_out cannot be an expression
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 49: <and_output> is not declared.
ERROR:HDLCompiler:192 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 49: Actual of formal out port and_out cannot be an expression
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 50: <xor_output> is not declared.
ERROR:HDLCompiler:192 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 50: Actual of formal out port xor_out cannot be an expression
ERROR:HDLCompiler:69 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 51: <not_output> is not declared.
ERROR:HDLCompiler:192 - "/home/benjamin/Documents/notes/DSDII/lab2/lab1tb.vhd" Line 51: Actual of formal out port not_out cannot be an expression
Sorry, too many errors..
