#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 18:06:20 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Feb 07 12:06:09 2019
# Process ID: 7684
# Log file: C:/Users/subir/Desktop/VHDL Projects/half_full_adder/vivado.log
# Journal file: C:/Users/subir/Desktop/VHDL Projects/half_full_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/subir/Desktop/VHDL Projects/half_full_adder/half_full_adder.xpr}
launch_simulation
open_wave_config {C:/Users/subir/Desktop/VHDL Projects/half_full_adder\half_full_adder_behav.wcfg}
source half_full_adder.tcl
add_force {/half_full_adder/a} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/half_full_adder/a} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/half_full_adder/b} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/half_full_adder/b} -radix bin {1 0ns} {0 100000ps} -repeat_every 200000ps
add_force {/half_full_adder/b} -radix bin {1 0ns} {0 100000ps} -repeat_every 200000ps
add_force {/half_full_adder/carry} -radix bin {1 0ns} {0 150000ps} -repeat_every 300000ps
add_force {/half_full_adder/carry} -radix bin {1 0ns} {0 150000ps} -repeat_every 300000ps
run 10 us
close_sim
