
*** Running xst
    with args -ifn mojo_top_0.xst -ofn mojo_top_0.srp -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/arroyo/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer_6.v" into library work
Parsing module <renderer_6>.
Analyzing Verilog file "/home/arroyo/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/pipeline_5.v" into library work
Parsing module <pipeline_5>.
Analyzing Verilog file "/home/arroyo/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "/home/arroyo/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/game_4.v" into library work
Parsing module <game_4>.
Analyzing Verilog file "/home/arroyo/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/edge_detector_3.v" into library work
Parsing module <edge_detector_3>.
Analyzing Verilog file "/home/arroyo/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/button_conditioner_2.v" into library work
Parsing module <button_conditioner_2>.
Analyzing Verilog file "/home/arroyo/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <button_conditioner_2>.

Elaborating module <pipeline_5>.

Elaborating module <edge_detector_3>.

Elaborating module <game_4>.

Elaborating module <renderer_6>.
WARNING:HDLCompiler:1127 - "/home/arroyo/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/game_4.v" Line 119: Assignment to M_oneSecond_q ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/arroyo/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 82
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 82
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 82
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 82
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 82
    Found 1-bit tristate buffer for signal <avr_rx> created at line 82
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "/home/arroyo/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <button_conditioner_2>.
    Related source file is "/home/arroyo/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/button_conditioner_2.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_3_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_2> synthesized.

Synthesizing Unit <pipeline_5>.
    Related source file is "/home/arroyo/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/pipeline_5.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_5> synthesized.

Synthesizing Unit <edge_detector_3>.
    Related source file is "/home/arroyo/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/edge_detector_3.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_3> synthesized.

Synthesizing Unit <game_4>.
    Related source file is "/home/arroyo/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/game_4.v".
WARNING:Xst:647 - Input <buttons<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy_dummy> equivalent to <M_tiles_q> has been removed
    Register <M_tiles_q_dummy> equivalent to <M_tiles_q> has been removed
    Found 3-bit register for signal <M_tileY_q>.
    Found 28-bit register for signal <M_blink_q>.
    Found 225-bit register for signal <M_placed_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 4-bit register for signal <M_tileX_q>.
    Found 1-bit register for signal <M_tiles_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 5                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_state_q<1> (negative)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <M_tileY_q[2]_GND_6_o_sub_243_OUT> created at line 96.
    Found 4-bit subtractor for signal <M_tileX_q[3]_GND_6_o_sub_245_OUT> created at line 102.
    Found 11-bit adder for signal <n1240> created at line 73.
    Found 11-bit adder for signal <n0759> created at line 73.
    Found 10-bit adder for signal <n1245> created at line 74.
    Found 10-bit adder for signal <n0991> created at line 74.
    Found 28-bit adder for signal <M_blink_d> created at line 76.
    Found 3-bit adder for signal <M_tileY_q[2]_GND_6_o_add_243_OUT> created at line 99.
    Found 4-bit adder for signal <M_tileX_q[3]_GND_6_o_add_245_OUT> created at line 105.
    Found 4x6-bit multiplier for signal <M_tileX_q[3]_PWR_6_o_MuLt_0_OUT> created at line 73.
    Found 3x3-bit multiplier for signal <M_tileY_q[2]_PWR_6_o_MuLt_1_OUT> created at line 73.
    Found 3x6-bit multiplier for signal <M_tileY_q[2]_PWR_6_o_MuLt_232_OUT> created at line 74.
    Found 4x3-bit multiplier for signal <M_tileX_q[3]_PWR_6_o_MuLt_233_OUT> created at line 74.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<71:68>> (without init value) have a constant value of 0 in block <game_4>.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<65:65>> (without init value) have a constant value of 0 in block <game_4>.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<64:61>> (without init value) have a constant value of 0 in block <game_4>.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<58:57>> (without init value) have a constant value of 0 in block <game_4>.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<55:54>> (without init value) have a constant value of 0 in block <game_4>.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<52:52>> (without init value) have a constant value of 0 in block <game_4>.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<50:46>> (without init value) have a constant value of 0 in block <game_4>.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<44:43>> (without init value) have a constant value of 0 in block <game_4>.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<40:35>> (without init value) have a constant value of 0 in block <game_4>.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<31:28>> (without init value) have a constant value of 0 in block <game_4>.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<26:25>> (without init value) have a constant value of 0 in block <game_4>.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<23:22>> (without init value) have a constant value of 0 in block <game_4>.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<20:19>> (without init value) have a constant value of 0 in block <game_4>.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<17:17>> (without init value) have a constant value of 0 in block <game_4>.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<14:14>> (without init value) have a constant value of 0 in block <game_4>.
    WARNING:Xst:2404 -  FFs/Latches <M_tiles_q<13:4>> (without init value) have a constant value of 0 in block <game_4>.
    Summary:
	inferred   4 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred 261 D-type flip-flop(s).
	inferred 717 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <game_4> synthesized.

Synthesizing Unit <renderer_6>.
    Related source file is "/home/arroyo/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer_6.v".
    Found 11-bit register for signal <M_line_q>.
    Found 11-bit register for signal <M_pixel_q>.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_98_OUT> created at line 40.
    Found 10-bit subtractor for signal <GND_7_o_GND_7_o_sub_103_OUT> created at line 40.
    Found 15-bit adder for signal <n0070> created at line 33.
    Found 32-bit adder for signal <n0120> created at line 40.
    Found 32-bit adder for signal <n0082> created at line 40.
    Found 14-bit adder for signal <n0125[13:0]> created at line 44.
    Found 15-bit adder for signal <n0111> created at line 44.
    Found 11-bit adder for signal <M_line_q[10]_GND_7_o_add_138_OUT> created at line 79.
    Found 11-bit adder for signal <M_pixel_q[10]_GND_7_o_add_140_OUT> created at line 83.
    Found 15-bit adder for signal <n0073> created at line 40.
    Found 449-bit shifter logical right for signal <n0071> created at line 33
    Found 449-bit shifter logical right for signal <n0074> created at line 40
    Found 3x4-bit multiplier for signal <placed[224]_PWR_7_o_MuLt_94_OUT> created at line 40.
    Found 7x2-bit multiplier for signal <M_line_q[10]_PWR_7_o_MuLt_96_OUT> created at line 40.
    Found 32x2-bit multiplier for signal <n0078> created at line 40.
    Found 7x2-bit multiplier for signal <M_pixel_q[10]_PWR_7_o_MuLt_101_OUT> created at line 40.
    Found 143-bit shifter logical right for signal <n0083> created at line 40
    Found 7x6-bit multiplier for signal <M_line_q[10]_PWR_7_o_MuLt_106_OUT> created at line 44.
    Found 7x3-bit multiplier for signal <M_pixel_q[10]_PWR_7_o_MuLt_108_OUT> created at line 44.
    Found 449-bit shifter logical right for signal <n0089> created at line 44
    Found 11-bit comparator greater for signal <M_pixel_q[10]_GND_7_o_LessThan_1_o> created at line 30
    Found 11-bit comparator greater for signal <M_line_q[10]_GND_7_o_LessThan_2_o> created at line 30
    Found 7-bit comparator greater for signal <M_pixel_q[10]_GND_7_o_LessThan_3_o> created at line 33
    Found 7-bit comparator greater for signal <M_line_q[10]_GND_7_o_LessThan_4_o> created at line 33
    Found 11-bit comparator lessequal for signal <n0044> created at line 65
    Found 11-bit comparator lessequal for signal <n0046> created at line 65
    Found 11-bit comparator lessequal for signal <n0049> created at line 70
    Found 11-bit comparator lessequal for signal <n0051> created at line 70
    Summary:
	inferred   6 Multiplier(s).
	inferred  10 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
Unit <renderer_6> synthesized.

Synthesizing Unit <div_7u_2u>.
    Related source file is "".
    Found 9-bit adder for signal <n0187> created at line 0.
    Found 9-bit adder for signal <GND_8_o_b[1]_add_1_OUT> created at line 0.
    Found 8-bit adder for signal <n0191> created at line 0.
    Found 8-bit adder for signal <GND_8_o_b[1]_add_3_OUT> created at line 0.
    Found 7-bit adder for signal <n0195> created at line 0.
    Found 7-bit adder for signal <a[6]_b[1]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <n0199> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_8_o_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <n0203> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_8_o_add_9_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <n0207> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_8_o_add_11_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <n0211> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_8_o_add_13_OUT[6:0]> created at line 0.
    Found 9-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <div_7u_2u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 10
 32x2-bit multiplier                                   : 1
 3x3-bit multiplier                                    : 1
 4x3-bit multiplier                                    : 2
 6x3-bit multiplier                                    : 1
 6x4-bit multiplier                                    : 1
 7x2-bit multiplier                                    : 2
 7x3-bit multiplier                                    : 1
 7x6-bit multiplier                                    : 1
# Adders/Subtractors                                   : 50
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 11-bit adder                                          : 4
 14-bit adder                                          : 1
 15-bit adder                                          : 3
 20-bit adder                                          : 5
 28-bit adder                                          : 1
 3-bit addsub                                          : 1
 32-bit adder                                          : 2
 4-bit addsub                                          : 1
 7-bit adder                                           : 20
 8-bit adder                                           : 4
 9-bit adder                                           : 4
# Registers                                            : 23
 1-bit register                                        : 6
 11-bit register                                       : 2
 2-bit register                                        : 5
 20-bit register                                       : 5
 225-bit register                                      : 1
 28-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
# Comparators                                          : 24
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 4
 7-bit comparator greater                              : 2
 7-bit comparator lessequal                            : 12
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 786
 1-bit 2-to-1 multiplexer                              : 559
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 218
 7-bit 2-to-1 multiplexer                              : 6
# Logic shifters                                       : 4
 143-bit shifter logical right                         : 1
 449-bit shifter logical right                         : 3
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_2>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_2> synthesized (advanced).

Synthesizing (advanced) Unit <game_4>.
The following registers are absorbed into counter <M_tileX_q>: 1 register on signal <M_tileX_q>.
The following registers are absorbed into counter <M_tileY_q>: 1 register on signal <M_tileY_q>.
The following registers are absorbed into counter <M_blink_q>: 1 register on signal <M_blink_q>.
	Multiplier <Mmult_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT> in block <game_4> and adder/subtractor <Madd_n1240_Madd> in block <game_4> are combined into a MAC<Maddsub_M_tileX_q[3]_PWR_6_o_MuLt_0_OUT>.
	Multiplier <Mmult_M_tileY_q[2]_PWR_6_o_MuLt_232_OUT> in block <game_4> and adder/subtractor <Madd_n1245_Madd> in block <game_4> are combined into a MAC<Maddsub_M_tileY_q[2]_PWR_6_o_MuLt_232_OUT>.
Unit <game_4> synthesized (advanced).

Synthesizing (advanced) Unit <renderer_6>.
The following registers are absorbed into counter <M_pixel_q>: 1 register on signal <M_pixel_q>.
The following registers are absorbed into counter <M_line_q>: 1 register on signal <M_line_q>.
	The following adders/subtractors are grouped into adder tree <Madd_n0082_Madd1> :
 	<Madd_n0120_Madd> in block <renderer_6>, 	<Msub_GND_7_o_GND_7_o_sub_103_OUT_Madd> in block <renderer_6>.
	Multiplier <Mmult_M_pixel_q[10]_PWR_7_o_MuLt_101_OUT> in block <renderer_6> and adder/subtractor <ADDER_FOR_MULTADD_Madd2> in block <renderer_6> are combined into a MAC<Maddsub_M_pixel_q[10]_PWR_7_o_MuLt_101_OUT>.
	Multiplier <Mmult_placed[224]_PWR_7_o_MuLt_94_OUT> in block <renderer_6> and adder/subtractor <ADDER_FOR_MULTADD_Madd> in block <renderer_6> are combined into a MAC<Maddsub_placed[224]_PWR_7_o_MuLt_94_OUT>.
	Multiplier <Mmult_M_line_q[10]_PWR_7_o_MuLt_96_OUT> in block <renderer_6> and adder/subtractor <Msub_GND_7_o_GND_7_o_sub_98_OUT> in block <renderer_6> are combined into a MAC<Maddsub_M_line_q[10]_PWR_7_o_MuLt_96_OUT>.
	Multiplier <Mmult_M_line_q[10]_PWR_7_o_MuLt_106_OUT> in block <renderer_6> and adder/subtractor <Madd_n0125[13:0]_Madd> in block <renderer_6> are combined into a MAC<Maddsub_M_line_q[10]_PWR_7_o_MuLt_106_OUT>.
Unit <renderer_6> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 6
 4x3-to-7-bit MAC                                      : 1
 6x3-to-8-bit MAC                                      : 1
 6x4-to-8-bit MAC                                      : 1
 7x2-to-10-bit MAC                                     : 1
 7x2-to-7-bit MAC                                      : 1
 7x6-to-8-bit MAC                                      : 1
# Multipliers                                          : 4
 32x2-bit multiplier                                   : 1
 3x3-bit multiplier                                    : 1
 4x3-bit multiplier                                    : 1
 7x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 20
 7-bit adder                                           : 1
 7-bit adder carry in                                  : 14
 8-bit adder                                           : 5
# Counters                                             : 10
 11-bit up counter                                     : 2
 20-bit up counter                                     : 5
 28-bit up counter                                     : 1
 3-bit updown counter                                  : 1
 4-bit updown counter                                  : 1
# Registers                                            : 245
 Flip-Flops                                            : 245
# Comparators                                          : 24
 11-bit comparator greater                             : 2
 11-bit comparator lessequal                           : 4
 7-bit comparator greater                              : 2
 7-bit comparator lessequal                            : 12
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 787
 1-bit 2-to-1 multiplexer                              : 561
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 218
 7-bit 2-to-1 multiplexer                              : 6
# Logic shifters                                       : 4
 143-bit shifter logical right                         : 1
 449-bit shifter logical right                         : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch M_tiles_q hinder the constant cleaning in the block game_4.
   You should achieve better results by setting this init to 1.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <game/FSM_0> on signal <M_state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch M_state_q_FSM_FFd2 hinder the constant cleaning in the block game_4.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <M_blink_q_26> of sequential type is unconnected in block <game_4>.
WARNING:Xst:2677 - Node <M_blink_q_27> of sequential type is unconnected in block <game_4>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <game_4> ...

Optimizing unit <renderer_6> ...

Optimizing unit <div_7u_2u> ...
WARNING:Xst:2677 - Node <reset_cond/M_stage_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <reset_cond/M_stage_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <reset_cond/M_stage_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <reset_cond/M_stage_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/sync/M_pipe_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/sync/M_pipe_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <edge_detector_gen_0[2].edge_detector/M_last_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_10> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_11> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_12> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_13> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_14> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_15> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_16> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_17> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_18> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <button_cond_gen_0[2].button_cond/M_ctr_q_19> of sequential type is unconnected in block <mojo_top_0>.
INFO:Xst:2261 - The FF/Latch <game/M_blink_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game/renderer/M_pixel_q_0> 
INFO:Xst:2261 - The FF/Latch <game/M_blink_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game/renderer/M_pixel_q_1> 
INFO:Xst:2261 - The FF/Latch <game/M_blink_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game/renderer/M_pixel_q_2> 
INFO:Xst:2261 - The FF/Latch <game/M_blink_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game/renderer/M_pixel_q_3> 
INFO:Xst:2261 - The FF/Latch <game/M_state_q_FSM_FFd2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game/M_tiles_q> 

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1426 - The value init of the FF/Latch game/M_state_q_FSM_FFd2 hinder the constant cleaning in the block mojo_top_0.
   You should achieve better results by setting this init to 1.
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 35.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <button_cond_gen_0[0].button_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_gen_0[1].button_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_gen_0[3].button_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <button_cond_gen_0[4].button_cond/sync/M_pipe_q_1>.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 361
 Flip-Flops                                            : 361
# Shift Registers                                      : 4
 2-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
--------------------------------------------------+---------------------------------------------+-------+
Clock Signal                                      | Clock buffer(FF name)                       | Load  |
--------------------------------------------------+---------------------------------------------+-------+
clk                                               | BUFGP                                       | 372   |
game/led_0_OBUF                                   | NONE(game/Madd_n0991_Madd1)                 | 2     |
game/renderer/M_pixel_q[10]_PWR_7_o_div_107_OUT<6>| NONE(game/renderer/ADDER_FOR_MULTADD_Madd11)| 2     |
--------------------------------------------------+---------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 16.489ns (Maximum Frequency: 60.646MHz)
   Minimum input arrival time before clock: 2.009ns
   Maximum output required time after clock: 41.960ns
   Maximum combinational path delay: No path found

=========================================================================
