# vsim -assertdebug -coverage -c test_pci_protocol -l test_pci_protocol_check4.log -do "run -all; quit" 
# Start time: 15:27:26 on Jan 31,2017
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.5c linux_x86_64 Jul 20 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_pci_protocol(fast)
# Loading work.pci_master(fast)
# Loading work.pci_target(fast)
# Loading work.pci_protocol_property(fast)
# run -all
#          0  clk=1 reset_=1 FRAME_=x AD=zzzzzzzz C_BE_=xxxx IRDY_=x TRDY_=x DEVSEL_=1
#         10  clk=1 reset_=0 FRAME_=1 AD=zzzzzzzz C_BE_=xxxx IRDY_=1 TRDY_=x DEVSEL_=1
#         20  clk=1 reset_=1 FRAME_=1 AD=zzzzzzzz C_BE_=xxxx IRDY_=1 TRDY_=x DEVSEL_=1
# 
# 	Drive FRAME_, AD and Read Command
#         30  clk=1 reset_=1 FRAME_=0 AD=00001234 C_BE_=0110 IRDY_=1 TRDY_=x DEVSEL_=1
# 
# 	Drive IRDY_ and Byte Enables
#         40  clk=1 reset_=1 FRAME_=0 AD=zzzzzzzz C_BE_=1111 IRDY_=0 TRDY_=x DEVSEL_=1
# 
# 	Data Transfer Phase
#         50  clk=1 reset_=1 FRAME_=0 AD=cafecafe C_BE_=1111 IRDY_=0 TRDY_=0 DEVSEL_=1
#         50  CHECK4:checkPCI_trdyDevsel FAIL
# 
# 
# 	TARGET Wait Mode
#         60  clk=1 reset_=1 FRAME_=0 AD=zzzzzzzz C_BE_=1111 IRDY_=0 TRDY_=1 DEVSEL_=1
# 
# 	Data Transfer Phase
#         70  clk=1 reset_=1 FRAME_=0 AD=faceface C_BE_=1111 IRDY_=0 TRDY_=0 DEVSEL_=1
#         70  CHECK4:checkPCI_trdyDevsel FAIL
# 
# 
# 	Master Wait Mode
#         80  clk=1 reset_=1 FRAME_=0 AD=cafeface C_BE_=1111 IRDY_=1 TRDY_=0 DEVSEL_=1
#         80  CHECK4:checkPCI_trdyDevsel FAIL
# 
# 
# 	Data Transfer Phase
#         90  clk=1 reset_=1 FRAME_=0 AD=cafeface C_BE_=1111 IRDY_=0 TRDY_=0 DEVSEL_=1
#         90  CHECK4:checkPCI_trdyDevsel FAIL
# 
# 
# 	FRAME_ De-asserted
#        100  clk=1 reset_=1 FRAME_=1 AD=zzzzzzzz C_BE_=1111 IRDY_=0 TRDY_=1 DEVSEL_=1
# 
# 	CYCLE COMPLETE
#        110  clk=1 reset_=1 FRAME_=1 AD=zzzzzzzz C_BE_=1111 IRDY_=1 TRDY_=1 DEVSEL_=1
#        120  clk=1 reset_=1 FRAME_=1 AD=zzzzzzzz C_BE_=1111 IRDY_=1 TRDY_=1 DEVSEL_=1
#        130  clk=1 reset_=1 FRAME_=1 AD=zzzzzzzz C_BE_=1111 IRDY_=1 TRDY_=1 DEVSEL_=1
#        140  clk=1 reset_=1 FRAME_=1 AD=zzzzzzzz C_BE_=1111 IRDY_=1 TRDY_=1 DEVSEL_=1
#        150  clk=1 reset_=1 FRAME_=1 AD=zzzzzzzz C_BE_=1111 IRDY_=1 TRDY_=1 DEVSEL_=1
#        160  clk=1 reset_=1 FRAME_=1 AD=zzzzzzzz C_BE_=1111 IRDY_=1 TRDY_=1 DEVSEL_=1
#        170  clk=1 reset_=1 FRAME_=1 AD=zzzzzzzz C_BE_=1111 IRDY_=1 TRDY_=1 DEVSEL_=1
#        180  clk=1 reset_=1 FRAME_=1 AD=zzzzzzzz C_BE_=1111 IRDY_=1 TRDY_=1 DEVSEL_=1
#        190  clk=1 reset_=1 FRAME_=1 AD=zzzzzzzz C_BE_=1111 IRDY_=1 TRDY_=1 DEVSEL_=1
#        200  clk=1 reset_=1 FRAME_=1 AD=zzzzzzzz C_BE_=1111 IRDY_=1 TRDY_=1 DEVSEL_=1
#        210  clk=1 reset_=1 FRAME_=1 AD=zzzzzzzz C_BE_=1111 IRDY_=1 TRDY_=1 DEVSEL_=1
# ** Note: Data structure takes 5257344 bytes of memory
#          Process time 0.02 seconds
#          $finish    : test_pci_protocol.sv(26)
#    Time: 215 ns  Iteration: 1  Instance: /test_pci_protocol
# End time: 15:28:09 on Jan 31,2017, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
