[
  {
    "name": "李明哲",
    "email": "minglee@ntut.edu.tw",
    "latestUpdate": "2025-05-31 16:45:34",
    "objective": "此門課程的主要目標，將以介紹高等積體電路設計為主，讓學生了解高等積體電路設計的理論、概念、流程及方法。課程將理論與實際並重，讓學生具有實際的高等積體電路設計能力。\n1.Introduction of Advanced VLSI Design\n2.Introduction and Use of EDA tools (ADFT 16nm FinFET)\n3.Circuit/System simulation\n4.Layout drawing/verifications (DRC, LVS, and Post-Layout Simulation)\n5.Circuit Design Methodologies & VLSI Testing",
    "schedule": "week  1      Course Introduction\nweek  2      Process Overview/Design environment/Simulations\nweek  3      Various Inverters\nweek  4      Layout/ Laker & Calibre DRC/LVS introduction\nweek  5      Ring oscillator & Flip-flops\nweek  6      Techniques of Design-Oriented Analysis\nweek  7-8    Null Double Injection (NDI) & Extra Element Theorem (EET)\nweek  9      Mid-term project\nweek 10      Arithmetic circuits\nweek 11      Dynamic logic\nweek 12      Dynamic logic, Memory\nweek 13      Memory\nWeek 14-15   VLSI Testing\nWeek 16      National Holiday\nWeek 17      National Holiday\nweek 18      Final project",
    "scorePolicy": "Attendance: 20%\nHomework: 20%\nMid-term project: 30%\nFinal project: 30%",
    "materials": "(1) Sung-Mo. Kang and Yusuf Leblebici, “CMOS Integrated Circuits – Analysis and Design,\" McGraw-Hill\n(2) Jan M. Rabaey, “Digital Integrated Circuits,\" Prentice Hall\n(3) Michael L. Bushnell and Vishwani D. Agrawal, \"Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits,\" Kluwer Academic Publishers",
    "consultation": "(1) 辦公室：綜科 311-1 室 (2) Office Hours: 如系統公告 (3) Email: minglee@ntut.edu.tw",
    "課程對應SDGs指標": "SDG1：消除貧窮（No Poverty）SDG4：優質教育（Quality Education）",
    "課程是否導入AI": "● 鼓勵學生使用生成式 AI 工具（Encourage students to use generative AI tools）",
    "remarks": "(1) 本課程將以英文授課，內容將包含積體電路設計流程中大部分的 tool 使用教學，歡迎有興趣的同學多加利用選修。(2) 電路設計與模擬相關軟體受智慧財產權相關法律所保護，請修課同學們務必遵守保密協定，切勿對軟體之任何相關畫面進行截圖、照相或錄影，亦不可將相關技術文件內所含之內容外洩，以觸法。",
    "foreignLanguageTextbooks": true
  }
]
