Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 31 20:40:28 2020
| Host         : LAPTOP-OQJ5SABP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: spi_clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: screen_writer_layout/Data_In_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/bomb_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/bomb_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/bomb_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/bomb_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: spi_layout/Ram_reg[0][9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: spi_layout/dat_reg_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: spi_layout/dat_reg_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: spi_layout/dat_reg_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: spi_layout/dat_reg_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: spi_layout/dat_reg_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: spi_layout/dat_reg_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/hcount_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_layout/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.311        0.000                      0                  190        0.280        0.000                      0                  190        3.000        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clk_pixel_clk_wiz  {0.000 19.789}     39.579          25.266          
  clkfbout_clk_wiz   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_pixel_clk_wiz       28.311        0.000                      0                  190        0.280        0.000                      0                  190       19.289        0.000                       0                    54  
  clkfbout_clk_wiz                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz
  To Clock:  clk_pixel_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       28.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.311ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        10.350ns  (logic 3.591ns (34.697%)  route 6.759ns (65.303%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.065 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.625    -0.887    vga_layout/clk_pixel
    SLICE_X2Y29          FDRE                                         r  vga_layout/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 f  vga_layout/vcount_reg[1]/Q
                         net (fo=46, routed)          1.660     1.252    vga_layout/VPos[1]
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.301     1.553 r  vga_layout/bomb_ram_i_22/O
                         net (fo=1, routed)           0.000     1.553    vga_layout/bomb_ram_i_22_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.066 r  vga_layout/bomb_ram_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.066    vga_layout/bomb_ram_i_9_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 r  vga_layout/bomb_ram_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.183    vga_layout/bomb_ram_i_28_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.340 r  vga_layout/bomb_ram_i_12/CO[1]
                         net (fo=33, routed)          1.755     4.094    vga_layout_n_52
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.332     4.426 r  bomb_ram_i_23/O
                         net (fo=1, routed)           0.548     4.974    bomb_ram_i_23_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     5.456 r  bomb_ram_i_10/O[0]
                         net (fo=5, routed)           0.625     6.081    bomb_ram_i_10_n_7
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.299     6.380 r  player2_ram_i_10/O
                         net (fo=1, routed)           0.000     6.380    player2_ram_i_10_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.960 r  player2_ram_i_5/O[2]
                         net (fo=2, routed)           0.812     7.772    vga_layout/player2_ram[2]
    SLICE_X9Y28          LUT4 (Prop_lut4_I1_O)        0.332     8.104 r  vga_layout/player2_ram_i_2/O
                         net (fo=2, routed)           1.359     9.463    screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y14         RAMB18E1                                     r  screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.482    38.065    screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.564    38.629    
                         clock uncertainty           -0.085    38.543    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.769    37.774    screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.774    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                 28.311    

Slack (MET) :             28.502ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        10.162ns  (logic 3.591ns (35.339%)  route 6.571ns (64.661%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.068 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.625    -0.887    vga_layout/clk_pixel
    SLICE_X2Y29          FDRE                                         r  vga_layout/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 f  vga_layout/vcount_reg[1]/Q
                         net (fo=46, routed)          1.660     1.252    vga_layout/VPos[1]
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.301     1.553 r  vga_layout/bomb_ram_i_22/O
                         net (fo=1, routed)           0.000     1.553    vga_layout/bomb_ram_i_22_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.066 r  vga_layout/bomb_ram_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.066    vga_layout/bomb_ram_i_9_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 r  vga_layout/bomb_ram_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.183    vga_layout/bomb_ram_i_28_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.340 r  vga_layout/bomb_ram_i_12/CO[1]
                         net (fo=33, routed)          1.755     4.094    vga_layout_n_52
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.332     4.426 r  bomb_ram_i_23/O
                         net (fo=1, routed)           0.548     4.974    bomb_ram_i_23_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     5.456 r  bomb_ram_i_10/O[0]
                         net (fo=5, routed)           0.625     6.081    bomb_ram_i_10_n_7
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.299     6.380 r  player2_ram_i_10/O
                         net (fo=1, routed)           0.000     6.380    player2_ram_i_10_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.960 r  player2_ram_i_5/O[2]
                         net (fo=2, routed)           0.812     7.772    vga_layout/player2_ram[2]
    SLICE_X9Y28          LUT4 (Prop_lut4_I1_O)        0.332     8.104 r  vga_layout/player2_ram_i_2/O
                         net (fo=2, routed)           1.171     9.275    screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y14         RAMB18E1                                     r  screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.485    38.068    screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.564    38.632    
                         clock uncertainty           -0.085    38.546    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.769    37.777    screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.777    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                 28.502    

Slack (MET) :             28.717ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.939ns  (logic 3.373ns (33.939%)  route 6.566ns (66.061%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.059 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.625    -0.887    vga_layout/clk_pixel
    SLICE_X2Y29          FDRE                                         r  vga_layout/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 f  vga_layout/vcount_reg[1]/Q
                         net (fo=46, routed)          1.660     1.252    vga_layout/VPos[1]
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.301     1.553 r  vga_layout/bomb_ram_i_22/O
                         net (fo=1, routed)           0.000     1.553    vga_layout/bomb_ram_i_22_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.066 r  vga_layout/bomb_ram_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.066    vga_layout/bomb_ram_i_9_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 r  vga_layout/bomb_ram_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.183    vga_layout/bomb_ram_i_28_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.340 r  vga_layout/bomb_ram_i_12/CO[1]
                         net (fo=33, routed)          1.755     4.094    vga_layout_n_52
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.332     4.426 r  bomb_ram_i_23/O
                         net (fo=1, routed)           0.548     4.974    bomb_ram_i_23_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     5.572 r  bomb_ram_i_10/O[1]
                         net (fo=5, routed)           0.670     6.242    bomb_ram_i_10_n_6
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.303     6.545 r  bomb_up_ram_i_12/O
                         net (fo=1, routed)           0.000     6.545    bomb_up_ram_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.792 r  bomb_up_ram_i_6/O[0]
                         net (fo=2, routed)           0.808     7.600    vga_layout/heart_ram_1[0]
    SLICE_X9Y26          LUT4 (Prop_lut4_I1_O)        0.327     7.927 r  vga_layout/bomb_up_ram_i_2/O
                         net (fo=8, routed)           1.125     9.052    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y6          RAMB18E1                                     r  screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.476    38.059    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.564    38.623    
                         clock uncertainty           -0.085    38.537    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.768    37.769    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.769    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                 28.717    

Slack (MET) :             28.717ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.939ns  (logic 3.373ns (33.939%)  route 6.566ns (66.061%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.059 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.625    -0.887    vga_layout/clk_pixel
    SLICE_X2Y29          FDRE                                         r  vga_layout/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 f  vga_layout/vcount_reg[1]/Q
                         net (fo=46, routed)          1.660     1.252    vga_layout/VPos[1]
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.301     1.553 r  vga_layout/bomb_ram_i_22/O
                         net (fo=1, routed)           0.000     1.553    vga_layout/bomb_ram_i_22_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.066 r  vga_layout/bomb_ram_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.066    vga_layout/bomb_ram_i_9_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 r  vga_layout/bomb_ram_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.183    vga_layout/bomb_ram_i_28_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.340 r  vga_layout/bomb_ram_i_12/CO[1]
                         net (fo=33, routed)          1.755     4.094    vga_layout_n_52
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.332     4.426 r  bomb_ram_i_23/O
                         net (fo=1, routed)           0.548     4.974    bomb_ram_i_23_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     5.572 r  bomb_ram_i_10/O[1]
                         net (fo=5, routed)           0.670     6.242    bomb_ram_i_10_n_6
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.303     6.545 r  bomb_up_ram_i_12/O
                         net (fo=1, routed)           0.000     6.545    bomb_up_ram_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.792 r  bomb_up_ram_i_6/O[0]
                         net (fo=2, routed)           0.808     7.600    vga_layout/heart_ram_1[0]
    SLICE_X9Y26          LUT4 (Prop_lut4_I1_O)        0.327     7.927 r  vga_layout/bomb_up_ram_i_2/O
                         net (fo=8, routed)           1.125     9.052    screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y7          RAMB18E1                                     r  screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.476    38.059    screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.564    38.623    
                         clock uncertainty           -0.085    38.537    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.768    37.769    screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.769    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                 28.717    

Slack (MET) :             28.724ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.937ns  (logic 3.373ns (33.944%)  route 6.564ns (66.056%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.064 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.625    -0.887    vga_layout/clk_pixel
    SLICE_X2Y29          FDRE                                         r  vga_layout/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 f  vga_layout/vcount_reg[1]/Q
                         net (fo=46, routed)          1.660     1.252    vga_layout/VPos[1]
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.301     1.553 r  vga_layout/bomb_ram_i_22/O
                         net (fo=1, routed)           0.000     1.553    vga_layout/bomb_ram_i_22_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.066 r  vga_layout/bomb_ram_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.066    vga_layout/bomb_ram_i_9_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 r  vga_layout/bomb_ram_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.183    vga_layout/bomb_ram_i_28_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.340 r  vga_layout/bomb_ram_i_12/CO[1]
                         net (fo=33, routed)          1.755     4.094    vga_layout_n_52
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.332     4.426 r  bomb_ram_i_23/O
                         net (fo=1, routed)           0.548     4.974    bomb_ram_i_23_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     5.572 r  bomb_ram_i_10/O[1]
                         net (fo=5, routed)           0.670     6.242    bomb_ram_i_10_n_6
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.303     6.545 r  bomb_up_ram_i_12/O
                         net (fo=1, routed)           0.000     6.545    bomb_up_ram_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.792 r  bomb_up_ram_i_6/O[0]
                         net (fo=2, routed)           0.808     7.600    vga_layout/heart_ram_1[0]
    SLICE_X9Y26          LUT4 (Prop_lut4_I1_O)        0.327     7.927 r  vga_layout/bomb_up_ram_i_2/O
                         net (fo=8, routed)           1.123     9.050    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y6          RAMB18E1                                     r  screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.481    38.064    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.564    38.628    
                         clock uncertainty           -0.085    38.542    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    37.774    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.774    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 28.724    

Slack (MET) :             28.724ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.937ns  (logic 3.373ns (33.944%)  route 6.564ns (66.056%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.064 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.625    -0.887    vga_layout/clk_pixel
    SLICE_X2Y29          FDRE                                         r  vga_layout/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 f  vga_layout/vcount_reg[1]/Q
                         net (fo=46, routed)          1.660     1.252    vga_layout/VPos[1]
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.301     1.553 r  vga_layout/bomb_ram_i_22/O
                         net (fo=1, routed)           0.000     1.553    vga_layout/bomb_ram_i_22_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.066 r  vga_layout/bomb_ram_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.066    vga_layout/bomb_ram_i_9_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 r  vga_layout/bomb_ram_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.183    vga_layout/bomb_ram_i_28_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.340 r  vga_layout/bomb_ram_i_12/CO[1]
                         net (fo=33, routed)          1.755     4.094    vga_layout_n_52
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.332     4.426 r  bomb_ram_i_23/O
                         net (fo=1, routed)           0.548     4.974    bomb_ram_i_23_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     5.572 r  bomb_ram_i_10/O[1]
                         net (fo=5, routed)           0.670     6.242    bomb_ram_i_10_n_6
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.303     6.545 r  bomb_up_ram_i_12/O
                         net (fo=1, routed)           0.000     6.545    bomb_up_ram_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.792 r  bomb_up_ram_i_6/O[0]
                         net (fo=2, routed)           0.808     7.600    vga_layout/heart_ram_1[0]
    SLICE_X9Y26          LUT4 (Prop_lut4_I1_O)        0.327     7.927 r  vga_layout/bomb_up_ram_i_2/O
                         net (fo=8, routed)           1.123     9.050    screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y7          RAMB18E1                                     r  screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.481    38.064    screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.564    38.628    
                         clock uncertainty           -0.085    38.542    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    37.774    screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.774    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 28.724    

Slack (MET) :             28.928ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 3.561ns (35.841%)  route 6.375ns (64.159%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 38.065 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.625    -0.887    vga_layout/clk_pixel
    SLICE_X2Y29          FDRE                                         r  vga_layout/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 f  vga_layout/vcount_reg[1]/Q
                         net (fo=46, routed)          1.660     1.252    vga_layout/VPos[1]
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.301     1.553 r  vga_layout/bomb_ram_i_22/O
                         net (fo=1, routed)           0.000     1.553    vga_layout/bomb_ram_i_22_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.066 r  vga_layout/bomb_ram_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.066    vga_layout/bomb_ram_i_9_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 r  vga_layout/bomb_ram_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.183    vga_layout/bomb_ram_i_28_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.340 r  vga_layout/bomb_ram_i_12/CO[1]
                         net (fo=33, routed)          1.755     4.094    vga_layout_n_52
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.332     4.426 r  bomb_ram_i_23/O
                         net (fo=1, routed)           0.548     4.974    bomb_ram_i_23_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     5.456 r  bomb_ram_i_10/O[0]
                         net (fo=5, routed)           0.625     6.081    bomb_ram_i_10_n_7
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.299     6.380 r  player2_ram_i_10/O
                         net (fo=1, routed)           0.000     6.380    player2_ram_i_10_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.960 r  player2_ram_i_5/O[2]
                         net (fo=2, routed)           0.812     7.772    vga_layout/player2_ram[2]
    SLICE_X9Y28          LUT5 (Prop_lut5_I4_O)        0.302     8.074 r  vga_layout/player2_ram_i_1/O
                         net (fo=2, routed)           0.975     9.049    screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y14         RAMB18E1                                     r  screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.482    38.065    screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.564    38.629    
                         clock uncertainty           -0.085    38.543    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    37.977    screen_writer_layout/player2_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.977    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                 28.928    

Slack (MET) :             28.955ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.903ns  (logic 3.345ns (33.776%)  route 6.558ns (66.224%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.059 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.625    -0.887    vga_layout/clk_pixel
    SLICE_X2Y29          FDRE                                         r  vga_layout/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 f  vga_layout/vcount_reg[1]/Q
                         net (fo=46, routed)          1.660     1.252    vga_layout/VPos[1]
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.301     1.553 r  vga_layout/bomb_ram_i_22/O
                         net (fo=1, routed)           0.000     1.553    vga_layout/bomb_ram_i_22_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.066 r  vga_layout/bomb_ram_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.066    vga_layout/bomb_ram_i_9_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 r  vga_layout/bomb_ram_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.183    vga_layout/bomb_ram_i_28_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.340 r  vga_layout/bomb_ram_i_12/CO[1]
                         net (fo=33, routed)          1.755     4.094    vga_layout_n_52
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.332     4.426 r  bomb_ram_i_23/O
                         net (fo=1, routed)           0.548     4.974    bomb_ram_i_23_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     5.572 r  bomb_ram_i_10/O[1]
                         net (fo=5, routed)           0.670     6.242    bomb_ram_i_10_n_6
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.303     6.545 r  bomb_up_ram_i_12/O
                         net (fo=1, routed)           0.000     6.545    bomb_up_ram_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.792 r  bomb_up_ram_i_6/O[0]
                         net (fo=2, routed)           0.808     7.600    vga_layout/heart_ram_1[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.299     7.899 r  vga_layout/bomb_up_ram_i_1/O
                         net (fo=8, routed)           1.118     9.017    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y6          RAMB18E1                                     r  screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.476    38.059    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.564    38.623    
                         clock uncertainty           -0.085    38.537    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    37.971    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.971    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                 28.955    

Slack (MET) :             28.955ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.903ns  (logic 3.345ns (33.776%)  route 6.558ns (66.224%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.059 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.625    -0.887    vga_layout/clk_pixel
    SLICE_X2Y29          FDRE                                         r  vga_layout/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 f  vga_layout/vcount_reg[1]/Q
                         net (fo=46, routed)          1.660     1.252    vga_layout/VPos[1]
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.301     1.553 r  vga_layout/bomb_ram_i_22/O
                         net (fo=1, routed)           0.000     1.553    vga_layout/bomb_ram_i_22_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.066 r  vga_layout/bomb_ram_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.066    vga_layout/bomb_ram_i_9_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 r  vga_layout/bomb_ram_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.183    vga_layout/bomb_ram_i_28_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.340 r  vga_layout/bomb_ram_i_12/CO[1]
                         net (fo=33, routed)          1.755     4.094    vga_layout_n_52
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.332     4.426 r  bomb_ram_i_23/O
                         net (fo=1, routed)           0.548     4.974    bomb_ram_i_23_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     5.572 r  bomb_ram_i_10/O[1]
                         net (fo=5, routed)           0.670     6.242    bomb_ram_i_10_n_6
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.303     6.545 r  bomb_up_ram_i_12/O
                         net (fo=1, routed)           0.000     6.545    bomb_up_ram_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.792 r  bomb_up_ram_i_6/O[0]
                         net (fo=2, routed)           0.808     7.600    vga_layout/heart_ram_1[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.299     7.899 r  vga_layout/bomb_up_ram_i_1/O
                         net (fo=8, routed)           1.118     9.017    screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y7          RAMB18E1                                     r  screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.476    38.059    screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.564    38.623    
                         clock uncertainty           -0.085    38.537    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    37.971    screen_writer_layout/heart_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.971    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                 28.955    

Slack (MET) :             28.961ns  (required time - arrival time)
  Source:                 vga_layout/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_pixel_clk_wiz rise@39.579ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        9.902ns  (logic 3.345ns (33.782%)  route 6.557ns (66.218%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.064 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.625    -0.887    vga_layout/clk_pixel
    SLICE_X2Y29          FDRE                                         r  vga_layout/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.478    -0.409 f  vga_layout/vcount_reg[1]/Q
                         net (fo=46, routed)          1.660     1.252    vga_layout/VPos[1]
    SLICE_X12Y27         LUT1 (Prop_lut1_I0_O)        0.301     1.553 r  vga_layout/bomb_ram_i_22/O
                         net (fo=1, routed)           0.000     1.553    vga_layout/bomb_ram_i_22_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.066 r  vga_layout/bomb_ram_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.066    vga_layout/bomb_ram_i_9_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.183 r  vga_layout/bomb_ram_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.183    vga_layout/bomb_ram_i_28_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.340 r  vga_layout/bomb_ram_i_12/CO[1]
                         net (fo=33, routed)          1.755     4.094    vga_layout_n_52
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.332     4.426 r  bomb_ram_i_23/O
                         net (fo=1, routed)           0.548     4.974    bomb_ram_i_23_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     5.572 r  bomb_ram_i_10/O[1]
                         net (fo=5, routed)           0.670     6.242    bomb_ram_i_10_n_6
    SLICE_X11Y26         LUT3 (Prop_lut3_I2_O)        0.303     6.545 r  bomb_up_ram_i_12/O
                         net (fo=1, routed)           0.000     6.545    bomb_up_ram_i_12_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.792 r  bomb_up_ram_i_6/O[0]
                         net (fo=2, routed)           0.808     7.600    vga_layout/heart_ram_1[0]
    SLICE_X9Y26          LUT5 (Prop_lut5_I4_O)        0.299     7.899 r  vga_layout/bomb_up_ram_i_1/O
                         net (fo=8, routed)           1.116     9.015    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y6          RAMB18E1                                     r  screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                     39.579    39.579 r  
    W5                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    40.967 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.129    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    34.911 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.492    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.583 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          1.481    38.064    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.564    38.628    
                         clock uncertainty           -0.085    38.542    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    37.976    screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.976    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                 28.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.249%)  route 0.191ns (47.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.564    -0.617    vga_layout/clk_pixel
    SLICE_X12Y39         FDRE                                         r  vga_layout/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  vga_layout/hcount_reg[5]/Q
                         net (fo=69, routed)          0.191    -0.262    vga_layout/Q[4]
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.045    -0.217 r  vga_layout/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    vga_layout/hcount[5]
    SLICE_X12Y39         FDRE                                         r  vga_layout/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.834    -0.856    vga_layout/clk_pixel
    SLICE_X12Y39         FDRE                                         r  vga_layout/hcount_reg[5]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X12Y39         FDRE (Hold_fdre_C_D)         0.120    -0.497    vga_layout/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.818%)  route 0.220ns (54.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.584    -0.597    vga_layout/clk_pixel
    SLICE_X5Y29          FDRE                                         r  vga_layout/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  vga_layout/vcount_reg[5]/Q
                         net (fo=38, routed)          0.220    -0.236    vga_layout/VPos[5]
    SLICE_X4Y31          LUT3 (Prop_lut3_I0_O)        0.045    -0.191 r  vga_layout/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    vga_layout/vcount[6]
    SLICE_X4Y31          FDRE                                         r  vga_layout/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.855    -0.835    vga_layout/clk_pixel
    SLICE_X4Y31          FDRE                                         r  vga_layout/vcount_reg[6]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.092    -0.489    vga_layout/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.123%)  route 0.209ns (52.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.591    -0.590    vga_layout/clk_pixel
    SLICE_X3Y35          FDRE                                         r  vga_layout/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_layout/hcount_reg[2]/Q
                         net (fo=65, routed)          0.209    -0.241    vga_layout/Q[1]
    SLICE_X3Y35          LUT6 (Prop_lut6_I4_O)        0.045    -0.196 r  vga_layout/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    vga_layout/hcount[3]
    SLICE_X3Y35          FDRE                                         r  vga_layout/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.861    -0.829    vga_layout/clk_pixel
    SLICE_X3Y35          FDRE                                         r  vga_layout/hcount_reg[3]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.092    -0.498    vga_layout/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.004%)  route 0.210ns (52.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.591    -0.590    vga_layout/clk_pixel
    SLICE_X3Y35          FDRE                                         r  vga_layout/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_layout/hcount_reg[2]/Q
                         net (fo=65, routed)          0.210    -0.240    vga_layout/Q[1]
    SLICE_X3Y35          LUT6 (Prop_lut6_I4_O)        0.045    -0.195 r  vga_layout/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    vga_layout/hcount[2]
    SLICE_X3Y35          FDRE                                         r  vga_layout/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.861    -0.829    vga_layout/clk_pixel
    SLICE_X3Y35          FDRE                                         r  vga_layout/hcount_reg[2]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.091    -0.499    vga_layout/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.179%)  route 0.217ns (53.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.590    -0.591    vga_layout/clk_pixel
    SLICE_X1Y33          FDRE                                         r  vga_layout/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_layout/hcount_reg[8]/Q
                         net (fo=62, routed)          0.217    -0.234    vga_layout/Q[7]
    SLICE_X1Y33          LUT5 (Prop_lut5_I1_O)        0.045    -0.189 r  vga_layout/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    vga_layout/hcount[8]
    SLICE_X1Y33          FDRE                                         r  vga_layout/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.859    -0.831    vga_layout/clk_pixel
    SLICE_X1Y33          FDRE                                         r  vga_layout/hcount_reg[8]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.092    -0.499    vga_layout/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.065%)  route 0.218ns (53.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.590    -0.591    vga_layout/clk_pixel
    SLICE_X1Y33          FDRE                                         r  vga_layout/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  vga_layout/hcount_reg[8]/Q
                         net (fo=62, routed)          0.218    -0.233    vga_layout/Q[7]
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.045    -0.188 r  vga_layout/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    vga_layout/hcount[9]
    SLICE_X1Y33          FDRE                                         r  vga_layout/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.859    -0.831    vga_layout/clk_pixel
    SLICE_X1Y33          FDRE                                         r  vga_layout/hcount_reg[9]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.092    -0.499    vga_layout/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga_layout/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.394%)  route 0.223ns (51.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.586    -0.595    vga_layout/clk_pixel
    SLICE_X2Y29          FDRE                                         r  vga_layout/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  vga_layout/vcount_reg[0]/Q
                         net (fo=36, routed)          0.223    -0.208    vga_layout/VPos[0]
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.045    -0.163 r  vga_layout/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    vga_layout/vcount[0]
    SLICE_X2Y29          FDRE                                         r  vga_layout/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.855    -0.835    vga_layout/clk_pixel
    SLICE_X2Y29          FDRE                                         r  vga_layout/vcount_reg[0]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.120    -0.475    vga_layout/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.616%)  route 0.231ns (55.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.591    -0.590    vga_layout/clk_pixel
    SLICE_X3Y35          FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_layout/hcount_reg[0]/Q
                         net (fo=82, routed)          0.231    -0.218    vga_layout/Q[0]
    SLICE_X3Y35          LUT6 (Prop_lut6_I2_O)        0.045    -0.173 r  vga_layout/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    vga_layout/hcount[4]
    SLICE_X3Y35          FDRE                                         r  vga_layout/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.861    -0.829    vga_layout/clk_pixel
    SLICE_X3Y35          FDRE                                         r  vga_layout/hcount_reg[4]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.092    -0.498    vga_layout/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.297%)  route 0.234ns (55.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.591    -0.590    vga_layout/clk_pixel
    SLICE_X3Y35          FDRE                                         r  vga_layout/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 f  vga_layout/hcount_reg[0]/Q
                         net (fo=82, routed)          0.234    -0.215    vga_layout/Q[0]
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.045    -0.170 r  vga_layout/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    vga_layout/hcount[0]
    SLICE_X3Y35          FDRE                                         r  vga_layout/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.861    -0.829    vga_layout/clk_pixel
    SLICE_X3Y35          FDRE                                         r  vga_layout/hcount_reg[0]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X3Y35          FDRE (Hold_fdre_C_D)         0.092    -0.498    vga_layout/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 vga_layout/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            vga_layout/hcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_pixel_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz rise@0.000ns - clk_pixel_clk_wiz rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.496%)  route 0.241ns (53.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.589    -0.592    vga_layout/clk_pixel
    SLICE_X2Y32          FDRE                                         r  vga_layout/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  vga_layout/hcount_reg[1]/Q
                         net (fo=85, routed)          0.241    -0.188    vga_layout/HPos[1]
    SLICE_X2Y32          LUT6 (Prop_lut6_I4_O)        0.045    -0.143 r  vga_layout/hcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    vga_layout/hcount[1]
    SLICE_X2Y32          FDRE                                         r  vga_layout/hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_layout/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_layout/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_layout/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_layout/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_layout/inst/clk_pixel_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_layout/inst/clkout2_buf/O
                         net (fo=52, routed)          0.858    -0.832    vga_layout/clk_pixel
    SLICE_X2Y32          FDRE                                         r  vga_layout/hcount_reg[1]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.472    vga_layout/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz
Waveform(ns):       { 0.000 19.789 }
Period(ns):         39.579
Sources:            { clock_layout/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y11     screen_writer_layout/bomb_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y11     screen_writer_layout/bomb_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y13     screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y13     screen_writer_layout/player1_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y8      screen_writer_layout/speed_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y8      screen_writer_layout/speed_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y6      screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y6      screen_writer_layout/bomb_up_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y9      screen_writer_layout/freeze_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.579      37.003     RAMB18_X0Y9      screen_writer_layout/freeze_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.579      173.781    MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y33      vga_layout/b_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y33      vga_layout/b_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y33      vga_layout/b_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y33      vga_layout/b_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y33      vga_layout/b_out_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y33      vga_layout/b_out_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X1Y31      vga_layout/b_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X1Y33      vga_layout/hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X1Y33      vga_layout/hcount_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X1Y33      vga_layout/hcount_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y33      vga_layout/b_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y33      vga_layout/b_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X0Y33      vga_layout/b_out_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X1Y31      vga_layout/b_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X1Y31      vga_layout/b_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y35      vga_layout/hcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y35      vga_layout/hcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X2Y32      vga_layout/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y35      vga_layout/hcount_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X3Y35      vga_layout/hcount_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_layout/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_layout/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_layout/inst/mmcm_adv_inst/CLKFBOUT



