Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sun Sep  8 19:33:01 2024
| Host         : grindpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RCAtoSevenSeg_timing_summary_routed.rpt -pb RCAtoSevenSeg_timing_summary_routed.pb -rpx RCAtoSevenSeg_timing_summary_routed.rpx -warn_on_violation
| Design       : RCAtoSevenSeg
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.976ns  (logic 5.458ns (45.573%)  route 6.518ns (54.427%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    B_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.238 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           2.065     5.302    Adder/FA0/sum0__0
    SLICE_X36Y11         LUT6 (Prop_lut6_I4_O)        0.326     5.628 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.819     8.447    D_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.976 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.976    D[1]
    W6                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.927ns  (logic 5.439ns (45.607%)  route 6.487ns (54.393%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    B_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.238 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.902     5.139    Adder/FA0/sum0__0
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.326     5.465 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.951     8.416    D_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.927 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.927    D[0]
    W7                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.668ns  (logic 5.433ns (46.563%)  route 6.235ns (53.437%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    B_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.238 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.861     5.099    Adder/FA0/sum0__0
    SLICE_X37Y11         LUT6 (Prop_lut6_I4_O)        0.326     5.425 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.739     8.164    D_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.668 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.668    D[5]
    V5                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.664ns  (logic 5.449ns (46.712%)  route 6.216ns (53.288%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    B_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.238 f  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.840     5.077    Adder/FA0/sum0__0
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.326     5.403 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.741     8.144    D_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.664 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.664    D[4]
    U5                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.615ns  (logic 5.460ns (47.009%)  route 6.155ns (52.991%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    B_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.238 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.843     5.081    Adder/FA0/sum0__0
    SLICE_X37Y11         LUT6 (Prop_lut6_I4_O)        0.326     5.407 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.677     8.084    D_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.615 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.615    D[6]
    U7                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.529ns  (logic 5.464ns (47.395%)  route 6.065ns (52.605%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    B_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.238 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.623     4.860    Adder/FA0/sum0__0
    SLICE_X36Y11         LUT6 (Prop_lut6_I4_O)        0.326     5.186 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.808     7.994    D_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.529 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.529    D[3]
    V8                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.520ns  (logic 5.464ns (47.429%)  route 6.056ns (52.571%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           1.635     3.086    B_IBUF[0]
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.152     3.238 r  D_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.618     4.856    Adder/FA0/sum0__0
    SLICE_X36Y11         LUT6 (Prop_lut6_I5_O)        0.326     5.182 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.803     7.985    D_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.520 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.520    D[2]
    U8                                                                r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            Overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.119ns  (logic 5.219ns (57.228%)  route 3.900ns (42.772%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  B_IBUF[1]_inst/O
                         net (fo=3, routed)           1.439     2.905    B_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.029 r  Overflow_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.446     3.474    Adder/w2
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.124     3.598 r  Overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.016     5.615    Overflow_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.119 r  Overflow_OBUF_inst/O
                         net (fo=0)                   0.000     9.119    Overflow
    U16                                                               r  Overflow (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.468ns (59.101%)  route 1.016ns (40.899%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=8, routed)           0.532     0.748    A_IBUF[3]
    SLICE_X0Y11          LUT3 (Prop_lut3_I1_O)        0.045     0.793 r  Overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.484     1.277    Overflow_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.483 r  Overflow_OBUF_inst/O
                         net (fo=0)                   0.000     2.483    Overflow
    U16                                                               r  Overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            D[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.383ns  (logic 1.552ns (45.870%)  route 1.831ns (54.130%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           0.366     0.595    A_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.640 r  D_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.636     1.276    Sum[2]
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.321 r  D_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.829     2.150    D_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.383 r  D_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.383    D[6]
    U7                                                                r  D[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            D[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.386ns  (logic 1.525ns (45.035%)  route 1.861ns (54.965%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           0.366     0.595    A_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.640 r  D_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.633     1.273    Sum[2]
    SLICE_X37Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.318 r  D_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.862     2.181    D_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.386 r  D_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.386    D[5]
    V5                                                                r  D[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.430ns  (logic 1.498ns (43.680%)  route 1.932ns (56.320%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=8, routed)           1.030     1.247    A_IBUF[3]
    SLICE_X36Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.292 r  D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.902     2.193    D_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.430 r  D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.430    D[3]
    V8                                                                r  D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            D[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.457ns  (logic 1.543ns (44.628%)  route 1.914ns (55.372%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           0.409     0.640    A_IBUF[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.685 r  Overflow_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.656     1.341    Adder/w2
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.386 r  D_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.850     2.236    D_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.457 r  D_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.457    D[4]
    U5                                                                r  D[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.517ns  (logic 1.558ns (44.298%)  route 1.959ns (55.702%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           0.409     0.640    A_IBUF[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.685 r  Overflow_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.663     1.348    Adder/w2
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.393 r  D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.887     2.281    D_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.517 r  D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.517    D[2]
    U8                                                                r  D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.532ns  (logic 1.552ns (43.938%)  route 1.980ns (56.062%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           0.409     0.640    A_IBUF[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.685 r  Overflow_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.664     1.349    Adder/w2
    SLICE_X36Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.394 r  D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.908     2.302    D_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.532 r  D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.532    D[1]
    W6                                                                r  D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.553ns  (logic 1.534ns (43.158%)  route 2.020ns (56.842%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           0.409     0.640    A_IBUF[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.685 r  Overflow_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.657     1.342    Adder/w2
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.387 r  D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.955     2.342    D_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.553 r  D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.553    D[0]
    W7                                                                r  D[0] (OUT)
  -------------------------------------------------------------------    -------------------





