|lab5_pong
CLOCK_50 => vga_adapter:vga_u0.clock
CLOCK_50 => lab5_fsm:U0.clock
CLOCK_50 => lab5_datapath:U1.clock
KEY[0] => lab5_fsm:U0.nextStep
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => vga_adapter:vga_u0.resetn
KEY[3] => lab5_fsm:U0.reset
KEY[3] => lab5_datapath:U1.reset
SW[0] => lab5_datapath:U1.p2_goalie_sw
SW[1] => lab5_datapath:U1.p2_forward_sw
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => lab5_datapath:U1.p1_forward_sw
SW[17] => lab5_datapath:U1.p1_goalie_sw
LEDR[0] <= lab5_fsm:U0.winner2[0]
LEDR[1] <= lab5_fsm:U0.winner2[1]
LEDR[2] <= lab5_fsm:U0.winner2[2]
LEDR[3] <= lab5_fsm:U0.winner2[3]
LEDR[4] <= lab5_fsm:U0.winner2[4]
LEDR[5] <= lab5_fsm:U0.winner2[5]
LEDR[6] <= lab5_fsm:U0.winner2[6]
LEDR[7] <= lab5_fsm:U0.winner2[7]
LEDR[8] <= lab5_fsm:U0.winner2[8]
LEDR[9] <= lab5_fsm:U0.winner1[0]
LEDR[10] <= lab5_fsm:U0.winner1[1]
LEDR[11] <= lab5_fsm:U0.winner1[2]
LEDR[12] <= lab5_fsm:U0.winner1[3]
LEDR[13] <= lab5_fsm:U0.winner1[4]
LEDR[14] <= lab5_fsm:U0.winner1[5]
LEDR[15] <= lab5_fsm:U0.winner1[6]
LEDR[16] <= lab5_fsm:U0.winner1[7]
LEDR[17] <= lab5_fsm:U0.winner1[8]
HEX7[0] <= write7seg:DispP1Score.seg7[0]
HEX7[1] <= write7seg:DispP1Score.seg7[1]
HEX7[2] <= write7seg:DispP1Score.seg7[2]
HEX7[3] <= write7seg:DispP1Score.seg7[3]
HEX7[4] <= write7seg:DispP1Score.seg7[4]
HEX7[5] <= write7seg:DispP1Score.seg7[5]
HEX7[6] <= write7seg:DispP1Score.seg7[6]
HEX6[0] <= write7seg:clrhex6.seg7[0]
HEX6[1] <= write7seg:clrhex6.seg7[1]
HEX6[2] <= write7seg:clrhex6.seg7[2]
HEX6[3] <= write7seg:clrhex6.seg7[3]
HEX6[4] <= write7seg:clrhex6.seg7[4]
HEX6[5] <= write7seg:clrhex6.seg7[5]
HEX6[6] <= write7seg:clrhex6.seg7[6]
HEX5[0] <= write7seg:clrhex5.seg7[0]
HEX5[1] <= write7seg:clrhex5.seg7[1]
HEX5[2] <= write7seg:clrhex5.seg7[2]
HEX5[3] <= write7seg:clrhex5.seg7[3]
HEX5[4] <= write7seg:clrhex5.seg7[4]
HEX5[5] <= write7seg:clrhex5.seg7[5]
HEX5[6] <= write7seg:clrhex5.seg7[6]
HEX4[0] <= write7seg:clrhex4.seg7[0]
HEX4[1] <= write7seg:clrhex4.seg7[1]
HEX4[2] <= write7seg:clrhex4.seg7[2]
HEX4[3] <= write7seg:clrhex4.seg7[3]
HEX4[4] <= write7seg:clrhex4.seg7[4]
HEX4[5] <= write7seg:clrhex4.seg7[5]
HEX4[6] <= write7seg:clrhex4.seg7[6]
HEX3[0] <= write7seg:clrhex3.seg7[0]
HEX3[1] <= write7seg:clrhex3.seg7[1]
HEX3[2] <= write7seg:clrhex3.seg7[2]
HEX3[3] <= write7seg:clrhex3.seg7[3]
HEX3[4] <= write7seg:clrhex3.seg7[4]
HEX3[5] <= write7seg:clrhex3.seg7[5]
HEX3[6] <= write7seg:clrhex3.seg7[6]
HEX2[0] <= write7seg:clrhex2.seg7[0]
HEX2[1] <= write7seg:clrhex2.seg7[1]
HEX2[2] <= write7seg:clrhex2.seg7[2]
HEX2[3] <= write7seg:clrhex2.seg7[3]
HEX2[4] <= write7seg:clrhex2.seg7[4]
HEX2[5] <= write7seg:clrhex2.seg7[5]
HEX2[6] <= write7seg:clrhex2.seg7[6]
HEX1[0] <= write7seg:clrhex1.seg7[0]
HEX1[1] <= write7seg:clrhex1.seg7[1]
HEX1[2] <= write7seg:clrhex1.seg7[2]
HEX1[3] <= write7seg:clrhex1.seg7[3]
HEX1[4] <= write7seg:clrhex1.seg7[4]
HEX1[5] <= write7seg:clrhex1.seg7[5]
HEX1[6] <= write7seg:clrhex1.seg7[6]
HEX0[0] <= write7seg:DispP2Score.seg7[0]
HEX0[1] <= write7seg:DispP2Score.seg7[1]
HEX0[2] <= write7seg:DispP2Score.seg7[2]
HEX0[3] <= write7seg:DispP2Score.seg7[3]
HEX0[4] <= write7seg:DispP2Score.seg7[4]
HEX0[5] <= write7seg:DispP2Score.seg7[5]
HEX0[6] <= write7seg:DispP2Score.seg7[6]
VGA_R[0] <= vga_adapter:vga_u0.VGA_R[0]
VGA_R[1] <= vga_adapter:vga_u0.VGA_R[1]
VGA_R[2] <= vga_adapter:vga_u0.VGA_R[2]
VGA_R[3] <= vga_adapter:vga_u0.VGA_R[3]
VGA_R[4] <= vga_adapter:vga_u0.VGA_R[4]
VGA_R[5] <= vga_adapter:vga_u0.VGA_R[5]
VGA_R[6] <= vga_adapter:vga_u0.VGA_R[6]
VGA_R[7] <= vga_adapter:vga_u0.VGA_R[7]
VGA_R[8] <= vga_adapter:vga_u0.VGA_R[8]
VGA_R[9] <= vga_adapter:vga_u0.VGA_R[9]
VGA_G[0] <= vga_adapter:vga_u0.VGA_G[0]
VGA_G[1] <= vga_adapter:vga_u0.VGA_G[1]
VGA_G[2] <= vga_adapter:vga_u0.VGA_G[2]
VGA_G[3] <= vga_adapter:vga_u0.VGA_G[3]
VGA_G[4] <= vga_adapter:vga_u0.VGA_G[4]
VGA_G[5] <= vga_adapter:vga_u0.VGA_G[5]
VGA_G[6] <= vga_adapter:vga_u0.VGA_G[6]
VGA_G[7] <= vga_adapter:vga_u0.VGA_G[7]
VGA_G[8] <= vga_adapter:vga_u0.VGA_G[8]
VGA_G[9] <= vga_adapter:vga_u0.VGA_G[9]
VGA_B[0] <= vga_adapter:vga_u0.VGA_B[0]
VGA_B[1] <= vga_adapter:vga_u0.VGA_B[1]
VGA_B[2] <= vga_adapter:vga_u0.VGA_B[2]
VGA_B[3] <= vga_adapter:vga_u0.VGA_B[3]
VGA_B[4] <= vga_adapter:vga_u0.VGA_B[4]
VGA_B[5] <= vga_adapter:vga_u0.VGA_B[5]
VGA_B[6] <= vga_adapter:vga_u0.VGA_B[6]
VGA_B[7] <= vga_adapter:vga_u0.VGA_B[7]
VGA_B[8] <= vga_adapter:vga_u0.VGA_B[8]
VGA_B[9] <= vga_adapter:vga_u0.VGA_B[9]
VGA_HS <= vga_adapter:vga_u0.VGA_HS
VGA_VS <= vga_adapter:vga_u0.VGA_VS
VGA_BLANK <= vga_adapter:vga_u0.VGA_BLANK
VGA_SYNC <= vga_adapter:vga_u0.VGA_SYNC
VGA_CLK <= vga_adapter:vga_u0.VGA_CLK


|lab5_pong|vga_adapter:vga_u0
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|lab5_pong|vga_adapter:vga_u0|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|vga_adapter:vga_u0|altsyncram:VideoMemory
wren_a => altsyncram_ncg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ncg1:auto_generated.data_a[0]
data_a[1] => altsyncram_ncg1:auto_generated.data_a[1]
data_a[2] => altsyncram_ncg1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_ncg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ncg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ncg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ncg1:auto_generated.address_a[3]
address_a[4] => altsyncram_ncg1:auto_generated.address_a[4]
address_a[5] => altsyncram_ncg1:auto_generated.address_a[5]
address_a[6] => altsyncram_ncg1:auto_generated.address_a[6]
address_a[7] => altsyncram_ncg1:auto_generated.address_a[7]
address_a[8] => altsyncram_ncg1:auto_generated.address_a[8]
address_a[9] => altsyncram_ncg1:auto_generated.address_a[9]
address_a[10] => altsyncram_ncg1:auto_generated.address_a[10]
address_a[11] => altsyncram_ncg1:auto_generated.address_a[11]
address_a[12] => altsyncram_ncg1:auto_generated.address_a[12]
address_a[13] => altsyncram_ncg1:auto_generated.address_a[13]
address_a[14] => altsyncram_ncg1:auto_generated.address_a[14]
address_b[0] => altsyncram_ncg1:auto_generated.address_b[0]
address_b[1] => altsyncram_ncg1:auto_generated.address_b[1]
address_b[2] => altsyncram_ncg1:auto_generated.address_b[2]
address_b[3] => altsyncram_ncg1:auto_generated.address_b[3]
address_b[4] => altsyncram_ncg1:auto_generated.address_b[4]
address_b[5] => altsyncram_ncg1:auto_generated.address_b[5]
address_b[6] => altsyncram_ncg1:auto_generated.address_b[6]
address_b[7] => altsyncram_ncg1:auto_generated.address_b[7]
address_b[8] => altsyncram_ncg1:auto_generated.address_b[8]
address_b[9] => altsyncram_ncg1:auto_generated.address_b[9]
address_b[10] => altsyncram_ncg1:auto_generated.address_b[10]
address_b[11] => altsyncram_ncg1:auto_generated.address_b[11]
address_b[12] => altsyncram_ncg1:auto_generated.address_b[12]
address_b[13] => altsyncram_ncg1:auto_generated.address_b[13]
address_b[14] => altsyncram_ncg1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ncg1:auto_generated.clock0
clock1 => altsyncram_ncg1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_ncg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ncg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ncg1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lab5_pong|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated
address_a[0] => altsyncram_n6r1:altsyncram1.address_b[0]
address_a[1] => altsyncram_n6r1:altsyncram1.address_b[1]
address_a[2] => altsyncram_n6r1:altsyncram1.address_b[2]
address_a[3] => altsyncram_n6r1:altsyncram1.address_b[3]
address_a[4] => altsyncram_n6r1:altsyncram1.address_b[4]
address_a[5] => altsyncram_n6r1:altsyncram1.address_b[5]
address_a[6] => altsyncram_n6r1:altsyncram1.address_b[6]
address_a[7] => altsyncram_n6r1:altsyncram1.address_b[7]
address_a[8] => altsyncram_n6r1:altsyncram1.address_b[8]
address_a[9] => altsyncram_n6r1:altsyncram1.address_b[9]
address_a[10] => altsyncram_n6r1:altsyncram1.address_b[10]
address_a[11] => altsyncram_n6r1:altsyncram1.address_b[11]
address_a[12] => altsyncram_n6r1:altsyncram1.address_b[12]
address_a[13] => altsyncram_n6r1:altsyncram1.address_b[13]
address_a[14] => altsyncram_n6r1:altsyncram1.address_b[14]
address_b[0] => altsyncram_n6r1:altsyncram1.address_a[0]
address_b[1] => altsyncram_n6r1:altsyncram1.address_a[1]
address_b[2] => altsyncram_n6r1:altsyncram1.address_a[2]
address_b[3] => altsyncram_n6r1:altsyncram1.address_a[3]
address_b[4] => altsyncram_n6r1:altsyncram1.address_a[4]
address_b[5] => altsyncram_n6r1:altsyncram1.address_a[5]
address_b[6] => altsyncram_n6r1:altsyncram1.address_a[6]
address_b[7] => altsyncram_n6r1:altsyncram1.address_a[7]
address_b[8] => altsyncram_n6r1:altsyncram1.address_a[8]
address_b[9] => altsyncram_n6r1:altsyncram1.address_a[9]
address_b[10] => altsyncram_n6r1:altsyncram1.address_a[10]
address_b[11] => altsyncram_n6r1:altsyncram1.address_a[11]
address_b[12] => altsyncram_n6r1:altsyncram1.address_a[12]
address_b[13] => altsyncram_n6r1:altsyncram1.address_a[13]
address_b[14] => altsyncram_n6r1:altsyncram1.address_a[14]
clock0 => altsyncram_n6r1:altsyncram1.clock1
clock1 => altsyncram_n6r1:altsyncram1.clock0
data_a[0] => altsyncram_n6r1:altsyncram1.data_b[0]
data_a[1] => altsyncram_n6r1:altsyncram1.data_b[1]
data_a[2] => altsyncram_n6r1:altsyncram1.data_b[2]
q_b[0] <= altsyncram_n6r1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_n6r1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_n6r1:altsyncram1.q_a[2]
wren_a => altsyncram_n6r1:altsyncram1.clocken1
wren_a => altsyncram_n6r1:altsyncram1.wren_b


|lab5_pong|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_a[10] => ram_block2a14.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_a[11] => ram_block2a8.PORTAADDR11
address_a[11] => ram_block2a9.PORTAADDR11
address_a[11] => ram_block2a10.PORTAADDR11
address_a[11] => ram_block2a11.PORTAADDR11
address_a[11] => ram_block2a12.PORTAADDR11
address_a[11] => ram_block2a13.PORTAADDR11
address_a[11] => ram_block2a14.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_6oa:decode3.data[0]
address_a[12] => decode_6oa:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_6oa:decode3.data[1]
address_a[13] => decode_6oa:decode_a.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_6oa:decode3.data[2]
address_a[14] => decode_6oa:decode_a.data[2]
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_6oa:decode4.data[0]
address_b[12] => decode_6oa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_6oa:decode4.data[1]
address_b[13] => decode_6oa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_6oa:decode4.data[2]
address_b[14] => decode_6oa:decode_b.data[2]
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken1 => ~NO_FANOUT~
data_a[0] => ram_block2a0.PORTADATAIN
data_a[0] => ram_block2a3.PORTADATAIN
data_a[0] => ram_block2a6.PORTADATAIN
data_a[0] => ram_block2a9.PORTADATAIN
data_a[0] => ram_block2a12.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[1] => ram_block2a4.PORTADATAIN
data_a[1] => ram_block2a7.PORTADATAIN
data_a[1] => ram_block2a10.PORTADATAIN
data_a[1] => ram_block2a13.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[2] => ram_block2a5.PORTADATAIN
data_a[2] => ram_block2a8.PORTADATAIN
data_a[2] => ram_block2a11.PORTADATAIN
data_a[2] => ram_block2a14.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[0] => ram_block2a3.PORTBDATAIN
data_b[0] => ram_block2a6.PORTBDATAIN
data_b[0] => ram_block2a9.PORTBDATAIN
data_b[0] => ram_block2a12.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[1] => ram_block2a4.PORTBDATAIN
data_b[1] => ram_block2a7.PORTBDATAIN
data_b[1] => ram_block2a10.PORTBDATAIN
data_b[1] => ram_block2a13.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[2] => ram_block2a5.PORTBDATAIN
data_b[2] => ram_block2a8.PORTBDATAIN
data_b[2] => ram_block2a11.PORTBDATAIN
data_b[2] => ram_block2a14.PORTBDATAIN
q_a[0] <= mux_hib:mux5.result[0]
q_a[1] <= mux_hib:mux5.result[1]
q_a[2] <= mux_hib:mux5.result[2]
q_b[0] <= mux_hib:mux6.result[0]
q_b[1] <= mux_hib:mux6.result[1]
q_b[2] <= mux_hib:mux6.result[2]
wren_a => decode_6oa:decode3.enable
wren_b => decode_6oa:decode4.enable


|lab5_pong|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode3
data[0] => w_anode235w[1].IN0
data[0] => w_anode252w[1].IN1
data[0] => w_anode262w[1].IN0
data[0] => w_anode272w[1].IN1
data[0] => w_anode282w[1].IN0
data[0] => w_anode292w[1].IN1
data[0] => w_anode302w[1].IN0
data[0] => w_anode312w[1].IN1
data[1] => w_anode235w[2].IN0
data[1] => w_anode252w[2].IN0
data[1] => w_anode262w[2].IN1
data[1] => w_anode272w[2].IN1
data[1] => w_anode282w[2].IN0
data[1] => w_anode292w[2].IN0
data[1] => w_anode302w[2].IN1
data[1] => w_anode312w[2].IN1
data[2] => w_anode235w[3].IN0
data[2] => w_anode252w[3].IN0
data[2] => w_anode262w[3].IN0
data[2] => w_anode272w[3].IN0
data[2] => w_anode282w[3].IN1
data[2] => w_anode292w[3].IN1
data[2] => w_anode302w[3].IN1
data[2] => w_anode312w[3].IN1
enable => w_anode235w[1].IN0
enable => w_anode252w[1].IN0
enable => w_anode262w[1].IN0
enable => w_anode272w[1].IN0
enable => w_anode282w[1].IN0
enable => w_anode292w[1].IN0
enable => w_anode302w[1].IN0
enable => w_anode312w[1].IN0
eq[0] <= w_anode235w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode282w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode4
data[0] => w_anode235w[1].IN0
data[0] => w_anode252w[1].IN1
data[0] => w_anode262w[1].IN0
data[0] => w_anode272w[1].IN1
data[0] => w_anode282w[1].IN0
data[0] => w_anode292w[1].IN1
data[0] => w_anode302w[1].IN0
data[0] => w_anode312w[1].IN1
data[1] => w_anode235w[2].IN0
data[1] => w_anode252w[2].IN0
data[1] => w_anode262w[2].IN1
data[1] => w_anode272w[2].IN1
data[1] => w_anode282w[2].IN0
data[1] => w_anode292w[2].IN0
data[1] => w_anode302w[2].IN1
data[1] => w_anode312w[2].IN1
data[2] => w_anode235w[3].IN0
data[2] => w_anode252w[3].IN0
data[2] => w_anode262w[3].IN0
data[2] => w_anode272w[3].IN0
data[2] => w_anode282w[3].IN1
data[2] => w_anode292w[3].IN1
data[2] => w_anode302w[3].IN1
data[2] => w_anode312w[3].IN1
enable => w_anode235w[1].IN0
enable => w_anode252w[1].IN0
enable => w_anode262w[1].IN0
enable => w_anode272w[1].IN0
enable => w_anode282w[1].IN0
enable => w_anode292w[1].IN0
enable => w_anode302w[1].IN0
enable => w_anode312w[1].IN0
eq[0] <= w_anode235w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode282w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_a
data[0] => w_anode235w[1].IN0
data[0] => w_anode252w[1].IN1
data[0] => w_anode262w[1].IN0
data[0] => w_anode272w[1].IN1
data[0] => w_anode282w[1].IN0
data[0] => w_anode292w[1].IN1
data[0] => w_anode302w[1].IN0
data[0] => w_anode312w[1].IN1
data[1] => w_anode235w[2].IN0
data[1] => w_anode252w[2].IN0
data[1] => w_anode262w[2].IN1
data[1] => w_anode272w[2].IN1
data[1] => w_anode282w[2].IN0
data[1] => w_anode292w[2].IN0
data[1] => w_anode302w[2].IN1
data[1] => w_anode312w[2].IN1
data[2] => w_anode235w[3].IN0
data[2] => w_anode252w[3].IN0
data[2] => w_anode262w[3].IN0
data[2] => w_anode272w[3].IN0
data[2] => w_anode282w[3].IN1
data[2] => w_anode292w[3].IN1
data[2] => w_anode302w[3].IN1
data[2] => w_anode312w[3].IN1
enable => w_anode235w[1].IN0
enable => w_anode252w[1].IN0
enable => w_anode262w[1].IN0
enable => w_anode272w[1].IN0
enable => w_anode282w[1].IN0
enable => w_anode292w[1].IN0
enable => w_anode302w[1].IN0
enable => w_anode312w[1].IN0
eq[0] <= w_anode235w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode282w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|decode_6oa:decode_b
data[0] => w_anode235w[1].IN0
data[0] => w_anode252w[1].IN1
data[0] => w_anode262w[1].IN0
data[0] => w_anode272w[1].IN1
data[0] => w_anode282w[1].IN0
data[0] => w_anode292w[1].IN1
data[0] => w_anode302w[1].IN0
data[0] => w_anode312w[1].IN1
data[1] => w_anode235w[2].IN0
data[1] => w_anode252w[2].IN0
data[1] => w_anode262w[2].IN1
data[1] => w_anode272w[2].IN1
data[1] => w_anode282w[2].IN0
data[1] => w_anode292w[2].IN0
data[1] => w_anode302w[2].IN1
data[1] => w_anode312w[2].IN1
data[2] => w_anode235w[3].IN0
data[2] => w_anode252w[3].IN0
data[2] => w_anode262w[3].IN0
data[2] => w_anode272w[3].IN0
data[2] => w_anode282w[3].IN1
data[2] => w_anode292w[3].IN1
data[2] => w_anode302w[3].IN1
data[2] => w_anode312w[3].IN1
enable => w_anode235w[1].IN0
enable => w_anode252w[1].IN0
enable => w_anode262w[1].IN0
enable => w_anode272w[1].IN0
enable => w_anode282w[1].IN0
enable => w_anode292w[1].IN0
enable => w_anode302w[1].IN0
enable => w_anode312w[1].IN0
eq[0] <= w_anode235w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode252w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode262w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode272w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode282w[3].DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux5
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => muxlut_result0w.IN0
data[13] => muxlut_result1w.IN0
data[14] => muxlut_result2w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result1w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result2w.IN1


|lab5_pong|vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|mux_hib:mux6
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => muxlut_result0w.IN0
data[13] => muxlut_result1w.IN0
data[14] => muxlut_result2w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result1w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result2w.IN1


|lab5_pong|vga_adapter:vga_u0|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|lab5_pong|vga_adapter:vga_u0|vga_pll:mypll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|lab5_pong|vga_adapter:vga_u0|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[0] => VGA_B.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[1] => VGA_G.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
pixel_colour[2] => VGA_R.IN1
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|vga_adapter:vga_u0|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|lab5_fsm:U0
clock => P2_score_count[0]~reg0.CLK
clock => P2_score_count[1]~reg0.CLK
clock => P2_score_count[2]~reg0.CLK
clock => P2_score_count[3]~reg0.CLK
clock => P1_score_count[0]~reg0.CLK
clock => P1_score_count[1]~reg0.CLK
clock => P1_score_count[2]~reg0.CLK
clock => P1_score_count[3]~reg0.CLK
clock => idle_connect~reg0.CLK
clock => winner2[0]~reg0.CLK
clock => winner2[1]~reg0.CLK
clock => winner2[2]~reg0.CLK
clock => winner2[3]~reg0.CLK
clock => winner2[4]~reg0.CLK
clock => winner2[5]~reg0.CLK
clock => winner2[6]~reg0.CLK
clock => winner2[7]~reg0.CLK
clock => winner2[8]~reg0.CLK
clock => winner1[0]~reg0.CLK
clock => winner1[1]~reg0.CLK
clock => winner1[2]~reg0.CLK
clock => winner1[3]~reg0.CLK
clock => winner1[4]~reg0.CLK
clock => winner1[5]~reg0.CLK
clock => winner1[6]~reg0.CLK
clock => winner1[7]~reg0.CLK
clock => winner1[8]~reg0.CLK
clock => reset_connect~reg0.CLK
clock => P2_score_count_temp[0].CLK
clock => P2_score_count_temp[1].CLK
clock => P2_score_count_temp[2].CLK
clock => P2_score_count_temp[3].CLK
clock => P1_score_count_temp[0].CLK
clock => P1_score_count_temp[1].CLK
clock => P1_score_count_temp[2].CLK
clock => P1_score_count_temp[3].CLK
clock => PRESENT_STATE~1.DATAIN
clock => NEXT_STATE~8.DATAIN
clock => nextStep_pulse.CLK
clock => button_state.CLK
reset => idle_connect~reg0.PRESET
reset => winner2[0]~reg0.ACLR
reset => winner2[1]~reg0.ACLR
reset => winner2[2]~reg0.ACLR
reset => winner2[3]~reg0.ACLR
reset => winner2[4]~reg0.ACLR
reset => winner2[5]~reg0.ACLR
reset => winner2[6]~reg0.ACLR
reset => winner2[7]~reg0.ACLR
reset => winner2[8]~reg0.ACLR
reset => winner1[0]~reg0.ACLR
reset => winner1[1]~reg0.ACLR
reset => winner1[2]~reg0.ACLR
reset => winner1[3]~reg0.ACLR
reset => winner1[4]~reg0.ACLR
reset => winner1[5]~reg0.ACLR
reset => winner1[6]~reg0.ACLR
reset => winner1[7]~reg0.ACLR
reset => winner1[8]~reg0.ACLR
reset => reset_connect~reg0.PRESET
reset => P2_score_count_temp[0].ACLR
reset => P2_score_count_temp[1].ACLR
reset => P2_score_count_temp[2].ACLR
reset => P2_score_count_temp[3].ACLR
reset => P1_score_count_temp[0].ACLR
reset => P1_score_count_temp[1].ACLR
reset => P1_score_count_temp[2].ACLR
reset => P1_score_count_temp[3].ACLR
reset => PRESENT_STATE~3.DATAIN
reset => NEXT_STATE~10.DATAIN
reset => P2_score_count[0]~reg0.ENA
reset => P1_score_count[3]~reg0.ENA
reset => P1_score_count[2]~reg0.ENA
reset => P1_score_count[1]~reg0.ENA
reset => P1_score_count[0]~reg0.ENA
reset => P2_score_count[3]~reg0.ENA
reset => P2_score_count[2]~reg0.ENA
reset => P2_score_count[1]~reg0.ENA
nextStep => button_state.DATAIN
nextStep => nextStep_pulse.DATAA
score_p1 => process_1.IN0
score_p1 => P1_score_count_temp.OUTPUTSELECT
score_p1 => P1_score_count_temp.OUTPUTSELECT
score_p1 => P1_score_count_temp.OUTPUTSELECT
score_p1 => P1_score_count_temp.OUTPUTSELECT
score_p1 => P2_score_count_temp.OUTPUTSELECT
score_p1 => P2_score_count_temp.OUTPUTSELECT
score_p1 => P2_score_count_temp.OUTPUTSELECT
score_p1 => P2_score_count_temp.OUTPUTSELECT
score_p2 => process_1.IN1
score_p2 => P2_score_count_temp.OUTPUTSELECT
score_p2 => P2_score_count_temp.OUTPUTSELECT
score_p2 => P2_score_count_temp.OUTPUTSELECT
score_p2 => P2_score_count_temp.OUTPUTSELECT
winner1[0] <= winner1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner1[1] <= winner1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner1[2] <= winner1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner1[3] <= winner1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner1[4] <= winner1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner1[5] <= winner1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner1[6] <= winner1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner1[7] <= winner1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner1[8] <= winner1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner2[0] <= winner2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner2[1] <= winner2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner2[2] <= winner2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner2[3] <= winner2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner2[4] <= winner2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner2[5] <= winner2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner2[6] <= winner2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner2[7] <= winner2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
winner2[8] <= winner2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_connect <= reset_connect~reg0.DB_MAX_OUTPUT_PORT_TYPE
idle_connect <= idle_connect~reg0.DB_MAX_OUTPUT_PORT_TYPE
P1_score_count[0] <= P1_score_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P1_score_count[1] <= P1_score_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P1_score_count[2] <= P1_score_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P1_score_count[3] <= P1_score_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P2_score_count[0] <= P2_score_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P2_score_count[1] <= P2_score_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P2_score_count[2] <= P2_score_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P2_score_count[3] <= P2_score_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|lab5_datapath:U1
clock => changeSpeed:DiffClock.clk
clock => player_move:Pl_goalie.clk
clock => player_move:P1_forward.clk
clock => player_move:P2_goalie.clk
clock => player_move:P2_forward.clk
clock => puck_move:Puck_Movement.clk
clock => collision_detect:Collision.clk
clock => DrawScreen:screen.clk
reset => ~NO_FANOUT~
p1_goalie_sw => player_move:Pl_goalie.player_sw
p1_goalie_sw => collision_detect:Collision.p1_goalie_sw
p1_forward_sw => player_move:P1_forward.player_sw
p1_forward_sw => collision_detect:Collision.p1_forward_sw
p2_goalie_sw => player_move:P2_goalie.player_sw
p2_goalie_sw => collision_detect:Collision.p2_goalie_sw
p2_forward_sw => player_move:P2_forward.player_sw
p2_forward_sw => collision_detect:Collision.p2_forward_sw
colour[0] <= DrawScreen:screen.colour[0]
colour[1] <= DrawScreen:screen.colour[1]
colour[2] <= DrawScreen:screen.colour[2]
x[0] <= DrawScreen:screen.x[0]
x[1] <= DrawScreen:screen.x[1]
x[2] <= DrawScreen:screen.x[2]
x[3] <= DrawScreen:screen.x[3]
x[4] <= DrawScreen:screen.x[4]
x[5] <= DrawScreen:screen.x[5]
x[6] <= DrawScreen:screen.x[6]
x[7] <= DrawScreen:screen.x[7]
y[0] <= DrawScreen:screen.y[0]
y[1] <= DrawScreen:screen.y[1]
y[2] <= DrawScreen:screen.y[2]
y[3] <= DrawScreen:screen.y[3]
y[4] <= DrawScreen:screen.y[4]
y[5] <= DrawScreen:screen.y[5]
y[6] <= DrawScreen:screen.y[6]
plot <= DrawScreen:screen.plot
score_p1 <= collision_detect:Collision.score_p1
score_p2 <= collision_detect:Collision.score_p2
reset_connect => changeSpeed:DiffClock.reset_connect
reset_connect => player_move:Pl_goalie.reset_connect
reset_connect => player_move:P1_forward.reset_connect
reset_connect => player_move:P2_goalie.reset_connect
reset_connect => player_move:P2_forward.reset_connect
reset_connect => puck_move:Puck_Movement.reset_connect
idle_connect => changeSpeed:DiffClock.idle_connect
idle_connect => player_move:Pl_goalie.idle_connect
idle_connect => player_move:P1_forward.idle_connect
idle_connect => player_move:P2_goalie.idle_connect
idle_connect => player_move:P2_forward.idle_connect
idle_connect => puck_move:Puck_Movement.idle_connect


|lab5_pong|lab5_datapath:U1|changeSpeed:DiffClock
clk => slowclock~reg0.CLK
clk => count_to[2].CLK
clk => count_to[3].CLK
clk => count_to[4].CLK
clk => count_to[5].CLK
clk => count_to[6].CLK
clk => count_to[7].CLK
clk => count_to[8].CLK
clk => count_to[9].CLK
clk => count_to[10].CLK
clk => count_to[11].CLK
clk => count_to[12].CLK
clk => count_to[13].CLK
clk => count_to[14].CLK
clk => count_to[15].CLK
clk => count_to[16].CLK
clk => count_to[17].CLK
clk => count_to[18].CLK
clk => count_to[19].CLK
clk => count_to[20].CLK
clk => count_to[21].CLK
clk => count_to[22].CLK
clk => count_to[23].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
reset_connect => count_to[2].ACLR
reset_connect => count_to[3].ACLR
reset_connect => count_to[4].ACLR
reset_connect => count_to[5].ACLR
reset_connect => count_to[6].ACLR
reset_connect => count_to[7].PRESET
reset_connect => count_to[8].ACLR
reset_connect => count_to[9].ACLR
reset_connect => count_to[10].PRESET
reset_connect => count_to[11].ACLR
reset_connect => count_to[12].ACLR
reset_connect => count_to[13].ACLR
reset_connect => count_to[14].ACLR
reset_connect => count_to[15].PRESET
reset_connect => count_to[16].ACLR
reset_connect => count_to[17].PRESET
reset_connect => count_to[18].PRESET
reset_connect => count_to[19].PRESET
reset_connect => count_to[20].PRESET
reset_connect => count_to[21].ACLR
reset_connect => count_to[22].ACLR
reset_connect => count_to[23].ACLR
reset_connect => count[0].ACLR
reset_connect => count[1].ACLR
reset_connect => count[2].ACLR
reset_connect => count[3].ACLR
reset_connect => count[4].ACLR
reset_connect => count[5].ACLR
reset_connect => count[6].ACLR
reset_connect => count[7].ACLR
reset_connect => count[8].ACLR
reset_connect => count[9].ACLR
reset_connect => count[10].ACLR
reset_connect => count[11].ACLR
reset_connect => count[12].ACLR
reset_connect => count[13].ACLR
reset_connect => count[14].ACLR
reset_connect => count[15].ACLR
reset_connect => count[16].ACLR
reset_connect => count[17].ACLR
reset_connect => count[18].ACLR
reset_connect => count[19].ACLR
reset_connect => count[20].ACLR
reset_connect => count[21].ACLR
reset_connect => count[22].ACLR
reset_connect => count[23].ACLR
reset_connect => slowclock~reg0.ENA
idle_connect => slowclock.OUTPUTSELECT
idle_connect => count_to[2].ENA
idle_connect => count[23].ENA
idle_connect => count[22].ENA
idle_connect => count[21].ENA
idle_connect => count[20].ENA
idle_connect => count[19].ENA
idle_connect => count[18].ENA
idle_connect => count[17].ENA
idle_connect => count[16].ENA
idle_connect => count[15].ENA
idle_connect => count[14].ENA
idle_connect => count[13].ENA
idle_connect => count[12].ENA
idle_connect => count[11].ENA
idle_connect => count[10].ENA
idle_connect => count[9].ENA
idle_connect => count[8].ENA
idle_connect => count[7].ENA
idle_connect => count[6].ENA
idle_connect => count[5].ENA
idle_connect => count[4].ENA
idle_connect => count[3].ENA
idle_connect => count[2].ENA
idle_connect => count[1].ENA
idle_connect => count[0].ENA
idle_connect => count_to[23].ENA
idle_connect => count_to[22].ENA
idle_connect => count_to[21].ENA
idle_connect => count_to[20].ENA
idle_connect => count_to[19].ENA
idle_connect => count_to[18].ENA
idle_connect => count_to[17].ENA
idle_connect => count_to[16].ENA
idle_connect => count_to[15].ENA
idle_connect => count_to[14].ENA
idle_connect => count_to[13].ENA
idle_connect => count_to[12].ENA
idle_connect => count_to[11].ENA
idle_connect => count_to[10].ENA
idle_connect => count_to[9].ENA
idle_connect => count_to[8].ENA
idle_connect => count_to[7].ENA
idle_connect => count_to[6].ENA
idle_connect => count_to[5].ENA
idle_connect => count_to[4].ENA
idle_connect => count_to[3].ENA
slowclock <= slowclock~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|lab5_datapath:U1|player_move:Pl_goalie
clk => player_y[0]~reg0.CLK
clk => player_y[1]~reg0.CLK
clk => player_y[2]~reg0.CLK
clk => player_y[3]~reg0.CLK
clk => player_y[4]~reg0.CLK
clk => player_y[5]~reg0.CLK
clk => player_y[6]~reg0.CLK
clk => y_coord[0].CLK
clk => y_coord[1].CLK
clk => y_coord[2].CLK
clk => y_coord[3].CLK
clk => y_coord[4].CLK
clk => y_coord[5].CLK
clk => y_coord[6].CLK
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_y[0] <= player_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[1] <= player_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[2] <= player_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[3] <= player_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[4] <= player_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[5] <= player_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[6] <= player_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_boundary[0] => Equal0.IN1
player_boundary[0] => Equal1.IN0
player_boundary[1] => Equal0.IN0
player_boundary[1] => Equal1.IN1
reset_connect => player_y[0]~reg0.PRESET
reset_connect => player_y[1]~reg0.PRESET
reset_connect => player_y[2]~reg0.PRESET
reset_connect => player_y[3]~reg0.ACLR
reset_connect => player_y[4]~reg0.PRESET
reset_connect => player_y[5]~reg0.PRESET
reset_connect => player_y[6]~reg0.ACLR
reset_connect => y_coord[0].PRESET
reset_connect => y_coord[1].PRESET
reset_connect => y_coord[2].PRESET
reset_connect => y_coord[3].ACLR
reset_connect => y_coord[4].PRESET
reset_connect => y_coord[5].PRESET
reset_connect => y_coord[6].ACLR
idle_connect => player_y[0]~reg0.ENA
idle_connect => y_coord[6].ENA
idle_connect => y_coord[5].ENA
idle_connect => y_coord[4].ENA
idle_connect => y_coord[3].ENA
idle_connect => y_coord[2].ENA
idle_connect => y_coord[1].ENA
idle_connect => y_coord[0].ENA
idle_connect => player_y[6]~reg0.ENA
idle_connect => player_y[5]~reg0.ENA
idle_connect => player_y[4]~reg0.ENA
idle_connect => player_y[3]~reg0.ENA
idle_connect => player_y[2]~reg0.ENA
idle_connect => player_y[1]~reg0.ENA


|lab5_pong|lab5_datapath:U1|player_move:P1_forward
clk => player_y[0]~reg0.CLK
clk => player_y[1]~reg0.CLK
clk => player_y[2]~reg0.CLK
clk => player_y[3]~reg0.CLK
clk => player_y[4]~reg0.CLK
clk => player_y[5]~reg0.CLK
clk => player_y[6]~reg0.CLK
clk => y_coord[0].CLK
clk => y_coord[1].CLK
clk => y_coord[2].CLK
clk => y_coord[3].CLK
clk => y_coord[4].CLK
clk => y_coord[5].CLK
clk => y_coord[6].CLK
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_y[0] <= player_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[1] <= player_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[2] <= player_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[3] <= player_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[4] <= player_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[5] <= player_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[6] <= player_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_boundary[0] => Equal0.IN1
player_boundary[0] => Equal1.IN0
player_boundary[1] => Equal0.IN0
player_boundary[1] => Equal1.IN1
reset_connect => player_y[0]~reg0.PRESET
reset_connect => player_y[1]~reg0.PRESET
reset_connect => player_y[2]~reg0.PRESET
reset_connect => player_y[3]~reg0.ACLR
reset_connect => player_y[4]~reg0.PRESET
reset_connect => player_y[5]~reg0.PRESET
reset_connect => player_y[6]~reg0.ACLR
reset_connect => y_coord[0].PRESET
reset_connect => y_coord[1].PRESET
reset_connect => y_coord[2].PRESET
reset_connect => y_coord[3].ACLR
reset_connect => y_coord[4].PRESET
reset_connect => y_coord[5].PRESET
reset_connect => y_coord[6].ACLR
idle_connect => player_y[0]~reg0.ENA
idle_connect => y_coord[6].ENA
idle_connect => y_coord[5].ENA
idle_connect => y_coord[4].ENA
idle_connect => y_coord[3].ENA
idle_connect => y_coord[2].ENA
idle_connect => y_coord[1].ENA
idle_connect => y_coord[0].ENA
idle_connect => player_y[6]~reg0.ENA
idle_connect => player_y[5]~reg0.ENA
idle_connect => player_y[4]~reg0.ENA
idle_connect => player_y[3]~reg0.ENA
idle_connect => player_y[2]~reg0.ENA
idle_connect => player_y[1]~reg0.ENA


|lab5_pong|lab5_datapath:U1|player_move:P2_goalie
clk => player_y[0]~reg0.CLK
clk => player_y[1]~reg0.CLK
clk => player_y[2]~reg0.CLK
clk => player_y[3]~reg0.CLK
clk => player_y[4]~reg0.CLK
clk => player_y[5]~reg0.CLK
clk => player_y[6]~reg0.CLK
clk => y_coord[0].CLK
clk => y_coord[1].CLK
clk => y_coord[2].CLK
clk => y_coord[3].CLK
clk => y_coord[4].CLK
clk => y_coord[5].CLK
clk => y_coord[6].CLK
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_y[0] <= player_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[1] <= player_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[2] <= player_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[3] <= player_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[4] <= player_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[5] <= player_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[6] <= player_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_boundary[0] => Equal0.IN1
player_boundary[0] => Equal1.IN0
player_boundary[1] => Equal0.IN0
player_boundary[1] => Equal1.IN1
reset_connect => player_y[0]~reg0.PRESET
reset_connect => player_y[1]~reg0.PRESET
reset_connect => player_y[2]~reg0.PRESET
reset_connect => player_y[3]~reg0.ACLR
reset_connect => player_y[4]~reg0.PRESET
reset_connect => player_y[5]~reg0.PRESET
reset_connect => player_y[6]~reg0.ACLR
reset_connect => y_coord[0].PRESET
reset_connect => y_coord[1].PRESET
reset_connect => y_coord[2].PRESET
reset_connect => y_coord[3].ACLR
reset_connect => y_coord[4].PRESET
reset_connect => y_coord[5].PRESET
reset_connect => y_coord[6].ACLR
idle_connect => player_y[0]~reg0.ENA
idle_connect => y_coord[6].ENA
idle_connect => y_coord[5].ENA
idle_connect => y_coord[4].ENA
idle_connect => y_coord[3].ENA
idle_connect => y_coord[2].ENA
idle_connect => y_coord[1].ENA
idle_connect => y_coord[0].ENA
idle_connect => player_y[6]~reg0.ENA
idle_connect => player_y[5]~reg0.ENA
idle_connect => player_y[4]~reg0.ENA
idle_connect => player_y[3]~reg0.ENA
idle_connect => player_y[2]~reg0.ENA
idle_connect => player_y[1]~reg0.ENA


|lab5_pong|lab5_datapath:U1|player_move:P2_forward
clk => player_y[0]~reg0.CLK
clk => player_y[1]~reg0.CLK
clk => player_y[2]~reg0.CLK
clk => player_y[3]~reg0.CLK
clk => player_y[4]~reg0.CLK
clk => player_y[5]~reg0.CLK
clk => player_y[6]~reg0.CLK
clk => y_coord[0].CLK
clk => y_coord[1].CLK
clk => y_coord[2].CLK
clk => y_coord[3].CLK
clk => y_coord[4].CLK
clk => y_coord[5].CLK
clk => y_coord[6].CLK
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => y_coord.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
slowclock => player_y.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_sw => y_coord.OUTPUTSELECT
player_y[0] <= player_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[1] <= player_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[2] <= player_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[3] <= player_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[4] <= player_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[5] <= player_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_y[6] <= player_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
player_boundary[0] => Equal0.IN1
player_boundary[0] => Equal1.IN0
player_boundary[1] => Equal0.IN0
player_boundary[1] => Equal1.IN1
reset_connect => player_y[0]~reg0.PRESET
reset_connect => player_y[1]~reg0.PRESET
reset_connect => player_y[2]~reg0.PRESET
reset_connect => player_y[3]~reg0.ACLR
reset_connect => player_y[4]~reg0.PRESET
reset_connect => player_y[5]~reg0.PRESET
reset_connect => player_y[6]~reg0.ACLR
reset_connect => y_coord[0].PRESET
reset_connect => y_coord[1].PRESET
reset_connect => y_coord[2].PRESET
reset_connect => y_coord[3].ACLR
reset_connect => y_coord[4].PRESET
reset_connect => y_coord[5].PRESET
reset_connect => y_coord[6].ACLR
idle_connect => player_y[0]~reg0.ENA
idle_connect => y_coord[6].ENA
idle_connect => y_coord[5].ENA
idle_connect => y_coord[4].ENA
idle_connect => y_coord[3].ENA
idle_connect => y_coord[2].ENA
idle_connect => y_coord[1].ENA
idle_connect => y_coord[0].ENA
idle_connect => player_y[6]~reg0.ENA
idle_connect => player_y[5]~reg0.ENA
idle_connect => player_y[4]~reg0.ENA
idle_connect => player_y[3]~reg0.ENA
idle_connect => player_y[2]~reg0.ENA
idle_connect => player_y[1]~reg0.ENA


|lab5_pong|lab5_datapath:U1|puck_move:Puck_Movement
clk => puck_x_direction[0]~reg0.CLK
clk => puck_y_coord[0]~reg0.CLK
clk => puck_y_coord[1]~reg0.CLK
clk => puck_y_coord[2]~reg0.CLK
clk => puck_y_coord[3]~reg0.CLK
clk => puck_y_coord[4]~reg0.CLK
clk => puck_y_coord[5]~reg0.CLK
clk => puck_y_coord[6]~reg0.CLK
clk => puck_x_coord[0]~reg0.CLK
clk => puck_x_coord[1]~reg0.CLK
clk => puck_x_coord[2]~reg0.CLK
clk => puck_x_coord[3]~reg0.CLK
clk => puck_x_coord[4]~reg0.CLK
clk => puck_x_coord[5]~reg0.CLK
clk => puck_x_coord[6]~reg0.CLK
clk => puck_x_coord[7]~reg0.CLK
clk => puck_y_vector[0].CLK
clk => puck_x_vector[0].CLK
clk => puck_y_coord_temp[0].CLK
clk => puck_y_coord_temp[1].CLK
clk => puck_y_coord_temp[2].CLK
clk => puck_y_coord_temp[3].CLK
clk => puck_y_coord_temp[4].CLK
clk => puck_y_coord_temp[5].CLK
clk => puck_y_coord_temp[6].CLK
clk => puck_x_coord_temp[0].CLK
clk => puck_x_coord_temp[1].CLK
clk => puck_x_coord_temp[2].CLK
clk => puck_x_coord_temp[3].CLK
clk => puck_x_coord_temp[4].CLK
clk => puck_x_coord_temp[5].CLK
clk => puck_x_coord_temp[6].CLK
clk => puck_x_coord_temp[7].CLK
slowclock => puck_y_vector.OUTPUTSELECT
slowclock => puck_x_vector.OUTPUTSELECT
slowclock => puck_x_coord_temp.OUTPUTSELECT
slowclock => puck_x_coord_temp.OUTPUTSELECT
slowclock => puck_x_coord_temp.OUTPUTSELECT
slowclock => puck_x_coord_temp.OUTPUTSELECT
slowclock => puck_x_coord_temp.OUTPUTSELECT
slowclock => puck_x_coord_temp.OUTPUTSELECT
slowclock => puck_x_coord_temp.OUTPUTSELECT
slowclock => puck_x_coord_temp.OUTPUTSELECT
slowclock => puck_y_coord_temp.OUTPUTSELECT
slowclock => puck_y_coord_temp.OUTPUTSELECT
slowclock => puck_y_coord_temp.OUTPUTSELECT
slowclock => puck_y_coord_temp.OUTPUTSELECT
slowclock => puck_y_coord_temp.OUTPUTSELECT
slowclock => puck_y_coord_temp.OUTPUTSELECT
slowclock => puck_y_coord_temp.OUTPUTSELECT
slowclock => puck_x_coord.OUTPUTSELECT
slowclock => puck_x_coord.OUTPUTSELECT
slowclock => puck_x_coord.OUTPUTSELECT
slowclock => puck_x_coord.OUTPUTSELECT
slowclock => puck_x_coord.OUTPUTSELECT
slowclock => puck_x_coord.OUTPUTSELECT
slowclock => puck_x_coord.OUTPUTSELECT
slowclock => puck_x_coord.OUTPUTSELECT
slowclock => puck_y_coord.OUTPUTSELECT
slowclock => puck_y_coord.OUTPUTSELECT
slowclock => puck_y_coord.OUTPUTSELECT
slowclock => puck_y_coord.OUTPUTSELECT
slowclock => puck_y_coord.OUTPUTSELECT
slowclock => puck_y_coord.OUTPUTSELECT
slowclock => puck_y_coord.OUTPUTSELECT
slowclock => puck_x_direction.OUTPUTSELECT
puck_x_coord[0] <= puck_x_coord[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_x_coord[1] <= puck_x_coord[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_x_coord[2] <= puck_x_coord[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_x_coord[3] <= puck_x_coord[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_x_coord[4] <= puck_x_coord[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_x_coord[5] <= puck_x_coord[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_x_coord[6] <= puck_x_coord[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_x_coord[7] <= puck_x_coord[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_y_coord[0] <= puck_y_coord[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_y_coord[1] <= puck_y_coord[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_y_coord[2] <= puck_y_coord[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_y_coord[3] <= puck_y_coord[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_y_coord[4] <= puck_y_coord[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_y_coord[5] <= puck_y_coord[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_y_coord[6] <= puck_y_coord[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_x_direction[0] <= puck_x_direction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_boundary => puck_y_vector.OUTPUTSELECT
puck_player => puck_x_vector.OUTPUTSELECT
reset_connect => puck_y_coord[0]~reg0.ACLR
reset_connect => puck_y_coord[1]~reg0.ACLR
reset_connect => puck_y_coord[2]~reg0.PRESET
reset_connect => puck_y_coord[3]~reg0.PRESET
reset_connect => puck_y_coord[4]~reg0.PRESET
reset_connect => puck_y_coord[5]~reg0.PRESET
reset_connect => puck_y_coord[6]~reg0.ACLR
reset_connect => puck_x_coord[0]~reg0.ACLR
reset_connect => puck_x_coord[1]~reg0.ACLR
reset_connect => puck_x_coord[2]~reg0.ACLR
reset_connect => puck_x_coord[3]~reg0.ACLR
reset_connect => puck_x_coord[4]~reg0.PRESET
reset_connect => puck_x_coord[5]~reg0.ACLR
reset_connect => puck_x_coord[6]~reg0.PRESET
reset_connect => puck_x_coord[7]~reg0.ACLR
reset_connect => puck_y_vector[0].PRESET
reset_connect => puck_x_vector[0].PRESET
reset_connect => puck_y_coord_temp[0].ACLR
reset_connect => puck_y_coord_temp[1].ACLR
reset_connect => puck_y_coord_temp[2].PRESET
reset_connect => puck_y_coord_temp[3].PRESET
reset_connect => puck_y_coord_temp[4].PRESET
reset_connect => puck_y_coord_temp[5].PRESET
reset_connect => puck_y_coord_temp[6].ACLR
reset_connect => puck_x_coord_temp[0].ACLR
reset_connect => puck_x_coord_temp[1].ACLR
reset_connect => puck_x_coord_temp[2].ACLR
reset_connect => puck_x_coord_temp[3].ACLR
reset_connect => puck_x_coord_temp[4].PRESET
reset_connect => puck_x_coord_temp[5].ACLR
reset_connect => puck_x_coord_temp[6].PRESET
reset_connect => puck_x_coord_temp[7].ACLR
reset_connect => puck_x_direction[0]~reg0.ENA
idle_connect => puck_x_direction.OUTPUTSELECT
idle_connect => puck_x_coord_temp[7].ENA
idle_connect => puck_x_coord_temp[6].ENA
idle_connect => puck_x_coord_temp[5].ENA
idle_connect => puck_x_coord_temp[4].ENA
idle_connect => puck_x_coord_temp[3].ENA
idle_connect => puck_x_coord_temp[2].ENA
idle_connect => puck_x_coord_temp[1].ENA
idle_connect => puck_x_coord_temp[0].ENA
idle_connect => puck_y_coord_temp[6].ENA
idle_connect => puck_y_coord_temp[5].ENA
idle_connect => puck_y_coord_temp[4].ENA
idle_connect => puck_y_coord_temp[3].ENA
idle_connect => puck_y_coord_temp[2].ENA
idle_connect => puck_y_coord_temp[1].ENA
idle_connect => puck_y_coord_temp[0].ENA
idle_connect => puck_x_vector[0].ENA
idle_connect => puck_y_vector[0].ENA
idle_connect => puck_x_coord[7]~reg0.ENA
idle_connect => puck_x_coord[6]~reg0.ENA
idle_connect => puck_x_coord[5]~reg0.ENA
idle_connect => puck_x_coord[4]~reg0.ENA
idle_connect => puck_x_coord[3]~reg0.ENA
idle_connect => puck_x_coord[2]~reg0.ENA
idle_connect => puck_x_coord[1]~reg0.ENA
idle_connect => puck_x_coord[0]~reg0.ENA
idle_connect => puck_y_coord[6]~reg0.ENA
idle_connect => puck_y_coord[5]~reg0.ENA
idle_connect => puck_y_coord[4]~reg0.ENA
idle_connect => puck_y_coord[3]~reg0.ENA
idle_connect => puck_y_coord[2]~reg0.ENA
idle_connect => puck_y_coord[1]~reg0.ENA
idle_connect => puck_y_coord[0]~reg0.ENA


|lab5_pong|lab5_datapath:U1|collision_detect:Collision
clk => score_p1~reg0.CLK
clk => score_p2~reg0.CLK
clk => puck_player~reg0.CLK
clk => puck_boundary~reg0.CLK
clk => p2_forward_boundary[0]~reg0.CLK
clk => p2_forward_boundary[1]~reg0.CLK
clk => p2_goalie_boundary[0]~reg0.CLK
clk => p2_goalie_boundary[1]~reg0.CLK
clk => p1_forward_boundary[0]~reg0.CLK
clk => p1_forward_boundary[1]~reg0.CLK
clk => p1_goalie_boundary[0]~reg0.CLK
clk => p1_goalie_boundary[1]~reg0.CLK
p1_goalie_y[0] => Equal0.IN13
p1_goalie_y[0] => Add0.IN14
p1_goalie_y[0] => Add4.IN14
p1_goalie_y[0] => Add5.IN14
p1_goalie_y[1] => Equal0.IN12
p1_goalie_y[1] => Add0.IN13
p1_goalie_y[1] => Add4.IN13
p1_goalie_y[1] => Add5.IN13
p1_goalie_y[2] => Equal0.IN11
p1_goalie_y[2] => Add0.IN12
p1_goalie_y[2] => Add4.IN12
p1_goalie_y[2] => Add5.IN12
p1_goalie_y[3] => Equal0.IN10
p1_goalie_y[3] => Add0.IN11
p1_goalie_y[3] => Add4.IN11
p1_goalie_y[3] => Add5.IN11
p1_goalie_y[4] => Equal0.IN9
p1_goalie_y[4] => Add0.IN10
p1_goalie_y[4] => Add4.IN10
p1_goalie_y[4] => Add5.IN10
p1_goalie_y[5] => Equal0.IN8
p1_goalie_y[5] => Add0.IN9
p1_goalie_y[5] => Add4.IN9
p1_goalie_y[5] => Add5.IN9
p1_goalie_y[6] => Equal0.IN7
p1_goalie_y[6] => Add0.IN8
p1_goalie_y[6] => Add4.IN8
p1_goalie_y[6] => Add5.IN8
p1_forward_y[0] => Equal2.IN13
p1_forward_y[0] => Add1.IN14
p1_forward_y[0] => Add6.IN14
p1_forward_y[0] => Add7.IN14
p1_forward_y[1] => Equal2.IN12
p1_forward_y[1] => Add1.IN13
p1_forward_y[1] => Add6.IN13
p1_forward_y[1] => Add7.IN13
p1_forward_y[2] => Equal2.IN11
p1_forward_y[2] => Add1.IN12
p1_forward_y[2] => Add6.IN12
p1_forward_y[2] => Add7.IN12
p1_forward_y[3] => Equal2.IN10
p1_forward_y[3] => Add1.IN11
p1_forward_y[3] => Add6.IN11
p1_forward_y[3] => Add7.IN11
p1_forward_y[4] => Equal2.IN9
p1_forward_y[4] => Add1.IN10
p1_forward_y[4] => Add6.IN10
p1_forward_y[4] => Add7.IN10
p1_forward_y[5] => Equal2.IN8
p1_forward_y[5] => Add1.IN9
p1_forward_y[5] => Add6.IN9
p1_forward_y[5] => Add7.IN9
p1_forward_y[6] => Equal2.IN7
p1_forward_y[6] => Add1.IN8
p1_forward_y[6] => Add6.IN8
p1_forward_y[6] => Add7.IN8
p2_goalie_y[0] => Equal4.IN13
p2_goalie_y[0] => Add2.IN14
p2_goalie_y[0] => Add8.IN14
p2_goalie_y[0] => Add9.IN14
p2_goalie_y[1] => Equal4.IN12
p2_goalie_y[1] => Add2.IN13
p2_goalie_y[1] => Add8.IN13
p2_goalie_y[1] => Add9.IN13
p2_goalie_y[2] => Equal4.IN11
p2_goalie_y[2] => Add2.IN12
p2_goalie_y[2] => Add8.IN12
p2_goalie_y[2] => Add9.IN12
p2_goalie_y[3] => Equal4.IN10
p2_goalie_y[3] => Add2.IN11
p2_goalie_y[3] => Add8.IN11
p2_goalie_y[3] => Add9.IN11
p2_goalie_y[4] => Equal4.IN9
p2_goalie_y[4] => Add2.IN10
p2_goalie_y[4] => Add8.IN10
p2_goalie_y[4] => Add9.IN10
p2_goalie_y[5] => Equal4.IN8
p2_goalie_y[5] => Add2.IN9
p2_goalie_y[5] => Add8.IN9
p2_goalie_y[5] => Add9.IN9
p2_goalie_y[6] => Equal4.IN7
p2_goalie_y[6] => Add2.IN8
p2_goalie_y[6] => Add8.IN8
p2_goalie_y[6] => Add9.IN8
p2_forward_y[0] => Equal6.IN13
p2_forward_y[0] => Add3.IN14
p2_forward_y[0] => Add10.IN14
p2_forward_y[0] => Add11.IN14
p2_forward_y[1] => Equal6.IN12
p2_forward_y[1] => Add3.IN13
p2_forward_y[1] => Add10.IN13
p2_forward_y[1] => Add11.IN13
p2_forward_y[2] => Equal6.IN11
p2_forward_y[2] => Add3.IN12
p2_forward_y[2] => Add10.IN12
p2_forward_y[2] => Add11.IN12
p2_forward_y[3] => Equal6.IN10
p2_forward_y[3] => Add3.IN11
p2_forward_y[3] => Add10.IN11
p2_forward_y[3] => Add11.IN11
p2_forward_y[4] => Equal6.IN9
p2_forward_y[4] => Add3.IN10
p2_forward_y[4] => Add10.IN10
p2_forward_y[4] => Add11.IN10
p2_forward_y[5] => Equal6.IN8
p2_forward_y[5] => Add3.IN9
p2_forward_y[5] => Add10.IN9
p2_forward_y[5] => Add11.IN9
p2_forward_y[6] => Equal6.IN7
p2_forward_y[6] => Add3.IN8
p2_forward_y[6] => Add10.IN8
p2_forward_y[6] => Add11.IN8
puck_x_coord[0] => Equal10.IN15
puck_x_coord[0] => Equal11.IN15
puck_x_coord[0] => Equal12.IN15
puck_x_coord[0] => Equal13.IN15
puck_x_coord[0] => Equal14.IN15
puck_x_coord[0] => Equal15.IN15
puck_x_coord[0] => Equal16.IN15
puck_x_coord[0] => Equal17.IN15
puck_x_coord[1] => Equal10.IN14
puck_x_coord[1] => Equal11.IN14
puck_x_coord[1] => Equal12.IN14
puck_x_coord[1] => Equal13.IN14
puck_x_coord[1] => Equal14.IN14
puck_x_coord[1] => Equal15.IN14
puck_x_coord[1] => Equal16.IN14
puck_x_coord[1] => Equal17.IN14
puck_x_coord[2] => Equal10.IN13
puck_x_coord[2] => Equal11.IN13
puck_x_coord[2] => Equal12.IN13
puck_x_coord[2] => Equal13.IN13
puck_x_coord[2] => Equal14.IN13
puck_x_coord[2] => Equal15.IN13
puck_x_coord[2] => Equal16.IN13
puck_x_coord[2] => Equal17.IN13
puck_x_coord[3] => Equal10.IN12
puck_x_coord[3] => Equal11.IN12
puck_x_coord[3] => Equal12.IN12
puck_x_coord[3] => Equal13.IN12
puck_x_coord[3] => Equal14.IN12
puck_x_coord[3] => Equal15.IN12
puck_x_coord[3] => Equal16.IN12
puck_x_coord[3] => Equal17.IN12
puck_x_coord[4] => Equal10.IN11
puck_x_coord[4] => Equal11.IN11
puck_x_coord[4] => Equal12.IN11
puck_x_coord[4] => Equal13.IN11
puck_x_coord[4] => Equal14.IN11
puck_x_coord[4] => Equal15.IN11
puck_x_coord[4] => Equal16.IN11
puck_x_coord[4] => Equal17.IN11
puck_x_coord[5] => Equal10.IN10
puck_x_coord[5] => Equal11.IN10
puck_x_coord[5] => Equal12.IN10
puck_x_coord[5] => Equal13.IN10
puck_x_coord[5] => Equal14.IN10
puck_x_coord[5] => Equal15.IN10
puck_x_coord[5] => Equal16.IN10
puck_x_coord[5] => Equal17.IN10
puck_x_coord[6] => Equal10.IN9
puck_x_coord[6] => Equal11.IN9
puck_x_coord[6] => Equal12.IN9
puck_x_coord[6] => Equal13.IN9
puck_x_coord[6] => Equal14.IN9
puck_x_coord[6] => Equal15.IN9
puck_x_coord[6] => Equal16.IN9
puck_x_coord[6] => Equal17.IN9
puck_x_coord[7] => Equal10.IN8
puck_x_coord[7] => Equal11.IN8
puck_x_coord[7] => Equal12.IN8
puck_x_coord[7] => Equal13.IN8
puck_x_coord[7] => Equal14.IN8
puck_x_coord[7] => Equal15.IN8
puck_x_coord[7] => Equal16.IN8
puck_x_coord[7] => Equal17.IN8
puck_y_coord[0] => Equal8.IN13
puck_y_coord[0] => Equal9.IN13
puck_y_coord[0] => LessThan0.IN14
puck_y_coord[0] => LessThan1.IN14
puck_y_coord[0] => LessThan2.IN14
puck_y_coord[0] => LessThan3.IN14
puck_y_coord[0] => LessThan4.IN14
puck_y_coord[0] => LessThan5.IN14
puck_y_coord[0] => LessThan6.IN14
puck_y_coord[0] => LessThan7.IN14
puck_y_coord[1] => Equal8.IN12
puck_y_coord[1] => Equal9.IN12
puck_y_coord[1] => LessThan0.IN13
puck_y_coord[1] => LessThan1.IN13
puck_y_coord[1] => LessThan2.IN13
puck_y_coord[1] => LessThan3.IN13
puck_y_coord[1] => LessThan4.IN13
puck_y_coord[1] => LessThan5.IN13
puck_y_coord[1] => LessThan6.IN13
puck_y_coord[1] => LessThan7.IN13
puck_y_coord[2] => Equal8.IN11
puck_y_coord[2] => Equal9.IN11
puck_y_coord[2] => LessThan0.IN12
puck_y_coord[2] => LessThan1.IN12
puck_y_coord[2] => LessThan2.IN12
puck_y_coord[2] => LessThan3.IN12
puck_y_coord[2] => LessThan4.IN12
puck_y_coord[2] => LessThan5.IN12
puck_y_coord[2] => LessThan6.IN12
puck_y_coord[2] => LessThan7.IN12
puck_y_coord[3] => Equal8.IN10
puck_y_coord[3] => Equal9.IN10
puck_y_coord[3] => LessThan0.IN11
puck_y_coord[3] => LessThan1.IN11
puck_y_coord[3] => LessThan2.IN11
puck_y_coord[3] => LessThan3.IN11
puck_y_coord[3] => LessThan4.IN11
puck_y_coord[3] => LessThan5.IN11
puck_y_coord[3] => LessThan6.IN11
puck_y_coord[3] => LessThan7.IN11
puck_y_coord[4] => Equal8.IN9
puck_y_coord[4] => Equal9.IN9
puck_y_coord[4] => LessThan0.IN10
puck_y_coord[4] => LessThan1.IN10
puck_y_coord[4] => LessThan2.IN10
puck_y_coord[4] => LessThan3.IN10
puck_y_coord[4] => LessThan4.IN10
puck_y_coord[4] => LessThan5.IN10
puck_y_coord[4] => LessThan6.IN10
puck_y_coord[4] => LessThan7.IN10
puck_y_coord[5] => Equal8.IN8
puck_y_coord[5] => Equal9.IN8
puck_y_coord[5] => LessThan0.IN9
puck_y_coord[5] => LessThan1.IN9
puck_y_coord[5] => LessThan2.IN9
puck_y_coord[5] => LessThan3.IN9
puck_y_coord[5] => LessThan4.IN9
puck_y_coord[5] => LessThan5.IN9
puck_y_coord[5] => LessThan6.IN9
puck_y_coord[5] => LessThan7.IN9
puck_y_coord[6] => Equal8.IN7
puck_y_coord[6] => Equal9.IN7
puck_y_coord[6] => LessThan0.IN8
puck_y_coord[6] => LessThan1.IN8
puck_y_coord[6] => LessThan2.IN8
puck_y_coord[6] => LessThan3.IN8
puck_y_coord[6] => LessThan4.IN8
puck_y_coord[6] => LessThan5.IN8
puck_y_coord[6] => LessThan6.IN8
puck_y_coord[6] => LessThan7.IN8
p1_goalie_sw => p1_goalie_upper.OUTPUTSELECT
p1_goalie_sw => p1_goalie_upper.OUTPUTSELECT
p1_goalie_sw => p1_goalie_upper.OUTPUTSELECT
p1_goalie_sw => p1_goalie_upper.OUTPUTSELECT
p1_goalie_sw => p1_goalie_upper.OUTPUTSELECT
p1_goalie_sw => p1_goalie_upper.OUTPUTSELECT
p1_goalie_sw => p1_goalie_upper.OUTPUTSELECT
p1_forward_sw => p1_forward_upper.OUTPUTSELECT
p1_forward_sw => p1_forward_upper.OUTPUTSELECT
p1_forward_sw => p1_forward_upper.OUTPUTSELECT
p1_forward_sw => p1_forward_upper.OUTPUTSELECT
p1_forward_sw => p1_forward_upper.OUTPUTSELECT
p1_forward_sw => p1_forward_upper.OUTPUTSELECT
p1_forward_sw => p1_forward_upper.OUTPUTSELECT
p2_goalie_sw => p2_goalie_upper.OUTPUTSELECT
p2_goalie_sw => p2_goalie_upper.OUTPUTSELECT
p2_goalie_sw => p2_goalie_upper.OUTPUTSELECT
p2_goalie_sw => p2_goalie_upper.OUTPUTSELECT
p2_goalie_sw => p2_goalie_upper.OUTPUTSELECT
p2_goalie_sw => p2_goalie_upper.OUTPUTSELECT
p2_goalie_sw => p2_goalie_upper.OUTPUTSELECT
p2_forward_sw => p2_forward_upper.OUTPUTSELECT
p2_forward_sw => p2_forward_upper.OUTPUTSELECT
p2_forward_sw => p2_forward_upper.OUTPUTSELECT
p2_forward_sw => p2_forward_upper.OUTPUTSELECT
p2_forward_sw => p2_forward_upper.OUTPUTSELECT
p2_forward_sw => p2_forward_upper.OUTPUTSELECT
p2_forward_sw => p2_forward_upper.OUTPUTSELECT
p1_goalie_boundary[0] <= p1_goalie_boundary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_goalie_boundary[1] <= p1_goalie_boundary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_forward_boundary[0] <= p1_forward_boundary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p1_forward_boundary[1] <= p1_forward_boundary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_goalie_boundary[0] <= p2_goalie_boundary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_goalie_boundary[1] <= p2_goalie_boundary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_forward_boundary[0] <= p2_forward_boundary[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_forward_boundary[1] <= p2_forward_boundary[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_boundary <= puck_boundary~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_player <= puck_player~reg0.DB_MAX_OUTPUT_PORT_TYPE
puck_x_direction[0] => process_0.IN1
puck_x_direction[0] => process_0.IN1
puck_x_direction[0] => process_0.IN1
puck_x_direction[0] => process_0.IN1
puck_x_direction[0] => process_0.IN1
puck_x_direction[0] => process_0.IN1
score_p1 <= score_p1~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_p2 <= score_p2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|lab5_datapath:U1|DrawScreen:screen
clk => y[0]~reg0.CLK
clk => y[1]~reg0.CLK
clk => y[2]~reg0.CLK
clk => y[3]~reg0.CLK
clk => y[4]~reg0.CLK
clk => y[5]~reg0.CLK
clk => y[6]~reg0.CLK
clk => x[0]~reg0.CLK
clk => x[1]~reg0.CLK
clk => x[2]~reg0.CLK
clk => x[3]~reg0.CLK
clk => x[4]~reg0.CLK
clk => x[5]~reg0.CLK
clk => x[6]~reg0.CLK
clk => x[7]~reg0.CLK
clk => plot~reg0.CLK
clk => colour[0]~reg0.CLK
clk => colour[1]~reg0.CLK
clk => colour[2]~reg0.CLK
clk => y_temp0[0].CLK
clk => y_temp0[1].CLK
clk => y_temp0[2].CLK
clk => y_temp0[3].CLK
clk => y_temp0[4].CLK
clk => y_temp0[5].CLK
clk => y_temp0[6].CLK
clk => x_temp0[0].CLK
clk => x_temp0[1].CLK
clk => x_temp0[2].CLK
clk => x_temp0[3].CLK
clk => x_temp0[4].CLK
clk => x_temp0[5].CLK
clk => x_temp0[6].CLK
clk => x_temp0[7].CLK
clk => plot.DATAB
p1_goalie_y[0] => LessThan8.IN7
p1_goalie_y[0] => Add0.IN14
p1_goalie_y[1] => LessThan8.IN6
p1_goalie_y[1] => Add0.IN13
p1_goalie_y[2] => LessThan8.IN5
p1_goalie_y[2] => Add0.IN12
p1_goalie_y[3] => LessThan8.IN4
p1_goalie_y[3] => Add0.IN11
p1_goalie_y[4] => LessThan8.IN3
p1_goalie_y[4] => Add0.IN10
p1_goalie_y[5] => LessThan8.IN2
p1_goalie_y[5] => Add0.IN9
p1_goalie_y[6] => LessThan8.IN1
p1_goalie_y[6] => Add0.IN8
p1_forward_y[0] => LessThan10.IN7
p1_forward_y[0] => Add1.IN14
p1_forward_y[1] => LessThan10.IN6
p1_forward_y[1] => Add1.IN13
p1_forward_y[2] => LessThan10.IN5
p1_forward_y[2] => Add1.IN12
p1_forward_y[3] => LessThan10.IN4
p1_forward_y[3] => Add1.IN11
p1_forward_y[4] => LessThan10.IN3
p1_forward_y[4] => Add1.IN10
p1_forward_y[5] => LessThan10.IN2
p1_forward_y[5] => Add1.IN9
p1_forward_y[6] => LessThan10.IN1
p1_forward_y[6] => Add1.IN8
p2_goalie_y[0] => LessThan12.IN7
p2_goalie_y[0] => Add2.IN14
p2_goalie_y[1] => LessThan12.IN6
p2_goalie_y[1] => Add2.IN13
p2_goalie_y[2] => LessThan12.IN5
p2_goalie_y[2] => Add2.IN12
p2_goalie_y[3] => LessThan12.IN4
p2_goalie_y[3] => Add2.IN11
p2_goalie_y[4] => LessThan12.IN3
p2_goalie_y[4] => Add2.IN10
p2_goalie_y[5] => LessThan12.IN2
p2_goalie_y[5] => Add2.IN9
p2_goalie_y[6] => LessThan12.IN1
p2_goalie_y[6] => Add2.IN8
p2_forward_y[0] => LessThan14.IN7
p2_forward_y[0] => Add3.IN14
p2_forward_y[1] => LessThan14.IN6
p2_forward_y[1] => Add3.IN13
p2_forward_y[2] => LessThan14.IN5
p2_forward_y[2] => Add3.IN12
p2_forward_y[3] => LessThan14.IN4
p2_forward_y[3] => Add3.IN11
p2_forward_y[4] => LessThan14.IN3
p2_forward_y[4] => Add3.IN10
p2_forward_y[5] => LessThan14.IN2
p2_forward_y[5] => Add3.IN9
p2_forward_y[6] => LessThan14.IN1
p2_forward_y[6] => Add3.IN8
puck_y_coord[0] => Equal5.IN6
puck_y_coord[1] => Equal5.IN5
puck_y_coord[2] => Equal5.IN4
puck_y_coord[3] => Equal5.IN3
puck_y_coord[4] => Equal5.IN2
puck_y_coord[5] => Equal5.IN1
puck_y_coord[6] => Equal5.IN0
puck_x_coord[0] => Equal4.IN7
puck_x_coord[1] => Equal4.IN6
puck_x_coord[2] => Equal4.IN5
puck_x_coord[3] => Equal4.IN4
puck_x_coord[4] => Equal4.IN3
puck_x_coord[5] => Equal4.IN2
puck_x_coord[6] => Equal4.IN1
puck_x_coord[7] => Equal4.IN0
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
plot <= plot~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|write7seg:DispP1Score
disp[0] => Mux0.IN19
disp[0] => Mux1.IN19
disp[0] => Mux2.IN19
disp[0] => Mux3.IN19
disp[0] => Mux4.IN19
disp[0] => Mux5.IN19
disp[0] => Mux6.IN19
disp[1] => Mux0.IN18
disp[1] => Mux1.IN18
disp[1] => Mux2.IN18
disp[1] => Mux3.IN18
disp[1] => Mux4.IN18
disp[1] => Mux5.IN18
disp[1] => Mux6.IN18
disp[2] => Mux0.IN17
disp[2] => Mux1.IN17
disp[2] => Mux2.IN17
disp[2] => Mux3.IN17
disp[2] => Mux4.IN17
disp[2] => Mux5.IN17
disp[2] => Mux6.IN17
disp[3] => Mux0.IN16
disp[3] => Mux1.IN16
disp[3] => Mux2.IN16
disp[3] => Mux3.IN16
disp[3] => Mux4.IN16
disp[3] => Mux5.IN16
disp[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|write7seg:DispP2Score
disp[0] => Mux0.IN19
disp[0] => Mux1.IN19
disp[0] => Mux2.IN19
disp[0] => Mux3.IN19
disp[0] => Mux4.IN19
disp[0] => Mux5.IN19
disp[0] => Mux6.IN19
disp[1] => Mux0.IN18
disp[1] => Mux1.IN18
disp[1] => Mux2.IN18
disp[1] => Mux3.IN18
disp[1] => Mux4.IN18
disp[1] => Mux5.IN18
disp[1] => Mux6.IN18
disp[2] => Mux0.IN17
disp[2] => Mux1.IN17
disp[2] => Mux2.IN17
disp[2] => Mux3.IN17
disp[2] => Mux4.IN17
disp[2] => Mux5.IN17
disp[2] => Mux6.IN17
disp[3] => Mux0.IN16
disp[3] => Mux1.IN16
disp[3] => Mux2.IN16
disp[3] => Mux3.IN16
disp[3] => Mux4.IN16
disp[3] => Mux5.IN16
disp[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|write7seg:clrhex1
disp[0] => Mux0.IN19
disp[0] => Mux1.IN19
disp[0] => Mux2.IN19
disp[0] => Mux3.IN19
disp[0] => Mux4.IN19
disp[0] => Mux5.IN19
disp[0] => Mux6.IN19
disp[1] => Mux0.IN18
disp[1] => Mux1.IN18
disp[1] => Mux2.IN18
disp[1] => Mux3.IN18
disp[1] => Mux4.IN18
disp[1] => Mux5.IN18
disp[1] => Mux6.IN18
disp[2] => Mux0.IN17
disp[2] => Mux1.IN17
disp[2] => Mux2.IN17
disp[2] => Mux3.IN17
disp[2] => Mux4.IN17
disp[2] => Mux5.IN17
disp[2] => Mux6.IN17
disp[3] => Mux0.IN16
disp[3] => Mux1.IN16
disp[3] => Mux2.IN16
disp[3] => Mux3.IN16
disp[3] => Mux4.IN16
disp[3] => Mux5.IN16
disp[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|write7seg:clrhex2
disp[0] => Mux0.IN19
disp[0] => Mux1.IN19
disp[0] => Mux2.IN19
disp[0] => Mux3.IN19
disp[0] => Mux4.IN19
disp[0] => Mux5.IN19
disp[0] => Mux6.IN19
disp[1] => Mux0.IN18
disp[1] => Mux1.IN18
disp[1] => Mux2.IN18
disp[1] => Mux3.IN18
disp[1] => Mux4.IN18
disp[1] => Mux5.IN18
disp[1] => Mux6.IN18
disp[2] => Mux0.IN17
disp[2] => Mux1.IN17
disp[2] => Mux2.IN17
disp[2] => Mux3.IN17
disp[2] => Mux4.IN17
disp[2] => Mux5.IN17
disp[2] => Mux6.IN17
disp[3] => Mux0.IN16
disp[3] => Mux1.IN16
disp[3] => Mux2.IN16
disp[3] => Mux3.IN16
disp[3] => Mux4.IN16
disp[3] => Mux5.IN16
disp[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|write7seg:clrhex3
disp[0] => Mux0.IN19
disp[0] => Mux1.IN19
disp[0] => Mux2.IN19
disp[0] => Mux3.IN19
disp[0] => Mux4.IN19
disp[0] => Mux5.IN19
disp[0] => Mux6.IN19
disp[1] => Mux0.IN18
disp[1] => Mux1.IN18
disp[1] => Mux2.IN18
disp[1] => Mux3.IN18
disp[1] => Mux4.IN18
disp[1] => Mux5.IN18
disp[1] => Mux6.IN18
disp[2] => Mux0.IN17
disp[2] => Mux1.IN17
disp[2] => Mux2.IN17
disp[2] => Mux3.IN17
disp[2] => Mux4.IN17
disp[2] => Mux5.IN17
disp[2] => Mux6.IN17
disp[3] => Mux0.IN16
disp[3] => Mux1.IN16
disp[3] => Mux2.IN16
disp[3] => Mux3.IN16
disp[3] => Mux4.IN16
disp[3] => Mux5.IN16
disp[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|write7seg:clrhex4
disp[0] => Mux0.IN19
disp[0] => Mux1.IN19
disp[0] => Mux2.IN19
disp[0] => Mux3.IN19
disp[0] => Mux4.IN19
disp[0] => Mux5.IN19
disp[0] => Mux6.IN19
disp[1] => Mux0.IN18
disp[1] => Mux1.IN18
disp[1] => Mux2.IN18
disp[1] => Mux3.IN18
disp[1] => Mux4.IN18
disp[1] => Mux5.IN18
disp[1] => Mux6.IN18
disp[2] => Mux0.IN17
disp[2] => Mux1.IN17
disp[2] => Mux2.IN17
disp[2] => Mux3.IN17
disp[2] => Mux4.IN17
disp[2] => Mux5.IN17
disp[2] => Mux6.IN17
disp[3] => Mux0.IN16
disp[3] => Mux1.IN16
disp[3] => Mux2.IN16
disp[3] => Mux3.IN16
disp[3] => Mux4.IN16
disp[3] => Mux5.IN16
disp[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|write7seg:clrhex5
disp[0] => Mux0.IN19
disp[0] => Mux1.IN19
disp[0] => Mux2.IN19
disp[0] => Mux3.IN19
disp[0] => Mux4.IN19
disp[0] => Mux5.IN19
disp[0] => Mux6.IN19
disp[1] => Mux0.IN18
disp[1] => Mux1.IN18
disp[1] => Mux2.IN18
disp[1] => Mux3.IN18
disp[1] => Mux4.IN18
disp[1] => Mux5.IN18
disp[1] => Mux6.IN18
disp[2] => Mux0.IN17
disp[2] => Mux1.IN17
disp[2] => Mux2.IN17
disp[2] => Mux3.IN17
disp[2] => Mux4.IN17
disp[2] => Mux5.IN17
disp[2] => Mux6.IN17
disp[3] => Mux0.IN16
disp[3] => Mux1.IN16
disp[3] => Mux2.IN16
disp[3] => Mux3.IN16
disp[3] => Mux4.IN16
disp[3] => Mux5.IN16
disp[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lab5_pong|write7seg:clrhex6
disp[0] => Mux0.IN19
disp[0] => Mux1.IN19
disp[0] => Mux2.IN19
disp[0] => Mux3.IN19
disp[0] => Mux4.IN19
disp[0] => Mux5.IN19
disp[0] => Mux6.IN19
disp[1] => Mux0.IN18
disp[1] => Mux1.IN18
disp[1] => Mux2.IN18
disp[1] => Mux3.IN18
disp[1] => Mux4.IN18
disp[1] => Mux5.IN18
disp[1] => Mux6.IN18
disp[2] => Mux0.IN17
disp[2] => Mux1.IN17
disp[2] => Mux2.IN17
disp[2] => Mux3.IN17
disp[2] => Mux4.IN17
disp[2] => Mux5.IN17
disp[2] => Mux6.IN17
disp[3] => Mux0.IN16
disp[3] => Mux1.IN16
disp[3] => Mux2.IN16
disp[3] => Mux3.IN16
disp[3] => Mux4.IN16
disp[3] => Mux5.IN16
disp[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


