{
 "Device" : "GW2AR-18C",
 "Files" : [
  {
   "Library" : "work",
   "Path" : "C:/Users/yusuf/Desktop/FPGA/Projects/sequential_design/src/gate_level_seq.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/Users/yusuf/Desktop/FPGA/Projects/sequential_design/src/gate_level_seq_rst.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/Users/yusuf/Desktop/FPGA/Projects/sequential_design/src/gate_level_seq_rst_pipe.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/yusuf/Desktop/FPGA/Projects/sequential_design/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}