
bin\Debug\rda5807m_radio.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000007e  00800100  00001cf6  00001d8a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001cf6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000008d  0080017e  0080017e  00001e08  2**0
                  ALLOC
  3 .comment      00000012  00000000  00000000  00001e08  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001e1c  2**2
                  CONTENTS, READONLY, OCTETS
  5 .debug_aranges 000001c0  00000000  00000000  00001e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  6 .debug_info   0000197b  00000000  00000000  00002020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_abbrev 00000dc2  00000000  00000000  0000399b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_line   00001c08  00000000  00000000  0000475d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_frame  00000940  00000000  00000000  00006368  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_str    000009c5  00000000  00000000  00006ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 b7 00 	jmp	0x16e	; 0x16e <__vector_14>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 c4 05 	jmp	0xb88	; 0xb88 <__vector_18>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e6 ef       	ldi	r30, 0xF6	; 246
      7c:	fc e1       	ldi	r31, 0x1C	; 28
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	ae 37       	cpi	r26, 0x7E	; 126
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	22 e0       	ldi	r18, 0x02	; 2
      8c:	ae e7       	ldi	r26, 0x7E	; 126
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	ab 30       	cpi	r26, 0x0B	; 11
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 a5 07 	call	0xf4a	; 0xf4a <main>
      9e:	0c 94 79 0e 	jmp	0x1cf2	; 0x1cf2 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <gpio_initialize>:
#include "gpio_interface.h"

void gpio_initialize(void){
      a6:	cf 93       	push	r28
      a8:	df 93       	push	r29
      aa:	cd b7       	in	r28, 0x3d	; 61
      ac:	de b7       	in	r29, 0x3e	; 62

    DDRB|=(1 << ONBOARD_LED);
      ae:	84 e2       	ldi	r24, 0x24	; 36
      b0:	90 e0       	ldi	r25, 0x00	; 0
      b2:	fc 01       	movw	r30, r24
      b4:	20 81       	ld	r18, Z
      b6:	84 e2       	ldi	r24, 0x24	; 36
      b8:	90 e0       	ldi	r25, 0x00	; 0
      ba:	20 62       	ori	r18, 0x20	; 32
      bc:	fc 01       	movw	r30, r24
      be:	20 83       	st	Z, r18
    PORTB&=~(1 << ONBOARD_LED);
      c0:	85 e2       	ldi	r24, 0x25	; 37
      c2:	90 e0       	ldi	r25, 0x00	; 0
      c4:	fc 01       	movw	r30, r24
      c6:	20 81       	ld	r18, Z
      c8:	85 e2       	ldi	r24, 0x25	; 37
      ca:	90 e0       	ldi	r25, 0x00	; 0
      cc:	2f 7d       	andi	r18, 0xDF	; 223
      ce:	fc 01       	movw	r30, r24
      d0:	20 83       	st	Z, r18
}
      d2:	00 00       	nop
      d4:	df 91       	pop	r29
      d6:	cf 91       	pop	r28
      d8:	08 95       	ret

000000da <gpio_LED_toggle>:

void gpio_LED_toggle(void){
      da:	cf 93       	push	r28
      dc:	df 93       	push	r29
      de:	cd b7       	in	r28, 0x3d	; 61
      e0:	de b7       	in	r29, 0x3e	; 62

    if(PORTB & (1 << ONBOARD_LED)){
      e2:	85 e2       	ldi	r24, 0x25	; 37
      e4:	90 e0       	ldi	r25, 0x00	; 0
      e6:	fc 01       	movw	r30, r24
      e8:	80 81       	ld	r24, Z
      ea:	88 2f       	mov	r24, r24
      ec:	90 e0       	ldi	r25, 0x00	; 0
      ee:	80 72       	andi	r24, 0x20	; 32
      f0:	99 27       	eor	r25, r25
      f2:	89 2b       	or	r24, r25
      f4:	51 f0       	breq	.+20     	; 0x10a <gpio_LED_toggle+0x30>
        PORTB&=~(1 << ONBOARD_LED);
      f6:	85 e2       	ldi	r24, 0x25	; 37
      f8:	90 e0       	ldi	r25, 0x00	; 0
      fa:	fc 01       	movw	r30, r24
      fc:	20 81       	ld	r18, Z
      fe:	85 e2       	ldi	r24, 0x25	; 37
     100:	90 e0       	ldi	r25, 0x00	; 0
     102:	2f 7d       	andi	r18, 0xDF	; 223
     104:	fc 01       	movw	r30, r24
     106:	20 83       	st	Z, r18
    }
    else {
        PORTB|= (1 << ONBOARD_LED);
    }
}
     108:	09 c0       	rjmp	.+18     	; 0x11c <gpio_LED_toggle+0x42>
        PORTB|= (1 << ONBOARD_LED);
     10a:	85 e2       	ldi	r24, 0x25	; 37
     10c:	90 e0       	ldi	r25, 0x00	; 0
     10e:	fc 01       	movw	r30, r24
     110:	20 81       	ld	r18, Z
     112:	85 e2       	ldi	r24, 0x25	; 37
     114:	90 e0       	ldi	r25, 0x00	; 0
     116:	20 62       	ori	r18, 0x20	; 32
     118:	fc 01       	movw	r30, r24
     11a:	20 83       	st	Z, r18
}
     11c:	00 00       	nop
     11e:	df 91       	pop	r29
     120:	cf 91       	pop	r28
     122:	08 95       	ret

00000124 <gpio_LED_set>:

void gpio_LED_set(bool state){
     124:	cf 93       	push	r28
     126:	df 93       	push	r29
     128:	0f 92       	push	r0
     12a:	cd b7       	in	r28, 0x3d	; 61
     12c:	de b7       	in	r29, 0x3e	; 62
     12e:	89 83       	std	Y+1, r24	; 0x01

    if(state == true){
     130:	89 81       	ldd	r24, Y+1	; 0x01
     132:	88 23       	and	r24, r24
     134:	49 f0       	breq	.+18     	; 0x148 <gpio_LED_set+0x24>
        PORTB|= (1 << PIN5);
     136:	85 e2       	ldi	r24, 0x25	; 37
     138:	90 e0       	ldi	r25, 0x00	; 0
     13a:	fc 01       	movw	r30, r24
     13c:	20 81       	ld	r18, Z
     13e:	85 e2       	ldi	r24, 0x25	; 37
     140:	90 e0       	ldi	r25, 0x00	; 0
     142:	20 62       	ori	r18, 0x20	; 32
     144:	fc 01       	movw	r30, r24
     146:	20 83       	st	Z, r18
    }
    if(state == false) {
     148:	99 81       	ldd	r25, Y+1	; 0x01
     14a:	81 e0       	ldi	r24, 0x01	; 1
     14c:	89 27       	eor	r24, r25
     14e:	88 23       	and	r24, r24
     150:	49 f0       	breq	.+18     	; 0x164 <gpio_LED_set+0x40>
        PORTB&=~(1 << PIN5);
     152:	85 e2       	ldi	r24, 0x25	; 37
     154:	90 e0       	ldi	r25, 0x00	; 0
     156:	fc 01       	movw	r30, r24
     158:	20 81       	ld	r18, Z
     15a:	85 e2       	ldi	r24, 0x25	; 37
     15c:	90 e0       	ldi	r25, 0x00	; 0
     15e:	2f 7d       	andi	r18, 0xDF	; 223
     160:	fc 01       	movw	r30, r24
     162:	20 83       	st	Z, r18
    }
}
     164:	00 00       	nop
     166:	0f 90       	pop	r0
     168:	df 91       	pop	r29
     16a:	cf 91       	pop	r28
     16c:	08 95       	ret

0000016e <__vector_14>:
 * @brief TIMER0_COMPA_vect
 *
 * TIM0 interrupt routine - increment the sys_tick
 *
 */
ISR(TIMER0_COMPA_vect) {
     16e:	1f 92       	push	r1
     170:	0f 92       	push	r0
     172:	0f b6       	in	r0, 0x3f	; 63
     174:	0f 92       	push	r0
     176:	11 24       	eor	r1, r1
     178:	8f 93       	push	r24
     17a:	9f 93       	push	r25
     17c:	af 93       	push	r26
     17e:	bf 93       	push	r27
     180:	cf 93       	push	r28
     182:	df 93       	push	r29
     184:	cd b7       	in	r28, 0x3d	; 61
     186:	de b7       	in	r29, 0x3e	; 62
    sys_tick++;
     188:	80 91 7e 01 	lds	r24, 0x017E	; 0x80017e <sys_tick>
     18c:	90 91 7f 01 	lds	r25, 0x017F	; 0x80017f <sys_tick+0x1>
     190:	a0 91 80 01 	lds	r26, 0x0180	; 0x800180 <sys_tick+0x2>
     194:	b0 91 81 01 	lds	r27, 0x0181	; 0x800181 <sys_tick+0x3>
     198:	01 96       	adiw	r24, 0x01	; 1
     19a:	a1 1d       	adc	r26, r1
     19c:	b1 1d       	adc	r27, r1
     19e:	80 93 7e 01 	sts	0x017E, r24	; 0x80017e <sys_tick>
     1a2:	90 93 7f 01 	sts	0x017F, r25	; 0x80017f <sys_tick+0x1>
     1a6:	a0 93 80 01 	sts	0x0180, r26	; 0x800180 <sys_tick+0x2>
     1aa:	b0 93 81 01 	sts	0x0181, r27	; 0x800181 <sys_tick+0x3>
}
     1ae:	00 00       	nop
     1b0:	df 91       	pop	r29
     1b2:	cf 91       	pop	r28
     1b4:	bf 91       	pop	r27
     1b6:	af 91       	pop	r26
     1b8:	9f 91       	pop	r25
     1ba:	8f 91       	pop	r24
     1bc:	0f 90       	pop	r0
     1be:	0f be       	out	0x3f, r0	; 63
     1c0:	0f 90       	pop	r0
     1c2:	1f 90       	pop	r1
     1c4:	18 95       	reti

000001c6 <tim_tick_initialize>:
 * @sa tim_tick_get
 * @sa tim_block_ms
 * @sa tim_tick_initialize
 *
 */
void tim_tick_initialize(void) {
     1c6:	cf 93       	push	r28
     1c8:	df 93       	push	r29
     1ca:	cd b7       	in	r28, 0x3d	; 61
     1cc:	de b7       	in	r29, 0x3e	; 62
    /* WGM01: CTC mode - clear timer of compare match.
    This means that timer is incremented to value OCR1A,
    when the value is reached, interrupt is called and
    timer is cleared
    */
    TCCR0A |= (1 << WGM01);
     1ce:	84 e4       	ldi	r24, 0x44	; 68
     1d0:	90 e0       	ldi	r25, 0x00	; 0
     1d2:	fc 01       	movw	r30, r24
     1d4:	20 81       	ld	r18, Z
     1d6:	84 e4       	ldi	r24, 0x44	; 68
     1d8:	90 e0       	ldi	r25, 0x00	; 0
     1da:	22 60       	ori	r18, 0x02	; 2
     1dc:	fc 01       	movw	r30, r24
     1de:	20 83       	st	Z, r18
    /* TCCR0B: CS01, CS00 sets 64x prescaler */
    TCCR0B |= (1 << CS01)|(1 << CS00);
     1e0:	85 e4       	ldi	r24, 0x45	; 69
     1e2:	90 e0       	ldi	r25, 0x00	; 0
     1e4:	fc 01       	movw	r30, r24
     1e6:	20 81       	ld	r18, Z
     1e8:	85 e4       	ldi	r24, 0x45	; 69
     1ea:	90 e0       	ldi	r25, 0x00	; 0
     1ec:	23 60       	ori	r18, 0x03	; 3
     1ee:	fc 01       	movw	r30, r24
     1f0:	20 83       	st	Z, r18
    /* Enable timer interrupt */
    TIMSK0|= (1 << OCIE0A);
     1f2:	8e e6       	ldi	r24, 0x6E	; 110
     1f4:	90 e0       	ldi	r25, 0x00	; 0
     1f6:	fc 01       	movw	r30, r24
     1f8:	20 81       	ld	r18, Z
     1fa:	8e e6       	ldi	r24, 0x6E	; 110
     1fc:	90 e0       	ldi	r25, 0x00	; 0
     1fe:	22 60       	ori	r18, 0x02	; 2
     200:	fc 01       	movw	r30, r24
     202:	20 83       	st	Z, r18
       freq = CLOCK/(PRESCALER * OCR1A)
       in case of 16MHz Clock and 64x prescaler
       the frequency of counting is 250kHZ what
       means that if timer counts from 0 to 249,
       value 249 is reached with frequency 1kHZ*/
    OCR0A = 249;
     204:	87 e4       	ldi	r24, 0x47	; 71
     206:	90 e0       	ldi	r25, 0x00	; 0
     208:	29 ef       	ldi	r18, 0xF9	; 249
     20a:	fc 01       	movw	r30, r24
     20c:	20 83       	st	Z, r18
}
     20e:	00 00       	nop
     210:	df 91       	pop	r29
     212:	cf 91       	pop	r28
     214:	08 95       	ret

00000216 <tim_tick_unitialize>:
 * @brief Un-Initialize 1 millisecond tick timer TIM0
 *
 * @sa tim_tick_initialize
 *
 */
void tim_tick_unitialize(void) {
     216:	cf 93       	push	r28
     218:	df 93       	push	r29
     21a:	cd b7       	in	r28, 0x3d	; 61
     21c:	de b7       	in	r29, 0x3e	; 62

    TCCR0A &=~(1 << WGM01);
     21e:	84 e4       	ldi	r24, 0x44	; 68
     220:	90 e0       	ldi	r25, 0x00	; 0
     222:	fc 01       	movw	r30, r24
     224:	20 81       	ld	r18, Z
     226:	84 e4       	ldi	r24, 0x44	; 68
     228:	90 e0       	ldi	r25, 0x00	; 0
     22a:	2d 7f       	andi	r18, 0xFD	; 253
     22c:	fc 01       	movw	r30, r24
     22e:	20 83       	st	Z, r18
    TIMSK0 &=~(1 << OCIE0A);
     230:	8e e6       	ldi	r24, 0x6E	; 110
     232:	90 e0       	ldi	r25, 0x00	; 0
     234:	fc 01       	movw	r30, r24
     236:	20 81       	ld	r18, Z
     238:	8e e6       	ldi	r24, 0x6E	; 110
     23a:	90 e0       	ldi	r25, 0x00	; 0
     23c:	2d 7f       	andi	r18, 0xFD	; 253
     23e:	fc 01       	movw	r30, r24
     240:	20 83       	st	Z, r18

}
     242:	00 00       	nop
     244:	df 91       	pop	r29
     246:	cf 91       	pop	r28
     248:	08 95       	ret

0000024a <tim_tick_get>:
 *
 * @return sys_tick - 1 millisecond 32-bit variable
 * @sa tim_block_ms
 *
 */
uint32_t tim_tick_get(void) {
     24a:	cf 93       	push	r28
     24c:	df 93       	push	r29
     24e:	cd b7       	in	r28, 0x3d	; 61
     250:	de b7       	in	r29, 0x3e	; 62
     252:	28 97       	sbiw	r28, 0x08	; 8
     254:	0f b6       	in	r0, 0x3f	; 63
     256:	f8 94       	cli
     258:	de bf       	out	0x3e, r29	; 62
     25a:	0f be       	out	0x3f, r0	; 63
     25c:	cd bf       	out	0x3d, r28	; 61
    uint32_t tick = 0;
     25e:	19 82       	std	Y+1, r1	; 0x01
     260:	1a 82       	std	Y+2, r1	; 0x02
     262:	1b 82       	std	Y+3, r1	; 0x03
     264:	1c 82       	std	Y+4, r1	; 0x04
    /* Disable interrupt for correct
    reading of the sys_tick 32-bit value*/
    TIMSK0&=~(1 << OCIE0A);
     266:	8e e6       	ldi	r24, 0x6E	; 110
     268:	90 e0       	ldi	r25, 0x00	; 0
     26a:	fc 01       	movw	r30, r24
     26c:	20 81       	ld	r18, Z
     26e:	8e e6       	ldi	r24, 0x6E	; 110
     270:	90 e0       	ldi	r25, 0x00	; 0
     272:	2d 7f       	andi	r18, 0xFD	; 253
     274:	fc 01       	movw	r30, r24
     276:	20 83       	st	Z, r18
    tick = sys_tick;
     278:	80 91 7e 01 	lds	r24, 0x017E	; 0x80017e <sys_tick>
     27c:	90 91 7f 01 	lds	r25, 0x017F	; 0x80017f <sys_tick+0x1>
     280:	a0 91 80 01 	lds	r26, 0x0180	; 0x800180 <sys_tick+0x2>
     284:	b0 91 81 01 	lds	r27, 0x0181	; 0x800181 <sys_tick+0x3>
     288:	89 83       	std	Y+1, r24	; 0x01
     28a:	9a 83       	std	Y+2, r25	; 0x02
     28c:	ab 83       	std	Y+3, r26	; 0x03
     28e:	bc 83       	std	Y+4, r27	; 0x04
    /* Enable-back timer interrupt */
    TIMSK0|= (1 << OCIE0A);
     290:	8e e6       	ldi	r24, 0x6E	; 110
     292:	90 e0       	ldi	r25, 0x00	; 0
     294:	fc 01       	movw	r30, r24
     296:	20 81       	ld	r18, Z
     298:	8e e6       	ldi	r24, 0x6E	; 110
     29a:	90 e0       	ldi	r25, 0x00	; 0
     29c:	22 60       	ori	r18, 0x02	; 2
     29e:	fc 01       	movw	r30, r24
     2a0:	20 83       	st	Z, r18
    return tick;
     2a2:	89 81       	ldd	r24, Y+1	; 0x01
     2a4:	9a 81       	ldd	r25, Y+2	; 0x02
     2a6:	ab 81       	ldd	r26, Y+3	; 0x03
     2a8:	bc 81       	ldd	r27, Y+4	; 0x04
     2aa:	8d 83       	std	Y+5, r24	; 0x05
     2ac:	9e 83       	std	Y+6, r25	; 0x06
     2ae:	af 83       	std	Y+7, r26	; 0x07
     2b0:	b8 87       	std	Y+8, r27	; 0x08
}
     2b2:	6d 81       	ldd	r22, Y+5	; 0x05
     2b4:	7e 81       	ldd	r23, Y+6	; 0x06
     2b6:	8f 81       	ldd	r24, Y+7	; 0x07
     2b8:	98 85       	ldd	r25, Y+8	; 0x08
     2ba:	28 96       	adiw	r28, 0x08	; 8
     2bc:	0f b6       	in	r0, 0x3f	; 63
     2be:	f8 94       	cli
     2c0:	de bf       	out	0x3e, r29	; 62
     2c2:	0f be       	out	0x3f, r0	; 63
     2c4:	cd bf       	out	0x3d, r28	; 61
     2c6:	df 91       	pop	r29
     2c8:	cf 91       	pop	r28
     2ca:	08 95       	ret

000002cc <tim_block_ms>:
 * For specified time function calls only tim_blocked_dothis.
 * This function shall be implemented by user/developer
 *
 *
 */
void tim_block_ms(uint32_t Delay) {
     2cc:	cf 92       	push	r12
     2ce:	df 92       	push	r13
     2d0:	ef 92       	push	r14
     2d2:	ff 92       	push	r15
     2d4:	cf 93       	push	r28
     2d6:	df 93       	push	r29
     2d8:	cd b7       	in	r28, 0x3d	; 61
     2da:	de b7       	in	r29, 0x3e	; 62
     2dc:	60 97       	sbiw	r28, 0x10	; 16
     2de:	0f b6       	in	r0, 0x3f	; 63
     2e0:	f8 94       	cli
     2e2:	de bf       	out	0x3e, r29	; 62
     2e4:	0f be       	out	0x3f, r0	; 63
     2e6:	cd bf       	out	0x3d, r28	; 61
     2e8:	6d 83       	std	Y+5, r22	; 0x05
     2ea:	7e 83       	std	Y+6, r23	; 0x06
     2ec:	8f 83       	std	Y+7, r24	; 0x07
     2ee:	98 87       	std	Y+8, r25	; 0x08

  uint32_t tickstart = 0;
     2f0:	19 82       	std	Y+1, r1	; 0x01
     2f2:	1a 82       	std	Y+2, r1	; 0x02
     2f4:	1b 82       	std	Y+3, r1	; 0x03
     2f6:	1c 82       	std	Y+4, r1	; 0x04
  tickstart = tim_tick_get();
     2f8:	0e 94 25 01 	call	0x24a	; 0x24a <tim_tick_get>
     2fc:	6d 87       	std	Y+13, r22	; 0x0d
     2fe:	7e 87       	std	Y+14, r23	; 0x0e
     300:	8f 87       	std	Y+15, r24	; 0x0f
     302:	98 8b       	std	Y+16, r25	; 0x10
     304:	8d 85       	ldd	r24, Y+13	; 0x0d
     306:	9e 85       	ldd	r25, Y+14	; 0x0e
     308:	af 85       	ldd	r26, Y+15	; 0x0f
     30a:	b8 89       	ldd	r27, Y+16	; 0x10
     30c:	89 83       	std	Y+1, r24	; 0x01
     30e:	9a 83       	std	Y+2, r25	; 0x02
     310:	ab 83       	std	Y+3, r26	; 0x03
     312:	bc 83       	std	Y+4, r27	; 0x04

  while ((tickstart + Delay > tim_tick_get())) {
     314:	00 00       	nop
     316:	49 81       	ldd	r20, Y+1	; 0x01
     318:	5a 81       	ldd	r21, Y+2	; 0x02
     31a:	6b 81       	ldd	r22, Y+3	; 0x03
     31c:	7c 81       	ldd	r23, Y+4	; 0x04
     31e:	8d 81       	ldd	r24, Y+5	; 0x05
     320:	9e 81       	ldd	r25, Y+6	; 0x06
     322:	af 81       	ldd	r26, Y+7	; 0x07
     324:	b8 85       	ldd	r27, Y+8	; 0x08
     326:	6a 01       	movw	r12, r20
     328:	7b 01       	movw	r14, r22
     32a:	c8 0e       	add	r12, r24
     32c:	d9 1e       	adc	r13, r25
     32e:	ea 1e       	adc	r14, r26
     330:	fb 1e       	adc	r15, r27
     332:	0e 94 25 01 	call	0x24a	; 0x24a <tim_tick_get>
     336:	69 87       	std	Y+9, r22	; 0x09
     338:	7a 87       	std	Y+10, r23	; 0x0a
     33a:	8b 87       	std	Y+11, r24	; 0x0b
     33c:	9c 87       	std	Y+12, r25	; 0x0c
     33e:	89 85       	ldd	r24, Y+9	; 0x09
     340:	9a 85       	ldd	r25, Y+10	; 0x0a
     342:	ab 85       	ldd	r26, Y+11	; 0x0b
     344:	bc 85       	ldd	r27, Y+12	; 0x0c
     346:	8c 15       	cp	r24, r12
     348:	9d 05       	cpc	r25, r13
     34a:	ae 05       	cpc	r26, r14
     34c:	bf 05       	cpc	r27, r15
     34e:	18 f3       	brcs	.-58     	; 0x316 <tim_block_ms+0x4a>
#if 0
        tim_blocked_dothis();
#endif
  }
}
     350:	00 00       	nop
     352:	00 00       	nop
     354:	60 96       	adiw	r28, 0x10	; 16
     356:	0f b6       	in	r0, 0x3f	; 63
     358:	f8 94       	cli
     35a:	de bf       	out	0x3e, r29	; 62
     35c:	0f be       	out	0x3f, r0	; 63
     35e:	cd bf       	out	0x3d, r28	; 61
     360:	df 91       	pop	r29
     362:	cf 91       	pop	r28
     364:	ff 90       	pop	r15
     366:	ef 90       	pop	r14
     368:	df 90       	pop	r13
     36a:	cf 90       	pop	r12
     36c:	08 95       	ret

0000036e <tim_blocked_dothis>:
 * To be done
 *
 * @sa tim_block_ms
 *
 */
void tim_blocked_dothis(void) {
     36e:	cf 93       	push	r28
     370:	df 93       	push	r29
     372:	cd b7       	in	r28, 0x3d	; 61
     374:	de b7       	in	r29, 0x3e	; 62

}
     376:	00 00       	nop
     378:	df 91       	pop	r29
     37a:	cf 91       	pop	r28
     37c:	08 95       	ret

0000037e <tim_beep_D6D4_initialize>:
 *
 * @sa tim_beep_D6D4_sound
 * @sa tim_beep_D6D4_freq
 *
 */
void tim_beep_D6D4_initialize(void) {
     37e:	cf 93       	push	r28
     380:	df 93       	push	r29
     382:	cd b7       	in	r28, 0x3d	; 61
     384:	de b7       	in	r29, 0x3e	; 62

    /* TIM0 - ATmega328p 8-bit timer *************/

    /* Enable beep anode - timer controlled output 'D9'*/
    DDRB|= (1 << PIN1);
     386:	84 e2       	ldi	r24, 0x24	; 36
     388:	90 e0       	ldi	r25, 0x00	; 0
     38a:	fc 01       	movw	r30, r24
     38c:	20 81       	ld	r18, Z
     38e:	84 e2       	ldi	r24, 0x24	; 36
     390:	90 e0       	ldi	r25, 0x00	; 0
     392:	22 60       	ori	r18, 0x02	; 2
     394:	fc 01       	movw	r30, r24
     396:	20 83       	st	Z, r18
    /* Enable beep cathode - permanently grounded 'D7'*/
    DDRD|= (1 << PIN5);
     398:	8a e2       	ldi	r24, 0x2A	; 42
     39a:	90 e0       	ldi	r25, 0x00	; 0
     39c:	fc 01       	movw	r30, r24
     39e:	20 81       	ld	r18, Z
     3a0:	8a e2       	ldi	r24, 0x2A	; 42
     3a2:	90 e0       	ldi	r25, 0x00	; 0
     3a4:	20 62       	ori	r18, 0x20	; 32
     3a6:	fc 01       	movw	r30, r24
     3a8:	20 83       	st	Z, r18
    /* Set cathode as permanently grounded 'D7'*/
    PORTD|= (1 << PIN5);
     3aa:	8b e2       	ldi	r24, 0x2B	; 43
     3ac:	90 e0       	ldi	r25, 0x00	; 0
     3ae:	fc 01       	movw	r30, r24
     3b0:	20 81       	ld	r18, Z
     3b2:	8b e2       	ldi	r24, 0x2B	; 43
     3b4:	90 e0       	ldi	r25, 0x00	; 0
     3b6:	20 62       	ori	r18, 0x20	; 32
     3b8:	fc 01       	movw	r30, r24
     3ba:	20 83       	st	Z, r18
    /* WGM12: CTC mode - clear timer of compare match.
    This means that timer is incremented to value OCR1A,
    when the value is reached, interrupt is called and
    timer is cleared
    CS11, CS10: Prescaler of the clock source 64x */
    TCCR1B |= (1 << WGM12)|(1 << CS11)|(1 << CS10);
     3bc:	81 e8       	ldi	r24, 0x81	; 129
     3be:	90 e0       	ldi	r25, 0x00	; 0
     3c0:	fc 01       	movw	r30, r24
     3c2:	20 81       	ld	r18, Z
     3c4:	81 e8       	ldi	r24, 0x81	; 129
     3c6:	90 e0       	ldi	r25, 0x00	; 0
     3c8:	2b 60       	ori	r18, 0x0B	; 11
     3ca:	fc 01       	movw	r30, r24
     3cc:	20 83       	st	Z, r18
    /* COM1A0: enable toggling PORTB.PIN1 when CTC
    reaches value OCR1A */
    TCCR1A = (1 << COM1A0);
     3ce:	80 e8       	ldi	r24, 0x80	; 128
     3d0:	90 e0       	ldi	r25, 0x00	; 0
     3d2:	20 e4       	ldi	r18, 0x40	; 64
     3d4:	fc 01       	movw	r30, r24
     3d6:	20 83       	st	Z, r18

}
     3d8:	00 00       	nop
     3da:	df 91       	pop	r29
     3dc:	cf 91       	pop	r28
     3de:	08 95       	ret

000003e0 <tim_beep_D6D4_sound>:
 * to toggle PORTB.PIN1
 *
 * @sa tim_blocked_dothis
 *
 */
extern void tim_beep_D6D4_sound(bool state) {
     3e0:	cf 93       	push	r28
     3e2:	df 93       	push	r29
     3e4:	0f 92       	push	r0
     3e6:	cd b7       	in	r28, 0x3d	; 61
     3e8:	de b7       	in	r29, 0x3e	; 62
     3ea:	89 83       	std	Y+1, r24	; 0x01
    if(state) {
     3ec:	89 81       	ldd	r24, Y+1	; 0x01
     3ee:	88 23       	and	r24, r24
     3f0:	99 f0       	breq	.+38     	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
        /* Enable toggling PORTB.PIN1 and
        enable timer device */
        TCCR1B |= (1 << WGM12);
     3f2:	81 e8       	ldi	r24, 0x81	; 129
     3f4:	90 e0       	ldi	r25, 0x00	; 0
     3f6:	fc 01       	movw	r30, r24
     3f8:	20 81       	ld	r18, Z
     3fa:	81 e8       	ldi	r24, 0x81	; 129
     3fc:	90 e0       	ldi	r25, 0x00	; 0
     3fe:	28 60       	ori	r18, 0x08	; 8
     400:	fc 01       	movw	r30, r24
     402:	20 83       	st	Z, r18
        TCCR1A |= (1 << COM1A0);
     404:	80 e8       	ldi	r24, 0x80	; 128
     406:	90 e0       	ldi	r25, 0x00	; 0
     408:	fc 01       	movw	r30, r24
     40a:	20 81       	ld	r18, Z
     40c:	80 e8       	ldi	r24, 0x80	; 128
     40e:	90 e0       	ldi	r25, 0x00	; 0
     410:	20 64       	ori	r18, 0x40	; 64
     412:	fc 01       	movw	r30, r24
     414:	20 83       	st	Z, r18
        /* Disable toggling PORTB.PIN1 and
        Disable timer device */
        TCCR1B &= ~(1 << WGM12);
        TCCR1A &= ~(1 << COM1A0);
    }
}
     416:	12 c0       	rjmp	.+36     	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
        TCCR1B &= ~(1 << WGM12);
     418:	81 e8       	ldi	r24, 0x81	; 129
     41a:	90 e0       	ldi	r25, 0x00	; 0
     41c:	fc 01       	movw	r30, r24
     41e:	20 81       	ld	r18, Z
     420:	81 e8       	ldi	r24, 0x81	; 129
     422:	90 e0       	ldi	r25, 0x00	; 0
     424:	27 7f       	andi	r18, 0xF7	; 247
     426:	fc 01       	movw	r30, r24
     428:	20 83       	st	Z, r18
        TCCR1A &= ~(1 << COM1A0);
     42a:	80 e8       	ldi	r24, 0x80	; 128
     42c:	90 e0       	ldi	r25, 0x00	; 0
     42e:	fc 01       	movw	r30, r24
     430:	20 81       	ld	r18, Z
     432:	80 e8       	ldi	r24, 0x80	; 128
     434:	90 e0       	ldi	r25, 0x00	; 0
     436:	2f 7b       	andi	r18, 0xBF	; 191
     438:	fc 01       	movw	r30, r24
     43a:	20 83       	st	Z, r18
}
     43c:	00 00       	nop
     43e:	0f 90       	pop	r0
     440:	df 91       	pop	r29
     442:	cf 91       	pop	r28
     444:	08 95       	ret

00000446 <tim_beep_D6D4_freq>:
 * In case of any changes of the TIM1 prescaler, also do
 * correction of the BEEP_CLOCK constant !!!
 *
 */

extern void tim_beep_D6D4_freq(uint16_t freq) {
     446:	0f 93       	push	r16
     448:	1f 93       	push	r17
     44a:	cf 93       	push	r28
     44c:	df 93       	push	r29
     44e:	cd b7       	in	r28, 0x3d	; 61
     450:	de b7       	in	r29, 0x3e	; 62
     452:	28 97       	sbiw	r28, 0x08	; 8
     454:	0f b6       	in	r0, 0x3f	; 63
     456:	f8 94       	cli
     458:	de bf       	out	0x3e, r29	; 62
     45a:	0f be       	out	0x3f, r0	; 63
     45c:	cd bf       	out	0x3d, r28	; 61
     45e:	9c 83       	std	Y+4, r25	; 0x04
     460:	8b 83       	std	Y+3, r24	; 0x03

    uint16_t aux_OCR1A = 0u;
     462:	1a 82       	std	Y+2, r1	; 0x02
     464:	19 82       	std	Y+1, r1	; 0x01
    /* Calculate OCR1A compare register value for
    TCNT1A counter (TCNT1A increments up to OCR1A) */
    aux_OCR1A = (uint16_t)((BEEP_CLOCK)/(uint32_t)freq);
     466:	8b 81       	ldd	r24, Y+3	; 0x03
     468:	9c 81       	ldd	r25, Y+4	; 0x04
     46a:	8c 01       	movw	r16, r24
     46c:	20 e0       	ldi	r18, 0x00	; 0
     46e:	30 e0       	ldi	r19, 0x00	; 0
     470:	80 e9       	ldi	r24, 0x90	; 144
     472:	90 ed       	ldi	r25, 0xD0	; 208
     474:	a3 e0       	ldi	r26, 0x03	; 3
     476:	b0 e0       	ldi	r27, 0x00	; 0
     478:	8d 83       	std	Y+5, r24	; 0x05
     47a:	9e 83       	std	Y+6, r25	; 0x06
     47c:	af 83       	std	Y+7, r26	; 0x07
     47e:	b8 87       	std	Y+8, r27	; 0x08
     480:	6d 81       	ldd	r22, Y+5	; 0x05
     482:	7e 81       	ldd	r23, Y+6	; 0x06
     484:	8f 81       	ldd	r24, Y+7	; 0x07
     486:	98 85       	ldd	r25, Y+8	; 0x08
     488:	a9 01       	movw	r20, r18
     48a:	98 01       	movw	r18, r16
     48c:	0e 94 4c 0b 	call	0x1698	; 0x1698 <__udivmodsi4>
     490:	da 01       	movw	r26, r20
     492:	c9 01       	movw	r24, r18
     494:	9a 83       	std	Y+2, r25	; 0x02
     496:	89 83       	std	Y+1, r24	; 0x01
    /* Reset counting register for fluent beep */
    TCNT1 = 0;
     498:	84 e8       	ldi	r24, 0x84	; 132
     49a:	90 e0       	ldi	r25, 0x00	; 0
     49c:	dc 01       	movw	r26, r24
     49e:	11 96       	adiw	r26, 0x01	; 1
     4a0:	1c 92       	st	X, r1
     4a2:	1e 92       	st	-X, r1
    /* Write register for frequency change */
    OCR1A = aux_OCR1A;
     4a4:	88 e8       	ldi	r24, 0x88	; 136
     4a6:	90 e0       	ldi	r25, 0x00	; 0
     4a8:	29 81       	ldd	r18, Y+1	; 0x01
     4aa:	3a 81       	ldd	r19, Y+2	; 0x02
     4ac:	fc 01       	movw	r30, r24
     4ae:	31 83       	std	Z+1, r19	; 0x01
     4b0:	20 83       	st	Z, r18

}
     4b2:	00 00       	nop
     4b4:	28 96       	adiw	r28, 0x08	; 8
     4b6:	0f b6       	in	r0, 0x3f	; 63
     4b8:	f8 94       	cli
     4ba:	de bf       	out	0x3e, r29	; 62
     4bc:	0f be       	out	0x3f, r0	; 63
     4be:	cd bf       	out	0x3d, r28	; 61
     4c0:	df 91       	pop	r29
     4c2:	cf 91       	pop	r28
     4c4:	1f 91       	pop	r17
     4c6:	0f 91       	pop	r16
     4c8:	08 95       	ret

000004ca <twi_init>:
#define TWI_ADDRESS_W(id)    (((id) << 1) & ~0x01)
/** Mask TWI slave addressing byte  with given id and read intend. */
#define TWI_ADDRESS_R(id)    (((id) << 1) | 0x01)

void twi_init(void)
{
     4ca:	cf 93       	push	r28
     4cc:	df 93       	push	r29
     4ce:	cd b7       	in	r28, 0x3d	; 61
     4d0:	de b7       	in	r29, 0x3e	; 62
    TWBR = TWBR_VALUE;
     4d2:	88 eb       	ldi	r24, 0xB8	; 184
     4d4:	90 e0       	ldi	r25, 0x00	; 0
     4d6:	2c e0       	ldi	r18, 0x0C	; 12
     4d8:	fc 01       	movw	r30, r24
     4da:	20 83       	st	Z, r18
    TWSR = (TWPS1_VALUE << TWPS1) | (TWPS0_VALUE << TWPS0);
     4dc:	89 eb       	ldi	r24, 0xB9	; 185
     4de:	90 e0       	ldi	r25, 0x00	; 0
     4e0:	fc 01       	movw	r30, r24
     4e2:	10 82       	st	Z, r1

    TWCR = (1 << TWEN);
     4e4:	8c eb       	ldi	r24, 0xBC	; 188
     4e6:	90 e0       	ldi	r25, 0x00	; 0
     4e8:	24 e0       	ldi	r18, 0x04	; 4
     4ea:	fc 01       	movw	r30, r24
     4ec:	20 83       	st	Z, r18
}
     4ee:	00 00       	nop
     4f0:	df 91       	pop	r29
     4f2:	cf 91       	pop	r28
     4f4:	08 95       	ret

000004f6 <twi_waitForComplete>:

/**
 * Blocks until the current condition is completed.
 */
static void twi_waitForComplete(void)
{
     4f6:	cf 93       	push	r28
     4f8:	df 93       	push	r29
     4fa:	cd b7       	in	r28, 0x3d	; 61
     4fc:	de b7       	in	r29, 0x3e	; 62
    while(~TWCR & (1 << TWINT))
     4fe:	00 00       	nop
     500:	8c eb       	ldi	r24, 0xBC	; 188
     502:	90 e0       	ldi	r25, 0x00	; 0
     504:	fc 01       	movw	r30, r24
     506:	80 81       	ld	r24, Z
     508:	88 23       	and	r24, r24
     50a:	d4 f7       	brge	.-12     	; 0x500 <twi_waitForComplete+0xa>
        ;
}
     50c:	00 00       	nop
     50e:	00 00       	nop
     510:	df 91       	pop	r29
     512:	cf 91       	pop	r28
     514:	08 95       	ret

00000516 <twi_start>:



bool twi_start(void)
{
     516:	cf 93       	push	r28
     518:	df 93       	push	r29
     51a:	cd b7       	in	r28, 0x3d	; 61
     51c:	de b7       	in	r29, 0x3e	; 62
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
     51e:	8c eb       	ldi	r24, 0xBC	; 188
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	24 ea       	ldi	r18, 0xA4	; 164
     524:	fc 01       	movw	r30, r24
     526:	20 83       	st	Z, r18

    twi_waitForComplete();
     528:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <twi_waitForComplete>

    return TW_STATUS != TW_START;
     52c:	89 eb       	ldi	r24, 0xB9	; 185
     52e:	90 e0       	ldi	r25, 0x00	; 0
     530:	fc 01       	movw	r30, r24
     532:	80 81       	ld	r24, Z
     534:	88 2f       	mov	r24, r24
     536:	90 e0       	ldi	r25, 0x00	; 0
     538:	88 7f       	andi	r24, 0xF8	; 248
     53a:	99 27       	eor	r25, r25
     53c:	21 e0       	ldi	r18, 0x01	; 1
     53e:	08 97       	sbiw	r24, 0x08	; 8
     540:	09 f4       	brne	.+2      	; 0x544 <twi_start+0x2e>
     542:	20 e0       	ldi	r18, 0x00	; 0
     544:	82 2f       	mov	r24, r18
}
     546:	df 91       	pop	r29
     548:	cf 91       	pop	r28
     54a:	08 95       	ret

0000054c <twi_repStart>:

bool twi_repStart(void)
{
     54c:	cf 93       	push	r28
     54e:	df 93       	push	r29
     550:	cd b7       	in	r28, 0x3d	; 61
     552:	de b7       	in	r29, 0x3e	; 62
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
     554:	8c eb       	ldi	r24, 0xBC	; 188
     556:	90 e0       	ldi	r25, 0x00	; 0
     558:	24 ea       	ldi	r18, 0xA4	; 164
     55a:	fc 01       	movw	r30, r24
     55c:	20 83       	st	Z, r18

    twi_waitForComplete();
     55e:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <twi_waitForComplete>

    return TW_STATUS != TW_REP_START;
     562:	89 eb       	ldi	r24, 0xB9	; 185
     564:	90 e0       	ldi	r25, 0x00	; 0
     566:	fc 01       	movw	r30, r24
     568:	80 81       	ld	r24, Z
     56a:	88 2f       	mov	r24, r24
     56c:	90 e0       	ldi	r25, 0x00	; 0
     56e:	88 7f       	andi	r24, 0xF8	; 248
     570:	99 27       	eor	r25, r25
     572:	21 e0       	ldi	r18, 0x01	; 1
     574:	40 97       	sbiw	r24, 0x10	; 16
     576:	09 f4       	brne	.+2      	; 0x57a <twi_repStart+0x2e>
     578:	20 e0       	ldi	r18, 0x00	; 0
     57a:	82 2f       	mov	r24, r18
}
     57c:	df 91       	pop	r29
     57e:	cf 91       	pop	r28
     580:	08 95       	ret

00000582 <twi_stop>:

void twi_stop(void)
{
     582:	cf 93       	push	r28
     584:	df 93       	push	r29
     586:	cd b7       	in	r28, 0x3d	; 61
     588:	de b7       	in	r29, 0x3e	; 62
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
     58a:	8c eb       	ldi	r24, 0xBC	; 188
     58c:	90 e0       	ldi	r25, 0x00	; 0
     58e:	24 e9       	ldi	r18, 0x94	; 148
     590:	fc 01       	movw	r30, r24
     592:	20 83       	st	Z, r18
}
     594:	00 00       	nop
     596:	df 91       	pop	r29
     598:	cf 91       	pop	r28
     59a:	08 95       	ret

0000059c <twi_addressWrite>:


bool twi_addressWrite(uint8_t address)
{
     59c:	cf 93       	push	r28
     59e:	df 93       	push	r29
     5a0:	0f 92       	push	r0
     5a2:	cd b7       	in	r28, 0x3d	; 61
     5a4:	de b7       	in	r29, 0x3e	; 62
     5a6:	89 83       	std	Y+1, r24	; 0x01
    TWDR = TWI_ADDRESS_W(address);
     5a8:	8b eb       	ldi	r24, 0xBB	; 187
     5aa:	90 e0       	ldi	r25, 0x00	; 0
     5ac:	29 81       	ldd	r18, Y+1	; 0x01
     5ae:	22 0f       	add	r18, r18
     5b0:	fc 01       	movw	r30, r24
     5b2:	20 83       	st	Z, r18
    TWCR = (1 << TWINT) | (1 << TWEN);
     5b4:	8c eb       	ldi	r24, 0xBC	; 188
     5b6:	90 e0       	ldi	r25, 0x00	; 0
     5b8:	24 e8       	ldi	r18, 0x84	; 132
     5ba:	fc 01       	movw	r30, r24
     5bc:	20 83       	st	Z, r18


    twi_waitForComplete();
     5be:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <twi_waitForComplete>

    return TW_STATUS != TW_MT_SLA_ACK;
     5c2:	89 eb       	ldi	r24, 0xB9	; 185
     5c4:	90 e0       	ldi	r25, 0x00	; 0
     5c6:	fc 01       	movw	r30, r24
     5c8:	80 81       	ld	r24, Z
     5ca:	88 2f       	mov	r24, r24
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	88 7f       	andi	r24, 0xF8	; 248
     5d0:	99 27       	eor	r25, r25
     5d2:	21 e0       	ldi	r18, 0x01	; 1
     5d4:	48 97       	sbiw	r24, 0x18	; 24
     5d6:	09 f4       	brne	.+2      	; 0x5da <twi_addressWrite+0x3e>
     5d8:	20 e0       	ldi	r18, 0x00	; 0
     5da:	82 2f       	mov	r24, r18
}
     5dc:	0f 90       	pop	r0
     5de:	df 91       	pop	r29
     5e0:	cf 91       	pop	r28
     5e2:	08 95       	ret

000005e4 <twi_addressRead>:

bool twi_addressRead(uint8_t address)
{
     5e4:	cf 93       	push	r28
     5e6:	df 93       	push	r29
     5e8:	0f 92       	push	r0
     5ea:	cd b7       	in	r28, 0x3d	; 61
     5ec:	de b7       	in	r29, 0x3e	; 62
     5ee:	89 83       	std	Y+1, r24	; 0x01
    TWDR = TWI_ADDRESS_R(address);
     5f0:	89 81       	ldd	r24, Y+1	; 0x01
     5f2:	88 2f       	mov	r24, r24
     5f4:	90 e0       	ldi	r25, 0x00	; 0
     5f6:	88 0f       	add	r24, r24
     5f8:	99 1f       	adc	r25, r25
     5fa:	28 2f       	mov	r18, r24
     5fc:	21 60       	ori	r18, 0x01	; 1
     5fe:	8b eb       	ldi	r24, 0xBB	; 187
     600:	90 e0       	ldi	r25, 0x00	; 0
     602:	fc 01       	movw	r30, r24
     604:	20 83       	st	Z, r18
    TWCR = (1 << TWINT) | (1 << TWEN);
     606:	8c eb       	ldi	r24, 0xBC	; 188
     608:	90 e0       	ldi	r25, 0x00	; 0
     60a:	24 e8       	ldi	r18, 0x84	; 132
     60c:	fc 01       	movw	r30, r24
     60e:	20 83       	st	Z, r18

    twi_waitForComplete();
     610:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <twi_waitForComplete>

    return TW_STATUS != TW_MR_SLA_ACK;
     614:	89 eb       	ldi	r24, 0xB9	; 185
     616:	90 e0       	ldi	r25, 0x00	; 0
     618:	fc 01       	movw	r30, r24
     61a:	80 81       	ld	r24, Z
     61c:	88 2f       	mov	r24, r24
     61e:	90 e0       	ldi	r25, 0x00	; 0
     620:	88 7f       	andi	r24, 0xF8	; 248
     622:	99 27       	eor	r25, r25
     624:	21 e0       	ldi	r18, 0x01	; 1
     626:	80 34       	cpi	r24, 0x40	; 64
     628:	91 05       	cpc	r25, r1
     62a:	09 f4       	brne	.+2      	; 0x62e <twi_addressRead+0x4a>
     62c:	20 e0       	ldi	r18, 0x00	; 0
     62e:	82 2f       	mov	r24, r18
}
     630:	0f 90       	pop	r0
     632:	df 91       	pop	r29
     634:	cf 91       	pop	r28
     636:	08 95       	ret

00000638 <twi_write>:


bool twi_write(uint8_t data)
{
     638:	cf 93       	push	r28
     63a:	df 93       	push	r29
     63c:	0f 92       	push	r0
     63e:	cd b7       	in	r28, 0x3d	; 61
     640:	de b7       	in	r29, 0x3e	; 62
     642:	89 83       	std	Y+1, r24	; 0x01
    TWDR = data;
     644:	8b eb       	ldi	r24, 0xBB	; 187
     646:	90 e0       	ldi	r25, 0x00	; 0
     648:	29 81       	ldd	r18, Y+1	; 0x01
     64a:	fc 01       	movw	r30, r24
     64c:	20 83       	st	Z, r18
    TWCR = (1 << TWINT) | (1 << TWEN);
     64e:	8c eb       	ldi	r24, 0xBC	; 188
     650:	90 e0       	ldi	r25, 0x00	; 0
     652:	24 e8       	ldi	r18, 0x84	; 132
     654:	fc 01       	movw	r30, r24
     656:	20 83       	st	Z, r18

    twi_waitForComplete();
     658:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <twi_waitForComplete>

    return TW_STATUS != TW_MT_DATA_ACK;
     65c:	89 eb       	ldi	r24, 0xB9	; 185
     65e:	90 e0       	ldi	r25, 0x00	; 0
     660:	fc 01       	movw	r30, r24
     662:	80 81       	ld	r24, Z
     664:	88 2f       	mov	r24, r24
     666:	90 e0       	ldi	r25, 0x00	; 0
     668:	88 7f       	andi	r24, 0xF8	; 248
     66a:	99 27       	eor	r25, r25
     66c:	21 e0       	ldi	r18, 0x01	; 1
     66e:	88 97       	sbiw	r24, 0x28	; 40
     670:	09 f4       	brne	.+2      	; 0x674 <twi_write+0x3c>
     672:	20 e0       	ldi	r18, 0x00	; 0
     674:	82 2f       	mov	r24, r18
}
     676:	0f 90       	pop	r0
     678:	df 91       	pop	r29
     67a:	cf 91       	pop	r28
     67c:	08 95       	ret

0000067e <twi_writeBurst>:

size_t twi_writeBurst(uint8_t *data, size_t len)
{
     67e:	cf 93       	push	r28
     680:	df 93       	push	r29
     682:	00 d0       	rcall	.+0      	; 0x684 <twi_writeBurst+0x6>
     684:	00 d0       	rcall	.+0      	; 0x686 <twi_writeBurst+0x8>
     686:	00 d0       	rcall	.+0      	; 0x688 <twi_writeBurst+0xa>
     688:	cd b7       	in	r28, 0x3d	; 61
     68a:	de b7       	in	r29, 0x3e	; 62
     68c:	9c 83       	std	Y+4, r25	; 0x04
     68e:	8b 83       	std	Y+3, r24	; 0x03
     690:	7e 83       	std	Y+6, r23	; 0x06
     692:	6d 83       	std	Y+5, r22	; 0x05
    size_t i = len;
     694:	8d 81       	ldd	r24, Y+5	; 0x05
     696:	9e 81       	ldd	r25, Y+6	; 0x06
     698:	9a 83       	std	Y+2, r25	; 0x02
     69a:	89 83       	std	Y+1, r24	; 0x01

    while(i)
     69c:	12 c0       	rjmp	.+36     	; 0x6c2 <twi_writeBurst+0x44>
    {
        if(twi_write(*data++))
     69e:	8b 81       	ldd	r24, Y+3	; 0x03
     6a0:	9c 81       	ldd	r25, Y+4	; 0x04
     6a2:	9c 01       	movw	r18, r24
     6a4:	2f 5f       	subi	r18, 0xFF	; 255
     6a6:	3f 4f       	sbci	r19, 0xFF	; 255
     6a8:	3c 83       	std	Y+4, r19	; 0x04
     6aa:	2b 83       	std	Y+3, r18	; 0x03
     6ac:	fc 01       	movw	r30, r24
     6ae:	80 81       	ld	r24, Z
     6b0:	0e 94 1c 03 	call	0x638	; 0x638 <twi_write>
     6b4:	88 23       	and	r24, r24
     6b6:	51 f4       	brne	.+20     	; 0x6cc <twi_writeBurst+0x4e>
            break;
        i--;
     6b8:	89 81       	ldd	r24, Y+1	; 0x01
     6ba:	9a 81       	ldd	r25, Y+2	; 0x02
     6bc:	01 97       	sbiw	r24, 0x01	; 1
     6be:	9a 83       	std	Y+2, r25	; 0x02
     6c0:	89 83       	std	Y+1, r24	; 0x01
    while(i)
     6c2:	89 81       	ldd	r24, Y+1	; 0x01
     6c4:	9a 81       	ldd	r25, Y+2	; 0x02
     6c6:	89 2b       	or	r24, r25
     6c8:	51 f7       	brne	.-44     	; 0x69e <twi_writeBurst+0x20>
     6ca:	01 c0       	rjmp	.+2      	; 0x6ce <twi_writeBurst+0x50>
            break;
     6cc:	00 00       	nop
    }

    return len - i;
     6ce:	2d 81       	ldd	r18, Y+5	; 0x05
     6d0:	3e 81       	ldd	r19, Y+6	; 0x06
     6d2:	89 81       	ldd	r24, Y+1	; 0x01
     6d4:	9a 81       	ldd	r25, Y+2	; 0x02
     6d6:	a9 01       	movw	r20, r18
     6d8:	48 1b       	sub	r20, r24
     6da:	59 0b       	sbc	r21, r25
     6dc:	ca 01       	movw	r24, r20
}
     6de:	26 96       	adiw	r28, 0x06	; 6
     6e0:	0f b6       	in	r0, 0x3f	; 63
     6e2:	f8 94       	cli
     6e4:	de bf       	out	0x3e, r29	; 62
     6e6:	0f be       	out	0x3f, r0	; 63
     6e8:	cd bf       	out	0x3d, r28	; 61
     6ea:	df 91       	pop	r29
     6ec:	cf 91       	pop	r28
     6ee:	08 95       	ret

000006f0 <twi_readAck>:


bool twi_readAck(uint8_t *data)
{
     6f0:	cf 93       	push	r28
     6f2:	df 93       	push	r29
     6f4:	00 d0       	rcall	.+0      	; 0x6f6 <twi_readAck+0x6>
     6f6:	cd b7       	in	r28, 0x3d	; 61
     6f8:	de b7       	in	r29, 0x3e	; 62
     6fa:	9a 83       	std	Y+2, r25	; 0x02
     6fc:	89 83       	std	Y+1, r24	; 0x01
    TWCR = (1 << TWINT) | (1 << TWEA) | (1 << TWEN);
     6fe:	8c eb       	ldi	r24, 0xBC	; 188
     700:	90 e0       	ldi	r25, 0x00	; 0
     702:	24 ec       	ldi	r18, 0xC4	; 196
     704:	fc 01       	movw	r30, r24
     706:	20 83       	st	Z, r18
    twi_waitForComplete();
     708:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <twi_waitForComplete>

    *data = TWDR;
     70c:	8b eb       	ldi	r24, 0xBB	; 187
     70e:	90 e0       	ldi	r25, 0x00	; 0
     710:	fc 01       	movw	r30, r24
     712:	20 81       	ld	r18, Z
     714:	89 81       	ldd	r24, Y+1	; 0x01
     716:	9a 81       	ldd	r25, Y+2	; 0x02
     718:	fc 01       	movw	r30, r24
     71a:	20 83       	st	Z, r18

    return TW_STATUS != TW_MR_DATA_ACK;
     71c:	89 eb       	ldi	r24, 0xB9	; 185
     71e:	90 e0       	ldi	r25, 0x00	; 0
     720:	fc 01       	movw	r30, r24
     722:	80 81       	ld	r24, Z
     724:	88 2f       	mov	r24, r24
     726:	90 e0       	ldi	r25, 0x00	; 0
     728:	88 7f       	andi	r24, 0xF8	; 248
     72a:	99 27       	eor	r25, r25
     72c:	21 e0       	ldi	r18, 0x01	; 1
     72e:	80 35       	cpi	r24, 0x50	; 80
     730:	91 05       	cpc	r25, r1
     732:	09 f4       	brne	.+2      	; 0x736 <twi_readAck+0x46>
     734:	20 e0       	ldi	r18, 0x00	; 0
     736:	82 2f       	mov	r24, r18
}
     738:	0f 90       	pop	r0
     73a:	0f 90       	pop	r0
     73c:	df 91       	pop	r29
     73e:	cf 91       	pop	r28
     740:	08 95       	ret

00000742 <twi_readAckBurst>:

size_t twi_readAckBurst(uint8_t *data, size_t len)
{
     742:	cf 93       	push	r28
     744:	df 93       	push	r29
     746:	00 d0       	rcall	.+0      	; 0x748 <twi_readAckBurst+0x6>
     748:	00 d0       	rcall	.+0      	; 0x74a <twi_readAckBurst+0x8>
     74a:	00 d0       	rcall	.+0      	; 0x74c <twi_readAckBurst+0xa>
     74c:	cd b7       	in	r28, 0x3d	; 61
     74e:	de b7       	in	r29, 0x3e	; 62
     750:	9c 83       	std	Y+4, r25	; 0x04
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	7e 83       	std	Y+6, r23	; 0x06
     756:	6d 83       	std	Y+5, r22	; 0x05
    size_t i = len;
     758:	8d 81       	ldd	r24, Y+5	; 0x05
     75a:	9e 81       	ldd	r25, Y+6	; 0x06
     75c:	9a 83       	std	Y+2, r25	; 0x02
     75e:	89 83       	std	Y+1, r24	; 0x01

    while(i)
     760:	10 c0       	rjmp	.+32     	; 0x782 <twi_readAckBurst+0x40>
    {
        if(twi_readAck(data++))
     762:	8b 81       	ldd	r24, Y+3	; 0x03
     764:	9c 81       	ldd	r25, Y+4	; 0x04
     766:	9c 01       	movw	r18, r24
     768:	2f 5f       	subi	r18, 0xFF	; 255
     76a:	3f 4f       	sbci	r19, 0xFF	; 255
     76c:	3c 83       	std	Y+4, r19	; 0x04
     76e:	2b 83       	std	Y+3, r18	; 0x03
     770:	0e 94 78 03 	call	0x6f0	; 0x6f0 <twi_readAck>
     774:	88 23       	and	r24, r24
     776:	51 f4       	brne	.+20     	; 0x78c <twi_readAckBurst+0x4a>
            break;
        i--;
     778:	89 81       	ldd	r24, Y+1	; 0x01
     77a:	9a 81       	ldd	r25, Y+2	; 0x02
     77c:	01 97       	sbiw	r24, 0x01	; 1
     77e:	9a 83       	std	Y+2, r25	; 0x02
     780:	89 83       	std	Y+1, r24	; 0x01
    while(i)
     782:	89 81       	ldd	r24, Y+1	; 0x01
     784:	9a 81       	ldd	r25, Y+2	; 0x02
     786:	89 2b       	or	r24, r25
     788:	61 f7       	brne	.-40     	; 0x762 <twi_readAckBurst+0x20>
     78a:	01 c0       	rjmp	.+2      	; 0x78e <twi_readAckBurst+0x4c>
            break;
     78c:	00 00       	nop
    }

    return len - i;
     78e:	2d 81       	ldd	r18, Y+5	; 0x05
     790:	3e 81       	ldd	r19, Y+6	; 0x06
     792:	89 81       	ldd	r24, Y+1	; 0x01
     794:	9a 81       	ldd	r25, Y+2	; 0x02
     796:	a9 01       	movw	r20, r18
     798:	48 1b       	sub	r20, r24
     79a:	59 0b       	sbc	r21, r25
     79c:	ca 01       	movw	r24, r20
}
     79e:	26 96       	adiw	r28, 0x06	; 6
     7a0:	0f b6       	in	r0, 0x3f	; 63
     7a2:	f8 94       	cli
     7a4:	de bf       	out	0x3e, r29	; 62
     7a6:	0f be       	out	0x3f, r0	; 63
     7a8:	cd bf       	out	0x3d, r28	; 61
     7aa:	df 91       	pop	r29
     7ac:	cf 91       	pop	r28
     7ae:	08 95       	ret

000007b0 <twi_readNoAck>:

bool twi_readNoAck(uint8_t *data)
{
     7b0:	cf 93       	push	r28
     7b2:	df 93       	push	r29
     7b4:	00 d0       	rcall	.+0      	; 0x7b6 <twi_readNoAck+0x6>
     7b6:	cd b7       	in	r28, 0x3d	; 61
     7b8:	de b7       	in	r29, 0x3e	; 62
     7ba:	9a 83       	std	Y+2, r25	; 0x02
     7bc:	89 83       	std	Y+1, r24	; 0x01
    TWCR = (1 << TWINT) | (1 << TWEN);
     7be:	8c eb       	ldi	r24, 0xBC	; 188
     7c0:	90 e0       	ldi	r25, 0x00	; 0
     7c2:	24 e8       	ldi	r18, 0x84	; 132
     7c4:	fc 01       	movw	r30, r24
     7c6:	20 83       	st	Z, r18
    twi_waitForComplete();
     7c8:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <twi_waitForComplete>

    *data = TWDR;
     7cc:	8b eb       	ldi	r24, 0xBB	; 187
     7ce:	90 e0       	ldi	r25, 0x00	; 0
     7d0:	fc 01       	movw	r30, r24
     7d2:	20 81       	ld	r18, Z
     7d4:	89 81       	ldd	r24, Y+1	; 0x01
     7d6:	9a 81       	ldd	r25, Y+2	; 0x02
     7d8:	fc 01       	movw	r30, r24
     7da:	20 83       	st	Z, r18

    return TW_STATUS != TW_MR_DATA_NACK;
     7dc:	89 eb       	ldi	r24, 0xB9	; 185
     7de:	90 e0       	ldi	r25, 0x00	; 0
     7e0:	fc 01       	movw	r30, r24
     7e2:	80 81       	ld	r24, Z
     7e4:	88 2f       	mov	r24, r24
     7e6:	90 e0       	ldi	r25, 0x00	; 0
     7e8:	88 7f       	andi	r24, 0xF8	; 248
     7ea:	99 27       	eor	r25, r25
     7ec:	21 e0       	ldi	r18, 0x01	; 1
     7ee:	88 35       	cpi	r24, 0x58	; 88
     7f0:	91 05       	cpc	r25, r1
     7f2:	09 f4       	brne	.+2      	; 0x7f6 <twi_readNoAck+0x46>
     7f4:	20 e0       	ldi	r18, 0x00	; 0
     7f6:	82 2f       	mov	r24, r18
}
     7f8:	0f 90       	pop	r0
     7fa:	0f 90       	pop	r0
     7fc:	df 91       	pop	r29
     7fe:	cf 91       	pop	r28
     800:	08 95       	ret

00000802 <twi_readNoAckBurst>:

size_t twi_readNoAckBurst(uint8_t *data, size_t len)
{
     802:	cf 93       	push	r28
     804:	df 93       	push	r29
     806:	00 d0       	rcall	.+0      	; 0x808 <twi_readNoAckBurst+0x6>
     808:	00 d0       	rcall	.+0      	; 0x80a <twi_readNoAckBurst+0x8>
     80a:	00 d0       	rcall	.+0      	; 0x80c <twi_readNoAckBurst+0xa>
     80c:	cd b7       	in	r28, 0x3d	; 61
     80e:	de b7       	in	r29, 0x3e	; 62
     810:	9c 83       	std	Y+4, r25	; 0x04
     812:	8b 83       	std	Y+3, r24	; 0x03
     814:	7e 83       	std	Y+6, r23	; 0x06
     816:	6d 83       	std	Y+5, r22	; 0x05
    size_t i = len;
     818:	8d 81       	ldd	r24, Y+5	; 0x05
     81a:	9e 81       	ldd	r25, Y+6	; 0x06
     81c:	9a 83       	std	Y+2, r25	; 0x02
     81e:	89 83       	std	Y+1, r24	; 0x01

    while(i)
     820:	10 c0       	rjmp	.+32     	; 0x842 <twi_readNoAckBurst+0x40>
    {
        if(twi_readNoAck(data++))
     822:	8b 81       	ldd	r24, Y+3	; 0x03
     824:	9c 81       	ldd	r25, Y+4	; 0x04
     826:	9c 01       	movw	r18, r24
     828:	2f 5f       	subi	r18, 0xFF	; 255
     82a:	3f 4f       	sbci	r19, 0xFF	; 255
     82c:	3c 83       	std	Y+4, r19	; 0x04
     82e:	2b 83       	std	Y+3, r18	; 0x03
     830:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <twi_readNoAck>
     834:	88 23       	and	r24, r24
     836:	51 f4       	brne	.+20     	; 0x84c <twi_readNoAckBurst+0x4a>
            break;
        i--;
     838:	89 81       	ldd	r24, Y+1	; 0x01
     83a:	9a 81       	ldd	r25, Y+2	; 0x02
     83c:	01 97       	sbiw	r24, 0x01	; 1
     83e:	9a 83       	std	Y+2, r25	; 0x02
     840:	89 83       	std	Y+1, r24	; 0x01
    while(i)
     842:	89 81       	ldd	r24, Y+1	; 0x01
     844:	9a 81       	ldd	r25, Y+2	; 0x02
     846:	89 2b       	or	r24, r25
     848:	61 f7       	brne	.-40     	; 0x822 <twi_readNoAckBurst+0x20>
     84a:	01 c0       	rjmp	.+2      	; 0x84e <twi_readNoAckBurst+0x4c>
            break;
     84c:	00 00       	nop
    }

    return len - i;
     84e:	2d 81       	ldd	r18, Y+5	; 0x05
     850:	3e 81       	ldd	r19, Y+6	; 0x06
     852:	89 81       	ldd	r24, Y+1	; 0x01
     854:	9a 81       	ldd	r25, Y+2	; 0x02
     856:	a9 01       	movw	r20, r18
     858:	48 1b       	sub	r20, r24
     85a:	59 0b       	sbc	r21, r25
     85c:	ca 01       	movw	r24, r20
}
     85e:	26 96       	adiw	r28, 0x06	; 6
     860:	0f b6       	in	r0, 0x3f	; 63
     862:	f8 94       	cli
     864:	de bf       	out	0x3e, r29	; 62
     866:	0f be       	out	0x3f, r0	; 63
     868:	cd bf       	out	0x3d, r28	; 61
     86a:	df 91       	pop	r29
     86c:	cf 91       	pop	r28
     86e:	08 95       	ret

00000870 <twi_writeToSlave>:


bool twi_writeToSlave(uint8_t address, uint8_t *data, size_t len)
{
     870:	cf 93       	push	r28
     872:	df 93       	push	r29
     874:	00 d0       	rcall	.+0      	; 0x876 <twi_writeToSlave+0x6>
     876:	00 d0       	rcall	.+0      	; 0x878 <twi_writeToSlave+0x8>
     878:	0f 92       	push	r0
     87a:	cd b7       	in	r28, 0x3d	; 61
     87c:	de b7       	in	r29, 0x3e	; 62
     87e:	89 83       	std	Y+1, r24	; 0x01
     880:	7b 83       	std	Y+3, r23	; 0x03
     882:	6a 83       	std	Y+2, r22	; 0x02
     884:	5d 83       	std	Y+5, r21	; 0x05
     886:	4c 83       	std	Y+4, r20	; 0x04
    if(twi_start())
     888:	0e 94 8b 02 	call	0x516	; 0x516 <twi_start>
     88c:	88 23       	and	r24, r24
     88e:	11 f0       	breq	.+4      	; 0x894 <twi_writeToSlave+0x24>
        return 1;
     890:	81 e0       	ldi	r24, 0x01	; 1
     892:	1d c0       	rjmp	.+58     	; 0x8ce <twi_writeToSlave+0x5e>
    if(twi_addressWrite(address))
     894:	89 81       	ldd	r24, Y+1	; 0x01
     896:	0e 94 ce 02 	call	0x59c	; 0x59c <twi_addressWrite>
     89a:	88 23       	and	r24, r24
     89c:	21 f0       	breq	.+8      	; 0x8a6 <twi_writeToSlave+0x36>
    {
        twi_stop();
     89e:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>
        return 1;
     8a2:	81 e0       	ldi	r24, 0x01	; 1
     8a4:	14 c0       	rjmp	.+40     	; 0x8ce <twi_writeToSlave+0x5e>
    }

    if(twi_writeBurst(data, len) != len)
     8a6:	2c 81       	ldd	r18, Y+4	; 0x04
     8a8:	3d 81       	ldd	r19, Y+5	; 0x05
     8aa:	8a 81       	ldd	r24, Y+2	; 0x02
     8ac:	9b 81       	ldd	r25, Y+3	; 0x03
     8ae:	b9 01       	movw	r22, r18
     8b0:	0e 94 3f 03 	call	0x67e	; 0x67e <twi_writeBurst>
     8b4:	9c 01       	movw	r18, r24
     8b6:	8c 81       	ldd	r24, Y+4	; 0x04
     8b8:	9d 81       	ldd	r25, Y+5	; 0x05
     8ba:	82 17       	cp	r24, r18
     8bc:	93 07       	cpc	r25, r19
     8be:	21 f0       	breq	.+8      	; 0x8c8 <twi_writeToSlave+0x58>
    {
        twi_stop();
     8c0:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>
        return 1;
     8c4:	81 e0       	ldi	r24, 0x01	; 1
     8c6:	03 c0       	rjmp	.+6      	; 0x8ce <twi_writeToSlave+0x5e>
    }

    twi_stop();
     8c8:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>

    return 0;
     8cc:	80 e0       	ldi	r24, 0x00	; 0
}
     8ce:	0f 90       	pop	r0
     8d0:	0f 90       	pop	r0
     8d2:	0f 90       	pop	r0
     8d4:	0f 90       	pop	r0
     8d6:	0f 90       	pop	r0
     8d8:	df 91       	pop	r29
     8da:	cf 91       	pop	r28
     8dc:	08 95       	ret

000008de <twi_readFromSlave>:

bool twi_readFromSlave(uint8_t address, uint8_t *data, size_t len)
{
     8de:	cf 93       	push	r28
     8e0:	df 93       	push	r29
     8e2:	00 d0       	rcall	.+0      	; 0x8e4 <twi_readFromSlave+0x6>
     8e4:	00 d0       	rcall	.+0      	; 0x8e6 <twi_readFromSlave+0x8>
     8e6:	0f 92       	push	r0
     8e8:	cd b7       	in	r28, 0x3d	; 61
     8ea:	de b7       	in	r29, 0x3e	; 62
     8ec:	89 83       	std	Y+1, r24	; 0x01
     8ee:	7b 83       	std	Y+3, r23	; 0x03
     8f0:	6a 83       	std	Y+2, r22	; 0x02
     8f2:	5d 83       	std	Y+5, r21	; 0x05
     8f4:	4c 83       	std	Y+4, r20	; 0x04
    if(twi_start())
     8f6:	0e 94 8b 02 	call	0x516	; 0x516 <twi_start>
     8fa:	88 23       	and	r24, r24
     8fc:	11 f0       	breq	.+4      	; 0x902 <__stack+0x3>
        return 1;
     8fe:	81 e0       	ldi	r24, 0x01	; 1
     900:	38 c0       	rjmp	.+112    	; 0x972 <__stack+0x73>
    if(twi_addressRead(address))
     902:	89 81       	ldd	r24, Y+1	; 0x01
     904:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <twi_addressRead>
     908:	88 23       	and	r24, r24
     90a:	21 f0       	breq	.+8      	; 0x914 <__stack+0x15>
    {
        twi_stop();
     90c:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>
        return 1;
     910:	81 e0       	ldi	r24, 0x01	; 1
     912:	2f c0       	rjmp	.+94     	; 0x972 <__stack+0x73>
    }

    if(len>1 && twi_readAckBurst(data, len-1)!=len-1)
     914:	8c 81       	ldd	r24, Y+4	; 0x04
     916:	9d 81       	ldd	r25, Y+5	; 0x05
     918:	02 97       	sbiw	r24, 0x02	; 2
     91a:	a8 f0       	brcs	.+42     	; 0x946 <__stack+0x47>
     91c:	8c 81       	ldd	r24, Y+4	; 0x04
     91e:	9d 81       	ldd	r25, Y+5	; 0x05
     920:	9c 01       	movw	r18, r24
     922:	21 50       	subi	r18, 0x01	; 1
     924:	31 09       	sbc	r19, r1
     926:	8a 81       	ldd	r24, Y+2	; 0x02
     928:	9b 81       	ldd	r25, Y+3	; 0x03
     92a:	b9 01       	movw	r22, r18
     92c:	0e 94 a1 03 	call	0x742	; 0x742 <twi_readAckBurst>
     930:	9c 01       	movw	r18, r24
     932:	8c 81       	ldd	r24, Y+4	; 0x04
     934:	9d 81       	ldd	r25, Y+5	; 0x05
     936:	01 97       	sbiw	r24, 0x01	; 1
     938:	28 17       	cp	r18, r24
     93a:	39 07       	cpc	r19, r25
     93c:	21 f0       	breq	.+8      	; 0x946 <__stack+0x47>
    {
        twi_stop();
     93e:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>
        return 1;
     942:	81 e0       	ldi	r24, 0x01	; 1
     944:	16 c0       	rjmp	.+44     	; 0x972 <__stack+0x73>
    }
    if(len>0 && twi_readNoAck(&data[len-1]))
     946:	8c 81       	ldd	r24, Y+4	; 0x04
     948:	9d 81       	ldd	r25, Y+5	; 0x05
     94a:	89 2b       	or	r24, r25
     94c:	79 f0       	breq	.+30     	; 0x96c <__stack+0x6d>
     94e:	8c 81       	ldd	r24, Y+4	; 0x04
     950:	9d 81       	ldd	r25, Y+5	; 0x05
     952:	01 97       	sbiw	r24, 0x01	; 1
     954:	2a 81       	ldd	r18, Y+2	; 0x02
     956:	3b 81       	ldd	r19, Y+3	; 0x03
     958:	82 0f       	add	r24, r18
     95a:	93 1f       	adc	r25, r19
     95c:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <twi_readNoAck>
     960:	88 23       	and	r24, r24
     962:	21 f0       	breq	.+8      	; 0x96c <__stack+0x6d>
    {
        twi_stop();
     964:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>
        return 1;
     968:	81 e0       	ldi	r24, 0x01	; 1
     96a:	03 c0       	rjmp	.+6      	; 0x972 <__stack+0x73>
    }

    twi_stop();
     96c:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>

    return 0;
     970:	80 e0       	ldi	r24, 0x00	; 0
}
     972:	0f 90       	pop	r0
     974:	0f 90       	pop	r0
     976:	0f 90       	pop	r0
     978:	0f 90       	pop	r0
     97a:	0f 90       	pop	r0
     97c:	df 91       	pop	r29
     97e:	cf 91       	pop	r28
     980:	08 95       	ret

00000982 <twi_writeToSlaveRegister>:

bool twi_writeToSlaveRegister(uint8_t address, uint8_t reg,
    uint8_t *data, size_t len)
{
     982:	cf 93       	push	r28
     984:	df 93       	push	r29
     986:	00 d0       	rcall	.+0      	; 0x988 <twi_writeToSlaveRegister+0x6>
     988:	00 d0       	rcall	.+0      	; 0x98a <twi_writeToSlaveRegister+0x8>
     98a:	00 d0       	rcall	.+0      	; 0x98c <twi_writeToSlaveRegister+0xa>
     98c:	cd b7       	in	r28, 0x3d	; 61
     98e:	de b7       	in	r29, 0x3e	; 62
     990:	89 83       	std	Y+1, r24	; 0x01
     992:	6a 83       	std	Y+2, r22	; 0x02
     994:	5c 83       	std	Y+4, r21	; 0x04
     996:	4b 83       	std	Y+3, r20	; 0x03
     998:	3e 83       	std	Y+6, r19	; 0x06
     99a:	2d 83       	std	Y+5, r18	; 0x05
    if(twi_start())
     99c:	0e 94 8b 02 	call	0x516	; 0x516 <twi_start>
     9a0:	88 23       	and	r24, r24
     9a2:	11 f0       	breq	.+4      	; 0x9a8 <twi_writeToSlaveRegister+0x26>
        return 1;
     9a4:	81 e0       	ldi	r24, 0x01	; 1
     9a6:	26 c0       	rjmp	.+76     	; 0x9f4 <twi_writeToSlaveRegister+0x72>
    if(twi_addressWrite(address))
     9a8:	89 81       	ldd	r24, Y+1	; 0x01
     9aa:	0e 94 ce 02 	call	0x59c	; 0x59c <twi_addressWrite>
     9ae:	88 23       	and	r24, r24
     9b0:	21 f0       	breq	.+8      	; 0x9ba <twi_writeToSlaveRegister+0x38>
    {
        twi_stop();
     9b2:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>
        return 1;
     9b6:	81 e0       	ldi	r24, 0x01	; 1
     9b8:	1d c0       	rjmp	.+58     	; 0x9f4 <twi_writeToSlaveRegister+0x72>
    }

    if(twi_write(reg))
     9ba:	8a 81       	ldd	r24, Y+2	; 0x02
     9bc:	0e 94 1c 03 	call	0x638	; 0x638 <twi_write>
     9c0:	88 23       	and	r24, r24
     9c2:	21 f0       	breq	.+8      	; 0x9cc <twi_writeToSlaveRegister+0x4a>
    {
        twi_stop();
     9c4:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>
        return 1;
     9c8:	81 e0       	ldi	r24, 0x01	; 1
     9ca:	14 c0       	rjmp	.+40     	; 0x9f4 <twi_writeToSlaveRegister+0x72>
    }
    if(twi_writeBurst(data, len) != len)
     9cc:	2d 81       	ldd	r18, Y+5	; 0x05
     9ce:	3e 81       	ldd	r19, Y+6	; 0x06
     9d0:	8b 81       	ldd	r24, Y+3	; 0x03
     9d2:	9c 81       	ldd	r25, Y+4	; 0x04
     9d4:	b9 01       	movw	r22, r18
     9d6:	0e 94 3f 03 	call	0x67e	; 0x67e <twi_writeBurst>
     9da:	9c 01       	movw	r18, r24
     9dc:	8d 81       	ldd	r24, Y+5	; 0x05
     9de:	9e 81       	ldd	r25, Y+6	; 0x06
     9e0:	82 17       	cp	r24, r18
     9e2:	93 07       	cpc	r25, r19
     9e4:	21 f0       	breq	.+8      	; 0x9ee <twi_writeToSlaveRegister+0x6c>
    {
        twi_stop();
     9e6:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>
        return 1;
     9ea:	81 e0       	ldi	r24, 0x01	; 1
     9ec:	03 c0       	rjmp	.+6      	; 0x9f4 <twi_writeToSlaveRegister+0x72>
    }

    twi_stop();
     9ee:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>

    return 0;
     9f2:	80 e0       	ldi	r24, 0x00	; 0
}
     9f4:	26 96       	adiw	r28, 0x06	; 6
     9f6:	0f b6       	in	r0, 0x3f	; 63
     9f8:	f8 94       	cli
     9fa:	de bf       	out	0x3e, r29	; 62
     9fc:	0f be       	out	0x3f, r0	; 63
     9fe:	cd bf       	out	0x3d, r28	; 61
     a00:	df 91       	pop	r29
     a02:	cf 91       	pop	r28
     a04:	08 95       	ret

00000a06 <twi_readFromSlaveRegister>:

bool twi_readFromSlaveRegister(uint8_t address, uint8_t reg,
    uint8_t *data, size_t len)
{
     a06:	cf 93       	push	r28
     a08:	df 93       	push	r29
     a0a:	00 d0       	rcall	.+0      	; 0xa0c <twi_readFromSlaveRegister+0x6>
     a0c:	00 d0       	rcall	.+0      	; 0xa0e <twi_readFromSlaveRegister+0x8>
     a0e:	00 d0       	rcall	.+0      	; 0xa10 <twi_readFromSlaveRegister+0xa>
     a10:	cd b7       	in	r28, 0x3d	; 61
     a12:	de b7       	in	r29, 0x3e	; 62
     a14:	89 83       	std	Y+1, r24	; 0x01
     a16:	6a 83       	std	Y+2, r22	; 0x02
     a18:	5c 83       	std	Y+4, r21	; 0x04
     a1a:	4b 83       	std	Y+3, r20	; 0x03
     a1c:	3e 83       	std	Y+6, r19	; 0x06
     a1e:	2d 83       	std	Y+5, r18	; 0x05
    if(twi_start())
     a20:	0e 94 8b 02 	call	0x516	; 0x516 <twi_start>
     a24:	88 23       	and	r24, r24
     a26:	11 f0       	breq	.+4      	; 0xa2c <twi_readFromSlaveRegister+0x26>
        return 1;
     a28:	81 e0       	ldi	r24, 0x01	; 1
     a2a:	50 c0       	rjmp	.+160    	; 0xacc <twi_readFromSlaveRegister+0xc6>
    if(twi_addressWrite(address))
     a2c:	89 81       	ldd	r24, Y+1	; 0x01
     a2e:	0e 94 ce 02 	call	0x59c	; 0x59c <twi_addressWrite>
     a32:	88 23       	and	r24, r24
     a34:	21 f0       	breq	.+8      	; 0xa3e <twi_readFromSlaveRegister+0x38>
    {
        twi_stop();
     a36:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>
        return 1;
     a3a:	81 e0       	ldi	r24, 0x01	; 1
     a3c:	47 c0       	rjmp	.+142    	; 0xacc <twi_readFromSlaveRegister+0xc6>
    }
    if(twi_write(reg))
     a3e:	8a 81       	ldd	r24, Y+2	; 0x02
     a40:	0e 94 1c 03 	call	0x638	; 0x638 <twi_write>
     a44:	88 23       	and	r24, r24
     a46:	21 f0       	breq	.+8      	; 0xa50 <twi_readFromSlaveRegister+0x4a>
    {
        twi_stop();
     a48:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>
        return 1;
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	3e c0       	rjmp	.+124    	; 0xacc <twi_readFromSlaveRegister+0xc6>
    }


    if(twi_repStart())
     a50:	0e 94 a6 02 	call	0x54c	; 0x54c <twi_repStart>
     a54:	88 23       	and	r24, r24
     a56:	11 f0       	breq	.+4      	; 0xa5c <twi_readFromSlaveRegister+0x56>
        return 1;
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	38 c0       	rjmp	.+112    	; 0xacc <twi_readFromSlaveRegister+0xc6>
    if(twi_addressRead(address))
     a5c:	89 81       	ldd	r24, Y+1	; 0x01
     a5e:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <twi_addressRead>
     a62:	88 23       	and	r24, r24
     a64:	21 f0       	breq	.+8      	; 0xa6e <twi_readFromSlaveRegister+0x68>
    {
        twi_stop();
     a66:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>
        return 1;
     a6a:	81 e0       	ldi	r24, 0x01	; 1
     a6c:	2f c0       	rjmp	.+94     	; 0xacc <twi_readFromSlaveRegister+0xc6>
    }

    if(len>1 && twi_readAckBurst(data, len-1)!=len-1)
     a6e:	8d 81       	ldd	r24, Y+5	; 0x05
     a70:	9e 81       	ldd	r25, Y+6	; 0x06
     a72:	02 97       	sbiw	r24, 0x02	; 2
     a74:	a8 f0       	brcs	.+42     	; 0xaa0 <twi_readFromSlaveRegister+0x9a>
     a76:	8d 81       	ldd	r24, Y+5	; 0x05
     a78:	9e 81       	ldd	r25, Y+6	; 0x06
     a7a:	9c 01       	movw	r18, r24
     a7c:	21 50       	subi	r18, 0x01	; 1
     a7e:	31 09       	sbc	r19, r1
     a80:	8b 81       	ldd	r24, Y+3	; 0x03
     a82:	9c 81       	ldd	r25, Y+4	; 0x04
     a84:	b9 01       	movw	r22, r18
     a86:	0e 94 a1 03 	call	0x742	; 0x742 <twi_readAckBurst>
     a8a:	9c 01       	movw	r18, r24
     a8c:	8d 81       	ldd	r24, Y+5	; 0x05
     a8e:	9e 81       	ldd	r25, Y+6	; 0x06
     a90:	01 97       	sbiw	r24, 0x01	; 1
     a92:	28 17       	cp	r18, r24
     a94:	39 07       	cpc	r19, r25
     a96:	21 f0       	breq	.+8      	; 0xaa0 <twi_readFromSlaveRegister+0x9a>
    {
        twi_stop();
     a98:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>
        return 1;
     a9c:	81 e0       	ldi	r24, 0x01	; 1
     a9e:	16 c0       	rjmp	.+44     	; 0xacc <twi_readFromSlaveRegister+0xc6>
    }
    if(len>0 && twi_readNoAck(&data[len-1]))
     aa0:	8d 81       	ldd	r24, Y+5	; 0x05
     aa2:	9e 81       	ldd	r25, Y+6	; 0x06
     aa4:	89 2b       	or	r24, r25
     aa6:	79 f0       	breq	.+30     	; 0xac6 <twi_readFromSlaveRegister+0xc0>
     aa8:	8d 81       	ldd	r24, Y+5	; 0x05
     aaa:	9e 81       	ldd	r25, Y+6	; 0x06
     aac:	01 97       	sbiw	r24, 0x01	; 1
     aae:	2b 81       	ldd	r18, Y+3	; 0x03
     ab0:	3c 81       	ldd	r19, Y+4	; 0x04
     ab2:	82 0f       	add	r24, r18
     ab4:	93 1f       	adc	r25, r19
     ab6:	0e 94 d8 03 	call	0x7b0	; 0x7b0 <twi_readNoAck>
     aba:	88 23       	and	r24, r24
     abc:	21 f0       	breq	.+8      	; 0xac6 <twi_readFromSlaveRegister+0xc0>
    {
        twi_stop();
     abe:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>
        return 1;
     ac2:	81 e0       	ldi	r24, 0x01	; 1
     ac4:	03 c0       	rjmp	.+6      	; 0xacc <twi_readFromSlaveRegister+0xc6>
    }

    twi_stop();
     ac6:	0e 94 c1 02 	call	0x582	; 0x582 <twi_stop>

    return 0;
     aca:	80 e0       	ldi	r24, 0x00	; 0
}
     acc:	26 96       	adiw	r28, 0x06	; 6
     ace:	0f b6       	in	r0, 0x3f	; 63
     ad0:	f8 94       	cli
     ad2:	de bf       	out	0x3e, r29	; 62
     ad4:	0f be       	out	0x3f, r0	; 63
     ad6:	cd bf       	out	0x3d, r28	; 61
     ad8:	df 91       	pop	r29
     ada:	cf 91       	pop	r28
     adc:	08 95       	ret

00000ade <uart_putchar>:
/***********************************************************************/

/* STDIO redirection of printf to appropriate UART.
 * Note that TX line is always enabled and disabled
   after each transmission (function call)*/
static int uart_putchar(char c, FILE *stream) {
     ade:	cf 93       	push	r28
     ae0:	df 93       	push	r29
     ae2:	00 d0       	rcall	.+0      	; 0xae4 <uart_putchar+0x6>
     ae4:	0f 92       	push	r0
     ae6:	cd b7       	in	r28, 0x3d	; 61
     ae8:	de b7       	in	r29, 0x3e	; 62
     aea:	89 83       	std	Y+1, r24	; 0x01
     aec:	7b 83       	std	Y+3, r23	; 0x03
     aee:	6a 83       	std	Y+2, r22	; 0x02

    /* Enable TX line */
    UCSR0B|= (1 << TXEN0);
     af0:	81 ec       	ldi	r24, 0xC1	; 193
     af2:	90 e0       	ldi	r25, 0x00	; 0
     af4:	fc 01       	movw	r30, r24
     af6:	20 81       	ld	r18, Z
     af8:	81 ec       	ldi	r24, 0xC1	; 193
     afa:	90 e0       	ldi	r25, 0x00	; 0
     afc:	28 60       	ori	r18, 0x08	; 8
     afe:	fc 01       	movw	r30, r24
     b00:	20 83       	st	Z, r18

    /* Start UART transmission - fill buffer*/
    UDR0 = c;
     b02:	86 ec       	ldi	r24, 0xC6	; 198
     b04:	90 e0       	ldi	r25, 0x00	; 0
     b06:	29 81       	ldd	r18, Y+1	; 0x01
     b08:	fc 01       	movw	r30, r24
     b0a:	20 83       	st	Z, r18

    while (UART_BUFF_BUSY){
     b0c:	00 00       	nop
     b0e:	80 ec       	ldi	r24, 0xC0	; 192
     b10:	90 e0       	ldi	r25, 0x00	; 0
     b12:	fc 01       	movw	r30, r24
     b14:	80 81       	ld	r24, Z
     b16:	88 2f       	mov	r24, r24
     b18:	90 e0       	ldi	r25, 0x00	; 0
     b1a:	80 72       	andi	r24, 0x20	; 32
     b1c:	99 27       	eor	r25, r25
     b1e:	89 2b       	or	r24, r25
     b20:	b1 f3       	breq	.-20     	; 0xb0e <uart_putchar+0x30>
        /* Do nothing - stuck here*/
    }

    /* Disable TX line */
    UCSR0B&=~(1 << TXEN0);
     b22:	81 ec       	ldi	r24, 0xC1	; 193
     b24:	90 e0       	ldi	r25, 0x00	; 0
     b26:	fc 01       	movw	r30, r24
     b28:	20 81       	ld	r18, Z
     b2a:	81 ec       	ldi	r24, 0xC1	; 193
     b2c:	90 e0       	ldi	r25, 0x00	; 0
     b2e:	27 7f       	andi	r18, 0xF7	; 247
     b30:	fc 01       	movw	r30, r24
     b32:	20 83       	st	Z, r18

    return 0;
     b34:	80 e0       	ldi	r24, 0x00	; 0
     b36:	90 e0       	ldi	r25, 0x00	; 0
}
     b38:	0f 90       	pop	r0
     b3a:	0f 90       	pop	r0
     b3c:	0f 90       	pop	r0
     b3e:	df 91       	pop	r29
     b40:	cf 91       	pop	r28
     b42:	08 95       	ret

00000b44 <uart_enter_critical>:
/* @brief Disable UART interrupt (so its ISR)
 *
 *
 */
static void uart_enter_critical(void) {
     b44:	cf 93       	push	r28
     b46:	df 93       	push	r29
     b48:	cd b7       	in	r28, 0x3d	; 61
     b4a:	de b7       	in	r29, 0x3e	; 62
    UCSR0B &=~(1 << RXCIE0);
     b4c:	81 ec       	ldi	r24, 0xC1	; 193
     b4e:	90 e0       	ldi	r25, 0x00	; 0
     b50:	fc 01       	movw	r30, r24
     b52:	20 81       	ld	r18, Z
     b54:	81 ec       	ldi	r24, 0xC1	; 193
     b56:	90 e0       	ldi	r25, 0x00	; 0
     b58:	2f 77       	andi	r18, 0x7F	; 127
     b5a:	fc 01       	movw	r30, r24
     b5c:	20 83       	st	Z, r18
}
     b5e:	00 00       	nop
     b60:	df 91       	pop	r29
     b62:	cf 91       	pop	r28
     b64:	08 95       	ret

00000b66 <uart_exit_critical>:
/* @brief Enable UART interrupt (so its ISR)
 *
 *
 */
static void uart_exit_critical(void) {
     b66:	cf 93       	push	r28
     b68:	df 93       	push	r29
     b6a:	cd b7       	in	r28, 0x3d	; 61
     b6c:	de b7       	in	r29, 0x3e	; 62
    UCSR0B |=(1 << RXCIE0);
     b6e:	81 ec       	ldi	r24, 0xC1	; 193
     b70:	90 e0       	ldi	r25, 0x00	; 0
     b72:	fc 01       	movw	r30, r24
     b74:	20 81       	ld	r18, Z
     b76:	81 ec       	ldi	r24, 0xC1	; 193
     b78:	90 e0       	ldi	r25, 0x00	; 0
     b7a:	20 68       	ori	r18, 0x80	; 128
     b7c:	fc 01       	movw	r30, r24
     b7e:	20 83       	st	Z, r18
}
     b80:	00 00       	nop
     b82:	df 91       	pop	r29
     b84:	cf 91       	pop	r28
     b86:	08 95       	ret

00000b88 <__vector_18>:
 *
 * @sa uart_received_LF
 * @sa uart_copy_buffer
 *
 */
ISR(USART_RX_vect){
     b88:	1f 92       	push	r1
     b8a:	0f 92       	push	r0
     b8c:	0f b6       	in	r0, 0x3f	; 63
     b8e:	0f 92       	push	r0
     b90:	11 24       	eor	r1, r1
     b92:	2f 93       	push	r18
     b94:	3f 93       	push	r19
     b96:	4f 93       	push	r20
     b98:	5f 93       	push	r21
     b9a:	6f 93       	push	r22
     b9c:	7f 93       	push	r23
     b9e:	8f 93       	push	r24
     ba0:	9f 93       	push	r25
     ba2:	af 93       	push	r26
     ba4:	bf 93       	push	r27
     ba6:	ef 93       	push	r30
     ba8:	ff 93       	push	r31
     baa:	cf 93       	push	r28
     bac:	df 93       	push	r29
     bae:	cd b7       	in	r28, 0x3d	; 61
     bb0:	de b7       	in	r29, 0x3e	; 62

    inner_buffer[inner_buff_i] = UDR0;
     bb2:	26 ec       	ldi	r18, 0xC6	; 198
     bb4:	30 e0       	ldi	r19, 0x00	; 0
     bb6:	80 91 c4 01 	lds	r24, 0x01C4	; 0x8001c4 <inner_buff_i>
     bba:	88 2f       	mov	r24, r24
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	f9 01       	movw	r30, r18
     bc0:	20 81       	ld	r18, Z
     bc2:	8c 57       	subi	r24, 0x7C	; 124
     bc4:	9e 4f       	sbci	r25, 0xFE	; 254
     bc6:	fc 01       	movw	r30, r24
     bc8:	20 83       	st	Z, r18

    if(inner_buffer[inner_buff_i] == '\n') {
     bca:	80 91 c4 01 	lds	r24, 0x01C4	; 0x8001c4 <inner_buff_i>
     bce:	88 2f       	mov	r24, r24
     bd0:	90 e0       	ldi	r25, 0x00	; 0
     bd2:	8c 57       	subi	r24, 0x7C	; 124
     bd4:	9e 4f       	sbci	r25, 0xFE	; 254
     bd6:	fc 01       	movw	r30, r24
     bd8:	80 81       	ld	r24, Z
     bda:	8a 30       	cpi	r24, 0x0A	; 10
     bdc:	41 f4       	brne	.+16     	; 0xbee <__vector_18+0x66>
            uart_enter_critical();
     bde:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_enter_critical>
            uart_lf_flag = 1;
     be2:	81 e0       	ldi	r24, 0x01	; 1
     be4:	90 e0       	ldi	r25, 0x00	; 0
     be6:	90 93 83 01 	sts	0x0183, r25	; 0x800183 <uart_lf_flag+0x1>
     bea:	80 93 82 01 	sts	0x0182, r24	; 0x800182 <uart_lf_flag>
    }

    if(inner_buff_i < UART_RX_BUFF_SIZE - 1) {
     bee:	80 91 c4 01 	lds	r24, 0x01C4	; 0x8001c4 <inner_buff_i>
     bf2:	8f 33       	cpi	r24, 0x3F	; 63
     bf4:	30 f4       	brcc	.+12     	; 0xc02 <__vector_18+0x7a>
        inner_buff_i++;
     bf6:	80 91 c4 01 	lds	r24, 0x01C4	; 0x8001c4 <inner_buff_i>
     bfa:	8f 5f       	subi	r24, 0xFF	; 255
     bfc:	80 93 c4 01 	sts	0x01C4, r24	; 0x8001c4 <inner_buff_i>
        }
    else {
        uart_enter_critical();
        uart_lf_flag = 1;
    }
}
     c00:	08 c0       	rjmp	.+16     	; 0xc12 <__vector_18+0x8a>
        uart_enter_critical();
     c02:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_enter_critical>
        uart_lf_flag = 1;
     c06:	81 e0       	ldi	r24, 0x01	; 1
     c08:	90 e0       	ldi	r25, 0x00	; 0
     c0a:	90 93 83 01 	sts	0x0183, r25	; 0x800183 <uart_lf_flag+0x1>
     c0e:	80 93 82 01 	sts	0x0182, r24	; 0x800182 <uart_lf_flag>
}
     c12:	00 00       	nop
     c14:	df 91       	pop	r29
     c16:	cf 91       	pop	r28
     c18:	ff 91       	pop	r31
     c1a:	ef 91       	pop	r30
     c1c:	bf 91       	pop	r27
     c1e:	af 91       	pop	r26
     c20:	9f 91       	pop	r25
     c22:	8f 91       	pop	r24
     c24:	7f 91       	pop	r23
     c26:	6f 91       	pop	r22
     c28:	5f 91       	pop	r21
     c2a:	4f 91       	pop	r20
     c2c:	3f 91       	pop	r19
     c2e:	2f 91       	pop	r18
     c30:	0f 90       	pop	r0
     c32:	0f be       	out	0x3f, r0	; 63
     c34:	0f 90       	pop	r0
     c36:	1f 90       	pop	r1
     c38:	18 95       	reti

00000c3a <UARTinitiliaze>:
 * It is intended to access the transmit stage by stdio
 * printf function, so stdout is customized as well.
 *
 */

void UARTinitiliaze(uint8_t isr_enable_flag) {
     c3a:	cf 93       	push	r28
     c3c:	df 93       	push	r29
     c3e:	0f 92       	push	r0
     c40:	cd b7       	in	r28, 0x3d	; 61
     c42:	de b7       	in	r29, 0x3e	; 62
     c44:	89 83       	std	Y+1, r24	; 0x01

    /* Use 8 - bit size of transaction symbol */
    UCSR0C |= (1 << UCSZ00) | (1 << UCSZ01);
     c46:	82 ec       	ldi	r24, 0xC2	; 194
     c48:	90 e0       	ldi	r25, 0x00	; 0
     c4a:	fc 01       	movw	r30, r24
     c4c:	20 81       	ld	r18, Z
     c4e:	82 ec       	ldi	r24, 0xC2	; 194
     c50:	90 e0       	ldi	r25, 0x00	; 0
     c52:	26 60       	ori	r18, 0x06	; 6
     c54:	fc 01       	movw	r30, r24
     c56:	20 83       	st	Z, r18
    /* Upper part of bitrate 57600*/
    UBRR0H |= (BAUD_PRESCALE >> 8);
     c58:	25 ec       	ldi	r18, 0xC5	; 197
     c5a:	30 e0       	ldi	r19, 0x00	; 0
     c5c:	85 ec       	ldi	r24, 0xC5	; 197
     c5e:	90 e0       	ldi	r25, 0x00	; 0
     c60:	f9 01       	movw	r30, r18
     c62:	20 81       	ld	r18, Z
     c64:	fc 01       	movw	r30, r24
     c66:	20 83       	st	Z, r18
    /* Lower part of bitrate 57600 */
    UBRR0L |= BAUD_PRESCALE;
     c68:	84 ec       	ldi	r24, 0xC4	; 196
     c6a:	90 e0       	ldi	r25, 0x00	; 0
     c6c:	fc 01       	movw	r30, r24
     c6e:	20 81       	ld	r18, Z
     c70:	84 ec       	ldi	r24, 0xC4	; 196
     c72:	90 e0       	ldi	r25, 0x00	; 0
     c74:	20 61       	ori	r18, 0x10	; 16
     c76:	fc 01       	movw	r30, r24
     c78:	20 83       	st	Z, r18
    /* Enable Interrupt on receive */
    if(isr_enable_flag) {
     c7a:	89 81       	ldd	r24, Y+1	; 0x01
     c7c:	88 23       	and	r24, r24
     c7e:	49 f0       	breq	.+18     	; 0xc92 <UARTinitiliaze+0x58>
            UCSR0B |= (1 << RXCIE0);
     c80:	81 ec       	ldi	r24, 0xC1	; 193
     c82:	90 e0       	ldi	r25, 0x00	; 0
     c84:	fc 01       	movw	r30, r24
     c86:	20 81       	ld	r18, Z
     c88:	81 ec       	ldi	r24, 0xC1	; 193
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	20 68       	ori	r18, 0x80	; 128
     c8e:	fc 01       	movw	r30, r24
     c90:	20 83       	st	Z, r18
    }
    /* Force off the TX and RX for further enabling */
    //UCSR0B &= ~(1 << RXEN0) | ~(1 << TXEN0);

    /* Redirect output direction of stdio*/
    stdout = &mystdout;
     c92:	80 e0       	ldi	r24, 0x00	; 0
     c94:	91 e0       	ldi	r25, 0x01	; 1
     c96:	90 93 08 02 	sts	0x0208, r25	; 0x800208 <__iob+0x3>
     c9a:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <__iob+0x2>
}
     c9e:	00 00       	nop
     ca0:	0f 90       	pop	r0
     ca2:	df 91       	pop	r29
     ca4:	cf 91       	pop	r28
     ca6:	08 95       	ret

00000ca8 <UARTisLFreceived>:
 * Function checks whether uart_lf_flag triggered by
 * uart_copy_buffer has been set (<LF> received). In
 * Valid case, function returns 1 and resets this flag.
 *
 */
uint8_t UARTisLFreceived(void) {
     ca8:	cf 93       	push	r28
     caa:	df 93       	push	r29
     cac:	0f 92       	push	r0
     cae:	cd b7       	in	r28, 0x3d	; 61
     cb0:	de b7       	in	r29, 0x3e	; 62
    uint8_t result = 0;
     cb2:	19 82       	std	Y+1, r1	; 0x01
    if(uart_lf_flag) {
     cb4:	80 91 82 01 	lds	r24, 0x0182	; 0x800182 <uart_lf_flag>
     cb8:	90 91 83 01 	lds	r25, 0x0183	; 0x800183 <uart_lf_flag+0x1>
     cbc:	89 2b       	or	r24, r25
     cbe:	29 f0       	breq	.+10     	; 0xcca <UARTisLFreceived+0x22>
        result = uart_lf_flag;
     cc0:	80 91 82 01 	lds	r24, 0x0182	; 0x800182 <uart_lf_flag>
     cc4:	90 91 83 01 	lds	r25, 0x0183	; 0x800183 <uart_lf_flag+0x1>
     cc8:	89 83       	std	Y+1, r24	; 0x01
    }
    return result;
     cca:	89 81       	ldd	r24, Y+1	; 0x01
}
     ccc:	0f 90       	pop	r0
     cce:	df 91       	pop	r29
     cd0:	cf 91       	pop	r28
     cd2:	08 95       	ret

00000cd4 <UARTcopyBuffer>:
 * is NULL pointer. Maximal length of copied data
 * is determined by UART_RX_BUFF_SIZE - prevent
 * potential overflow passing sufficient buffer.
 *
 */
uint8_t UARTcopyBuffer(uint8_t * buffer){
     cd4:	cf 93       	push	r28
     cd6:	df 93       	push	r29
     cd8:	00 d0       	rcall	.+0      	; 0xcda <UARTcopyBuffer+0x6>
     cda:	0f 92       	push	r0
     cdc:	cd b7       	in	r28, 0x3d	; 61
     cde:	de b7       	in	r29, 0x3e	; 62
     ce0:	9b 83       	std	Y+3, r25	; 0x03
     ce2:	8a 83       	std	Y+2, r24	; 0x02

    uart_enter_critical();
     ce4:	0e 94 a2 05 	call	0xb44	; 0xb44 <uart_enter_critical>

    uint8_t result = 0;
     ce8:	19 82       	std	Y+1, r1	; 0x01
    if(buffer == NULL) {
     cea:	8a 81       	ldd	r24, Y+2	; 0x02
     cec:	9b 81       	ldd	r25, Y+3	; 0x03
     cee:	89 2b       	or	r24, r25
     cf0:	11 f4       	brne	.+4      	; 0xcf6 <UARTcopyBuffer+0x22>
        return -1;
     cf2:	8f ef       	ldi	r24, 0xFF	; 255
     cf4:	22 c0       	rjmp	.+68     	; 0xd3a <UARTcopyBuffer+0x66>
    }

    memcpy(buffer, (uint8_t*)inner_buffer, inner_buff_i);
     cf6:	80 91 c4 01 	lds	r24, 0x01C4	; 0x8001c4 <inner_buff_i>
     cfa:	28 2f       	mov	r18, r24
     cfc:	30 e0       	ldi	r19, 0x00	; 0
     cfe:	8a 81       	ldd	r24, Y+2	; 0x02
     d00:	9b 81       	ldd	r25, Y+3	; 0x03
     d02:	a9 01       	movw	r20, r18
     d04:	64 e8       	ldi	r22, 0x84	; 132
     d06:	71 e0       	ldi	r23, 0x01	; 1
     d08:	0e 94 7b 0b 	call	0x16f6	; 0x16f6 <memcpy>
    memset((uint8_t*)inner_buffer, '\0', inner_buff_i);
     d0c:	80 91 c4 01 	lds	r24, 0x01C4	; 0x8001c4 <inner_buff_i>
     d10:	88 2f       	mov	r24, r24
     d12:	90 e0       	ldi	r25, 0x00	; 0
     d14:	ac 01       	movw	r20, r24
     d16:	60 e0       	ldi	r22, 0x00	; 0
     d18:	70 e0       	ldi	r23, 0x00	; 0
     d1a:	84 e8       	ldi	r24, 0x84	; 132
     d1c:	91 e0       	ldi	r25, 0x01	; 1
     d1e:	0e 94 84 0b 	call	0x1708	; 0x1708 <memset>
    inner_buff_i = 0;
     d22:	10 92 c4 01 	sts	0x01C4, r1	; 0x8001c4 <inner_buff_i>
    uart_lf_flag = 0;
     d26:	10 92 83 01 	sts	0x0183, r1	; 0x800183 <uart_lf_flag+0x1>
     d2a:	10 92 82 01 	sts	0x0182, r1	; 0x800182 <uart_lf_flag>
    result = inner_buff_i;
     d2e:	80 91 c4 01 	lds	r24, 0x01C4	; 0x8001c4 <inner_buff_i>
     d32:	89 83       	std	Y+1, r24	; 0x01

    uart_exit_critical();
     d34:	0e 94 b3 05 	call	0xb66	; 0xb66 <uart_exit_critical>

    return result;
     d38:	89 81       	ldd	r24, Y+1	; 0x01
}
     d3a:	0f 90       	pop	r0
     d3c:	0f 90       	pop	r0
     d3e:	0f 90       	pop	r0
     d40:	df 91       	pop	r29
     d42:	cf 91       	pop	r28
     d44:	08 95       	ret

00000d46 <UARTFetchReceivedLine>:
/* @brief
 *
 * @return
 *
 */
uint8_t* UARTFetchReceivedLine(void) {
     d46:	cf 93       	push	r28
     d48:	df 93       	push	r29
     d4a:	00 d0       	rcall	.+0      	; 0xd4c <UARTFetchReceivedLine+0x6>
     d4c:	cd b7       	in	r28, 0x3d	; 61
     d4e:	de b7       	in	r29, 0x3e	; 62

    static uint8_t uart_received[UART_RX_BUFF_SIZE] = {0};

    uint8_t* pBuff = NULL;
     d50:	1a 82       	std	Y+2, r1	; 0x02
     d52:	19 82       	std	Y+1, r1	; 0x01

    if(UARTisLFreceived()) {
     d54:	0e 94 54 06 	call	0xca8	; 0xca8 <UARTisLFreceived>
     d58:	88 23       	and	r24, r24
     d5a:	41 f0       	breq	.+16     	; 0xd6c <UARTFetchReceivedLine+0x26>
        UARTcopyBuffer(uart_received);
     d5c:	85 ec       	ldi	r24, 0xC5	; 197
     d5e:	91 e0       	ldi	r25, 0x01	; 1
     d60:	0e 94 6a 06 	call	0xcd4	; 0xcd4 <UARTcopyBuffer>
        pBuff = uart_received;
     d64:	85 ec       	ldi	r24, 0xC5	; 197
     d66:	91 e0       	ldi	r25, 0x01	; 1
     d68:	9a 83       	std	Y+2, r25	; 0x02
     d6a:	89 83       	std	Y+1, r24	; 0x01
    }
    return pBuff;
     d6c:	89 81       	ldd	r24, Y+1	; 0x01
     d6e:	9a 81       	ldd	r25, Y+2	; 0x02
}
     d70:	0f 90       	pop	r0
     d72:	0f 90       	pop	r0
     d74:	df 91       	pop	r29
     d76:	cf 91       	pop	r28
     d78:	08 95       	ret

00000d7a <CheckAndAssign>:
    {CMD_METHOD_GET, CMD_RDA5807M_RSSI, CmdRDA5807mGetRSSI}
};

static inline void CheckAndAssign(const CmdDisp_t * const ctab,
                                const uint8_t* const pStrCmd,
                                const uint8_t idx) {
     d7a:	cf 93       	push	r28
     d7c:	df 93       	push	r29
     d7e:	00 d0       	rcall	.+0      	; 0xd80 <CheckAndAssign+0x6>
     d80:	00 d0       	rcall	.+0      	; 0xd82 <CheckAndAssign+0x8>
     d82:	0f 92       	push	r0
     d84:	cd b7       	in	r28, 0x3d	; 61
     d86:	de b7       	in	r29, 0x3e	; 62
     d88:	9a 83       	std	Y+2, r25	; 0x02
     d8a:	89 83       	std	Y+1, r24	; 0x01
     d8c:	7c 83       	std	Y+4, r23	; 0x04
     d8e:	6b 83       	std	Y+3, r22	; 0x03
     d90:	4d 83       	std	Y+5, r20	; 0x05

    if (!memcmp(pStrCmd, ctab[idx].cmdMethod, CMD_METHOD_LNG) &&
     d92:	8d 81       	ldd	r24, Y+5	; 0x05
     d94:	88 2f       	mov	r24, r24
     d96:	90 e0       	ldi	r25, 0x00	; 0
     d98:	88 0f       	add	r24, r24
     d9a:	99 1f       	adc	r25, r25
     d9c:	88 0f       	add	r24, r24
     d9e:	99 1f       	adc	r25, r25
     da0:	88 0f       	add	r24, r24
     da2:	99 1f       	adc	r25, r25
     da4:	29 81       	ldd	r18, Y+1	; 0x01
     da6:	3a 81       	ldd	r19, Y+2	; 0x02
     da8:	82 0f       	add	r24, r18
     daa:	93 1f       	adc	r25, r19
     dac:	9c 01       	movw	r18, r24
     dae:	8b 81       	ldd	r24, Y+3	; 0x03
     db0:	9c 81       	ldd	r25, Y+4	; 0x04
     db2:	42 e0       	ldi	r20, 0x02	; 2
     db4:	50 e0       	ldi	r21, 0x00	; 0
     db6:	b9 01       	movw	r22, r18
     db8:	0e 94 6e 0b 	call	0x16dc	; 0x16dc <memcmp>
     dbc:	89 2b       	or	r24, r25
     dbe:	79 f5       	brne	.+94     	; 0xe1e <CheckAndAssign+0xa4>
        !memcmp(pStrCmd + CMD_METHOD_LNG + CMD_DELIMITER_LNG, ctab[idx].cmdName, CMD_NAME_LNG)) {
     dc0:	8d 81       	ldd	r24, Y+5	; 0x05
     dc2:	88 2f       	mov	r24, r24
     dc4:	90 e0       	ldi	r25, 0x00	; 0
     dc6:	88 0f       	add	r24, r24
     dc8:	99 1f       	adc	r25, r25
     dca:	88 0f       	add	r24, r24
     dcc:	99 1f       	adc	r25, r25
     dce:	88 0f       	add	r24, r24
     dd0:	99 1f       	adc	r25, r25
     dd2:	29 81       	ldd	r18, Y+1	; 0x01
     dd4:	3a 81       	ldd	r19, Y+2	; 0x02
     dd6:	82 0f       	add	r24, r18
     dd8:	93 1f       	adc	r25, r19
     dda:	9c 01       	movw	r18, r24
     ddc:	2e 5f       	subi	r18, 0xFE	; 254
     dde:	3f 4f       	sbci	r19, 0xFF	; 255
     de0:	8b 81       	ldd	r24, Y+3	; 0x03
     de2:	9c 81       	ldd	r25, Y+4	; 0x04
     de4:	03 96       	adiw	r24, 0x03	; 3
     de6:	44 e0       	ldi	r20, 0x04	; 4
     de8:	50 e0       	ldi	r21, 0x00	; 0
     dea:	b9 01       	movw	r22, r18
     dec:	0e 94 6e 0b 	call	0x16dc	; 0x16dc <memcmp>
    if (!memcmp(pStrCmd, ctab[idx].cmdMethod, CMD_METHOD_LNG) &&
     df0:	89 2b       	or	r24, r25
     df2:	a9 f4       	brne	.+42     	; 0xe1e <CheckAndAssign+0xa4>
            ctab[idx].cmdFunc(pStrCmd, 0);
     df4:	8d 81       	ldd	r24, Y+5	; 0x05
     df6:	88 2f       	mov	r24, r24
     df8:	90 e0       	ldi	r25, 0x00	; 0
     dfa:	88 0f       	add	r24, r24
     dfc:	99 1f       	adc	r25, r25
     dfe:	88 0f       	add	r24, r24
     e00:	99 1f       	adc	r25, r25
     e02:	88 0f       	add	r24, r24
     e04:	99 1f       	adc	r25, r25
     e06:	29 81       	ldd	r18, Y+1	; 0x01
     e08:	3a 81       	ldd	r19, Y+2	; 0x02
     e0a:	82 0f       	add	r24, r18
     e0c:	93 1f       	adc	r25, r19
     e0e:	fc 01       	movw	r30, r24
     e10:	26 81       	ldd	r18, Z+6	; 0x06
     e12:	37 81       	ldd	r19, Z+7	; 0x07
     e14:	8b 81       	ldd	r24, Y+3	; 0x03
     e16:	9c 81       	ldd	r25, Y+4	; 0x04
     e18:	60 e0       	ldi	r22, 0x00	; 0
     e1a:	f9 01       	movw	r30, r18
     e1c:	09 95       	icall
        }
}
     e1e:	00 00       	nop
     e20:	0f 90       	pop	r0
     e22:	0f 90       	pop	r0
     e24:	0f 90       	pop	r0
     e26:	0f 90       	pop	r0
     e28:	0f 90       	pop	r0
     e2a:	df 91       	pop	r29
     e2c:	cf 91       	pop	r28
     e2e:	08 95       	ret

00000e30 <CmdDispatch>:

uint8_t CmdDispatch(const uint8_t* const pStrCmd, const uint8_t lng) {
     e30:	cf 93       	push	r28
     e32:	df 93       	push	r29
     e34:	00 d0       	rcall	.+0      	; 0xe36 <CmdDispatch+0x6>
     e36:	00 d0       	rcall	.+0      	; 0xe38 <CmdDispatch+0x8>
     e38:	cd b7       	in	r28, 0x3d	; 61
     e3a:	de b7       	in	r29, 0x3e	; 62
     e3c:	9b 83       	std	Y+3, r25	; 0x03
     e3e:	8a 83       	std	Y+2, r24	; 0x02
     e40:	6c 83       	std	Y+4, r22	; 0x04

    for(uint8_t idx = 0; idx < CMD_TABLE_SIZE; idx++) {
     e42:	19 82       	std	Y+1, r1	; 0x01
     e44:	0b c0       	rjmp	.+22     	; 0xe5c <CmdDispatch+0x2c>
        CheckAndAssign(cmdTable, pStrCmd, idx);
     e46:	8a 81       	ldd	r24, Y+2	; 0x02
     e48:	9b 81       	ldd	r25, Y+3	; 0x03
     e4a:	49 81       	ldd	r20, Y+1	; 0x01
     e4c:	bc 01       	movw	r22, r24
     e4e:	8e e0       	ldi	r24, 0x0E	; 14
     e50:	91 e0       	ldi	r25, 0x01	; 1
     e52:	0e 94 bd 06 	call	0xd7a	; 0xd7a <CheckAndAssign>
    for(uint8_t idx = 0; idx < CMD_TABLE_SIZE; idx++) {
     e56:	89 81       	ldd	r24, Y+1	; 0x01
     e58:	8f 5f       	subi	r24, 0xFF	; 255
     e5a:	89 83       	std	Y+1, r24	; 0x01
     e5c:	89 81       	ldd	r24, Y+1	; 0x01
     e5e:	86 30       	cpi	r24, 0x06	; 6
     e60:	90 f3       	brcs	.-28     	; 0xe46 <CmdDispatch+0x16>
    }

    return CMD_RET_OK;
     e62:	80 e0       	ldi	r24, 0x00	; 0
}
     e64:	0f 90       	pop	r0
     e66:	0f 90       	pop	r0
     e68:	0f 90       	pop	r0
     e6a:	0f 90       	pop	r0
     e6c:	df 91       	pop	r29
     e6e:	cf 91       	pop	r28
     e70:	08 95       	ret

00000e72 <CmdRDA5807mDoInit>:
#include "stdio.h"

#define LINE_FEED           ((char)('\n'))
#define COLON               ((char)(':'))

uint8_t CmdRDA5807mDoInit(const uint8_t* const pStrCmd, const uint8_t lng) {
     e72:	cf 93       	push	r28
     e74:	df 93       	push	r29
     e76:	00 d0       	rcall	.+0      	; 0xe78 <CmdRDA5807mDoInit+0x6>
     e78:	0f 92       	push	r0
     e7a:	cd b7       	in	r28, 0x3d	; 61
     e7c:	de b7       	in	r29, 0x3e	; 62
     e7e:	9a 83       	std	Y+2, r25	; 0x02
     e80:	89 83       	std	Y+1, r24	; 0x01
     e82:	6b 83       	std	Y+3, r22	; 0x03
    printf("RDA5807mInit\n");
     e84:	8e e3       	ldi	r24, 0x3E	; 62
     e86:	91 e0       	ldi	r25, 0x01	; 1
     e88:	0e 94 9f 0b 	call	0x173e	; 0x173e <puts>
    RDA5807mInit();
     e8c:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <RDA5807mInit>
	return CMD_RET_OK;
     e90:	80 e0       	ldi	r24, 0x00	; 0
}
     e92:	0f 90       	pop	r0
     e94:	0f 90       	pop	r0
     e96:	0f 90       	pop	r0
     e98:	df 91       	pop	r29
     e9a:	cf 91       	pop	r28
     e9c:	08 95       	ret

00000e9e <CmdRDA5807mDoReset>:

uint8_t CmdRDA5807mDoReset(const uint8_t* const pStrCmd, const uint8_t lng) {
     e9e:	cf 93       	push	r28
     ea0:	df 93       	push	r29
     ea2:	00 d0       	rcall	.+0      	; 0xea4 <CmdRDA5807mDoReset+0x6>
     ea4:	0f 92       	push	r0
     ea6:	cd b7       	in	r28, 0x3d	; 61
     ea8:	de b7       	in	r29, 0x3e	; 62
     eaa:	9a 83       	std	Y+2, r25	; 0x02
     eac:	89 83       	std	Y+1, r24	; 0x01
     eae:	6b 83       	std	Y+3, r22	; 0x03
    printf("RDA5807mReset\n");
     eb0:	8b e4       	ldi	r24, 0x4B	; 75
     eb2:	91 e0       	ldi	r25, 0x01	; 1
     eb4:	0e 94 9f 0b 	call	0x173e	; 0x173e <puts>
    RDA5807mReset();
     eb8:	0e 94 5a 08 	call	0x10b4	; 0x10b4 <RDA5807mReset>
	return CMD_RET_OK;
     ebc:	80 e0       	ldi	r24, 0x00	; 0
}
     ebe:	0f 90       	pop	r0
     ec0:	0f 90       	pop	r0
     ec2:	0f 90       	pop	r0
     ec4:	df 91       	pop	r29
     ec6:	cf 91       	pop	r28
     ec8:	08 95       	ret

00000eca <CmdRDA5807mSetMute>:

uint8_t CmdRDA5807mSetMute(const uint8_t* const pStrCmd, const uint8_t lng) {
     eca:	cf 93       	push	r28
     ecc:	df 93       	push	r29
     ece:	00 d0       	rcall	.+0      	; 0xed0 <CmdRDA5807mSetMute+0x6>
     ed0:	0f 92       	push	r0
     ed2:	cd b7       	in	r28, 0x3d	; 61
     ed4:	de b7       	in	r29, 0x3e	; 62
     ed6:	9a 83       	std	Y+2, r25	; 0x02
     ed8:	89 83       	std	Y+1, r24	; 0x01
     eda:	6b 83       	std	Y+3, r22	; 0x03
	return CMD_RET_OK;
     edc:	80 e0       	ldi	r24, 0x00	; 0
}
     ede:	0f 90       	pop	r0
     ee0:	0f 90       	pop	r0
     ee2:	0f 90       	pop	r0
     ee4:	df 91       	pop	r29
     ee6:	cf 91       	pop	r28
     ee8:	08 95       	ret

00000eea <CmdRDA5807mSetFreq>:

uint8_t CmdRDA5807mSetFreq(const uint8_t* const pStrCmd, const uint8_t lng) {
     eea:	cf 93       	push	r28
     eec:	df 93       	push	r29
     eee:	00 d0       	rcall	.+0      	; 0xef0 <CmdRDA5807mSetFreq+0x6>
     ef0:	0f 92       	push	r0
     ef2:	cd b7       	in	r28, 0x3d	; 61
     ef4:	de b7       	in	r29, 0x3e	; 62
     ef6:	9a 83       	std	Y+2, r25	; 0x02
     ef8:	89 83       	std	Y+1, r24	; 0x01
     efa:	6b 83       	std	Y+3, r22	; 0x03
	return CMD_RET_OK;
     efc:	80 e0       	ldi	r24, 0x00	; 0
}
     efe:	0f 90       	pop	r0
     f00:	0f 90       	pop	r0
     f02:	0f 90       	pop	r0
     f04:	df 91       	pop	r29
     f06:	cf 91       	pop	r28
     f08:	08 95       	ret

00000f0a <CmdRDA5807mSetVolm>:

uint8_t CmdRDA5807mSetVolm(const uint8_t* const pStrCmd, const uint8_t lng) {
     f0a:	cf 93       	push	r28
     f0c:	df 93       	push	r29
     f0e:	00 d0       	rcall	.+0      	; 0xf10 <CmdRDA5807mSetVolm+0x6>
     f10:	0f 92       	push	r0
     f12:	cd b7       	in	r28, 0x3d	; 61
     f14:	de b7       	in	r29, 0x3e	; 62
     f16:	9a 83       	std	Y+2, r25	; 0x02
     f18:	89 83       	std	Y+1, r24	; 0x01
     f1a:	6b 83       	std	Y+3, r22	; 0x03
	return CMD_RET_OK;
     f1c:	80 e0       	ldi	r24, 0x00	; 0
}
     f1e:	0f 90       	pop	r0
     f20:	0f 90       	pop	r0
     f22:	0f 90       	pop	r0
     f24:	df 91       	pop	r29
     f26:	cf 91       	pop	r28
     f28:	08 95       	ret

00000f2a <CmdRDA5807mGetRSSI>:

uint8_t CmdRDA5807mGetRSSI(const uint8_t* const pStrCmd, const uint8_t lng) {
     f2a:	cf 93       	push	r28
     f2c:	df 93       	push	r29
     f2e:	00 d0       	rcall	.+0      	; 0xf30 <CmdRDA5807mGetRSSI+0x6>
     f30:	0f 92       	push	r0
     f32:	cd b7       	in	r28, 0x3d	; 61
     f34:	de b7       	in	r29, 0x3e	; 62
     f36:	9a 83       	std	Y+2, r25	; 0x02
     f38:	89 83       	std	Y+1, r24	; 0x01
     f3a:	6b 83       	std	Y+3, r22	; 0x03
	return CMD_RET_OK;
     f3c:	80 e0       	ldi	r24, 0x00	; 0
}
     f3e:	0f 90       	pop	r0
     f40:	0f 90       	pop	r0
     f42:	0f 90       	pop	r0
     f44:	df 91       	pop	r29
     f46:	cf 91       	pop	r28
     f48:	08 95       	ret

00000f4a <main>:
#include "main.h"

int main(void)
{
     f4a:	cf 93       	push	r28
     f4c:	df 93       	push	r29
     f4e:	00 d0       	rcall	.+0      	; 0xf50 <main+0x6>
     f50:	cd b7       	in	r28, 0x3d	; 61
     f52:	de b7       	in	r29, 0x3e	; 62
    UARTinitiliaze(1);
     f54:	81 e0       	ldi	r24, 0x01	; 1
     f56:	0e 94 1d 06 	call	0xc3a	; 0xc3a <UARTinitiliaze>
    tim_tick_initialize();
     f5a:	0e 94 e3 00 	call	0x1c6	; 0x1c6 <tim_tick_initialize>
    gpio_initialize();
     f5e:	0e 94 53 00 	call	0xa6	; 0xa6 <gpio_initialize>
    twi_init();
     f62:	0e 94 65 02 	call	0x4ca	; 0x4ca <twi_init>

    sei();
     f66:	78 94       	sei

    printf("Started\n");
     f68:	89 e5       	ldi	r24, 0x59	; 89
     f6a:	91 e0       	ldi	r25, 0x01	; 1
     f6c:	0e 94 9f 0b 	call	0x173e	; 0x173e <puts>

    while(1) {
        uint8_t* pBuff = UARTFetchReceivedLine();
     f70:	0e 94 a3 06 	call	0xd46	; 0xd46 <UARTFetchReceivedLine>
     f74:	9a 83       	std	Y+2, r25	; 0x02
     f76:	89 83       	std	Y+1, r24	; 0x01
        if (NULL != pBuff) {
     f78:	89 81       	ldd	r24, Y+1	; 0x01
     f7a:	9a 81       	ldd	r25, Y+2	; 0x02
     f7c:	89 2b       	or	r24, r25
     f7e:	c1 f3       	breq	.-16     	; 0xf70 <main+0x26>
            printf((char*)pBuff);
     f80:	8a 81       	ldd	r24, Y+2	; 0x02
     f82:	8f 93       	push	r24
     f84:	89 81       	ldd	r24, Y+1	; 0x01
     f86:	8f 93       	push	r24
     f88:	0e 94 8b 0b 	call	0x1716	; 0x1716 <printf>
     f8c:	0f 90       	pop	r0
     f8e:	0f 90       	pop	r0
            CmdDispatch(pBuff, 0);
     f90:	89 81       	ldd	r24, Y+1	; 0x01
     f92:	9a 81       	ldd	r25, Y+2	; 0x02
     f94:	60 e0       	ldi	r22, 0x00	; 0
     f96:	0e 94 18 07 	call	0xe30	; 0xe30 <CmdDispatch>
    while(1) {
     f9a:	ea cf       	rjmp	.-44     	; 0xf70 <main+0x26>

00000f9c <RDA5807mGetReg0x0A>:

#define RDS_USED            1

#define swapbytes(byte) ((((byte) & 0x00FF) << 8) | (((byte) & 0xFF00) >> 8))

static uint16_t RDA5807mGetReg0x0A(void) {
     f9c:	cf 93       	push	r28
     f9e:	df 93       	push	r29
     fa0:	00 d0       	rcall	.+0      	; 0xfa2 <RDA5807mGetReg0x0A+0x6>
     fa2:	cd b7       	in	r28, 0x3d	; 61
     fa4:	de b7       	in	r29, 0x3e	; 62

    uint16_t RDA5807MReg = 0;
     fa6:	1a 82       	std	Y+2, r1	; 0x02
     fa8:	19 82       	std	Y+1, r1	; 0x01

    twi_readFromSlave(RDA5807M_I2C_ADR, (uint8_t*)&RDA5807MReg, RDA5807M_REG_SIZE);
     faa:	42 e0       	ldi	r20, 0x02	; 2
     fac:	50 e0       	ldi	r21, 0x00	; 0
     fae:	ce 01       	movw	r24, r28
     fb0:	01 96       	adiw	r24, 0x01	; 1
     fb2:	bc 01       	movw	r22, r24
     fb4:	80 e1       	ldi	r24, 0x10	; 16
     fb6:	0e 94 6f 04 	call	0x8de	; 0x8de <twi_readFromSlave>
    RDA5807MReg = swapbytes(RDA5807MReg);
     fba:	89 81       	ldd	r24, Y+1	; 0x01
     fbc:	9a 81       	ldd	r25, Y+2	; 0x02
     fbe:	98 27       	eor	r25, r24
     fc0:	89 27       	eor	r24, r25
     fc2:	98 27       	eor	r25, r24
     fc4:	9a 83       	std	Y+2, r25	; 0x02
     fc6:	89 83       	std	Y+1, r24	; 0x01

    printf("0x0A: 0x%04x\n", RDA5807MReg);
     fc8:	89 81       	ldd	r24, Y+1	; 0x01
     fca:	9a 81       	ldd	r25, Y+2	; 0x02
     fcc:	29 2f       	mov	r18, r25
     fce:	2f 93       	push	r18
     fd0:	8f 93       	push	r24
     fd2:	81 e6       	ldi	r24, 0x61	; 97
     fd4:	91 e0       	ldi	r25, 0x01	; 1
     fd6:	89 2f       	mov	r24, r25
     fd8:	8f 93       	push	r24
     fda:	81 e6       	ldi	r24, 0x61	; 97
     fdc:	91 e0       	ldi	r25, 0x01	; 1
     fde:	8f 93       	push	r24
     fe0:	0e 94 8b 0b 	call	0x1716	; 0x1716 <printf>
     fe4:	0f 90       	pop	r0
     fe6:	0f 90       	pop	r0
     fe8:	0f 90       	pop	r0
     fea:	0f 90       	pop	r0

    return RDA5807MReg;
     fec:	89 81       	ldd	r24, Y+1	; 0x01
     fee:	9a 81       	ldd	r25, Y+2	; 0x02
}
     ff0:	0f 90       	pop	r0
     ff2:	0f 90       	pop	r0
     ff4:	df 91       	pop	r29
     ff6:	cf 91       	pop	r28
     ff8:	08 95       	ret

00000ffa <RDA5807mGetReg0x0B>:

static uint16_t RDA5807mGetReg0x0B(void) {
     ffa:	cf 93       	push	r28
     ffc:	df 93       	push	r29
     ffe:	00 d0       	rcall	.+0      	; 0x1000 <RDA5807mGetReg0x0B+0x6>
    1000:	00 d0       	rcall	.+0      	; 0x1002 <RDA5807mGetReg0x0B+0x8>
    1002:	cd b7       	in	r28, 0x3d	; 61
    1004:	de b7       	in	r29, 0x3e	; 62

    uint16_t RDA5807MReg[2] = {0};
    1006:	19 82       	std	Y+1, r1	; 0x01
    1008:	1a 82       	std	Y+2, r1	; 0x02
    100a:	1b 82       	std	Y+3, r1	; 0x03
    100c:	1c 82       	std	Y+4, r1	; 0x04

    twi_readFromSlave(RDA5807M_I2C_ADR, (uint8_t*)&RDA5807MReg, RDA5807M_REG_SIZE*2);
    100e:	44 e0       	ldi	r20, 0x04	; 4
    1010:	50 e0       	ldi	r21, 0x00	; 0
    1012:	ce 01       	movw	r24, r28
    1014:	01 96       	adiw	r24, 0x01	; 1
    1016:	bc 01       	movw	r22, r24
    1018:	80 e1       	ldi	r24, 0x10	; 16
    101a:	0e 94 6f 04 	call	0x8de	; 0x8de <twi_readFromSlave>
    RDA5807MReg[1] = swapbytes(RDA5807MReg[1]);
    101e:	8b 81       	ldd	r24, Y+3	; 0x03
    1020:	9c 81       	ldd	r25, Y+4	; 0x04
    1022:	98 27       	eor	r25, r24
    1024:	89 27       	eor	r24, r25
    1026:	98 27       	eor	r25, r24
    1028:	9c 83       	std	Y+4, r25	; 0x04
    102a:	8b 83       	std	Y+3, r24	; 0x03

    printf("0x0B: 0x%04x\n", RDA5807MReg[1]);
    102c:	8b 81       	ldd	r24, Y+3	; 0x03
    102e:	9c 81       	ldd	r25, Y+4	; 0x04
    1030:	29 2f       	mov	r18, r25
    1032:	2f 93       	push	r18
    1034:	8f 93       	push	r24
    1036:	8f e6       	ldi	r24, 0x6F	; 111
    1038:	91 e0       	ldi	r25, 0x01	; 1
    103a:	89 2f       	mov	r24, r25
    103c:	8f 93       	push	r24
    103e:	8f e6       	ldi	r24, 0x6F	; 111
    1040:	91 e0       	ldi	r25, 0x01	; 1
    1042:	8f 93       	push	r24
    1044:	0e 94 8b 0b 	call	0x1716	; 0x1716 <printf>
    1048:	0f 90       	pop	r0
    104a:	0f 90       	pop	r0
    104c:	0f 90       	pop	r0
    104e:	0f 90       	pop	r0

    return RDA5807MReg[1];
    1050:	8b 81       	ldd	r24, Y+3	; 0x03
    1052:	9c 81       	ldd	r25, Y+4	; 0x04
}
    1054:	0f 90       	pop	r0
    1056:	0f 90       	pop	r0
    1058:	0f 90       	pop	r0
    105a:	0f 90       	pop	r0
    105c:	df 91       	pop	r29
    105e:	cf 91       	pop	r28
    1060:	08 95       	ret

00001062 <RDA5807mMute>:

uint8_t RDA5807mMute(uint8_t mute) {
    1062:	cf 93       	push	r28
    1064:	df 93       	push	r29
    1066:	00 d0       	rcall	.+0      	; 0x1068 <RDA5807mMute+0x6>
    1068:	0f 92       	push	r0
    106a:	cd b7       	in	r28, 0x3d	; 61
    106c:	de b7       	in	r29, 0x3e	; 62
    106e:	8b 83       	std	Y+3, r24	; 0x03

    uint16_t RDA5807Register;
    /* For Mute only 1st register needed to be accessed */
#if RDS_USED
    RDA5807Register = (1 << DHIZ) | (1 << BASS) | (1 << RCLK_DIR_MODE) | (1 << RDS_EN) | (1 << ENABLE);
    1070:	89 e0       	ldi	r24, 0x09	; 9
    1072:	94 e9       	ldi	r25, 0x94	; 148
    1074:	9a 83       	std	Y+2, r25	; 0x02
    1076:	89 83       	std	Y+1, r24	; 0x01
#else
    RDA5807Register = (1 << DHIZ) | (1 << BASS) | (1 << RCLK_DIR_MODE) | (1 << ENABLE);
#endif
    if (!mute) {
    1078:	8b 81       	ldd	r24, Y+3	; 0x03
    107a:	88 23       	and	r24, r24
    107c:	29 f4       	brne	.+10     	; 0x1088 <RDA5807mMute+0x26>
        RDA5807Register |= (1 << DMUTE);
    107e:	89 81       	ldd	r24, Y+1	; 0x01
    1080:	9a 81       	ldd	r25, Y+2	; 0x02
    1082:	90 64       	ori	r25, 0x40	; 64
    1084:	9a 83       	std	Y+2, r25	; 0x02
    1086:	89 83       	std	Y+1, r24	; 0x01
    }

    RDA5807Register = swapbytes(RDA5807Register);
    1088:	89 81       	ldd	r24, Y+1	; 0x01
    108a:	9a 81       	ldd	r25, Y+2	; 0x02
    108c:	98 27       	eor	r25, r24
    108e:	89 27       	eor	r24, r25
    1090:	98 27       	eor	r25, r24
    1092:	9a 83       	std	Y+2, r25	; 0x02
    1094:	89 83       	std	Y+1, r24	; 0x01

    twi_writeToSlave(RDA5807M_I2C_ADR, (uint8_t*)&RDA5807Register, RDA5807M_REG_SIZE);
    1096:	42 e0       	ldi	r20, 0x02	; 2
    1098:	50 e0       	ldi	r21, 0x00	; 0
    109a:	ce 01       	movw	r24, r28
    109c:	01 96       	adiw	r24, 0x01	; 1
    109e:	bc 01       	movw	r22, r24
    10a0:	80 e1       	ldi	r24, 0x10	; 16
    10a2:	0e 94 38 04 	call	0x870	; 0x870 <twi_writeToSlave>

    return RDA5807mFN_OK;
    10a6:	80 e0       	ldi	r24, 0x00	; 0

}
    10a8:	0f 90       	pop	r0
    10aa:	0f 90       	pop	r0
    10ac:	0f 90       	pop	r0
    10ae:	df 91       	pop	r29
    10b0:	cf 91       	pop	r28
    10b2:	08 95       	ret

000010b4 <RDA5807mReset>:

uint8_t RDA5807mReset(void) {
    10b4:	cf 93       	push	r28
    10b6:	df 93       	push	r29
    10b8:	00 d0       	rcall	.+0      	; 0x10ba <RDA5807mReset+0x6>
    10ba:	cd b7       	in	r28, 0x3d	; 61
    10bc:	de b7       	in	r29, 0x3e	; 62

    /* For Mute only 1st register needed to be accessed */

    uint16_t RDA5807Register = {0};
    10be:	1a 82       	std	Y+2, r1	; 0x02
    10c0:	19 82       	std	Y+1, r1	; 0x01
	/* Register REG_ADR_02 */
	RDA5807Register = (1 << SOFT_RESET);
    10c2:	82 e0       	ldi	r24, 0x02	; 2
    10c4:	90 e0       	ldi	r25, 0x00	; 0
    10c6:	9a 83       	std	Y+2, r25	; 0x02
    10c8:	89 83       	std	Y+1, r24	; 0x01

    RDA5807Register = swapbytes(RDA5807Register);
    10ca:	89 81       	ldd	r24, Y+1	; 0x01
    10cc:	9a 81       	ldd	r25, Y+2	; 0x02
    10ce:	98 27       	eor	r25, r24
    10d0:	89 27       	eor	r24, r25
    10d2:	98 27       	eor	r25, r24
    10d4:	9a 83       	std	Y+2, r25	; 0x02
    10d6:	89 83       	std	Y+1, r24	; 0x01

    twi_writeToSlave(RDA5807M_I2C_ADR, (uint8_t*)&RDA5807Register, RDA5807M_REG_SIZE);
    10d8:	42 e0       	ldi	r20, 0x02	; 2
    10da:	50 e0       	ldi	r21, 0x00	; 0
    10dc:	ce 01       	movw	r24, r28
    10de:	01 96       	adiw	r24, 0x01	; 1
    10e0:	bc 01       	movw	r22, r24
    10e2:	80 e1       	ldi	r24, 0x10	; 16
    10e4:	0e 94 38 04 	call	0x870	; 0x870 <twi_writeToSlave>

    return RDA5807mFN_OK;
    10e8:	80 e0       	ldi	r24, 0x00	; 0

}
    10ea:	0f 90       	pop	r0
    10ec:	0f 90       	pop	r0
    10ee:	df 91       	pop	r29
    10f0:	cf 91       	pop	r28
    10f2:	08 95       	ret

000010f4 <RDA5807mInit>:

uint8_t RDA5807mInit(void) {
    10f4:	cf 93       	push	r28
    10f6:	df 93       	push	r29
    10f8:	cd b7       	in	r28, 0x3d	; 61
    10fa:	de b7       	in	r29, 0x3e	; 62
    10fc:	2d 97       	sbiw	r28, 0x0d	; 13
    10fe:	0f b6       	in	r0, 0x3f	; 63
    1100:	f8 94       	cli
    1102:	de bf       	out	0x3e, r29	; 62
    1104:	0f be       	out	0x3f, r0	; 63
    1106:	cd bf       	out	0x3d, r28	; 61

    /* For complete initialization, 6 (out of 7) registers must be written */
    uint16_t RDA5807Registers[6] = {0};
    1108:	2c e0       	ldi	r18, 0x0C	; 12
    110a:	ce 01       	movw	r24, r28
    110c:	02 96       	adiw	r24, 0x02	; 2
    110e:	fc 01       	movw	r30, r24
    1110:	32 2f       	mov	r19, r18
    1112:	11 92       	st	Z+, r1
    1114:	3a 95       	dec	r19
    1116:	e9 f7       	brne	.-6      	; 0x1112 <RDA5807mInit+0x1e>
	/* Register REG_ADR_02 */
#if RDS_USED
    RDA5807Registers[0] = (1 << DHIZ) | (1 << BASS) | (1 << RCLK_DIR_MODE) | (1 << RDS_EN) | (1 << ENABLE);
    1118:	89 e0       	ldi	r24, 0x09	; 9
    111a:	94 e9       	ldi	r25, 0x94	; 148
    111c:	9b 83       	std	Y+3, r25	; 0x03
    111e:	8a 83       	std	Y+2, r24	; 0x02
#else
    RDA5807Registers[0] = (1 << DHIZ) | (1 << BASS) | (1 << RCLK_DIR_MODE) | (1 << ENABLE);
#endif
	/* Register REG_ADR_03 */
	RDA5807Registers[1] = (1 << BAND_1) ;
    1120:	88 e0       	ldi	r24, 0x08	; 8
    1122:	90 e0       	ldi	r25, 0x00	; 0
    1124:	9d 83       	std	Y+5, r25	; 0x05
    1126:	8c 83       	std	Y+4, r24	; 0x04
	/* Register REG_ADR_04 */
#if RDS_USED
	RDA5807Registers[2] = (1 << RDS_FIFO_EN) | (1 << RDS_FIFO_CLR);
    1128:	80 e0       	ldi	r24, 0x00	; 0
    112a:	94 e1       	ldi	r25, 0x14	; 20
    112c:	9f 83       	std	Y+7, r25	; 0x07
    112e:	8e 83       	std	Y+6, r24	; 0x06
#else
    RDA5807Registers[2]= 0u;
#endif
	/* Register REG_ADR_05 */
	RDA5807Registers[3] = (1 << INT_MODE) | (1 << SEEK_MODE_1)  | (1 << SEEKTH_1)| (1 << SEEKTH_0) | (1 << LNA_PORT_SEL_1) | (1 << LNA_ICSEL_1) | (1 << VOLUME_0);
    1130:	81 ea       	ldi	r24, 0xA1	; 161
    1132:	93 ec       	ldi	r25, 0xC3	; 195
    1134:	99 87       	std	Y+9, r25	; 0x09
    1136:	88 87       	std	Y+8, r24	; 0x08
    /* Register REG_ADR_06 */
	RDA5807Registers[4] = (1 << OPEN_MODE_1) | (1 << OPEN_MODE_0);
    1138:	80 e0       	ldi	r24, 0x00	; 0
    113a:	90 e6       	ldi	r25, 0x60	; 96
    113c:	9b 87       	std	Y+11, r25	; 0x0b
    113e:	8a 87       	std	Y+10, r24	; 0x0a
    /* Register REG_ADR_07 */
	RDA5807Registers[5] = (1 << TH_SOFRBLEND_4) | (1 << MODE_65M_50M) | (1 << SEEK_TH_OLD_2) | (1 << SOFTBLEND_EN);
    1140:	82 e1       	ldi	r24, 0x12	; 18
    1142:	92 e4       	ldi	r25, 0x42	; 66
    1144:	9d 87       	std	Y+13, r25	; 0x0d
    1146:	8c 87       	std	Y+12, r24	; 0x0c

    for(uint8_t idx = 0; idx < 6; idx++) {
    1148:	19 82       	std	Y+1, r1	; 0x01
    114a:	22 c0       	rjmp	.+68     	; 0x1190 <RDA5807mInit+0x9c>

        RDA5807Registers[idx] = swapbytes(RDA5807Registers[idx]);
    114c:	89 81       	ldd	r24, Y+1	; 0x01
    114e:	88 2f       	mov	r24, r24
    1150:	90 e0       	ldi	r25, 0x00	; 0
    1152:	88 0f       	add	r24, r24
    1154:	99 1f       	adc	r25, r25
    1156:	9e 01       	movw	r18, r28
    1158:	2f 5f       	subi	r18, 0xFF	; 255
    115a:	3f 4f       	sbci	r19, 0xFF	; 255
    115c:	82 0f       	add	r24, r18
    115e:	93 1f       	adc	r25, r19
    1160:	01 96       	adiw	r24, 0x01	; 1
    1162:	fc 01       	movw	r30, r24
    1164:	20 81       	ld	r18, Z
    1166:	31 81       	ldd	r19, Z+1	; 0x01
    1168:	89 81       	ldd	r24, Y+1	; 0x01
    116a:	88 2f       	mov	r24, r24
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	32 27       	eor	r19, r18
    1170:	23 27       	eor	r18, r19
    1172:	32 27       	eor	r19, r18
    1174:	88 0f       	add	r24, r24
    1176:	99 1f       	adc	r25, r25
    1178:	ae 01       	movw	r20, r28
    117a:	4f 5f       	subi	r20, 0xFF	; 255
    117c:	5f 4f       	sbci	r21, 0xFF	; 255
    117e:	84 0f       	add	r24, r20
    1180:	95 1f       	adc	r25, r21
    1182:	01 96       	adiw	r24, 0x01	; 1
    1184:	fc 01       	movw	r30, r24
    1186:	31 83       	std	Z+1, r19	; 0x01
    1188:	20 83       	st	Z, r18
    for(uint8_t idx = 0; idx < 6; idx++) {
    118a:	89 81       	ldd	r24, Y+1	; 0x01
    118c:	8f 5f       	subi	r24, 0xFF	; 255
    118e:	89 83       	std	Y+1, r24	; 0x01
    1190:	89 81       	ldd	r24, Y+1	; 0x01
    1192:	86 30       	cpi	r24, 0x06	; 6
    1194:	d8 f2       	brcs	.-74     	; 0x114c <RDA5807mInit+0x58>
    }

    twi_writeToSlave(RDA5807M_I2C_ADR, (uint8_t*)RDA5807Registers, RDA5807M_REG_SIZE*6);
    1196:	ce 01       	movw	r24, r28
    1198:	02 96       	adiw	r24, 0x02	; 2
    119a:	4c e0       	ldi	r20, 0x0C	; 12
    119c:	50 e0       	ldi	r21, 0x00	; 0
    119e:	bc 01       	movw	r22, r24
    11a0:	80 e1       	ldi	r24, 0x10	; 16
    11a2:	0e 94 38 04 	call	0x870	; 0x870 <twi_writeToSlave>

	return RDA5807mFN_OK;
    11a6:	80 e0       	ldi	r24, 0x00	; 0

}
    11a8:	2d 96       	adiw	r28, 0x0d	; 13
    11aa:	0f b6       	in	r0, 0x3f	; 63
    11ac:	f8 94       	cli
    11ae:	de bf       	out	0x3e, r29	; 62
    11b0:	0f be       	out	0x3f, r0	; 63
    11b2:	cd bf       	out	0x3d, r28	; 61
    11b4:	df 91       	pop	r29
    11b6:	cf 91       	pop	r28
    11b8:	08 95       	ret

000011ba <RDA5807mSetFreq>:

uint8_t RDA5807mSetFreq(uint16_t freq) {
    11ba:	cf 93       	push	r28
    11bc:	df 93       	push	r29
    11be:	00 d0       	rcall	.+0      	; 0x11c0 <RDA5807mSetFreq+0x6>
    11c0:	00 d0       	rcall	.+0      	; 0x11c2 <RDA5807mSetFreq+0x8>
    11c2:	00 d0       	rcall	.+0      	; 0x11c4 <RDA5807mSetFreq+0xa>
    11c4:	cd b7       	in	r28, 0x3d	; 61
    11c6:	de b7       	in	r29, 0x3e	; 62
    11c8:	9e 83       	std	Y+6, r25	; 0x06
    11ca:	8d 83       	std	Y+5, r24	; 0x05

    /* For frequency change 2nd register must be accessed */
    uint16_t RDA5807Registers[2] = {0};
    11cc:	19 82       	std	Y+1, r1	; 0x01
    11ce:	1a 82       	std	Y+2, r1	; 0x02
    11d0:	1b 82       	std	Y+3, r1	; 0x03
    11d2:	1c 82       	std	Y+4, r1	; 0x04

    if (RDA5807mWW_FREQ_MIN > freq ||
    11d4:	8d 81       	ldd	r24, Y+5	; 0x05
    11d6:	9e 81       	ldd	r25, Y+6	; 0x06
    11d8:	80 3b       	cpi	r24, 0xB0	; 176
    11da:	9d 41       	sbci	r25, 0x1D	; 29
    11dc:	28 f0       	brcs	.+10     	; 0x11e8 <RDA5807mSetFreq+0x2e>
    11de:	8d 81       	ldd	r24, Y+5	; 0x05
    11e0:	9e 81       	ldd	r25, Y+6	; 0x06
    11e2:	81 33       	cpi	r24, 0x31	; 49
    11e4:	9a 42       	sbci	r25, 0x2A	; 42
    11e6:	10 f0       	brcs	.+4      	; 0x11ec <RDA5807mSetFreq+0x32>
        RDA5807mWW_FREQ_MAX < freq)
            return RDA5807mFN_ERR;
    11e8:	81 e0       	ldi	r24, 0x01	; 1
    11ea:	33 c0       	rjmp	.+102    	; 0x1252 <RDA5807mSetFreq+0x98>
#if RDS_USED
    RDA5807Registers[0] = (1 << DHIZ)| (1 << DMUTE) | (1 << BASS)| (1 << RCLK_DIR_MODE) | (1 << RDS_EN) | (1 << ENABLE);
    11ec:	89 e0       	ldi	r24, 0x09	; 9
    11ee:	94 ed       	ldi	r25, 0xD4	; 212
    11f0:	9a 83       	std	Y+2, r25	; 0x02
    11f2:	89 83       	std	Y+1, r24	; 0x01
#else
    RDA5807Registers[0] = (1 << DHIZ)| (1 << DMUTE) | (1 << BASS)| (1 << RCLK_DIR_MODE)| (1 << ENABLE);
#endif
    freq -= 760;
    11f4:	8d 81       	ldd	r24, Y+5	; 0x05
    11f6:	9e 81       	ldd	r25, Y+6	; 0x06
    11f8:	88 5f       	subi	r24, 0xF8	; 248
    11fa:	92 40       	sbci	r25, 0x02	; 2
    11fc:	9e 83       	std	Y+6, r25	; 0x06
    11fe:	8d 83       	std	Y+5, r24	; 0x05
    freq <<= 6;
    1200:	8d 81       	ldd	r24, Y+5	; 0x05
    1202:	9e 81       	ldd	r25, Y+6	; 0x06
    1204:	00 24       	eor	r0, r0
    1206:	96 95       	lsr	r25
    1208:	87 95       	ror	r24
    120a:	07 94       	ror	r0
    120c:	96 95       	lsr	r25
    120e:	87 95       	ror	r24
    1210:	07 94       	ror	r0
    1212:	98 2f       	mov	r25, r24
    1214:	80 2d       	mov	r24, r0
    1216:	9e 83       	std	Y+6, r25	; 0x06
    1218:	8d 83       	std	Y+5, r24	; 0x05
    RDA5807Registers[1] = freq | (1 << TUNE) | (1 << BAND_1);
    121a:	8d 81       	ldd	r24, Y+5	; 0x05
    121c:	9e 81       	ldd	r25, Y+6	; 0x06
    121e:	88 61       	ori	r24, 0x18	; 24
    1220:	9c 83       	std	Y+4, r25	; 0x04
    1222:	8b 83       	std	Y+3, r24	; 0x03

    RDA5807Registers[0] = swapbytes(RDA5807Registers[0]);
    1224:	89 81       	ldd	r24, Y+1	; 0x01
    1226:	9a 81       	ldd	r25, Y+2	; 0x02
    1228:	98 27       	eor	r25, r24
    122a:	89 27       	eor	r24, r25
    122c:	98 27       	eor	r25, r24
    122e:	9a 83       	std	Y+2, r25	; 0x02
    1230:	89 83       	std	Y+1, r24	; 0x01
    RDA5807Registers[1] = swapbytes(RDA5807Registers[1]);
    1232:	8b 81       	ldd	r24, Y+3	; 0x03
    1234:	9c 81       	ldd	r25, Y+4	; 0x04
    1236:	98 27       	eor	r25, r24
    1238:	89 27       	eor	r24, r25
    123a:	98 27       	eor	r25, r24
    123c:	9c 83       	std	Y+4, r25	; 0x04
    123e:	8b 83       	std	Y+3, r24	; 0x03

    twi_writeToSlave(RDA5807M_I2C_ADR, (uint8_t*)RDA5807Registers, 4);
    1240:	44 e0       	ldi	r20, 0x04	; 4
    1242:	50 e0       	ldi	r21, 0x00	; 0
    1244:	ce 01       	movw	r24, r28
    1246:	01 96       	adiw	r24, 0x01	; 1
    1248:	bc 01       	movw	r22, r24
    124a:	80 e1       	ldi	r24, 0x10	; 16
    124c:	0e 94 38 04 	call	0x870	; 0x870 <twi_writeToSlave>

    return RDA5807mFN_OK;
    1250:	80 e0       	ldi	r24, 0x00	; 0
}
    1252:	26 96       	adiw	r28, 0x06	; 6
    1254:	0f b6       	in	r0, 0x3f	; 63
    1256:	f8 94       	cli
    1258:	de bf       	out	0x3e, r29	; 62
    125a:	0f be       	out	0x3f, r0	; 63
    125c:	cd bf       	out	0x3d, r28	; 61
    125e:	df 91       	pop	r29
    1260:	cf 91       	pop	r28
    1262:	08 95       	ret

00001264 <RDA5807mSetVolume>:

uint8_t RDA5807mSetVolume(uint8_t volume) {
    1264:	cf 93       	push	r28
    1266:	df 93       	push	r29
    1268:	cd b7       	in	r28, 0x3d	; 61
    126a:	de b7       	in	r29, 0x3e	; 62
    126c:	2a 97       	sbiw	r28, 0x0a	; 10
    126e:	0f b6       	in	r0, 0x3f	; 63
    1270:	f8 94       	cli
    1272:	de bf       	out	0x3e, r29	; 62
    1274:	0f be       	out	0x3f, r0	; 63
    1276:	cd bf       	out	0x3d, r28	; 61
    1278:	8a 87       	std	Y+10, r24	; 0x0a

    if (volume > RDA5807mVOLUME_MAX) return RDA5807mFN_ERR;
    127a:	8a 85       	ldd	r24, Y+10	; 0x0a
    127c:	80 31       	cpi	r24, 0x10	; 16
    127e:	10 f0       	brcs	.+4      	; 0x1284 <RDA5807mSetVolume+0x20>
    1280:	81 e0       	ldi	r24, 0x01	; 1
    1282:	41 c0       	rjmp	.+130    	; 0x1306 <RDA5807mSetVolume+0xa2>
    /* To set volume, 4th register must be accessed,
       so 4x16b write transaction is needed */
    uint16_t RDA5807Registers[4];
	/* Register REG_ADR_02 */
#if RDS_USED
    RDA5807Registers[0] = (1 << DHIZ)| (1 << DMUTE) | (1 << BASS)| (1 << RCLK_DIR_MODE) | (1 << RDS_EN) | (1 << ENABLE);
    1284:	89 e0       	ldi	r24, 0x09	; 9
    1286:	94 ed       	ldi	r25, 0xD4	; 212
    1288:	9b 83       	std	Y+3, r25	; 0x03
    128a:	8a 83       	std	Y+2, r24	; 0x02
#else
    RDA5807Registers[0] = (1 << DHIZ)| (1 << DMUTE) | (1 << BASS)| (1 << RCLK_DIR_MODE)| (1 << ENABLE);
#endif	/* Register REG_ADR_03 */
	RDA5807Registers[1] = 0 ;
    128c:	1d 82       	std	Y+5, r1	; 0x05
    128e:	1c 82       	std	Y+4, r1	; 0x04
	/* Register REG_ADR_04 */

#if RDS_USED
	RDA5807Registers[2] = (1 << RDS_FIFO_EN) | (1 << RDS_FIFO_CLR);
    1290:	80 e0       	ldi	r24, 0x00	; 0
    1292:	94 e1       	ldi	r25, 0x14	; 20
    1294:	9f 83       	std	Y+7, r25	; 0x07
    1296:	8e 83       	std	Y+6, r24	; 0x06
#else
    RDA5807Registers[2] = 0u;
#endif
	/* Register REG_ADR_05 */
	RDA5807Registers[3] = (1 << INT_MODE) | (1 << SEEK_MODE_1)  | (1 << SEEKTH_1)| (1 << SEEKTH_0) | (1 << LNA_PORT_SEL_1) | (1 << LNA_ICSEL_1) | volume;
    1298:	8a 85       	ldd	r24, Y+10	; 0x0a
    129a:	88 2f       	mov	r24, r24
    129c:	90 e0       	ldi	r25, 0x00	; 0
    129e:	80 6a       	ori	r24, 0xA0	; 160
    12a0:	93 6c       	ori	r25, 0xC3	; 195
    12a2:	99 87       	std	Y+9, r25	; 0x09
    12a4:	88 87       	std	Y+8, r24	; 0x08

    for(uint8_t idx = 0; idx < 4; idx++) RDA5807Registers[idx] = swapbytes(RDA5807Registers[idx]);
    12a6:	19 82       	std	Y+1, r1	; 0x01
    12a8:	22 c0       	rjmp	.+68     	; 0x12ee <RDA5807mSetVolume+0x8a>
    12aa:	89 81       	ldd	r24, Y+1	; 0x01
    12ac:	88 2f       	mov	r24, r24
    12ae:	90 e0       	ldi	r25, 0x00	; 0
    12b0:	88 0f       	add	r24, r24
    12b2:	99 1f       	adc	r25, r25
    12b4:	9e 01       	movw	r18, r28
    12b6:	2f 5f       	subi	r18, 0xFF	; 255
    12b8:	3f 4f       	sbci	r19, 0xFF	; 255
    12ba:	82 0f       	add	r24, r18
    12bc:	93 1f       	adc	r25, r19
    12be:	01 96       	adiw	r24, 0x01	; 1
    12c0:	fc 01       	movw	r30, r24
    12c2:	20 81       	ld	r18, Z
    12c4:	31 81       	ldd	r19, Z+1	; 0x01
    12c6:	89 81       	ldd	r24, Y+1	; 0x01
    12c8:	88 2f       	mov	r24, r24
    12ca:	90 e0       	ldi	r25, 0x00	; 0
    12cc:	32 27       	eor	r19, r18
    12ce:	23 27       	eor	r18, r19
    12d0:	32 27       	eor	r19, r18
    12d2:	88 0f       	add	r24, r24
    12d4:	99 1f       	adc	r25, r25
    12d6:	ae 01       	movw	r20, r28
    12d8:	4f 5f       	subi	r20, 0xFF	; 255
    12da:	5f 4f       	sbci	r21, 0xFF	; 255
    12dc:	84 0f       	add	r24, r20
    12de:	95 1f       	adc	r25, r21
    12e0:	01 96       	adiw	r24, 0x01	; 1
    12e2:	fc 01       	movw	r30, r24
    12e4:	31 83       	std	Z+1, r19	; 0x01
    12e6:	20 83       	st	Z, r18
    12e8:	89 81       	ldd	r24, Y+1	; 0x01
    12ea:	8f 5f       	subi	r24, 0xFF	; 255
    12ec:	89 83       	std	Y+1, r24	; 0x01
    12ee:	89 81       	ldd	r24, Y+1	; 0x01
    12f0:	84 30       	cpi	r24, 0x04	; 4
    12f2:	d8 f2       	brcs	.-74     	; 0x12aa <RDA5807mSetVolume+0x46>

    twi_writeToSlave(RDA5807M_I2C_ADR, (uint8_t*)RDA5807Registers, 8);
    12f4:	ce 01       	movw	r24, r28
    12f6:	02 96       	adiw	r24, 0x02	; 2
    12f8:	48 e0       	ldi	r20, 0x08	; 8
    12fa:	50 e0       	ldi	r21, 0x00	; 0
    12fc:	bc 01       	movw	r22, r24
    12fe:	80 e1       	ldi	r24, 0x10	; 16
    1300:	0e 94 38 04 	call	0x870	; 0x870 <twi_writeToSlave>

    return RDA5807mFN_OK;
    1304:	80 e0       	ldi	r24, 0x00	; 0
}
    1306:	2a 96       	adiw	r28, 0x0a	; 10
    1308:	0f b6       	in	r0, 0x3f	; 63
    130a:	f8 94       	cli
    130c:	de bf       	out	0x3e, r29	; 62
    130e:	0f be       	out	0x3f, r0	; 63
    1310:	cd bf       	out	0x3d, r28	; 61
    1312:	df 91       	pop	r29
    1314:	cf 91       	pop	r28
    1316:	08 95       	ret

00001318 <RDA5807mGetRSSI>:

uint8_t RDA5807mGetRSSI(void) {
    1318:	cf 93       	push	r28
    131a:	df 93       	push	r29
    131c:	00 d0       	rcall	.+0      	; 0x131e <RDA5807mGetRSSI+0x6>
    131e:	cd b7       	in	r28, 0x3d	; 61
    1320:	de b7       	in	r29, 0x3e	; 62

    uint16_t RDA5807MReg;

    RDA5807MReg = RDA5807mGetReg0x0B();
    1322:	0e 94 fd 07 	call	0xffa	; 0xffa <RDA5807mGetReg0x0B>
    1326:	9a 83       	std	Y+2, r25	; 0x02
    1328:	89 83       	std	Y+1, r24	; 0x01

    /* Masking only RSSI bits 15:9 */
    RDA5807MReg &= ((1 << RSSI_6) | (1 << RSSI_5) | (1 << RSSI_4) | (1 << RSSI_3) | (1 << RSSI_2) | (1 << RSSI_1) | (1 << RSSI_0));
    132a:	89 81       	ldd	r24, Y+1	; 0x01
    132c:	9a 81       	ldd	r25, Y+2	; 0x02
    132e:	88 27       	eor	r24, r24
    1330:	9e 7f       	andi	r25, 0xFE	; 254
    1332:	9a 83       	std	Y+2, r25	; 0x02
    1334:	89 83       	std	Y+1, r24	; 0x01

    /* Shifting value to be within 6:0 */
    RDA5807MReg >>= RSSI_0;
    1336:	89 81       	ldd	r24, Y+1	; 0x01
    1338:	9a 81       	ldd	r25, Y+2	; 0x02
    133a:	89 2f       	mov	r24, r25
    133c:	99 27       	eor	r25, r25
    133e:	86 95       	lsr	r24
    1340:	9a 83       	std	Y+2, r25	; 0x02
    1342:	89 83       	std	Y+1, r24	; 0x01

    return (uint8_t)RDA5807MReg;
    1344:	89 81       	ldd	r24, Y+1	; 0x01
}
    1346:	0f 90       	pop	r0
    1348:	0f 90       	pop	r0
    134a:	df 91       	pop	r29
    134c:	cf 91       	pop	r28
    134e:	08 95       	ret

00001350 <RDA5807mGetRDSR>:

uint8_t RDA5807mGetRDSR(void) {
    1350:	cf 93       	push	r28
    1352:	df 93       	push	r29
    1354:	00 d0       	rcall	.+0      	; 0x1356 <RDA5807mGetRDSR+0x6>
    1356:	cd b7       	in	r28, 0x3d	; 61
    1358:	de b7       	in	r29, 0x3e	; 62

    uint16_t RDA5807MReg = RDA5807mGetReg0x0A();
    135a:	0e 94 ce 07 	call	0xf9c	; 0xf9c <RDA5807mGetReg0x0A>
    135e:	9a 83       	std	Y+2, r25	; 0x02
    1360:	89 83       	std	Y+1, r24	; 0x01

    return ((RDA5807MReg & (1 << RDSR)) >> (RDSR));
    1362:	89 81       	ldd	r24, Y+1	; 0x01
    1364:	9a 81       	ldd	r25, Y+2	; 0x02
    1366:	88 27       	eor	r24, r24
    1368:	99 0f       	add	r25, r25
    136a:	88 1f       	adc	r24, r24
    136c:	99 27       	eor	r25, r25
}
    136e:	0f 90       	pop	r0
    1370:	0f 90       	pop	r0
    1372:	df 91       	pop	r29
    1374:	cf 91       	pop	r28
    1376:	08 95       	ret

00001378 <RDA5807mGetRDSS>:

uint8_t RDA5807mGetRDSS(void) {
    1378:	cf 93       	push	r28
    137a:	df 93       	push	r29
    137c:	00 d0       	rcall	.+0      	; 0x137e <RDA5807mGetRDSS+0x6>
    137e:	cd b7       	in	r28, 0x3d	; 61
    1380:	de b7       	in	r29, 0x3e	; 62

    uint16_t RDA5807MReg = RDA5807mGetReg0x0A();
    1382:	0e 94 ce 07 	call	0xf9c	; 0xf9c <RDA5807mGetReg0x0A>
    1386:	9a 83       	std	Y+2, r25	; 0x02
    1388:	89 83       	std	Y+1, r24	; 0x01

    return ((RDA5807MReg & (1 << RDSS)) >> (RDSS));
    138a:	89 81       	ldd	r24, Y+1	; 0x01
    138c:	9a 81       	ldd	r25, Y+2	; 0x02
    138e:	89 2f       	mov	r24, r25
    1390:	99 27       	eor	r25, r25
    1392:	82 95       	swap	r24
    1394:	8f 70       	andi	r24, 0x0F	; 15
    1396:	81 70       	andi	r24, 0x01	; 1
}
    1398:	0f 90       	pop	r0
    139a:	0f 90       	pop	r0
    139c:	df 91       	pop	r29
    139e:	cf 91       	pop	r28
    13a0:	08 95       	ret

000013a2 <RDA5807misChannelStereo>:

uint8_t RDA5807misChannelStereo(void) {
    13a2:	cf 93       	push	r28
    13a4:	df 93       	push	r29
    13a6:	00 d0       	rcall	.+0      	; 0x13a8 <RDA5807misChannelStereo+0x6>
    13a8:	cd b7       	in	r28, 0x3d	; 61
    13aa:	de b7       	in	r29, 0x3e	; 62

    uint16_t RDA5807MReg = RDA5807mGetReg0x0A();
    13ac:	0e 94 ce 07 	call	0xf9c	; 0xf9c <RDA5807mGetReg0x0A>
    13b0:	9a 83       	std	Y+2, r25	; 0x02
    13b2:	89 83       	std	Y+1, r24	; 0x01

    return ((RDA5807MReg & (1 << ST)) >> (ST));
    13b4:	89 81       	ldd	r24, Y+1	; 0x01
    13b6:	9a 81       	ldd	r25, Y+2	; 0x02
    13b8:	89 2f       	mov	r24, r25
    13ba:	99 27       	eor	r25, r25
    13bc:	86 95       	lsr	r24
    13be:	86 95       	lsr	r24
    13c0:	81 70       	andi	r24, 0x01	; 1
}
    13c2:	0f 90       	pop	r0
    13c4:	0f 90       	pop	r0
    13c6:	df 91       	pop	r29
    13c8:	cf 91       	pop	r28
    13ca:	08 95       	ret

000013cc <RDA5807mIsChannelStation>:

uint8_t RDA5807mIsChannelStation(void) {
    13cc:	cf 93       	push	r28
    13ce:	df 93       	push	r29
    13d0:	00 d0       	rcall	.+0      	; 0x13d2 <RDA5807mIsChannelStation+0x6>
    13d2:	cd b7       	in	r28, 0x3d	; 61
    13d4:	de b7       	in	r29, 0x3e	; 62

    uint16_t RDA5807MReg = RDA5807mGetReg0x0B();
    13d6:	0e 94 fd 07 	call	0xffa	; 0xffa <RDA5807mGetReg0x0B>
    13da:	9a 83       	std	Y+2, r25	; 0x02
    13dc:	89 83       	std	Y+1, r24	; 0x01

    return ((RDA5807MReg & (1 << ST)) >> (ST));
    13de:	89 81       	ldd	r24, Y+1	; 0x01
    13e0:	9a 81       	ldd	r25, Y+2	; 0x02
    13e2:	89 2f       	mov	r24, r25
    13e4:	99 27       	eor	r25, r25
    13e6:	86 95       	lsr	r24
    13e8:	86 95       	lsr	r24
    13ea:	81 70       	andi	r24, 0x01	; 1
}
    13ec:	0f 90       	pop	r0
    13ee:	0f 90       	pop	r0
    13f0:	df 91       	pop	r29
    13f2:	cf 91       	pop	r28
    13f4:	08 95       	ret

000013f6 <RDA5807mGetRDSBlockA>:

uint16_t RDA5807mGetRDSBlockA(void) {
    13f6:	cf 93       	push	r28
    13f8:	df 93       	push	r29
    13fa:	cd b7       	in	r28, 0x3d	; 61
    13fc:	de b7       	in	r29, 0x3e	; 62
    13fe:	28 97       	sbiw	r28, 0x08	; 8
    1400:	0f b6       	in	r0, 0x3f	; 63
    1402:	f8 94       	cli
    1404:	de bf       	out	0x3e, r29	; 62
    1406:	0f be       	out	0x3f, r0	; 63
    1408:	cd bf       	out	0x3d, r28	; 61

    uint8_t Registers[6] = {0};
    140a:	1c 82       	std	Y+4, r1	; 0x04
    140c:	1b 82       	std	Y+3, r1	; 0x03
    140e:	24 e0       	ldi	r18, 0x04	; 4
    1410:	ce 01       	movw	r24, r28
    1412:	05 96       	adiw	r24, 0x05	; 5
    1414:	fc 01       	movw	r30, r24
    1416:	32 2f       	mov	r19, r18
    1418:	11 92       	st	Z+, r1
    141a:	3a 95       	dec	r19
    141c:	e9 f7       	brne	.-6      	; 0x1418 <RDA5807mGetRDSBlockA+0x22>
    uint16_t RDA5807MReg;

    twi_readFromSlave(RDA5807M_I2C_ADR, Registers, 6);
    141e:	ce 01       	movw	r24, r28
    1420:	03 96       	adiw	r24, 0x03	; 3
    1422:	46 e0       	ldi	r20, 0x06	; 6
    1424:	50 e0       	ldi	r21, 0x00	; 0
    1426:	bc 01       	movw	r22, r24
    1428:	80 e1       	ldi	r24, 0x10	; 16
    142a:	0e 94 6f 04 	call	0x8de	; 0x8de <twi_readFromSlave>
    RDA5807MReg = ((Registers[4] << 8 )| Registers[5]);
    142e:	8f 81       	ldd	r24, Y+7	; 0x07
    1430:	88 2f       	mov	r24, r24
    1432:	90 e0       	ldi	r25, 0x00	; 0
    1434:	38 2f       	mov	r19, r24
    1436:	22 27       	eor	r18, r18
    1438:	88 85       	ldd	r24, Y+8	; 0x08
    143a:	88 2f       	mov	r24, r24
    143c:	90 e0       	ldi	r25, 0x00	; 0
    143e:	82 2b       	or	r24, r18
    1440:	93 2b       	or	r25, r19
    1442:	9a 83       	std	Y+2, r25	; 0x02
    1444:	89 83       	std	Y+1, r24	; 0x01

    return RDA5807MReg;
    1446:	89 81       	ldd	r24, Y+1	; 0x01
    1448:	9a 81       	ldd	r25, Y+2	; 0x02
}
    144a:	28 96       	adiw	r28, 0x08	; 8
    144c:	0f b6       	in	r0, 0x3f	; 63
    144e:	f8 94       	cli
    1450:	de bf       	out	0x3e, r29	; 62
    1452:	0f be       	out	0x3f, r0	; 63
    1454:	cd bf       	out	0x3d, r28	; 61
    1456:	df 91       	pop	r29
    1458:	cf 91       	pop	r28
    145a:	08 95       	ret

0000145c <RDA5807mGetRDSBlockB>:

uint16_t RDA5807mGetRDSBlockB(void) {
    145c:	cf 93       	push	r28
    145e:	df 93       	push	r29
    1460:	cd b7       	in	r28, 0x3d	; 61
    1462:	de b7       	in	r29, 0x3e	; 62
    1464:	2a 97       	sbiw	r28, 0x0a	; 10
    1466:	0f b6       	in	r0, 0x3f	; 63
    1468:	f8 94       	cli
    146a:	de bf       	out	0x3e, r29	; 62
    146c:	0f be       	out	0x3f, r0	; 63
    146e:	cd bf       	out	0x3d, r28	; 61

    uint8_t Registers[8] = {0};
    1470:	1c 82       	std	Y+4, r1	; 0x04
    1472:	1b 82       	std	Y+3, r1	; 0x03
    1474:	26 e0       	ldi	r18, 0x06	; 6
    1476:	ce 01       	movw	r24, r28
    1478:	05 96       	adiw	r24, 0x05	; 5
    147a:	fc 01       	movw	r30, r24
    147c:	32 2f       	mov	r19, r18
    147e:	11 92       	st	Z+, r1
    1480:	3a 95       	dec	r19
    1482:	e9 f7       	brne	.-6      	; 0x147e <RDA5807mGetRDSBlockB+0x22>
    uint16_t RDA5807MReg;

    twi_readFromSlave(RDA5807M_I2C_ADR, Registers, 8);
    1484:	ce 01       	movw	r24, r28
    1486:	03 96       	adiw	r24, 0x03	; 3
    1488:	48 e0       	ldi	r20, 0x08	; 8
    148a:	50 e0       	ldi	r21, 0x00	; 0
    148c:	bc 01       	movw	r22, r24
    148e:	80 e1       	ldi	r24, 0x10	; 16
    1490:	0e 94 6f 04 	call	0x8de	; 0x8de <twi_readFromSlave>
    RDA5807MReg = ((Registers[6] << 8 )| Registers[7]);
    1494:	89 85       	ldd	r24, Y+9	; 0x09
    1496:	88 2f       	mov	r24, r24
    1498:	90 e0       	ldi	r25, 0x00	; 0
    149a:	38 2f       	mov	r19, r24
    149c:	22 27       	eor	r18, r18
    149e:	8a 85       	ldd	r24, Y+10	; 0x0a
    14a0:	88 2f       	mov	r24, r24
    14a2:	90 e0       	ldi	r25, 0x00	; 0
    14a4:	82 2b       	or	r24, r18
    14a6:	93 2b       	or	r25, r19
    14a8:	9a 83       	std	Y+2, r25	; 0x02
    14aa:	89 83       	std	Y+1, r24	; 0x01

    return RDA5807MReg;
    14ac:	89 81       	ldd	r24, Y+1	; 0x01
    14ae:	9a 81       	ldd	r25, Y+2	; 0x02
}
    14b0:	2a 96       	adiw	r28, 0x0a	; 10
    14b2:	0f b6       	in	r0, 0x3f	; 63
    14b4:	f8 94       	cli
    14b6:	de bf       	out	0x3e, r29	; 62
    14b8:	0f be       	out	0x3f, r0	; 63
    14ba:	cd bf       	out	0x3d, r28	; 61
    14bc:	df 91       	pop	r29
    14be:	cf 91       	pop	r28
    14c0:	08 95       	ret

000014c2 <RDA5807mGetRDSBlockC>:

uint16_t RDA5807mGetRDSBlockC(void) {
    14c2:	cf 93       	push	r28
    14c4:	df 93       	push	r29
    14c6:	cd b7       	in	r28, 0x3d	; 61
    14c8:	de b7       	in	r29, 0x3e	; 62
    14ca:	2c 97       	sbiw	r28, 0x0c	; 12
    14cc:	0f b6       	in	r0, 0x3f	; 63
    14ce:	f8 94       	cli
    14d0:	de bf       	out	0x3e, r29	; 62
    14d2:	0f be       	out	0x3f, r0	; 63
    14d4:	cd bf       	out	0x3d, r28	; 61

    uint8_t Registers[10] = {0};
    14d6:	1c 82       	std	Y+4, r1	; 0x04
    14d8:	1b 82       	std	Y+3, r1	; 0x03
    14da:	28 e0       	ldi	r18, 0x08	; 8
    14dc:	ce 01       	movw	r24, r28
    14de:	05 96       	adiw	r24, 0x05	; 5
    14e0:	fc 01       	movw	r30, r24
    14e2:	32 2f       	mov	r19, r18
    14e4:	11 92       	st	Z+, r1
    14e6:	3a 95       	dec	r19
    14e8:	e9 f7       	brne	.-6      	; 0x14e4 <RDA5807mGetRDSBlockC+0x22>
    uint16_t RDA5807MReg;

    twi_readFromSlave(RDA5807M_I2C_ADR, Registers, 10);
    14ea:	ce 01       	movw	r24, r28
    14ec:	03 96       	adiw	r24, 0x03	; 3
    14ee:	4a e0       	ldi	r20, 0x0A	; 10
    14f0:	50 e0       	ldi	r21, 0x00	; 0
    14f2:	bc 01       	movw	r22, r24
    14f4:	80 e1       	ldi	r24, 0x10	; 16
    14f6:	0e 94 6f 04 	call	0x8de	; 0x8de <twi_readFromSlave>
    RDA5807MReg = ((Registers[8] << 8 )| Registers[9]);
    14fa:	8b 85       	ldd	r24, Y+11	; 0x0b
    14fc:	88 2f       	mov	r24, r24
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	38 2f       	mov	r19, r24
    1502:	22 27       	eor	r18, r18
    1504:	8c 85       	ldd	r24, Y+12	; 0x0c
    1506:	88 2f       	mov	r24, r24
    1508:	90 e0       	ldi	r25, 0x00	; 0
    150a:	82 2b       	or	r24, r18
    150c:	93 2b       	or	r25, r19
    150e:	9a 83       	std	Y+2, r25	; 0x02
    1510:	89 83       	std	Y+1, r24	; 0x01

    return RDA5807MReg;
    1512:	89 81       	ldd	r24, Y+1	; 0x01
    1514:	9a 81       	ldd	r25, Y+2	; 0x02
}
    1516:	2c 96       	adiw	r28, 0x0c	; 12
    1518:	0f b6       	in	r0, 0x3f	; 63
    151a:	f8 94       	cli
    151c:	de bf       	out	0x3e, r29	; 62
    151e:	0f be       	out	0x3f, r0	; 63
    1520:	cd bf       	out	0x3d, r28	; 61
    1522:	df 91       	pop	r29
    1524:	cf 91       	pop	r28
    1526:	08 95       	ret

00001528 <RDA5807mGetRDSBlockD>:

uint16_t RDA5807mGetRDSBlockD(void) {
    1528:	cf 93       	push	r28
    152a:	df 93       	push	r29
    152c:	cd b7       	in	r28, 0x3d	; 61
    152e:	de b7       	in	r29, 0x3e	; 62
    1530:	2e 97       	sbiw	r28, 0x0e	; 14
    1532:	0f b6       	in	r0, 0x3f	; 63
    1534:	f8 94       	cli
    1536:	de bf       	out	0x3e, r29	; 62
    1538:	0f be       	out	0x3f, r0	; 63
    153a:	cd bf       	out	0x3d, r28	; 61

    uint8_t Registers[12] = {0};
    153c:	1c 82       	std	Y+4, r1	; 0x04
    153e:	1b 82       	std	Y+3, r1	; 0x03
    1540:	2a e0       	ldi	r18, 0x0A	; 10
    1542:	ce 01       	movw	r24, r28
    1544:	05 96       	adiw	r24, 0x05	; 5
    1546:	fc 01       	movw	r30, r24
    1548:	32 2f       	mov	r19, r18
    154a:	11 92       	st	Z+, r1
    154c:	3a 95       	dec	r19
    154e:	e9 f7       	brne	.-6      	; 0x154a <RDA5807mGetRDSBlockD+0x22>
    uint16_t RDA5807MReg;

    twi_readFromSlave(RDA5807M_I2C_ADR, Registers, 12);
    1550:	ce 01       	movw	r24, r28
    1552:	03 96       	adiw	r24, 0x03	; 3
    1554:	4c e0       	ldi	r20, 0x0C	; 12
    1556:	50 e0       	ldi	r21, 0x00	; 0
    1558:	bc 01       	movw	r22, r24
    155a:	80 e1       	ldi	r24, 0x10	; 16
    155c:	0e 94 6f 04 	call	0x8de	; 0x8de <twi_readFromSlave>
    RDA5807MReg = ((Registers[10] << 8 )| Registers[11]);
    1560:	8d 85       	ldd	r24, Y+13	; 0x0d
    1562:	88 2f       	mov	r24, r24
    1564:	90 e0       	ldi	r25, 0x00	; 0
    1566:	38 2f       	mov	r19, r24
    1568:	22 27       	eor	r18, r18
    156a:	8e 85       	ldd	r24, Y+14	; 0x0e
    156c:	88 2f       	mov	r24, r24
    156e:	90 e0       	ldi	r25, 0x00	; 0
    1570:	82 2b       	or	r24, r18
    1572:	93 2b       	or	r25, r19
    1574:	9a 83       	std	Y+2, r25	; 0x02
    1576:	89 83       	std	Y+1, r24	; 0x01

    return RDA5807MReg;
    1578:	89 81       	ldd	r24, Y+1	; 0x01
    157a:	9a 81       	ldd	r25, Y+2	; 0x02
}
    157c:	2e 96       	adiw	r28, 0x0e	; 14
    157e:	0f b6       	in	r0, 0x3f	; 63
    1580:	f8 94       	cli
    1582:	de bf       	out	0x3e, r29	; 62
    1584:	0f be       	out	0x3f, r0	; 63
    1586:	cd bf       	out	0x3d, r28	; 61
    1588:	df 91       	pop	r29
    158a:	cf 91       	pop	r28
    158c:	08 95       	ret

0000158e <RDA5807mGetErrBlockA>:

uint8_t RDA5807mGetErrBlockA(void) {
    158e:	cf 93       	push	r28
    1590:	df 93       	push	r29
    1592:	00 d0       	rcall	.+0      	; 0x1594 <RDA5807mGetErrBlockA+0x6>
    1594:	cd b7       	in	r28, 0x3d	; 61
    1596:	de b7       	in	r29, 0x3e	; 62

    uint16_t RDA5807MReg;

	RDA5807MReg = RDA5807mGetReg0x0B();
    1598:	0e 94 fd 07 	call	0xffa	; 0xffa <RDA5807mGetReg0x0B>
    159c:	9a 83       	std	Y+2, r25	; 0x02
    159e:	89 83       	std	Y+1, r24	; 0x01

    RDA5807MReg &= (1 << BLERA_1) | (1 << BLERA_0);
    15a0:	89 81       	ldd	r24, Y+1	; 0x01
    15a2:	9a 81       	ldd	r25, Y+2	; 0x02
    15a4:	8c 70       	andi	r24, 0x0C	; 12
    15a6:	99 27       	eor	r25, r25
    15a8:	9a 83       	std	Y+2, r25	; 0x02
    15aa:	89 83       	std	Y+1, r24	; 0x01
    RDA5807MReg >>= BLERA_0;
    15ac:	89 81       	ldd	r24, Y+1	; 0x01
    15ae:	9a 81       	ldd	r25, Y+2	; 0x02
    15b0:	96 95       	lsr	r25
    15b2:	87 95       	ror	r24
    15b4:	96 95       	lsr	r25
    15b6:	87 95       	ror	r24
    15b8:	9a 83       	std	Y+2, r25	; 0x02
    15ba:	89 83       	std	Y+1, r24	; 0x01

    return (uint8_t)RDA5807MReg;
    15bc:	89 81       	ldd	r24, Y+1	; 0x01
}
    15be:	0f 90       	pop	r0
    15c0:	0f 90       	pop	r0
    15c2:	df 91       	pop	r29
    15c4:	cf 91       	pop	r28
    15c6:	08 95       	ret

000015c8 <RDA5807mGetErrBlockB>:

uint8_t RDA5807mGetErrBlockB(void) {
    15c8:	cf 93       	push	r28
    15ca:	df 93       	push	r29
    15cc:	00 d0       	rcall	.+0      	; 0x15ce <RDA5807mGetErrBlockB+0x6>
    15ce:	cd b7       	in	r28, 0x3d	; 61
    15d0:	de b7       	in	r29, 0x3e	; 62

    uint16_t RDA5807MReg;

	RDA5807MReg = RDA5807mGetReg0x0B();
    15d2:	0e 94 fd 07 	call	0xffa	; 0xffa <RDA5807mGetReg0x0B>
    15d6:	9a 83       	std	Y+2, r25	; 0x02
    15d8:	89 83       	std	Y+1, r24	; 0x01

    RDA5807MReg &= (1 << BLERB_1) | (1 << BLERB_0);
    15da:	89 81       	ldd	r24, Y+1	; 0x01
    15dc:	9a 81       	ldd	r25, Y+2	; 0x02
    15de:	83 70       	andi	r24, 0x03	; 3
    15e0:	99 27       	eor	r25, r25
    15e2:	9a 83       	std	Y+2, r25	; 0x02
    15e4:	89 83       	std	Y+1, r24	; 0x01
    RDA5807MReg >>= BLERB_0;

    return (uint8_t)RDA5807MReg;
    15e6:	89 81       	ldd	r24, Y+1	; 0x01
}
    15e8:	0f 90       	pop	r0
    15ea:	0f 90       	pop	r0
    15ec:	df 91       	pop	r29
    15ee:	cf 91       	pop	r28
    15f0:	08 95       	ret

000015f2 <RDA5807mClearRDSFIFO>:


uint8_t RDA5807mClearRDSFIFO(void) {
    15f2:	cf 93       	push	r28
    15f4:	df 93       	push	r29
    15f6:	00 d0       	rcall	.+0      	; 0x15f8 <RDA5807mClearRDSFIFO+0x6>
    15f8:	00 d0       	rcall	.+0      	; 0x15fa <RDA5807mClearRDSFIFO+0x8>
    15fa:	00 d0       	rcall	.+0      	; 0x15fc <RDA5807mClearRDSFIFO+0xa>
    15fc:	0f 92       	push	r0
    15fe:	cd b7       	in	r28, 0x3d	; 61
    1600:	de b7       	in	r29, 0x3e	; 62

    uint16_t RDA5807Registers[3] = {0};
    1602:	26 e0       	ldi	r18, 0x06	; 6
    1604:	ce 01       	movw	r24, r28
    1606:	02 96       	adiw	r24, 0x02	; 2
    1608:	fc 01       	movw	r30, r24
    160a:	32 2f       	mov	r19, r18
    160c:	11 92       	st	Z+, r1
    160e:	3a 95       	dec	r19
    1610:	e9 f7       	brne	.-6      	; 0x160c <RDA5807mClearRDSFIFO+0x1a>
	/* Register REG_ADR_02 */
#if RDS_USED
    RDA5807Registers[0] = (1 << DHIZ)| (1 << DMUTE) | (1 << BASS)| (1 << RCLK_DIR_MODE) | (1 << RDS_EN) | (1 << ENABLE);
    1612:	89 e0       	ldi	r24, 0x09	; 9
    1614:	94 ed       	ldi	r25, 0xD4	; 212
    1616:	9b 83       	std	Y+3, r25	; 0x03
    1618:	8a 83       	std	Y+2, r24	; 0x02
#else
    RDA5807Registers[0] = (1 << DHIZ)| (1 << DMUTE) | (1 << BASS)| (1 << RCLK_DIR_MODE)| (1 << ENABLE);
#endif	/* Register REG_ADR_03 */
	RDA5807Registers[1] = 0 ;
    161a:	1d 82       	std	Y+5, r1	; 0x05
    161c:	1c 82       	std	Y+4, r1	; 0x04
	/* Register REG_ADR_04 */

#if RDS_USED
	RDA5807Registers[2] = (1 << RDS_FIFO_EN) | (1 << RDS_FIFO_CLR);
    161e:	80 e0       	ldi	r24, 0x00	; 0
    1620:	94 e1       	ldi	r25, 0x14	; 20
    1622:	9f 83       	std	Y+7, r25	; 0x07
    1624:	8e 83       	std	Y+6, r24	; 0x06
#endif
    for(uint8_t idx = 0; idx < 3; idx++) RDA5807Registers[idx] = swapbytes(RDA5807Registers[idx]);
    1626:	19 82       	std	Y+1, r1	; 0x01
    1628:	22 c0       	rjmp	.+68     	; 0x166e <RDA5807mClearRDSFIFO+0x7c>
    162a:	89 81       	ldd	r24, Y+1	; 0x01
    162c:	88 2f       	mov	r24, r24
    162e:	90 e0       	ldi	r25, 0x00	; 0
    1630:	88 0f       	add	r24, r24
    1632:	99 1f       	adc	r25, r25
    1634:	9e 01       	movw	r18, r28
    1636:	2f 5f       	subi	r18, 0xFF	; 255
    1638:	3f 4f       	sbci	r19, 0xFF	; 255
    163a:	82 0f       	add	r24, r18
    163c:	93 1f       	adc	r25, r19
    163e:	01 96       	adiw	r24, 0x01	; 1
    1640:	fc 01       	movw	r30, r24
    1642:	20 81       	ld	r18, Z
    1644:	31 81       	ldd	r19, Z+1	; 0x01
    1646:	89 81       	ldd	r24, Y+1	; 0x01
    1648:	88 2f       	mov	r24, r24
    164a:	90 e0       	ldi	r25, 0x00	; 0
    164c:	32 27       	eor	r19, r18
    164e:	23 27       	eor	r18, r19
    1650:	32 27       	eor	r19, r18
    1652:	88 0f       	add	r24, r24
    1654:	99 1f       	adc	r25, r25
    1656:	ae 01       	movw	r20, r28
    1658:	4f 5f       	subi	r20, 0xFF	; 255
    165a:	5f 4f       	sbci	r21, 0xFF	; 255
    165c:	84 0f       	add	r24, r20
    165e:	95 1f       	adc	r25, r21
    1660:	01 96       	adiw	r24, 0x01	; 1
    1662:	fc 01       	movw	r30, r24
    1664:	31 83       	std	Z+1, r19	; 0x01
    1666:	20 83       	st	Z, r18
    1668:	89 81       	ldd	r24, Y+1	; 0x01
    166a:	8f 5f       	subi	r24, 0xFF	; 255
    166c:	89 83       	std	Y+1, r24	; 0x01
    166e:	89 81       	ldd	r24, Y+1	; 0x01
    1670:	83 30       	cpi	r24, 0x03	; 3
    1672:	d8 f2       	brcs	.-74     	; 0x162a <RDA5807mClearRDSFIFO+0x38>

    twi_writeToSlave(RDA5807M_I2C_ADR, (uint8_t*)RDA5807Registers, 6);
    1674:	ce 01       	movw	r24, r28
    1676:	02 96       	adiw	r24, 0x02	; 2
    1678:	46 e0       	ldi	r20, 0x06	; 6
    167a:	50 e0       	ldi	r21, 0x00	; 0
    167c:	bc 01       	movw	r22, r24
    167e:	80 e1       	ldi	r24, 0x10	; 16
    1680:	0e 94 38 04 	call	0x870	; 0x870 <twi_writeToSlave>

    return RDA5807mFN_OK;
    1684:	80 e0       	ldi	r24, 0x00	; 0

}
    1686:	27 96       	adiw	r28, 0x07	; 7
    1688:	0f b6       	in	r0, 0x3f	; 63
    168a:	f8 94       	cli
    168c:	de bf       	out	0x3e, r29	; 62
    168e:	0f be       	out	0x3f, r0	; 63
    1690:	cd bf       	out	0x3d, r28	; 61
    1692:	df 91       	pop	r29
    1694:	cf 91       	pop	r28
    1696:	08 95       	ret

00001698 <__udivmodsi4>:
    1698:	a1 e2       	ldi	r26, 0x21	; 33
    169a:	1a 2e       	mov	r1, r26
    169c:	aa 1b       	sub	r26, r26
    169e:	bb 1b       	sub	r27, r27
    16a0:	fd 01       	movw	r30, r26
    16a2:	0d c0       	rjmp	.+26     	; 0x16be <__udivmodsi4_ep>

000016a4 <__udivmodsi4_loop>:
    16a4:	aa 1f       	adc	r26, r26
    16a6:	bb 1f       	adc	r27, r27
    16a8:	ee 1f       	adc	r30, r30
    16aa:	ff 1f       	adc	r31, r31
    16ac:	a2 17       	cp	r26, r18
    16ae:	b3 07       	cpc	r27, r19
    16b0:	e4 07       	cpc	r30, r20
    16b2:	f5 07       	cpc	r31, r21
    16b4:	20 f0       	brcs	.+8      	; 0x16be <__udivmodsi4_ep>
    16b6:	a2 1b       	sub	r26, r18
    16b8:	b3 0b       	sbc	r27, r19
    16ba:	e4 0b       	sbc	r30, r20
    16bc:	f5 0b       	sbc	r31, r21

000016be <__udivmodsi4_ep>:
    16be:	66 1f       	adc	r22, r22
    16c0:	77 1f       	adc	r23, r23
    16c2:	88 1f       	adc	r24, r24
    16c4:	99 1f       	adc	r25, r25
    16c6:	1a 94       	dec	r1
    16c8:	69 f7       	brne	.-38     	; 0x16a4 <__udivmodsi4_loop>
    16ca:	60 95       	com	r22
    16cc:	70 95       	com	r23
    16ce:	80 95       	com	r24
    16d0:	90 95       	com	r25
    16d2:	9b 01       	movw	r18, r22
    16d4:	ac 01       	movw	r20, r24
    16d6:	bd 01       	movw	r22, r26
    16d8:	cf 01       	movw	r24, r30
    16da:	08 95       	ret

000016dc <memcmp>:
    16dc:	fb 01       	movw	r30, r22
    16de:	dc 01       	movw	r26, r24
    16e0:	04 c0       	rjmp	.+8      	; 0x16ea <memcmp+0xe>
    16e2:	8d 91       	ld	r24, X+
    16e4:	01 90       	ld	r0, Z+
    16e6:	80 19       	sub	r24, r0
    16e8:	21 f4       	brne	.+8      	; 0x16f2 <memcmp+0x16>
    16ea:	41 50       	subi	r20, 0x01	; 1
    16ec:	50 40       	sbci	r21, 0x00	; 0
    16ee:	c8 f7       	brcc	.-14     	; 0x16e2 <memcmp+0x6>
    16f0:	88 1b       	sub	r24, r24
    16f2:	99 0b       	sbc	r25, r25
    16f4:	08 95       	ret

000016f6 <memcpy>:
    16f6:	fb 01       	movw	r30, r22
    16f8:	dc 01       	movw	r26, r24
    16fa:	02 c0       	rjmp	.+4      	; 0x1700 <memcpy+0xa>
    16fc:	01 90       	ld	r0, Z+
    16fe:	0d 92       	st	X+, r0
    1700:	41 50       	subi	r20, 0x01	; 1
    1702:	50 40       	sbci	r21, 0x00	; 0
    1704:	d8 f7       	brcc	.-10     	; 0x16fc <memcpy+0x6>
    1706:	08 95       	ret

00001708 <memset>:
    1708:	dc 01       	movw	r26, r24
    170a:	01 c0       	rjmp	.+2      	; 0x170e <memset+0x6>
    170c:	6d 93       	st	X+, r22
    170e:	41 50       	subi	r20, 0x01	; 1
    1710:	50 40       	sbci	r21, 0x00	; 0
    1712:	e0 f7       	brcc	.-8      	; 0x170c <memset+0x4>
    1714:	08 95       	ret

00001716 <printf>:
    1716:	b0 e0       	ldi	r27, 0x00	; 0
    1718:	a0 e0       	ldi	r26, 0x00	; 0
    171a:	e1 e9       	ldi	r30, 0x91	; 145
    171c:	fb e0       	ldi	r31, 0x0B	; 11
    171e:	0c 94 52 0e 	jmp	0x1ca4	; 0x1ca4 <__prologue_saves__+0x20>
    1722:	fe 01       	movw	r30, r28
    1724:	35 96       	adiw	r30, 0x05	; 5
    1726:	61 91       	ld	r22, Z+
    1728:	71 91       	ld	r23, Z+
    172a:	af 01       	movw	r20, r30
    172c:	80 91 07 02 	lds	r24, 0x0207	; 0x800207 <__iob+0x2>
    1730:	90 91 08 02 	lds	r25, 0x0208	; 0x800208 <__iob+0x3>
    1734:	0e 94 cb 0b 	call	0x1796	; 0x1796 <vfprintf>
    1738:	e2 e0       	ldi	r30, 0x02	; 2
    173a:	0c 94 6e 0e 	jmp	0x1cdc	; 0x1cdc <__epilogue_restores__+0x20>

0000173e <puts>:
    173e:	0f 93       	push	r16
    1740:	1f 93       	push	r17
    1742:	cf 93       	push	r28
    1744:	df 93       	push	r29
    1746:	e0 91 07 02 	lds	r30, 0x0207	; 0x800207 <__iob+0x2>
    174a:	f0 91 08 02 	lds	r31, 0x0208	; 0x800208 <__iob+0x3>
    174e:	23 81       	ldd	r18, Z+3	; 0x03
    1750:	00 e0       	ldi	r16, 0x00	; 0
    1752:	10 e0       	ldi	r17, 0x00	; 0
    1754:	21 fd       	sbrc	r18, 1
    1756:	0e c0       	rjmp	.+28     	; 0x1774 <puts+0x36>
    1758:	0f ef       	ldi	r16, 0xFF	; 255
    175a:	1f ef       	ldi	r17, 0xFF	; 255
    175c:	c8 01       	movw	r24, r16
    175e:	df 91       	pop	r29
    1760:	cf 91       	pop	r28
    1762:	1f 91       	pop	r17
    1764:	0f 91       	pop	r16
    1766:	08 95       	ret
    1768:	09 95       	icall
    176a:	89 2b       	or	r24, r25
    176c:	11 f0       	breq	.+4      	; 0x1772 <puts+0x34>
    176e:	0f ef       	ldi	r16, 0xFF	; 255
    1770:	1f ef       	ldi	r17, 0xFF	; 255
    1772:	ce 01       	movw	r24, r28
    1774:	ec 01       	movw	r28, r24
    1776:	89 91       	ld	r24, Y+
    1778:	60 91 07 02 	lds	r22, 0x0207	; 0x800207 <__iob+0x2>
    177c:	70 91 08 02 	lds	r23, 0x0208	; 0x800208 <__iob+0x3>
    1780:	db 01       	movw	r26, r22
    1782:	18 96       	adiw	r26, 0x08	; 8
    1784:	ed 91       	ld	r30, X+
    1786:	fc 91       	ld	r31, X
    1788:	81 11       	cpse	r24, r1
    178a:	ee cf       	rjmp	.-36     	; 0x1768 <puts+0x2a>
    178c:	8a e0       	ldi	r24, 0x0A	; 10
    178e:	09 95       	icall
    1790:	89 2b       	or	r24, r25
    1792:	21 f3       	breq	.-56     	; 0x175c <puts+0x1e>
    1794:	e1 cf       	rjmp	.-62     	; 0x1758 <puts+0x1a>

00001796 <vfprintf>:
    1796:	af e0       	ldi	r26, 0x0F	; 15
    1798:	b0 e0       	ldi	r27, 0x00	; 0
    179a:	e1 ed       	ldi	r30, 0xD1	; 209
    179c:	fb e0       	ldi	r31, 0x0B	; 11
    179e:	0c 94 42 0e 	jmp	0x1c84	; 0x1c84 <__prologue_saves__>
    17a2:	7c 01       	movw	r14, r24
    17a4:	3b 01       	movw	r6, r22
    17a6:	8a 01       	movw	r16, r20
    17a8:	dc 01       	movw	r26, r24
    17aa:	17 96       	adiw	r26, 0x07	; 7
    17ac:	1c 92       	st	X, r1
    17ae:	1e 92       	st	-X, r1
    17b0:	16 97       	sbiw	r26, 0x06	; 6
    17b2:	13 96       	adiw	r26, 0x03	; 3
    17b4:	8c 91       	ld	r24, X
    17b6:	81 ff       	sbrs	r24, 1
    17b8:	be c1       	rjmp	.+892    	; 0x1b36 <vfprintf+0x3a0>
    17ba:	9a e0       	ldi	r25, 0x0A	; 10
    17bc:	29 2e       	mov	r2, r25
    17be:	fe 01       	movw	r30, r28
    17c0:	31 96       	adiw	r30, 0x01	; 1
    17c2:	4f 01       	movw	r8, r30
    17c4:	d7 01       	movw	r26, r14
    17c6:	13 96       	adiw	r26, 0x03	; 3
    17c8:	9c 91       	ld	r25, X
    17ca:	f3 01       	movw	r30, r6
    17cc:	93 fd       	sbrc	r25, 3
    17ce:	85 91       	lpm	r24, Z+
    17d0:	93 ff       	sbrs	r25, 3
    17d2:	81 91       	ld	r24, Z+
    17d4:	3f 01       	movw	r6, r30
    17d6:	88 23       	and	r24, r24
    17d8:	09 f4       	brne	.+2      	; 0x17dc <vfprintf+0x46>
    17da:	44 c1       	rjmp	.+648    	; 0x1a64 <vfprintf+0x2ce>
    17dc:	85 32       	cpi	r24, 0x25	; 37
    17de:	39 f4       	brne	.+14     	; 0x17ee <vfprintf+0x58>
    17e0:	93 fd       	sbrc	r25, 3
    17e2:	85 91       	lpm	r24, Z+
    17e4:	93 ff       	sbrs	r25, 3
    17e6:	81 91       	ld	r24, Z+
    17e8:	3f 01       	movw	r6, r30
    17ea:	85 32       	cpi	r24, 0x25	; 37
    17ec:	29 f4       	brne	.+10     	; 0x17f8 <vfprintf+0x62>
    17ee:	b7 01       	movw	r22, r14
    17f0:	90 e0       	ldi	r25, 0x00	; 0
    17f2:	0e 94 b4 0d 	call	0x1b68	; 0x1b68 <fputc>
    17f6:	e6 cf       	rjmp	.-52     	; 0x17c4 <vfprintf+0x2e>
    17f8:	b1 2c       	mov	r11, r1
    17fa:	41 2c       	mov	r4, r1
    17fc:	51 2c       	mov	r5, r1
    17fe:	bf e1       	ldi	r27, 0x1F	; 31
    1800:	b5 15       	cp	r27, r5
    1802:	38 f0       	brcs	.+14     	; 0x1812 <vfprintf+0x7c>
    1804:	8b 32       	cpi	r24, 0x2B	; 43
    1806:	09 f1       	breq	.+66     	; 0x184a <vfprintf+0xb4>
    1808:	88 f4       	brcc	.+34     	; 0x182c <vfprintf+0x96>
    180a:	80 32       	cpi	r24, 0x20	; 32
    180c:	01 f1       	breq	.+64     	; 0x184e <vfprintf+0xb8>
    180e:	83 32       	cpi	r24, 0x23	; 35
    1810:	21 f1       	breq	.+72     	; 0x185a <vfprintf+0xc4>
    1812:	57 fc       	sbrc	r5, 7
    1814:	3a c0       	rjmp	.+116    	; 0x188a <vfprintf+0xf4>
    1816:	20 ed       	ldi	r18, 0xD0	; 208
    1818:	28 0f       	add	r18, r24
    181a:	2a 30       	cpi	r18, 0x0A	; 10
    181c:	40 f5       	brcc	.+80     	; 0x186e <vfprintf+0xd8>
    181e:	56 fe       	sbrs	r5, 6
    1820:	1f c0       	rjmp	.+62     	; 0x1860 <vfprintf+0xca>
    1822:	b2 9c       	mul	r11, r2
    1824:	20 0d       	add	r18, r0
    1826:	11 24       	eor	r1, r1
    1828:	b2 2e       	mov	r11, r18
    182a:	06 c0       	rjmp	.+12     	; 0x1838 <vfprintf+0xa2>
    182c:	8d 32       	cpi	r24, 0x2D	; 45
    182e:	91 f0       	breq	.+36     	; 0x1854 <vfprintf+0xbe>
    1830:	80 33       	cpi	r24, 0x30	; 48
    1832:	79 f7       	brne	.-34     	; 0x1812 <vfprintf+0x7c>
    1834:	68 94       	set
    1836:	50 f8       	bld	r5, 0
    1838:	f3 01       	movw	r30, r6
    183a:	93 fd       	sbrc	r25, 3
    183c:	85 91       	lpm	r24, Z+
    183e:	93 ff       	sbrs	r25, 3
    1840:	81 91       	ld	r24, Z+
    1842:	3f 01       	movw	r6, r30
    1844:	81 11       	cpse	r24, r1
    1846:	db cf       	rjmp	.-74     	; 0x17fe <vfprintf+0x68>
    1848:	20 c0       	rjmp	.+64     	; 0x188a <vfprintf+0xf4>
    184a:	68 94       	set
    184c:	51 f8       	bld	r5, 1
    184e:	68 94       	set
    1850:	52 f8       	bld	r5, 2
    1852:	f2 cf       	rjmp	.-28     	; 0x1838 <vfprintf+0xa2>
    1854:	68 94       	set
    1856:	53 f8       	bld	r5, 3
    1858:	ef cf       	rjmp	.-34     	; 0x1838 <vfprintf+0xa2>
    185a:	68 94       	set
    185c:	54 f8       	bld	r5, 4
    185e:	ec cf       	rjmp	.-40     	; 0x1838 <vfprintf+0xa2>
    1860:	42 9c       	mul	r4, r2
    1862:	20 0d       	add	r18, r0
    1864:	11 24       	eor	r1, r1
    1866:	42 2e       	mov	r4, r18
    1868:	68 94       	set
    186a:	55 f8       	bld	r5, 5
    186c:	e5 cf       	rjmp	.-54     	; 0x1838 <vfprintf+0xa2>
    186e:	8e 32       	cpi	r24, 0x2E	; 46
    1870:	29 f4       	brne	.+10     	; 0x187c <vfprintf+0xe6>
    1872:	56 fc       	sbrc	r5, 6
    1874:	f7 c0       	rjmp	.+494    	; 0x1a64 <vfprintf+0x2ce>
    1876:	68 94       	set
    1878:	56 f8       	bld	r5, 6
    187a:	de cf       	rjmp	.-68     	; 0x1838 <vfprintf+0xa2>
    187c:	8c 36       	cpi	r24, 0x6C	; 108
    187e:	19 f4       	brne	.+6      	; 0x1886 <vfprintf+0xf0>
    1880:	68 94       	set
    1882:	57 f8       	bld	r5, 7
    1884:	d9 cf       	rjmp	.-78     	; 0x1838 <vfprintf+0xa2>
    1886:	88 36       	cpi	r24, 0x68	; 104
    1888:	b9 f2       	breq	.-82     	; 0x1838 <vfprintf+0xa2>
    188a:	98 2f       	mov	r25, r24
    188c:	9f 7d       	andi	r25, 0xDF	; 223
    188e:	95 54       	subi	r25, 0x45	; 69
    1890:	93 30       	cpi	r25, 0x03	; 3
    1892:	c0 f0       	brcs	.+48     	; 0x18c4 <vfprintf+0x12e>
    1894:	83 36       	cpi	r24, 0x63	; 99
    1896:	a1 f1       	breq	.+104    	; 0x1900 <vfprintf+0x16a>
    1898:	83 37       	cpi	r24, 0x73	; 115
    189a:	c1 f1       	breq	.+112    	; 0x190c <vfprintf+0x176>
    189c:	83 35       	cpi	r24, 0x53	; 83
    189e:	09 f0       	breq	.+2      	; 0x18a2 <vfprintf+0x10c>
    18a0:	5b c0       	rjmp	.+182    	; 0x1958 <vfprintf+0x1c2>
    18a2:	d8 01       	movw	r26, r16
    18a4:	cd 90       	ld	r12, X+
    18a6:	dd 90       	ld	r13, X+
    18a8:	8d 01       	movw	r16, r26
    18aa:	6b 2d       	mov	r22, r11
    18ac:	70 e0       	ldi	r23, 0x00	; 0
    18ae:	56 fc       	sbrc	r5, 6
    18b0:	02 c0       	rjmp	.+4      	; 0x18b6 <vfprintf+0x120>
    18b2:	6f ef       	ldi	r22, 0xFF	; 255
    18b4:	7f ef       	ldi	r23, 0xFF	; 255
    18b6:	c6 01       	movw	r24, r12
    18b8:	0e 94 9e 0d 	call	0x1b3c	; 0x1b3c <strnlen_P>
    18bc:	5c 01       	movw	r10, r24
    18be:	68 94       	set
    18c0:	57 f8       	bld	r5, 7
    18c2:	0a c0       	rjmp	.+20     	; 0x18d8 <vfprintf+0x142>
    18c4:	0c 5f       	subi	r16, 0xFC	; 252
    18c6:	1f 4f       	sbci	r17, 0xFF	; 255
    18c8:	ef e3       	ldi	r30, 0x3F	; 63
    18ca:	e9 83       	std	Y+1, r30	; 0x01
    18cc:	aa 24       	eor	r10, r10
    18ce:	a3 94       	inc	r10
    18d0:	b1 2c       	mov	r11, r1
    18d2:	64 01       	movw	r12, r8
    18d4:	e8 94       	clt
    18d6:	57 f8       	bld	r5, 7
    18d8:	53 fc       	sbrc	r5, 3
    18da:	04 c0       	rjmp	.+8      	; 0x18e4 <vfprintf+0x14e>
    18dc:	4a 14       	cp	r4, r10
    18de:	1b 04       	cpc	r1, r11
    18e0:	09 f0       	breq	.+2      	; 0x18e4 <vfprintf+0x14e>
    18e2:	18 f5       	brcc	.+70     	; 0x192a <vfprintf+0x194>
    18e4:	34 2c       	mov	r3, r4
    18e6:	a1 14       	cp	r10, r1
    18e8:	b1 04       	cpc	r11, r1
    18ea:	31 f5       	brne	.+76     	; 0x1938 <vfprintf+0x1a2>
    18ec:	33 20       	and	r3, r3
    18ee:	09 f4       	brne	.+2      	; 0x18f2 <vfprintf+0x15c>
    18f0:	69 cf       	rjmp	.-302    	; 0x17c4 <vfprintf+0x2e>
    18f2:	b7 01       	movw	r22, r14
    18f4:	80 e2       	ldi	r24, 0x20	; 32
    18f6:	90 e0       	ldi	r25, 0x00	; 0
    18f8:	0e 94 b4 0d 	call	0x1b68	; 0x1b68 <fputc>
    18fc:	3a 94       	dec	r3
    18fe:	f6 cf       	rjmp	.-20     	; 0x18ec <vfprintf+0x156>
    1900:	d8 01       	movw	r26, r16
    1902:	8c 91       	ld	r24, X
    1904:	89 83       	std	Y+1, r24	; 0x01
    1906:	0e 5f       	subi	r16, 0xFE	; 254
    1908:	1f 4f       	sbci	r17, 0xFF	; 255
    190a:	e0 cf       	rjmp	.-64     	; 0x18cc <vfprintf+0x136>
    190c:	f8 01       	movw	r30, r16
    190e:	c1 90       	ld	r12, Z+
    1910:	d1 90       	ld	r13, Z+
    1912:	8f 01       	movw	r16, r30
    1914:	6b 2d       	mov	r22, r11
    1916:	70 e0       	ldi	r23, 0x00	; 0
    1918:	56 fc       	sbrc	r5, 6
    191a:	02 c0       	rjmp	.+4      	; 0x1920 <vfprintf+0x18a>
    191c:	6f ef       	ldi	r22, 0xFF	; 255
    191e:	7f ef       	ldi	r23, 0xFF	; 255
    1920:	c6 01       	movw	r24, r12
    1922:	0e 94 a9 0d 	call	0x1b52	; 0x1b52 <strnlen>
    1926:	5c 01       	movw	r10, r24
    1928:	d5 cf       	rjmp	.-86     	; 0x18d4 <vfprintf+0x13e>
    192a:	b7 01       	movw	r22, r14
    192c:	80 e2       	ldi	r24, 0x20	; 32
    192e:	90 e0       	ldi	r25, 0x00	; 0
    1930:	0e 94 b4 0d 	call	0x1b68	; 0x1b68 <fputc>
    1934:	4a 94       	dec	r4
    1936:	d2 cf       	rjmp	.-92     	; 0x18dc <vfprintf+0x146>
    1938:	f6 01       	movw	r30, r12
    193a:	57 fc       	sbrc	r5, 7
    193c:	85 91       	lpm	r24, Z+
    193e:	57 fe       	sbrs	r5, 7
    1940:	81 91       	ld	r24, Z+
    1942:	6f 01       	movw	r12, r30
    1944:	b7 01       	movw	r22, r14
    1946:	90 e0       	ldi	r25, 0x00	; 0
    1948:	0e 94 b4 0d 	call	0x1b68	; 0x1b68 <fputc>
    194c:	31 10       	cpse	r3, r1
    194e:	3a 94       	dec	r3
    1950:	b1 e0       	ldi	r27, 0x01	; 1
    1952:	ab 1a       	sub	r10, r27
    1954:	b1 08       	sbc	r11, r1
    1956:	c7 cf       	rjmp	.-114    	; 0x18e6 <vfprintf+0x150>
    1958:	84 36       	cpi	r24, 0x64	; 100
    195a:	19 f0       	breq	.+6      	; 0x1962 <vfprintf+0x1cc>
    195c:	89 36       	cpi	r24, 0x69	; 105
    195e:	09 f0       	breq	.+2      	; 0x1962 <vfprintf+0x1cc>
    1960:	71 c0       	rjmp	.+226    	; 0x1a44 <vfprintf+0x2ae>
    1962:	f8 01       	movw	r30, r16
    1964:	57 fe       	sbrs	r5, 7
    1966:	67 c0       	rjmp	.+206    	; 0x1a36 <vfprintf+0x2a0>
    1968:	61 91       	ld	r22, Z+
    196a:	71 91       	ld	r23, Z+
    196c:	81 91       	ld	r24, Z+
    196e:	91 91       	ld	r25, Z+
    1970:	8f 01       	movw	r16, r30
    1972:	e5 2d       	mov	r30, r5
    1974:	ef 76       	andi	r30, 0x6F	; 111
    1976:	de 2e       	mov	r13, r30
    1978:	97 ff       	sbrs	r25, 7
    197a:	09 c0       	rjmp	.+18     	; 0x198e <vfprintf+0x1f8>
    197c:	90 95       	com	r25
    197e:	80 95       	com	r24
    1980:	70 95       	com	r23
    1982:	61 95       	neg	r22
    1984:	7f 4f       	sbci	r23, 0xFF	; 255
    1986:	8f 4f       	sbci	r24, 0xFF	; 255
    1988:	9f 4f       	sbci	r25, 0xFF	; 255
    198a:	68 94       	set
    198c:	d7 f8       	bld	r13, 7
    198e:	2a e0       	ldi	r18, 0x0A	; 10
    1990:	30 e0       	ldi	r19, 0x00	; 0
    1992:	a4 01       	movw	r20, r8
    1994:	0e 94 e4 0d 	call	0x1bc8	; 0x1bc8 <__ultoa_invert>
    1998:	c8 2e       	mov	r12, r24
    199a:	c8 18       	sub	r12, r8
    199c:	ac 2c       	mov	r10, r12
    199e:	5d 2c       	mov	r5, r13
    19a0:	d6 fe       	sbrs	r13, 6
    19a2:	0c c0       	rjmp	.+24     	; 0x19bc <vfprintf+0x226>
    19a4:	e8 94       	clt
    19a6:	50 f8       	bld	r5, 0
    19a8:	cb 14       	cp	r12, r11
    19aa:	40 f4       	brcc	.+16     	; 0x19bc <vfprintf+0x226>
    19ac:	d4 fe       	sbrs	r13, 4
    19ae:	05 c0       	rjmp	.+10     	; 0x19ba <vfprintf+0x224>
    19b0:	d2 fc       	sbrc	r13, 2
    19b2:	03 c0       	rjmp	.+6      	; 0x19ba <vfprintf+0x224>
    19b4:	5d 2d       	mov	r21, r13
    19b6:	5e 7e       	andi	r21, 0xEE	; 238
    19b8:	55 2e       	mov	r5, r21
    19ba:	ab 2c       	mov	r10, r11
    19bc:	54 fe       	sbrs	r5, 4
    19be:	93 c0       	rjmp	.+294    	; 0x1ae6 <vfprintf+0x350>
    19c0:	fe 01       	movw	r30, r28
    19c2:	ec 0d       	add	r30, r12
    19c4:	f1 1d       	adc	r31, r1
    19c6:	80 81       	ld	r24, Z
    19c8:	80 33       	cpi	r24, 0x30	; 48
    19ca:	09 f0       	breq	.+2      	; 0x19ce <vfprintf+0x238>
    19cc:	85 c0       	rjmp	.+266    	; 0x1ad8 <vfprintf+0x342>
    19ce:	65 2d       	mov	r22, r5
    19d0:	69 7e       	andi	r22, 0xE9	; 233
    19d2:	56 2e       	mov	r5, r22
    19d4:	75 2d       	mov	r23, r5
    19d6:	78 70       	andi	r23, 0x08	; 8
    19d8:	37 2e       	mov	r3, r23
    19da:	53 fc       	sbrc	r5, 3
    19dc:	93 c0       	rjmp	.+294    	; 0x1b04 <vfprintf+0x36e>
    19de:	50 fe       	sbrs	r5, 0
    19e0:	8d c0       	rjmp	.+282    	; 0x1afc <vfprintf+0x366>
    19e2:	bc 2c       	mov	r11, r12
    19e4:	a4 14       	cp	r10, r4
    19e6:	10 f4       	brcc	.+4      	; 0x19ec <vfprintf+0x256>
    19e8:	b4 0c       	add	r11, r4
    19ea:	ba 18       	sub	r11, r10
    19ec:	54 fe       	sbrs	r5, 4
    19ee:	90 c0       	rjmp	.+288    	; 0x1b10 <vfprintf+0x37a>
    19f0:	b7 01       	movw	r22, r14
    19f2:	80 e3       	ldi	r24, 0x30	; 48
    19f4:	90 e0       	ldi	r25, 0x00	; 0
    19f6:	0e 94 b4 0d 	call	0x1b68	; 0x1b68 <fputc>
    19fa:	52 fe       	sbrs	r5, 2
    19fc:	07 c0       	rjmp	.+14     	; 0x1a0c <vfprintf+0x276>
    19fe:	88 e7       	ldi	r24, 0x78	; 120
    1a00:	51 fc       	sbrc	r5, 1
    1a02:	88 e5       	ldi	r24, 0x58	; 88
    1a04:	90 e0       	ldi	r25, 0x00	; 0
    1a06:	b7 01       	movw	r22, r14
    1a08:	0e 94 b4 0d 	call	0x1b68	; 0x1b68 <fputc>
    1a0c:	cb 14       	cp	r12, r11
    1a0e:	08 f4       	brcc	.+2      	; 0x1a12 <vfprintf+0x27c>
    1a10:	8b c0       	rjmp	.+278    	; 0x1b28 <vfprintf+0x392>
    1a12:	ca 94       	dec	r12
    1a14:	d1 2c       	mov	r13, r1
    1a16:	8f ef       	ldi	r24, 0xFF	; 255
    1a18:	c8 1a       	sub	r12, r24
    1a1a:	d8 0a       	sbc	r13, r24
    1a1c:	c8 0c       	add	r12, r8
    1a1e:	d9 1c       	adc	r13, r9
    1a20:	d6 01       	movw	r26, r12
    1a22:	8e 91       	ld	r24, -X
    1a24:	6d 01       	movw	r12, r26
    1a26:	b7 01       	movw	r22, r14
    1a28:	90 e0       	ldi	r25, 0x00	; 0
    1a2a:	0e 94 b4 0d 	call	0x1b68	; 0x1b68 <fputc>
    1a2e:	8c 14       	cp	r8, r12
    1a30:	9d 04       	cpc	r9, r13
    1a32:	b1 f7       	brne	.-20     	; 0x1a20 <vfprintf+0x28a>
    1a34:	5b cf       	rjmp	.-330    	; 0x18ec <vfprintf+0x156>
    1a36:	61 91       	ld	r22, Z+
    1a38:	71 91       	ld	r23, Z+
    1a3a:	07 2e       	mov	r0, r23
    1a3c:	00 0c       	add	r0, r0
    1a3e:	88 0b       	sbc	r24, r24
    1a40:	99 0b       	sbc	r25, r25
    1a42:	96 cf       	rjmp	.-212    	; 0x1970 <vfprintf+0x1da>
    1a44:	d5 2c       	mov	r13, r5
    1a46:	e8 94       	clt
    1a48:	d4 f8       	bld	r13, 4
    1a4a:	2a e0       	ldi	r18, 0x0A	; 10
    1a4c:	85 37       	cpi	r24, 0x75	; 117
    1a4e:	29 f1       	breq	.+74     	; 0x1a9a <vfprintf+0x304>
    1a50:	f5 2d       	mov	r31, r5
    1a52:	f9 7f       	andi	r31, 0xF9	; 249
    1a54:	df 2e       	mov	r13, r31
    1a56:	80 37       	cpi	r24, 0x70	; 112
    1a58:	a1 f0       	breq	.+40     	; 0x1a82 <vfprintf+0x2ec>
    1a5a:	58 f4       	brcc	.+22     	; 0x1a72 <vfprintf+0x2dc>
    1a5c:	88 35       	cpi	r24, 0x58	; 88
    1a5e:	a1 f0       	breq	.+40     	; 0x1a88 <vfprintf+0x2f2>
    1a60:	8f 36       	cpi	r24, 0x6F	; 111
    1a62:	d1 f0       	breq	.+52     	; 0x1a98 <vfprintf+0x302>
    1a64:	f7 01       	movw	r30, r14
    1a66:	86 81       	ldd	r24, Z+6	; 0x06
    1a68:	97 81       	ldd	r25, Z+7	; 0x07
    1a6a:	2f 96       	adiw	r28, 0x0f	; 15
    1a6c:	e2 e1       	ldi	r30, 0x12	; 18
    1a6e:	0c 94 5e 0e 	jmp	0x1cbc	; 0x1cbc <__epilogue_restores__>
    1a72:	88 37       	cpi	r24, 0x78	; 120
    1a74:	b9 f7       	brne	.-18     	; 0x1a64 <vfprintf+0x2ce>
    1a76:	d4 fe       	sbrs	r13, 4
    1a78:	02 c0       	rjmp	.+4      	; 0x1a7e <vfprintf+0x2e8>
    1a7a:	68 94       	set
    1a7c:	d2 f8       	bld	r13, 2
    1a7e:	20 e1       	ldi	r18, 0x10	; 16
    1a80:	0c c0       	rjmp	.+24     	; 0x1a9a <vfprintf+0x304>
    1a82:	68 94       	set
    1a84:	d4 f8       	bld	r13, 4
    1a86:	f7 cf       	rjmp	.-18     	; 0x1a76 <vfprintf+0x2e0>
    1a88:	54 fe       	sbrs	r5, 4
    1a8a:	03 c0       	rjmp	.+6      	; 0x1a92 <vfprintf+0x2fc>
    1a8c:	2f 2f       	mov	r18, r31
    1a8e:	26 60       	ori	r18, 0x06	; 6
    1a90:	d2 2e       	mov	r13, r18
    1a92:	20 e1       	ldi	r18, 0x10	; 16
    1a94:	32 e0       	ldi	r19, 0x02	; 2
    1a96:	02 c0       	rjmp	.+4      	; 0x1a9c <vfprintf+0x306>
    1a98:	28 e0       	ldi	r18, 0x08	; 8
    1a9a:	30 e0       	ldi	r19, 0x00	; 0
    1a9c:	f8 01       	movw	r30, r16
    1a9e:	d7 fe       	sbrs	r13, 7
    1aa0:	15 c0       	rjmp	.+42     	; 0x1acc <vfprintf+0x336>
    1aa2:	41 91       	ld	r20, Z+
    1aa4:	51 91       	ld	r21, Z+
    1aa6:	61 91       	ld	r22, Z+
    1aa8:	71 91       	ld	r23, Z+
    1aaa:	4c 87       	std	Y+12, r20	; 0x0c
    1aac:	5d 87       	std	Y+13, r21	; 0x0d
    1aae:	6e 87       	std	Y+14, r22	; 0x0e
    1ab0:	7f 87       	std	Y+15, r23	; 0x0f
    1ab2:	8f 01       	movw	r16, r30
    1ab4:	a4 01       	movw	r20, r8
    1ab6:	6c 85       	ldd	r22, Y+12	; 0x0c
    1ab8:	7d 85       	ldd	r23, Y+13	; 0x0d
    1aba:	8e 85       	ldd	r24, Y+14	; 0x0e
    1abc:	9f 85       	ldd	r25, Y+15	; 0x0f
    1abe:	0e 94 e4 0d 	call	0x1bc8	; 0x1bc8 <__ultoa_invert>
    1ac2:	c8 2e       	mov	r12, r24
    1ac4:	c8 18       	sub	r12, r8
    1ac6:	e8 94       	clt
    1ac8:	d7 f8       	bld	r13, 7
    1aca:	68 cf       	rjmp	.-304    	; 0x199c <vfprintf+0x206>
    1acc:	81 91       	ld	r24, Z+
    1ace:	91 91       	ld	r25, Z+
    1ad0:	ac 01       	movw	r20, r24
    1ad2:	70 e0       	ldi	r23, 0x00	; 0
    1ad4:	60 e0       	ldi	r22, 0x00	; 0
    1ad6:	e9 cf       	rjmp	.-46     	; 0x1aaa <vfprintf+0x314>
    1ad8:	52 fc       	sbrc	r5, 2
    1ada:	02 c0       	rjmp	.+4      	; 0x1ae0 <vfprintf+0x34a>
    1adc:	a3 94       	inc	r10
    1ade:	7a cf       	rjmp	.-268    	; 0x19d4 <vfprintf+0x23e>
    1ae0:	a3 94       	inc	r10
    1ae2:	a3 94       	inc	r10
    1ae4:	77 cf       	rjmp	.-274    	; 0x19d4 <vfprintf+0x23e>
    1ae6:	85 2d       	mov	r24, r5
    1ae8:	86 78       	andi	r24, 0x86	; 134
    1aea:	09 f4       	brne	.+2      	; 0x1aee <vfprintf+0x358>
    1aec:	73 cf       	rjmp	.-282    	; 0x19d4 <vfprintf+0x23e>
    1aee:	f6 cf       	rjmp	.-20     	; 0x1adc <vfprintf+0x346>
    1af0:	b7 01       	movw	r22, r14
    1af2:	80 e2       	ldi	r24, 0x20	; 32
    1af4:	90 e0       	ldi	r25, 0x00	; 0
    1af6:	0e 94 b4 0d 	call	0x1b68	; 0x1b68 <fputc>
    1afa:	a3 94       	inc	r10
    1afc:	a4 14       	cp	r10, r4
    1afe:	c0 f3       	brcs	.-16     	; 0x1af0 <vfprintf+0x35a>
    1b00:	31 2c       	mov	r3, r1
    1b02:	74 cf       	rjmp	.-280    	; 0x19ec <vfprintf+0x256>
    1b04:	34 2c       	mov	r3, r4
    1b06:	3a 18       	sub	r3, r10
    1b08:	a4 14       	cp	r10, r4
    1b0a:	08 f4       	brcc	.+2      	; 0x1b0e <vfprintf+0x378>
    1b0c:	6f cf       	rjmp	.-290    	; 0x19ec <vfprintf+0x256>
    1b0e:	f8 cf       	rjmp	.-16     	; 0x1b00 <vfprintf+0x36a>
    1b10:	85 2d       	mov	r24, r5
    1b12:	86 78       	andi	r24, 0x86	; 134
    1b14:	09 f4       	brne	.+2      	; 0x1b18 <vfprintf+0x382>
    1b16:	7a cf       	rjmp	.-268    	; 0x1a0c <vfprintf+0x276>
    1b18:	8b e2       	ldi	r24, 0x2B	; 43
    1b1a:	51 fe       	sbrs	r5, 1
    1b1c:	80 e2       	ldi	r24, 0x20	; 32
    1b1e:	57 fc       	sbrc	r5, 7
    1b20:	8d e2       	ldi	r24, 0x2D	; 45
    1b22:	b7 01       	movw	r22, r14
    1b24:	90 e0       	ldi	r25, 0x00	; 0
    1b26:	70 cf       	rjmp	.-288    	; 0x1a08 <vfprintf+0x272>
    1b28:	b7 01       	movw	r22, r14
    1b2a:	80 e3       	ldi	r24, 0x30	; 48
    1b2c:	90 e0       	ldi	r25, 0x00	; 0
    1b2e:	0e 94 b4 0d 	call	0x1b68	; 0x1b68 <fputc>
    1b32:	ba 94       	dec	r11
    1b34:	6b cf       	rjmp	.-298    	; 0x1a0c <vfprintf+0x276>
    1b36:	8f ef       	ldi	r24, 0xFF	; 255
    1b38:	9f ef       	ldi	r25, 0xFF	; 255
    1b3a:	97 cf       	rjmp	.-210    	; 0x1a6a <vfprintf+0x2d4>

00001b3c <strnlen_P>:
    1b3c:	fc 01       	movw	r30, r24
    1b3e:	05 90       	lpm	r0, Z+
    1b40:	61 50       	subi	r22, 0x01	; 1
    1b42:	70 40       	sbci	r23, 0x00	; 0
    1b44:	01 10       	cpse	r0, r1
    1b46:	d8 f7       	brcc	.-10     	; 0x1b3e <strnlen_P+0x2>
    1b48:	80 95       	com	r24
    1b4a:	90 95       	com	r25
    1b4c:	8e 0f       	add	r24, r30
    1b4e:	9f 1f       	adc	r25, r31
    1b50:	08 95       	ret

00001b52 <strnlen>:
    1b52:	fc 01       	movw	r30, r24
    1b54:	61 50       	subi	r22, 0x01	; 1
    1b56:	70 40       	sbci	r23, 0x00	; 0
    1b58:	01 90       	ld	r0, Z+
    1b5a:	01 10       	cpse	r0, r1
    1b5c:	d8 f7       	brcc	.-10     	; 0x1b54 <strnlen+0x2>
    1b5e:	80 95       	com	r24
    1b60:	90 95       	com	r25
    1b62:	8e 0f       	add	r24, r30
    1b64:	9f 1f       	adc	r25, r31
    1b66:	08 95       	ret

00001b68 <fputc>:
    1b68:	0f 93       	push	r16
    1b6a:	1f 93       	push	r17
    1b6c:	cf 93       	push	r28
    1b6e:	df 93       	push	r29
    1b70:	18 2f       	mov	r17, r24
    1b72:	09 2f       	mov	r16, r25
    1b74:	eb 01       	movw	r28, r22
    1b76:	8b 81       	ldd	r24, Y+3	; 0x03
    1b78:	81 fd       	sbrc	r24, 1
    1b7a:	09 c0       	rjmp	.+18     	; 0x1b8e <fputc+0x26>
    1b7c:	1f ef       	ldi	r17, 0xFF	; 255
    1b7e:	0f ef       	ldi	r16, 0xFF	; 255
    1b80:	81 2f       	mov	r24, r17
    1b82:	90 2f       	mov	r25, r16
    1b84:	df 91       	pop	r29
    1b86:	cf 91       	pop	r28
    1b88:	1f 91       	pop	r17
    1b8a:	0f 91       	pop	r16
    1b8c:	08 95       	ret
    1b8e:	82 ff       	sbrs	r24, 2
    1b90:	14 c0       	rjmp	.+40     	; 0x1bba <fputc+0x52>
    1b92:	2e 81       	ldd	r18, Y+6	; 0x06
    1b94:	3f 81       	ldd	r19, Y+7	; 0x07
    1b96:	8c 81       	ldd	r24, Y+4	; 0x04
    1b98:	9d 81       	ldd	r25, Y+5	; 0x05
    1b9a:	28 17       	cp	r18, r24
    1b9c:	39 07       	cpc	r19, r25
    1b9e:	3c f4       	brge	.+14     	; 0x1bae <fputc+0x46>
    1ba0:	e8 81       	ld	r30, Y
    1ba2:	f9 81       	ldd	r31, Y+1	; 0x01
    1ba4:	cf 01       	movw	r24, r30
    1ba6:	01 96       	adiw	r24, 0x01	; 1
    1ba8:	99 83       	std	Y+1, r25	; 0x01
    1baa:	88 83       	st	Y, r24
    1bac:	10 83       	st	Z, r17
    1bae:	8e 81       	ldd	r24, Y+6	; 0x06
    1bb0:	9f 81       	ldd	r25, Y+7	; 0x07
    1bb2:	01 96       	adiw	r24, 0x01	; 1
    1bb4:	9f 83       	std	Y+7, r25	; 0x07
    1bb6:	8e 83       	std	Y+6, r24	; 0x06
    1bb8:	e3 cf       	rjmp	.-58     	; 0x1b80 <fputc+0x18>
    1bba:	e8 85       	ldd	r30, Y+8	; 0x08
    1bbc:	f9 85       	ldd	r31, Y+9	; 0x09
    1bbe:	81 2f       	mov	r24, r17
    1bc0:	09 95       	icall
    1bc2:	89 2b       	or	r24, r25
    1bc4:	a1 f3       	breq	.-24     	; 0x1bae <fputc+0x46>
    1bc6:	da cf       	rjmp	.-76     	; 0x1b7c <fputc+0x14>

00001bc8 <__ultoa_invert>:
    1bc8:	fa 01       	movw	r30, r20
    1bca:	aa 27       	eor	r26, r26
    1bcc:	28 30       	cpi	r18, 0x08	; 8
    1bce:	51 f1       	breq	.+84     	; 0x1c24 <__ultoa_invert+0x5c>
    1bd0:	20 31       	cpi	r18, 0x10	; 16
    1bd2:	81 f1       	breq	.+96     	; 0x1c34 <__ultoa_invert+0x6c>
    1bd4:	e8 94       	clt
    1bd6:	6f 93       	push	r22
    1bd8:	6e 7f       	andi	r22, 0xFE	; 254
    1bda:	6e 5f       	subi	r22, 0xFE	; 254
    1bdc:	7f 4f       	sbci	r23, 0xFF	; 255
    1bde:	8f 4f       	sbci	r24, 0xFF	; 255
    1be0:	9f 4f       	sbci	r25, 0xFF	; 255
    1be2:	af 4f       	sbci	r26, 0xFF	; 255
    1be4:	b1 e0       	ldi	r27, 0x01	; 1
    1be6:	3e d0       	rcall	.+124    	; 0x1c64 <__ultoa_invert+0x9c>
    1be8:	b4 e0       	ldi	r27, 0x04	; 4
    1bea:	3c d0       	rcall	.+120    	; 0x1c64 <__ultoa_invert+0x9c>
    1bec:	67 0f       	add	r22, r23
    1bee:	78 1f       	adc	r23, r24
    1bf0:	89 1f       	adc	r24, r25
    1bf2:	9a 1f       	adc	r25, r26
    1bf4:	a1 1d       	adc	r26, r1
    1bf6:	68 0f       	add	r22, r24
    1bf8:	79 1f       	adc	r23, r25
    1bfa:	8a 1f       	adc	r24, r26
    1bfc:	91 1d       	adc	r25, r1
    1bfe:	a1 1d       	adc	r26, r1
    1c00:	6a 0f       	add	r22, r26
    1c02:	71 1d       	adc	r23, r1
    1c04:	81 1d       	adc	r24, r1
    1c06:	91 1d       	adc	r25, r1
    1c08:	a1 1d       	adc	r26, r1
    1c0a:	20 d0       	rcall	.+64     	; 0x1c4c <__ultoa_invert+0x84>
    1c0c:	09 f4       	brne	.+2      	; 0x1c10 <__ultoa_invert+0x48>
    1c0e:	68 94       	set
    1c10:	3f 91       	pop	r19
    1c12:	2a e0       	ldi	r18, 0x0A	; 10
    1c14:	26 9f       	mul	r18, r22
    1c16:	11 24       	eor	r1, r1
    1c18:	30 19       	sub	r19, r0
    1c1a:	30 5d       	subi	r19, 0xD0	; 208
    1c1c:	31 93       	st	Z+, r19
    1c1e:	de f6       	brtc	.-74     	; 0x1bd6 <__ultoa_invert+0xe>
    1c20:	cf 01       	movw	r24, r30
    1c22:	08 95       	ret
    1c24:	46 2f       	mov	r20, r22
    1c26:	47 70       	andi	r20, 0x07	; 7
    1c28:	40 5d       	subi	r20, 0xD0	; 208
    1c2a:	41 93       	st	Z+, r20
    1c2c:	b3 e0       	ldi	r27, 0x03	; 3
    1c2e:	0f d0       	rcall	.+30     	; 0x1c4e <__ultoa_invert+0x86>
    1c30:	c9 f7       	brne	.-14     	; 0x1c24 <__ultoa_invert+0x5c>
    1c32:	f6 cf       	rjmp	.-20     	; 0x1c20 <__ultoa_invert+0x58>
    1c34:	46 2f       	mov	r20, r22
    1c36:	4f 70       	andi	r20, 0x0F	; 15
    1c38:	40 5d       	subi	r20, 0xD0	; 208
    1c3a:	4a 33       	cpi	r20, 0x3A	; 58
    1c3c:	18 f0       	brcs	.+6      	; 0x1c44 <__ultoa_invert+0x7c>
    1c3e:	49 5d       	subi	r20, 0xD9	; 217
    1c40:	31 fd       	sbrc	r19, 1
    1c42:	40 52       	subi	r20, 0x20	; 32
    1c44:	41 93       	st	Z+, r20
    1c46:	02 d0       	rcall	.+4      	; 0x1c4c <__ultoa_invert+0x84>
    1c48:	a9 f7       	brne	.-22     	; 0x1c34 <__ultoa_invert+0x6c>
    1c4a:	ea cf       	rjmp	.-44     	; 0x1c20 <__ultoa_invert+0x58>
    1c4c:	b4 e0       	ldi	r27, 0x04	; 4
    1c4e:	a6 95       	lsr	r26
    1c50:	97 95       	ror	r25
    1c52:	87 95       	ror	r24
    1c54:	77 95       	ror	r23
    1c56:	67 95       	ror	r22
    1c58:	ba 95       	dec	r27
    1c5a:	c9 f7       	brne	.-14     	; 0x1c4e <__ultoa_invert+0x86>
    1c5c:	00 97       	sbiw	r24, 0x00	; 0
    1c5e:	61 05       	cpc	r22, r1
    1c60:	71 05       	cpc	r23, r1
    1c62:	08 95       	ret
    1c64:	9b 01       	movw	r18, r22
    1c66:	ac 01       	movw	r20, r24
    1c68:	0a 2e       	mov	r0, r26
    1c6a:	06 94       	lsr	r0
    1c6c:	57 95       	ror	r21
    1c6e:	47 95       	ror	r20
    1c70:	37 95       	ror	r19
    1c72:	27 95       	ror	r18
    1c74:	ba 95       	dec	r27
    1c76:	c9 f7       	brne	.-14     	; 0x1c6a <__ultoa_invert+0xa2>
    1c78:	62 0f       	add	r22, r18
    1c7a:	73 1f       	adc	r23, r19
    1c7c:	84 1f       	adc	r24, r20
    1c7e:	95 1f       	adc	r25, r21
    1c80:	a0 1d       	adc	r26, r0
    1c82:	08 95       	ret

00001c84 <__prologue_saves__>:
    1c84:	2f 92       	push	r2
    1c86:	3f 92       	push	r3
    1c88:	4f 92       	push	r4
    1c8a:	5f 92       	push	r5
    1c8c:	6f 92       	push	r6
    1c8e:	7f 92       	push	r7
    1c90:	8f 92       	push	r8
    1c92:	9f 92       	push	r9
    1c94:	af 92       	push	r10
    1c96:	bf 92       	push	r11
    1c98:	cf 92       	push	r12
    1c9a:	df 92       	push	r13
    1c9c:	ef 92       	push	r14
    1c9e:	ff 92       	push	r15
    1ca0:	0f 93       	push	r16
    1ca2:	1f 93       	push	r17
    1ca4:	cf 93       	push	r28
    1ca6:	df 93       	push	r29
    1ca8:	cd b7       	in	r28, 0x3d	; 61
    1caa:	de b7       	in	r29, 0x3e	; 62
    1cac:	ca 1b       	sub	r28, r26
    1cae:	db 0b       	sbc	r29, r27
    1cb0:	0f b6       	in	r0, 0x3f	; 63
    1cb2:	f8 94       	cli
    1cb4:	de bf       	out	0x3e, r29	; 62
    1cb6:	0f be       	out	0x3f, r0	; 63
    1cb8:	cd bf       	out	0x3d, r28	; 61
    1cba:	09 94       	ijmp

00001cbc <__epilogue_restores__>:
    1cbc:	2a 88       	ldd	r2, Y+18	; 0x12
    1cbe:	39 88       	ldd	r3, Y+17	; 0x11
    1cc0:	48 88       	ldd	r4, Y+16	; 0x10
    1cc2:	5f 84       	ldd	r5, Y+15	; 0x0f
    1cc4:	6e 84       	ldd	r6, Y+14	; 0x0e
    1cc6:	7d 84       	ldd	r7, Y+13	; 0x0d
    1cc8:	8c 84       	ldd	r8, Y+12	; 0x0c
    1cca:	9b 84       	ldd	r9, Y+11	; 0x0b
    1ccc:	aa 84       	ldd	r10, Y+10	; 0x0a
    1cce:	b9 84       	ldd	r11, Y+9	; 0x09
    1cd0:	c8 84       	ldd	r12, Y+8	; 0x08
    1cd2:	df 80       	ldd	r13, Y+7	; 0x07
    1cd4:	ee 80       	ldd	r14, Y+6	; 0x06
    1cd6:	fd 80       	ldd	r15, Y+5	; 0x05
    1cd8:	0c 81       	ldd	r16, Y+4	; 0x04
    1cda:	1b 81       	ldd	r17, Y+3	; 0x03
    1cdc:	aa 81       	ldd	r26, Y+2	; 0x02
    1cde:	b9 81       	ldd	r27, Y+1	; 0x01
    1ce0:	ce 0f       	add	r28, r30
    1ce2:	d1 1d       	adc	r29, r1
    1ce4:	0f b6       	in	r0, 0x3f	; 63
    1ce6:	f8 94       	cli
    1ce8:	de bf       	out	0x3e, r29	; 62
    1cea:	0f be       	out	0x3f, r0	; 63
    1cec:	cd bf       	out	0x3d, r28	; 61
    1cee:	ed 01       	movw	r28, r26
    1cf0:	08 95       	ret

00001cf2 <_exit>:
    1cf2:	f8 94       	cli

00001cf4 <__stop_program>:
    1cf4:	ff cf       	rjmp	.-2      	; 0x1cf4 <__stop_program>
