{
  "module_name": "tps65217.h",
  "hash_id": "5ff7b1d7d77ccd9b63a49ec3f8aec60b196e323ef75a4f6da088d13ee9b4d5dd",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/tps65217.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_TPS65217_H\n#define __LINUX_MFD_TPS65217_H\n\n#include <linux/i2c.h>\n#include <linux/regulator/driver.h>\n#include <linux/regulator/machine.h>\n\n \n#define TPS65217\t\t\t0xF0\n\n \n#define TPS65217_I2C_ID\t\t\t0x24\n\n \n#define TPS65217_REG_CHIPID\t\t0X00\n#define TPS65217_REG_PPATH\t\t0X01\n#define TPS65217_REG_INT\t\t0X02\n#define TPS65217_REG_CHGCONFIG0\t\t0X03\n#define TPS65217_REG_CHGCONFIG1\t\t0X04\n#define TPS65217_REG_CHGCONFIG2\t\t0X05\n#define TPS65217_REG_CHGCONFIG3\t\t0X06\n#define TPS65217_REG_WLEDCTRL1\t\t0X07\n#define TPS65217_REG_WLEDCTRL2\t\t0X08\n#define TPS65217_REG_MUXCTRL\t\t0X09\n#define TPS65217_REG_STATUS\t\t0X0A\n#define TPS65217_REG_PASSWORD\t\t0X0B\n#define TPS65217_REG_PGOOD\t\t0X0C\n#define TPS65217_REG_DEFPG\t\t0X0D\n#define TPS65217_REG_DEFDCDC1\t\t0X0E\n#define TPS65217_REG_DEFDCDC2\t\t0X0F\n#define TPS65217_REG_DEFDCDC3\t\t0X10\n#define TPS65217_REG_DEFSLEW\t\t0X11\n#define TPS65217_REG_DEFLDO1\t\t0X12\n#define TPS65217_REG_DEFLDO2\t\t0X13\n#define TPS65217_REG_DEFLS1\t\t0X14\n#define TPS65217_REG_DEFLS2\t\t0X15\n#define TPS65217_REG_ENABLE\t\t0X16\n#define TPS65217_REG_DEFUVLO\t\t0X18\n#define TPS65217_REG_SEQ1\t\t0X19\n#define TPS65217_REG_SEQ2\t\t0X1A\n#define TPS65217_REG_SEQ3\t\t0X1B\n#define TPS65217_REG_SEQ4\t\t0X1C\n#define TPS65217_REG_SEQ5\t\t0X1D\n#define TPS65217_REG_SEQ6\t\t0X1E\n\n#define TPS65217_REG_MAX\t\tTPS65217_REG_SEQ6\n\n \n#define TPS65217_CHIPID_CHIP_MASK\t0xF0\n#define TPS65217_CHIPID_REV_MASK\t0x0F\n\n#define TPS65217_PPATH_ACSINK_ENABLE\tBIT(7)\n#define TPS65217_PPATH_USBSINK_ENABLE\tBIT(6)\n#define TPS65217_PPATH_AC_PW_ENABLE\tBIT(5)\n#define TPS65217_PPATH_USB_PW_ENABLE\tBIT(4)\n#define TPS65217_PPATH_AC_CURRENT_MASK\t0x0C\n#define TPS65217_PPATH_USB_CURRENT_MASK\t0x03\n\n#define TPS65217_INT_PBM\t\tBIT(6)\n#define TPS65217_INT_ACM\t\tBIT(5)\n#define TPS65217_INT_USBM\t\tBIT(4)\n#define TPS65217_INT_PBI\t\tBIT(2)\n#define TPS65217_INT_ACI\t\tBIT(1)\n#define TPS65217_INT_USBI\t\tBIT(0)\n#define TPS65217_INT_SHIFT\t\t4\n#define TPS65217_INT_MASK\t\t(TPS65217_INT_PBM | TPS65217_INT_ACM | \\\n\t\t\t\t\tTPS65217_INT_USBM)\n\n#define TPS65217_CHGCONFIG0_TREG\tBIT(7)\n#define TPS65217_CHGCONFIG0_DPPM\tBIT(6)\n#define TPS65217_CHGCONFIG0_TSUSP\tBIT(5)\n#define TPS65217_CHGCONFIG0_TERMI\tBIT(4)\n#define TPS65217_CHGCONFIG0_ACTIVE\tBIT(3)\n#define TPS65217_CHGCONFIG0_CHGTOUT\tBIT(2)\n#define TPS65217_CHGCONFIG0_PCHGTOUT\tBIT(1)\n#define TPS65217_CHGCONFIG0_BATTEMP\tBIT(0)\n\n#define TPS65217_CHGCONFIG1_TMR_MASK\t0xC0\n#define TPS65217_CHGCONFIG1_TMR_ENABLE\tBIT(5)\n#define TPS65217_CHGCONFIG1_NTC_TYPE\tBIT(4)\n#define TPS65217_CHGCONFIG1_RESET\tBIT(3)\n#define TPS65217_CHGCONFIG1_TERM\tBIT(2)\n#define TPS65217_CHGCONFIG1_SUSP\tBIT(1)\n#define TPS65217_CHGCONFIG1_CHG_EN\tBIT(0)\n\n#define TPS65217_CHGCONFIG2_DYNTMR\tBIT(7)\n#define TPS65217_CHGCONFIG2_VPREGHG\tBIT(6)\n#define TPS65217_CHGCONFIG2_VOREG_MASK\t0x30\n\n#define TPS65217_CHGCONFIG3_ICHRG_MASK\t0xC0\n#define TPS65217_CHGCONFIG3_DPPMTH_MASK\t0x30\n#define TPS65217_CHGCONFIG2_PCHRGT\tBIT(3)\n#define TPS65217_CHGCONFIG2_TERMIF\t0x06\n#define TPS65217_CHGCONFIG2_TRANGE\tBIT(0)\n\n#define TPS65217_WLEDCTRL1_ISINK_ENABLE\tBIT(3)\n#define TPS65217_WLEDCTRL1_ISEL\t\tBIT(2)\n#define TPS65217_WLEDCTRL1_FDIM_MASK\t0x03\n\n#define TPS65217_WLEDCTRL2_DUTY_MASK\t0x7F\n\n#define TPS65217_MUXCTRL_MUX_MASK\t0x07\n\n#define TPS65217_STATUS_OFF\t\tBIT(7)\n#define TPS65217_STATUS_ACPWR\t\tBIT(3)\n#define TPS65217_STATUS_USBPWR\t\tBIT(2)\n#define TPS65217_STATUS_PB\t\tBIT(0)\n\n#define TPS65217_PASSWORD_REGS_UNLOCK\t0x7D\n\n#define TPS65217_PGOOD_LDO3_PG\t\tBIT(6)\n#define TPS65217_PGOOD_LDO4_PG\t\tBIT(5)\n#define TPS65217_PGOOD_DC1_PG\t\tBIT(4)\n#define TPS65217_PGOOD_DC2_PG\t\tBIT(3)\n#define TPS65217_PGOOD_DC3_PG\t\tBIT(2)\n#define TPS65217_PGOOD_LDO1_PG\t\tBIT(1)\n#define TPS65217_PGOOD_LDO2_PG\t\tBIT(0)\n\n#define TPS65217_DEFPG_LDO1PGM\t\tBIT(3)\n#define TPS65217_DEFPG_LDO2PGM\t\tBIT(2)\n#define TPS65217_DEFPG_PGDLY_MASK\t0x03\n\n#define TPS65217_DEFDCDCX_XADJX\t\tBIT(7)\n#define TPS65217_DEFDCDCX_DCDC_MASK\t0x3F\n\n#define TPS65217_DEFSLEW_GO\t\tBIT(7)\n#define TPS65217_DEFSLEW_GODSBL\t\tBIT(6)\n#define TPS65217_DEFSLEW_PFM_EN1\tBIT(5)\n#define TPS65217_DEFSLEW_PFM_EN2\tBIT(4)\n#define TPS65217_DEFSLEW_PFM_EN3\tBIT(3)\n#define TPS65217_DEFSLEW_SLEW_MASK\t0x07\n\n#define TPS65217_DEFLDO1_LDO1_MASK\t0x0F\n\n#define TPS65217_DEFLDO2_TRACK\t\tBIT(6)\n#define TPS65217_DEFLDO2_LDO2_MASK\t0x3F\n\n#define TPS65217_DEFLDO3_LDO3_EN\tBIT(5)\n#define TPS65217_DEFLDO3_LDO3_MASK\t0x1F\n\n#define TPS65217_DEFLDO4_LDO4_EN\tBIT(5)\n#define TPS65217_DEFLDO4_LDO4_MASK\t0x1F\n\n#define TPS65217_ENABLE_LS1_EN\t\tBIT(6)\n#define TPS65217_ENABLE_LS2_EN\t\tBIT(5)\n#define TPS65217_ENABLE_DC1_EN\t\tBIT(4)\n#define TPS65217_ENABLE_DC2_EN\t\tBIT(3)\n#define TPS65217_ENABLE_DC3_EN\t\tBIT(2)\n#define TPS65217_ENABLE_LDO1_EN\t\tBIT(1)\n#define TPS65217_ENABLE_LDO2_EN\t\tBIT(0)\n\n#define TPS65217_DEFUVLO_UVLOHYS\tBIT(2)\n#define TPS65217_DEFUVLO_UVLO_MASK\t0x03\n\n#define TPS65217_SEQ1_DC1_SEQ_MASK\t0xF0\n#define TPS65217_SEQ1_DC2_SEQ_MASK\t0x0F\n\n#define TPS65217_SEQ2_DC3_SEQ_MASK\t0xF0\n#define TPS65217_SEQ2_LDO1_SEQ_MASK\t0x0F\n\n#define TPS65217_SEQ3_LDO2_SEQ_MASK\t0xF0\n#define TPS65217_SEQ3_LDO3_SEQ_MASK\t0x0F\n\n#define TPS65217_SEQ4_LDO4_SEQ_MASK\t0xF0\n\n#define TPS65217_SEQ5_DLY1_MASK\t\t0xC0\n#define TPS65217_SEQ5_DLY2_MASK\t\t0x30\n#define TPS65217_SEQ5_DLY3_MASK\t\t0x0C\n#define TPS65217_SEQ5_DLY4_MASK\t\t0x03\n\n#define TPS65217_SEQ6_DLY5_MASK\t\t0xC0\n#define TPS65217_SEQ6_DLY6_MASK\t\t0x30\n#define TPS65217_SEQ6_SEQUP\t\tBIT(2)\n#define TPS65217_SEQ6_SEQDWN\t\tBIT(1)\n#define TPS65217_SEQ6_INSTDWN\t\tBIT(0)\n\n#define TPS65217_MAX_REGISTER\t\t0x1E\n#define TPS65217_PROTECT_NONE\t\t0\n#define TPS65217_PROTECT_L1\t\t1\n#define TPS65217_PROTECT_L2\t\t2\n\n\nenum tps65217_regulator_id {\n\t \n\tTPS65217_DCDC_1,\n\tTPS65217_DCDC_2,\n\tTPS65217_DCDC_3,\n\t \n\tTPS65217_LDO_1,\n\tTPS65217_LDO_2,\n\tTPS65217_LDO_3,\n\tTPS65217_LDO_4,\n};\n\n#define TPS65217_MAX_REG_ID\t\tTPS65217_LDO_4\n\n \n#define TPS65217_NUM_DCDC\t\t3\n \n#define TPS65217_NUM_LDO\t\t4\n \n#define TPS65217_NUM_REGULATOR\t\t(TPS65217_NUM_DCDC + TPS65217_NUM_LDO)\n\nenum tps65217_bl_isel {\n\tTPS65217_BL_ISET1 = 1,\n\tTPS65217_BL_ISET2,\n};\n\nenum tps65217_bl_fdim {\n\tTPS65217_BL_FDIM_100HZ,\n\tTPS65217_BL_FDIM_200HZ,\n\tTPS65217_BL_FDIM_500HZ,\n\tTPS65217_BL_FDIM_1000HZ,\n};\n\nstruct tps65217_bl_pdata {\n\tenum tps65217_bl_isel isel;\n\tenum tps65217_bl_fdim fdim;\n\tint dft_brightness;\n};\n\n \n#define TPS65217_IRQ_USB\t\t0\n#define TPS65217_IRQ_AC\t\t\t1\n#define TPS65217_IRQ_PB\t\t\t2\n#define TPS65217_NUM_IRQ\t\t3\n\n \nstruct tps65217_board {\n\tstruct regulator_init_data *tps65217_init_data[TPS65217_NUM_REGULATOR];\n\tstruct device_node *of_node[TPS65217_NUM_REGULATOR];\n\tstruct tps65217_bl_pdata *bl_pdata;\n};\n\n \n\nstruct tps65217 {\n\tstruct device *dev;\n\tstruct tps65217_board *pdata;\n\tstruct regulator_desc desc[TPS65217_NUM_REGULATOR];\n\tstruct regmap *regmap;\n\tu8 *strobes;\n\tstruct irq_domain *irq_domain;\n\tstruct mutex irq_lock;\n\tu8 irq_mask;\n\tint irq;\n};\n\nstatic inline struct tps65217 *dev_to_tps65217(struct device *dev)\n{\n\treturn dev_get_drvdata(dev);\n}\n\nint tps65217_reg_read(struct tps65217 *tps, unsigned int reg,\n\t\t\t\t\tunsigned int *val);\nint tps65217_reg_write(struct tps65217 *tps, unsigned int reg,\n\t\t\tunsigned int val, unsigned int level);\nint tps65217_set_bits(struct tps65217 *tps, unsigned int reg,\n\t\tunsigned int mask, unsigned int val, unsigned int level);\nint tps65217_clear_bits(struct tps65217 *tps, unsigned int reg,\n\t\tunsigned int mask, unsigned int level);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}