/home/yuheng/cache-sim/target/debug/build/libc-7e2ec84057485edb/out