<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2025.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>7.966</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>7.966</CP_FINAL>
  <CP_ROUTE>7.966</CP_ROUTE>
  <CP_SYNTH>6.572</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>2.034</SLACK_FINAL>
  <SLACK_ROUTE>2.034</SLACK_ROUTE>
  <SLACK_SYNTH>3.428</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>2.034</WNS_FINAL>
  <WNS_ROUTE>2.034</WNS_ROUTE>
  <WNS_SYNTH>3.428</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>46</BRAM>
    <CLB>0</CLB>
    <DSP>40</DSP>
    <FF>4308</FF>
    <LATCH>0</LATCH>
    <LUT>4262</LUT>
    <SLICE>1477</SLICE>
    <SRL>225</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>100</BRAM>
    <CLB>0</CLB>
    <DSP>90</DSP>
    <FF>41600</FF>
    <LUT>20800</LUT>
    <SLICE>8150</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="nn_fpga_top" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="9">B1_U grp_my_tanh_fu_184 grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175 grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165 grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157 grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196 h1_U image_U output_U</SubModules>
    <Resources BRAM="46" DSP="40" FF="4308" LUT="4262" LUTRAM="16" LogicLUT="4021" RAMB18="8" RAMB36="19" SRL="225"/>
    <LocalResources FF="103" LUT="12" LogicLUT="12"/>
  </RtlModule>
  <RtlModule CELL="inst/B1_U" DEPTH="1" FILE_NAME="nn_fpga_top.v" ORIG_REF_NAME="nn_fpga_top_B1_ROM_AUTO_1R">
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184" DEPTH="1" FILE_NAME="nn_fpga_top.v" ORIG_REF_NAME="nn_fpga_top_my_tanh">
    <SubModules count="3">dcmp_64ns_64ns_1_2_no_dsp_1_U42 fpext_32ns_64_2_no_dsp_1_U41 grp_generic_tanh_float_s_fu_151</SubModules>
    <Resources BRAM="6" DSP="37" FF="4020" LUT="4019" LogicLUT="3802" RAMB18="4" RAMB36="1" SRL="217"/>
    <LocalResources FF="329" LUT="345" LogicLUT="345"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/dcmp_64ns_64ns_1_2_no_dsp_1_U42" DEPTH="2" FILE_NAME="nn_fpga_top_my_tanh.v" ORIG_REF_NAME="nn_fpga_top_dcmp_64ns_64ns_1_2_no_dsp_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/fpext_32ns_64_2_no_dsp_1_U41" DEPTH="2" FILE_NAME="nn_fpga_top_my_tanh.v" ORIG_REF_NAME="nn_fpga_top_fpext_32ns_64_2_no_dsp_1">
    <LocalResources FF="68" LUT="18" LogicLUT="18"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151" DEPTH="2" FILE_NAME="nn_fpga_top_my_tanh.v" ORIG_REF_NAME="nn_fpga_top_generic_tanh_float_s">
    <SubModules count="8">dadd_64ns_64ns_64_8_full_dsp_1_U32 faddfsub_32ns_32ns_32_7_full_dsp_1_U26 fcmp_32ns_32ns_1_2_no_dsp_1_U31 fdiv_32ns_32ns_32_16_no_dsp_1_U28 fmul_32ns_32ns_32_4_max_dsp_1_U27 fpext_32ns_64_2_no_dsp_1_U30 fptrunc_64ns_32_2_no_dsp_1_U29 grp_exp_generic_double_s_fu_89</SubModules>
    <Resources BRAM="6" DSP="37" FF="3585" LUT="3536" LogicLUT="3319" RAMB18="4" RAMB36="1" SRL="217"/>
    <LocalResources FF="615" LUT="156" LogicLUT="156"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/dadd_64ns_64ns_64_8_full_dsp_1_U32" DEPTH="3" FILE_NAME="nn_fpga_top_generic_tanh_float_s.v" ORIG_REF_NAME="nn_fpga_top_dadd_64ns_64ns_64_8_full_dsp_1">
    <Resources DSP="3" FF="484" LUT="588" LogicLUT="579" SRL="9"/>
    <LocalResources FF="63"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/faddfsub_32ns_32ns_32_7_full_dsp_1_U26" DEPTH="3" FILE_NAME="nn_fpga_top_generic_tanh_float_s.v" ORIG_REF_NAME="nn_fpga_top_faddfsub_32ns_32ns_32_7_full_dsp_1">
    <Resources DSP="2" FF="287" LUT="232" LogicLUT="232"/>
    <LocalResources FF="65" LUT="64" LogicLUT="64"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fcmp_32ns_32ns_1_2_no_dsp_1_U31" DEPTH="3" FILE_NAME="nn_fpga_top_generic_tanh_float_s.v" ORIG_REF_NAME="nn_fpga_top_fcmp_32ns_32ns_1_2_no_dsp_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fdiv_32ns_32ns_32_16_no_dsp_1_U28" DEPTH="3" FILE_NAME="nn_fpga_top_generic_tanh_float_s.v" ORIG_REF_NAME="nn_fpga_top_fdiv_32ns_32ns_32_16_no_dsp_1">
    <Resources FF="697" LUT="774" LogicLUT="745" SRL="29"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fmul_32ns_32ns_32_4_max_dsp_1_U27" DEPTH="3" FILE_NAME="nn_fpga_top_generic_tanh_float_s.v" ORIG_REF_NAME="nn_fpga_top_fmul_32ns_32ns_32_4_max_dsp_1">
    <Resources DSP="3" FF="109" LUT="71" LogicLUT="71"/>
    <LocalResources FF="62"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fpext_32ns_64_2_no_dsp_1_U30" DEPTH="3" FILE_NAME="nn_fpga_top_generic_tanh_float_s.v" ORIG_REF_NAME="nn_fpga_top_fpext_32ns_64_2_no_dsp_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/fptrunc_64ns_32_2_no_dsp_1_U29" DEPTH="3" FILE_NAME="nn_fpga_top_generic_tanh_float_s.v" ORIG_REF_NAME="nn_fpga_top_fptrunc_64ns_32_2_no_dsp_1">
    <LocalResources FF="64" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89" DEPTH="3" FILE_NAME="nn_fpga_top_generic_tanh_float_s.v" ORIG_REF_NAME="nn_fpga_top_exp_generic_double_s">
    <SubModules count="6">mac_muladd_16s_15ns_19s_31_4_1_U15 mul_13s_71s_71_5_1_U10 mul_43ns_36ns_79_3_1_U11 mul_49ns_44ns_93_5_1_U12 mul_50ns_50ns_99_5_1_U13 table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U</SubModules>
    <Resources BRAM="6" DSP="29" FF="1267" LUT="1570" LogicLUT="1391" RAMB18="4" RAMB36="1" SRL="179"/>
    <LocalResources BRAM="4" FF="1127" LUT="1055" LogicLUT="880" RAMB18="2" RAMB36="1" SRL="175"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15" DEPTH="4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" ORIG_REF_NAME="nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1">
    <Resources DSP="1" LUT="116" LogicLUT="116"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_13s_71s_71_5_1_U10" DEPTH="4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" ORIG_REF_NAME="nn_fpga_top_mul_13s_71s_71_5_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_43ns_36ns_79_3_1_U11" DEPTH="4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" ORIG_REF_NAME="nn_fpga_top_mul_43ns_36ns_79_3_1">
    <Resources DSP="6" FF="35" LUT="75" LogicLUT="75"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12" DEPTH="4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" ORIG_REF_NAME="nn_fpga_top_mul_49ns_44ns_93_5_1">
    <Resources DSP="9" FF="53" LUT="123" LogicLUT="123"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_50ns_50ns_99_5_1_U13" DEPTH="4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" ORIG_REF_NAME="nn_fpga_top_mul_50ns_50ns_99_5_1">
    <Resources DSP="9" FF="18" LUT="158" LogicLUT="158"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_U" DEPTH="4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" ORIG_REF_NAME="nn_fpga_top_exp_generic_double_s_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_arracud">
  </RtlModule>
  <RtlModule CELL="inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175" DEPTH="1" FILE_NAME="nn_fpga_top.v" ORIG_REF_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2">
    <SubModules count="3">W1_U flow_control_loop_pipe_sequential_init_U mac_muladd_10s_8s_24s_24_4_1_U4</SubModules>
    <Resources BRAM="32" DSP="1" FF="34" LUT="63" LogicLUT="62" RAMB36="16" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/W1_U" DEPTH="2" FILE_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2.v" ORIG_REF_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_W1_ROM_AUTO_1R">
  </RtlModule>
  <RtlModule CELL="inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2.v" ORIG_REF_NAME="nn_fpga_top_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_32_2_fu_175/mac_muladd_10s_8s_24s_24_4_1_U4" DEPTH="2" FILE_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_32_2.v" ORIG_REF_NAME="nn_fpga_top_mac_muladd_10s_8s_24s_24_4_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165" DEPTH="1" FILE_NAME="nn_fpga_top.v" ORIG_REF_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2">
    <SubModules count="4">B2_U W2_U flow_control_loop_pipe_sequential_init_U mac_muladd_16s_9s_24ns_24_4_1_U47</SubModules>
    <Resources BRAM="1" DSP="1" FF="74" LUT="84" LogicLUT="77" RAMB18="1" SRL="7"/>
    <LocalResources FF="65" LUT="33" LogicLUT="26" SRL="7"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/B2_U" DEPTH="2" FILE_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.v" ORIG_REF_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R">
  </RtlModule>
  <RtlModule CELL="inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/W2_U" DEPTH="2" FILE_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.v" ORIG_REF_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R">
  </RtlModule>
  <RtlModule CELL="inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.v" ORIG_REF_NAME="nn_fpga_top_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_fu_165/mac_muladd_16s_9s_24ns_24_4_1_U47" DEPTH="2" FILE_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2.v" ORIG_REF_NAME="nn_fpga_top_mac_muladd_16s_9s_24ns_24_4_1">
  </RtlModule>
  <RtlModule CELL="inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157" DEPTH="1" FILE_NAME="nn_fpga_top.v" ORIG_REF_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U test_images_U</SubModules>
  </RtlModule>
  <RtlModule CELL="inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1.v" ORIG_REF_NAME="nn_fpga_top_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_fu_157/test_images_U" DEPTH="2" FILE_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1.v" ORIG_REF_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_63_1_test_images_ROM_AUTO_1R">
  </RtlModule>
  <RtlModule CELL="inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196" DEPTH="1" FILE_NAME="nn_fpga_top.v" ORIG_REF_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_77_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
  </RtlModule>
  <RtlModule CELL="inst/grp_nn_fpga_top_Pipeline_VITIS_LOOP_77_2_fu_196/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="nn_fpga_top_nn_fpga_top_Pipeline_VITIS_LOOP_77_2.v" ORIG_REF_NAME="nn_fpga_top_flow_control_loop_pipe_sequential_init">
  </RtlModule>
  <RtlModule CELL="inst/h1_U" DEPTH="1" FILE_NAME="nn_fpga_top.v" ORIG_REF_NAME="nn_fpga_top_h1_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/image_U" DEPTH="1" FILE_NAME="nn_fpga_top.v" ORIG_REF_NAME="nn_fpga_top_image_RAM_AUTO_1R1W">
  </RtlModule>
  <RtlModule CELL="inst/output_U" DEPTH="1" FILE_NAME="nn_fpga_top.v" ORIG_REF_NAME="nn_fpga_top_output_RAM_AUTO_1R1W">
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="7.95946693420410156" DATAPATH_LOGIC_DELAY="4.49599933624267578" DATAPATH_NET_DELAY="3.46346807479858398" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_1_reg_1359_reg[0]/D" LOGIC_LEVELS="21" MAX_FANOUT="53" SLACK="2.03352713584899902" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/add_ln297_reg_1344_reg[0]__0/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/add_ln297_reg_1344_reg[0]__0" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="602"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371[2]_i_10" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[2]_i_3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[2]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[6]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[10]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[14]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[18]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[22]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[26]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[30]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[34]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[38]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[42]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[46]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[50]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln303_reg_1371_reg[51]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_2_reg_1354[1]_i_5" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_2_reg_1354_reg[1]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_2_reg_1354_reg[4]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/r_exp_2_reg_1354_reg[11]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="908"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_1_reg_1359[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="nn_fpga_top.v" LINE_NUMBER="9"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/icmp_ln309_1_reg_1359_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="657"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.36476802825927734" DATAPATH_LOGIC_DELAY="3.38700008392333984" DATAPATH_NET_DELAY="3.97776842117309570" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0/B[9]" LOGIC_LEVELS="13" MAX_FANOUT="4" SLACK="2.10122680664062500" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="784"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_40" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_15" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_9__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_6__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_5__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_1__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_3__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_2__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_1__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="nn_fpga_top_mul_49ns_44ns_93_5_1.v" LINE_NUMBER="56"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.08907032012939453" DATAPATH_LOGIC_DELAY="3.60700011253356934" DATAPATH_NET_DELAY="3.48207092285156250" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0/B[7]" LOGIC_LEVELS="13" MAX_FANOUT="4" SLACK="2.19792461395263672" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/tmp_5_reg_1277_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="784"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_40" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_15" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_10" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff1_reg__0_i_5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_14__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_9__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_6__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_5__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/tmp_product_i_1__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_3__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_2__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg_i_1__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="902"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mul_49ns_44ns_93_5_1_U12/buff0_reg__0" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="nn_fpga_top_mul_49ns_44ns_93_5_1.v" LINE_NUMBER="56"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.28096628189086914" DATAPATH_LOGIC_DELAY="1.84800004959106445" DATAPATH_NET_DELAY="5.43296623229980469" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[16]" LOGIC_LEVELS="5" MAX_FANOUT="50" SLACK="2.27302789688110352" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="747"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/trunc_ln255_reg_1177[2]_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="934"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg_i_85" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="934"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_7" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="934"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="934"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="934"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1.v" LINE_NUMBER="30"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.27729988098144531" DATAPATH_LOGIC_DELAY="1.84800004959106445" DATAPATH_NET_DELAY="5.42930078506469727" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg/A[17]" LOGIC_LEVELS="5" MAX_FANOUT="50" SLACK="2.27669429779052734" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/select_ln229_reg_1133_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="747"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/trunc_ln255_reg_1177[2]_i_3" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="934"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg_i_85" PRIMITIVE_TYPE="LUT.others.LUT5" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="934"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_7" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="934"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_3" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="934"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/tmp_12_reg_1167[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="nn_fpga_top_exp_generic_double_s.v" LINE_NUMBER="934"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_my_tanh_fu_184/grp_generic_tanh_float_s_fu_151/grp_exp_generic_double_s_fu_89/mac_muladd_16s_15ns_19s_31_4_1_U15/nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="nn_fpga_top_mac_muladd_16s_15ns_19s_31_4_1.v" LINE_NUMBER="30"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/nn_fpga_top_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/nn_fpga_top_failfast_routed.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/nn_fpga_top_power_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/nn_fpga_top_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/nn_fpga_top_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/nn_fpga_top_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/nn_fpga_top_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/nn_fpga_top_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
