// Seed: 2149489476
module module_0 (
    output supply1 id_0,
    output wor id_1,
    output supply1 id_2,
    input wand id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    output supply1 id_7,
    output tri0 id_8
);
  wire id_10 = !1;
  assign id_2 = 1;
  assign id_1 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    output uwire id_5,
    input supply0 id_6,
    input wor id_7,
    input supply0 id_8,
    input wire id_9,
    output tri1 id_10,
    input tri id_11,
    output tri1 id_12,
    input tri0 id_13,
    output tri1 id_14,
    output tri1 id_15,
    input tri id_16
    , id_25,
    input supply0 id_17,
    output tri0 id_18,
    input supply1 id_19,
    input tri1 id_20,
    input supply0 id_21,
    input wor id_22,
    output wor id_23
);
  assign id_18 = 1;
  id_26(
      .id_0(), .id_1(1), .id_2(id_5)
  ); module_0(
      id_2, id_10, id_5, id_9, id_8, id_3, id_20, id_18, id_15
  ); id_27(
      .id_0(),
      .id_1(id_21),
      .id_2(1 - id_3),
      .id_3(id_25),
      .id_4(1),
      .id_5(1 < id_0),
      .id_6(id_0),
      .id_7(1),
      .id_8(1),
      .id_9(),
      .id_10(),
      .id_11(id_16),
      .id_12(id_3)
  );
  assign id_1 = 1;
  wire id_28;
  wire id_29;
endmodule
