# compile verilog/system verilog design source files
verilog xil_defaultlib  -i "../../../../RISC CPU.includes" \
"../../../../RISC CPU.srcs/sources_1/new/ALU_16bit.v" \
"../../../../RISC CPU.srcs/sim_1/new/ALU_16bit_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
