Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 21 23:10:23 2022
| Host         : TABLET-TH817UCM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      6 |            2 |
|      8 |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               8 |            2 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------+------------------------+------------------+----------------+
|       Clock Signal       |    Enable Signal    |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------------+---------------------+------------------------+------------------+----------------+
|  system_clk/Bclk16_reg_0 | inst_FSM/S0/E[0]    | inst_FSM/S1/Q_reg_1[0] |                1 |              4 |
|  counter1/Q[0]           |                     | inst_FSM/S1/Q_reg_0    |                1 |              4 |
|  system_clk/Bclk16_reg_0 |                     | sys_rst_IBUF           |                2 |              6 |
|  clk_IBUF_BUFG           |                     | rst_IBUF               |                1 |              6 |
|  system_clk/Bclk16_reg_0 | inst_FSM/S0/Q_reg_0 | sys_rst_IBUF           |                2 |              8 |
|  baud_clk/CLK            |                     | inst_FSM/S1/SR[0]      |                2 |              8 |
+--------------------------+---------------------+------------------------+------------------+----------------+


