/*
 *  Copyright (C) 2021 Texas Instruments Incorporated
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/*
 * Auto generated file
 */

#include "ti_drivers_open_close.h"
#include <kernel/dpl/DebugP.h>

void Drivers_open(void)
{
    Drivers_edmaOpen();
    Drivers_csirxOpen();
    Drivers_gpioOpen();
    Drivers_mibspiOpen();
    Drivers_uartOpen();
}

void Drivers_close(void)
{
    Drivers_csirxClose();
    Drivers_mibspiClose();
    Drivers_uartClose();
    Drivers_edmaClose();
}

/*
 * CSIRX
 */

/* CSIRX Driver handles */
CSIRX_Handle gCsirxHandle[CONFIG_CSIRX_NUM_INSTANCES];

/* CSIRX flag to control phy init during driver open */
bool gCsirxPhyEnable[CONFIG_CSIRX_NUM_INSTANCES] = {
    false,
    false,
};

/* CSIRX Dphy config */
CSIRX_DphyConfig gCsirxDphyConfig[CONFIG_CSIRX_NUM_INSTANCES] = {
    { /* CONFIG_CSIRX0 */
        .ddrClockInHz = 300000000U,
        .isClockMissingDetectionEnabled = true,
        .triggerEscapeCode = { 0, 0, 0, 0 },
    },
    { /* CONFIG_CSIRX1 */
        .ddrClockInHz = 300000000U,
        .isClockMissingDetectionEnabled = true,
        .triggerEscapeCode = { 0, 0, 0, 0 },
    },
};

/* CSIRX complex IO config */
CSIRX_ComplexioConfig gCsirxComplexioConfig[CONFIG_CSIRX_NUM_INSTANCES] = {
    { /* CONFIG_CSIRX0 */
        .lanesConfig =
        {
            .dataLane =
            {
                {
                    .polarity = CSIRX_LANE_POLARITY_PLUS_MINUS,
                    .position = CSIRX_LANE_POSITION_1,
                },
                {
                    .polarity = CSIRX_LANE_POLARITY_PLUS_MINUS,
                    .position = CSIRX_LANE_POSITION_2,
                },
                {
                    .polarity = CSIRX_LANE_POLARITY_PLUS_MINUS,
                    .position = CSIRX_LANE_POSITION_4,
                },
                {
                    .polarity = CSIRX_LANE_POLARITY_PLUS_MINUS,
                    .position = CSIRX_LANE_POSITION_5,
                },
            },
            .clockLane =
            {
                .polarity = CSIRX_LANE_POLARITY_PLUS_MINUS,
                .position = CSIRX_LANE_POSITION_3,
            },
        },
        .enableIntr =
        {
            .isAllLanesEnterULPM = true,
            .isAllLanesExitULPM = true,
            .dataLane =
            {
                {
                    .isStateTransitionToULPM = true,
                    .isControlError = true,
                    .isEscapeEntryError = true,
                    .isStartOfTransmissionSyncError = true,
                    .isStartOfTransmissionError = true,
                },
                {
                    .isStateTransitionToULPM = true,
                    .isControlError = true,
                    .isEscapeEntryError = true,
                    .isStartOfTransmissionSyncError = true,
                    .isStartOfTransmissionError = true,
                },
                {
                    .isStateTransitionToULPM = true,
                    .isControlError = true,
                    .isEscapeEntryError = true,
                    .isStartOfTransmissionSyncError = true,
                    .isStartOfTransmissionError = true,
                },
                {
                    .isStateTransitionToULPM = true,
                    .isControlError = true,
                    .isEscapeEntryError = true,
                    .isStartOfTransmissionSyncError = true,
                    .isStartOfTransmissionError = true,
                },
            },
            .clockLane =
            {
                .isStateTransitionToULPM = true,
                .isControlError = true,
                .isEscapeEntryError = true,
                .isStartOfTransmissionSyncError = true,
                .isStartOfTransmissionError = true,
            },
        },
        .isPowerAuto = false,
    },
    { /* CONFIG_CSIRX1 */
        .lanesConfig =
        {
            .dataLane =
            {
                {
                    .polarity = CSIRX_LANE_POLARITY_PLUS_MINUS,
                    .position = CSIRX_LANE_POSITION_1,
                },
                {
                    .polarity = CSIRX_LANE_POLARITY_PLUS_MINUS,
                    .position = CSIRX_LANE_POSITION_2,
                },
                {
                    .polarity = CSIRX_LANE_POLARITY_PLUS_MINUS,
                    .position = CSIRX_LANE_POSITION_4,
                },
                {
                    .polarity = CSIRX_LANE_POLARITY_PLUS_MINUS,
                    .position = CSIRX_LANE_POSITION_5,
                },
            },
            .clockLane =
            {
                .polarity = CSIRX_LANE_POLARITY_PLUS_MINUS,
                .position = CSIRX_LANE_POSITION_3,
            },
        },
        .enableIntr =
        {
            .isAllLanesEnterULPM = false,
            .isAllLanesExitULPM = false,
            .dataLane =
            {
                {
                    .isStateTransitionToULPM = true,
                    .isControlError = true,
                    .isEscapeEntryError = true,
                    .isStartOfTransmissionSyncError = true,
                    .isStartOfTransmissionError = true,
                },
                {
                    .isStateTransitionToULPM = true,
                    .isControlError = true,
                    .isEscapeEntryError = true,
                    .isStartOfTransmissionSyncError = true,
                    .isStartOfTransmissionError = true,
                },
                {
                    .isStateTransitionToULPM = true,
                    .isControlError = true,
                    .isEscapeEntryError = true,
                    .isStartOfTransmissionSyncError = true,
                    .isStartOfTransmissionError = true,
                },
                {
                    .isStateTransitionToULPM = true,
                    .isControlError = true,
                    .isEscapeEntryError = true,
                    .isStartOfTransmissionSyncError = true,
                    .isStartOfTransmissionError = true,
                },
            },
            .clockLane =
            {
                .isStateTransitionToULPM = true,
                .isControlError = true,
                .isEscapeEntryError = true,
                .isStartOfTransmissionSyncError = true,
                .isStartOfTransmissionError = true,
            },
        },
        .isPowerAuto = false,
    },
};

/* Callbacks */

/* Callbacks for CONFIG_CSIRX0 */
void MmwCascade_combinedEOLcallback(CSIRX_Handle handle, void *arg);
void MmwCascade_csirxCombinedEOFcallback(CSIRX_Handle handle, void *arg);
void MmwCascade_csirxCommonCallback(CSIRX_Handle handle, void *arg, struct CSIRX_CommonIntr_s *irq);

/* Callbacks Args for CONFIG_CSIRX0 */

/* Callbacks for CONFIG_CSIRX1 */
void MmwCascade_csirx1EOLcallback(CSIRX_Handle handle, void *arg);
void MmwCascade_csirxCombinedEOFcallback(CSIRX_Handle handle, void *arg);
void MmwCascade_csirxCommonCallback(CSIRX_Handle handle, void *arg, struct CSIRX_CommonIntr_s *irq);

/* Callbacks Args for CONFIG_CSIRX1 */

/* CSIRX common config */
CSIRX_CommonConfig gCsirxCommonConfig[CONFIG_CSIRX_NUM_INSTANCES] = {
    { /* CONFIG_CSIRX0 */
        .isSoftStoppingOnInterfaceDisable = true,
        .isHeaderErrorCheckEnabled = false,
        .isSignExtensionEnabled = false,
        .isBurstSizeExpand = true,
        .burstSize = CSIRX_BURST_SIZE_8X64,
        .isNonPostedWrites = true,
        .isOcpAutoIdle = true,
        .stopStateFsmTimeoutInNanoSecs = CSIRX_STOP_STATE_FSM_TIMEOUT_MAX,
        .endianness = CSIRX_ENDIANNESS_LITTLE_ENDIAN,
        .startOfFrameIntr0ContextId = 0,
        .startOfFrameIntr1ContextId = 0,
        .endOfFrameIntr0ContextId = 0,
        .endOfFrameIntr1ContextId = 0,
        .enableIntr =
        {
            .isOcpError = true,
            .isGenericShortPacketReceive = false,
            .isOneBitShortPacketErrorCorrect = false,
            .isMoreThanOneBitShortPacketErrorCannotCorrect = false,
            .isComplexioError = true,
            .isFifoOverflow = true,
            .isContextIntr = {
                true,
                false,
                false,
                false,
                false,
                false,
                false,
                false,
            },
        },
        .intrCallbacks =
        {
            .combinedEndOfLineCallback = MmwCascade_combinedEOLcallback,
            .combinedEndOfLineCallbackArgs = NULL, /* will be set later in Drivers_csirxOpen */
            .combinedEndOfFrameCallback = MmwCascade_csirxCombinedEOFcallback,
            .combinedEndOfFrameCallbackArgs = NULL, /* will be set later in Drivers_csirxOpen */
            .commonCallback = MmwCascade_csirxCommonCallback,
            .commonCallbackArgs = NULL, /* will be set later in Drivers_csirxOpen */
            .startOfFrameIntr0Callback = NULL,
            .startOfFrameIntr0CallbackArgs = NULL, /* will be set later in Drivers_csirxOpen */
            .startOfFrameIntr1Callback = NULL,
            .startOfFrameIntr1CallbackArgs = NULL, /* will be set later in Drivers_csirxOpen */
        },
    },
    { /* CONFIG_CSIRX1 */
        .isSoftStoppingOnInterfaceDisable = true,
        .isHeaderErrorCheckEnabled = false,
        .isSignExtensionEnabled = false,
        .isBurstSizeExpand = true,
        .burstSize = CSIRX_BURST_SIZE_8X64,
        .isNonPostedWrites = true,
        .isOcpAutoIdle = true,
        .stopStateFsmTimeoutInNanoSecs = CSIRX_STOP_STATE_FSM_TIMEOUT_MAX,
        .endianness = CSIRX_ENDIANNESS_LITTLE_ENDIAN,
        .startOfFrameIntr0ContextId = 0,
        .startOfFrameIntr1ContextId = 0,
        .endOfFrameIntr0ContextId = 0,
        .endOfFrameIntr1ContextId = 0,
        .enableIntr =
        {
            .isOcpError = true,
            .isGenericShortPacketReceive = false,
            .isOneBitShortPacketErrorCorrect = false,
            .isMoreThanOneBitShortPacketErrorCannotCorrect = false,
            .isComplexioError = true,
            .isFifoOverflow = true,
            .isContextIntr = {
                true,
                false,
                false,
                false,
                false,
                false,
                false,
                false,
            },
        },
        .intrCallbacks =
        {
            .combinedEndOfLineCallback = MmwCascade_csirx1EOLcallback,
            .combinedEndOfLineCallbackArgs = NULL, /* will be set later in Drivers_csirxOpen */
            .combinedEndOfFrameCallback = MmwCascade_csirxCombinedEOFcallback,
            .combinedEndOfFrameCallbackArgs = NULL, /* will be set later in Drivers_csirxOpen */
            .commonCallback = MmwCascade_csirxCommonCallback,
            .commonCallbackArgs = NULL, /* will be set later in Drivers_csirxOpen */
            .startOfFrameIntr0Callback = NULL,
            .startOfFrameIntr0CallbackArgs = NULL, /* will be set later in Drivers_csirxOpen */
            .startOfFrameIntr1Callback = NULL,
            .startOfFrameIntr1CallbackArgs = NULL, /* will be set later in Drivers_csirxOpen */
        },
    },
};

/* CSIRX context configurations */

/* CSIRX CONFIG_CSIRX0 context config */
CSIRX_ContextConfig gConfigCsirx0ContextConfig[CONFIG_CSIRX0_NUM_CONTEXT] =
{
    { /* context 0 */
        .virtualChannelId = 0,
        .format = CSIRX_FORMAT_RAW8,
        .userDefinedMapping = CSIRX_USER_DEFINED_FORMAT_RAW8,
        .numFramesToAcquire = 0,
        .numLinesForIntr = 0,
        .alpha = 0,
        .isByteSwapEnabled = false,
        .isGenericEnabled = false,
        .isEndOfFramePulseEnabled = true,
        .isEndOfLinePulseEnabled = true,
        .isPayloadChecksumEnable = true,
        .isGenerateIntrEveryNumLinesForIntr = false,
        .transcodeConfig =
        {
            .transcodeFormat = CSIRX_TRANSCODE_FORMAT_NO_TRANSCODE,
            .isHorizontalDownscalingBy2Enabled = false,
            .crop =
            {
                .horizontalCount = 0,
                .horizontalSkip = 0,
                .verticalCount = 0,
                .verticalSkip = 0,
            },
        },
        .pingPongConfig =
        {
            .pingAddress = 0,
            .pongAddress = 0,
            .lineOffset = 0,
            .pingPongSwitchMode = CSIRX_PING_PONG_LINE_SWITCHING,
            .numFramesForFrameBasedPingPongSwitching = 0,
            .numLinesForLineBasedPingPongSwitching = 1,
        },
        .enableIntr =
        {
            .isNumLines = false,
            .isFramesToAcquire = false,
            .isPayloadChecksumMismatch = false,
            .isLineStartCodeDetect = true,
            .isLineEndCodeDetect = false,
            .isFrameStartCodeDetect = true,
            .isFrameEndCodeDetect = true,
            .isLongPacketOneBitErrorCorrect = false,
        },
        .eolCallback = NULL,
        .eolCallbackArgs = NULL,
    },
};

/* CSIRX CONFIG_CSIRX1 context config */
CSIRX_ContextConfig gConfigCsirx1ContextConfig[CONFIG_CSIRX1_NUM_CONTEXT] =
{
    { /* context 0 */
        .virtualChannelId = 0,
        .format = CSIRX_FORMAT_RAW8,
        .userDefinedMapping = CSIRX_USER_DEFINED_FORMAT_RAW8,
        .numFramesToAcquire = 0,
        .numLinesForIntr = 0,
        .alpha = 0,
        .isByteSwapEnabled = false,
        .isGenericEnabled = false,
        .isEndOfFramePulseEnabled = true,
        .isEndOfLinePulseEnabled = true,
        .isPayloadChecksumEnable = true,
        .isGenerateIntrEveryNumLinesForIntr = false,
        .transcodeConfig =
        {
            .transcodeFormat = CSIRX_TRANSCODE_FORMAT_NO_TRANSCODE,
            .isHorizontalDownscalingBy2Enabled = false,
            .crop =
            {
                .horizontalCount = 0,
                .horizontalSkip = 0,
                .verticalCount = 0,
                .verticalSkip = 0,
            },
        },
        .pingPongConfig =
        {
            .pingAddress = 0,
            .pongAddress = 0,
            .lineOffset = 0,
            .pingPongSwitchMode = CSIRX_PING_PONG_LINE_SWITCHING,
            .numFramesForFrameBasedPingPongSwitching = 0,
            .numLinesForLineBasedPingPongSwitching = 1,
        },
        .enableIntr =
        {
            .isNumLines = false,
            .isFramesToAcquire = false,
            .isPayloadChecksumMismatch = false,
            .isLineStartCodeDetect = true,
            .isLineEndCodeDetect = false,
            .isFrameStartCodeDetect = true,
            .isFrameEndCodeDetect = true,
            .isLongPacketOneBitErrorCorrect = false,
        },
        .eolCallback = NULL,
        .eolCallbackArgs = NULL,
    },
};

int32_t Drivers_csirxInstanceOpen(uint32_t instanceId, uint16_t numContexts, CSIRX_ContextConfig *pContextConfig)
{
    int32_t status = SystemP_SUCCESS;

    gCsirxHandle[instanceId] = CSIRX_open(CONFIG_CSIRX0);
    if(gCsirxHandle[instanceId] == NULL)
    {
        status = SystemP_FAILURE;
        DebugP_logError("CSIRX %d: CSIRX_open failed !!!\r\n", instanceId);
    }
    if(status==SystemP_SUCCESS)
    {
        status = CSIRX_reset(gCsirxHandle[instanceId]);
        if(status!=SystemP_SUCCESS)
        {
            DebugP_logError("CSIRX %d: CSIRX_reset failed !!!\r\n", instanceId);
        }
    }
    if(status==SystemP_SUCCESS && gCsirxPhyEnable[instanceId])
    {
        status = CSIRX_complexioSetConfig(gCsirxHandle[instanceId], &gCsirxComplexioConfig[instanceId]);
        if(status!=SystemP_SUCCESS)
        {
            DebugP_logError("CSIRX %d: CSIRX_complexioSetConfig failed !!!\r\n", instanceId);
        }

        if(status==SystemP_SUCCESS)
        {
            status = CSIRX_complexioDeassertReset(gCsirxHandle[instanceId]);
            if(status!=SystemP_SUCCESS)
            {
                DebugP_logError("CSIRX %d: CSIRX_complexioDeassertReset failed !!!\r\n", instanceId);
            }
        }
        if(status==SystemP_SUCCESS)
        {
            uint32_t numComplexioDonePolls = 0;
            bool isResetDone = false;

            /* Wait until complex IO reset complete */
            do
            {
                status = CSIRX_complexioIsResetDone(gCsirxHandle[instanceId], &isResetDone);
                if(status!=SystemP_SUCCESS)
                {
                    break;
                }
                ClockP_usleep(1000);
                numComplexioDonePolls++;
            } while(( isResetDone == false) && (numComplexioDonePolls < 5U) );

            if(isResetDone == false)
            {
                status = SystemP_FAILURE;
            }
            if(status!=SystemP_SUCCESS)
            {
                DebugP_logError("CSIRX %d: CSIRX_complexioIsResetDone failed !!!\r\n", instanceId);
            }
        }
        if(status==SystemP_SUCCESS)
        {
            status = CSIRX_dphySetConfig(gCsirxHandle[instanceId], &gCsirxDphyConfig[instanceId]);
            if(status!=SystemP_SUCCESS)
            {
                DebugP_logError("CSIRX %d: CSIRX_dphySetConfig failed !!!\r\n", instanceId);
            }
        }
    }
    if(status==SystemP_SUCCESS)
    {
        status = CSIRX_commonSetConfig(gCsirxHandle[instanceId], &gCsirxCommonConfig[instanceId]);
        if(status!=SystemP_SUCCESS)
        {
            DebugP_logError("CSIRX %d: CSIRX_commonSetConfig failed !!!\r\n", instanceId);
        }
    }
    if(status==SystemP_SUCCESS && gCsirxPhyEnable[instanceId])
    {
        status = CSIRX_complexioAssertForceRxModeOn(gCsirxHandle[instanceId]);
        if(status!=SystemP_SUCCESS)
        {
            DebugP_logError("CSIRX %d: CSIRX_complexioAssertForceRxModeOn failed !!!\r\n", instanceId);
        }

        if(status==SystemP_SUCCESS)
        {
            uint32_t numForceRxModeDeassertedPolls = 0;
            bool isForceRxModeDeasserted = false;

            /* wait until force rx mode deasserted: This may depend on Tx */
            do
            {
                status = CSIRX_complexioIsDeassertForceRxModeOn(gCsirxHandle[instanceId],
                                                                    &isForceRxModeDeasserted);
                if(status != SystemP_SUCCESS)
                {
                    break;
                }
                ClockP_usleep(1000);
                numForceRxModeDeassertedPolls++;
            } while( (isForceRxModeDeasserted == false) && (numForceRxModeDeassertedPolls < 5) );

            if(isForceRxModeDeasserted == false)
            {
                status = SystemP_SUCCESS;
            }
            if(status!=SystemP_SUCCESS)
            {
                DebugP_logError("CSIRX %d: CSIRX_complexioIsDeassertForceRxModeOn failed !!!\r\n", instanceId);
            }
        }
    }
    if(status==SystemP_SUCCESS)
    {
        /* enable interface */
        status = CSIRX_commonEnable(gCsirxHandle[instanceId]);
        if(status!=SystemP_SUCCESS)
        {
            DebugP_logError("CSIRX %d: CSIRX_commonEnable failed !!!\r\n", instanceId);
        }
    }
    if(status==SystemP_SUCCESS && gCsirxPhyEnable[instanceId])
    {
        /* Power on complex IO */
        status = CSIRX_complexioPowerOn(gCsirxHandle[instanceId]);
        if(status!=SystemP_SUCCESS)
        {
            DebugP_logError("CSIRX %d: CSIRX_complexioPowerOn failed !!!\r\n", instanceId);
        }

        if(status == SystemP_SUCCESS)
        {
            uint32_t numComplexioPowerStatusPolls = 0;
            uint8_t powerStatus = 0;

            /* Wait until complex IO powered up */
            numComplexioPowerStatusPolls = 0;
            do
            {
                status = CSIRX_complexioGetPowerStatus(gCsirxHandle[instanceId], &powerStatus);
                if(status != SystemP_SUCCESS)
                {
                    break;
                }
                ClockP_usleep(1000);
                numComplexioPowerStatusPolls++;
            } while((powerStatus != CSIRX_COMPLEXIO_POWER_STATUS_ON) &&
                    (numComplexioPowerStatusPolls < 5) );

            if(powerStatus != CSIRX_COMPLEXIO_POWER_STATUS_ON)
            {
                status = SystemP_FAILURE;
            }
            if(status!=SystemP_SUCCESS)
            {
                DebugP_logError("CSIRX %d: CSIRX_complexioGetPowerStatus failed !!!\r\n", instanceId);
            }
        }
    }
    if(status==SystemP_SUCCESS)
    {
        uint32_t i;

        for(i = 0; i < numContexts; i++)
        {
            /* config contexts */
            status = CSIRX_contextSetConfig(gCsirxHandle[instanceId], i, &pContextConfig[i] );
            if(status!=SystemP_SUCCESS)
            {
                DebugP_logError("CSIRX %d: CSIRX_contextSetConfig for context %d failed !!!\r\n", instanceId, i);
            }
            if(status != SystemP_SUCCESS)
            {
                break;
            }
        }
    }
    if(status==SystemP_SUCCESS)
    {
        /* Debug mode, first flush FIFO - disable debug mode and enable interface */
        status = CSIRX_debugModeDisable(gCsirxHandle[instanceId]);
        if(status!=SystemP_SUCCESS)
        {
            DebugP_logError("CSIRX %d: CSIRX_debugModeDisable failed !!!\r\n", instanceId);
        }
    }
    if(status==SystemP_SUCCESS)
    {
        /* enable interface */
        status = CSIRX_commonEnable(gCsirxHandle[instanceId]);
        if(status!=SystemP_SUCCESS)
        {
            DebugP_logError("CSIRX %d: CSIRX_commonEnable failed !!!\r\n", instanceId);
        }
    }
    return status;
}

int32_t Drivers_csirxInstanceClose(uint32_t instanceId, uint16_t numContexts)
{
    uint32_t i;
    int32_t status = SystemP_SUCCESS;

    CSIRX_debugModeDisable(gCsirxHandle[instanceId]);

    for(i = 0; i < numContexts; i++)
    {
        /* enable context */
        status = CSIRX_contextDisable(gCsirxHandle[instanceId], i);
        if(status!=SystemP_SUCCESS)
        {
            DebugP_logError("CSIRX %d: CSIRX_contextDisable for context %d failed !!!\r\n", instanceId, i);
        }
    }
    if(status==SystemP_SUCCESS)
    {
        /* enable interface */
        status = CSIRX_commonDisable(gCsirxHandle[instanceId]);
        if(status!=SystemP_SUCCESS)
        {
            DebugP_logError("CSIRX %d: CSIRX_commonDisable failed !!!\r\n", instanceId);
        }
    }
    if(status==SystemP_SUCCESS)
    {
        status = CSIRX_close(gCsirxHandle[instanceId]);
        if(status!=SystemP_SUCCESS)
        {
            DebugP_logError("CSIRX %d: CSIRX_close failed !!!\r\n", instanceId);
        }
    }
    return status;
}

int32_t Drivers_csirxOpen()
{
    int32_t status = SystemP_SUCCESS;


    return status;
}

int32_t Drivers_csirxClose()
{
    int32_t status = SystemP_SUCCESS;

    return status;
}

/*
 * EDMA
 */
/* EDMA Driver handles */
EDMA_Handle gEdmaHandle[CONFIG_EDMA_NUM_INSTANCES];

/* EDMA Driver Open Parameters */
EDMA_Params gEdmaParams[CONFIG_EDMA_NUM_INSTANCES] =
{
    {
        .intrEnable = TRUE,
    },
    {
        .intrEnable = TRUE,
    },
    {
        .intrEnable = TRUE,
    },
};

void Drivers_edmaOpen(void)
{
    uint32_t instCnt;
    int32_t  status = SystemP_SUCCESS;

    for(instCnt = 0U; instCnt < CONFIG_EDMA_NUM_INSTANCES; instCnt++)
    {
        gEdmaHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
    }

    /* Open all instances */
    for(instCnt = 0U; instCnt < CONFIG_EDMA_NUM_INSTANCES; instCnt++)
    {
        gEdmaHandle[instCnt] = EDMA_open(instCnt, &gEdmaParams[instCnt]);
        if(NULL == gEdmaHandle[instCnt])
        {
            DebugP_logError("EDMA open failed for instance %d !!!\r\n", instCnt);
            status = SystemP_FAILURE;
            break;
        }
    }

    if(SystemP_FAILURE == status)
    {
        Drivers_edmaClose();   /* Exit gracefully */
    }

    return;
}

void Drivers_edmaClose(void)
{
    uint32_t instCnt;

    /* Close all instances that are open */
    for(instCnt = 0U; instCnt < CONFIG_EDMA_NUM_INSTANCES; instCnt++)
    {
        if(gEdmaHandle[instCnt] != NULL)
        {
            EDMA_close(gEdmaHandle[instCnt]);
            gEdmaHandle[instCnt] = NULL;
        }
    }

    return;
}


/*
 * GPIO
 */
#include <drivers/gpio.h>
#include <drivers/soc.h>


void Drivers_gpioOpen(void)
{
    uint32_t    baseAddr;

    /* Instance 0 */
    /* Get address after translation translate */
    baseAddr = (uint32_t) AddrTranslateP_getLocalAddr(NRESET_FE1_BASE_ADDR);
    GPIO_setDirMode(baseAddr, NRESET_FE1_PIN, NRESET_FE1_DIR);

    /* Instance 1 */
    /* Get address after translation translate */
    baseAddr = (uint32_t) AddrTranslateP_getLocalAddr(RCSS_MIBSPIA_HOST_IRQ_BASE_ADDR);
    GPIO_setDirMode(baseAddr, RCSS_MIBSPIA_HOST_IRQ_PIN, RCSS_MIBSPIA_HOST_IRQ_DIR);

    /* Instance 2 */
    /* Get address after translation translate */
    baseAddr = (uint32_t) AddrTranslateP_getLocalAddr(NRESET_FE2_BASE_ADDR);
    GPIO_setDirMode(baseAddr, NRESET_FE2_PIN, NRESET_FE2_DIR);

    /* Instance 3 */
    /* Get address after translation translate */
    baseAddr = (uint32_t) AddrTranslateP_getLocalAddr(RCSS_MIBSPIB_HOST_IRQ_BASE_ADDR);
    GPIO_setDirMode(baseAddr, RCSS_MIBSPIB_HOST_IRQ_PIN, RCSS_MIBSPIB_HOST_IRQ_DIR);
}

/*
 * MIBSPI
 */

/* MIBSPI Driver handles */
MIBSPI_Handle gMibspiHandle[CONFIG_MIBSPI_NUM_INSTANCES];
/* MIBSPI Driver Open Parameters */
MIBSPI_OpenParams gMibspiOpenParams[CONFIG_MIBSPI_NUM_INSTANCES] =
{
    {
        .mode                        = MIBSPI_CONTROLLER,
        .transferMode                = MIBSPI_MODE_BLOCKING,
        .transferTimeout             = SystemP_WAIT_FOREVER,
        .transferCallbackFxn         = NULL,
        .iCountSupport               = FALSE,
        .dataSize                    = 16U,
        .frameFormat                 = MIBSPI_POL0_PHA1,
        .u.controllerParams.bitRate      = 1000000,
        .u.controllerParams.t2cDelay     = 0x8U,
        .u.controllerParams.c2tDelay     = 0x8U,
        .u.controllerParams.wDelay       = 0x10U,
        .u.controllerParams.numPeripherals    = 1,
        .u.controllerParams.peripheralProf    =
        {
            
            [0] =    
            {
                .chipSelect         = 0,
                .dmaReqLine         = 0,
                .ramBufLen          = (uint8_t)MIBSPI_RAM_MAX_ELEM, 
            },
        },
        .pinMode                    = MIBSPI_PINMODE_4PIN_CS,
        .shiftFormat                = MIBSPI_MSB_FIRST,
        .dmaEnable                  = TRUE,
        .edmaInst                   = CONFIG_EDMA0,
        .eccEnable                  = FALSE,
        .csHold                     = FALSE,
        .txDummyValue               = 0xFFFFU,
        .compatibilityMode          = FALSE,
    },
    {
        .mode                        = MIBSPI_CONTROLLER,
        .transferMode                = MIBSPI_MODE_BLOCKING,
        .transferTimeout             = SystemP_WAIT_FOREVER,
        .transferCallbackFxn         = NULL,
        .iCountSupport               = FALSE,
        .dataSize                    = 16U,
        .frameFormat                 = MIBSPI_POL0_PHA1,
        .u.controllerParams.bitRate      = 1000000,
        .u.controllerParams.t2cDelay     = 0x8U,
        .u.controllerParams.c2tDelay     = 0x8U,
        .u.controllerParams.wDelay       = 0x10U,
        .u.controllerParams.numPeripherals    = 1,
        .u.controllerParams.peripheralProf    =
        {
            
            [0] =    
            {
                .chipSelect         = 0,
                .dmaReqLine         = 0,
                .ramBufLen          = (uint8_t)MIBSPI_RAM_MAX_ELEM, 
            },
        },
        .pinMode                    = MIBSPI_PINMODE_4PIN_CS,
        .shiftFormat                = MIBSPI_MSB_FIRST,
        .dmaEnable                  = TRUE,
        .edmaInst                   = CONFIG_EDMA0,
        .eccEnable                  = FALSE,
        .csHold                     = FALSE,
        .txDummyValue               = 0xFFFFU,
        .compatibilityMode          = FALSE,
    },
    {
        .mode                        = MIBSPI_CONTROLLER,
        .transferMode                = MIBSPI_MODE_BLOCKING,
        .transferTimeout             = SystemP_WAIT_FOREVER,
        .transferCallbackFxn         = NULL,
        .iCountSupport               = FALSE,
        .dataSize                    = 8U,
        .frameFormat                 = MIBSPI_POL0_PHA1,
        .u.controllerParams.bitRate      = 1000000,
        .u.controllerParams.t2cDelay     = 0x5U,
        .u.controllerParams.c2tDelay     = 0x5U,
        .u.controllerParams.wDelay       = 0x0U,
        .u.controllerParams.numPeripherals    = 1,
        .u.controllerParams.peripheralProf    =
        {
            
            [0] =    
            {
                .chipSelect         = 0,
                .dmaReqLine         = 0,
                .ramBufLen          = (uint8_t)MIBSPI_RAM_MAX_ELEM, 
            },
        },
        .pinMode                    = MIBSPI_PINMODE_4PIN_CS,
        .shiftFormat                = MIBSPI_MSB_FIRST,
        .dmaEnable                  = TRUE,
        .edmaInst                   = CONFIG_EDMA1,
        .eccEnable                  = FALSE,
        .csHold                     = TRUE,
        .txDummyValue               = 0xFFFFU,
        .compatibilityMode          = FALSE,
    },
};

void Drivers_mibspiOpen(void)
{
    uint32_t instCnt;
    int32_t  status = SystemP_SUCCESS;

    for(instCnt = 0U; instCnt < CONFIG_MIBSPI_NUM_INSTANCES; instCnt++)
    {
        gMibspiHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
    }
    
    /* Open all instances */
    for(instCnt = 0U; instCnt < CONFIG_MIBSPI_NUM_INSTANCES; instCnt++)
    {
        gMibspiHandle[instCnt] = MIBSPI_open(instCnt, &gMibspiOpenParams[instCnt]);
        if(NULL == gMibspiHandle[instCnt])
        {
            DebugP_logError("MIBSPI open failed for instance %d !!!\r\n", instCnt);
            status = SystemP_FAILURE;
            break;
        }
    }

    if(SystemP_FAILURE == status)
    {
        Drivers_mibspiClose();   /* Exit gracefully */
    }

    return;
}

void Drivers_mibspiClose(void)
{
    uint32_t instCnt;

    /* Close all instances that are open */
    for(instCnt = 0U; instCnt < CONFIG_MIBSPI_NUM_INSTANCES; instCnt++)
    {
        if(gMibspiHandle[instCnt] != NULL)
        {
            MIBSPI_close(gMibspiHandle[instCnt]);
            gMibspiHandle[instCnt] = NULL;
        }
    }

    return;
}

/*
 * UART
 */

/* UART Driver handles */
UART_Handle gUartHandle[CONFIG_UART_NUM_INSTANCES];

/* UART Driver Parameters */
UART_Params gUartParams[CONFIG_UART_NUM_INSTANCES] =
{
    {
        .baudRate           = 115200,
        .dataLength         = UART_LEN_8,
        .stopBits           = UART_STOPBITS_1,
        .parityType         = UART_PARITY_NONE,
        .readMode           = UART_TRANSFER_MODE_BLOCKING,
        .writeMode          = UART_TRANSFER_MODE_BLOCKING,
        .readCallbackFxn    = NULL,
        .writeCallbackFxn   = NULL,
        .transferMode       = UART_CONFIG_MODE_INTERRUPT,
        .intrNum            = 53U,
        .intrPriority       = 4U,
        .edmaInst           = 0xFFFFFFFFU,
        .rxEvtNum           = 57U,
        .txEvtNum           = 58U,
    },
};

void Drivers_uartOpen(void)
{
    uint32_t instCnt;
    int32_t  status = SystemP_SUCCESS;

    for(instCnt = 0U; instCnt < CONFIG_UART_NUM_INSTANCES; instCnt++)
    {
        gUartHandle[instCnt] = NULL;   /* Init to NULL so that we can exit gracefully */
    }

    /* Open all instances */
    for(instCnt = 0U; instCnt < CONFIG_UART_NUM_INSTANCES; instCnt++)
    {
        gUartHandle[instCnt] = UART_open(instCnt, &gUartParams[instCnt]);
        if(NULL == gUartHandle[instCnt])
        {
            DebugP_logError("UART open failed for instance %d !!!\r\n", instCnt);
            status = SystemP_FAILURE;
            break;
        }
    }

    if(SystemP_FAILURE == status)
    {
        Drivers_uartClose();   /* Exit gracefully */
    }

    return;
}

void Drivers_uartClose(void)
{
    uint32_t instCnt;

    /* Close all instances that are open */
    for(instCnt = 0U; instCnt < CONFIG_UART_NUM_INSTANCES; instCnt++)
    {
        if(gUartHandle[instCnt] != NULL)
        {
            UART_close(gUartHandle[instCnt]);
            gUartHandle[instCnt] = NULL;
        }
    }

    return;
}

