$date
	Thu Oct 12 19:06:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! q $end
$var wire 1 " nq $end
$var reg 1 # clock $end
$var reg 1 $ d $end
$scope module l $end
$var wire 1 $ D $end
$var wire 1 # clock $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 " nQ $end
$var wire 1 ! Q $end
$scope module l $end
$var wire 1 " notq $end
$var wire 1 ! q $end
$var wire 1 & r $end
$var wire 1 % s $end
$var wire 1 ' wOut1 $end
$var wire 1 ( wOut2 $end
$var wire 1 ) wR $end
$var wire 1 * wS $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0*
1)
1(
0'
0&
1%
0$
1#
1"
0!
$end
#2
0%
0#
#4
1%
1#
#6
0%
0#
#8
1%
1#
#10
0%
0#
#12
1%
1#
#14
0%
0#
#16
1%
1#
#18
0%
0#
#20
1!
1'
0)
0"
0(
1*
1&
1#
1$
#22
0&
0#
#24
1&
1#
#26
0&
0#
#28
1&
1#
#30
0&
0#
0$
#32
1"
1(
0*
0!
0'
1)
1%
1#
#34
0%
0#
#36
1%
1#
#38
0%
0#
#40
1%
1#
#42
0%
0#
#44
1%
1#
#46
0%
0#
#48
1%
1#
#50
0%
0#
1$
#52
1!
1'
0)
0"
0(
1*
1&
1#
#54
0&
0#
#56
1&
1#
#58
0&
0#
#60
1"
1(
0*
0!
0'
1)
1%
1#
0$
#62
0%
0#
#64
1%
1#
#66
0%
0#
#68
1%
1#
#70
0%
0#
