#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f7b431044a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f7b43104610 .scope module, "tb_poly_mem" "tb_poly_mem" 3 2;
 .timescale 0 0;
P_0x7f7b43104780 .param/l "ADDR_W" 1 3 7, +C4<00000000000000000000000000001000>;
P_0x7f7b431047c0 .param/l "BANK_W" 1 3 8, +C4<00000000000000000000000000000010>;
P_0x7f7b43104800 .param/l "N" 1 3 5, +C4<00000000000000000000000100000000>;
P_0x7f7b43104840 .param/l "NUM_BANKS" 1 3 4, +C4<00000000000000000000000000000100>;
P_0x7f7b43104880 .param/l "W" 1 3 6, +C4<00000000000000000000000000010000>;
v0x7f7b4311be90_0 .var "clk", 0 0;
v0x7f7b4311bf30_0 .var "ntt_addr", 7 0;
v0x7f7b4311bff0_0 .var "ntt_bank", 1 0;
v0x7f7b4311c0c0_0 .net "ntt_rdata", 15 0, v0x7f7b43119e80_0;  1 drivers
v0x7f7b4311c170_0 .var "ntt_req", 0 0;
v0x7f7b4311c240_0 .net "ntt_stall", 0 0, v0x7f7b43119fd0_0;  1 drivers
v0x7f7b4311c2f0_0 .var "ntt_wdata", 15 0;
v0x7f7b4311c3a0_0 .var "ntt_we", 0 0;
v0x7f7b4311c450_0 .var "pm_addr_r0", 7 0;
v0x7f7b4311c580_0 .var "pm_addr_r1", 7 0;
v0x7f7b4311c610_0 .var "pm_addr_w", 7 0;
v0x7f7b4311c6a0_0 .var "pm_bank_r0", 1 0;
v0x7f7b4311c750_0 .var "pm_bank_r1", 1 0;
v0x7f7b4311c800_0 .var "pm_bank_w", 1 0;
v0x7f7b4311c8b0_0 .net "pm_rdata_r0", 15 0, v0x7f7b4311a6a0_0;  1 drivers
v0x7f7b4311c960_0 .net "pm_rdata_r1", 15 0, v0x7f7b4311a750_0;  1 drivers
v0x7f7b4311ca10_0 .var "pm_req", 0 0;
v0x7f7b4311cbc0_0 .net "pm_stall", 0 0, v0x7f7b4311a8a0_0;  1 drivers
v0x7f7b4311cc50_0 .var "pm_wdata", 15 0;
v0x7f7b4311cce0_0 .var "pm_we", 0 0;
v0x7f7b4311cd70_0 .var "pu_addr", 7 0;
v0x7f7b4311ce00_0 .var "pu_bank", 1 0;
v0x7f7b4311ceb0_0 .net "pu_rdata", 15 0, v0x7f7b4311abf0_0;  1 drivers
v0x7f7b4311cf60_0 .var "pu_req", 0 0;
v0x7f7b4311d010_0 .net "pu_stall", 0 0, v0x7f7b4311ad40_0;  1 drivers
v0x7f7b4311d0c0_0 .var "pu_wdata", 15 0;
v0x7f7b4311d170_0 .var "pu_we", 0 0;
v0x7f7b4311d220_0 .var "rst_n", 0 0;
S_0x7f7b43104b10 .scope autotask, "basic_dual_access" "basic_dual_access" 3 97, 3 97 0, S_0x7f7b43104610;
 .timescale 0 0;
v0x7f7b43104c80_0 .var/2s "bank", 31 0;
v0x7f7b43114d20_0 .var/2s "i", 31 0;
TD_tb_poly_mem.basic_dual_access ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7b43114d20_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7f7b43114d20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %wait E_0x7f7b43115e60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7b4311c170_0, 0;
    %load/vec4 v0x7f7b43104c80_0;
    %pad/s 2;
    %assign/vec4 v0x7f7b4311bff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7b4311c3a0_0, 0;
    %load/vec4 v0x7f7b43114d20_0;
    %pad/s 8;
    %assign/vec4 v0x7f7b4311bf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7b4311ca10_0, 0;
    %load/vec4 v0x7f7b43104c80_0;
    %pad/s 2;
    %assign/vec4 v0x7f7b4311c6a0_0, 0;
    %load/vec4 v0x7f7b43114d20_0;
    %addi 8, 0, 32;
    %pad/s 8;
    %assign/vec4 v0x7f7b4311c450_0, 0;
    %load/vec4 v0x7f7b43104c80_0;
    %addi 1, 0, 32;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %assign/vec4 v0x7f7b4311c750_0, 0;
    %load/vec4 v0x7f7b43114d20_0;
    %pad/s 8;
    %assign/vec4 v0x7f7b4311c580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7b4311cce0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7f7b43114d20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7f7b43114d20_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x7f7b43115e60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7b4311c170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7b4311ca10_0, 0;
    %end;
S_0x7f7b43114dc0 .scope module, "dut" "poly_mem_subsystem" 3 44, 4 2 0, S_0x7f7b43104610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ntt_req";
    .port_info 3 /INPUT 2 "ntt_bank";
    .port_info 4 /INPUT 1 "ntt_we";
    .port_info 5 /INPUT 8 "ntt_addr";
    .port_info 6 /INPUT 16 "ntt_wdata";
    .port_info 7 /OUTPUT 16 "ntt_rdata";
    .port_info 8 /OUTPUT 1 "ntt_stall";
    .port_info 9 /INPUT 1 "pm_req";
    .port_info 10 /INPUT 2 "pm_bank_r0";
    .port_info 11 /INPUT 8 "pm_addr_r0";
    .port_info 12 /OUTPUT 16 "pm_rdata_r0";
    .port_info 13 /INPUT 2 "pm_bank_r1";
    .port_info 14 /INPUT 8 "pm_addr_r1";
    .port_info 15 /OUTPUT 16 "pm_rdata_r1";
    .port_info 16 /INPUT 2 "pm_bank_w";
    .port_info 17 /INPUT 1 "pm_we";
    .port_info 18 /INPUT 8 "pm_addr_w";
    .port_info 19 /INPUT 16 "pm_wdata";
    .port_info 20 /OUTPUT 1 "pm_stall";
    .port_info 21 /INPUT 1 "pu_req";
    .port_info 22 /INPUT 2 "pu_bank";
    .port_info 23 /INPUT 1 "pu_we";
    .port_info 24 /INPUT 8 "pu_addr";
    .port_info 25 /INPUT 16 "pu_wdata";
    .port_info 26 /OUTPUT 16 "pu_rdata";
    .port_info 27 /OUTPUT 1 "pu_stall";
P_0x7f7b43114f80 .param/l "ADDR_W" 0 4 6, +C4<00000000000000000000000000001000>;
P_0x7f7b43114fc0 .param/l "N" 0 4 4, +C4<00000000000000000000000100000000>;
P_0x7f7b43115000 .param/l "NUM_BANKS" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x7f7b43115040 .param/l "W" 0 4 5, +C4<00000000000000000000000000010000>;
v0x7f7b43119640_0 .var "bank_a_addr", 31 0;
v0x7f7b431196d0_0 .net "bank_a_rdata", 63 0, L_0x7f7b4311e390;  1 drivers
v0x7f7b43119770_0 .var "bank_a_wdata", 63 0;
v0x7f7b43119820_0 .var "bank_a_we", 3 0;
v0x7f7b431198c0_0 .var "bank_b_addr", 31 0;
v0x7f7b431199a0_0 .net "bank_b_rdata", 63 0, L_0x7f7b4311eb10;  1 drivers
v0x7f7b43119a60_0 .var "bank_b_wdata", 63 0;
v0x7f7b43119b20_0 .var "bank_b_we", 3 0;
v0x7f7b43119bd0_0 .net "clk", 0 0, v0x7f7b4311be90_0;  1 drivers
v0x7f7b43119d60_0 .net "ntt_addr", 7 0, v0x7f7b4311bf30_0;  1 drivers
v0x7f7b43119df0_0 .net "ntt_bank", 1 0, v0x7f7b4311bff0_0;  1 drivers
v0x7f7b43119e80_0 .var "ntt_rdata", 15 0;
v0x7f7b43119f30_0 .net "ntt_req", 0 0, v0x7f7b4311c170_0;  1 drivers
v0x7f7b43119fd0_0 .var "ntt_stall", 0 0;
v0x7f7b4311a070_0 .net "ntt_wdata", 15 0, v0x7f7b4311c2f0_0;  1 drivers
v0x7f7b4311a120_0 .net "ntt_we", 0 0, v0x7f7b4311c3a0_0;  1 drivers
v0x7f7b4311a1c0_0 .net "pm_addr_r0", 7 0, v0x7f7b4311c450_0;  1 drivers
v0x7f7b4311a350_0 .net "pm_addr_r1", 7 0, v0x7f7b4311c580_0;  1 drivers
v0x7f7b4311a3e0_0 .net "pm_addr_w", 7 0, v0x7f7b4311c610_0;  1 drivers
v0x7f7b4311a490_0 .net "pm_bank_r0", 1 0, v0x7f7b4311c6a0_0;  1 drivers
v0x7f7b4311a540_0 .net "pm_bank_r1", 1 0, v0x7f7b4311c750_0;  1 drivers
v0x7f7b4311a5f0_0 .net "pm_bank_w", 1 0, v0x7f7b4311c800_0;  1 drivers
v0x7f7b4311a6a0_0 .var "pm_rdata_r0", 15 0;
v0x7f7b4311a750_0 .var "pm_rdata_r1", 15 0;
v0x7f7b4311a800_0 .net "pm_req", 0 0, v0x7f7b4311ca10_0;  1 drivers
v0x7f7b4311a8a0_0 .var "pm_stall", 0 0;
v0x7f7b4311a940_0 .net "pm_wdata", 15 0, v0x7f7b4311cc50_0;  1 drivers
v0x7f7b4311a9f0_0 .net "pm_we", 0 0, v0x7f7b4311cce0_0;  1 drivers
v0x7f7b4311aa90_0 .net "pu_addr", 7 0, v0x7f7b4311cd70_0;  1 drivers
v0x7f7b4311ab40_0 .net "pu_bank", 1 0, v0x7f7b4311ce00_0;  1 drivers
v0x7f7b4311abf0_0 .var "pu_rdata", 15 0;
v0x7f7b4311aca0_0 .net "pu_req", 0 0, v0x7f7b4311cf60_0;  1 drivers
v0x7f7b4311ad40_0 .var "pu_stall", 0 0;
v0x7f7b4311a260_0 .net "pu_wdata", 15 0, v0x7f7b4311d0c0_0;  1 drivers
v0x7f7b4311afd0_0 .net "pu_we", 0 0, v0x7f7b4311d170_0;  1 drivers
v0x7f7b4311b060_0 .net "rst_n", 0 0, v0x7f7b4311d220_0;  1 drivers
E_0x7f7b43115600/0 .event anyedge, v0x7f7b43119f30_0, v0x7f7b43119d60_0, v0x7f7b43119df0_0, v0x7f7b4311a120_0;
E_0x7f7b43115600/1 .event anyedge, v0x7f7b4311a070_0, v0x7f7b431196d0_0, v0x7f7b4311a800_0, v0x7f7b4311a5f0_0;
E_0x7f7b43115600/2 .event anyedge, v0x7f7b4311a3e0_0, v0x7f7b4311a9f0_0, v0x7f7b4311a940_0, v0x7f7b4311aca0_0;
E_0x7f7b43115600/3 .event anyedge, v0x7f7b4311ab40_0, v0x7f7b4311aa90_0, v0x7f7b4311afd0_0, v0x7f7b4311a260_0;
E_0x7f7b43115600/4 .event anyedge, v0x7f7b4311a1c0_0, v0x7f7b4311a490_0, v0x7f7b431199a0_0, v0x7f7b4311a540_0;
E_0x7f7b43115600/5 .event anyedge, v0x7f7b4311a350_0;
E_0x7f7b43115600 .event/or E_0x7f7b43115600/0, E_0x7f7b43115600/1, E_0x7f7b43115600/2, E_0x7f7b43115600/3, E_0x7f7b43115600/4, E_0x7f7b43115600/5;
L_0x7f7b4311d2b0 .part v0x7f7b43119820_0, 0, 1;
L_0x7f7b4311d370 .part v0x7f7b43119640_0, 0, 8;
L_0x7f7b4311d450 .part v0x7f7b43119770_0, 0, 16;
L_0x7f7b4311d530 .part v0x7f7b43119b20_0, 0, 1;
L_0x7f7b4311d610 .part v0x7f7b431198c0_0, 0, 8;
L_0x7f7b4311d720 .part v0x7f7b43119a60_0, 0, 16;
L_0x7f7b4311d7e0 .part v0x7f7b43119820_0, 1, 1;
L_0x7f7b4311d920 .part v0x7f7b43119640_0, 8, 8;
L_0x7f7b4311da00 .part v0x7f7b43119770_0, 16, 16;
L_0x7f7b4311db30 .part v0x7f7b43119b20_0, 1, 1;
L_0x7f7b4311dbd0 .part v0x7f7b431198c0_0, 8, 8;
L_0x7f7b4311dd10 .part v0x7f7b43119a60_0, 16, 16;
L_0x7f7b4311ddb0 .part v0x7f7b43119820_0, 2, 1;
L_0x7f7b4311dec0 .part v0x7f7b43119640_0, 16, 8;
L_0x7f7b4311df60 .part v0x7f7b43119770_0, 32, 16;
L_0x7f7b4311e080 .part v0x7f7b43119b20_0, 2, 1;
L_0x7f7b4311e120 .part v0x7f7b431198c0_0, 16, 8;
L_0x7f7b4311e250 .part v0x7f7b43119a60_0, 32, 16;
L_0x7f7b4311e2f0 .part v0x7f7b43119820_0, 3, 1;
L_0x7f7b4311e430 .part v0x7f7b43119640_0, 24, 8;
L_0x7f7b4311e4d0 .part v0x7f7b43119770_0, 48, 16;
L_0x7f7b4311e390 .concat8 [ 16 16 16 16], v0x7f7b43115f70_0, v0x7f7b43116f20_0, v0x7f7b43117ee0_0, v0x7f7b43118eb0_0;
L_0x7f7b4311e6a0 .part v0x7f7b43119b20_0, 3, 1;
L_0x7f7b4311e880 .part v0x7f7b431198c0_0, 24, 8;
L_0x7f7b4311e920 .part v0x7f7b43119a60_0, 48, 16;
L_0x7f7b4311eb10 .concat8 [ 16 16 16 16], v0x7f7b43116200_0, v0x7f7b431171b0_0, v0x7f7b43118170_0, v0x7f7b43119140_0;
S_0x7f7b431156f0 .scope generate, "G_BANKS[0]" "G_BANKS[0]" 4 56, 4 56 0, S_0x7f7b43114dc0;
 .timescale 0 0;
P_0x7f7b431158d0 .param/l "i" 1 4 56, +C4<00>;
S_0x7f7b43115970 .scope module, "u_bank" "poly_ram_bank" 4 57, 5 2 0, S_0x7f7b431156f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "a_we";
    .port_info 3 /INPUT 8 "a_addr";
    .port_info 4 /INPUT 16 "a_wdata";
    .port_info 5 /OUTPUT 16 "a_rdata";
    .port_info 6 /INPUT 1 "b_we";
    .port_info 7 /INPUT 8 "b_addr";
    .port_info 8 /INPUT 16 "b_wdata";
    .port_info 9 /OUTPUT 16 "b_rdata";
P_0x7f7b43115ae0 .param/l "ADDR_W" 0 5 5, +C4<00000000000000000000000000001000>;
P_0x7f7b43115b20 .param/l "N" 0 5 3, +C4<00000000000000000000000100000000>;
P_0x7f7b43115b60 .param/l "W" 0 5 4, +C4<00000000000000000000000000010000>;
v0x7f7b43115eb0_0 .net "a_addr", 7 0, L_0x7f7b4311d370;  1 drivers
v0x7f7b43115f70_0 .var "a_rdata", 15 0;
v0x7f7b43116010_0 .net "a_wdata", 15 0, L_0x7f7b4311d450;  1 drivers
v0x7f7b431160a0_0 .net "a_we", 0 0, L_0x7f7b4311d2b0;  1 drivers
v0x7f7b43116130_0 .net "b_addr", 7 0, L_0x7f7b4311d610;  1 drivers
v0x7f7b43116200_0 .var "b_rdata", 15 0;
v0x7f7b431162a0_0 .net "b_wdata", 15 0, L_0x7f7b4311d720;  1 drivers
v0x7f7b43116350_0 .net "b_we", 0 0, L_0x7f7b4311d530;  1 drivers
v0x7f7b431163f0_0 .net "clk", 0 0, v0x7f7b4311be90_0;  alias, 1 drivers
v0x7f7b43116500 .array "mem", 255 0, 15 0;
v0x7f7b43116590_0 .net "rst_n", 0 0, v0x7f7b4311d220_0;  alias, 1 drivers
E_0x7f7b43115e60 .event posedge, v0x7f7b431163f0_0;
S_0x7f7b43116720 .scope generate, "G_BANKS[1]" "G_BANKS[1]" 4 56, 4 56 0, S_0x7f7b43114dc0;
 .timescale 0 0;
P_0x7f7b43116890 .param/l "i" 1 4 56, +C4<01>;
S_0x7f7b43116910 .scope module, "u_bank" "poly_ram_bank" 4 57, 5 2 0, S_0x7f7b43116720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "a_we";
    .port_info 3 /INPUT 8 "a_addr";
    .port_info 4 /INPUT 16 "a_wdata";
    .port_info 5 /OUTPUT 16 "a_rdata";
    .port_info 6 /INPUT 1 "b_we";
    .port_info 7 /INPUT 8 "b_addr";
    .port_info 8 /INPUT 16 "b_wdata";
    .port_info 9 /OUTPUT 16 "b_rdata";
P_0x7f7b43116ad0 .param/l "ADDR_W" 0 5 5, +C4<00000000000000000000000000001000>;
P_0x7f7b43116b10 .param/l "N" 0 5 3, +C4<00000000000000000000000100000000>;
P_0x7f7b43116b50 .param/l "W" 0 5 4, +C4<00000000000000000000000000010000>;
v0x7f7b43116e70_0 .net "a_addr", 7 0, L_0x7f7b4311d920;  1 drivers
v0x7f7b43116f20_0 .var "a_rdata", 15 0;
v0x7f7b43116fc0_0 .net "a_wdata", 15 0, L_0x7f7b4311da00;  1 drivers
v0x7f7b43117050_0 .net "a_we", 0 0, L_0x7f7b4311d7e0;  1 drivers
v0x7f7b431170e0_0 .net "b_addr", 7 0, L_0x7f7b4311dbd0;  1 drivers
v0x7f7b431171b0_0 .var "b_rdata", 15 0;
v0x7f7b43117250_0 .net "b_wdata", 15 0, L_0x7f7b4311dd10;  1 drivers
v0x7f7b43117300_0 .net "b_we", 0 0, L_0x7f7b4311db30;  1 drivers
v0x7f7b431173a0_0 .net "clk", 0 0, v0x7f7b4311be90_0;  alias, 1 drivers
v0x7f7b431174b0 .array "mem", 255 0, 15 0;
v0x7f7b43117540_0 .net "rst_n", 0 0, v0x7f7b4311d220_0;  alias, 1 drivers
S_0x7f7b43117690 .scope generate, "G_BANKS[2]" "G_BANKS[2]" 4 56, 4 56 0, S_0x7f7b43114dc0;
 .timescale 0 0;
P_0x7f7b43117830 .param/l "i" 1 4 56, +C4<010>;
S_0x7f7b431178c0 .scope module, "u_bank" "poly_ram_bank" 4 57, 5 2 0, S_0x7f7b43117690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "a_we";
    .port_info 3 /INPUT 8 "a_addr";
    .port_info 4 /INPUT 16 "a_wdata";
    .port_info 5 /OUTPUT 16 "a_rdata";
    .port_info 6 /INPUT 1 "b_we";
    .port_info 7 /INPUT 8 "b_addr";
    .port_info 8 /INPUT 16 "b_wdata";
    .port_info 9 /OUTPUT 16 "b_rdata";
P_0x7f7b43117a80 .param/l "ADDR_W" 0 5 5, +C4<00000000000000000000000000001000>;
P_0x7f7b43117ac0 .param/l "N" 0 5 3, +C4<00000000000000000000000100000000>;
P_0x7f7b43117b00 .param/l "W" 0 5 4, +C4<00000000000000000000000000010000>;
v0x7f7b43117e20_0 .net "a_addr", 7 0, L_0x7f7b4311dec0;  1 drivers
v0x7f7b43117ee0_0 .var "a_rdata", 15 0;
v0x7f7b43117f80_0 .net "a_wdata", 15 0, L_0x7f7b4311df60;  1 drivers
v0x7f7b43118010_0 .net "a_we", 0 0, L_0x7f7b4311ddb0;  1 drivers
v0x7f7b431180a0_0 .net "b_addr", 7 0, L_0x7f7b4311e120;  1 drivers
v0x7f7b43118170_0 .var "b_rdata", 15 0;
v0x7f7b43118210_0 .net "b_wdata", 15 0, L_0x7f7b4311e250;  1 drivers
v0x7f7b431182c0_0 .net "b_we", 0 0, L_0x7f7b4311e080;  1 drivers
v0x7f7b43118360_0 .net "clk", 0 0, v0x7f7b4311be90_0;  alias, 1 drivers
v0x7f7b43118470 .array "mem", 255 0, 15 0;
v0x7f7b43118500_0 .net "rst_n", 0 0, v0x7f7b4311d220_0;  alias, 1 drivers
S_0x7f7b43118690 .scope generate, "G_BANKS[3]" "G_BANKS[3]" 4 56, 4 56 0, S_0x7f7b43114dc0;
 .timescale 0 0;
P_0x7f7b43118800 .param/l "i" 1 4 56, +C4<011>;
S_0x7f7b43118890 .scope module, "u_bank" "poly_ram_bank" 4 57, 5 2 0, S_0x7f7b43118690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "a_we";
    .port_info 3 /INPUT 8 "a_addr";
    .port_info 4 /INPUT 16 "a_wdata";
    .port_info 5 /OUTPUT 16 "a_rdata";
    .port_info 6 /INPUT 1 "b_we";
    .port_info 7 /INPUT 8 "b_addr";
    .port_info 8 /INPUT 16 "b_wdata";
    .port_info 9 /OUTPUT 16 "b_rdata";
P_0x7f7b43118a50 .param/l "ADDR_W" 0 5 5, +C4<00000000000000000000000000001000>;
P_0x7f7b43118a90 .param/l "N" 0 5 3, +C4<00000000000000000000000100000000>;
P_0x7f7b43118ad0 .param/l "W" 0 5 4, +C4<00000000000000000000000000010000>;
v0x7f7b43118df0_0 .net "a_addr", 7 0, L_0x7f7b4311e430;  1 drivers
v0x7f7b43118eb0_0 .var "a_rdata", 15 0;
v0x7f7b43118f50_0 .net "a_wdata", 15 0, L_0x7f7b4311e4d0;  1 drivers
v0x7f7b43118fe0_0 .net "a_we", 0 0, L_0x7f7b4311e2f0;  1 drivers
v0x7f7b43119070_0 .net "b_addr", 7 0, L_0x7f7b4311e880;  1 drivers
v0x7f7b43119140_0 .var "b_rdata", 15 0;
v0x7f7b431191e0_0 .net "b_wdata", 15 0, L_0x7f7b4311e920;  1 drivers
v0x7f7b43119290_0 .net "b_we", 0 0, L_0x7f7b4311e6a0;  1 drivers
v0x7f7b43119330_0 .net "clk", 0 0, v0x7f7b4311be90_0;  alias, 1 drivers
v0x7f7b43119440 .array "mem", 255 0, 15 0;
v0x7f7b431194d0_0 .net "rst_n", 0 0, v0x7f7b4311d220_0;  alias, 1 drivers
S_0x7f7b4311b360 .scope autotask, "force_same_bank_read_conflict" "force_same_bank_read_conflict" 3 141, 3 141 0, S_0x7f7b43104610;
 .timescale 0 0;
v0x7f7b43115280_0 .var/2s "bank", 31 0;
TD_tb_poly_mem.force_same_bank_read_conflict ;
    %wait E_0x7f7b43115e60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7b4311ca10_0, 0;
    %load/vec4 v0x7f7b43115280_0;
    %pad/s 2;
    %assign/vec4 v0x7f7b4311c6a0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7f7b4311c450_0, 0;
    %load/vec4 v0x7f7b43115280_0;
    %pad/s 2;
    %assign/vec4 v0x7f7b4311c750_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f7b4311c580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7b4311cce0_0, 0;
    %wait E_0x7f7b43115e60;
    %load/vec4 v0x7f7b4311cbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call/w 3 152 "$fatal", 32'sb00000000000000000000000000000001, "Expected pm_stall on same-bank dual-read conflict!" {0 0 0};
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7b4311ca10_0, 0;
    %end;
S_0x7f7b4311b520 .scope autotask, "ntt_like_strides" "ntt_like_strides" 3 122, 3 122 0, S_0x7f7b43104610;
 .timescale 0 0;
v0x7f7b4311b690_0 .var/2s "bank", 31 0;
v0x7f7b4311b750_0 .var/2s "k", 31 0;
v0x7f7b4311b800_0 .var/2s "stride", 31 0;
TD_tb_poly_mem.ntt_like_strides ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f7b4311b800_0, 0, 32;
    %pushi/vec4 4, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7b4311b750_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x7f7b4311b750_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.7, 5;
    %wait E_0x7f7b43115e60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7b4311c170_0, 0;
    %load/vec4 v0x7f7b4311b690_0;
    %pad/s 2;
    %assign/vec4 v0x7f7b4311bff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7b4311c3a0_0, 0;
    %load/vec4 v0x7f7b4311b750_0;
    %load/vec4 v0x7f7b4311b800_0;
    %mul;
    %pad/s 8;
    %assign/vec4 v0x7f7b4311bf30_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7f7b4311b750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7f7b4311b750_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    ; show_stmt_assign_vector: Get l-value for compressed *= operand
    %load/vec4 v0x7f7b4311b800_0;
    %pushi/vec4 2, 0, 32;
    %mul;
    %cast2;
    %store/vec4 v0x7f7b4311b800_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %wait E_0x7f7b43115e60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7b4311c170_0, 0;
    %end;
S_0x7f7b4311b8c0 .scope autotask, "reset_all" "reset_all" 3 66, 3 66 0, S_0x7f7b43104610;
 .timescale 0 0;
TD_tb_poly_mem.reset_all ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b4311d220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b4311c170_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7b4311bff0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b4311c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f7b4311bf30_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f7b4311c2f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b4311ca10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7b4311c6a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7b4311c750_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7b4311c800_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b4311cce0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f7b4311c450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f7b4311c580_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f7b4311c610_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f7b4311cc50_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b4311cf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7b4311ce00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b4311d170_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f7b4311cd70_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f7b4311d0c0_0, 0, 16;
    %pushi/vec4 3, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f7b43115e60;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7b4311d220_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f7b43115e60;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
S_0x7f7b4311bac0 .scope autotask, "write_ramp" "write_ramp" 3 81, 3 81 0, S_0x7f7b43104610;
 .timescale 0 0;
v0x7f7b4311bc80_0 .var/2s "bank", 31 0;
v0x7f7b4311bd40_0 .var/2s "count", 31 0;
v0x7f7b4311bde0_0 .var/2s "i", 31 0;
TD_tb_poly_mem.write_ramp ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7b4311bde0_0, 0, 32;
T_4.12 ;
    %load/vec4 v0x7f7b4311bde0_0;
    %load/vec4 v0x7f7b4311bd40_0;
    %cmp/s;
    %jmp/0xz T_4.13, 5;
    %wait E_0x7f7b43115e60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7b4311c170_0, 0;
    %load/vec4 v0x7f7b4311bc80_0;
    %pad/s 2;
    %assign/vec4 v0x7f7b4311bff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f7b4311c3a0_0, 0;
    %load/vec4 v0x7f7b4311bde0_0;
    %pad/s 8;
    %assign/vec4 v0x7f7b4311bf30_0, 0;
    %load/vec4 v0x7f7b4311bde0_0;
    %muli 3, 0, 32;
    %addi 7, 0, 32;
    %pad/s 16;
    %assign/vec4 v0x7f7b4311c2f0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7f7b4311bde0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7f7b4311bde0_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %wait E_0x7f7b43115e60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7b4311c170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f7b4311c3a0_0, 0;
    %end;
    .scope S_0x7f7b43115970;
T_5 ;
    %wait E_0x7f7b43115e60;
    %load/vec4 v0x7f7b431160a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7f7b43116010_0;
    %load/vec4 v0x7f7b43115eb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7b43116500, 0, 4;
T_5.0 ;
    %load/vec4 v0x7f7b43115eb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f7b43116500, 4;
    %assign/vec4 v0x7f7b43115f70_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f7b43115970;
T_6 ;
    %wait E_0x7f7b43115e60;
    %load/vec4 v0x7f7b43116350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7f7b431162a0_0;
    %load/vec4 v0x7f7b43116130_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7b43116500, 0, 4;
T_6.0 ;
    %load/vec4 v0x7f7b43116130_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f7b43116500, 4;
    %assign/vec4 v0x7f7b43116200_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f7b43116910;
T_7 ;
    %wait E_0x7f7b43115e60;
    %load/vec4 v0x7f7b43117050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7f7b43116fc0_0;
    %load/vec4 v0x7f7b43116e70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7b431174b0, 0, 4;
T_7.0 ;
    %load/vec4 v0x7f7b43116e70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f7b431174b0, 4;
    %assign/vec4 v0x7f7b43116f20_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f7b43116910;
T_8 ;
    %wait E_0x7f7b43115e60;
    %load/vec4 v0x7f7b43117300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7f7b43117250_0;
    %load/vec4 v0x7f7b431170e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7b431174b0, 0, 4;
T_8.0 ;
    %load/vec4 v0x7f7b431170e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f7b431174b0, 4;
    %assign/vec4 v0x7f7b431171b0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f7b431178c0;
T_9 ;
    %wait E_0x7f7b43115e60;
    %load/vec4 v0x7f7b43118010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7f7b43117f80_0;
    %load/vec4 v0x7f7b43117e20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7b43118470, 0, 4;
T_9.0 ;
    %load/vec4 v0x7f7b43117e20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f7b43118470, 4;
    %assign/vec4 v0x7f7b43117ee0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f7b431178c0;
T_10 ;
    %wait E_0x7f7b43115e60;
    %load/vec4 v0x7f7b431182c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7f7b43118210_0;
    %load/vec4 v0x7f7b431180a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7b43118470, 0, 4;
T_10.0 ;
    %load/vec4 v0x7f7b431180a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f7b43118470, 4;
    %assign/vec4 v0x7f7b43118170_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f7b43118890;
T_11 ;
    %wait E_0x7f7b43115e60;
    %load/vec4 v0x7f7b43118fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7f7b43118f50_0;
    %load/vec4 v0x7f7b43118df0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7b43119440, 0, 4;
T_11.0 ;
    %load/vec4 v0x7f7b43118df0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f7b43119440, 4;
    %assign/vec4 v0x7f7b43118eb0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f7b43118890;
T_12 ;
    %wait E_0x7f7b43115e60;
    %load/vec4 v0x7f7b43119290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7f7b431191e0_0;
    %load/vec4 v0x7f7b43119070_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7b43119440, 0, 4;
T_12.0 ;
    %load/vec4 v0x7f7b43119070_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f7b43119440, 4;
    %assign/vec4 v0x7f7b43119140_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f7b43114dc0;
T_13 ;
Ewait_0 .event/or E_0x7f7b43115600, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f7b43119820_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f7b43119b20_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7b43119640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7b431198c0_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7f7b43119770_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7f7b43119a60_0, 0, 64;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f7b43119e80_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b43119fd0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f7b4311a6a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f7b4311a750_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b4311a8a0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f7b4311abf0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b4311ad40_0, 0, 1;
    %load/vec4 v0x7f7b43119f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7f7b43119d60_0;
    %load/vec4 v0x7f7b43119df0_0;
    %pad/u 5;
    %muli 8, 0, 5;
    %ix/vec4 4;
    %store/vec4 v0x7f7b43119640_0, 4, 8;
    %load/vec4 v0x7f7b4311a120_0;
    %ix/getv 4, v0x7f7b43119df0_0;
    %store/vec4 v0x7f7b43119820_0, 4, 1;
    %load/vec4 v0x7f7b4311a070_0;
    %load/vec4 v0x7f7b43119df0_0;
    %pad/u 6;
    %muli 16, 0, 6;
    %ix/vec4 4;
    %store/vec4 v0x7f7b43119770_0, 4, 16;
    %load/vec4 v0x7f7b431196d0_0;
    %load/vec4 v0x7f7b43119df0_0;
    %pad/u 6;
    %muli 16, 0, 6;
    %part/u 16;
    %store/vec4 v0x7f7b43119e80_0, 0, 16;
T_13.0 ;
    %load/vec4 v0x7f7b4311a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7f7b43119f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v0x7f7b43119df0_0;
    %load/vec4 v0x7f7b4311a5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x7f7b4311a3e0_0;
    %load/vec4 v0x7f7b4311a5f0_0;
    %pad/u 5;
    %muli 8, 0, 5;
    %ix/vec4 4;
    %store/vec4 v0x7f7b43119640_0, 4, 8;
    %load/vec4 v0x7f7b4311a9f0_0;
    %ix/getv 4, v0x7f7b4311a5f0_0;
    %store/vec4 v0x7f7b43119820_0, 4, 1;
    %load/vec4 v0x7f7b4311a940_0;
    %load/vec4 v0x7f7b4311a5f0_0;
    %pad/u 6;
    %muli 16, 0, 6;
    %ix/vec4 4;
    %store/vec4 v0x7f7b43119770_0, 4, 16;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7b4311a8a0_0, 0, 1;
T_13.5 ;
T_13.2 ;
    %load/vec4 v0x7f7b4311aca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %load/vec4 v0x7f7b43119f30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.12, 10;
    %load/vec4 v0x7f7b43119df0_0;
    %load/vec4 v0x7f7b4311ab40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.12;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.11, 9;
    %load/vec4 v0x7f7b4311a800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.13, 9;
    %load/vec4 v0x7f7b4311a5f0_0;
    %load/vec4 v0x7f7b4311ab40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.13;
    %nor/r;
    %and;
T_13.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %load/vec4 v0x7f7b4311aa90_0;
    %load/vec4 v0x7f7b4311ab40_0;
    %pad/u 5;
    %muli 8, 0, 5;
    %ix/vec4 4;
    %store/vec4 v0x7f7b43119640_0, 4, 8;
    %load/vec4 v0x7f7b4311afd0_0;
    %ix/getv 4, v0x7f7b4311ab40_0;
    %store/vec4 v0x7f7b43119820_0, 4, 1;
    %load/vec4 v0x7f7b4311a260_0;
    %load/vec4 v0x7f7b4311ab40_0;
    %pad/u 6;
    %muli 16, 0, 6;
    %ix/vec4 4;
    %store/vec4 v0x7f7b43119770_0, 4, 16;
    %load/vec4 v0x7f7b431196d0_0;
    %load/vec4 v0x7f7b4311ab40_0;
    %pad/u 6;
    %muli 16, 0, 6;
    %part/u 16;
    %store/vec4 v0x7f7b4311abf0_0, 0, 16;
    %jmp T_13.10;
T_13.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7b4311ad40_0, 0, 1;
T_13.10 ;
T_13.7 ;
    %load/vec4 v0x7f7b4311a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %load/vec4 v0x7f7b4311a1c0_0;
    %load/vec4 v0x7f7b4311a490_0;
    %pad/u 5;
    %muli 8, 0, 5;
    %ix/vec4 4;
    %store/vec4 v0x7f7b431198c0_0, 4, 8;
    %load/vec4 v0x7f7b431199a0_0;
    %load/vec4 v0x7f7b4311a490_0;
    %pad/u 6;
    %muli 16, 0, 6;
    %part/u 16;
    %store/vec4 v0x7f7b4311a6a0_0, 0, 16;
    %load/vec4 v0x7f7b4311a540_0;
    %load/vec4 v0x7f7b4311a490_0;
    %cmp/ne;
    %jmp/0xz  T_13.16, 4;
    %load/vec4 v0x7f7b4311a350_0;
    %load/vec4 v0x7f7b4311a540_0;
    %pad/u 5;
    %muli 8, 0, 5;
    %ix/vec4 4;
    %store/vec4 v0x7f7b431198c0_0, 4, 8;
    %load/vec4 v0x7f7b431199a0_0;
    %load/vec4 v0x7f7b4311a540_0;
    %pad/u 6;
    %muli 16, 0, 6;
    %part/u 16;
    %store/vec4 v0x7f7b4311a750_0, 0, 16;
    %jmp T_13.17;
T_13.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7b4311a8a0_0, 0, 1;
T_13.17 ;
T_13.14 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f7b43104610;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b4311be90_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7f7b43104610;
T_15 ;
    %delay 5, 0;
    %load/vec4 v0x7f7b4311be90_0;
    %inv;
    %store/vec4 v0x7f7b4311be90_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f7b43104610;
T_16 ;
    %alloc S_0x7f7b4311b8c0;
    %fork TD_tb_poly_mem.reset_all, S_0x7f7b4311b8c0;
    %join;
    %free S_0x7f7b4311b8c0;
    %alloc S_0x7f7b4311bac0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7b4311bc80_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x7f7b4311bd40_0, 0, 32;
    %fork TD_tb_poly_mem.write_ramp, S_0x7f7b4311bac0;
    %join;
    %free S_0x7f7b4311bac0;
    %alloc S_0x7f7b43104b10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7b43104c80_0, 0, 32;
    %fork TD_tb_poly_mem.basic_dual_access, S_0x7f7b43104b10;
    %join;
    %free S_0x7f7b43104b10;
    %alloc S_0x7f7b4311b520;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7b4311b690_0, 0, 32;
    %fork TD_tb_poly_mem.ntt_like_strides, S_0x7f7b4311b520;
    %join;
    %free S_0x7f7b4311b520;
    %alloc S_0x7f7b4311b360;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7b43115280_0, 0, 32;
    %fork TD_tb_poly_mem.force_same_bank_read_conflict, S_0x7f7b4311b360;
    %join;
    %free S_0x7f7b4311b360;
    %vpi_call/w 3 165 "$display", "TB PASS" {0 0 0};
    %vpi_call/w 3 166 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_poly_mem.sv";
    "rtl/poly_mem_subsystem.sv";
    "rtl/poly_ram_bank.sv";
