

================================================================
== Vitis HLS Report for 'VITIS_LOOP_179_4_proc39'
================================================================
* Date:           Thu Sep  7 08:53:53 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.900 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4_fu_46  |VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4  |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      75|    140|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     47|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      92|    203|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |grp_VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4_fu_46  |VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4  |        0|   0|  75|  140|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                        |                                                   |        0|   0|  75|  140|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |empty_fu_73_p2   |         -|   0|  0|  14|           9|           9|
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|  16|          10|          10|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |block_C_drainer_732_read  |   9|          2|    1|          2|
    |jj_blk_n                  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  47|         10|    4|         10|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                   | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                 |  3|   0|    3|          0|
    |ap_done_reg                                                               |  1|   0|    1|          0|
    |empty_reg_86                                                              |  7|   0|    9|          2|
    |grp_VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4_fu_46_ap_start_reg  |  1|   0|    1|          0|
    |jj_read_reg_80                                                            |  5|   0|    5|          0|
    +--------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                     | 17|   0|   19|          2|
    +--------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc39|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc39|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc39|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc39|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc39|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc39|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_179_4_proc39|  return value|
|C_7_address0                        |  out|    9|   ap_memory|                      C_7|         array|
|C_7_ce0                             |  out|    1|   ap_memory|                      C_7|         array|
|C_7_we0                             |  out|    1|   ap_memory|                      C_7|         array|
|C_7_d0                              |  out|   48|   ap_memory|                      C_7|         array|
|C_7_address1                        |  out|    9|   ap_memory|                      C_7|         array|
|C_7_ce1                             |  out|    1|   ap_memory|                      C_7|         array|
|C_7_q1                              |   in|   48|   ap_memory|                      C_7|         array|
|block_C_drainer_732_dout            |   in|   48|     ap_fifo|      block_C_drainer_732|       pointer|
|block_C_drainer_732_num_data_valid  |   in|    2|     ap_fifo|      block_C_drainer_732|       pointer|
|block_C_drainer_732_fifo_cap        |   in|    2|     ap_fifo|      block_C_drainer_732|       pointer|
|block_C_drainer_732_empty_n         |   in|    1|     ap_fifo|      block_C_drainer_732|       pointer|
|block_C_drainer_732_read            |  out|    1|     ap_fifo|      block_C_drainer_732|       pointer|
|jj_dout                             |   in|    5|     ap_fifo|                       jj|       pointer|
|jj_num_data_valid                   |   in|    3|     ap_fifo|                       jj|       pointer|
|jj_fifo_cap                         |   in|    3|     ap_fifo|                       jj|       pointer|
|jj_empty_n                          |   in|    1|     ap_fifo|                       jj|       pointer|
|jj_read                             |  out|    1|     ap_fifo|                       jj|       pointer|
+------------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%jj_read = read i5 @_ssdm_op_Read.ap_fifo.i5P0A, i5 %jj"   --->   Operation 4 'read' 'jj_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 6.90>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %jj_read, i4 0"   --->   Operation 5 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %jj_read, i2 0"   --->   Operation 6 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %p_shl1"   --->   Operation 7 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.82ns)   --->   "%empty = sub i9 %p_shl, i9 %p_shl1_cast"   --->   Operation 8 'sub' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty_2280 = wait i32 @_ssdm_op_Wait"   --->   Operation 9 'wait' 'empty_2280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [2/2] (5.07ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4, i48 %C_7, i48 %block_C_drainer_732, i9 %empty"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %jj, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %block_C_drainer_732, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln0 = call void @VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4, i48 %C_7, i48 %block_C_drainer_732, i9 %empty"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 14 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ block_C_drainer_732]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ jj]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj_read           (read          ) [ 0010]
p_shl             (bitconcatenate) [ 0000]
p_shl1            (bitconcatenate) [ 0000]
p_shl1_cast       (zext          ) [ 0000]
empty             (sub           ) [ 0001]
empty_2280        (wait          ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
call_ln0          (call          ) [ 0000]
ret_ln0           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="block_C_drainer_732">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_732"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="jj">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="jj_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="5" slack="0"/>
<pin id="42" dir="0" index="1" bw="5" slack="0"/>
<pin id="43" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="48" slack="0"/>
<pin id="49" dir="0" index="2" bw="48" slack="0"/>
<pin id="50" dir="0" index="3" bw="9" slack="0"/>
<pin id="51" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="p_shl_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="9" slack="0"/>
<pin id="57" dir="0" index="1" bw="5" slack="1"/>
<pin id="58" dir="0" index="2" bw="1" slack="0"/>
<pin id="59" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_shl1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="7" slack="0"/>
<pin id="64" dir="0" index="1" bw="5" slack="1"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="p_shl1_cast_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="7" slack="0"/>
<pin id="71" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="empty_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="9" slack="0"/>
<pin id="75" dir="0" index="1" bw="7" slack="0"/>
<pin id="76" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="jj_read_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="1"/>
<pin id="82" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="jj_read "/>
</bind>
</comp>

<comp id="86" class="1005" name="empty_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="1"/>
<pin id="88" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="55" pin=2"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="72"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="55" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="69" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="79"><net_src comp="73" pin="2"/><net_sink comp="46" pin=3"/></net>

<net id="83"><net_src comp="40" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="85"><net_src comp="80" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="89"><net_src comp="73" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="46" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_7 | {2 3 }
 - Input state : 
	Port: VITIS_LOOP_179_4_proc39 : C_7 | {2 3 }
	Port: VITIS_LOOP_179_4_proc39 : block_C_drainer_732 | {2 3 }
	Port: VITIS_LOOP_179_4_proc39 : jj | {1 }
  - Chain level:
	State 1
	State 2
		p_shl1_cast : 1
		empty : 2
		call_ln0 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|
| Operation|                       Functional Unit                       |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   call   | grp_VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4_fu_46 |  1.588  |    62   |   100   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|    sub   |                         empty_fu_73                         |    0    |    0    |    14   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   read   |                      jj_read_read_fu_40                     |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                         p_shl_fu_55                         |    0    |    0    |    0    |
|          |                         p_shl1_fu_62                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   zext   |                      p_shl1_cast_fu_69                      |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                             |  1.588  |    62   |   114   |
|----------|-------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
| empty_reg_86 |    9   |
|jj_read_reg_80|    5   |
+--------------+--------+
|     Total    |   14   |
+--------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_VITIS_LOOP_179_4_proc39_Pipeline_VITIS_LOOP_179_4_fu_46 |  p3  |   2  |   9  |   18   ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                            |      |      |      |   18   ||  1.588  ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   62   |   114  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   14   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   76   |   123  |
+-----------+--------+--------+--------+
