/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [28:0] _02_;
  wire [2:0] _03_;
  wire [17:0] _04_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [15:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [38:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [28:0] celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_45z = ~celloutsig_0_17z[6];
  assign celloutsig_1_0z = ~in_data[106];
  assign celloutsig_0_9z = ~celloutsig_0_0z;
  assign celloutsig_0_23z = ~celloutsig_0_16z;
  assign celloutsig_0_26z = ~_00_;
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_0z) & celloutsig_1_1z);
  assign celloutsig_0_50z = ~((celloutsig_0_9z | celloutsig_0_20z) & (_01_ | celloutsig_0_29z[28]));
  assign celloutsig_0_5z = ~((celloutsig_0_3z[4] | celloutsig_0_4z) & (celloutsig_0_0z | celloutsig_0_4z));
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_1z) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_0_33z = { celloutsig_0_2z[8:1], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_2z } + { celloutsig_0_22z[9:8], celloutsig_0_0z, _01_, _00_, _02_[23], celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_7z };
  assign celloutsig_1_18z = { in_data[161:160], celloutsig_1_2z } + _03_;
  assign celloutsig_0_15z = { celloutsig_0_2z[8:7], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z } + { in_data[73:62], celloutsig_0_4z, celloutsig_0_6z };
  reg [18:0] _17_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _17_ <= 19'h00000;
    else _17_ <= { celloutsig_0_33z[4], celloutsig_0_9z, celloutsig_0_48z, celloutsig_0_49z, celloutsig_0_4z, celloutsig_0_42z, celloutsig_0_38z, celloutsig_0_48z, celloutsig_0_45z, celloutsig_0_8z };
  assign out_data[18:0] = _17_;
  reg [17:0] _18_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _18_ <= 18'h00000;
    else _18_ <= { in_data[157:142], celloutsig_1_0z, celloutsig_1_1z };
  assign { _04_[17:15], _03_, _04_[11:0] } = _18_;
  reg [2:0] _19_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 3'h0;
    else _19_ <= celloutsig_0_10z[4:2];
  assign { _01_, _00_, _02_[23] } = _19_;
  assign celloutsig_0_7z = celloutsig_0_2z[7:3] / { 1'h1, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_8z = { in_data[47:45], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z } / { 1'h1, in_data[54:48], celloutsig_0_4z, in_data[0] };
  assign celloutsig_0_2z = { in_data[87:80], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[81:73] };
  assign celloutsig_0_24z = { celloutsig_0_10z[4:2], celloutsig_0_5z } / { 1'h1, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[7:5] <= in_data[25:23];
  assign celloutsig_1_5z = { _04_[16:15], _03_[2:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, _04_[10:5] };
  assign celloutsig_0_3z = { in_data[80:75], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, celloutsig_0_2z[7:1], in_data[0] };
  assign celloutsig_0_10z = celloutsig_0_8z[8:4] % { 1'h1, in_data[76:73] };
  assign celloutsig_0_21z = in_data[78:69] % { 1'h1, celloutsig_0_12z[3:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_1_9z = { in_data[119:114], celloutsig_1_5z } != { _03_, _04_[11:2] };
  assign celloutsig_1_12z = { _04_[7:2], celloutsig_1_9z, celloutsig_1_11z } != { in_data[191:185], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_6z = celloutsig_0_2z[5:0] != { celloutsig_0_2z[6:2], celloutsig_0_0z };
  assign celloutsig_1_19z = in_data[178:176] != { celloutsig_1_5z[2], celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_11z = celloutsig_0_2z[8:1] != { celloutsig_0_8z[6:0], celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[53:43], celloutsig_0_0z } != in_data[67:56];
  assign celloutsig_0_31z = celloutsig_0_12z[7:2] != celloutsig_0_17z[6:1];
  assign celloutsig_0_48z = celloutsig_0_24z[3:1] !== { celloutsig_0_24z[1], celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_2z[3:0], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_0z } !== { celloutsig_0_15z[13:5], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_32z = celloutsig_0_24z[3] & celloutsig_0_20z;
  assign celloutsig_0_38z = celloutsig_0_31z & celloutsig_0_32z;
  assign celloutsig_0_4z = in_data[75] & celloutsig_0_1z;
  assign celloutsig_1_1z = in_data[162] & celloutsig_1_0z;
  assign celloutsig_1_7z = celloutsig_1_2z & celloutsig_1_0z;
  assign celloutsig_0_14z = celloutsig_0_12z[6] & celloutsig_0_4z;
  assign celloutsig_0_16z = celloutsig_0_8z[0] & celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_9z & celloutsig_0_4z;
  assign celloutsig_0_20z = celloutsig_0_8z[0] & celloutsig_0_14z;
  assign celloutsig_0_42z = | { celloutsig_0_7z, celloutsig_0_2z[5:1] };
  assign celloutsig_0_49z = | celloutsig_0_15z[13:4];
  assign celloutsig_1_6z = { _04_[17:16], celloutsig_1_5z } >> { in_data[116:115], celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_6z[6:3] >> { celloutsig_1_10z[3], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_17z = { celloutsig_0_3z[3:2], celloutsig_0_16z, _01_, _00_, _02_[23], celloutsig_0_10z, celloutsig_0_7z } >> { celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_10z = { in_data[125:117], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_9z } >> { celloutsig_1_6z[3:2], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_12z = in_data[19:12] >> { celloutsig_0_3z[4:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_29z = { celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z } >> { celloutsig_0_2z[7:4], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_22z[10:1] = { celloutsig_0_21z[8:0], celloutsig_0_1z } ~^ { celloutsig_0_15z[4:2], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_18z };
  assign { _02_[28:24], _02_[22:0] } = { celloutsig_0_22z[9:8], celloutsig_0_0z, _01_, _00_, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_7z };
  assign _04_[14:12] = _03_;
  assign celloutsig_0_22z[0] = 1'h1;
  assign { out_data[130:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z };
endmodule
