<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1707961567" />
    <testcase name="inference_test" classname="interface_test" file="/home/neelvora/Projects/Verilog/Q3_Final/interface_test.py" lineno="49" time="15.231650590896606" sim_time_ns="11198.001" ratio_time="735.1797451743431" />
  </testsuite>
</testsuites>
