// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "10/10/2025 00:17:42"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ADD_top (
	i_clk,
	i_rst_n,
	i_carry,
	i_data_a,
	i_data_b,
	o_sum,
	o_carry);
input 	i_clk;
input 	i_rst_n;
input 	i_carry;
input 	[31:0] i_data_a;
input 	[31:0] i_data_b;
output 	[31:0] o_sum;
output 	o_carry;

// Design Ports Information
// o_sum[0]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[1]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[2]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[3]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[5]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[7]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[8]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[9]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[10]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[11]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[12]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[13]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[14]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[15]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[16]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[17]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[18]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[19]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[20]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[21]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[22]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[23]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[24]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[25]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[26]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[27]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[28]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[29]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[30]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sum[31]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_carry	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_clk	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_rst_n	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_carry	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[0]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[0]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[1]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[1]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[2]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[2]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[3]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[3]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[4]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[4]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[5]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[5]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[6]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[6]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[7]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[7]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[8]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[9]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[9]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[10]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[10]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[11]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[11]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[12]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[12]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[13]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[13]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[14]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[14]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[15]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[15]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[16]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[16]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[17]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[17]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[18]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[18]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[19]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[19]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[20]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[20]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[21]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[21]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[22]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[22]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[23]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[23]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[24]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[24]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[25]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[25]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[26]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[26]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[27]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[27]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[28]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[28]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[29]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[29]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[30]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[30]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_a[31]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_data_b[31]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \i_clk~input_o ;
wire \i_clk~inputCLKENA0_outclk ;
wire \i_data_b[0]~input_o ;
wire \i_rst_n~input_o ;
wire \i_carry~input_o ;
wire \w_i_carry~q ;
wire \i_data_a[0]~input_o ;
wire \o_sum[0]~reg0_q ;
wire \i_data_b[1]~input_o ;
wire \w_i_data_b[1]~feeder_combout ;
wire \i_data_a[1]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][1]~combout ;
wire \o_sum[1]~reg0_q ;
wire \i_data_b[2]~input_o ;
wire \i_data_a[2]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][2]~combout ;
wire \o_sum[2]~reg0_q ;
wire \i_data_a[3]~input_o ;
wire \i_data_b[3]~input_o ;
wire \w_i_data_b[3]~feeder_combout ;
wire \SUM_UNIR|KSA_UNIT|p[0][3]~combout ;
wire \o_sum[3]~reg0_q ;
wire \i_data_a[4]~input_o ;
wire \i_data_b[4]~input_o ;
wire \w_i_data_b[4]~feeder_combout ;
wire \SUM_UNIR|KSA_UNIT|p[0][4]~combout ;
wire \o_sum[4]~reg0_q ;
wire \i_data_a[5]~input_o ;
wire \w_i_data_a[5]~feeder_combout ;
wire \i_data_b[5]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][5]~combout ;
wire \o_sum[5]~reg0_q ;
wire \i_data_a[6]~input_o ;
wire \i_data_b[6]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][6]~combout ;
wire \o_sum[6]~reg0_q ;
wire \i_data_a[7]~input_o ;
wire \i_data_b[7]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][7]~combout ;
wire \o_sum[7]~reg0_q ;
wire \i_data_a[8]~input_o ;
wire \w_i_data_a[8]~feeder_combout ;
wire \i_data_b[8]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][8]~combout ;
wire \o_sum[8]~reg0_q ;
wire \i_data_a[9]~input_o ;
wire \w_i_data_a[9]~feeder_combout ;
wire \i_data_b[9]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][9]~combout ;
wire \o_sum[9]~reg0_q ;
wire \i_data_a[10]~input_o ;
wire \w_i_data_a[10]~feeder_combout ;
wire \i_data_b[10]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][10]~combout ;
wire \o_sum[10]~reg0_q ;
wire \i_data_a[11]~input_o ;
wire \i_data_b[11]~input_o ;
wire \w_i_data_b[11]~feeder_combout ;
wire \SUM_UNIR|KSA_UNIT|p[0][11]~combout ;
wire \o_sum[11]~reg0_q ;
wire \i_data_a[12]~input_o ;
wire \i_data_b[12]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][12]~combout ;
wire \o_sum[12]~reg0_q ;
wire \i_data_a[13]~input_o ;
wire \i_data_b[13]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][13]~combout ;
wire \o_sum[13]~reg0_q ;
wire \i_data_a[14]~input_o ;
wire \w_i_data_a[14]~feeder_combout ;
wire \i_data_b[14]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][14]~combout ;
wire \o_sum[14]~reg0_q ;
wire \i_data_a[15]~input_o ;
wire \w_i_data_a[15]~feeder_combout ;
wire \i_data_b[15]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][15]~combout ;
wire \o_sum[15]~reg0_q ;
wire \i_data_a[16]~input_o ;
wire \i_data_b[16]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][16]~combout ;
wire \o_sum[16]~reg0_q ;
wire \i_data_a[17]~input_o ;
wire \w_i_data_a[17]~feeder_combout ;
wire \i_data_b[17]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][17]~combout ;
wire \o_sum[17]~reg0_q ;
wire \i_data_a[18]~input_o ;
wire \i_data_b[18]~input_o ;
wire \w_i_data_b[18]~feeder_combout ;
wire \SUM_UNIR|KSA_UNIT|p[0][18]~combout ;
wire \o_sum[18]~reg0_q ;
wire \i_data_a[19]~input_o ;
wire \i_data_b[19]~input_o ;
wire \w_i_data_b[19]~feeder_combout ;
wire \SUM_UNIR|KSA_UNIT|p[0][19]~combout ;
wire \o_sum[19]~reg0_q ;
wire \i_data_a[20]~input_o ;
wire \i_data_b[20]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][20]~combout ;
wire \o_sum[20]~reg0_q ;
wire \i_data_a[21]~input_o ;
wire \i_data_b[21]~input_o ;
wire \w_i_data_b[21]~feeder_combout ;
wire \SUM_UNIR|KSA_UNIT|p[0][21]~combout ;
wire \o_sum[21]~reg0_q ;
wire \i_data_a[22]~input_o ;
wire \w_i_data_a[22]~feeder_combout ;
wire \i_data_b[22]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][22]~combout ;
wire \o_sum[22]~reg0_q ;
wire \i_data_b[23]~input_o ;
wire \i_data_a[23]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][23]~combout ;
wire \o_sum[23]~reg0_q ;
wire \i_data_b[24]~input_o ;
wire \i_data_a[24]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][24]~combout ;
wire \o_sum[24]~reg0_q ;
wire \i_data_a[25]~input_o ;
wire \i_data_b[25]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][25]~combout ;
wire \o_sum[25]~reg0_q ;
wire \i_data_a[26]~input_o ;
wire \i_data_b[26]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][26]~combout ;
wire \o_sum[26]~reg0_q ;
wire \i_data_a[27]~input_o ;
wire \i_data_b[27]~input_o ;
wire \w_i_data_b[27]~feeder_combout ;
wire \SUM_UNIR|KSA_UNIT|p[0][27]~combout ;
wire \o_sum[27]~reg0_q ;
wire \i_data_a[28]~input_o ;
wire \i_data_b[28]~input_o ;
wire \w_i_data_b[28]~feeder_combout ;
wire \SUM_UNIR|KSA_UNIT|p[0][28]~combout ;
wire \o_sum[28]~reg0_q ;
wire \i_data_a[29]~input_o ;
wire \i_data_b[29]~input_o ;
wire \w_i_data_b[29]~feeder_combout ;
wire \SUM_UNIR|KSA_UNIT|p[0][29]~combout ;
wire \o_sum[29]~reg0_q ;
wire \i_data_a[30]~input_o ;
wire \w_i_data_a[30]~feeder_combout ;
wire \i_data_b[30]~input_o ;
wire \SUM_UNIR|KSA_UNIT|p[0][30]~combout ;
wire \o_sum[30]~reg0_q ;
wire \i_data_a[31]~input_o ;
wire \i_data_b[31]~input_o ;
wire \w_i_data_b[31]~feeder_combout ;
wire \SUM_UNIR|KSA_UNIT|p[0][31]~combout ;
wire \o_sum[31]~reg0_q ;
wire [31:0] \SUM_UNIR|KSA_UNIT|o_data_sum ;
wire [31:0] w_i_data_a;
wire [31:0] w_i_data_b;


// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \o_sum[0]~output (
	.i(\o_sum[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[0]),
	.obar());
// synopsys translate_off
defparam \o_sum[0]~output .bus_hold = "false";
defparam \o_sum[0]~output .open_drain_output = "false";
defparam \o_sum[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \o_sum[1]~output (
	.i(\o_sum[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[1]),
	.obar());
// synopsys translate_off
defparam \o_sum[1]~output .bus_hold = "false";
defparam \o_sum[1]~output .open_drain_output = "false";
defparam \o_sum[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \o_sum[2]~output (
	.i(\o_sum[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[2]),
	.obar());
// synopsys translate_off
defparam \o_sum[2]~output .bus_hold = "false";
defparam \o_sum[2]~output .open_drain_output = "false";
defparam \o_sum[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \o_sum[3]~output (
	.i(\o_sum[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[3]),
	.obar());
// synopsys translate_off
defparam \o_sum[3]~output .bus_hold = "false";
defparam \o_sum[3]~output .open_drain_output = "false";
defparam \o_sum[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \o_sum[4]~output (
	.i(\o_sum[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[4]),
	.obar());
// synopsys translate_off
defparam \o_sum[4]~output .bus_hold = "false";
defparam \o_sum[4]~output .open_drain_output = "false";
defparam \o_sum[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \o_sum[5]~output (
	.i(\o_sum[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[5]),
	.obar());
// synopsys translate_off
defparam \o_sum[5]~output .bus_hold = "false";
defparam \o_sum[5]~output .open_drain_output = "false";
defparam \o_sum[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \o_sum[6]~output (
	.i(\o_sum[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[6]),
	.obar());
// synopsys translate_off
defparam \o_sum[6]~output .bus_hold = "false";
defparam \o_sum[6]~output .open_drain_output = "false";
defparam \o_sum[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \o_sum[7]~output (
	.i(\o_sum[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[7]),
	.obar());
// synopsys translate_off
defparam \o_sum[7]~output .bus_hold = "false";
defparam \o_sum[7]~output .open_drain_output = "false";
defparam \o_sum[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \o_sum[8]~output (
	.i(\o_sum[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[8]),
	.obar());
// synopsys translate_off
defparam \o_sum[8]~output .bus_hold = "false";
defparam \o_sum[8]~output .open_drain_output = "false";
defparam \o_sum[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \o_sum[9]~output (
	.i(\o_sum[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[9]),
	.obar());
// synopsys translate_off
defparam \o_sum[9]~output .bus_hold = "false";
defparam \o_sum[9]~output .open_drain_output = "false";
defparam \o_sum[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \o_sum[10]~output (
	.i(\o_sum[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[10]),
	.obar());
// synopsys translate_off
defparam \o_sum[10]~output .bus_hold = "false";
defparam \o_sum[10]~output .open_drain_output = "false";
defparam \o_sum[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \o_sum[11]~output (
	.i(\o_sum[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[11]),
	.obar());
// synopsys translate_off
defparam \o_sum[11]~output .bus_hold = "false";
defparam \o_sum[11]~output .open_drain_output = "false";
defparam \o_sum[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \o_sum[12]~output (
	.i(\o_sum[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[12]),
	.obar());
// synopsys translate_off
defparam \o_sum[12]~output .bus_hold = "false";
defparam \o_sum[12]~output .open_drain_output = "false";
defparam \o_sum[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \o_sum[13]~output (
	.i(\o_sum[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[13]),
	.obar());
// synopsys translate_off
defparam \o_sum[13]~output .bus_hold = "false";
defparam \o_sum[13]~output .open_drain_output = "false";
defparam \o_sum[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \o_sum[14]~output (
	.i(\o_sum[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[14]),
	.obar());
// synopsys translate_off
defparam \o_sum[14]~output .bus_hold = "false";
defparam \o_sum[14]~output .open_drain_output = "false";
defparam \o_sum[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \o_sum[15]~output (
	.i(\o_sum[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[15]),
	.obar());
// synopsys translate_off
defparam \o_sum[15]~output .bus_hold = "false";
defparam \o_sum[15]~output .open_drain_output = "false";
defparam \o_sum[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \o_sum[16]~output (
	.i(\o_sum[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[16]),
	.obar());
// synopsys translate_off
defparam \o_sum[16]~output .bus_hold = "false";
defparam \o_sum[16]~output .open_drain_output = "false";
defparam \o_sum[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \o_sum[17]~output (
	.i(\o_sum[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[17]),
	.obar());
// synopsys translate_off
defparam \o_sum[17]~output .bus_hold = "false";
defparam \o_sum[17]~output .open_drain_output = "false";
defparam \o_sum[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \o_sum[18]~output (
	.i(\o_sum[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[18]),
	.obar());
// synopsys translate_off
defparam \o_sum[18]~output .bus_hold = "false";
defparam \o_sum[18]~output .open_drain_output = "false";
defparam \o_sum[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \o_sum[19]~output (
	.i(\o_sum[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[19]),
	.obar());
// synopsys translate_off
defparam \o_sum[19]~output .bus_hold = "false";
defparam \o_sum[19]~output .open_drain_output = "false";
defparam \o_sum[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \o_sum[20]~output (
	.i(\o_sum[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[20]),
	.obar());
// synopsys translate_off
defparam \o_sum[20]~output .bus_hold = "false";
defparam \o_sum[20]~output .open_drain_output = "false";
defparam \o_sum[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \o_sum[21]~output (
	.i(\o_sum[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[21]),
	.obar());
// synopsys translate_off
defparam \o_sum[21]~output .bus_hold = "false";
defparam \o_sum[21]~output .open_drain_output = "false";
defparam \o_sum[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \o_sum[22]~output (
	.i(\o_sum[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[22]),
	.obar());
// synopsys translate_off
defparam \o_sum[22]~output .bus_hold = "false";
defparam \o_sum[22]~output .open_drain_output = "false";
defparam \o_sum[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \o_sum[23]~output (
	.i(\o_sum[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[23]),
	.obar());
// synopsys translate_off
defparam \o_sum[23]~output .bus_hold = "false";
defparam \o_sum[23]~output .open_drain_output = "false";
defparam \o_sum[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \o_sum[24]~output (
	.i(\o_sum[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[24]),
	.obar());
// synopsys translate_off
defparam \o_sum[24]~output .bus_hold = "false";
defparam \o_sum[24]~output .open_drain_output = "false";
defparam \o_sum[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \o_sum[25]~output (
	.i(\o_sum[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[25]),
	.obar());
// synopsys translate_off
defparam \o_sum[25]~output .bus_hold = "false";
defparam \o_sum[25]~output .open_drain_output = "false";
defparam \o_sum[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \o_sum[26]~output (
	.i(\o_sum[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[26]),
	.obar());
// synopsys translate_off
defparam \o_sum[26]~output .bus_hold = "false";
defparam \o_sum[26]~output .open_drain_output = "false";
defparam \o_sum[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \o_sum[27]~output (
	.i(\o_sum[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[27]),
	.obar());
// synopsys translate_off
defparam \o_sum[27]~output .bus_hold = "false";
defparam \o_sum[27]~output .open_drain_output = "false";
defparam \o_sum[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \o_sum[28]~output (
	.i(\o_sum[28]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[28]),
	.obar());
// synopsys translate_off
defparam \o_sum[28]~output .bus_hold = "false";
defparam \o_sum[28]~output .open_drain_output = "false";
defparam \o_sum[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \o_sum[29]~output (
	.i(\o_sum[29]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[29]),
	.obar());
// synopsys translate_off
defparam \o_sum[29]~output .bus_hold = "false";
defparam \o_sum[29]~output .open_drain_output = "false";
defparam \o_sum[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \o_sum[30]~output (
	.i(\o_sum[30]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[30]),
	.obar());
// synopsys translate_off
defparam \o_sum[30]~output .bus_hold = "false";
defparam \o_sum[30]~output .open_drain_output = "false";
defparam \o_sum[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \o_sum[31]~output (
	.i(\o_sum[31]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sum[31]),
	.obar());
// synopsys translate_off
defparam \o_sum[31]~output .bus_hold = "false";
defparam \o_sum[31]~output .open_drain_output = "false";
defparam \o_sum[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \o_carry~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_carry),
	.obar());
// synopsys translate_off
defparam \o_carry~output .bus_hold = "false";
defparam \o_carry~output .open_drain_output = "false";
defparam \o_carry~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \i_clk~inputCLKENA0 (
	.inclk(\i_clk~input_o ),
	.ena(vcc),
	.outclk(\i_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \i_clk~inputCLKENA0 .clock_type = "global clock";
defparam \i_clk~inputCLKENA0 .disable_mode = "low";
defparam \i_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \i_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \i_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \i_data_b[0]~input (
	.i(i_data_b[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[0]~input_o ));
// synopsys translate_off
defparam \i_data_b[0]~input .bus_hold = "false";
defparam \i_data_b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \i_rst_n~input (
	.i(i_rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_rst_n~input_o ));
// synopsys translate_off
defparam \i_rst_n~input .bus_hold = "false";
defparam \i_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N11
dffeas \w_i_data_b[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[0]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[0]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[0] .is_wysiwyg = "true";
defparam \w_i_data_b[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \i_carry~input (
	.i(i_carry),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_carry~input_o ));
// synopsys translate_off
defparam \i_carry~input .bus_hold = "false";
defparam \i_carry~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N7
dffeas w_i_carry(
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_carry~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\w_i_carry~q ),
	.prn(vcc));
// synopsys translate_off
defparam w_i_carry.is_wysiwyg = "true";
defparam w_i_carry.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \i_data_a[0]~input (
	.i(i_data_a[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[0]~input_o ));
// synopsys translate_off
defparam \i_data_a[0]~input .bus_hold = "false";
defparam \i_data_a[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N52
dffeas \w_i_data_a[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[0]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[0]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[0] .is_wysiwyg = "true";
defparam \w_i_data_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N48
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|o_data_sum[0] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|o_data_sum [0] = ( \w_i_carry~q  & ( w_i_data_a[0] & ( w_i_data_b[0] ) ) ) # ( !\w_i_carry~q  & ( w_i_data_a[0] & ( !w_i_data_b[0] ) ) ) # ( \w_i_carry~q  & ( !w_i_data_a[0] & ( !w_i_data_b[0] ) ) ) # ( !\w_i_carry~q  & ( !w_i_data_a[0] 
// & ( w_i_data_b[0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!w_i_data_b[0]),
	.datae(!\w_i_carry~q ),
	.dataf(!w_i_data_a[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|o_data_sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|o_data_sum[0] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|o_data_sum[0] .lut_mask = 64'h00FFFF00FF0000FF;
defparam \SUM_UNIR|KSA_UNIT|o_data_sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N50
dffeas \o_sum[0]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|o_data_sum [0]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[0]~reg0 .is_wysiwyg = "true";
defparam \o_sum[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \i_data_b[1]~input (
	.i(i_data_b[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[1]~input_o ));
// synopsys translate_off
defparam \i_data_b[1]~input .bus_hold = "false";
defparam \i_data_b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N42
cyclonev_lcell_comb \w_i_data_b[1]~feeder (
// Equation(s):
// \w_i_data_b[1]~feeder_combout  = ( \i_data_b[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_b[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_b[1]~feeder .extended_lut = "off";
defparam \w_i_data_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N43
dffeas \w_i_data_b[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[1]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[1] .is_wysiwyg = "true";
defparam \w_i_data_b[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \i_data_a[1]~input (
	.i(i_data_a[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[1]~input_o ));
// synopsys translate_off
defparam \i_data_a[1]~input .bus_hold = "false";
defparam \i_data_a[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y1_N34
dffeas \w_i_data_a[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[1]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[1]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[1] .is_wysiwyg = "true";
defparam \w_i_data_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N30
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][1] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][1]~combout  = ( !w_i_data_b[1] & ( w_i_data_a[1] ) ) # ( w_i_data_b[1] & ( !w_i_data_a[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_b[1]),
	.dataf(!w_i_data_a[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][1]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][1] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][1] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N32
dffeas \o_sum[1]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][1]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[1]~reg0 .is_wysiwyg = "true";
defparam \o_sum[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \i_data_b[2]~input (
	.i(i_data_b[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[2]~input_o ));
// synopsys translate_off
defparam \i_data_b[2]~input .bus_hold = "false";
defparam \i_data_b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y1_N7
dffeas \w_i_data_b[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[2]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[2]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[2] .is_wysiwyg = "true";
defparam \w_i_data_b[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \i_data_a[2]~input (
	.i(i_data_a[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[2]~input_o ));
// synopsys translate_off
defparam \i_data_a[2]~input .bus_hold = "false";
defparam \i_data_a[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y1_N16
dffeas \w_i_data_a[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[2]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[2]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[2] .is_wysiwyg = "true";
defparam \w_i_data_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N27
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][2] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][2]~combout  = ( !w_i_data_b[2] & ( w_i_data_a[2] ) ) # ( w_i_data_b[2] & ( !w_i_data_a[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_b[2]),
	.dataf(!w_i_data_a[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][2]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][2] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][2] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N29
dffeas \o_sum[2]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][2]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[2]~reg0 .is_wysiwyg = "true";
defparam \o_sum[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \i_data_a[3]~input (
	.i(i_data_a[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[3]~input_o ));
// synopsys translate_off
defparam \i_data_a[3]~input .bus_hold = "false";
defparam \i_data_a[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y1_N46
dffeas \w_i_data_a[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[3]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[3]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[3] .is_wysiwyg = "true";
defparam \w_i_data_a[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \i_data_b[3]~input (
	.i(i_data_b[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[3]~input_o ));
// synopsys translate_off
defparam \i_data_b[3]~input .bus_hold = "false";
defparam \i_data_b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N18
cyclonev_lcell_comb \w_i_data_b[3]~feeder (
// Equation(s):
// \w_i_data_b[3]~feeder_combout  = ( \i_data_b[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_b[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_b[3]~feeder .extended_lut = "off";
defparam \w_i_data_b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N19
dffeas \w_i_data_b[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[3]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[3] .is_wysiwyg = "true";
defparam \w_i_data_b[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N42
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][3] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][3]~combout  = ( !w_i_data_a[3] & ( w_i_data_b[3] ) ) # ( w_i_data_a[3] & ( !w_i_data_b[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[3]),
	.dataf(!w_i_data_b[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][3]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][3] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][3] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N43
dffeas \o_sum[3]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][3]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[3]~reg0 .is_wysiwyg = "true";
defparam \o_sum[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \i_data_a[4]~input (
	.i(i_data_a[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[4]~input_o ));
// synopsys translate_off
defparam \i_data_a[4]~input .bus_hold = "false";
defparam \i_data_a[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y1_N7
dffeas \w_i_data_a[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[4]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[4]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[4] .is_wysiwyg = "true";
defparam \w_i_data_a[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \i_data_b[4]~input (
	.i(i_data_b[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[4]~input_o ));
// synopsys translate_off
defparam \i_data_b[4]~input .bus_hold = "false";
defparam \i_data_b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N57
cyclonev_lcell_comb \w_i_data_b[4]~feeder (
// Equation(s):
// \w_i_data_b[4]~feeder_combout  = ( \i_data_b[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_b[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_b[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_b[4]~feeder .extended_lut = "off";
defparam \w_i_data_b[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_b[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N58
dffeas \w_i_data_b[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_b[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[4]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[4] .is_wysiwyg = "true";
defparam \w_i_data_b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N9
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][4] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][4]~combout  = ( !w_i_data_a[4] & ( w_i_data_b[4] ) ) # ( w_i_data_a[4] & ( !w_i_data_b[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[4]),
	.dataf(!w_i_data_b[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][4]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][4] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][4] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N11
dffeas \o_sum[4]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][4]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[4]~reg0 .is_wysiwyg = "true";
defparam \o_sum[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \i_data_a[5]~input (
	.i(i_data_a[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[5]~input_o ));
// synopsys translate_off
defparam \i_data_a[5]~input .bus_hold = "false";
defparam \i_data_a[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N0
cyclonev_lcell_comb \w_i_data_a[5]~feeder (
// Equation(s):
// \w_i_data_a[5]~feeder_combout  = ( \i_data_a[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_a[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_a[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_a[5]~feeder .extended_lut = "off";
defparam \w_i_data_a[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_a[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N1
dffeas \w_i_data_a[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[5]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[5] .is_wysiwyg = "true";
defparam \w_i_data_a[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \i_data_b[5]~input (
	.i(i_data_b[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[5]~input_o ));
// synopsys translate_off
defparam \i_data_b[5]~input .bus_hold = "false";
defparam \i_data_b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y1_N49
dffeas \w_i_data_b[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[5]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[5]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[5] .is_wysiwyg = "true";
defparam \w_i_data_b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N51
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][5] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][5]~combout  = ( !w_i_data_a[5] & ( w_i_data_b[5] ) ) # ( w_i_data_a[5] & ( !w_i_data_b[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[5]),
	.dataf(!w_i_data_b[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][5]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][5] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][5] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N52
dffeas \o_sum[5]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][5]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[5]~reg0 .is_wysiwyg = "true";
defparam \o_sum[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \i_data_a[6]~input (
	.i(i_data_a[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[6]~input_o ));
// synopsys translate_off
defparam \i_data_a[6]~input .bus_hold = "false";
defparam \i_data_a[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N43
dffeas \w_i_data_a[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[6]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[6]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[6] .is_wysiwyg = "true";
defparam \w_i_data_a[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \i_data_b[6]~input (
	.i(i_data_b[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[6]~input_o ));
// synopsys translate_off
defparam \i_data_b[6]~input .bus_hold = "false";
defparam \i_data_b[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N28
dffeas \w_i_data_b[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[6]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[6]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[6] .is_wysiwyg = "true";
defparam \w_i_data_b[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N24
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][6] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][6]~combout  = ( !w_i_data_a[6] & ( w_i_data_b[6] ) ) # ( w_i_data_a[6] & ( !w_i_data_b[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[6]),
	.dataf(!w_i_data_b[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][6]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][6] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][6] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N25
dffeas \o_sum[6]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][6]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[6]~reg0 .is_wysiwyg = "true";
defparam \o_sum[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \i_data_a[7]~input (
	.i(i_data_a[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[7]~input_o ));
// synopsys translate_off
defparam \i_data_a[7]~input .bus_hold = "false";
defparam \i_data_a[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N49
dffeas \w_i_data_a[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[7]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[7]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[7] .is_wysiwyg = "true";
defparam \w_i_data_a[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \i_data_b[7]~input (
	.i(i_data_b[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[7]~input_o ));
// synopsys translate_off
defparam \i_data_b[7]~input .bus_hold = "false";
defparam \i_data_b[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N16
dffeas \w_i_data_b[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[7]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[7]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[7] .is_wysiwyg = "true";
defparam \w_i_data_b[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N12
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][7] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][7]~combout  = ( !w_i_data_a[7] & ( w_i_data_b[7] ) ) # ( w_i_data_a[7] & ( !w_i_data_b[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[7]),
	.dataf(!w_i_data_b[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][7]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][7] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][7] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N13
dffeas \o_sum[7]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][7]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[7]~reg0 .is_wysiwyg = "true";
defparam \o_sum[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \i_data_a[8]~input (
	.i(i_data_a[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[8]~input_o ));
// synopsys translate_off
defparam \i_data_a[8]~input .bus_hold = "false";
defparam \i_data_a[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N42
cyclonev_lcell_comb \w_i_data_a[8]~feeder (
// Equation(s):
// \w_i_data_a[8]~feeder_combout  = ( \i_data_a[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_a[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_a[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_a[8]~feeder .extended_lut = "off";
defparam \w_i_data_a[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_a[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N43
dffeas \w_i_data_a[8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[8]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[8] .is_wysiwyg = "true";
defparam \w_i_data_a[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \i_data_b[8]~input (
	.i(i_data_b[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[8]~input_o ));
// synopsys translate_off
defparam \i_data_b[8]~input .bus_hold = "false";
defparam \i_data_b[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y1_N58
dffeas \w_i_data_b[8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[8]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[8]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[8] .is_wysiwyg = "true";
defparam \w_i_data_b[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N54
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][8] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][8]~combout  = ( !w_i_data_a[8] & ( w_i_data_b[8] ) ) # ( w_i_data_a[8] & ( !w_i_data_b[8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[8]),
	.dataf(!w_i_data_b[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][8]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][8] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][8] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N56
dffeas \o_sum[8]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][8]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[8]~reg0 .is_wysiwyg = "true";
defparam \o_sum[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \i_data_a[9]~input (
	.i(i_data_a[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[9]~input_o ));
// synopsys translate_off
defparam \i_data_a[9]~input .bus_hold = "false";
defparam \i_data_a[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N51
cyclonev_lcell_comb \w_i_data_a[9]~feeder (
// Equation(s):
// \w_i_data_a[9]~feeder_combout  = ( \i_data_a[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_a[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_a[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_a[9]~feeder .extended_lut = "off";
defparam \w_i_data_a[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_a[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N52
dffeas \w_i_data_a[9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[9]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[9] .is_wysiwyg = "true";
defparam \w_i_data_a[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \i_data_b[9]~input (
	.i(i_data_b[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[9]~input_o ));
// synopsys translate_off
defparam \i_data_b[9]~input .bus_hold = "false";
defparam \i_data_b[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y1_N31
dffeas \w_i_data_b[9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[9]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[9]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[9] .is_wysiwyg = "true";
defparam \w_i_data_b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N9
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][9] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][9]~combout  = ( !w_i_data_a[9] & ( w_i_data_b[9] ) ) # ( w_i_data_a[9] & ( !w_i_data_b[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[9]),
	.dataf(!w_i_data_b[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][9]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][9] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][9] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N10
dffeas \o_sum[9]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][9]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[9]~reg0 .is_wysiwyg = "true";
defparam \o_sum[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \i_data_a[10]~input (
	.i(i_data_a[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[10]~input_o ));
// synopsys translate_off
defparam \i_data_a[10]~input .bus_hold = "false";
defparam \i_data_a[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N51
cyclonev_lcell_comb \w_i_data_a[10]~feeder (
// Equation(s):
// \w_i_data_a[10]~feeder_combout  = ( \i_data_a[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_a[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_a[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_a[10]~feeder .extended_lut = "off";
defparam \w_i_data_a[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_a[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N52
dffeas \w_i_data_a[10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_a[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[10]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[10] .is_wysiwyg = "true";
defparam \w_i_data_a[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \i_data_b[10]~input (
	.i(i_data_b[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[10]~input_o ));
// synopsys translate_off
defparam \i_data_b[10]~input .bus_hold = "false";
defparam \i_data_b[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y1_N25
dffeas \w_i_data_b[10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[10]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[10]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[10] .is_wysiwyg = "true";
defparam \w_i_data_b[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N9
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][10] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][10]~combout  = ( !w_i_data_a[10] & ( w_i_data_b[10] ) ) # ( w_i_data_a[10] & ( !w_i_data_b[10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[10]),
	.dataf(!w_i_data_b[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][10]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][10] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][10] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N10
dffeas \o_sum[10]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][10]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[10]~reg0 .is_wysiwyg = "true";
defparam \o_sum[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \i_data_a[11]~input (
	.i(i_data_a[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[11]~input_o ));
// synopsys translate_off
defparam \i_data_a[11]~input .bus_hold = "false";
defparam \i_data_a[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y1_N40
dffeas \w_i_data_a[11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[11]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[11]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[11] .is_wysiwyg = "true";
defparam \w_i_data_a[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \i_data_b[11]~input (
	.i(i_data_b[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[11]~input_o ));
// synopsys translate_off
defparam \i_data_b[11]~input .bus_hold = "false";
defparam \i_data_b[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N24
cyclonev_lcell_comb \w_i_data_b[11]~feeder (
// Equation(s):
// \w_i_data_b[11]~feeder_combout  = ( \i_data_b[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_b[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_b[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_b[11]~feeder .extended_lut = "off";
defparam \w_i_data_b[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_b[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N25
dffeas \w_i_data_b[11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_b[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[11]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[11] .is_wysiwyg = "true";
defparam \w_i_data_b[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N36
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][11] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][11]~combout  = ( !w_i_data_a[11] & ( w_i_data_b[11] ) ) # ( w_i_data_a[11] & ( !w_i_data_b[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[11]),
	.dataf(!w_i_data_b[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][11]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][11] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][11] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N37
dffeas \o_sum[11]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][11]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[11]~reg0 .is_wysiwyg = "true";
defparam \o_sum[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \i_data_a[12]~input (
	.i(i_data_a[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[12]~input_o ));
// synopsys translate_off
defparam \i_data_a[12]~input .bus_hold = "false";
defparam \i_data_a[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N1
dffeas \w_i_data_a[12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[12]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[12]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[12] .is_wysiwyg = "true";
defparam \w_i_data_a[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \i_data_b[12]~input (
	.i(i_data_b[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[12]~input_o ));
// synopsys translate_off
defparam \i_data_b[12]~input .bus_hold = "false";
defparam \i_data_b[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N10
dffeas \w_i_data_b[12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[12]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[12]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[12] .is_wysiwyg = "true";
defparam \w_i_data_b[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N6
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][12] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][12]~combout  = ( !w_i_data_a[12] & ( w_i_data_b[12] ) ) # ( w_i_data_a[12] & ( !w_i_data_b[12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[12]),
	.dataf(!w_i_data_b[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][12]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][12] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][12] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N7
dffeas \o_sum[12]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][12]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[12]~reg0 .is_wysiwyg = "true";
defparam \o_sum[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \i_data_a[13]~input (
	.i(i_data_a[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[13]~input_o ));
// synopsys translate_off
defparam \i_data_a[13]~input .bus_hold = "false";
defparam \i_data_a[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N43
dffeas \w_i_data_a[13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[13]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[13]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[13] .is_wysiwyg = "true";
defparam \w_i_data_a[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \i_data_b[13]~input (
	.i(i_data_b[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[13]~input_o ));
// synopsys translate_off
defparam \i_data_b[13]~input .bus_hold = "false";
defparam \i_data_b[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N58
dffeas \w_i_data_b[13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[13]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[13]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[13] .is_wysiwyg = "true";
defparam \w_i_data_b[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N54
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][13] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][13]~combout  = ( !w_i_data_a[13] & ( w_i_data_b[13] ) ) # ( w_i_data_a[13] & ( !w_i_data_b[13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[13]),
	.dataf(!w_i_data_b[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][13]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][13] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][13] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N56
dffeas \o_sum[13]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][13]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[13]~reg0 .is_wysiwyg = "true";
defparam \o_sum[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \i_data_a[14]~input (
	.i(i_data_a[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[14]~input_o ));
// synopsys translate_off
defparam \i_data_a[14]~input .bus_hold = "false";
defparam \i_data_a[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N51
cyclonev_lcell_comb \w_i_data_a[14]~feeder (
// Equation(s):
// \w_i_data_a[14]~feeder_combout  = ( \i_data_a[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_a[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_a[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_a[14]~feeder .extended_lut = "off";
defparam \w_i_data_a[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_a[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y1_N52
dffeas \w_i_data_a[14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_a[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[14]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[14] .is_wysiwyg = "true";
defparam \w_i_data_a[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \i_data_b[14]~input (
	.i(i_data_b[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[14]~input_o ));
// synopsys translate_off
defparam \i_data_b[14]~input .bus_hold = "false";
defparam \i_data_b[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y1_N19
dffeas \w_i_data_b[14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[14]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[14]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[14] .is_wysiwyg = "true";
defparam \w_i_data_b[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N21
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][14] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][14]~combout  = ( !w_i_data_a[14] & ( w_i_data_b[14] ) ) # ( w_i_data_a[14] & ( !w_i_data_b[14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[14]),
	.dataf(!w_i_data_b[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][14]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][14] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][14] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y1_N22
dffeas \o_sum[14]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][14]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[14]~reg0 .is_wysiwyg = "true";
defparam \o_sum[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \i_data_a[15]~input (
	.i(i_data_a[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[15]~input_o ));
// synopsys translate_off
defparam \i_data_a[15]~input .bus_hold = "false";
defparam \i_data_a[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N54
cyclonev_lcell_comb \w_i_data_a[15]~feeder (
// Equation(s):
// \w_i_data_a[15]~feeder_combout  = ( \i_data_a[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_a[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_a[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_a[15]~feeder .extended_lut = "off";
defparam \w_i_data_a[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_a[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N55
dffeas \w_i_data_a[15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_a[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[15]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[15] .is_wysiwyg = "true";
defparam \w_i_data_a[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \i_data_b[15]~input (
	.i(i_data_b[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[15]~input_o ));
// synopsys translate_off
defparam \i_data_b[15]~input .bus_hold = "false";
defparam \i_data_b[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y1_N37
dffeas \w_i_data_b[15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[15]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[15]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[15] .is_wysiwyg = "true";
defparam \w_i_data_b[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N39
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][15] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][15]~combout  = ( !w_i_data_a[15] & ( w_i_data_b[15] ) ) # ( w_i_data_a[15] & ( !w_i_data_b[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[15]),
	.dataf(!w_i_data_b[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][15]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][15] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][15] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N40
dffeas \o_sum[15]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][15]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[15]~reg0 .is_wysiwyg = "true";
defparam \o_sum[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \i_data_a[16]~input (
	.i(i_data_a[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[16]~input_o ));
// synopsys translate_off
defparam \i_data_a[16]~input .bus_hold = "false";
defparam \i_data_a[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y1_N10
dffeas \w_i_data_a[16] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[16]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[16]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[16] .is_wysiwyg = "true";
defparam \w_i_data_a[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \i_data_b[16]~input (
	.i(i_data_b[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[16]~input_o ));
// synopsys translate_off
defparam \i_data_b[16]~input .bus_hold = "false";
defparam \i_data_b[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y1_N19
dffeas \w_i_data_b[16] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[16]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[16]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[16] .is_wysiwyg = "true";
defparam \w_i_data_b[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N6
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][16] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][16]~combout  = ( !w_i_data_a[16] & ( w_i_data_b[16] ) ) # ( w_i_data_a[16] & ( !w_i_data_b[16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[16]),
	.dataf(!w_i_data_b[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][16]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][16] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][16] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][16] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N7
dffeas \o_sum[16]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][16]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[16]~reg0 .is_wysiwyg = "true";
defparam \o_sum[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \i_data_a[17]~input (
	.i(i_data_a[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[17]~input_o ));
// synopsys translate_off
defparam \i_data_a[17]~input .bus_hold = "false";
defparam \i_data_a[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N36
cyclonev_lcell_comb \w_i_data_a[17]~feeder (
// Equation(s):
// \w_i_data_a[17]~feeder_combout  = ( \i_data_a[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_a[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_a[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_a[17]~feeder .extended_lut = "off";
defparam \w_i_data_a[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_a[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y1_N37
dffeas \w_i_data_a[17] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_a[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[17]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[17] .is_wysiwyg = "true";
defparam \w_i_data_a[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \i_data_b[17]~input (
	.i(i_data_b[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[17]~input_o ));
// synopsys translate_off
defparam \i_data_b[17]~input .bus_hold = "false";
defparam \i_data_b[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y1_N10
dffeas \w_i_data_b[17] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[17]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[17]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[17] .is_wysiwyg = "true";
defparam \w_i_data_b[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N6
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][17] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][17]~combout  = ( !w_i_data_a[17] & ( w_i_data_b[17] ) ) # ( w_i_data_a[17] & ( !w_i_data_b[17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[17]),
	.dataf(!w_i_data_b[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][17]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][17] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][17] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][17] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y1_N8
dffeas \o_sum[17]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][17]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[17]~reg0 .is_wysiwyg = "true";
defparam \o_sum[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \i_data_a[18]~input (
	.i(i_data_a[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[18]~input_o ));
// synopsys translate_off
defparam \i_data_a[18]~input .bus_hold = "false";
defparam \i_data_a[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y1_N14
dffeas \w_i_data_a[18] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[18]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[18]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[18] .is_wysiwyg = "true";
defparam \w_i_data_a[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \i_data_b[18]~input (
	.i(i_data_b[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[18]~input_o ));
// synopsys translate_off
defparam \i_data_b[18]~input .bus_hold = "false";
defparam \i_data_b[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N57
cyclonev_lcell_comb \w_i_data_b[18]~feeder (
// Equation(s):
// \w_i_data_b[18]~feeder_combout  = ( \i_data_b[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_b[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_b[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_b[18]~feeder .extended_lut = "off";
defparam \w_i_data_b[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_b[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N58
dffeas \w_i_data_b[18] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_b[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[18]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[18] .is_wysiwyg = "true";
defparam \w_i_data_b[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N15
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][18] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][18]~combout  = ( w_i_data_b[18] & ( !w_i_data_a[18] ) ) # ( !w_i_data_b[18] & ( w_i_data_a[18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_data_a[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_data_b[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][18]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][18] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][18] .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \SUM_UNIR|KSA_UNIT|p[0][18] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N17
dffeas \o_sum[18]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][18]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[18]~reg0 .is_wysiwyg = "true";
defparam \o_sum[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \i_data_a[19]~input (
	.i(i_data_a[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[19]~input_o ));
// synopsys translate_off
defparam \i_data_a[19]~input .bus_hold = "false";
defparam \i_data_a[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y1_N32
dffeas \w_i_data_a[19] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[19]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[19]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[19] .is_wysiwyg = "true";
defparam \w_i_data_a[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \i_data_b[19]~input (
	.i(i_data_b[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[19]~input_o ));
// synopsys translate_off
defparam \i_data_b[19]~input .bus_hold = "false";
defparam \i_data_b[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N24
cyclonev_lcell_comb \w_i_data_b[19]~feeder (
// Equation(s):
// \w_i_data_b[19]~feeder_combout  = ( \i_data_b[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_b[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_b[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_b[19]~feeder .extended_lut = "off";
defparam \w_i_data_b[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_b[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N25
dffeas \w_i_data_b[19] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_b[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[19]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[19] .is_wysiwyg = "true";
defparam \w_i_data_b[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N33
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][19] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][19]~combout  = ( w_i_data_b[19] & ( !w_i_data_a[19] ) ) # ( !w_i_data_b[19] & ( w_i_data_a[19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_data_a[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_data_b[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][19]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][19] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][19] .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \SUM_UNIR|KSA_UNIT|p[0][19] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N34
dffeas \o_sum[19]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][19]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[19]~reg0 .is_wysiwyg = "true";
defparam \o_sum[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \i_data_a[20]~input (
	.i(i_data_a[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[20]~input_o ));
// synopsys translate_off
defparam \i_data_a[20]~input .bus_hold = "false";
defparam \i_data_a[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y1_N37
dffeas \w_i_data_a[20] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[20]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[20]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[20] .is_wysiwyg = "true";
defparam \w_i_data_a[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \i_data_b[20]~input (
	.i(i_data_b[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[20]~input_o ));
// synopsys translate_off
defparam \i_data_b[20]~input .bus_hold = "false";
defparam \i_data_b[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y1_N28
dffeas \w_i_data_b[20] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[20]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[20]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[20] .is_wysiwyg = "true";
defparam \w_i_data_b[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N39
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][20] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][20]~combout  = ( !w_i_data_a[20] & ( w_i_data_b[20] ) ) # ( w_i_data_a[20] & ( !w_i_data_b[20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[20]),
	.dataf(!w_i_data_b[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][20]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][20] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][20] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][20] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N40
dffeas \o_sum[20]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][20]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[20]~reg0 .is_wysiwyg = "true";
defparam \o_sum[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \i_data_a[21]~input (
	.i(i_data_a[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[21]~input_o ));
// synopsys translate_off
defparam \i_data_a[21]~input .bus_hold = "false";
defparam \i_data_a[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y1_N40
dffeas \w_i_data_a[21] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[21]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[21]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[21] .is_wysiwyg = "true";
defparam \w_i_data_a[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \i_data_b[21]~input (
	.i(i_data_b[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[21]~input_o ));
// synopsys translate_off
defparam \i_data_b[21]~input .bus_hold = "false";
defparam \i_data_b[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N0
cyclonev_lcell_comb \w_i_data_b[21]~feeder (
// Equation(s):
// \w_i_data_b[21]~feeder_combout  = ( \i_data_b[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_b[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_b[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_b[21]~feeder .extended_lut = "off";
defparam \w_i_data_b[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_b[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N1
dffeas \w_i_data_b[21] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_b[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[21]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[21] .is_wysiwyg = "true";
defparam \w_i_data_b[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N36
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][21] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][21]~combout  = ( !w_i_data_a[21] & ( w_i_data_b[21] ) ) # ( w_i_data_a[21] & ( !w_i_data_b[21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[21]),
	.dataf(!w_i_data_b[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][21]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][21] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][21] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][21] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N37
dffeas \o_sum[21]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][21]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[21]~reg0 .is_wysiwyg = "true";
defparam \o_sum[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \i_data_a[22]~input (
	.i(i_data_a[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[22]~input_o ));
// synopsys translate_off
defparam \i_data_a[22]~input .bus_hold = "false";
defparam \i_data_a[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N6
cyclonev_lcell_comb \w_i_data_a[22]~feeder (
// Equation(s):
// \w_i_data_a[22]~feeder_combout  = ( \i_data_a[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_a[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_a[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_a[22]~feeder .extended_lut = "off";
defparam \w_i_data_a[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_a[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N7
dffeas \w_i_data_a[22] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_a[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[22]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[22] .is_wysiwyg = "true";
defparam \w_i_data_a[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \i_data_b[22]~input (
	.i(i_data_b[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[22]~input_o ));
// synopsys translate_off
defparam \i_data_b[22]~input .bus_hold = "false";
defparam \i_data_b[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y1_N59
dffeas \w_i_data_b[22] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[22]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[22]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[22] .is_wysiwyg = "true";
defparam \w_i_data_b[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N54
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][22] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][22]~combout  = ( !w_i_data_a[22] & ( w_i_data_b[22] ) ) # ( w_i_data_a[22] & ( !w_i_data_b[22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[22]),
	.dataf(!w_i_data_b[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][22]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][22] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][22] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][22] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N56
dffeas \o_sum[22]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][22]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[22]~reg0 .is_wysiwyg = "true";
defparam \o_sum[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \i_data_b[23]~input (
	.i(i_data_b[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[23]~input_o ));
// synopsys translate_off
defparam \i_data_b[23]~input .bus_hold = "false";
defparam \i_data_b[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y1_N52
dffeas \w_i_data_b[23] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[23]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[23]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[23] .is_wysiwyg = "true";
defparam \w_i_data_b[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \i_data_a[23]~input (
	.i(i_data_a[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[23]~input_o ));
// synopsys translate_off
defparam \i_data_a[23]~input .bus_hold = "false";
defparam \i_data_a[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y1_N22
dffeas \w_i_data_a[23] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[23]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[23]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[23] .is_wysiwyg = "true";
defparam \w_i_data_a[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N18
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][23] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][23]~combout  = ( !w_i_data_b[23] & ( w_i_data_a[23] ) ) # ( w_i_data_b[23] & ( !w_i_data_a[23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_b[23]),
	.dataf(!w_i_data_a[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][23]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][23] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][23] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][23] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N19
dffeas \o_sum[23]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][23]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[23]~reg0 .is_wysiwyg = "true";
defparam \o_sum[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \i_data_b[24]~input (
	.i(i_data_b[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[24]~input_o ));
// synopsys translate_off
defparam \i_data_b[24]~input .bus_hold = "false";
defparam \i_data_b[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y1_N43
dffeas \w_i_data_b[24] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[24]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[24]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[24] .is_wysiwyg = "true";
defparam \w_i_data_b[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \i_data_a[24]~input (
	.i(i_data_a[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[24]~input_o ));
// synopsys translate_off
defparam \i_data_a[24]~input .bus_hold = "false";
defparam \i_data_a[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y1_N58
dffeas \w_i_data_a[24] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[24]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[24]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[24] .is_wysiwyg = "true";
defparam \w_i_data_a[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y1_N54
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][24] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][24]~combout  = ( !w_i_data_b[24] & ( w_i_data_a[24] ) ) # ( w_i_data_b[24] & ( !w_i_data_a[24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_b[24]),
	.dataf(!w_i_data_a[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][24]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][24] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][24] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][24] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y1_N56
dffeas \o_sum[24]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][24]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[24]~reg0 .is_wysiwyg = "true";
defparam \o_sum[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \i_data_a[25]~input (
	.i(i_data_a[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[25]~input_o ));
// synopsys translate_off
defparam \i_data_a[25]~input .bus_hold = "false";
defparam \i_data_a[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N37
dffeas \w_i_data_a[25] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[25]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[25]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[25] .is_wysiwyg = "true";
defparam \w_i_data_a[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \i_data_b[25]~input (
	.i(i_data_b[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[25]~input_o ));
// synopsys translate_off
defparam \i_data_b[25]~input .bus_hold = "false";
defparam \i_data_b[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N28
dffeas \w_i_data_b[25] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[25]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[25]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[25] .is_wysiwyg = "true";
defparam \w_i_data_b[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N39
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][25] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][25]~combout  = ( !w_i_data_a[25] & ( w_i_data_b[25] ) ) # ( w_i_data_a[25] & ( !w_i_data_b[25] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[25]),
	.dataf(!w_i_data_b[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][25]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][25] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][25] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][25] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N40
dffeas \o_sum[25]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][25]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[25]~reg0 .is_wysiwyg = "true";
defparam \o_sum[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \i_data_a[26]~input (
	.i(i_data_a[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[26]~input_o ));
// synopsys translate_off
defparam \i_data_a[26]~input .bus_hold = "false";
defparam \i_data_a[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N32
dffeas \w_i_data_a[26] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[26]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[26]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[26] .is_wysiwyg = "true";
defparam \w_i_data_a[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \i_data_b[26]~input (
	.i(i_data_b[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[26]~input_o ));
// synopsys translate_off
defparam \i_data_b[26]~input .bus_hold = "false";
defparam \i_data_b[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y1_N22
dffeas \w_i_data_b[26] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[26]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[26]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[26] .is_wysiwyg = "true";
defparam \w_i_data_b[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y1_N18
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][26] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][26]~combout  = ( w_i_data_b[26] & ( !w_i_data_a[26] ) ) # ( !w_i_data_b[26] & ( w_i_data_a[26] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!w_i_data_a[26]),
	.datae(gnd),
	.dataf(!w_i_data_b[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][26]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][26] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][26] .lut_mask = 64'h00FF00FFFF00FF00;
defparam \SUM_UNIR|KSA_UNIT|p[0][26] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y1_N19
dffeas \o_sum[26]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][26]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[26]~reg0 .is_wysiwyg = "true";
defparam \o_sum[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \i_data_a[27]~input (
	.i(i_data_a[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[27]~input_o ));
// synopsys translate_off
defparam \i_data_a[27]~input .bus_hold = "false";
defparam \i_data_a[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N59
dffeas \w_i_data_a[27] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[27]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[27]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[27] .is_wysiwyg = "true";
defparam \w_i_data_a[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \i_data_b[27]~input (
	.i(i_data_b[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[27]~input_o ));
// synopsys translate_off
defparam \i_data_b[27]~input .bus_hold = "false";
defparam \i_data_b[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N33
cyclonev_lcell_comb \w_i_data_b[27]~feeder (
// Equation(s):
// \w_i_data_b[27]~feeder_combout  = ( \i_data_b[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_b[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_b[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_b[27]~feeder .extended_lut = "off";
defparam \w_i_data_b[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_b[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N34
dffeas \w_i_data_b[27] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_b[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[27]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[27] .is_wysiwyg = "true";
defparam \w_i_data_b[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N54
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][27] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][27]~combout  = ( w_i_data_b[27] & ( !w_i_data_a[27] ) ) # ( !w_i_data_b[27] & ( w_i_data_a[27] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!w_i_data_a[27]),
	.datae(gnd),
	.dataf(!w_i_data_b[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][27]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][27] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][27] .lut_mask = 64'h00FF00FFFF00FF00;
defparam \SUM_UNIR|KSA_UNIT|p[0][27] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N56
dffeas \o_sum[27]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][27]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[27]~reg0 .is_wysiwyg = "true";
defparam \o_sum[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \i_data_a[28]~input (
	.i(i_data_a[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[28]~input_o ));
// synopsys translate_off
defparam \i_data_a[28]~input .bus_hold = "false";
defparam \i_data_a[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y1_N46
dffeas \w_i_data_a[28] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[28]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[28]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[28] .is_wysiwyg = "true";
defparam \w_i_data_a[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \i_data_b[28]~input (
	.i(i_data_b[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[28]~input_o ));
// synopsys translate_off
defparam \i_data_b[28]~input .bus_hold = "false";
defparam \i_data_b[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N12
cyclonev_lcell_comb \w_i_data_b[28]~feeder (
// Equation(s):
// \w_i_data_b[28]~feeder_combout  = ( \i_data_b[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_b[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_b[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_b[28]~feeder .extended_lut = "off";
defparam \w_i_data_b[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_b[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N13
dffeas \w_i_data_b[28] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_b[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[28]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[28] .is_wysiwyg = "true";
defparam \w_i_data_b[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N42
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][28] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][28]~combout  = ( !w_i_data_a[28] & ( w_i_data_b[28] ) ) # ( w_i_data_a[28] & ( !w_i_data_b[28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[28]),
	.dataf(!w_i_data_b[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][28]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][28] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][28] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][28] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N44
dffeas \o_sum[28]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][28]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[28]~reg0 .is_wysiwyg = "true";
defparam \o_sum[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \i_data_a[29]~input (
	.i(i_data_a[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[29]~input_o ));
// synopsys translate_off
defparam \i_data_a[29]~input .bus_hold = "false";
defparam \i_data_a[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y1_N7
dffeas \w_i_data_a[29] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[29]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[29]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[29] .is_wysiwyg = "true";
defparam \w_i_data_a[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \i_data_b[29]~input (
	.i(i_data_b[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[29]~input_o ));
// synopsys translate_off
defparam \i_data_b[29]~input .bus_hold = "false";
defparam \i_data_b[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N21
cyclonev_lcell_comb \w_i_data_b[29]~feeder (
// Equation(s):
// \w_i_data_b[29]~feeder_combout  = ( \i_data_b[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_b[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_b[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_b[29]~feeder .extended_lut = "off";
defparam \w_i_data_b[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_b[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N22
dffeas \w_i_data_b[29] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_b[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[29]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[29] .is_wysiwyg = "true";
defparam \w_i_data_b[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y1_N33
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][29] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][29]~combout  = ( !w_i_data_a[29] & ( w_i_data_b[29] ) ) # ( w_i_data_a[29] & ( !w_i_data_b[29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[29]),
	.dataf(!w_i_data_b[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][29]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][29] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][29] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][29] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y1_N34
dffeas \o_sum[29]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][29]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[29]~reg0 .is_wysiwyg = "true";
defparam \o_sum[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \i_data_a[30]~input (
	.i(i_data_a[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[30]~input_o ));
// synopsys translate_off
defparam \i_data_a[30]~input .bus_hold = "false";
defparam \i_data_a[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N51
cyclonev_lcell_comb \w_i_data_a[30]~feeder (
// Equation(s):
// \w_i_data_a[30]~feeder_combout  = ( \i_data_a[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_a[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_a[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_a[30]~feeder .extended_lut = "off";
defparam \w_i_data_a[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_a[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N52
dffeas \w_i_data_a[30] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_a[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[30]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[30] .is_wysiwyg = "true";
defparam \w_i_data_a[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \i_data_b[30]~input (
	.i(i_data_b[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[30]~input_o ));
// synopsys translate_off
defparam \i_data_b[30]~input .bus_hold = "false";
defparam \i_data_b[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y1_N25
dffeas \w_i_data_b[30] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_b[30]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[30]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[30] .is_wysiwyg = "true";
defparam \w_i_data_b[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y1_N27
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][30] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][30]~combout  = ( !w_i_data_a[30] & ( w_i_data_b[30] ) ) # ( w_i_data_a[30] & ( !w_i_data_b[30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[30]),
	.dataf(!w_i_data_b[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][30]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][30] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][30] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][30] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y1_N29
dffeas \o_sum[30]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][30]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[30]~reg0 .is_wysiwyg = "true";
defparam \o_sum[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \i_data_a[31]~input (
	.i(i_data_a[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_a[31]~input_o ));
// synopsys translate_off
defparam \i_data_a[31]~input .bus_hold = "false";
defparam \i_data_a[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N37
dffeas \w_i_data_a[31] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_data_a[31]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_a[31]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_a[31] .is_wysiwyg = "true";
defparam \w_i_data_a[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \i_data_b[31]~input (
	.i(i_data_b[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_data_b[31]~input_o ));
// synopsys translate_off
defparam \i_data_b[31]~input .bus_hold = "false";
defparam \i_data_b[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N21
cyclonev_lcell_comb \w_i_data_b[31]~feeder (
// Equation(s):
// \w_i_data_b[31]~feeder_combout  = ( \i_data_b[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_data_b[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\w_i_data_b[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \w_i_data_b[31]~feeder .extended_lut = "off";
defparam \w_i_data_b[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \w_i_data_b[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N22
dffeas \w_i_data_b[31] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\w_i_data_b[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_data_b[31]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_data_b[31] .is_wysiwyg = "true";
defparam \w_i_data_b[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N39
cyclonev_lcell_comb \SUM_UNIR|KSA_UNIT|p[0][31] (
// Equation(s):
// \SUM_UNIR|KSA_UNIT|p[0][31]~combout  = ( !w_i_data_a[31] & ( w_i_data_b[31] ) ) # ( w_i_data_a[31] & ( !w_i_data_b[31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_data_a[31]),
	.dataf(!w_i_data_b[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SUM_UNIR|KSA_UNIT|p[0][31]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SUM_UNIR|KSA_UNIT|p[0][31] .extended_lut = "off";
defparam \SUM_UNIR|KSA_UNIT|p[0][31] .lut_mask = 64'h0000FFFFFFFF0000;
defparam \SUM_UNIR|KSA_UNIT|p[0][31] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N40
dffeas \o_sum[31]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\SUM_UNIR|KSA_UNIT|p[0][31]~combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sum[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sum[31]~reg0 .is_wysiwyg = "true";
defparam \o_sum[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y24_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
