// Seed: 253693222
module module_0 (
    output tri0  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    output tri   id_3,
    input  tri   id_4,
    input  uwire id_5,
    input  uwire id_6,
    output wire  id_7
);
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    input wire id_3,
    output tri id_4,
    input wire id_5,
    input tri id_6,
    input tri0 id_7,
    input wor id_8,
    input wor id_9,
    output supply0 id_10,
    output supply0 id_11,
    input supply1 id_12,
    output supply1 id_13,
    output logic id_14,
    output wire id_15,
    output tri0 id_16
);
  always @(posedge -1) begin : LABEL_0
    id_14 = -1 - 1'b0;
  end
  module_0 modCall_1 (
      id_4,
      id_5,
      id_3,
      id_16,
      id_1,
      id_5,
      id_8,
      id_11
  );
endmodule
