#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Jan 19 19:28:48 2026
# Process ID         : 34892
# Current directory  : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1
# Command line       : vivado.exe -log fec_gth_loopback_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fec_gth_loopback_top.tcl
# Log file           : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/fec_gth_loopback_top.vds
# Journal file       : C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1\vivado.jou
# Running On         : FSO-A
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 68263 MB
# Swap memory        : 10200 MB
# Total Virtual      : 78464 MB
# Available Virtual  : 41375 MB
#-----------------------------------------------------------
Sourcing tcl script 'D:/2024_2/Vivado/2024.2/scripts/Vivado_init.tcl'
source fec_gth_loopback_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fec_gth_loopback_top -part xczu15eg-ffvb1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu15eg'
INFO: [Device 21-403] Loading part xczu15eg-ffvb1156-2-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9500
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1806.758 ; gain = 190.742
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'o_bit_locked', assumed default net type 'wire' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:110]
WARNING: [Synth 8-11065] parameter 'VERIFY_CNT_MAX' becomes localparam in 'fec_rx' with formal parameter declaration list [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:40]
WARNING: [Synth 8-11065] parameter 'ERR_TH' becomes localparam in 'fec_rx' with formal parameter declaration list [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:41]
WARNING: [Synth 8-11065] parameter 'LOCK_LOSS_TIMEOUT' becomes localparam in 'fec_rx' with formal parameter declaration list [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:42]
WARNING: [Synth 8-11065] parameter 'FRAME_TIMEOUT_MAX' becomes localparam in 'fec_rx' with formal parameter declaration list [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:43]
INFO: [Synth 8-6157] synthesizing module 'fec_gth_loopback_top' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_gth_loopback_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_sys' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/clk_wiz_sys_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_sys' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/clk_wiz_sys_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vio_2' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/vio_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_2' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/vio_2_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 'probe_out0' does not match port width (3) of module 'vio_2' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_gth_loopback_top.v:92]
WARNING: [Synth 8-689] width (3) of port connection 'probe_out2' does not match port width (32) of module 'vio_2' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_gth_loopback_top.v:94]
WARNING: [Synth 8-7071] port 'probe_out4' of module 'vio_2' is unconnected for instance 'u_vio_ctrl' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_gth_loopback_top.v:90]
WARNING: [Synth 8-7023] instance 'u_vio_ctrl' of module 'vio_2' has 7 connections declared, but only 6 given [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_gth_loopback_top.v:90]
INFO: [Synth 8-6157] synthesizing module 'gth_raw_top' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/gth_raw_top.v:4]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [D:/2024_2/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76017]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (0#1) [D:/2024_2/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76017]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [D:/2024_2/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2853]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [D:/2024_2/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2853]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/gtwizard_ultrascale_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/gtwizard_ultrascale_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gth_raw_top' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/gth_raw_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_prbs_any' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v:136]
	Parameter CHK_MODE bound to: 0 - type: integer 
	Parameter INV_PATTERN bound to: 0 - type: integer 
	Parameter POLY_LENGHT bound to: 7 - type: integer 
	Parameter POLY_TAP bound to: 6 - type: integer 
	Parameter NBITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_prbs_any' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v:136]
INFO: [Synth 8-6157] synthesizing module 'fec_tx' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_tx.v:3]
	Parameter W bound to: 32 - type: integer 
	Parameter PAYLOAD_WORDS bound to: 16 - type: integer 
	Parameter RS_K bound to: 229 - type: integer 
	Parameter RS_N bound to: 255 - type: integer 
	Parameter INTLV_D bound to: 64 - type: integer 
	Parameter INTLV_N bound to: 255 - type: integer 
	Parameter FRAMES_PER_BLOCK bound to: 255 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rs_encode_frontend' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_encode_frontend.v:5]
INFO: [Synth 8-6157] synthesizing module 'fifo_0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/fifo_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_0' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/fifo_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rs_encoder_0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/rs_encoder_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rs_encoder_0' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/rs_encoder_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rs_encode_frontend' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_encode_frontend.v:5]
INFO: [Synth 8-6157] synthesizing module 'rs_interleaver_xpm' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:4]
	Parameter D bound to: 64 - type: integer 
	Parameter N bound to: 255 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_tdpram' [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:9050]
	Parameter MEMORY_SIZE bound to: 8388608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 20 - type: integer 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 20 - type: integer 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1195]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_tdpram' (0#1) [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:9050]
WARNING: [Synth 8-7071] port 'sbiterra' of module 'xpm_memory_tdpram' is unconnected for instance 'u_mem_bank0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:203]
WARNING: [Synth 8-7071] port 'dbiterra' of module 'xpm_memory_tdpram' is unconnected for instance 'u_mem_bank0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:203]
WARNING: [Synth 8-7071] port 'injectsbiterrb' of module 'xpm_memory_tdpram' is unconnected for instance 'u_mem_bank0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:203]
WARNING: [Synth 8-7071] port 'injectdbiterrb' of module 'xpm_memory_tdpram' is unconnected for instance 'u_mem_bank0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:203]
WARNING: [Synth 8-7071] port 'sbiterrb' of module 'xpm_memory_tdpram' is unconnected for instance 'u_mem_bank0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:203]
WARNING: [Synth 8-7071] port 'dbiterrb' of module 'xpm_memory_tdpram' is unconnected for instance 'u_mem_bank0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:203]
WARNING: [Synth 8-7023] instance 'u_mem_bank0' of module 'xpm_memory_tdpram' has 25 connections declared, but only 19 given [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:203]
WARNING: [Synth 8-7071] port 'sbiterra' of module 'xpm_memory_tdpram' is unconnected for instance 'u_mem_bank1' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:246]
WARNING: [Synth 8-7071] port 'dbiterra' of module 'xpm_memory_tdpram' is unconnected for instance 'u_mem_bank1' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:246]
WARNING: [Synth 8-7071] port 'injectsbiterrb' of module 'xpm_memory_tdpram' is unconnected for instance 'u_mem_bank1' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:246]
WARNING: [Synth 8-7071] port 'injectdbiterrb' of module 'xpm_memory_tdpram' is unconnected for instance 'u_mem_bank1' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:246]
WARNING: [Synth 8-7071] port 'sbiterrb' of module 'xpm_memory_tdpram' is unconnected for instance 'u_mem_bank1' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:246]
WARNING: [Synth 8-7071] port 'dbiterrb' of module 'xpm_memory_tdpram' is unconnected for instance 'u_mem_bank1' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:246]
WARNING: [Synth 8-7023] instance 'u_mem_bank1' of module 'xpm_memory_tdpram' has 25 connections declared, but only 19 given [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:246]
INFO: [Synth 8-6157] synthesizing module 'fifo_8b_flag_sync' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fifo_8b_flag_sync.v:3]
	Parameter DEPTH bound to: 512 - type: integer 
	Parameter GUARD bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_8b_flag_sync' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fifo_8b_flag_sync.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rs_interleaver_xpm' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_interleaver_xpm.v:4]
INFO: [Synth 8-6157] synthesizing module 'gearbox_8to32_bs' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/gearbox_8to32_bs.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gearbox_8to32_bs' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/gearbox_8to32_bs.v:1]
INFO: [Synth 8-6157] synthesizing module 'fso_framer' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fso_framer.v:3]
	Parameter W bound to: 32 - type: integer 
	Parameter PAYLOAD_WORDS bound to: 16 - type: integer 
	Parameter FRAMES_PER_BLOCK bound to: 255 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scrambler' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sim_1/new/AdditiveScrambler.v:15]
INFO: [Synth 8-6155] done synthesizing module 'scrambler' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sim_1/new/AdditiveScrambler.v:15]
INFO: [Synth 8-6157] synthesizing module 'crc32' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/crc32.v:15]
INFO: [Synth 8-6155] done synthesizing module 'crc32' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/crc32.v:15]
INFO: [Synth 8-6155] done synthesizing module 'fso_framer' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fso_framer.v:3]
INFO: [Synth 8-6157] synthesizing module 'async_fifo_32w_32r' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/async_fifo_32w_32r_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo_32w_32r' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/async_fifo_32w_32r_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fec_tx' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_tx.v:3]
INFO: [Synth 8-6157] synthesizing module 'fec_rx' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:4]
	Parameter W bound to: 32 - type: integer 
	Parameter PAYLOAD_WORDS bound to: 16 - type: integer 
	Parameter RS_N bound to: 255 - type: integer 
	Parameter INTLV_D bound to: 64 - type: integer 
	Parameter INTLV_N bound to: 255 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vio_frame_cfg' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/vio_frame_cfg_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_frame_cfg' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/vio_frame_cfg_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bit_aligner_ind' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/bit_aligner_ind.v:3]
	Parameter W bound to: 32 - type: integer 
	Parameter IDLE_WORD bound to: 117901063 - type: integer 
	Parameter LOCK_LOSS_TIMEOUT bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bit_aligner_ind' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/bit_aligner_ind.v:3]
WARNING: [Synth 8-7071] port 'rd_data_count' of module 'async_fifo_32w_32r' is unconnected for instance 'u_rx_fifo' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:137]
WARNING: [Synth 8-7071] port 'wr_data_count' of module 'async_fifo_32w_32r' is unconnected for instance 'u_rx_fifo' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:137]
WARNING: [Synth 8-7023] instance 'u_rx_fifo' of module 'async_fifo_32w_32r' has 13 connections declared, but only 11 given [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:137]
INFO: [Synth 8-6157] synthesizing module 'fso_deframer' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fso_deframer.v:4]
	Parameter W bound to: 32 - type: integer 
	Parameter PAYLOAD_WORDS bound to: 16 - type: integer 
	Parameter FRAME_TIMEOUT_MAX bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fso_deframer' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fso_deframer.v:4]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo_sync' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/axis_fifo_sync.v:3]
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 33 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 1014 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0000 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 33 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'u_xpm_fifo_sync' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/axis_fifo_sync.v:47]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'u_xpm_fifo_sync' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/axis_fifo_sync.v:47]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'u_xpm_fifo_sync' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/axis_fifo_sync.v:47]
WARNING: [Synth 8-7023] instance 'u_xpm_fifo_sync' of module 'xpm_fifo_sync' has 25 connections declared, but only 22 given [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/axis_fifo_sync.v:47]
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo_sync' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/axis_fifo_sync.v:3]
INFO: [Synth 8-6157] synthesizing module 'gearbox_32to8' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/gearbox_32to8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gearbox_32to8' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/gearbox_32to8.v:1]
INFO: [Synth 8-6157] synthesizing module 'rs_deinterleaver_xpm' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sim_1/new/rs_Deinterleaver_xpm.v:4]
	Parameter D bound to: 64 - type: integer 
	Parameter N bound to: 255 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
	Parameter MEMORY_SIZE bound to: 8388608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 8 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 20 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 20 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1195]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'fifo_8b_flag_sync__parameterized0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fifo_8b_flag_sync.v:3]
	Parameter DEPTH bound to: 128 - type: integer 
	Parameter GUARD bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_8b_flag_sync__parameterized0' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fifo_8b_flag_sync.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rs_deinterleaver_xpm' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sim_1/new/rs_Deinterleaver_xpm.v:4]
INFO: [Synth 8-6157] synthesizing module 'rs_decode_backend' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_decode_backend.v:3]
INFO: [Synth 8-6157] synthesizing module 'rs_backend_fifo' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_decode_backend.v:414]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rs_backend_fifo' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_decode_backend.v:414]
INFO: [Synth 8-6157] synthesizing module 'rs_decoder_0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/rs_decoder_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rs_decoder_0' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/rs_decoder_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rs_backend_fifo__parameterized0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_decode_backend.v:414]
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rs_backend_fifo__parameterized0' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_decode_backend.v:414]
INFO: [Synth 8-6155] done synthesizing module 'rs_decode_backend' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_decode_backend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fec_rx' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:4]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_gth_loopback_top.v:449]
INFO: [Synth 8-6157] synthesizing module 'ila_fec_rx' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/ila_fec_rx_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_fec_rx' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/ila_fec_rx_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_0_prbs_any__parameterized0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v:136]
	Parameter CHK_MODE bound to: 1 - type: integer 
	Parameter INV_PATTERN bound to: 0 - type: integer 
	Parameter POLY_LENGHT bound to: 7 - type: integer 
	Parameter POLY_TAP bound to: 6 - type: integer 
	Parameter NBITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_0_prbs_any__parameterized0' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v:136]
INFO: [Synth 8-6157] synthesizing module 'div_gen_0' [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_0' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/.Xil/Vivado-34892-FSO-A/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fec_gth_loopback_top' (0#1) [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_gth_loopback_top.v:4]
WARNING: [Synth 8-6014] Unused sequential element bs_misaligned_err_reg was removed.  [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/gearbox_8to32_bs.v:39]
WARNING: [Synth 8-6014] Unused sequential element first_bs_reg was removed.  [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fso_framer.v:163]
WARNING: [Synth 8-6014] Unused sequential element core_rst_d0_reg was removed.  [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_tx.v:33]
WARNING: [Synth 8-6014] Unused sequential element core_rst_d1_reg was removed.  [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_tx.v:34]
WARNING: [Synth 8-6014] Unused sequential element line_rst_d0_reg was removed.  [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_tx.v:45]
WARNING: [Synth 8-6014] Unused sequential element line_rst_d1_reg was removed.  [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_tx.v:46]
WARNING: [Synth 8-6014] Unused sequential element burst_underflow_err_reg was removed.  [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_tx.v:220]
WARNING: [Synth 8-6014] Unused sequential element match_cnt_reg was removed.  [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/bit_aligner_ind.v:157]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element in_words_reg was removed.  [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/gearbox_32to8.v:106]
WARNING: [Synth 8-6014] Unused sequential element out_bytes_reg was removed.  [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/gearbox_32to8.v:107]
WARNING: [Synth 8-7137] Register mem_reg in module rs_backend_fifo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-7137] Register mem_reg in module rs_backend_fifo__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element err_len_short_reg was removed.  [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_decode_backend.v:128]
WARNING: [Synth 8-6014] Unused sequential element err_len_long_reg was removed.  [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/rs_decode_backend.v:129]
WARNING: [Synth 8-7137] Register inbuf0_mem_reg in module rs_decode_backend has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register inbuf1_mem_reg in module rs_decode_backend has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'inbuf0_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "inbuf0_mem_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'inbuf1_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "inbuf1_mem_reg" dissolved into registers
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_vio_frame_cfg'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_bit_aligner_ind'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fso_deframer'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:214]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rx_fifo'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:137]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_df_axis_fifo'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:265]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_gb_32to8'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:288]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_deinterleaver'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:315]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_rs_decode_backend'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_rx.v:357]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fec_rx'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_gth_loopback_top.v:425]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_vio_ctrl'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_gth_loopback_top.v:90]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_fec_tx'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_gth_loopback_top.v:367]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ber_calc'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_gth_loopback_top.v:652]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_prbs_chk_rx'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_gth_loopback_top.v:504]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_fec_rx'. This will prevent further optimization [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_gth_loopback_top.v:449]
WARNING: [Synth 8-6014] Unused sequential element blk_byte_idx_reg was removed.  [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/sources_1/new/fec_gth_loopback_top.v:320]
WARNING: [Synth 8-3917] design fec_gth_loopback_top has port tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design fec_gth_loopback_top has port tx_disable[0] driven by constant 0
WARNING: [Synth 8-7129] Port output_clk in module rs_decode_backend is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_frame_timeout_max[15] in module fso_deframer is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_frame_timeout_max[14] in module fso_deframer is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_frame_timeout_max[13] in module fso_deframer is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_frame_timeout_max[12] in module fso_deframer is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_frame_timeout_max[11] in module fso_deframer is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_frame_timeout_max[10] in module fso_deframer is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_frame_timeout_max[9] in module fso_deframer is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_frame_timeout_max[8] in module fso_deframer is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_frame_timeout_max[7] in module fso_deframer is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lock_loss_to[15] in module bit_aligner_ind is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lock_loss_to[14] in module bit_aligner_ind is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lock_loss_to[13] in module bit_aligner_ind is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2368.938 ; gain = 752.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2368.938 ; gain = 752.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2368.938 ; gain = 752.922
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.524 . Memory (MB): peak = 2368.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/rs_decoder_0/rs_decoder_0/rs_decoder_0_in_context.xdc] for cell 'u_fec_rx/u_rs_decode_backend/Decoder_U0'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/rs_decoder_0/rs_decoder_0/rs_decoder_0_in_context.xdc] for cell 'u_fec_rx/u_rs_decode_backend/Decoder_U0'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/rs_decoder_0/rs_decoder_0/rs_decoder_0_in_context.xdc] for cell 'u_fec_rx/u_rs_decode_backend/Decoder_U1'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/rs_decoder_0/rs_decoder_0/rs_decoder_0_in_context.xdc] for cell 'u_fec_rx/u_rs_decode_backend/Decoder_U1'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r/async_fifo_32w_32r_in_context.xdc] for cell 'u_fec_tx/u_tx_fifo'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r/async_fifo_32w_32r_in_context.xdc] for cell 'u_fec_tx/u_tx_fifo'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r/async_fifo_32w_32r_in_context.xdc] for cell 'u_fec_rx/u_rx_fifo'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/async_fifo_32w_32r/async_fifo_32w_32r/async_fifo_32w_32r_in_context.xdc] for cell 'u_fec_rx/u_rx_fifo'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/rs_encoder_0/rs_encoder_0/rs_encoder_0_in_context.xdc] for cell 'u_fec_tx/u_rs_encode_frontend/Encoder'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/rs_encoder_0/rs_encoder_0/rs_encoder_0_in_context.xdc] for cell 'u_fec_tx/u_rs_encode_frontend/Encoder'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/vio_2/vio_2/vio_2_in_context.xdc] for cell 'u_vio_ctrl'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/vio_2/vio_2/vio_2_in_context.xdc] for cell 'u_vio_ctrl'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc] for cell 'u_gth_raw/u_gth'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc] for cell 'u_gth_raw/u_gth'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/fifo_0/fifo_0/fifo_0_in_context.xdc] for cell 'u_fec_tx/u_rs_encode_frontend/fifo0_inst2'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/fifo_0/fifo_0/fifo_0_in_context.xdc] for cell 'u_fec_tx/u_rs_encode_frontend/fifo0_inst2'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys/clk_wiz_sys_in_context.xdc] for cell 'u_clk_wiz'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys/clk_wiz_sys_in_context.xdc] for cell 'u_clk_wiz'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'u_ber_calc'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'u_ber_calc'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/vio_frame_cfg/vio_frame_cfg/vio_frame_cfg_in_context.xdc] for cell 'u_fec_rx/u_vio_frame_cfg'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/vio_frame_cfg/vio_frame_cfg/vio_frame_cfg_in_context.xdc] for cell 'u_fec_rx/u_vio_frame_cfg'
Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/ila_fec_rx/ila_fec_rx/ila_fec_rx_in_context.xdc] for cell 'ila_fec_rx'
Finished Parsing XDC File [c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/ila_fec_rx/ila_fec_rx/ila_fec_rx_in_context.xdc] for cell 'ila_fec_rx'
Parsing XDC File [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/constrs_1/new/system_cons.xdc]
Finished Parsing XDC File [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/constrs_1/new/system_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.srcs/constrs_1/new/system_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fec_gth_loopback_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fec_gth_loopback_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fec_gth_loopback_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fec_gth_loopback_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fec_gth_loopback_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fec_gth_loopback_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/2024_2/Vivado/2024.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fec_gth_loopback_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fec_gth_loopback_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2450.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.219 . Memory (MB): peak = 2450.492 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'u_ber_calc' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u_fec_rx/u_rx_fifo' at clock pin 'wr_clk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'u_fec_tx/u_rs_encode_frontend/fifo0_inst2' at clock pin 'rd_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '64.000' specified during out-of-context synthesis of instance 'u_gth_raw/u_gth' at clock pin 'rxusrclk2_in[0]' is different from the actual clock period '4.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 2463.531 ; gain = 847.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu15eg-ffvb1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 2463.531 ; gain = 847.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gthrxn_in. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxn_in. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for gthrxp_in. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthrxp_in. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxn_out. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxn_out. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for gthtxp_out. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gthtxp_out. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/gtwizard_ultrascale_0/gtwizard_ultrascale_0/gtwizard_ultrascale_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys/clk_wiz_sys_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_n. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys/clk_wiz_sys_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys/clk_wiz_sys_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_p. (constraint file  c:/Users/PC/Desktop/fps/EnDec/project_1/project_1.gen/sources_1/ip/clk_wiz_sys/clk_wiz_sys/clk_wiz_sys_in_context.xdc, line 8).
Applied set_property KEEP_HIERARCHY = SOFT for u_fec_rx/u_rs_decode_backend/Decoder_U0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fec_rx/u_rs_decode_backend/Decoder_U1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fec_rx/u_rx_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fec_tx/u_tx_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fec_tx/u_rs_encode_frontend/Encoder. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_vio_ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_gth_raw/u_gth. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fec_tx/u_rs_encode_frontend/fifo0_inst2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_ber_calc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fec_rx/u_vio_frame_cfg. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_fec_rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_gth_raw/u_rst_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fec_rx/u_df_axis_fifo/u_xpm_fifo_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fec_rx/u_deinterleaver/u_mem0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fec_rx/u_deinterleaver/u_mem1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fec_tx/u_interleaver/u_mem_bank0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_fec_tx/u_interleaver/u_mem_bank1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 2463.531 ; gain = 847.516
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fso_framer'
INFO: [Synth 8-802] inferred FSM for state register 'lstate_reg' in module 'fec_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bit_aligner_ind'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fso_deframer'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-3971] The signal "xpm_memory_base:/gen_wr_b.gen_word_narrow.mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            S_WAIT_FIRST |                           000001 |                              000
           S_PREAMBLE_HI |                           100000 |                              001
           S_PREAMBLE_LO |                           010000 |                              010
                S_HEADER |                           001000 |                              011
               S_PAYLOAD |                           000100 |                              100
                   S_CRC |                           000010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fso_framer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  L_IDLE |                                0 |                               00
                 L_BURST |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lstate_reg' using encoding 'sequential' in module 'fec_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              001 |                               00
       S_CHECK_ALIGNMENT |                              010 |                               01
              S_SLIP_BIT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'bit_aligner_ind'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S_WAIT_LINK |                              000 |                              000
      S_SEARCH_PREAMBLE1 |                              010 |                              001
      S_SEARCH_PREAMBLE2 |                              101 |                              010
           S_RECV_HEADER |                              100 |                              011
          S_RECV_PAYLOAD |                              011 |                              100
              S_RECV_CRC |                              001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fso_deframer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2463.531 ; gain = 847.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   9 Input   64 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 9     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   4 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 6     
	   4 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 17    
	   4 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 6     
	  32 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 157   
	   3 Input      1 Bit         XORs := 42    
	   5 Input      1 Bit         XORs := 26    
	   4 Input      1 Bit         XORs := 34    
	   6 Input      1 Bit         XORs := 10    
	  12 Input      1 Bit         XORs := 12    
	  16 Input      1 Bit         XORs := 8     
	  15 Input      1 Bit         XORs := 10    
	  28 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 8     
	  14 Input      1 Bit         XORs := 6     
	  20 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 4     
	  13 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 4     
	  21 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 4     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 13    
	               20 Bit    Registers := 3     
	               16 Bit    Registers := 17    
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 2690  
	                8 Bit    Registers := 538   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 169   
+---RAMs : 
	            8192K Bit	(1048576 X 8 bit)          RAMs := 4     
	              33K Bit	(1024 X 33 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 7     
	   2 Input   32 Bit        Muxes := 18    
	   4 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 14    
	   6 Input   16 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 18    
	   2 Input    8 Bit        Muxes := 20    
	   3 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   3 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 15    
	   4 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 39    
	   4 Input    2 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 217   
	   6 Input    1 Bit        Muxes := 31    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3528 (col length:168)
BRAMs: 1488 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design fec_gth_loopback_top has port tx_disable[1] driven by constant 0
WARNING: [Synth 8-3917] design fec_gth_loopback_top has port tx_disable[0] driven by constant 0
WARNING: [Synth 8-7129] Port output_clk in module rs_decode_backend is either unconnected or has no load
RAM ("u_fec_rx/i_0/u_df_axis_fifo/u_xpm_fifo_sync/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7124] RAM ("u_fec_rx/i_0/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7124] RAM ("u_fec_rx/i_0/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
WARNING: [Synth 8-6014] Unused sequential element gen_wr_b.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_b.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (gen_wr_a.gen_word_narrow.mem_reg_mux_sel_a_pos_4) is unused and will be removed from module xpm_memory_base__1.
WARNING: [Synth 8-3332] Sequential element (gen_wr_a.gen_word_narrow.mem_reg_mux_sel_a_pos_3) is unused and will be removed from module xpm_memory_base__1.
WARNING: [Synth 8-3332] Sequential element (gen_wr_a.gen_word_narrow.mem_reg_mux_sel_a_pos_2) is unused and will be removed from module xpm_memory_base__1.
WARNING: [Synth 8-3332] Sequential element (gen_wr_a.gen_word_narrow.mem_reg_mux_sel_a_pos_1) is unused and will be removed from module xpm_memory_base__1.
WARNING: [Synth 8-3332] Sequential element (gen_wr_a.gen_word_narrow.mem_reg_mux_sel_a_pos_0) is unused and will be removed from module xpm_memory_base__1.
WARNING: [Synth 8-3332] Sequential element (gen_wr_a.gen_word_narrow.mem_reg_mux_sel_b_pos_0) is unused and will be removed from module xpm_memory_base__1.
WARNING: [Synth 8-3332] Sequential element (gen_wr_a.gen_word_narrow.mem_reg_mux_sel_a_pos_4) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_wr_a.gen_word_narrow.mem_reg_mux_sel_a_pos_3) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_wr_a.gen_word_narrow.mem_reg_mux_sel_a_pos_2) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_wr_a.gen_word_narrow.mem_reg_mux_sel_a_pos_1) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_wr_a.gen_word_narrow.mem_reg_mux_sel_a_pos_0) is unused and will be removed from module xpm_memory_base.
WARNING: [Synth 8-3332] Sequential element (gen_wr_a.gen_word_narrow.mem_reg_mux_sel_b_pos_0) is unused and will be removed from module xpm_memory_base.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 2729.918 ; gain = 1113.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------------+
|Module Name                                                                                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                                 | 
+-------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------------+
|u_fec_rx/i_0/u_df_axis_fifo/u_xpm_fifo_sync/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 33(READ_FIRST)   | W |   | 1 K x 33(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1                                                               | 
|u_fec_rx/i_0/u_deinterleaver/u_mem0/xpm_memory_base_inst                                         | gen_wr_a.gen_word_narrow.mem_reg | 1024 K x 8(READ_FIRST) | W |   | 1024 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 256    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|u_fec_rx/i_0/u_deinterleaver/u_mem1/xpm_memory_base_inst                                         | gen_wr_a.gen_word_narrow.mem_reg | 1024 K x 8(READ_FIRST) | W |   | 1024 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 256    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|i_0/u_fec_tx/\u_interleaver/u_mem_bank0 /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | 1024 K x 8(NO_CHANGE)  | W | R | 1024 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 256    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|i_0/u_fec_tx/\u_interleaver/u_mem_bank1 /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | 1024 K x 8(NO_CHANGE)  | W | R | 1024 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 256    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
+-------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 2980.117 ; gain = 1364.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 3184.852 ; gain = 1568.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------------+
|Module Name                                                                                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                                 | 
+-------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------------+
|u_fec_rx/i_0/u_df_axis_fifo/u_xpm_fifo_sync/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 33(READ_FIRST)   | W |   | 1 K x 33(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 1                                                               | 
|u_fec_rx/i_0/u_deinterleaver/u_mem0/xpm_memory_base_inst                                         | gen_wr_a.gen_word_narrow.mem_reg | 1024 K x 8(READ_FIRST) | W |   | 1024 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 256    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|u_fec_rx/i_0/u_deinterleaver/u_mem1/xpm_memory_base_inst                                         | gen_wr_a.gen_word_narrow.mem_reg | 1024 K x 8(READ_FIRST) | W |   | 1024 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 256    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|i_0/u_fec_tx/\u_interleaver/u_mem_bank0 /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | 1024 K x 8(NO_CHANGE)  | W | R | 1024 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 256    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
|i_0/u_fec_tx/\u_interleaver/u_mem_bank1 /xpm_memory_base_inst                                    | gen_wr_a.gen_word_narrow.mem_reg | 1024 K x 8(NO_CHANGE)  | W | R | 1024 K x 8(WRITE_FIRST) |   | R | Port A and B     | 0      | 256    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8 | 
+-------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_79 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_87 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_95 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_103 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_111 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_119 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_127 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_135 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_143 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_151 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_159 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_167 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_175 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_183 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_191 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_199 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_207 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_215 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_223 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_231 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_239 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_247 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_255 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_55 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_63 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_71 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_79 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_87 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_95 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_103 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_111 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_119 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_127 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_135 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_143 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_151 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_159 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_167 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_175 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_183 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_191 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_199 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_207 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_215 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_223 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_231 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_239 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_247 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_rx/u_deinterleaver/u_mem1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_255 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_tx/u_interleaver/u_mem_bank0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_fec_tx/u_interleaver/u_mem_bank1/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:13 ; elapsed = 00:02:18 . Memory (MB): peak = 3184.852 ; gain = 1568.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:24 . Memory (MB): peak = 3302.977 ; gain = 1686.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:24 . Memory (MB): peak = 3302.977 ; gain = 1686.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:23 ; elapsed = 00:02:27 . Memory (MB): peak = 3302.977 ; gain = 1686.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:02:27 . Memory (MB): peak = 3302.977 ; gain = 1686.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:24 ; elapsed = 00:02:28 . Memory (MB): peak = 3302.977 ; gain = 1686.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:24 ; elapsed = 00:02:28 . Memory (MB): peak = 3302.977 ; gain = 1686.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |rs_decoder_0          |         2|
|2     |vio_frame_cfg         |         1|
|3     |async_fifo_32w_32r    |         2|
|4     |clk_wiz_sys           |         1|
|5     |vio_2                 |         1|
|6     |fifo_0                |         1|
|7     |rs_encoder_0          |         1|
|8     |ila_fec_rx            |         1|
|9     |div_gen_0             |         1|
|10    |gtwizard_ultrascale_0 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |async_fifo_32w_32r  |     2|
|3     |clk_wiz_sys         |     1|
|4     |div_gen             |     1|
|5     |fifo                |     1|
|6     |gtwizard_ultrascale |     1|
|7     |ila_fec_rx          |     1|
|8     |rs_decoder          |     1|
|9     |rs_decoder_0        |     1|
|10    |rs_encoder          |     1|
|11    |vio                 |     1|
|12    |vio_frame_cfg       |     1|
|13    |BUFG_GT             |     2|
|14    |CARRY8              |    79|
|15    |IBUFDS_GTE4         |     1|
|16    |LUT1                |   138|
|17    |LUT2                |   576|
|18    |LUT3                |   510|
|19    |LUT4                |  1290|
|20    |LUT5                |  1815|
|21    |LUT6                | 10824|
|22    |MUXF7               |  3809|
|23    |MUXF8               |  1790|
|24    |RAMB36E2            |   529|
|31    |FDCE                |  6826|
|32    |FDPE                |   118|
|33    |FDRE                | 23166|
|34    |FDSE                |    73|
|35    |IBUF                |     2|
|36    |OBUF                |     2|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:24 ; elapsed = 00:02:28 . Memory (MB): peak = 3302.977 ; gain = 1686.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:02:16 . Memory (MB): peak = 3302.977 ; gain = 1592.367
Synthesis Optimization Complete : Time (s): cpu = 00:02:24 ; elapsed = 00:02:29 . Memory (MB): peak = 3302.977 ; gain = 1686.961
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.628 . Memory (MB): peak = 3302.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5680 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3302.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

Synth Design complete | Checksum: 462b217f
INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:45 ; elapsed = 00:02:51 . Memory (MB): peak = 3302.977 ; gain = 2792.633
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 3302.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/PC/Desktop/fps/EnDec/project_1/project_1.runs/synth_1/fec_gth_loopback_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fec_gth_loopback_top_utilization_synth.rpt -pb fec_gth_loopback_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 19 19:31:49 2026...
