<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\github\TangNanoDCJ11MEM\applications\unix-v1\TangNanoDCJ11MEM_project.20240713.alpha\impl\gwsynthesis\TangNanoDCJ11MEM_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\github\TangNanoDCJ11MEM\applications\unix-v1\TangNanoDCJ11MEM_project.20240713.alpha\src\tn20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\wks\ework\FPGA\TangNano\20k\TangNanoDCJ11MEM\github\TangNanoDCJ11MEM\applications\unix-v1\TangNanoDCJ11MEM_project.20240713.alpha\src\TangNanoDCJ11MEM_project.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jul 13 21:43:06 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>12125</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>9648</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>630</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>14</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
<tr>
<td>ALE_n</td>
<td>Base</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td></td>
<td></td>
<td>ALE_n </td>
</tr>
<tr>
<td>SCTL_n</td>
<td>Base</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>166.666</td>
<td></td>
<td></td>
<td>SCTL_n </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>27.000(MHz)</td>
<td>74.708(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of ALE_n!</h4>
<h4>No timing paths to get frequency of SCTL_n!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCTL_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCTL_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>11.825</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>dpwa_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>7.110</td>
</tr>
<tr>
<td>2</td>
<td>11.886</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_1_s/ADB[7]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>7.049</td>
</tr>
<tr>
<td>3</td>
<td>11.894</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_3_s/ADB[3]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>7.041</td>
</tr>
<tr>
<td>4</td>
<td>11.916</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_1_s/ADB[4]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>7.020</td>
</tr>
<tr>
<td>5</td>
<td>11.949</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_hi_mem_hi_0_7_s/ADB[13]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.986</td>
</tr>
<tr>
<td>6</td>
<td>11.952</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_1_s/ADB[8]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.984</td>
</tr>
<tr>
<td>7</td>
<td>11.966</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_1_s/ADB[10]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.970</td>
</tr>
<tr>
<td>8</td>
<td>11.987</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_1_s/ADB[3]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.948</td>
</tr>
<tr>
<td>9</td>
<td>12.002</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_3_s/ADB[0]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.934</td>
</tr>
<tr>
<td>10</td>
<td>12.007</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_3_s/ADB[2]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.928</td>
</tr>
<tr>
<td>11</td>
<td>12.008</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_hi_mem_hi_1_7_s/ADB[0]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.928</td>
</tr>
<tr>
<td>12</td>
<td>12.009</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_3_s/ADB[4]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.927</td>
</tr>
<tr>
<td>13</td>
<td>12.012</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_1_s/ADB[2]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.923</td>
</tr>
<tr>
<td>14</td>
<td>12.015</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_7_s/ADB[3]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.920</td>
</tr>
<tr>
<td>15</td>
<td>12.021</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_7_s/ADB[4]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.915</td>
</tr>
<tr>
<td>16</td>
<td>12.023</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_3_s/ADB[9]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.913</td>
</tr>
<tr>
<td>17</td>
<td>12.024</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_3_s/ADB[10]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.912</td>
</tr>
<tr>
<td>18</td>
<td>12.036</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_hi_mem_hi_1_7_s/ADB[13]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.899</td>
</tr>
<tr>
<td>19</td>
<td>12.048</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_5_s/ADB[4]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.888</td>
</tr>
<tr>
<td>20</td>
<td>12.077</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_hi_mem_hi_0_4_s/ADB[10]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.858</td>
</tr>
<tr>
<td>21</td>
<td>12.083</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_1_s/ADB[0]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.852</td>
</tr>
<tr>
<td>22</td>
<td>12.095</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_lo_mem_lo_0_3_s/ADB[7]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.840</td>
</tr>
<tr>
<td>23</td>
<td>12.098</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_hi_mem_hi_1_5_s/ADB[0]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.837</td>
</tr>
<tr>
<td>24</td>
<td>12.099</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_hi_mem_hi_1_2_s/ADB[13]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.837</td>
</tr>
<tr>
<td>25</td>
<td>12.100</td>
<td>sdhd_inst/state_0_s0/Q</td>
<td>mem_hi_mem_hi_1_7_s/ADB[7]</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[F]</td>
<td>18.518</td>
<td>-0.452</td>
<td>6.836</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.349</td>
<td>SCTL_n0_s0/D</td>
<td>SCTL_n0_s0/D</td>
<td>SCTL_n:[F]</td>
<td>sys_clk:[F]</td>
<td>0.000</td>
<td>-2.303</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.163</td>
<td>REG_KE_SC_7_s0/Q</td>
<td>REG_KE_SC_OUT_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.160</td>
<td>IRQ_RF_s1/Q</td>
<td>VA_IRQ1_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.558</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.155</td>
<td>IRQ_RF_s1/Q</td>
<td>VA_IRQ1_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.564</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.031</td>
<td>KE_nor_ACMQ_12_s1/Q</td>
<td>REG_KE_MQ_OUT_12_s1/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.687</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.030</td>
<td>REG_RKDA_0_s0/Q</td>
<td>RK_block_address_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.689</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.023</td>
<td>IRQ_ttyi_s1/Q</td>
<td>VA_IRQ0_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.696</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.022</td>
<td>REG_KE_SC_4_s0/Q</td>
<td>REG_KE_SC_OUT_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.022</td>
<td>KE_operation_3_s0/Q</td>
<td>REG_KE_AC_OUT_3_s1/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.020</td>
<td>KE_operation_2_s0/Q</td>
<td>REG_KE_SR0_s1/CE</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.698</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.019</td>
<td>REG_RKDA_1_s0/Q</td>
<td>RK_block_address_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.019</td>
<td>REG_RF_DAR_9_s0/Q</td>
<td>RF_block_address_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.012</td>
<td>KE_operation_3_s0/Q</td>
<td>REG_KE_AC_OUT_7_s1/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.706</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.011</td>
<td>REG_KE_SC_1_s0/Q</td>
<td>REG_KE_SC_OUT_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.040</td>
<td>KE_operation_3_s0/Q</td>
<td>REG_KE_AC_OUT_2_s1/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.758</td>
</tr>
<tr>
<td>16</td>
<td>0.077</td>
<td>REG_KE_SC_6_s0/Q</td>
<td>REG_KE_SC_OUT_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.795</td>
</tr>
<tr>
<td>17</td>
<td>0.094</td>
<td>KE_operation_3_s0/Q</td>
<td>REG_KE_AC_OUT_4_s1/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.812</td>
</tr>
<tr>
<td>18</td>
<td>0.094</td>
<td>KE_operation_3_s0/Q</td>
<td>REG_KE_SC_OUT_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.812</td>
</tr>
<tr>
<td>19</td>
<td>0.103</td>
<td>REG_RF_DAE_1_s0/Q</td>
<td>RF_block_address_9_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.822</td>
</tr>
<tr>
<td>20</td>
<td>0.113</td>
<td>KE_nor_ACMQ_21_s1/Q</td>
<td>REG_KE_AC_OUT_5_s1/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.831</td>
</tr>
<tr>
<td>21</td>
<td>0.117</td>
<td>KE_nor_ACMQ_8_s1/Q</td>
<td>REG_KE_MQ_OUT_8_s1/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.835</td>
</tr>
<tr>
<td>22</td>
<td>0.129</td>
<td>REG_RF_DAR_12_s0/Q</td>
<td>RF_block_address_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.848</td>
</tr>
<tr>
<td>23</td>
<td>0.129</td>
<td>REG_RF_DAR_13_s0/Q</td>
<td>RF_block_address_5_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.848</td>
</tr>
<tr>
<td>24</td>
<td>0.131</td>
<td>REG_RF_DAE_0_s0/Q</td>
<td>RF_block_address_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.849</td>
</tr>
<tr>
<td>25</td>
<td>0.186</td>
<td>KE_nor_cnt_5_s0/Q</td>
<td>REG_KE_SC_OUT_5_s0/D</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>0.904</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>2</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>3</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>4</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_3_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>5</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>6</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_5_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>7</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_6_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>8</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_7_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>9</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_8_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>10</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_9_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>11</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_10_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>12</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_11_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>13</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_12_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>14</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_13_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>15</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_14_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>16</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_15_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>17</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_0_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>18</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_1_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>19</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_2_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>20</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_3_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>21</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_4_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>22</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_5_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>23</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_6_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>24</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_7_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>25</td>
<td>35.144</td>
<td>reg_INIT_n_s0/Q</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_8_s0/CLEAR</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>1.858</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_0_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>2</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_1_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>3</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_2_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>4</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_3_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>5</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_4_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>6</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_5_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>7</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_6_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>8</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_7_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>9</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_8_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>10</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_9_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>11</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_10_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>12</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_11_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>13</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_12_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>14</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_13_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>15</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_14_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>16</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_AC_OUT_15_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>17</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_OUT_0_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>18</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_OUT_1_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>19</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_OUT_2_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>20</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_OUT_3_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>21</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_OUT_4_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>22</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_OUT_5_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>23</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_OUT_6_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>24</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_OUT_7_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
<tr>
<td>25</td>
<td>0.516</td>
<td>reg_INIT_n_s0/Q</td>
<td>REG_KE_MQ_OUT_8_s1/CLEAR</td>
<td>sys_clk:[R]</td>
<td>ALE_n:[F]</td>
<td>0.000</td>
<td>-0.672</td>
<td>1.234</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>reset_cnt_26_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>reset_cnt_24_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>reset_cnt_20_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>reset_cnt_12_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>init_cnt_25_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>KE_nor_cnt_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>REG_KE_X_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>REG_RF_DAE_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>REG_TRACE[14]_11_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.320</td>
<td>16.320</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_11_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dpwa_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.741</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>n6646_s3/I3</td>
</tr>
<tr>
<td>9.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">n6646_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>n6646_s2/I1</td>
</tr>
<tr>
<td>10.366</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C32[2][A]</td>
<td style=" background: #97FFFF;">n6646_s2/F</td>
</tr>
<tr>
<td>12.439</td>
<td>2.073</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[1][A]</td>
<td style=" font-weight:bold;">dpwa_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C37[1][A]</td>
<td>dpwa_7_s0/CLK</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C37[1][A]</td>
<td>dpwa_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.978, 27.820%; route: 4.900, 68.917%; tC2Q: 0.232, 3.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.741</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>n6646_s3/I3</td>
</tr>
<tr>
<td>9.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">n6646_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>n6646_s2/I1</td>
</tr>
<tr>
<td>10.366</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C32[2][A]</td>
<td style=" background: #97FFFF;">n6646_s2/F</td>
</tr>
<tr>
<td>12.379</td>
<td>2.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_1_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_lo_mem_lo_0_1_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.978, 28.060%; route: 4.839, 68.649%; tC2Q: 0.232, 3.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.289</td>
<td>0.287</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>n6650_s3/I3</td>
</tr>
<tr>
<td>8.844</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">n6650_s3/F</td>
</tr>
<tr>
<td>9.484</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[2][B]</td>
<td>n6650_s2/I1</td>
</tr>
<tr>
<td>9.855</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C37[2][B]</td>
<td style=" background: #97FFFF;">n6650_s2/F</td>
</tr>
<tr>
<td>12.371</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_3_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_lo_mem_lo_0_3_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.934, 27.466%; route: 4.875, 69.239%; tC2Q: 0.232, 3.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.212</td>
<td>0.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n6649_s3/I3</td>
</tr>
<tr>
<td>8.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n6649_s3/F</td>
</tr>
<tr>
<td>9.413</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n6649_s2/I1</td>
</tr>
<tr>
<td>9.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n6649_s2/F</td>
</tr>
<tr>
<td>12.349</td>
<td>2.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_1_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_lo_mem_lo_0_1_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 27.010%; route: 4.892, 69.685%; tC2Q: 0.232, 3.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.786</td>
<td>0.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>n6640_s3/I3</td>
</tr>
<tr>
<td>9.157</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">n6640_s3/F</td>
</tr>
<tr>
<td>9.675</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>n6640_s2/I1</td>
</tr>
<tr>
<td>10.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">n6640_s2/F</td>
</tr>
<tr>
<td>12.316</td>
<td>2.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_0_7_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>mem_hi_mem_hi_0_7_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>mem_hi_mem_hi_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 27.139%; route: 4.858, 69.540%; tC2Q: 0.232, 3.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.313</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.885</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td>n6645_s3/I3</td>
</tr>
<tr>
<td>9.440</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">n6645_s3/F</td>
</tr>
<tr>
<td>10.096</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>n6645_s2/I1</td>
</tr>
<tr>
<td>10.467</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">n6645_s2/F</td>
</tr>
<tr>
<td>12.313</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_1_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_lo_mem_lo_0_1_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.934, 27.692%; route: 4.818, 68.986%; tC2Q: 0.232, 3.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>n6643_s3/I3</td>
</tr>
<tr>
<td>9.013</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">n6643_s3/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>n6643_s2/I1</td>
</tr>
<tr>
<td>10.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">n6643_s2/F</td>
</tr>
<tr>
<td>12.299</td>
<td>2.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_1_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_lo_mem_lo_0_1_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.978, 28.380%; route: 4.760, 68.291%; tC2Q: 0.232, 3.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.289</td>
<td>0.287</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>n6650_s3/I3</td>
</tr>
<tr>
<td>8.844</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">n6650_s3/F</td>
</tr>
<tr>
<td>9.484</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[2][B]</td>
<td>n6650_s2/I1</td>
</tr>
<tr>
<td>9.855</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C37[2][B]</td>
<td style=" background: #97FFFF;">n6650_s2/F</td>
</tr>
<tr>
<td>12.278</td>
<td>2.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_1_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_lo_mem_lo_0_1_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.934, 27.834%; route: 4.782, 68.827%; tC2Q: 0.232, 3.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.473</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td>n6653_s3/I3</td>
</tr>
<tr>
<td>9.028</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">n6653_s3/F</td>
</tr>
<tr>
<td>9.684</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n6653_s2/I1</td>
</tr>
<tr>
<td>10.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n6653_s2/F</td>
</tr>
<tr>
<td>12.263</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_3_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_lo_mem_lo_0_3_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.080, 29.997%; route: 4.622, 66.657%; tC2Q: 0.232, 3.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.473</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>n6651_s3/I3</td>
</tr>
<tr>
<td>8.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">n6651_s3/F</td>
</tr>
<tr>
<td>9.796</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][B]</td>
<td>n6651_s2/I1</td>
</tr>
<tr>
<td>10.167</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C38[3][B]</td>
<td style=" background: #97FFFF;">n6651_s2/F</td>
</tr>
<tr>
<td>12.258</td>
<td>2.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_3_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_lo_mem_lo_0_3_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 27.366%; route: 4.800, 69.285%; tC2Q: 0.232, 3.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.473</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td>n6653_s3/I3</td>
</tr>
<tr>
<td>9.028</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">n6653_s3/F</td>
</tr>
<tr>
<td>9.684</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n6653_s2/I1</td>
</tr>
<tr>
<td>10.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n6653_s2/F</td>
</tr>
<tr>
<td>12.257</td>
<td>2.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_7_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>mem_hi_mem_hi_1_7_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>mem_hi_mem_hi_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.080, 30.022%; route: 4.616, 66.629%; tC2Q: 0.232, 3.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.212</td>
<td>0.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n6649_s3/I3</td>
</tr>
<tr>
<td>8.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n6649_s3/F</td>
</tr>
<tr>
<td>9.413</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n6649_s2/I1</td>
</tr>
<tr>
<td>9.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n6649_s2/F</td>
</tr>
<tr>
<td>12.256</td>
<td>2.472</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_3_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_lo_mem_lo_0_3_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 27.373%; route: 4.799, 69.277%; tC2Q: 0.232, 3.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.253</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.473</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td>n6651_s3/I3</td>
</tr>
<tr>
<td>8.990</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[2][A]</td>
<td style=" background: #97FFFF;">n6651_s3/F</td>
</tr>
<tr>
<td>9.796</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][B]</td>
<td>n6651_s2/I1</td>
</tr>
<tr>
<td>10.167</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C38[3][B]</td>
<td style=" background: #97FFFF;">n6651_s2/F</td>
</tr>
<tr>
<td>12.253</td>
<td>2.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_1_s/ADB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_lo_mem_lo_0_1_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 27.386%; route: 4.795, 69.263%; tC2Q: 0.232, 3.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.289</td>
<td>0.287</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td>n6650_s3/I3</td>
</tr>
<tr>
<td>8.844</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[3][A]</td>
<td style=" background: #97FFFF;">n6650_s3/F</td>
</tr>
<tr>
<td>9.484</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[2][B]</td>
<td>n6650_s2/I1</td>
</tr>
<tr>
<td>9.855</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C37[2][B]</td>
<td style=" background: #97FFFF;">n6650_s2/F</td>
</tr>
<tr>
<td>12.250</td>
<td>2.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_7_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>mem_lo_mem_lo_0_7_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>mem_lo_mem_lo_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.934, 27.947%; route: 4.754, 68.701%; tC2Q: 0.232, 3.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.212</td>
<td>0.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n6649_s3/I3</td>
</tr>
<tr>
<td>8.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n6649_s3/F</td>
</tr>
<tr>
<td>9.413</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n6649_s2/I1</td>
</tr>
<tr>
<td>9.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n6649_s2/F</td>
</tr>
<tr>
<td>12.244</td>
<td>2.460</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_7_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>mem_lo_mem_lo_0_7_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>mem_lo_mem_lo_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 27.420%; route: 4.787, 69.225%; tC2Q: 0.232, 3.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.698</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td>n6644_s3/I3</td>
</tr>
<tr>
<td>9.069</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C35[3][A]</td>
<td style=" background: #97FFFF;">n6644_s3/F</td>
</tr>
<tr>
<td>9.725</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[0][B]</td>
<td>n6644_s2/I1</td>
</tr>
<tr>
<td>10.178</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C35[0][B]</td>
<td style=" background: #97FFFF;">n6644_s2/F</td>
</tr>
<tr>
<td>12.242</td>
<td>2.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_3_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_lo_mem_lo_0_3_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.832, 26.501%; route: 4.849, 70.144%; tC2Q: 0.232, 3.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>n6643_s3/I3</td>
</tr>
<tr>
<td>9.013</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">n6643_s3/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>n6643_s2/I1</td>
</tr>
<tr>
<td>10.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">n6643_s2/F</td>
</tr>
<tr>
<td>12.241</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_3_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_lo_mem_lo_0_3_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.978, 28.618%; route: 4.702, 68.026%; tC2Q: 0.232, 3.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.786</td>
<td>0.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>n6640_s3/I3</td>
</tr>
<tr>
<td>9.157</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">n6640_s3/F</td>
</tr>
<tr>
<td>9.675</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>n6640_s2/I1</td>
</tr>
<tr>
<td>10.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">n6640_s2/F</td>
</tr>
<tr>
<td>12.229</td>
<td>2.037</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_7_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>mem_hi_mem_hi_1_7_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>mem_hi_mem_hi_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 27.480%; route: 4.771, 69.157%; tC2Q: 0.232, 3.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.212</td>
<td>0.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td>n6649_s3/I3</td>
</tr>
<tr>
<td>8.729</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">n6649_s3/F</td>
</tr>
<tr>
<td>9.413</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>n6649_s2/I1</td>
</tr>
<tr>
<td>9.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">n6649_s2/F</td>
</tr>
<tr>
<td>12.217</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_5_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>mem_lo_mem_lo_0_5_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>mem_lo_mem_lo_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 27.527%; route: 4.760, 69.105%; tC2Q: 0.232, 3.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.560</td>
<td>0.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>n6643_s3/I3</td>
</tr>
<tr>
<td>9.013</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">n6643_s3/F</td>
</tr>
<tr>
<td>9.669</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>n6643_s2/I1</td>
</tr>
<tr>
<td>10.186</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R22C33[2][A]</td>
<td style=" background: #97FFFF;">n6643_s2/F</td>
</tr>
<tr>
<td>12.188</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_0_4_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>mem_hi_mem_hi_0_4_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>mem_hi_mem_hi_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.978, 28.840%; route: 4.648, 67.777%; tC2Q: 0.232, 3.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.182</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.473</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td>n6653_s3/I3</td>
</tr>
<tr>
<td>9.028</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">n6653_s3/F</td>
</tr>
<tr>
<td>9.684</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n6653_s2/I1</td>
</tr>
<tr>
<td>10.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n6653_s2/F</td>
</tr>
<tr>
<td>12.182</td>
<td>1.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_1_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_lo_mem_lo_0_1_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>mem_lo_mem_lo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.080, 30.354%; route: 4.540, 66.260%; tC2Q: 0.232, 3.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.741</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>n6646_s3/I3</td>
</tr>
<tr>
<td>9.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">n6646_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>n6646_s2/I1</td>
</tr>
<tr>
<td>10.366</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C32[2][A]</td>
<td style=" background: #97FFFF;">n6646_s2/F</td>
</tr>
<tr>
<td>12.170</td>
<td>1.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_0_3_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_lo_mem_lo_0_3_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>mem_lo_mem_lo_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.978, 28.916%; route: 4.630, 67.692%; tC2Q: 0.232, 3.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.473</td>
<td>0.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td>n6653_s3/I3</td>
</tr>
<tr>
<td>9.028</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C38[1][B]</td>
<td style=" background: #97FFFF;">n6653_s3/F</td>
</tr>
<tr>
<td>9.684</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[3][A]</td>
<td>n6653_s2/I1</td>
</tr>
<tr>
<td>10.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C38[3][A]</td>
<td style=" background: #97FFFF;">n6653_s2/F</td>
</tr>
<tr>
<td>12.167</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_5_s/ADB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>mem_hi_mem_hi_1_5_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>mem_hi_mem_hi_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.080, 30.422%; route: 4.525, 66.185%; tC2Q: 0.232, 3.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.786</td>
<td>0.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>n6640_s3/I3</td>
</tr>
<tr>
<td>9.157</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">n6640_s3/F</td>
</tr>
<tr>
<td>9.675</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>n6640_s2/I1</td>
</tr>
<tr>
<td>10.192</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">n6640_s2/F</td>
</tr>
<tr>
<td>12.166</td>
<td>1.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_2_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>mem_hi_mem_hi_1_2_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>mem_hi_mem_hi_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.896, 27.733%; route: 4.709, 68.874%; tC2Q: 0.232, 3.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>sdhd_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/state_0_s0/Q</td>
</tr>
<tr>
<td>6.330</td>
<td>0.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>sdhd_inst/n2296_s8/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2296_s8/F</td>
</tr>
<tr>
<td>7.549</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[3][B]</td>
<td>sdhd_inst/n4366_s1/I1</td>
</tr>
<tr>
<td>8.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R15C37[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4366_s1/F</td>
</tr>
<tr>
<td>8.741</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>n6646_s3/I3</td>
</tr>
<tr>
<td>9.194</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">n6646_s3/F</td>
</tr>
<tr>
<td>9.849</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[2][A]</td>
<td>n6646_s2/I1</td>
</tr>
<tr>
<td>10.366</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>33</td>
<td>R21C32[2][A]</td>
<td style=" background: #97FFFF;">n6646_s2/F</td>
</tr>
<tr>
<td>12.165</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_1_7_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>mem_hi_mem_hi_1_7_s/CLKB</td>
</tr>
<tr>
<td>24.265</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>mem_hi_mem_hi_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.978, 28.937%; route: 4.626, 67.669%; tC2Q: 0.232, 3.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.314, 40.023%; route: 3.468, 59.977%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>168.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>170.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>SCTL_n0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SCTL_n0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL_n:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.666</td>
<td>166.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n</td>
</tr>
<tr>
<td>166.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>168.208</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>IOT44[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>168.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">SCTL_n0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>166.666</td>
<td>166.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>166.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>166.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>168.208</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>170.511</td>
<td>2.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n0_s0/CLK</td>
</tr>
<tr>
<td>170.546</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n0_s0</td>
</tr>
<tr>
<td>170.557</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT44[A]</td>
<td>SCTL_n0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.303</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.542, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 40.104%; route: 2.303, 59.896%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>REG_KE_SC_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_SC_OUT_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>REG_KE_SC_7_s0/CLK</td>
</tr>
<tr>
<td>114.895</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" font-weight:bold;">REG_KE_SC_7_s0/Q</td>
</tr>
<tr>
<td>115.017</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>n2761_s22/I1</td>
</tr>
<tr>
<td>115.249</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td style=" background: #97FFFF;">n2761_s22/F</td>
</tr>
<tr>
<td>115.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td style=" font-weight:bold;">REG_KE_SC_OUT_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>REG_KE_SC_OUT_7_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_SC_OUT_7_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C36[0][A]</td>
<td>REG_KE_SC_OUT_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>IRQ_RF_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VA_IRQ1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>IRQ_RF_s1/CLK</td>
</tr>
<tr>
<td>114.895</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C27[1][A]</td>
<td style=" font-weight:bold;">IRQ_RF_s1/Q</td>
</tr>
<tr>
<td>115.252</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" font-weight:bold;">VA_IRQ1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>VA_IRQ1_2_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VA_IRQ1_2_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>VA_IRQ1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.357, 63.990%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>IRQ_RF_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VA_IRQ1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>IRQ_RF_s1/CLK</td>
</tr>
<tr>
<td>114.895</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C27[1][A]</td>
<td style=" font-weight:bold;">IRQ_RF_s1/Q</td>
</tr>
<tr>
<td>115.026</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>n6952_s2/I0</td>
</tr>
<tr>
<td>115.258</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">n6952_s2/F</td>
</tr>
<tr>
<td>115.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">VA_IRQ1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>VA_IRQ1_4_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VA_IRQ1_4_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>VA_IRQ1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.150%; route: 0.131, 23.199%; tC2Q: 0.201, 35.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>KE_nor_ACMQ_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_OUT_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C30[1][B]</td>
<td>KE_nor_ACMQ_12_s1/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C30[1][B]</td>
<td style=" font-weight:bold;">KE_nor_ACMQ_12_s1/Q</td>
</tr>
<tr>
<td>115.149</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C32[0][A]</td>
<td>n2772_s24/I0</td>
</tr>
<tr>
<td>115.381</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C32[0][A]</td>
<td style=" background: #97FFFF;">n2772_s24/F</td>
</tr>
<tr>
<td>115.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C32[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_OUT_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C32[0][A]</td>
<td>REG_KE_MQ_OUT_12_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_OUT_12_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C32[0][A]</td>
<td>REG_KE_MQ_OUT_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.750%; route: 0.253, 36.865%; tC2Q: 0.202, 29.385%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>REG_RKDA_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RK_block_address_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td>REG_RKDA_0_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R25C42[2][A]</td>
<td style=" font-weight:bold;">REG_RKDA_0_s0/Q</td>
</tr>
<tr>
<td>115.383</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td style=" font-weight:bold;">RK_block_address_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>RK_block_address_0_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RK_block_address_0_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C40[0][A]</td>
<td>RK_block_address_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.487, 70.667%; tC2Q: 0.202, 29.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>IRQ_ttyi_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VA_IRQ0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][A]</td>
<td>IRQ_ttyi_s1/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R22C34[2][A]</td>
<td style=" font-weight:bold;">IRQ_ttyi_s1/Q</td>
</tr>
<tr>
<td>115.158</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>n6888_s2/I0</td>
</tr>
<tr>
<td>115.390</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" background: #97FFFF;">n6888_s2/F</td>
</tr>
<tr>
<td>115.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td style=" font-weight:bold;">VA_IRQ0_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>VA_IRQ0_2_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VA_IRQ0_2_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[0][A]</td>
<td>VA_IRQ0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.352%; route: 0.262, 37.609%; tC2Q: 0.202, 29.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>REG_KE_SC_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_SC_OUT_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[1][A]</td>
<td>REG_KE_SC_4_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R34C36[1][A]</td>
<td style=" font-weight:bold;">REG_KE_SC_4_s0/Q</td>
</tr>
<tr>
<td>115.159</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[2][A]</td>
<td>n2764_s21/I1</td>
</tr>
<tr>
<td>115.391</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C39[2][A]</td>
<td style=" background: #97FFFF;">n2764_s21/F</td>
</tr>
<tr>
<td>115.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][A]</td>
<td style=" font-weight:bold;">REG_KE_SC_OUT_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][A]</td>
<td>REG_KE_SC_OUT_4_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_SC_OUT_4_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C39[2][A]</td>
<td>REG_KE_SC_OUT_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.296%; route: 0.263, 37.713%; tC2Q: 0.202, 28.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>KE_operation_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C39[2][A]</td>
<td>KE_operation_3_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R43C39[2][A]</td>
<td style=" font-weight:bold;">KE_operation_3_s0/Q</td>
</tr>
<tr>
<td>115.159</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[2][B]</td>
<td>n2797_s24/I3</td>
</tr>
<tr>
<td>115.391</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C37[2][B]</td>
<td style=" background: #97FFFF;">n2797_s24/F</td>
</tr>
<tr>
<td>115.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C37[2][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C37[2][B]</td>
<td>REG_KE_AC_OUT_3_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_3_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C37[2][B]</td>
<td>REG_KE_AC_OUT_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.293%; route: 0.263, 37.718%; tC2Q: 0.202, 28.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>KE_operation_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_SR0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[0][A]</td>
<td>KE_operation_2_s0/CLK</td>
</tr>
<tr>
<td>114.895</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R42C39[0][A]</td>
<td style=" font-weight:bold;">KE_operation_2_s0/Q</td>
</tr>
<tr>
<td>115.030</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[3][A]</td>
<td>REG_KE_SR0_s5/I0</td>
</tr>
<tr>
<td>115.265</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C40[3][A]</td>
<td style=" background: #97FFFF;">REG_KE_SR0_s5/F</td>
</tr>
<tr>
<td>115.392</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C40[1][A]</td>
<td style=" font-weight:bold;">REG_KE_SR0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[1][A]</td>
<td>REG_KE_SR0_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_SR0_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C40[1][A]</td>
<td>REG_KE_SR0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 33.656%; route: 0.262, 37.558%; tC2Q: 0.201, 28.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>REG_RKDA_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RK_block_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>REG_RKDA_1_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C44[1][B]</td>
<td style=" font-weight:bold;">REG_RKDA_1_s0/Q</td>
</tr>
<tr>
<td>115.394</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td style=" font-weight:bold;">RK_block_address_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>RK_block_address_1_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RK_block_address_1_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>RK_block_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.136%; tC2Q: 0.202, 28.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>REG_RF_DAR_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RF_block_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td>REG_RF_DAR_9_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C38[0][B]</td>
<td style=" font-weight:bold;">REG_RF_DAR_9_s0/Q</td>
</tr>
<tr>
<td>115.394</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td style=" font-weight:bold;">RF_block_address_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>RF_block_address_1_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RF_block_address_1_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C40[0][B]</td>
<td>RF_block_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.498, 71.136%; tC2Q: 0.202, 28.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>KE_operation_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C39[2][A]</td>
<td>KE_operation_3_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R43C39[2][A]</td>
<td style=" font-weight:bold;">KE_operation_3_s0/Q</td>
</tr>
<tr>
<td>115.168</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C40[0][A]</td>
<td>n2793_s24/I3</td>
</tr>
<tr>
<td>115.400</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C40[0][A]</td>
<td style=" background: #97FFFF;">n2793_s24/F</td>
</tr>
<tr>
<td>115.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[0][A]</td>
<td>REG_KE_AC_OUT_7_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_7_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C40[0][A]</td>
<td>REG_KE_AC_OUT_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 32.846%; route: 0.272, 38.556%; tC2Q: 0.202, 28.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>REG_KE_SC_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_SC_OUT_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>REG_KE_SC_1_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R23C35[1][B]</td>
<td style=" font-weight:bold;">REG_KE_SC_1_s0/Q</td>
</tr>
<tr>
<td>115.170</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[2][A]</td>
<td>n2767_s21/I1</td>
</tr>
<tr>
<td>115.402</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C29[2][A]</td>
<td style=" background: #97FFFF;">n2767_s21/F</td>
</tr>
<tr>
<td>115.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][A]</td>
<td style=" font-weight:bold;">REG_KE_SC_OUT_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[2][A]</td>
<td>REG_KE_SC_OUT_1_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_SC_OUT_1_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C29[2][A]</td>
<td>REG_KE_SC_OUT_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 32.782%; route: 0.274, 38.674%; tC2Q: 0.202, 28.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>KE_operation_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C39[2][A]</td>
<td>KE_operation_3_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R43C39[2][A]</td>
<td style=" font-weight:bold;">KE_operation_3_s0/Q</td>
</tr>
<tr>
<td>115.162</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37[2][A]</td>
<td>n2798_s24/I3</td>
</tr>
<tr>
<td>115.452</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C37[2][A]</td>
<td style=" background: #97FFFF;">n2798_s24/F</td>
</tr>
<tr>
<td>115.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C37[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C37[2][A]</td>
<td>REG_KE_AC_OUT_2_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_2_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C37[2][A]</td>
<td>REG_KE_AC_OUT_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 38.242%; route: 0.266, 35.121%; tC2Q: 0.202, 26.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.489</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>REG_KE_SC_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_SC_OUT_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>REG_KE_SC_6_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td style=" font-weight:bold;">REG_KE_SC_6_s0/Q</td>
</tr>
<tr>
<td>115.145</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>n2762_s21/I1</td>
</tr>
<tr>
<td>115.489</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" background: #97FFFF;">n2762_s21/F</td>
</tr>
<tr>
<td>115.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" font-weight:bold;">REG_KE_SC_OUT_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>REG_KE_SC_OUT_6_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_SC_OUT_6_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>REG_KE_SC_OUT_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 43.260%; route: 0.249, 31.337%; tC2Q: 0.202, 25.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>KE_operation_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C39[2][A]</td>
<td>KE_operation_3_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R43C39[2][A]</td>
<td style=" font-weight:bold;">KE_operation_3_s0/Q</td>
</tr>
<tr>
<td>115.162</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[0][A]</td>
<td>n2796_s24/I3</td>
</tr>
<tr>
<td>115.506</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C38[0][A]</td>
<td style=" background: #97FFFF;">n2796_s24/F</td>
</tr>
<tr>
<td>115.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[0][A]</td>
<td>REG_KE_AC_OUT_4_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_4_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C38[0][A]</td>
<td>REG_KE_AC_OUT_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 42.347%; route: 0.266, 32.786%; tC2Q: 0.202, 24.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>KE_operation_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_SC_OUT_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C39[2][A]</td>
<td>KE_operation_3_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R43C39[2][A]</td>
<td style=" font-weight:bold;">KE_operation_3_s0/Q</td>
</tr>
<tr>
<td>115.162</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[1][B]</td>
<td>n2765_s21/I3</td>
</tr>
<tr>
<td>115.506</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C38[1][B]</td>
<td style=" background: #97FFFF;">n2765_s21/F</td>
</tr>
<tr>
<td>115.506</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C38[1][B]</td>
<td style=" font-weight:bold;">REG_KE_SC_OUT_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C38[1][B]</td>
<td>REG_KE_SC_OUT_3_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_SC_OUT_3_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C38[1][B]</td>
<td>REG_KE_SC_OUT_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 42.347%; route: 0.266, 32.786%; tC2Q: 0.202, 24.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>REG_RF_DAE_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RF_block_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td>REG_RF_DAE_1_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C41[2][A]</td>
<td style=" font-weight:bold;">REG_RF_DAE_1_s0/Q</td>
</tr>
<tr>
<td>115.516</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td style=" font-weight:bold;">RF_block_address_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>RF_block_address_9_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RF_block_address_9_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>RF_block_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.620, 75.419%; tC2Q: 0.202, 24.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>KE_nor_ACMQ_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C30[0][B]</td>
<td>KE_nor_ACMQ_21_s1/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C30[0][B]</td>
<td style=" font-weight:bold;">KE_nor_ACMQ_21_s1/Q</td>
</tr>
<tr>
<td>115.293</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C36[2][A]</td>
<td>n2795_s24/I1</td>
</tr>
<tr>
<td>115.525</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C36[2][A]</td>
<td style=" background: #97FFFF;">n2795_s24/F</td>
</tr>
<tr>
<td>115.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[2][A]</td>
<td>REG_KE_AC_OUT_5_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_5_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C36[2][A]</td>
<td>REG_KE_AC_OUT_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 27.921%; route: 0.397, 47.769%; tC2Q: 0.202, 24.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>KE_nor_ACMQ_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_OUT_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C28[2][B]</td>
<td>KE_nor_ACMQ_8_s1/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C28[2][B]</td>
<td style=" font-weight:bold;">KE_nor_ACMQ_8_s1/Q</td>
</tr>
<tr>
<td>115.297</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[1][B]</td>
<td>n2776_s24/I0</td>
</tr>
<tr>
<td>115.529</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C29[1][B]</td>
<td style=" background: #97FFFF;">n2776_s24/F</td>
</tr>
<tr>
<td>115.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C29[1][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_OUT_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C29[1][B]</td>
<td>REG_KE_MQ_OUT_8_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_OUT_8_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C29[1][B]</td>
<td>REG_KE_MQ_OUT_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 27.788%; route: 0.401, 48.017%; tC2Q: 0.202, 24.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>REG_RF_DAR_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RF_block_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[0][A]</td>
<td>REG_RF_DAR_12_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C40[0][A]</td>
<td style=" font-weight:bold;">REG_RF_DAR_12_s0/Q</td>
</tr>
<tr>
<td>115.542</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td style=" font-weight:bold;">RF_block_address_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td>RF_block_address_4_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RF_block_address_4_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C41[2][B]</td>
<td>RF_block_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.646, 76.175%; tC2Q: 0.202, 23.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>REG_RF_DAR_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RF_block_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td>REG_RF_DAR_13_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C41[1][B]</td>
<td style=" font-weight:bold;">REG_RF_DAR_13_s0/Q</td>
</tr>
<tr>
<td>115.542</td>
<td>0.646</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" font-weight:bold;">RF_block_address_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>RF_block_address_5_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RF_block_address_5_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>RF_block_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.646, 76.175%; tC2Q: 0.202, 23.825%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>REG_RF_DAE_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RF_block_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>REG_RF_DAE_0_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C40[2][A]</td>
<td style=" font-weight:bold;">REG_RF_DAE_0_s0/Q</td>
</tr>
<tr>
<td>115.543</td>
<td>0.647</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td style=" font-weight:bold;">RF_block_address_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>RF_block_address_8_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RF_block_address_8_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C42[0][B]</td>
<td>RF_block_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.647, 76.210%; tC2Q: 0.202, 23.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>KE_nor_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_SC_OUT_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C27[2][B]</td>
<td>KE_nor_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C27[2][B]</td>
<td style=" font-weight:bold;">KE_nor_cnt_5_s0/Q</td>
</tr>
<tr>
<td>115.308</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>n2763_s21/I2</td>
</tr>
<tr>
<td>115.598</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td style=" background: #97FFFF;">n2763_s21/F</td>
</tr>
<tr>
<td>115.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td style=" font-weight:bold;">REG_KE_SC_OUT_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>REG_KE_SC_OUT_5_s0/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_SC_OUT_5_s0</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C28[0][B]</td>
<td>REG_KE_SC_OUT_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 32.077%; route: 0.412, 45.580%; tC2Q: 0.202, 22.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[2][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_1_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[2][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_2_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_3_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_4_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_5_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_6_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_7_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[2][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_8_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_9_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C20[0][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_10_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_11_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C20[0][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_12_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_13_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_14_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_15_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C21[2][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_b_o_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_0_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[0][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_1_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_2_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_3_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C20[0][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_4_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_5_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C21[2][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_6_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[1][A]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][B]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_7_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[2][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>7.188</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td style=" font-weight:bold;">integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_8_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C22[0][B]</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[31].non_restoring_division_latency_inst/reg_a_o_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.517%; tC2Q: 0.232, 12.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C35[0][A]</td>
<td>REG_KE_AC_OUT_0_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_0_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C35[0][A]</td>
<td>REG_KE_AC_OUT_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>REG_KE_AC_OUT_1_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_1_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>REG_KE_AC_OUT_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C37[2][A]</td>
<td>REG_KE_AC_OUT_2_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_2_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C37[2][A]</td>
<td>REG_KE_AC_OUT_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[2][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C37[2][B]</td>
<td>REG_KE_AC_OUT_3_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_3_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C37[2][B]</td>
<td>REG_KE_AC_OUT_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C38[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C38[0][A]</td>
<td>REG_KE_AC_OUT_4_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_4_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C38[0][A]</td>
<td>REG_KE_AC_OUT_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C36[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C36[2][A]</td>
<td>REG_KE_AC_OUT_5_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_5_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C36[2][A]</td>
<td>REG_KE_AC_OUT_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C38[2][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C38[2][A]</td>
<td>REG_KE_AC_OUT_6_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_6_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C38[2][A]</td>
<td>REG_KE_AC_OUT_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C40[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C40[0][A]</td>
<td>REG_KE_AC_OUT_7_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_7_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C40[0][A]</td>
<td>REG_KE_AC_OUT_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>REG_KE_AC_OUT_8_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_8_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>REG_KE_AC_OUT_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[0][B]</td>
<td>REG_KE_AC_OUT_9_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_9_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C34[0][B]</td>
<td>REG_KE_AC_OUT_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C34[0][B]</td>
<td>REG_KE_AC_OUT_10_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_10_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C34[0][B]</td>
<td>REG_KE_AC_OUT_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C34[0][A]</td>
<td>REG_KE_AC_OUT_11_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_11_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C34[0][A]</td>
<td>REG_KE_AC_OUT_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C34[0][A]</td>
<td>REG_KE_AC_OUT_12_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_12_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C34[0][A]</td>
<td>REG_KE_AC_OUT_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>REG_KE_AC_OUT_13_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_13_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C34[0][B]</td>
<td>REG_KE_AC_OUT_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C37[0][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C37[0][B]</td>
<td>REG_KE_AC_OUT_14_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_14_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C37[0][B]</td>
<td>REG_KE_AC_OUT_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_OUT_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C43[0][A]</td>
<td style=" font-weight:bold;">REG_KE_AC_OUT_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C43[0][A]</td>
<td>REG_KE_AC_OUT_15_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_OUT_15_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C43[0][A]</td>
<td>REG_KE_AC_OUT_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_OUT_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_OUT_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C29[0][A]</td>
<td>REG_KE_MQ_OUT_0_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_OUT_0_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C29[0][A]</td>
<td>REG_KE_MQ_OUT_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_OUT_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_OUT_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C35[0][A]</td>
<td>REG_KE_MQ_OUT_1_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_OUT_1_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C35[0][A]</td>
<td>REG_KE_MQ_OUT_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_OUT_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C34[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_OUT_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C34[0][A]</td>
<td>REG_KE_MQ_OUT_2_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_OUT_2_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C34[0][A]</td>
<td>REG_KE_MQ_OUT_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_OUT_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_OUT_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C36[0][A]</td>
<td>REG_KE_MQ_OUT_3_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_OUT_3_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C36[0][A]</td>
<td>REG_KE_MQ_OUT_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_OUT_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30[0][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_OUT_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C30[0][B]</td>
<td>REG_KE_MQ_OUT_4_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_OUT_4_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C30[0][B]</td>
<td>REG_KE_MQ_OUT_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_OUT_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C30[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_OUT_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C30[0][A]</td>
<td>REG_KE_MQ_OUT_5_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_OUT_5_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C30[0][A]</td>
<td>REG_KE_MQ_OUT_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_OUT_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C33[0][A]</td>
<td style=" font-weight:bold;">REG_KE_MQ_OUT_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C33[0][A]</td>
<td>REG_KE_MQ_OUT_6_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_OUT_6_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C33[0][A]</td>
<td>REG_KE_MQ_OUT_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_OUT_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_OUT_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>REG_KE_MQ_OUT_7_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_OUT_7_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>REG_KE_MQ_OUT_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>115.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>115.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_MQ_OUT_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ALE_n:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>112.503</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3783</td>
<td>IOL7[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>114.694</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
<tr>
<td>114.896</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2568</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">reg_INIT_n_s0/Q</td>
</tr>
<tr>
<td>115.928</td>
<td>1.032</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[1][B]</td>
<td style=" font-weight:bold;">REG_KE_MQ_OUT_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>111.111</td>
<td>111.111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE_n</td>
</tr>
<tr>
<td>111.111</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>112.653</td>
<td>1.542</td>
<td>tINS</td>
<td>FF</td>
<td>88</td>
<td>IOT40[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>115.366</td>
<td>2.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C29[1][B]</td>
<td>REG_KE_MQ_OUT_8_s1/CLK</td>
</tr>
<tr>
<td>115.401</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_MQ_OUT_8_s1</td>
</tr>
<tr>
<td>115.412</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C29[1][B]</td>
<td>REG_KE_MQ_OUT_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.032, 83.634%; tC2Q: 0.202, 16.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.542, 36.237%; route: 2.713, 63.763%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_cnt_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_26_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_cnt_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_24_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_cnt_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_20_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_cnt_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>reset_cnt_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>reset_cnt_12_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>init_cnt_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>init_cnt_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>init_cnt_25_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>KE_nor_cnt_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>KE_nor_cnt_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>KE_nor_cnt_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>REG_KE_X_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>REG_KE_X_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>REG_KE_X_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>REG_RF_DAE_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>REG_RF_DAE_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>REG_RF_DAE_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>REG_TRACE[14]_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>REG_TRACE[14]_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>REG_TRACE[14]_11_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.320</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.320</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>24.300</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>integer_division/integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_latency_inst/reg_b_o_11_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3783</td>
<td>sys_clk_d</td>
<td>11.825</td>
<td>3.468</td>
</tr>
<tr>
<td>2568</td>
<td>INIT_n_d</td>
<td>31.726</td>
<td>2.019</td>
</tr>
<tr>
<td>425</td>
<td>RESET_n</td>
<td>32.136</td>
<td>1.914</td>
</tr>
<tr>
<td>256</td>
<td>n7212_3</td>
<td>14.264</td>
<td>1.571</td>
</tr>
<tr>
<td>136</td>
<td>newstate</td>
<td>30.002</td>
<td>2.445</td>
</tr>
<tr>
<td>104</td>
<td>REG_KE_SC[0]</td>
<td>28.816</td>
<td>1.304</td>
</tr>
<tr>
<td>88</td>
<td>ALE_n_d</td>
<td>21.916</td>
<td>0.000</td>
</tr>
<tr>
<td>78</td>
<td>REG_KE_SC[1]</td>
<td>29.315</td>
<td>1.669</td>
</tr>
<tr>
<td>66</td>
<td>KE_operation[1]</td>
<td>32.523</td>
<td>2.109</td>
</tr>
<tr>
<td>65</td>
<td>state_0[2]</td>
<td>12.668</td>
<td>1.434</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C36</td>
<td>91.67%</td>
</tr>
<tr>
<td>R21C36</td>
<td>88.89%</td>
</tr>
<tr>
<td>R23C40</td>
<td>88.89%</td>
</tr>
<tr>
<td>R14C38</td>
<td>87.50%</td>
</tr>
<tr>
<td>R23C39</td>
<td>87.50%</td>
</tr>
<tr>
<td>R39C21</td>
<td>87.50%</td>
</tr>
<tr>
<td>R31C17</td>
<td>87.50%</td>
</tr>
<tr>
<td>R27C18</td>
<td>86.11%</td>
</tr>
<tr>
<td>R29C34</td>
<td>86.11%</td>
</tr>
<tr>
<td>R24C10</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 37.037 -waveform {0 18.518} [get_ports {sys_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ALE_n -period 222.222 -waveform {0 111.111} [get_ports {ALE_n}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name SCTL_n -period 222.222 -waveform {0 166.666} [get_ports {SCTL_n}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
