{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715960921948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715960921949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 16:48:41 2024 " "Processing started: Fri May 17 16:48:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715960921949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960921949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Forno -c Forno " "Command: quartus_map --read_settings_files=on --write_settings_files=off Forno -c Forno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960921949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715960922096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715960922097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FornoFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FornoFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FornoFSM-Behavioral " "Found design unit 1: FornoFSM-Behavioral" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715960930862 ""} { "Info" "ISGN_ENTITY_NAME" "1 FornoFSM " "Found entity 1: FornoFSM" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715960930862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930862 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FornoFSM " "Elaborating entity \"FornoFSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715960930913 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeIdle FornoFSM.vhd(46) " "VHDL Process Statement warning at FornoFSM.vhd(46): signal \"timeIdle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715960930914 "|FornoFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "generalStart FornoFSM.vhd(49) " "VHDL Process Statement warning at FornoFSM.vhd(49): signal \"generalStart\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715960930914 "|FornoFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeIdle FornoFSM.vhd(58) " "VHDL Process Statement warning at FornoFSM.vhd(58): signal \"timeIdle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715960930914 "|FornoFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_stateChanged FornoFSM.vhd(59) " "VHDL Process Statement warning at FornoFSM.vhd(59): signal \"s_stateChanged\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715960930914 "|FornoFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endTimer FornoFSM.vhd(61) " "VHDL Process Statement warning at FornoFSM.vhd(61): signal \"endTimer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715960930914 "|FornoFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeMaxCooking FornoFSM.vhd(70) " "VHDL Process Statement warning at FornoFSM.vhd(70): signal \"timeMaxCooking\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715960930915 "|FornoFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_stateChanged FornoFSM.vhd(71) " "VHDL Process Statement warning at FornoFSM.vhd(71): signal \"s_stateChanged\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715960930915 "|FornoFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "endTimer FornoFSM.vhd(73) " "VHDL Process Statement warning at FornoFSM.vhd(73): signal \"endTimer\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715960930915 "|FornoFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leaveFinish FornoFSM.vhd(84) " "VHDL Process Statement warning at FornoFSM.vhd(84): signal \"leaveFinish\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715960930915 "|FornoFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "timeToExecute FornoFSM.vhd(40) " "VHDL Process Statement warning at FornoFSM.vhd(40): inferring latch(es) for signal or variable \"timeToExecute\", which holds its previous value in one or more paths through the process" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715960930915 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[0\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[0\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930915 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[1\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[1\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930915 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[2\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[2\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930915 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[3\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[3\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930915 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[4\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[4\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930915 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[5\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[5\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930916 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[6\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[6\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930916 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[7\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[7\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930916 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[8\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[8\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930916 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[9\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[9\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930916 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[10\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[10\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930916 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[11\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[11\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930916 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[12\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[12\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930916 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[13\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[13\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930916 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[14\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[14\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930916 "|FornoFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeToExecute\[15\] FornoFSM.vhd(40) " "Inferred latch for \"timeToExecute\[15\]\" at FornoFSM.vhd(40)" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960930916 "|FornoFSM"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715960931518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715960932054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715960932054 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "generalStart " "No output dependent on input pin \"generalStart\"" {  } { { "FornoFSM.vhd" "" { Text "/home/rhyan/Documents/ua/1.2/LSD/projeto-final-lsd/FornoFSM.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715960932083 "|FornoFSM|generalStart"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715960932083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715960932083 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715960932083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715960932083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715960932083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715960932090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 16:48:52 2024 " "Processing ended: Fri May 17 16:48:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715960932090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715960932090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715960932090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715960932090 ""}
