set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_17 1313 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 1294 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2432 108
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rx_ready_sync[0] 2429 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 1503 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2431 117
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[4] 2400 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1375 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1391 130
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 2428 88
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIQGVG[0] 1208 21
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_2_sqmuxa 1234 21
set_location Controler_0/ADI_SPI_1/data_counter[15] 1264 10
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_0_0[6] 1175 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_RNIV7391[2] 2417 108
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[0] 1181 31
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[0] 1136 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 1383 159
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 1574 181
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[0] 2441 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1428 106
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 2417 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4] 1227 150
set_location Controler_0/ADI_SPI_0/addr_counter[19] 1316 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0] 2319 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/emptyilto10_5 2396 90
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect 1717 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 1333 37
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_4[5] 1271 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 1279 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1634 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 2011 117
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 1327 151
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 1161 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1177 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1967 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1424 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1386 127
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[7] 1196 18
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[3] 2438 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1631 37
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_RNO_0 1263 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st_RNIUD2U[2] 2440 114
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2 1233 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1994 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 1288 43
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[2] 1283 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 2148 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 1376 55
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 1607 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[1] 2209 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/puls[7] 2457 79
set_location Controler_0/ADI_SPI_0/data_counter[12] 1297 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1498 142
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4] 2007 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[5] 1137 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[3] 1265 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 1288 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1472 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[5] 2438 66
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1474 34
set_location Controler_0/Reset_Controler_0/state_reg[1] 1181 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1468 100
set_location Controler_0/gpio_controler_0/read_data_frame_8[7] 1131 33
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[1] 1108 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0] 2227 97
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[12] 1143 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 1345 37
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[24] 1047 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 1382 181
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 1394 208
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_ss_n 1321 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1398 166
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7] 1866 103
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[13] 1288 24
set_location Controler_0/gpio_controler_0/read_data_frame[0] 1148 34
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 1305 30
set_location Controler_0/ADI_SPI_0/data_counter[25] 1310 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1473 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 1116 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11] 1378 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 1211 36
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2 1213 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[11] 1611 46
set_location Controler_0/gpio_controler_0/un19_read_signal_0_a2 1161 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 2145 136
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 2432 97
set_location Controler_0/gpio_controler_0/read_data_frame[13] 1153 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 1320 48
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5[2] 2445 72
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[7] 1226 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 1337 49
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock_combo.un1_lock_event5_0_a2 2426 123
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[11] 1502 97
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 1174 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync_RNII7B31[1] 2435 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1677 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10] 1188 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 1028 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 2119 142
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 1256 139
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[11] 1327 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1395 136
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_a3_0_a5[2] 2458 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 1263 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19] 1211 150
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[0] 2437 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4] 1376 54
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.2.un12_inputs 1114 36
set_location Controler_0/Command_Decoder_0/counter[28] 1180 19
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 2457 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0 2445 66
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1447 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 1156 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9] 1362 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1396 157
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1321 169
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_RNO[2] 2415 108
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r4_0_a2 1180 30
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[5] 1233 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[1] 2413 136
set_location Controler_0/gpio_controler_0/Inputs_Last[1] 1107 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1490 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1389 100
set_location Controler_0/Answer_Encoder_0/periph_data_0[5] 1256 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1674 136
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI8GQU3[2] 2436 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1371 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 995 174
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[3] 2452 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 1363 46
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 1122 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[8] 1479 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1415 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[13] 1166 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2420 117
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1342 150
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 1592 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[8] 1707 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1448 99
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 1117 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1079 261
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[9] 1216 30
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1206 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 1325 37
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[4] 1195 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 2277 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1379 133
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 1227 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1403 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1380 135
set_location Controler_0/ADI_SPI_0/addr_counter[10] 1307 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 912 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[1] 2271 97
set_location Controler_0/REGISTERS_0/state_reg[4] 1131 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 2048 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1438 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1445 106
set_location Controler_0/ADI_SPI_0/data_counter[21] 1306 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 479 207
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[1] 2401 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1400 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1372 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1380 96
set_location Controler_0/REGISTERS_0/state_reg_RNO[0] 1135 18
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[2] 1281 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16] 1372 48
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[0] 1136 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7] 2208 97
set_location Controler_0/gpio_controler_0/read_data_frame_8[6] 1138 33
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1209 34
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 1278 22
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 1204 142
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 1324 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/rstn 2430 36
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[14] 1206 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 2143 136
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6] 1478 97
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 1255 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 1268 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 2008 118
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1121 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1050 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_DFN2 2439 106
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[10] 2200 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 1315 48
set_location Controler_0/gpio_controler_0/read_data_frame[5] 1130 34
set_location Controler_0/ADI_SPI_0/data_counter[15] 1300 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1399 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1670 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 1144 22
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 1124 16
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 1073 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[3] 1338 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1398 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 191 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1344 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 1309 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1472 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 1388 180
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNIHVRH1[2] 2418 105
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[13] 1222 37
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2_3[4] 1185 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 1380 144
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 1259 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIBEGO[3] 1301 126
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_OR2_RX_IDLE_0 2436 66
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[4] 2401 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1427 99
set_location Controler_0/ADI_SPI_0/addr_counter[9] 1306 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 1128 15
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[4] 2428 87
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2425 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[9] 1250 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[8] 1712 97
set_location Controler_0/Answer_Encoder_0/state_reg_Z[1] 1182 28
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[21] 1294 28
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 2430 97
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_1 1269 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1672 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1_a2 1314 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 1354 42
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_RNO 2458 126
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_39_RNO_0 1240 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_3_a2_3_a3_0_a3_0_a2_0 1302 48
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[15] 1209 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 1340 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1376 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1400 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_SLE_DEBUG 2416 112
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[1] 1262 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1381 129
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[1] 2425 118
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_SLE_DEBUG 2409 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1391 129
set_location Controler_0/Reset_Controler_0/read_data_frame_6[8] 1220 24
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1] 2427 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[15] 1147 28
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_DFN2 2435 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1386 36
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode[0] 2430 103
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[3] 2434 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1476 133
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_2 1287 129
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_DFN1 2439 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 2088 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 1360 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO 1293 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1381 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2441 126
set_location Controler_0/ADI_SPI_0/addr_counter[31] 1328 28
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[3] 1225 30
set_location Controler_0/ADI_SPI_1/addr_counter[8] 1281 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1403 72
set_location Controler_0/Command_Decoder_0/state_reg[9] 1171 25
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[1] 1316 22
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2428 99
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_18 1271 6
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[14] 1148 30
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[6] 1269 21
set_location Controler_0/ADI_SPI_0/data_counter[11] 1296 34
set_location Controler_0/gpio_controler_0/un11_read_signal_0_a2 1162 27
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1205 34
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 1345 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2455 81
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1108 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4] 1610 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1919 309
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIAB861[2] 2402 102
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RE_d1 2199 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17] 1075 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_a3_0_a5_RNI2TAF2[2] 2459 108
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[8] 2414 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO[1] 2427 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 1447 99
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[14] 1206 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 293 36
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_14 1329 27
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1178 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 2019 118
set_location Controler_0/gpio_controler_0/Inputs_Last[12] 1139 25
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[5] 1302 18
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock 2448 88
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18] 1207 150
set_location Controler_0/ADI_SPI_0/counter_3[3] 1269 42
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[9] 1213 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[11] 1390 37
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 1189 36
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_10 1244 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1262 123
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[3] 2403 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1959 336
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.4.un102_inputs 1131 30
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 1167 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1404 70
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[10] 2216 112
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 1359 151
set_location Controler_0/Command_Decoder_0/counter[20] 1172 19
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[4] 1245 21
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[10] 1217 21
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 1249 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 1008 72
set_location Controler_0/ADI_SPI_1/tx_data_buffer[7] 1264 22
set_location Controler_0/gpio_controler_0/read_data_frame[2] 1150 34
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 1338 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[15] 1317 45
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1082 16
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 1286 154
set_location Controler_0/ADI_SPI_0/counter_3[1] 1248 42
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1207 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9] 1220 150
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 1252 138
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1286 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1380 97
set_location Controler_0/ADI_SPI_0/addr_counter[25] 1322 28
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[9] 2413 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[0] 2422 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 1116 21
set_location Data_Block_0/Test_Generator_0/Test_Data_3[3] 1692 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[9] 1618 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1676 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1992 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1369 133
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH_1_sqmuxa 1232 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[3] 1334 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1471 34
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2_0[0] 2445 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2457 126
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 1232 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 2113 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2434 105
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_9_RNO 1271 144
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 1311 144
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[16] 1293 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1407 70
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1081 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2_1_a2_1_a2_1_a2_1_a2 1353 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[11] 1629 64
set_location Controler_0/Reset_Controler_0/state_reg_ns_i_i_a2[1] 1186 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1377 150
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.13.un67_inputs 1131 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 899 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19] 1388 48
set_location Data_Block_0/Test_Generator_0/Test_Data_7[7] 1480 100
set_location Controler_0/ADI_SPI_0/sclk_4 1272 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1406 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 1342 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 1297 43
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 1010 210
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 1260 142
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 1267 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 513 36
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/memraddr_r_0_sqmuxa_x_5 2423 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 1337 48
set_location Controler_0/ADI_SPI_1/tx_data_buffer[6] 1260 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[5] 1259 37
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[39] 1055 21
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2 1279 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO[2] 2409 102
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[8] 2427 87
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[14] 1241 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 2117 136
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2443 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 840 207
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.3.un97_inputs 1125 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1093 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIR28G 1418 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[12] 1134 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1528 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1482 133
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1282 129
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[3] 1053 24
set_location Controler_0/Reset_Controler_0/un1_state_reg_2 1237 21
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[1] 1250 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2] 1384 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1525 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4] 2006 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[9] 2434 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11] 1156 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 1341 49
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1111 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_10 1370 51
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[1] 2209 96
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 1218 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1385 130
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 2159 261
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.6.un32_inputs 1107 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 1447 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1496 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 2039 118
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[1] 1211 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1698 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 547 342
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_1 1247 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1464 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1446 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1487 133
set_location Data_Block_0/Test_Generator_0/Test_Data_6[1] 1606 64
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 1276 33
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1181 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1470 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1462 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_RNO[1] 2435 63
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 1220 151
set_location Data_Block_0/Test_Generator_0/Test_Data_3[9] 1698 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 2032 118
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[31] 1053 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o2[0] 1905 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1385 100
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1279 141
set_location Controler_0/Reset_Controler_0/read_data_frame_6[13] 1227 24
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/history[0] 2441 46
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1265 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 2015 36
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[35] 1032 30
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1107 25
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 1305 21
set_location Controler_0/Reset_Controler_0/read_data_frame_6[7] 1225 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2427 114
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[6] 1122 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[9] 1613 79
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 1264 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1289 127
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2426 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2430 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 1125 22
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 1209 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1061 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1999 118
set_location Data_Block_0/Test_Generator_0/Test_Data_2[10] 1507 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[3] 1191 19
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[39] 1044 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[7] 1332 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/history[0] 2422 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 1315 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn_RNO 2417 105
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 1209 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1466 97
set_location Controler_0/ADI_SPI_1/counter[0] 1224 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1534 63
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_27_RNO_0 1244 141
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[15] 1250 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[14] 1167 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1450 108
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2431 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[8] 1254 37
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[15] 1227 36
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2 1282 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 1327 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1400 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 2056 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0] 2413 103
set_location Controler_0/gpio_controler_0/state_reg[1] 1184 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1696 144
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[2] 1133 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[8] 1339 31
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 1270 139
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1056 261
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[6] 1207 16
set_location Controler_0/Command_Decoder_0/decode_vector[2] 1177 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1402 156
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[5] 1289 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[11] 1382 37
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 1248 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1382 103
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[9] 1663 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 2151 136
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 1262 138
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[15] 1156 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 1368 48
set_location Controler_0/ADI_SPI_0/un1_state_reg_6_i_a2 1275 33
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[4] 1135 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 2002 118
set_location Controler_0/gpio_controler_0/Inputs_Last[6] 1104 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1472 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 1383 181
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[3] 1214 18
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[2] 1310 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2445 81
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[6] 1123 28
set_location Controler_0/Answer_Encoder_0/periph_data_2[10] 1242 33
set_location Controler_0/gpio_controler_0/state_reg[5] 1180 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2424 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 1373 46
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 1123 16
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[0] 2205 97
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[21] 1314 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[13] 1133 25
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_23 1290 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2430 105
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[1] 1201 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1418 64
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[33] 1037 27
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ_2 1069 24
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19] 1583 150
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 1226 34
set_location Controler_0/Reset_Controler_0/un7_write_signal_0_a2 1231 21
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[4] 2400 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0] 1572 153
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 1267 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_11 1369 51
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 1145 15
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 1336 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1394 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 1380 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1394 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1397 136
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1226 154
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[1] 2085 115
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[11] 1254 18
set_location Controler_0/Reset_Controler_0/un20_write_signal_0_a2_0 1230 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6] 1152 150
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 1198 36
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[6] 1231 33
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 1256 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1705 145
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[5] 1117 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1680 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1396 69
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[6] 2443 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNILDTP2[0] 2435 138
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 2425 97
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[3] 1282 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1484 145
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[12] 1259 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 2159 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1113 25
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[1] 996 21
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[2] 1234 28
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 1247 141
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[8] 1456 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1464 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 2419 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1408 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 2053 118
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[13] 1198 22
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[18] 1288 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1351 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1401 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1492 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[2] 2203 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1463 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1500 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1489 124
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2 1151 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 2140 135
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[9] 2025 97
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[12] 1225 37
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[10] 1122 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1477 144
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 1108 196
set_location Controler_0/ADI_SPI_1/addr_counter[6] 1279 16
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2429 75
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 2455 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[2] 1197 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[12] 1254 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 1280 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1354 141
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[1] 1184 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1401 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1399 72
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6] 1708 97
set_location Controler_0/Answer_Encoder_0/state_reg_Z[0] 1177 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_1 2444 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1209 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1441 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0] 1499 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1400 159
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[7] 1315 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1421 96
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[11] 1044 30
set_location Controler_0/ADI_SPI_1/divider_enable 1245 10
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[3] 2456 114
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 1184 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3] 2214 112
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[21] 989 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1466 34
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[6] 1221 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_1_a3_0_a3_0_a2 1308 36
set_location Data_Block_0/Test_Generator_0/Test_Data_7[0] 1489 91
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.4.un22_inputs 1136 30
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 1324 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1450 100
set_location Data_Block_0/Communication_Builder_0/next_state[10] 1229 141
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[2] 1109 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[0] 2413 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7] 1213 189
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25] 1218 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 2109 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1995 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[23] 2208 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 1282 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1508 133
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[10] 1236 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[4] 1340 24
set_location Data_Block_0/Communication_Builder_0/next_state[2] 1266 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1425 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/REN_d1 2397 91
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[6] 1257 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 1323 150
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 1314 24
set_location Data_Block_0/Test_Generator_0/Test_Data_2[3] 1500 100
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 1617 64
set_location Data_Block_0/Test_Generator_0/Test_Data_5[4] 1585 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 2067 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1488 145
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 1340 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 1374 55
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[8] 2433 46
set_location Controler_0/ADI_SPI_1/addr_counter[20] 1293 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1416 159
set_location Controler_0/Communication_ANW_MUX_0/state_reg_RNO[0] 1181 30
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER_RNO 1157 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 1315 153
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[23] 1290 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1105 168
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 1596 216
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 1187 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 1335 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1405 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[0] 2457 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 2147 136
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 382 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 1293 46
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[2] 2226 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 2452 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2426 114
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNI8CAF 1279 123
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 2024 97
set_location Controler_0/Command_Decoder_0/counter[9] 1161 19
set_location Controler_0/Command_Decoder_0/decode_vector[5] 1179 22
set_location Controler_0/Reset_Controler_0/read_data_frame[6] 1212 25
set_location Controler_0/gpio_controler_0/Inputs_Last[5] 1119 34
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1267 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1689 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[8] 1140 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[6] 1207 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 2071 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 1279 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1389 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 2096 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1698 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1507 132
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[5] 2436 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1417 342
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1390 342
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7] 1612 46
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 2442 91
set_location Controler_0/ADI_SPI_0/counter[4] 1261 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1478 133
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0 1154 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1386 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 2061 117
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2432 33
set_location Controler_0/ADI_SPI_1/busy 1257 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 1278 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1463 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2425 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 2114 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1244 342
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 2268 97
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 1207 151
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 2435 97
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[12] 1053 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 1351 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1676 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[2] 1269 34
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[21] 2229 97
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[22] 1054 24
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[1] 1114 37
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[3] 1130 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0_0[4] 2442 105
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 1179 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1271 157
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_15_RNIH06E 1244 15
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/puls_nx_2[7] 2457 78
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[1] 1303 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1462 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1412 64
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNIH7DT1[2] 2444 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1455 144
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[10] 1237 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 1513 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1620 36
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[0] 1258 138
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 1455 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2446 42
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1208 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[1] 2274 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1264 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1389 129
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/re_pulse_d1 2394 91
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT_1_sqmuxa_i 1246 15
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 1295 21
set_location Controler_0/Command_Decoder_0/counter[21] 1173 19
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[8] 1319 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1268 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1525 64
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[12] 1218 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12] 1188 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_1[0] 1329 48
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 1325 154
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 1017 153
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[0] 1280 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1471 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIIGA3[1] 2442 36
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[7] 1208 27
set_location Controler_0/Reset_Controler_0/read_data_frame[13] 1227 25
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 1079 151
set_location Controler_0/ADI_SPI_0/state_reg[1] 1289 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5] 2223 103
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 1510 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1482 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1448 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a6[1] 1905 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2420 108
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2454 126
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[7] 1121 28
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 2403 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1421 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[2] 2226 97
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1202 175
set_location Data_Block_0/Test_Generator_0/Test_Data_4[7] 1387 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1354 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1084 16
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0] 2426 82
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1338 136
set_location Controler_0/ADI_SPI_1/addr_counter[12] 1285 16
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 1132 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O 1132 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8] 1375 54
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNIMAG01 1281 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 368 210
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIVLVG[6] 1209 21
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING 1159 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[5] 1235 28
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 1287 154
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[7] 2444 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 2060 117
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1180 34
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 1075 151
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[13] 1188 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1501 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 1378 46
set_location Controler_0/ADI_SPI_1/addr_counter[7] 1280 16
set_location Data_Block_0/Test_Generator_0/Test_Data_6[11] 1616 64
set_location Controler_0/ADI_SPI_0/addr_counter[27] 1324 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 2231 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 1199 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2 2453 87
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 1311 151
set_location Data_Block_0/Test_Generator_0/Test_Data_3[6] 1695 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[10] 1617 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1506 133
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 2441 91
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[3] 1271 18
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 1192 151
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[14] 1141 37
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1206 175
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2413 108
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.7.un37_inputs 1106 30
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[7] 1262 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 2122 141
set_location Controler_0/ADI_SPI_1/data_counter[21] 1270 10
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[6] 2397 99
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[7] 1315 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7_RNO[0] 1296 48
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[7] 1127 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1453 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1450 99
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[1] 1281 21
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 1448 145
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[1] 1232 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1270 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1501 63
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 1335 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 239 144
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N 1054 31
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 1296 154
set_location Controler_0/ADI_SPI_0/data_counter[0] 1285 34
set_location Controler_0/gpio_controler_0/read_data_frame_8[9] 1162 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2444 81
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[26] 2215 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_a3_0_a5[2] 2421 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1622 36
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 1293 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1369 150
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[1] 1227 33
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 1295 22
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 1310 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 1366 42
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[27] 2269 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1524 64
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0_a4 1159 21
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1191 33
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_m3[0] 1319 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1342 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1386 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[8] 1379 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2428 75
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 1361 70
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 1389 159
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[6] 1109 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 1178 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1383 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1465 34
set_location Controler_0/ADI_SPI_1/data_counter[30] 1279 10
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[13] 1131 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[8] 2228 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_3 2425 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1238 69
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 1237 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1446 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[1] 2450 64
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[7] 1294 21
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[4] 2440 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1502 133
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 1077 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5[2] 2456 63
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_RNO 1265 138
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 1344 144
set_location Controler_0/gpio_controler_0/Outputs[4] 1139 22
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 1275 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st_RNO 2414 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_1 2424 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 1141 18
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0 1293 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1396 136
set_location Controler_0/ADI_SPI_0/ss_n 1274 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1440 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2426 42
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/rxidle_st[1] 2442 109
set_location Controler_0/ADI_SPI_1/addr_counter[16] 1289 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1310 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1463 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 1328 37
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 1272 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[11] 1504 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 1303 46
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_5 1246 9
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIPTHI 1252 15
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[13] 1212 27
set_location Data_Block_0/Test_Generator_0/Test_Data_6[9] 1614 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1265 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1271 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 1223 192
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last 1154 28
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3 1155 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_2_a2_0_a3_0_a3_0_a3 1304 48
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 2431 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1382 96
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 1384 159
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 1378 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st 2425 79
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1183 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2417 102
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1105 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2429 135
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[12] 1148 24
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5] 1206 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[2] 2427 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/cmb_lckfrc.un1_lckfrc_nx6_0_0 2446 108
set_location Controler_0/ADI_SPI_0/addr_counter[8] 1305 28
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[14] 1217 36
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[16] 1251 28
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 1320 150
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[13] 1249 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1943 180
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rx_ready_sync_RNIMBHG[1] 2423 108
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 1381 45
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 1229 142
set_location Controler_0/ADI_SPI_0/data_counter[27] 1312 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 1321 48
set_location Controler_0/gpio_controler_0/Outputs[14] 1117 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/sync_st[0] 2433 106
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 1656 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 1291 43
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 1319 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 1013 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode_RNO[1] 2427 102
set_location Controler_0/ADI_SPI_1/data_counter[11] 1260 10
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[7] 1264 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1518 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 1323 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/sample_0_a2 2445 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1370 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 2420 91
set_location Controler_0/Command_Decoder_0/cmd_data[22] 1124 25
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20] 1448 144
set_location Controler_0/ADI_SPI_1/divider_enable_RNI4BDG 1271 15
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1266 180
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[8] 2220 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st[0] 2425 103
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 1120 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23] 1178 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 1622 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 2430 88
set_location Controler_0/Answer_Encoder_0/state_reg_Z[3] 1178 28
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[1] 1280 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1260 127
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1179 34
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 1215 34
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 1200 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1467 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 1304 135
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1_RNID50A 1263 138
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[0] 2424 37
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT 1238 22
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 1370 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1378 135
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[2] 2426 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/history[0] 2439 37
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[11] 1201 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 1359 45
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14] 1161 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1457 97
set_location Controler_0/gpio_controler_0/Inputs_Last[2] 1106 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2435 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1449 105
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[4] 1208 24
set_location Controler_0/gpio_controler_0/Inputs_Last[4] 1131 31
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[4] 1159 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 1354 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1317 175
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[8] 1157 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNIKHI31 1329 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 2074 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/history[0] 2451 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1482 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1314 174
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 1350 151
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 1125 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[11] 1867 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1393 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 1280 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1401 156
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[4] 1329 19
set_location Data_Block_0/Communication_Builder_0/next_state[0] 1256 138
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_DFN1 2421 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1336 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[5] 1339 24
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[1] 1320 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[4] 1136 28
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[11] 1211 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 1198 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1205 193
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[22] 1312 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 1202 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[1] 2410 102
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[2] 1077 25
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[2] 2407 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1489 142
set_location Controler_0/Answer_Encoder_0/periph_data_0[4] 1257 33
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[10] 1265 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1096 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3] 2213 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[2] 2429 79
set_location Controler_0/Command_Decoder_0/LMX1SPI_enable_cmd_i_i_a2 1181 21
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[3] 1191 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1099 261
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 1194 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 1121 22
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 1316 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1680 138
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 1191 37
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 2430 96
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 1130 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1440 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[2] 1314 48
set_location Controler_0/gpio_controler_0/state_reg_ns_i_0[0] 1182 24
set_location Data_Block_0/Test_Generator_0/Test_Data_2[9] 1506 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1911 309
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1267 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 1361 48
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/rxidle_st[0] 2413 112
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3] 1123 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 1375 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1412 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 1290 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1674 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 1298 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2_0_a2_0_a2_0_a2_0_a2 1357 48
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode_RNO[1] 2429 102
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock_RNO 2440 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIJB1H 1469 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1408 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1380 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1113 169
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1254 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 2119 135
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o3[0] 2437 66
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_o2 1382 48
set_location Data_Block_0/Test_Generator_0/Test_Data_6[8] 1613 64
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.10.un132_inputs 1121 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1373 136
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNI8IS81[5] 2444 66
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[3] 1235 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[4] 1328 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 1297 46
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[19] 2216 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1] 1385 48
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNIHQTG2[1] 2433 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1454 97
set_location Controler_0/gpio_controler_0/Inputs_Last[3] 1125 34
set_location Controler_0/SPI_LMX_0/SPI_interface_0/busy 1269 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 2073 115
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[15] 1249 21
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 1170 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1373 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1348 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1394 70
set_location Controler_0/ADI_SPI_0/data_counter[17] 1302 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[5] 2454 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2267 207
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[9] 1575 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1193 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1470 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 2117 135
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 1268 138
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1185 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[12] 1194 15
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 1185 145
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[18] 1318 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1401 157
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[2] 1165 31
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK_1_sqmuxa_0_a2 1167 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1460 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_3_sqmuxa 1236 21
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[3] 2446 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1383 103
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[4] 1247 21
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[5] 1203 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1214 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1669 144
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[1] 1309 21
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[0] 1224 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 1311 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1384 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 298 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15] 1391 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 2248 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1263 127
set_location Data_Block_0/Communication_Builder_0/next_state[12] 1261 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1497 133
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[21] 1285 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1376 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/sample_0_a2 2430 138
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[15] 1160 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1268 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_SLE_DEBUG 2438 115
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 1290 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1174 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 2149 136
set_location Controler_0/ADI_SPI_1/un1_state_reg_6_i_a2 1260 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 1278 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1692 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2454 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 2146 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1429 105
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 1179 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 1342 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1431 145
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 1124 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2418 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1447 100
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[13] 1221 36
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38_4 1226 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1443 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1389 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[4] 2436 105
set_location Controler_0/Reset_Controler_0/read_data_frame_6[10] 1221 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO 1489 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 1331 37
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[6] 1210 31
set_location Controler_0/ADI_SPI_0/data_counter[5] 1290 34
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[0] 1311 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 1324 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/rxidle_st_RNI0BD61[1] 2427 72
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 1273 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1261 157
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 1182 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2_0_a2_0_a2_0_a2_0_a2[5] 1263 24
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[1] 2443 66
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1] 1225 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1352 135
set_location Controler_0/ADI_SPI_1/state_reg_RNIH34I[4] 1270 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1447 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13] 1368 54
set_location Controler_0/gpio_controler_0/un7_read_signal_0_a2 1145 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 2111 142
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1267 127
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 1203 36
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2437 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1261 123
set_location Controler_0/ADI_SPI_1/rx_data_buffer[5] 1261 31
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO[0] 2424 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1678 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1475 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1391 136
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2432 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1445 108
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[0] 1231 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1370 97
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[3] 1120 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1675 136
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[1] 2431 96
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_16 1281 9
set_location Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2[0] 1101 24
set_location Controler_0/ADI_SPI_1/counter_3[0] 1224 9
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[6] 1118 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1083 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1221 159
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 1315 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1273 127
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT 1194 22
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2419 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error 2458 82
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1187 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1403 288
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1476 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqCode[1] 2429 103
set_location Controler_0/Command_Decoder_0/decode_vector[3] 1184 22
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[34] 1000 21
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 1346 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[4] 2428 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1387 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1461 360
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[6] 1255 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1382 130
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[1] 2430 79
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 1340 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 1276 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 1312 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1389 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1673 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2434 108
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNO 2445 42
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[13] 1304 25
set_location Controler_0/Command_Decoder_0/counter[30] 1182 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1699 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1691 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1693 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[9] 1377 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 2003 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 1375 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 1330 37
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1210 175
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_23 1253 6
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1352 136
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[0] 2446 105
set_location Controler_0/gpio_controler_0/read_data_frame[1] 1141 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1098 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 1369 132
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 1322 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5[2] 2457 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1201 72
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[14] 1244 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1460 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1373 135
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[10] 1119 37
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 1253 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1170 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1469 34
set_location Data_Block_0/Test_Generator_0/Test_Data_5[5] 1586 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1269 124
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m2_0_3 2432 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 2446 97
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[6] 1138 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14] 1387 48
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[4] 2445 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1262 127
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/history[1] 2436 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1448 109
set_location Controler_0/Reset_Controler_0/read_data_frame[14] 1213 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1456 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[11] 1126 36
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[2] 2438 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_o3_0_a3_0_0[4] 2416 111
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1867 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7] 1378 48
set_location Controler_0/Answer_Encoder_0/periph_data_0[3] 1248 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 923 342
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 1257 31
set_location Controler_0/Command_Decoder_0/Has_Answer_ret_RNO 1168 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1435 144
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[11] 1127 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6] 1485 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 1142 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[9] 1257 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[7] 1128 34
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 1206 151
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[7] 2221 96
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 1150 15
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/history[1] 2449 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 2082 136
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_o2 1287 30
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 1188 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1396 160
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 1318 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1388 136
set_location Controler_0/gpio_controler_0/read_data_frame[14] 1139 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[9] 2026 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 993 96
set_location Controler_0/gpio_controler_0/Outputs_6[3] 1128 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1456 97
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[3] 1182 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1376 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1495 133
set_location Controler_0/ADI_SPI_0/addr_counter[6] 1303 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 1352 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1403 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1443 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1433 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[1] 1113 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2_2_a2_0_a3_0_a3_0_a2_0 1355 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 1306 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1388 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1498 133
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 1257 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI173B[0] 2443 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0] 1610 79
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 2409 91
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1282 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 1317 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 1286 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0] 1127 9
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[10] 1613 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1683 138
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2435 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 301 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[2] 2450 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1515 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIMQDI[2] 2455 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_0_RNO[0] 1311 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1260 217
set_location Controler_0/Reset_Controler_0/un8_write_signal_0_a2 1229 21
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 1176 37
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2[7] 1169 24
set_location Controler_0/ADI_SPI_0/data_counter[24] 1309 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2427 112
set_location Controler_0/ADI_SPI_1/addr_counter[5] 1278 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4] 1625 97
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 1345 151
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 1354 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1381 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[3] 2456 105
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[8] 1617 58
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1527 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1375 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 2448 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/o_lckfrc_st 2426 106
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 1329 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1408 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2433 114
set_location Controler_0/ADI_SPI_1/counter[2] 1235 10
set_location Data_Block_0/Communication_Builder_0/next_state[8] 1254 141
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 1109 196
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[15] 1284 25
set_location Controler_0/Reset_Controler_0/read_data_frame[9] 1215 25
set_location Data_Block_0/Test_Generator_0/Test_Data_4[11] 1391 43
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_RNO[1] 1316 21
set_location Controler_0/ADI_SPI_1/sdio_cl 1265 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01 1398 63
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 1123 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIS868[4] 2447 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1316 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1271 217
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[4] 1137 21
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2436 63
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r4 2393 90
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[30] 1043 27
set_location Controler_0/SPI_LMX_0/spi_master_0/state_RNO[0] 1318 21
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 1278 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1292 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 2086 136
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st[1] 2445 106
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2430 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1384 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1490 132
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[0] 1306 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock_combo.un1_lock_event5_0_a2 2427 138
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 883 363
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 1683 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1524 70
set_location Controler_0/gpio_controler_0/Outputs_6[15] 1128 45
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 1325 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1699 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 514 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1527 193
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 2022 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1387 129
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[10] 1122 36
set_location Data_Block_0/Test_Generator_0/Test_Data_3[8] 1697 97
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[12] 1134 22
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1171 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[0] 2433 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 1356 55
set_location Controler_0/ADI_SPI_0/addr_counter[15] 1312 28
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 1318 153
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10] 1219 189
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.15.un77_inputs 1158 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1728 288
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1399 159
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[7] 2430 100
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 1068 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1446 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_0_a6 1359 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1393 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1668 145
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 1291 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1418 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[10] 2080 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 2069 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_5[0] 1351 48
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO 1289 129
set_location Controler_0/ADI_SPI_0/divider_enable_RNI2FLL 1278 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1261 156
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[7] 1119 27
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 1291 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 488 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1476 132
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 1074 151
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[15] 1035 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1355 141
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 1390 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1675 145
set_location Controler_0/gpio_controler_0/Outputs_6[1] 1131 45
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[25] 1055 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2416 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1400 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1400 156
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_RNO[1] 2429 105
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 1304 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1369 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1123 10
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl 1313 22
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[19] 1041 30
set_location Controler_0/Answer_Encoder_0/periph_data_2[7] 1244 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2420 135
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[1] 2447 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[9] 1138 25
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[0] 1279 21
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[29] 988 21
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 1334 145
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_3_sqmuxa 1192 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 1306 153
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 1213 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1458 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 1263 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1381 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 1268 216
set_location Controler_0/Command_Decoder_0/counter[8] 1160 19
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[8] 1117 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1382 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 503 282
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_0_a6_1 1362 54
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 1354 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[4] 2452 127
set_location Controler_0/ADI_SPI_0/data_counter[14] 1299 34
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[12] 1207 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1456 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[13] 1198 21
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[4] 2444 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 1117 18
set_location Data_Block_0/Test_Generator_0/Test_Data_3[4] 1693 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[6] 1306 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1468 144
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[3] 1232 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1267 157
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[0] 2436 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 1624 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1126 10
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[0] 1137 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0] 1495 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2442 37
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 1222 151
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 1256 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2446 81
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[9] 1286 22
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 1342 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1390 136
set_location Controler_0/gpio_controler_0/state_reg_ns_a2_0_a2[4] 1184 24
set_location Data_Block_0/Test_Generator_0/Test_Data_5[10] 1591 64
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[10] 1230 141
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[1] 1105 37
set_location Controler_0/ADI_SPI_1/counter[6] 1239 10
set_location Controler_0/Reset_Controler_0/read_data_frame_6[5] 1222 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 2110 142
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 1149 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1431 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1522 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 1281 43
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[7] 1124 28
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 1351 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2425 135
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[0] 1228 34
set_location Data_Block_0/Test_Generator_0/Test_Data_7[10] 1483 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2419 108
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1177 34
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5] 1204 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 1394 165
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[11] 1124 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 721 63
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6] 1222 150
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 1158 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 1207 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_a3_0_0[0] 1266 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 2080 136
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[13] 1064 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[1] 2420 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1112 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[4] 2417 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 1358 43
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIVQV9[2] 2446 36
set_location Controler_0/Communication_ANW_MUX_0/DEST_3_Fifo_Write_Enable 1183 30
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[23] 994 27
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[13] 1147 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 1310 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1388 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1368 145
set_location Controler_0/ADI_SPI_0/data_counter[28] 1313 34
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[10] 1608 46
set_location Controler_0/ADI_SPI_0/addr_counter[7] 1304 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1407 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1333 135
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1562 207
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 992 96
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[0] 2422 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[1] 2450 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1395 73
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 1071 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1690 145
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer_5_i_o2[1] 1312 21
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 2427 97
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[11] 1193 15
set_location Controler_0/gpio_controler_0/read_data_frame[10] 1149 34
set_location Controler_0/ADI_SPI_1/state_reg[2] 1248 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[7] 1128 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 2021 117
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[4] 1231 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2439 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1674 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[0] 2438 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1374 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1208 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 1306 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1460 100
set_location Controler_0/Reset_Controler_0/EXT_LMX1_Reset_N 1266 18
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[37] 1042 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[11] 1485 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 2116 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1398 157
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 1343 144
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[7] 1242 24
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[11] 2212 97
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[1] 1178 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1388 130
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 1326 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1126 261
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_27_RNO 1248 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1092 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 1336 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1410 145
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[1] 1324 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_o3_0_a3_0_0[4] 2443 108
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0_a2_0 1250 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 1329 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 1366 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23] 1179 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[1] 2446 114
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 1152 15
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[20] 1202 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14] 1355 45
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2447 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 2028 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_10_0_a2[2] 2442 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1378 151
set_location Controler_0/gpio_controler_0/Outputs_6[11] 1126 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[1] 2432 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[2] 2426 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1383 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[7] 1255 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2440 126
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1122 10
set_location Controler_0/Answer_Encoder_0/periph_data_0[7] 1255 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO 1900 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1397 72
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 1273 129
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 1167 103
set_location Controler_0/gpio_controler_0/Outputs_6[10] 1124 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28] 1207 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1474 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1458 91
set_location Controler_0/ADI_SPI_0/counter[1] 1248 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[7] 1332 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1674 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 1336 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2435 135
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3] 1702 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 1347 174
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 2422 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[2] 2439 124
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 1304 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 1192 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[1] 2437 36
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[1] 1228 25
set_location Data_Block_0/Test_Generator_0/Test_Data_4[2] 1604 64
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 1040 174
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 2453 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 2435 88
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[11] 1324 31
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[6] 2204 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1381 130
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 1281 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1277 126
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_7_0_a2[5] 2431 99
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3] 1454 130
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18] 1394 207
set_location Controler_0/Reset_Controler_0/state_reg_ns_i_0[0] 1178 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 1351 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 1121 16
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[10] 1150 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1409 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1334 135
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[19] 1052 18
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[17] 1215 36
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1172 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1459 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1435 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1380 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[0] 2440 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2425 82
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 1304 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1382 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[9] 1311 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_4_sqmuxa 1242 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1392 69
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1124 10
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 1201 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[0] 2434 79
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNII37[1] 2425 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 1357 43
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 1277 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_a2 1328 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[1] 2417 117
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO 2425 63
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[12] 1217 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0] 1497 91
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[2] 1257 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[9] 1612 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1460 97
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 1341 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[8] 1274 42
set_location Controler_0/ADI_SPI_0/data_counter[18] 1303 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 1262 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1389 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1114 25
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[5] 1254 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 2011 118
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[5] 1232 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2430 108
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 498 282
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[10] 1208 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/rxidle_st[1] 2423 112
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 1309 151
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[7] 1139 28
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[3] 2440 66
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1369 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[8] 2433 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1332 135
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 1133 15
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[20] 1309 31
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 1365 151
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[0] 1132 28
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[24] 2197 97
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[3] 1228 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[11] 1609 46
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[1] 2432 79
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 1189 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 921 342
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[0] 2449 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1526 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1462 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1454 100
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[1] 2278 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 1364 55
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 1367 55
set_location Controler_0/Command_Decoder_0/counter[31] 1183 19
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[11] 1054 30
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[33] 1036 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 1378 49
set_location Controler_0/Command_Decoder_0/cmd_ID[0] 1148 19
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 1250 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1461 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 551 315
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1668 141
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5_RNI28OU3[2] 2447 72
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22] 1187 144
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3 1320 21
set_location Controler_0/gpio_controler_0/state_reg[2] 1176 25
set_location Controler_0/Reset_Controler_0/state_reg_ns_i_a2[5] 1177 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[3] 2440 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count_RNO[0] 2425 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1439 106
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 1314 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3 1356 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21] 1125 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1398 64
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[4] 1235 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1672 145
set_location Controler_0/ADI_SPI_1/addr_counter[10] 1283 16
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[6] 1227 30
set_location Controler_0/ADI_SPI_1/counter[4] 1237 10
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15] 1209 150
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[9] 2008 97
set_location Controler_0/Reset_Controler_0/read_data_frame[3] 1221 19
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[0] 1133 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error 2433 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1264 217
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1527 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6] 1611 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1386 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 2054 118
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 1171 15
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[2] 1267 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1374 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 1391 180
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[0] 1006 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1479 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1516 69
set_location Data_Block_0/Test_Generator_0/Test_Data_6[7] 1612 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1387 100
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 1328 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 2105 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1393 160
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[2] 1046 18
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[23] 1313 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2415 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 1343 48
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_4_sqmuxa 1189 21
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 1294 145
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1267 160
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1173 37
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[0] 1306 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1489 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1436 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 2458 97
set_location Controler_0/ADI_SPI_1/addr_counter[27] 1300 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[3] 1270 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 1331 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI199M4[0] 2416 117
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[10] 1245 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 1314 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1388 129
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[1] 1263 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1369 97
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 1079 24
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1110 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6] 1374 42
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[0] 2446 106
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[15] 1162 37
set_location Controler_0/Answer_Encoder_0/periph_data_2[9] 1238 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2435 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1420 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 2328 201
set_location Controler_0/gpio_controler_0/read_data_frame[9] 1162 31
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[9] 1249 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[9] 2446 124
set_location Controler_0/ADI_SPI_1/counter[3] 1247 10
set_location Data_Block_0/Test_Generator_0/Test_Data_5[0] 1494 91
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[5] 991 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/cmb_lckfrc.un1_lckfrc_nx6_0_0 2421 111
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 1144 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1698 288
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2452 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 1390 49
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_a2 1288 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1481 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1678 145
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1282 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 1295 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 2043 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1685 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_0 1288 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1479 132
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 1076 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1394 159
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[3] 1135 28
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1199 175
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft5_0 1295 129
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[1] 2447 106
set_location Data_Block_0/Communication_Builder_0/next_state[13] 1270 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 1332 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNIJ90C[2] 2456 108
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[4] 1130 22
set_location Controler_0/Command_Decoder_0/counter[23] 1175 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6] 2004 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 2112 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1456 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1496 133
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 1202 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2445 126
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0 1248 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1389 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1355 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1530 70
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[0] 1227 19
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[6] 1221 30
set_location Controler_0/ADI_SPI_1/rx_data_buffer[7] 1260 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/lckfrc_st 2441 115
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_ss_n 1317 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1394 136
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 1318 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1370 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1384 130
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 1276 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1426 99
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[15] 1149 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO 1136 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 500 282
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[5] 2453 127
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 1141 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[6] 2454 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1382 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 2102 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 1272 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 335 144
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[6] 1202 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1380 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[1] 2429 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 2017 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[2] 1342 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1433 106
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 1358 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1026 174
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[3] 2427 34
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[11] 1297 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1376 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8] 1223 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 1126 25
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 1167 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5] 2220 97
set_location Controler_0/ADI_SPI_0/data_counter[29] 1314 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNO[2] 2422 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1484 132
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_17 1291 18
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 1142 18
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.10.un52_inputs 1117 33
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 1281 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1368 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 1134 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[8] 1476 97
set_location Controler_0/Communication_CMD_MUX_0/SRC_1_Fifo_Read_Enable 1070 24
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNIDMJR[1] 2441 66
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[8] 2414 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 1258 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1489 132
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[11] 1619 46
set_location Controler_0/ADI_SPI_1/rx_data_buffer[6] 1269 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7] 1615 46
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 1227 141
set_location Controler_0/gpio_controler_0/read_data_frame[3] 1143 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1203 175
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 1295 30
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_18 1306 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[3] 2428 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[10] 1500 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1381 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[9] 2434 142
set_location Controler_0/ADI_SPI_0/addr_counter[17] 1314 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1392 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 497 315
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1405 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6] 1374 54
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 1316 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1682 145
set_location Controler_0/ADI_SPI_1/un1_state_reg_9_i_0 1263 15
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 1583 208
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 1280 25
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[15] 1223 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1432 145
set_location Controler_0/ADI_SPI_1/rx_data_frame[0] 1268 31
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 1122 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_o3_0_o5[0] 2441 108
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o6[1] 1898 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 1304 46
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 1224 141
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[8] 2228 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_DFN2 2445 115
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[16] 2227 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3] 1703 97
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 1212 190
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/emptyilto10_7 2410 90
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[18] 2203 96
set_location Controler_0/ADI_SPI_1/counter[8] 1241 10
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[14] 1141 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[0] 1332 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1427 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[2] 2439 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/history[0] 2432 139
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 1317 151
set_location Controler_0/ADI_SPI_0/data_counter[20] 1305 34
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 1196 37
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 1179 37
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[17] 2274 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[1] 2437 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1395 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1401 63
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1096 15
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 1396 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 1149 18
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.9.un47_inputs 1137 24
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1274 141
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1280 123
set_location Controler_0/gpio_controler_0/read_data_frame[7] 1131 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1691 135
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[3] 2431 87
set_location Controler_0/Reset_Controler_0/state_reg_ns_a2_0_a2[4] 1181 24
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 1119 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1521 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 1206 37
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][8] 2415 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 1300 46
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[7] 1119 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 190 207
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2[0] 1154 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1383 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 1318 46
set_location Controler_0/Command_Decoder_0/counter[22] 1174 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7] 2219 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 1204 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 1372 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 476 207
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[15] 1200 18
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 1321 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1672 132
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_RNO 2419 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1707 144
set_location Controler_0/Command_Decoder_0/cmd_data[21] 1122 25
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[1] 2434 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[2] 2439 118
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 1186 37
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[1] 1235 36
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1208 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1445 99
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_11 1225 18
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2422 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1526 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1334 142
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[10] 1243 33
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[0] 2442 96
set_location Controler_0/ADI_SPI_0/data_counter[19] 1304 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock_combo.un1_lock_event5_0_a3_0_0 2431 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock 2427 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1405 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 1365 45
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 1285 22
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[1] 2438 34
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[10] 1298 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1570 207
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[4] 1307 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1470 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1213 193
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_4[15] 1222 33
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[5] 2455 96
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[9] 1236 16
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 2434 88
set_location Controler_0/Command_Decoder_0/state_reg[2] 1167 25
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 1293 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1677 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 2070 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1343 136
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2 1173 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[0] 2412 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1444 99
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[14] 1140 30
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1094 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7] 1481 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1388 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 2413 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 1181 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7] 1278 45
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[14] 1294 25
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 1117 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 949 342
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNI5V29 2451 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1380 129
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m38_i_a2_0 1259 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 660 117
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 1320 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1246 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 1215 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/sample_0_a2 2419 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1375 96
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 1321 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2435 114
set_location Controler_0/ADI_SPI_0/addr_counter[5] 1302 28
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.11.un57_inputs 1116 36
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 1543 202
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 1283 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 1301 43
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[0] 1134 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1498 141
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[8] 1217 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1386 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 1365 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[8] 1452 34
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[15] 1242 19
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2[4] 1177 27
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 1344 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/sync_st[1] 2418 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 2104 142
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[15] 1252 22
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 1196 142
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[4] 1251 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1475 90
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[10] 2446 91
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[13] 1305 25
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.3.un17_inputs 1127 33
set_location Controler_0/ADI_SPI_1/addr_counter[0] 1273 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[2] 1196 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[8] 2009 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 1387 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[13] 1378 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1288 168
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 1124 24
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 1197 36
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[30] 1038 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[15] 1250 21
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 1013 153
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[0] 2443 114
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 2028 114
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1184 34
set_location Controler_0/Communication_CMD_MUX_0/state_reg[1] 1097 25
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[0] 1132 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 1356 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 1586 219
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_9 1372 54
set_location Controler_0/ADI_SPI_0/addr_counter[26] 1323 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 2115 136
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m20 1146 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1457 145
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_14 1282 9
set_location Controler_0/ADI_SPI_1/addr_counter[4] 1277 16
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 2418 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 1376 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1125 10
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[1] 2434 100
set_location Controler_0/ADI_SPI_0/data_counter[10] 1295 34
set_location Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 1075 24
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 1285 144
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 1146 16
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[5] 1115 33
set_location Controler_0/Command_Decoder_0/counter[26] 1178 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 1534 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1400 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1340 142
set_location Controler_0/ADI_SPI_1/rx_data_frame[3] 1267 31
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_a2 1294 30
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 2429 97
set_location Data_Block_0/Communication_Builder_0/next_state_0[11] 1270 138
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[8] 1292 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[3] 2440 88
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[0] 1327 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4] 1614 46
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1527 192
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 1380 159
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[9] 2413 97
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[9] 1131 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 2116 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[13] 1324 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[14] 1246 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1700 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt_RNO[0] 2456 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1388 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[0] 2421 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1401 165
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect 1594 73
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 1219 151
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[2] 1229 19
set_location Controler_0/Command_Decoder_0/counter[3] 1155 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 1119 16
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 1194 151
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[7] 1048 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st_RNIQ6HJ[2] 2444 105
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[5] 2435 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1336 142
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[13] 1128 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1471 144
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[2] 1216 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1684 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6] 1594 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 705 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1377 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10] 1199 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1376 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 1348 144
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[4] 1242 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1384 100
set_location Controler_0/ADI_SPI_0/state_reg[0] 1291 31
set_location Controler_0/gpio_controler_0/read_data_frame_8[4] 1145 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[7] 1243 24
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[4] 1132 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[2] 1104 36
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 1352 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2430 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1506 132
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2412 102
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_19 1252 6
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 897 228
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1569 228
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26] 1215 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1414 145
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[8] 1152 37
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.8.un122_inputs 1163 36
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 1312 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[5] 2441 106
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 1294 154
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 1360 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[0] 2446 67
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/history[0] 2435 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_RNO[2] 2431 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1394 157
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[11] 1223 33
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 1237 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 1300 43
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[12] 1329 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2432 112
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1] 2425 112
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/un1_re_set6_0_x2 1185 30
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[13] 1228 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1389 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[7] 2444 118
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[11] 1125 37
set_location Controler_0/ADI_SPI_1/tx_data_buffer[2] 1274 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 1312 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[1] 1201 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[8] 2013 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[15] 1322 30
set_location Controler_0/Command_Decoder_0/decode_vector_10_3dflt_0 1158 21
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 1289 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 1358 45
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_12 1246 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1395 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1426 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count_RNO[0] 2424 111
set_location Controler_0/Reset_Controler_0/read_data_frame[8] 1220 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 1386 159
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[7] 1234 16
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 1166 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 1388 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 1321 21
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[4] 2429 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 1291 46
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1245 165
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 1633 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1378 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[1] 2443 67
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1416 100
set_location Controler_0/Command_Decoder_0/counter[24] 1176 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1713 145
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[0] 1311 22
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[0] 2431 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1247 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNIPV8A1 1276 129
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1269 180
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1207 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 2076 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[3] 2451 82
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 1122 22
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 1273 30
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[5] 1116 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 1318 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 1120 19
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 1125 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 1599 180
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 1281 127
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/sample_0_a2 2437 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1335 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1383 130
set_location Controler_0/gpio_controler_0/read_data_frame_8_sn_m6 1146 30
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[8] 1159 36
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2_1_0 1268 21
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3_RNIFALT 1314 18
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 1221 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1207 175
set_location Controler_0/ADI_SPI_1/data_counter[28] 1277 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1637 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[13] 1248 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 1301 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1393 69
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[5] 1207 18
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 2454 96
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[14] 1034 30
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1186 34
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[5] 1114 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 1284 46
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 1208 22
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[5] 2430 91
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[24] 1021 30
set_location Controler_0/gpio_controler_0/Inputs_Last[9] 1137 25
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[3] 1321 18
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1260 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 2016 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 2408 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o6[2] 1899 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 2015 117
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[5] 1203 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_RNO 1323 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1387 90
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 1317 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1309 175
set_location Controler_0/Reset_Controler_0/read_data_frame_6[6] 1212 24
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 1134 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2257 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 2004 118
set_location Controler_0/Command_Decoder_0/cmd_data[23] 1117 25
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2418 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1675 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 1168 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2427 75
set_location Controler_0/Command_Decoder_0/state_reg[3] 1173 25
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 1204 22
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 1193 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1223 183
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 1214 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1261 127
set_location Controler_0/ADI_SPI_0/addr_counter[21] 1318 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 1131 15
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1206 193
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 1347 151
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[9] 1188 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 1369 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1312 223
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1377 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 2118 135
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 1272 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1674 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 1299 46
set_location Data_Block_0/AND4_0_0 2424 87
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[4] 2431 72
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0[4] 1158 24
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[6] 1120 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 2057 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 2451 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_SLE_DEBUG 2402 52
set_location Controler_0/ADI_SPI_0/divider_enable 1270 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1318 175
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/rstn 2434 39
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[11] 1258 18
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 1275 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 2120 135
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1222 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1353 141
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[0] 1134 30
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_o2_RNINHHK 1277 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1384 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1 2460 125
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 1352 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 901 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 1351 49
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2434 117
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[10] 2077 115
set_location Controler_0/Reset_Controler_0/state_reg_RNO[2] 1183 24
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 1178 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[4] 2441 88
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 1339 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 1334 37
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2_4[4] 1176 21
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[9] 1118 36
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[2] 1230 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1372 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error 2458 127
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[8] 1220 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count[0] 2428 139
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 2432 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 2450 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 1201 145
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 1250 145
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1244 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1391 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 1320 37
set_location Controler_0/gpio_controler_0/read_data_frame_8[10] 1149 33
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[6] 1256 18
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[25] 2198 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_a3_0_0[4] 2438 114
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_0 2438 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[0] 2439 82
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_a2_1_0[6] 1174 24
set_location Controler_0/gpio_controler_0/state_reg[4] 1187 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1220 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1201 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNILN8A1[1] 2444 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 1262 25
set_location Controler_0/Communication_CMD_MUX_0/state_reg[0] 1101 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_0_a2_3_a2_3_a2_3_a2_1 1309 36
set_location Controler_0/gpio_controler_0/Inputs_Last[14] 1129 34
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1182 34
set_location Controler_0/Command_Decoder_0/counter[0] 1154 16
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[5] 1217 27
set_location Controler_0/ADI_SPI_1/data_counter[18] 1267 10
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1] 1573 180
set_location Controler_0/ADI_SPI_0/counter[3] 1269 43
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3 1326 21
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[6] 1229 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error 2433 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[2] 2457 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/rxidle_st[1] 2442 115
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[6] 1137 33
set_location Controler_0/Command_Decoder_0/decode_vector_RNIHM9C[6] 1260 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[0] 2437 124
set_location Controler_0/ADI_SPI_1/rx_data_frame[4] 1259 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1382 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11] 1366 45
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_o3_0_o5[0] 2418 111
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[10] 1047 21
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_15_RNI5I0A 1253 27
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[14] 1294 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1105 169
set_location Controler_0/REGISTERS_0/state_reg[0] 1135 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1697 145
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 1573 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1200 34
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[20] 1007 27
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_24 1267 6
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 1280 151
set_location Controler_0/ADI_SPI_1/addr_counter[31] 1304 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1112 169
set_location Controler_0/ADI_SPI_1/data_counter[0] 1249 10
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 1182 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[1] 2438 124
set_location Controler_0/Command_Decoder_0/counter[6] 1158 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[6] 2443 118
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 360 127
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[15] 1209 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1397 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1531 63
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_6[0] 1164 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 1296 43
set_location Controler_0/Reset_Controler_0/un15_write_signal_0_a2 1140 21
set_location Controler_0/gpio_controler_0/read_data_frame_8[5] 1130 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 2063 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2431 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[1] 1343 25
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[23] 1203 24
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2447 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 1203 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1283 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[1] 2427 130
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[14] 1200 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[9] 1619 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count_RNO[0] 2425 129
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[0] 1229 28
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[11] 1161 30
set_location Controler_0/ADI_SPI_1/counter[7] 1240 10
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 2027 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 2414 91
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIHR386[2] 1292 129
set_location Controler_0/ADI_SPI_0/divider_enable_RNI0DLL 1275 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[15] 1162 36
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 1308 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 2429 88
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[2] 1220 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1350 141
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[6] 1231 28
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[22] 1284 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25] 1219 141
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[3] 2443 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 2108 142
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[2] 2427 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1482 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1446 111
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[3] 1271 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 1387 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1257 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1095 25
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[36] 1007 21
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 2438 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[6] 1212 18
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[11] 1216 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 1581 180
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2459 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count[1] 2431 139
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 1335 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2423 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 1293 43
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 1191 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1492 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 2026 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 2086 69
set_location Data_Block_0/Communication_Builder_0/next_state[11] 1269 138
set_location Controler_0/gpio_controler_0/state_reg[3] 1179 25
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[13] 1149 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 1273 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 1348 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 1346 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1052 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 2018 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 1372 46
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 1138 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[9] 2005 97
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 1145 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1407 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2 2461 125
set_location Controler_0/Communication_CMD_MUX_0/SRC_3_Fifo_Read_Enable 1062 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 1383 48
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[5] 2442 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1383 96
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 1118 22
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 1207 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1497 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8] 1377 54
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 1098 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 1187 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/history[1] 2425 139
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_15 1283 9
set_location Controler_0/Command_Decoder_0/decode_vector_10_5dflt 1179 21
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 1154 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1398 70
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[0] 2419 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1688 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[9] 1249 24
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[1] 1263 18
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[19] 1314 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 1360 45
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1169 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count[1] 2432 124
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 1266 139
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_9_RNO_0 1262 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2456 81
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5_RNIC4DF1[2] 2459 105
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1090 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1419 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[5] 2438 67
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2440 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1386 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1458 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1482 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1528 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1393 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1915 354
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1421 100
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[11] 1287 25
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[7] 1207 31
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2 2438 36
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[10] 1228 36
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[3] 1128 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid_RNI8DLR 1278 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1525 70
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 2431 88
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1452 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 1290 46
set_location Controler_0/ADI_SPI_1/tx_data_buffer[1] 1281 22
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[8] 2012 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5] 1567 19
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[5] 2408 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[5] 2442 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1309 174
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 2416 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[4] 2453 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 2087 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1385 154
set_location Controler_0/gpio_controler_0/Inputs_Last[10] 1121 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1205 175
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2443 81
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[10] 2410 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_2_tz[0] 1643 78
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[7] 1244 25
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[9] 1212 34
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/busy 1271 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1375 145
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 1139 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1] 1308 42
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[0] 1272 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[5] 2453 79
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[4] 1135 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1499 133
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[11] 1258 19
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[2] 1222 24
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 1618 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1374 97
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[18] 1213 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27] 1191 141
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[14] 1222 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[5] 1257 21
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 1166 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1372 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 1178 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1388 153
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1266 127
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit 1318 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 1377 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2] 1220 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1625 36
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[32] 972 24
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[36] 998 18
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1197 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2435 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1_a3_2 1310 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[1] 1316 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1394 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6] 2011 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1373 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1429 144
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_837_i 1284 30
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[6] 1132 33
set_location Controler_0/REGISTERS_0/state_reg[1] 1137 16
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 1208 37
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI1J09 2432 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 2459 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2419 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[21] 1316 31
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[7] 1221 27
set_location Data_Block_0/Test_Generator_0/Test_Data_3[10] 1699 97
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[5] 1211 33
set_location Controler_0/ADI_SPI_1/state_reg[0] 1253 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 2075 115
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask_1_sqmuxa_1 1238 21
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 1187 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 1343 37
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[15] 1206 31
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[13] 1138 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 1371 55
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_0_o3_RNISJ7T 1322 21
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 1120 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1500 63
set_location Controler_0/REGISTERS_0/state_reg_ns_i_a2_0_1[0] 1166 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1668 144
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 1332 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1479 142
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 1392 208
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[8] 2432 87
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 1257 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNO 2433 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2428 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 124 210
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2421 33
set_location Controler_0/Command_Decoder_0/Has_Answer_ret 1168 25
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1193 34
set_location Controler_0/ADI_SPI_0/data_counter[8] 1293 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1266 157
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 1120 22
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 1172 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1386 154
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 1258 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 1348 48
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[12] 1146 24
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 1166 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1403 165
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 1164 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 1320 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1316 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1086 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1694 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[7] 2416 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2432 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st_RNI6S431[2] 2420 111
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1274 127
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 1319 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_DFN2 2422 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1531 91
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[10] 1119 36
set_location Controler_0/ADI_SPI_1/addr_counter[23] 1296 16
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_DFN1 2443 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1527 63
set_location Controler_0/Command_Decoder_0/counter[25] 1177 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/sync_st[2] 2446 109
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[2] 1216 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 2005 118
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_14 1306 15
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[6] 2204 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 1024 201
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[6] 1287 22
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_8 1224 18
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI4TBO1[4] 2435 45
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/rxidle_st_RNI090N[1] 2442 108
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 1159 15
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 1212 159
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 1187 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24] 1222 141
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.1.un7_inputs 1107 36
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[1] 2449 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1413 70
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2447 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1464 34
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 1211 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_RNO 1324 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 1362 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[11] 1725 97
set_location Controler_0/Command_Decoder_0/decode_vector_10_1dflt 1182 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1408 144
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 1252 145
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1279 142
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[38] 1058 18
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2430 115
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 1121 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 1188 37
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[37] 1033 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1098 24
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[8] 1152 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[4] 1128 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1392 73
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER 1155 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2434 139
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 1347 144
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[6] 1257 19
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNIF8A91 1205 21
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[8] 1248 25
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 1191 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[0] 2437 88
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1200 175
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 1280 129
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 724 36
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 1288 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[1] 2427 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1459 144
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 1211 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_2 2447 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1311 175
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 1203 142
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 1329 154
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r_RNO 2391 90
set_location Controler_0/gpio_controler_0/read_data_frame_8[14] 1139 33
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 1302 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2443 126
set_location Controler_0/Reset_Controler_0/read_data_frame_6[4] 1220 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1534 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1411 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1496 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[2] 2439 81
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 1184 36
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2434 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 2007 118
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[14] 1223 36
set_location Data_Block_0/Communication_Builder_0/next_state_0[2] 1264 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock_RNO 2424 138
set_location Controler_0/ADI_SPI_1/data_counter[5] 1254 10
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[5] 2431 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[12] 1243 37
set_location Controler_0/ADI_SPI_1/un1_state_reg_11_i_0 1269 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1509 133
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/history[1] 2431 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1488 132
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1695 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2403 102
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 1241 123
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[10] 1209 15
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 1285 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1461 100
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[15] 1219 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 1018 153
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 493 283
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1696 145
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[3] 1278 21
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 1223 151
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1355 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0_0 2438 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1381 135
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNIOH1M 1308 18
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_FINE_LOCK_0 2433 63
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[2] 2442 67
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 1228 142
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1198 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[14] 1367 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 2145 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 1359 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1353 135
set_location Data_Block_0/Communication_Builder_0/next_state_0[5] 1236 141
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[8] 1154 36
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 1575 181
set_location Controler_0/ADI_SPI_0/addr_counter[28] 1325 28
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 1286 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid_RNIB2971 1281 126
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[8] 2429 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[5] 2268 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1164 117
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[15] 1291 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1415 144
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 1362 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[3] 2452 64
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 1226 141
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_enable 1310 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1284 168
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 1153 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1462 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1087 16
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[9] 2206 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2433 102
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 1203 25
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1315 174
set_location Controler_0/gpio_controler_0/read_data_frame[6] 1138 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[0] 2436 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 1362 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1376 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_RNO 1331 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_12_i_o2 1386 48
set_location Controler_0/Answer_Encoder_0/state_reg_ns_0[2] 1180 27
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 1311 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2416 33
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[4] 1307 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1454 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 1223 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[7] 2432 142
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 1254 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 1605 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2424 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[3] 1338 25
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[1] 2432 78
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[10] 1291 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_3_a2_3_a3_0_a3_0_a2_1 1317 36
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[10] 1237 16
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[14] 1146 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_7[0] 1303 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 550 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNI6Q21 2422 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 2034 118
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl 1331 22
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1280 126
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[1] 1228 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1387 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st 2416 103
set_location Controler_0/ADI_SPI_0/addr_counter[0] 1297 28
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 2456 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1441 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1380 127
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 1200 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_0[5] 2412 111
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0[0] 2438 108
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[10] 1505 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[1] 2425 115
set_location Controler_0/ADI_SPI_0/addr_counter[4] 1301 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[2] 1315 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 1350 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[5] 2429 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 2156 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1495 124
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 1136 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1437 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2447 42
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2444 126
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO_0 1291 129
set_location Controler_0/Reset_Controler_0/un16_write_signal_0_a2 1143 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2442 127
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[12] 1303 24
set_location Controler_0/ADI_SPI_1/rx_data_frame[5] 1252 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 1363 219
set_location Controler_0/ADI_SPI_1/tx_data_buffer[3] 1282 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[4] 1268 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 1261 24
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[8] 1065 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 2013 117
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[7] 1271 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26] 1214 141
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[10] 1209 24
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[13] 1219 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1350 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[4] 1338 28
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_RNO 1318 18
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1427 288
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1463 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1386 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[1] 2414 115
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 1291 22
set_location Controler_0/ADI_SPI_1/state_reg[1] 1251 16
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[14] 1214 21
set_location Controler_0/ADI_SPI_0/state_reg_RNIKQGI1[4] 1283 30
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1243 165
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[2] 1198 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1383 129
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[17] 1057 18
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2428 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1219 193
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[7] 1121 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 2183 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1435 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1371 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1389 103
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 1116 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1522 64
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[13] 1189 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1260 216
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1195 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2436 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1469 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1425 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1533 63
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 1285 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1380 90
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 1292 154
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 1525 142
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1941 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1641 37
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[4] 1138 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[2] 2086 115
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[13] 1268 28
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[0] 2205 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 2097 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3 2460 152
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[3] 1321 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1440 106
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[6] 1233 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1532 64
set_location Controler_0/ADI_SPI_1/addr_counter[17] 1290 16
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[9] 1138 22
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 1624 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1335 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29] 1200 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 1028 99
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 1375 156
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIGCF8[2] 2442 66
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[9] 1205 31
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[7] 2443 91
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 1276 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1260 156
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[2] 2450 79
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[13] 1330 31
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[21] 1205 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 497 282
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[8] 1313 48
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error 2445 43
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock 2444 37
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[13] 1249 19
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[3] 1116 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1389 219
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 2443 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 2120 142
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0] 1232 150
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[10] 1240 25
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1 1315 22
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_15 1305 15
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 1400 208
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[15] 1256 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1348 136
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 1317 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1399 63
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[11] 1190 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1422 100
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 1334 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1473 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/fine_lock_RNO 2427 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 2154 136
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 1209 141
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[2] 2407 99
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[30] 1123 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 1313 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 1312 48
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2427 42
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[0] 2425 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1467 91
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 1195 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1380 102
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI0JE82 1315 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1499 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1113 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1402 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1508 132
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[11] 1126 37
set_location Controler_0/Command_Decoder_0/decode_vector_10_2dflt 1177 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1703 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1441 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1332 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[2] 2427 142
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3] 1612 58
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[6] 1210 15
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 1201 142
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1244 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1309 223
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_FINE_LOCK_1 2432 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15] 1390 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 1361 45
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2431 63
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1196 33
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 1309 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 1143 16
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a2 2445 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 2095 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1388 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1700 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 1366 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[12] 1130 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/cmb_fsm.fsm_nx35 2419 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7] 1370 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1368 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1 1315 36
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_0 1286 30
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[0] 2031 97
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 1331 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 896 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1468 34
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_3[5] 1199 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 1264 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1381 127
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1245 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1371 150
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[7] 2415 99
set_location Controler_0/SPI_LMX_0/spi_master_0/busy 1314 22
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u_RNO 1303 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[9] 2446 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 1346 46
set_location Controler_0/gpio_controler_0/read_data_frame_8[15] 1154 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 2063 117
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[2] 1336 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_SLE_DEBUG 2445 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1430 145
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0 1280 33
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[5] 1123 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1088 16
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 1205 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 2213 112
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect 1900 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 1138 15
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[4] 1138 36
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[1] 2425 34
set_location Data_Block_0/Test_Generator_0/Test_Data_2[11] 1508 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1706 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0] 1499 145
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[13] 1064 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1312 175
set_location Controler_0/Reset_Controler_0/un10_write_signal_2_0_0_a2_0_a2 1121 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1964 36
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[7] 2459 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 1261 25
set_location Controler_0/Reset_Controler_0/EXT_LMX2_Reset_N 1269 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 1353 49
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[6] 1229 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1428 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1438 100
set_location Controler_0/ADI_SPI_0/divider_enable_RNIU4K11 1278 33
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[4] 1230 36
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[5] 1253 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0 2460 98
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 237 144
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[0] 1226 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[3] 1198 18
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2428 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_0 2426 102
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[7] 1199 19
set_location Controler_0/gpio_controler_0/read_data_frame[8] 1157 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6] 2010 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1293 127
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[19] 2217 97
set_location Controler_0/Communication_CMD_MUX_0/SRC_2_Fifo_Read_Enable 1050 24
set_location Controler_0/ADI_SPI_1/addr_counter[3] 1276 16
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 1205 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1455 97
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[20] 1286 28
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[0] 2441 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1471 99
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 1302 21
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[4] 2275 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1498 124
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 1301 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1448 90
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2420 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 1633 64
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[5] 1122 28
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 1540 202
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[1] 2437 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9] 1368 42
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[5] 2442 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2429 108
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 1388 144
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 1135 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[4] 1199 21
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.5.un107_inputs 1119 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1458 144
set_location Controler_0/gpio_controler_0/Outputs[12] 1135 22
set_location Controler_0/Command_Decoder_0/decode_vector[0] 1180 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 1353 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 1266 25
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[14] 1240 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO 1594 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17] 1390 51
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[2] 2450 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2428 108
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st[2] 2420 112
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/o_lckfrc_st_RNO 2426 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2426 135
set_location Controler_0/gpio_controler_0/Outputs_6[6] 1118 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 1466 144
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 1169 22
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[9] 1136 24
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[2] 1218 27
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[0] 1193 24
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[35] 1039 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 1357 55
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[8] 2432 88
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[10] 1509 97
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[8] 1221 33
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[1] 2447 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 1307 46
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1] 1224 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 401 207
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[0] 2424 118
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 1357 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNI09E4[4] 2447 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/lckfrc_st 2440 106
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[8] 1340 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1492 145
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 1159 202
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[5] 1120 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2413 102
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[14] 1149 31
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[0] 1144 33
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[1] 1208 18
set_location Controler_0/Command_Decoder_0/counter[19] 1171 19
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 1314 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1472 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[14] 1321 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6] 1480 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1388 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 296 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a6_1[1] 1907 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9] 1370 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1444 108
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0[0] 2418 108
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1203 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[1] 2084 115
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[15] 1213 30
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[5] 1302 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_2 2432 102
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1940 180
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2415 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1374 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1402 165
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[1] 1136 36
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[13] 1240 16
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[3] 1258 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2] 1344 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 1181 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 1275 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1399 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1507 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1517 64
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[1] 2426 46
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1089 16
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[5] 2453 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[0] 2439 46
set_location Controler_0/gpio_controler_0/read_data_frame_8[1] 1141 33
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[11] 1113 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1452 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1413 64
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1715 315
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[6] 2443 88
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 1219 190
set_location Controler_0/Reset_Controler_0/un14_write_signal_0_a2 1192 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1453 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[0] 2428 72
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1334 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1523 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/emptyilto10_6 2411 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u_RNO 1327 24
set_location Controler_0/ADI_SPI_1/divider_enable_RNI1EQS 1255 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1218 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 1375 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1439 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 1381 180
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2420 118
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1350 288
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNI9G9B2 1204 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 2092 136
set_location Controler_0/ADI_SPI_1/op_eq.divider_enable38 1245 9
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1315 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 2117 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[0] 2457 88
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_dreg 1154 22
set_location Controler_0/ADI_SPI_0/state_reg[2] 1293 31
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 1221 192
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[14] 1306 25
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[1] 1269 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 639 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1438 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[4] 1272 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1491 133
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 1207 22
set_location Controler_0/ADI_SPI_0/addr_counter[16] 1313 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 1015 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1417 64
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[11] 1190 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1107 169
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[14] 1302 24
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 1160 15
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 1579 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 2010 117
set_location Controler_0/ADI_SPI_0/write_read_buffer 1277 31
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2434 40
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_21_RNO_0 1266 138
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[9] 2446 34
set_location Controler_0/Command_Decoder_0/counter[1] 1153 19
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[6] 1120 30
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1297 127
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[5] 2441 43
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.9.un127_inputs 1135 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1388 99
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1067 282
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 1274 130
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 1204 37
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r9 2395 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 1376 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 1372 156
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 1145 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3 1359 48
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 1204 151
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[1] 1303 19
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[2] 1112 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_SLE_DEBUG 2439 100
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[23] 1295 25
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 1250 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 1176 36
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 1295 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[6] 1333 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 1348 49
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21] 1181 144
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[9] 2428 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a3 1326 24
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[11] 1121 37
set_location Controler_0/Command_Decoder_0/state_reg_RNO[3] 1173 24
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1204 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1514 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1437 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 1331 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1389 136
set_location Controler_0/Reset_Controler_0/read_data_frame_6[9] 1215 24
set_location Controler_0/Command_Decoder_0/counter[2] 1154 19
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1295 130
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_0[1] 2415 111
set_location Controler_0/REGISTERS_0/state_reg_ns_i_o2[0] 1129 18
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/lckfrc_st 2447 67
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 1205 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1494 132
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[0] 1239 24
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][5] 2405 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[25] 2198 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 1289 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[8] 2445 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1382 153
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[8] 1151 27
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1202 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7] 2321 118
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[8] 1215 27
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[4] 1277 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2438 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st[2] 2426 73
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6] 1609 79
set_location Data_Block_0/Communication_Builder_0/next_state_0[0] 1248 138
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m9 1147 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1255 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 2065 115
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 1134 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 1349 49
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1762 345
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 1180 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1485 132
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[14] 1206 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1386 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[0] 2419 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 2041 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1638 37
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][7] 2417 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 2108 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1640 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_o3_0_o5[4] 2444 108
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[10] 1704 97
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 1330 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2434 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[17] 1310 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 1287 46
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 1212 37
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 1177 151
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1218 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1472 99
set_location Controler_0/gpio_controler_0/read_data_frame_8[0] 1148 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1635 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1398 165
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[10] 2079 115
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1 2460 44
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[2] 2451 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1467 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 1288 46
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[10] 1151 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1639 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[3] 2451 127
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[4] 1157 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1368 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0_0_0_1 1358 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 1185 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 499 282
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[4] 1231 16
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[8] 1660 100
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[7] 1189 18
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 1576 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st_RNO 2416 102
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 1167 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1471 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 2156 261
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 2059 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1393 73
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[2] 1264 18
set_location Controler_0/REGISTERS_0/state_reg[5] 1130 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1392 160
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 1379 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1517 69
set_location Controler_0/ADI_SPI_1/addr_counter[1] 1274 16
set_location Controler_0/Command_Decoder_0/decode_vector_10_4dflt 1152 21
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[4] 2440 91
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 1190 36
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[5] 2429 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 1298 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st[0] 2415 103
set_location Controler_0/gpio_controler_0/un23_read_signal_0_a2 1141 24
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[0] 1241 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[6] 2419 115
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2424 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1377 151
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI8PNC[3] 1211 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 1345 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[1] 2449 82
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[9] 1375 37
set_location Data_Block_0/Communication_Builder_0/next_state[4] 1260 141
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[11] 1219 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[16] 1320 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1424 99
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 1133 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1436 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 1567 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1388 181
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[10] 1245 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2432 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 1373 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1488 133
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2441 127
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/re_pulse 2394 90
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1387 136
set_location Controler_0/Answer_Encoder_0/periph_data_2[15] 1222 36
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[0] 2449 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_o3_0_o5[4] 2414 111
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1669 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[3] 2416 115
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 1149 22
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 1199 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 1315 223
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count_RNO[1] 2432 123
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2413 33
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 1180 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1346 136
set_location Controler_0/gpio_controler_0/read_data_frame_8[2] 1150 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2408 102
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[14] 1208 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Req_RNO 1257 132
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[12] 1142 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[11] 1620 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2_i_i_a3_i_i_a3[3] 1270 24
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8] 1219 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 720 36
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 1191 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 1337 37
set_location Controler_0/ADI_SPI_0/addr_counter[11] 1308 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 1360 55
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[4] 2453 109
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[12] 1307 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[7] 2444 124
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 1313 153
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[3] 1226 33
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[10] 1045 21
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[12] 1212 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[0] 2441 109
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/rstn 2424 126
set_location Controler_0/ADI_SPI_1/addr_counter[24] 1297 16
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[6] 1311 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1371 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 1367 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock 2423 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 2431 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1212 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1347 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1465 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[1] 2458 87
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.13.un147_inputs 1132 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1459 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 1357 42
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 1132 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1390 154
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 1186 151
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1265 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1711 145
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m10 1183 21
set_location Data_Block_0/Test_Generator_0/Test_Data_4[5] 1385 43
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[8] 1044 24
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[5] 2454 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_RNIM8I51[2] 2420 114
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[11] 1238 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1401 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1499 124
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[13] 1288 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 2152 136
set_location Controler_0/Command_Decoder_0/counter[17] 1169 19
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer_i_m2[5] 1276 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1268 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[1] 2439 109
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_x3 1157 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 474 207
set_location Data_Block_0/Communication_Builder_0/next_state_0[9] 1242 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1410 70
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1342 151
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[3] 1335 28
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12] 1381 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1342 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 1357 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1447 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 1379 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[2] 1314 42
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2 1277 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1621 36
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[1] 1172 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[7] 2444 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2454 88
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1256 124
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 1315 151
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[25] 1140 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[3] 2456 106
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 1236 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1516 64
set_location Controler_0/ADI_SPI_0/data_counter[31] 1316 34
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 1219 37
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[5] 1260 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[3] 2451 79
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 1598 58
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1216 193
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock_combo.un1_lock_event5_0_a3_0_0 2425 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 1389 181
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[1] 2412 105
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[8] 1158 37
set_location Controler_0/gpio_controler_0/read_data_frame_8[11] 1163 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1497 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4] 1477 97
set_location Data_Block_0/Communication_Builder_0/next_state_0[7] 1259 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2433 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1431 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1392 157
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[16] 1078 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count_RNO[0] 2425 126
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[3] 1230 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1681 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1431 144
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[0] 1190 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st 2414 103
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[6] 1334 31
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 1297 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1386 100
set_location Controler_0/ADI_SPI_1/rx_data_frame[6] 1266 31
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[3] 1142 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_a2 1325 24
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[26] 1032 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1402 63
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[6] 1109 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 1283 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1351 135
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 1573 64
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[2] 1199 25
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 1395 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1] 1347 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0] 1492 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rx_ready_sync[1] 2424 106
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNIE3I81[1] 2442 63
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[5] 1341 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1217 159
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1240 165
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[2] 1104 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i[0] 2440 81
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3] 1170 150
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 1202 183
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[2] 1112 37
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 1203 22
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[34] 1005 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1479 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6] 1339 48
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[9] 2445 91
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 1337 145
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[0] 1179 27
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[7] 1234 19
set_location Data_Block_0/Communication_Builder_0/next_state[7] 1252 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2401 102
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[10] 2424 97
set_location Data_Block_0/Communication_Builder_0/next_state[1] 1257 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1466 100
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4 1153 21
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[2] 1322 18
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[1] 1279 25
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[0] 1337 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 1194 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 1182 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count_RNO[0] 2426 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1465 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1518 69
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[6] 2443 124
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 2439 97
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_15 1330 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 1357 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 1285 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6] 1373 54
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 1190 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1274 124
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[10] 1124 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 1199 108
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[12] 1130 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1420 64
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[3] 1131 37
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 1284 150
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 1262 145
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ 1100 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/o_lckfrc_st 2422 109
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 1133 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 1284 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[5] 2429 118
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 1140 16
set_location Data_Block_0/Test_Generator_0/Test_Data_4[6] 1386 43
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_0[5] 1162 24
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 2447 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[11] 1862 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1436 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1376 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 1314 222
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 1175 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 1303 43
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[3] 2199 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1286 168
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_24 1297 30
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 1578 142
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 1317 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[3] 2207 97
set_location Data_Block_0/Communication_Builder_0/next_state_0[13] 1268 144
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[15] 1301 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1269 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1434 109
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[5] 1257 22
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[11] 1205 27
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 1178 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1996 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][0] 2445 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 2091 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 1573 141
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[8] 1154 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 1281 124
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 1273 130
set_location Controler_0/gpio_controler_0/Outputs_6[14] 1117 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[8] 1374 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[8] 2445 34
set_location Controler_0/ADI_SPI_1/addr_counter[2] 1275 16
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[38] 1056 24
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[9] 1316 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1706 145
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 1333 145
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[9] 1138 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 1272 130
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2446 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1393 136
set_location Controler_0/ADI_SPI_0/state_reg[4] 1281 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2427 43
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[6] 1261 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st[4] 2436 106
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[11] 1625 64
set_location Controler_0/gpio_controler_0/read_data_frame[15] 1154 31
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 1393 208
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 1118 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIRPCQ 2118 141
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[5] 1210 18
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[0] 1230 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1377 135
set_location Controler_0/gpio_controler_0/Counter_RF_Input 1160 28
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_a3_0[4] 2447 66
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 1379 46
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 1069 151
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer[0] 1309 25
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[8] 1214 27
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[8] 1191 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 1333 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22] 1182 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[5] 2430 142
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3] 2216 97
set_location Controler_0/ADI_SPI_0/busy 1283 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1423 99
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 1202 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 1361 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1419 64
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 2023 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 2155 136
set_location Controler_0/ADI_SPI_1/tx_data_buffer[0] 1279 22
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_19 1290 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 1351 46
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.0.un2_inputs 1129 36
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3] 1595 64
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4JQV2[0] 1285 129
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 1309 145
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[0] 1275 21
set_location Controler_0/ADI_SPI_1/write_read_buffer 1266 19
set_location Controler_0/gpio_controler_0/Outputs[15] 1128 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1319 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 2093 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1503 133
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[7] 1119 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[10] 1623 64
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[9] 1236 19
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[8] 1204 31
set_location Controler_0/ADI_SPI_1/tx_data_buffer[4] 1277 22
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 2458 91
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 1190 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_0[1] 2439 108
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[6] 2424 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 2006 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1481 123
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 1361 151
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[7] 1216 33
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_a5 2427 78
set_location Controler_0/Reset_Controler_0/read_data_frame[4] 1220 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 1273 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[5] 2454 109
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 1381 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 472 228
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[15] 1212 36
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_OR2 2434 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[5] 1339 25
set_location Controler_0/Command_Decoder_0/state_reg[7] 1156 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1409 145
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[15] 1148 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2414 105
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9] 1196 141
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[17] 1057 24
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_0 1170 27
set_location Data_Block_0/Test_Generator_0/Test_Data_6[3] 1608 64
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 1203 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1317 174
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[27] 1076 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1719 288
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[3] 1130 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1380 103
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1484 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 1277 43
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2[5] 1189 24
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 1219 34
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[12] 1328 31
set_location Controler_0/Reset_Controler_0/un1_state_reg_1 1193 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1431 109
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[16] 1325 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[6] 2431 142
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2444 46
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[8] 1150 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode[1] 2434 103
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m70_0_a2_0 1249 15
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[8] 2222 97
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[10] 1290 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[14] 1134 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1529 91
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[2] 1111 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1533 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1386 130
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[14] 1141 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1436 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 1318 42
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[2] 1305 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9] 1374 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 1345 48
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[4] 1247 22
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 1251 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 1457 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 1338 48
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/rxidle_st[1] 2427 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 1350 46
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][1] 2435 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1118 10
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1 1325 22
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[14] 1121 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 1356 45
set_location Controler_0/Command_Decoder_0/state_reg[8] 1172 25
set_location Controler_0/ADI_SPI_0/counter[7] 1264 43
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[2] 1217 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1333 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1477 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 2113 136
set_location Controler_0/ADI_SPI_1/rx_data_buffer[2] 1265 31
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 1149 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 507 315
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[7] 1203 31
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_OR2 2424 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[5] 2436 109
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 1131 16
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 1117 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2439 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 2012 117
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[1] 1279 24
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[9] 1155 30
set_location Controler_0/ADI_SPI_1/addr_counter[13] 1286 16
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 1217 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 1415 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1215 193
set_location Data_Block_0/Test_Generator_0/Test_Data_3[7] 1696 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1410 144
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[8] 1339 30
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 1285 24
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[14] 1134 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[8] 1610 58
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[7] 1112 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2442 81
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 1255 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 1208 36
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 1150 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1535 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1515 69
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1117 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1405 70
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 2227 69
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error 2419 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 2109 136
set_location Controler_0/Reset_Controler_0/un17_write_signal_0_a2_0 1175 27
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 1405 144
set_location Controler_0/Command_Decoder_0/LMX2SPI_enable_cmd_i_i_a2 1310 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1701 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1711 144
set_location Controler_0/ADI_SPI_1/addr_counter[29] 1302 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[10] 1209 16
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 1213 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[0] 2413 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1483 133
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 1333 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1349 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 1239 165
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1939 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1402 160
set_location Controler_0/Command_Decoder_0/state_reg_RNO[7] 1156 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count_RNO[0] 2428 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 1279 46
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 1351 150
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[8] 1319 18
set_location Controler_0/ADI_SPI_0/addr_counter[3] 1300 28
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[13] 1240 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 1617 45
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[9] 1195 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/rstn 2428 81
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 1186 31
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.15.un157_inputs 1153 36
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[1] 1256 28
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 1204 36
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[6] 2446 96
set_location Data_Block_0/Communication_Builder_0/fsm_timer_lm_0_fast[0] 1258 144
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2_RNIP3VU 1264 15
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[3] 2440 67
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 1201 36
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_0 1156 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rotator/count[1] 2427 82
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_a3_0_a5[2] 2457 105
set_location Controler_0/gpio_controler_0/state_reg_RNO[2] 1176 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 1341 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1676 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 1278 130
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[12] 1192 15
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2_i 1257 15
set_location Controler_0/gpio_controler_0/state_reg_RNO[4] 1187 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 2110 136
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[1] 1115 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_a3_0_a5_RNIN0CF3[2] 2458 114
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1333 150
set_location Controler_0/Answer_Encoder_0/periph_data_i_0_1[0] 1232 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1520 64
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[0] 1134 37
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 1183 151
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[13] 1128 25
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 1388 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1459 145
set_location Controler_0/Command_Decoder_0/decode_vector[7] 1186 22
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[13] 1148 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1496 124
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[9] 2015 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 2103 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11] 1282 45
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 1010 153
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING 1163 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 1602 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 1305 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1260 157
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 1501 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][6] 2393 100
set_location Controler_0/ADI_SPI_0/addr_counter[18] 1315 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1417 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1485 133
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 1200 25
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0_RNI7INJ 1300 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[10] 1369 37
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[3] 1063 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1402 157
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 1075 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1314 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16 1368 51
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 290 144
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[5] 1222 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24] 1213 141
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[3] 1128 37
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 2400 91
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[7] 1230 24
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 2426 97
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1085 16
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[3] 1278 24
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 2422 96
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 1302 145
set_location Controler_0/gpio_controler_0/Outputs[11] 1126 31
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 2428 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1_0[15] 1358 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[5] 1319 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 1319 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1380 126
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[11] 1123 36
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[12] 1048 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 1367 45
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[16] 1072 24
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[8] 1129 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[8] 1709 97
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[16] 1214 36
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5] 1624 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_0[0] 1318 36
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[1] 1206 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1683 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1279 126
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[7] 1341 31
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 1253 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1629 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1268 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1422 99
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_a2 1263 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 1622 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1493 124
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st[1] 2429 73
set_location Controler_0/ADI_SPI_0/data_counter[4] 1289 34
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[2] 1134 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3] 1166 141
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[18] 2201 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[4] 1216 21
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.6.un112_inputs 1104 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 1378 156
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 1253 138
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_RX_VAL_3 2435 102
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[4] 1138 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_ref_div/count_RNO[1] 2431 138
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[1] 1228 28
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1280 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 2000 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][4] 2402 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 2115 141
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 732 15
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[12] 1239 16
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[4] 1199 22
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_1_tz[5] 1153 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1371 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/rxidle_st[0] 2436 67
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1468 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[10] 1124 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[0] 2418 112
set_location Controler_0/Command_Decoder_0/decode_vector_10_7_0_.m5 1148 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 1159 151
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 1170 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1387 73
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.14.un72_inputs 1147 30
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 1181 151
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 1209 22
set_location Controler_0/ADI_SPI_0/counter[6] 1263 43
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st[4] 2439 67
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1415 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 2101 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 1194 36
set_location Controler_0/ADI_SPI_1/sdio_cl_2_i_a2_0_0 1262 15
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 1621 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1429 109
set_location Controler_0/gpio_controler_0/Outputs_6_sn_m2 1158 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_1[0] 1903 96
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1308 174
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[15] 1155 37
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[18] 1052 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 2029 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xfreq_err_arb/error_RNI7L29 2435 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[2] 2458 109
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2443 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_1_a2_1_a3_0_a3_0_a3 1301 48
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0_o4_0 1156 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1388 156
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2433 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/history[1] 2442 46
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 1904 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 1754 309
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[2] 1111 36
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[5] 1289 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1473 96
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[1] 2438 46
set_location Data_Block_0/Communication_Builder_0/next_state_0[10] 1239 141
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 1157 24
set_location Controler_0/Command_Decoder_0/decode_vector_10_3dflt 1184 21
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[0] 2435 43
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[29] 986 21
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[9] 1628 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[1] 2415 112
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2430 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1372 145
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_RNO 1159 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/history[1] 2412 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1430 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 2018 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 1355 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 1283 43
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[4] 1227 28
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2 1184 27
set_location Data_Block_0/Test_Generator_0/Test_Data_2[1] 1491 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 2015 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1442 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1685 136
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0[0] 2434 78
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1213 175
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[3] 1239 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 1897 36
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[1] 1110 33
set_location Controler_0/REGISTERS_0/state_reg[2] 1130 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0 1357 54
set_location Controler_0/SPI_LMX_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 1312 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1681 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 1310 46
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[2] 1260 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1467 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1629 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1403 70
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 1214 37
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.11.un137_inputs 1120 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1374 144
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1563 234
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 808 171
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_13 1289 18
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 1319 153
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[9] 1336 31
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[4] 1028 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 1374 43
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 1289 145
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 1188 151
set_location Controler_0/ADI_SPI_0/sdio_1 1280 31
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 1123 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1265 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/syncr 2458 79
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 1273 22
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1271 180
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[14] 1331 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1382 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1486 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5] 1375 48
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[11] 2214 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 2051 118
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles[3] 1304 19
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[10] 1116 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2424 115
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0 2460 17
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/lckfrc_st 2437 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 2103 136
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_16 1288 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 1292 130
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[21] 975 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1671 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1411 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1299 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 2076 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[4] 1340 25
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 1116 24
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7] 1213 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 1195 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 2263 207
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 295 144
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[13] 1251 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1264 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2430 114
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 1185 18
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 1147 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1291 127
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1215 159
set_location Controler_0/ADI_SPI_0/addr_counter[1] 1298 28
set_location Controler_0/Command_Decoder_0/state_reg[6] 1163 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2411 102
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1534 70
set_location Controler_0/ADI_SPI_1/sdio_1_sqmuxa_0_a2 1270 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1391 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1453 144
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 1216 151
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 1302 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_1_a3_0_a3_0_a3 1312 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[15] 1236 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1451 99
set_location Controler_0/ADI_SPI_0/addr_counter[30] 1327 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 1508 97
set_location Data_Block_0/Test_Generator_0/Test_Data_5[11] 1592 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1502 132
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 1199 36
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1] 2431 103
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 1122 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[1] 1267 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1410 36
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[10] 1122 30
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[9] 2206 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1313 175
set_location Data_Block_0/Test_Generator_0/Test_Data_7[11] 1484 100
set_location Controler_0/ADI_SPI_1/tx_data_buffer_0_sqmuxa_1_i_o2 1268 15
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[8] 1161 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 2107 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 1376 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 1339 37
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1292 169
set_location Controler_0/ADI_SPI_1/rx_data_buffer[1] 1264 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_ref/syncTemp[0] 2430 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 2090 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1429 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[1] 1105 36
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 1123 21
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[9] 2450 90
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1211 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1430 109
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 2436 91
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_0_a2_3_a2_3_a2_3_a2 1365 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 1054 54
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[15] 1296 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 1381 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[0] 2425 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNI853C3[2] 2433 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1471 96
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[9] 1143 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 2124 135
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_13 1311 30
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[0] 1137 31
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[2] 1110 37
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[7] 1115 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[1] 2438 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1398 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1678 142
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[7] 1200 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[14] 1149 30
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_1_RNI0KQV 1168 27
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[13] 1326 31
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 1233 141
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[15] 1323 31
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[9] 1144 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1993 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1194 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5] 1623 97
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 1304 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1404 63
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 1298 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2443 82
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[7] 2415 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1381 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1386 96
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.8.un42_inputs 1161 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1266 124
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 1213 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 2139 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 1354 45
set_location Controler_0/Command_Decoder_0/cmd_CDb 1116 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1114 169
set_location Controler_0/gpio_controler_0/un3_write_signal_0_a2 1172 27
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 1256 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 508 201
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[17] 1310 31
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[4] 1261 34
set_location Controler_0/ADI_SPI_0/addr_counter[23] 1320 28
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[5] 2279 97
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 1316 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1398 156
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 1509 100
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 1304 208
set_location Controler_0/Reset_Controler_0/EXT_HMC_Reset_N 1260 18
set_location Controler_0/ADI_SPI_1/data_counter[8] 1257 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1383 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1486 133
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1248 124
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 1618 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1388 127
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 1313 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 1126 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1406 70
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[0] 1264 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 1353 46
set_location Data_Block_0/Test_Generator_0/Test_Data_7[5] 1478 100
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 1116 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1998 118
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[8] 1215 28
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 1125 16
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 1197 37
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/memraddr_r_0_sqmuxa_x_6 2449 90
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[6] 1120 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 2033 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 2027 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 2107 142
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2K7[5] 2423 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5] 2231 103
set_location Controler_0/ADI_SPI_1/data_counter[31] 1280 10
set_location Controler_0/ADI_SPI_0/data_counter[9] 1294 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[13] 1231 24
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[14] 1151 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1533 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 1358 46
set_location Controler_0/ADI_SPI_1/rx_data_frame[1] 1253 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1443 106
set_location Controler_0/ADI_SPI_1/data_counter[29] 1278 10
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 1389 180
set_location Controler_0/ADI_SPI_0/un1_state_reg_11_i_0 1274 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 1973 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[10] 1713 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 1414 37
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 1308 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 1346 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[10] 1706 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_last[1] 2429 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 1358 222
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 1360 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/fine_lock 2424 139
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[7] 2430 87
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 1381 160
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[17] 1254 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1371 96
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[11] 1116 30
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_33_RNO_0 1255 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 1177 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1397 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1380 130
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[21] 1285 27
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[12] 1142 36
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[15] 1227 37
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 1142 22
set_location Controler_0/ADI_SPI_0/data_counter[3] 1288 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1687 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1532 91
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_o4 1163 21
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.12.un62_inputs 1129 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1294 127
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 1292 46
set_location Controler_0/Communication_CMD_MUX_0/un2_communication_req 1100 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1388 160
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st[2] 2447 115
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 1311 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNI0T3S1[4] 2447 117
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 188 207
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE3_SD_OR2 2422 111
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[14] 1208 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1398 160
set_location Controler_0/Command_Decoder_0/counter[5] 1157 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1345 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1263 157
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[7] 1160 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 1898 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1298 127
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1189 33
set_location Controler_0/ADI_SPI_0/data_counter[7] 1292 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 1346 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1495 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 1135 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI91QG 1397 69
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1271 216
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1312 174
set_location Controler_0/ADI_SPI_1/assert_data_3_0_a2 1267 15
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 1215 37
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[0] 1235 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[14] 1241 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIDBS8[2] 2458 105
set_location Controler_0/Command_Decoder_0/counter[4] 1156 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 2036 118
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[4] 1129 30
set_location Data_Block_0/Test_Generator_0/Test_Data_2[4] 1501 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2434 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1766 315
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2420 102
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 1313 151
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 2404 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_0[3] 2457 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1340 136
set_location Controler_0/ADI_SPI_1/counter[1] 1225 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 1289 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 2119 63
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2[3] 1163 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 1290 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1476 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[5] 2412 112
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[10] 1163 34
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[4] 1277 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 1309 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 1309 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1412 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 1144 15
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 1187 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn 2426 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1382 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 217 69
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[1] 1339 27
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 1580 64
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI4CNT[0] 1201 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 2046 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 2068 115
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 1141 21
set_location Controler_0/ADI_SPI_0/addr_counter[2] 1299 28
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3] 1453 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_0_0_1_a3_1 1319 36
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 1183 36
set_location Controler_0/gpio_controler_0/Inputs_Last[15] 1153 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 1365 43
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 1601 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_last[0] 2435 136
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1328 150
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk 1328 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1487 142
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 1129 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3 1354 48
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[4] 2273 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 895 228
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 1197 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1394 69
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 2031 118
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[6] 1233 24
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[6] 1233 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1338 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[16] 1320 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 2001 118
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[1] 2435 79
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[1] 1320 18
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 1339 154
set_location Controler_0/gpio_controler_0/Rising_Edge_Detector.5.un27_inputs 1118 33
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_o2 1152 27
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[8] 1159 37
set_location Controler_0/ADI_SPI_1/data_counter[19] 1268 10
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[6] 1230 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2430 42
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2456 126
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1386 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1387 91
set_location Controler_0/gpio_controler_0/read_data_frame[12] 1156 31
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[3] 1126 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2_0_a2_0_a3_0_a3_0_a3 1349 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[11] 1245 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 1589 207
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[3] 2452 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1381 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock_RNO 2448 87
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 1202 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 1342 49
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[1] 1133 28
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 1223 37
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_a2_0_0 1276 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1453 100
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1] 1262 180
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[20] 1286 27
set_location Controler_0/Command_Decoder_0/counter[18] 1170 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1266 156
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[3] 1261 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 1347 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 1048 153
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[4] 1233 33
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_16 1319 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11] 1214 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[10] 1316 48
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 1258 31
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_1[5] 1224 36
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1270 124
set_location Controler_0/Answer_Encoder_0/state_reg[4] 1183 28
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2[4] 1137 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 1359 46
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 1207 21
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[5] 1204 19
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[0] 2428 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1503 132
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[15] 1049 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1381 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1372 157
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[3] 1261 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1430 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 1389 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 1022 174
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 1255 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[8] 1484 97
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[8] 1248 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1217 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1458 97
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6] 1705 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1523 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1406 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1473 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 1374 46
set_location Controler_0/ADI_SPI_1/rx_data_buffer[3] 1263 31
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[0] 1246 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1109 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1392 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1413 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 1199 37
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[9] 1005 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1097 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1475 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 1340 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1677 145
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[11] 1238 19
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 1308 222
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[1] 2433 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 1362 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[4] 1239 21
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[2] 2439 73
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[10] 1203 15
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1215 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1668 142
set_location Controler_0/ADI_SPI_1/divider_enable_RNI29DG 1261 15
set_location Controler_0/ADI_SPI_1/addr_counter[21] 1294 16
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[13] 1152 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 1018 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[8] 2445 124
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2 1274 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1683 136
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[5] 1255 21
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 1300 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0 2436 36
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2405 102
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[0] 1236 33
set_location Controler_0/ADI_SPI_0/data_counter[2] 1287 34
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 1202 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 1377 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqEn_RNO 2431 105
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[19] 1292 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1465 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1670 142
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_3_RNI53Q31 1160 24
set_location Controler_0/Reset_Controler_0/read_data_frame_6[0] 1234 24
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[11] 1218 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 1342 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1480 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 1371 43
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_OR2_RX_IDLE_1 2424 72
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[2] 1266 34
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 1218 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 1369 43
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[5] 2405 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 1335 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1120 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 295 63
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 2150 136
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4] 1112 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 2153 136
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[7] 1113 31
set_location Controler_0/ADI_SPI_1/counter[5] 1238 10
set_location Controler_0/ADI_SPI_1/addr_counter[14] 1287 16
set_location Controler_0/Reset_Controler_0/read_data_frame[2] 1214 25
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[2] 1333 28
set_location Controler_0/Reset_Controler_0/un1_state_reg_2_1 1228 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/sync_st[1] 2440 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1421 99
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[3] 1233 30
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 1149 16
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[7] 1248 34
set_location Controler_0/ADI_SPI_0/state_reg[3] 1284 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 2035 180
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[8] 1253 25
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[8] 1145 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 1391 105
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 1282 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[13] 1319 45
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNIOR0P1[2] 2424 78
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1352 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[2] 2421 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1429 100
set_location Controler_0/gpio_controler_0/state_reg_RNO[5] 1180 24
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 1104 168
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 1327 150
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[10] 1116 31
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 1254 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18] 1376 48
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[9] 1212 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[3] 2405 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2_1_a2_0_a3_0_a3_0_a3 1355 42
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 1218 142
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2 1298 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1209 193
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_o5[4] 2437 114
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 1218 34
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[4] 2447 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0] 1217 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5] 1364 45
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[2] 2438 91
set_location Controler_0/Reset_Controler_0/read_data_frame[1] 1215 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1394 73
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[15] 1155 36
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit 1323 22
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[22] 1289 28
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 1293 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1679 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 595 117
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 1239 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18] 1377 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 1202 36
set_location Controler_0/gpio_controler_0/Outputs[5] 1125 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1682 136
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_1 2426 108
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[3] 2440 118
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[0] 2448 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1684 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1309 222
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 1257 142
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[19] 1218 36
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7] 1483 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1480 142
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_gray_3[2] 2426 96
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[11] 2225 103
set_location Controler_0/Reset_Controler_0/state_reg[5] 1185 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/rstn 2424 129
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_gray_3[9] 2413 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 1354 49
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[15] 1212 31
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1252 124
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[1] 2424 103
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 2459 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 1208 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1416 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1378 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 1347 46
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2432 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[8] 1256 37
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[15] 1296 25
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[9] 1118 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[13] 1145 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4] 1218 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[12] 1363 42
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a3_0_0 2442 45
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1428 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23] 1184 144
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[11] 1297 25
set_location Data_Block_0/Test_Generator_0/Test_Data_4[9] 1389 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2438 126
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[3] 1220 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_11_0_0 1365 54
set_location Data_Block_0/Test_Generator_0/Test_Data_7[3] 1476 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[6] 1159 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 1285 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 1507 97
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[18] 1053 21
set_location Controler_0/Command_Decoder_0/counter[10] 1162 19
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][3] 2441 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1392 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1487 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4] 1482 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1375 151
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[9] 1197 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1374 150
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[8] 1235 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count[1] 2458 88
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[28] 993 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1382 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[4] 2441 124
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 588 33
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[14] 1269 28
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 1178 36
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 547 96
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 1124 22
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[13] 1292 24
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[5] 1116 28
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[5] 1136 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1501 132
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNI6DF5 2439 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1339 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 2044 118
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[9] 1608 79
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 504 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[13] 1244 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1381 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 1368 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_1_0 2423 135
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[9] 1389 118
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_4[0] 1165 24
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1] 2423 34
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[15] 1270 28
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[9] 1162 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2427 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7] 1868 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2428 82
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[3] 1300 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1438 109
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[12] 1165 34
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 2445 96
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[7] 1251 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1424 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1119 10
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_1 1161 21
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[24] 2197 96
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[5] 1119 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1705 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 1345 49
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1295 127
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5] 1216 150
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 1147 19
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 1282 150
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[1] 1108 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 1373 159
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1286 127
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[13] 1213 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1] 1333 48
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[3] 1143 30
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 1231 34
set_location Controler_0/gpio_controler_0/Outputs[0] 1132 22
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 1345 144
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[12] 1237 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 1122 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 883 96
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 1177 36
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 1186 145
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa 1260 138
set_location Controler_0/ADI_SPI_1/addr_counter[25] 1298 16
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[1] 2438 88
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[12] 1361 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 1369 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1381 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn 2406 103
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/o_lckfrc_st_RNO 2425 78
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2] 1122 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[4] 2420 103
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1386 342
set_location Controler_0/ADI_SPI_1/data_counter[20] 1269 10
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 1119 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 322 90
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[7] 1194 19
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2432 43
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1192 33
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8] 1218 189
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 1330 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1784 315
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[1] 1342 28
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 1141 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1496 145
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1319 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1452 33
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 1140 18
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 1271 22
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 289 288
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1670 132
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[6] 2443 73
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[1] 1250 33
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[2] 1135 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1432 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[0] 2413 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1262 157
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 1136 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 1363 45
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[2] 1197 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1435 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_reset_n_inv_2_0_m3_RNI5ET91 1329 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 2101 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 1073 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1318 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1455 91
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 1124 18
set_location Controler_0/gpio_controler_0/read_data_frame_8[12] 1156 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNINAKE 1704 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[9] 1141 28
set_location Controler_0/Reset_Controler_0/state_reg[4] 1186 25
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.N_876_i 1258 15
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 1329 150
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[7] 1318 25
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 1626 64
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[2] 1112 36
set_location Controler_0/Answer_Encoder_0/periph_data_1_i_m2[2] 1223 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22] 1186 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2425 43
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[5] 1158 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1371 136
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[15] 1223 18
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 1292 25
set_location Controler_0/ADI_SPI_0/addr_counter[24] 1321 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0] 1599 64
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1091 15
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[5] 2435 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 2081 69
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 1279 130
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/sync_st[1] 2429 64
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 1269 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 1324 24
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[9] 1264 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1431 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1377 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1380 160
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[10] 1382 118
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1390 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 1127 22
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 1170 31
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[1] 2445 82
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1273 124
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[9] 1214 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1383 90
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_2_i_0 1267 21
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 1166 24
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2_RNI9RGQ1[0] 2438 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[1] 2449 79
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_last[0] 2433 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1291 168
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 1200 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 2084 136
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1194 33
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[10] 1372 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_RNIGAE21[2] 2459 114
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 1205 36
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_DFN1 2408 52
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1403 166
set_location Controler_0/gpio_controler_0/Outputs[10] 1124 31
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[2] 1322 19
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15] 1203 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 1386 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1414 144
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[9] 1317 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1531 70
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[13] 1220 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 1318 43
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 1148 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1385 91
set_location Controler_0/SPI_LMX_0/spi_master_0/state[1] 1309 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1466 91
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 1371 37
set_location Controler_0/gpio_controler_0/Outputs[1] 1131 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 2030 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1278 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1434 144
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[6] 999 27
set_location Controler_0/Answer_Encoder_0/periph_data_0[1] 1249 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 299 63
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[14] 1220 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st[2] 2444 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIA64H 1403 63
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4] 1622 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 2438 96
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[14] 1033 18
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[6] 1105 30
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[13] 1149 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_nx_0_70_a2_0_o3 2433 78
set_location Controler_0/ADI_SPI_1/data_counter[10] 1259 10
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[10] 1234 30
set_location Controler_0/REGISTERS_0/state_reg_ns_i_i_a2[1] 1131 18
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[19] 1292 28
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1276 126
set_location Data_Block_0/Test_Generator_0/Test_Data_7[9] 1482 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 1314 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1509 132
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[4] 2441 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1671 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 2024 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2413 105
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[0] 1133 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[1] 2450 109
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_RNIJB121[2] 2446 72
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/rxidle_st[1] 2437 106
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 1122 16
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_0[1] 2414 108
set_location Controler_0/gpio_controler_0/Outputs_6[8] 1130 45
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_a2 1292 30
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 1298 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNILU041[1] 2434 123
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[8] 1221 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 1356 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1485 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17] 1391 48
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 1117 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1487 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 1206 36
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m2_i_o2 1266 15
set_location Controler_0/Reset_Controler_0/read_data_frame[12] 1218 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 2121 135
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 2153 282
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9] 1203 183
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 1319 144
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[0] 1003 18
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[4] 1139 30
set_location Data_Block_0/AND4_0 2434 102
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 1511 100
set_location Controler_0/gpio_controler_0/Outputs_6[7] 1123 30
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3] 1452 130
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[2] 1265 18
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_6_0_a2[6] 2412 99
set_location Controler_0/Command_Decoder_0/decode_vector[4] 1152 22
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_RNO 1163 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1669 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1484 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 1375 43
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 1292 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10] 1352 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1435 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1107 168
set_location Controler_0/ADI_SPI_1/addr_counter[19] 1292 16
set_location Data_Block_0/Test_Generator_0/Test_Data_6[6] 1611 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7] 1367 48
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 1172 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[1] 1330 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1399 64
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[1] 1211 24
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[6] 1252 19
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[14] 1146 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[14] 1146 28
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 698 36
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[3] 2416 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1516 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1431 100
set_location Controler_0/ADI_SPI_1/rx_data_frame[2] 1262 31
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 1191 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 1247 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1387 126
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[6] 2425 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 1183 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st[0] 2432 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1397 156
set_location Controler_0/Reset_Controler_0/state_reg[3] 1178 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 1370 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1483 132
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1277 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 1353 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 1286 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 1344 46
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[23] 1290 28
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2426 75
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[11] 1327 30
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[2] 1274 21
set_location Controler_0/ADI_SPI_0/data_counter[1] 1286 34
set_location Controler_0/gpio_controler_0/Outputs_6[13] 1133 21
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1286 129
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1517 90
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 1019 153
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2431 42
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[3] 2443 100
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[15] 1134 45
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2444 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 2083 115
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_5_0_0_m2_0_a2 1308 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[2] 1111 37
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 1385 144
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[11] 2221 103
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[1] 1276 24
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 1338 154
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 1162 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[19] 1314 31
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_o2 1254 6
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1389 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 1104 169
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 1220 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 1385 49
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 1325 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 1380 43
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1933 309
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1430 144
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 1295 154
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[7] 1244 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1969 309
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1387 103
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn_RNO 2426 78
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5] 1621 97
set_location Controler_0/Reset_Controler_0/read_data_frame[11] 1217 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1464 100
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[2] 1275 24
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[14] 1202 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1319 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[10] 1337 30
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 1260 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/cmb_fsm.fsm_nx35 2425 72
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_EXT 1241 22
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[9] 1195 18
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 1011 153
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2445 63
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 1303 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 2083 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 2019 117
set_location Controler_0/gpio_controler_0/Outputs_6[2] 1132 45
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 1181 27
set_location Controler_0/ADI_SPI_0/data_counter[6] 1291 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1458 100
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[1] 1262 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 1129 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1477 132
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35 2429 63
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[11] 1109 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 1344 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1435 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1399 160
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[2] 2445 73
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1581 181
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[6] 1258 141
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[13] 1253 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[1] 1339 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2418 135
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[4] 1137 36
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 1293 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 1662 100
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI2GRE[4] 1302 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[2] 2415 115
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2427 40
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[5] 1215 21
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 1301 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 2045 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 2102 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 1274 46
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[1] 2437 91
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 1079 25
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[26] 1146 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 2022 117
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[10] 1368 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20] 1183 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 2123 135
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[11] 1124 36
set_location Data_Block_0/Communication_Builder_0/next_state_0[1] 1249 138
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[0] 1190 24
set_location Controler_0/gpio_controler_0/Outputs[2] 1132 46
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1396 37
set_location Controler_0/gpio_controler_0/Inputs_Last[13] 1131 25
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[4] 1128 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 1326 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1704 145
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 1326 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 1400 165
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[3] 2412 109
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2416 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1455 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 1972 309
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1535 70
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1251 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1675 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0[1] 2432 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2426 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1389 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 1362 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1452 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1311 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 1378 157
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_OR2 2440 108
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1272 124
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 2409 90
set_location Controler_0/gpio_controler_0/Outputs[6] 1118 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 1323 48
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[3] 2457 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1370 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[2] 2451 115
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqCode[1] 2434 73
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_5_0_a2[7] 2430 99
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2] 1221 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1400 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[20] 2196 96
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[12] 1150 37
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 1166 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[5] 1326 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[4] 2413 106
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 1190 37
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[12] 1286 25
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_x2[2] 2412 33
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 1251 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1379 97
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 1254 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI7SIN 2023 117
set_location Controler_0/ADI_SPI_1/addr_counter[28] 1301 16
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_1_sqmuxa_1_i 1192 18
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNIIN2D1[1] 2415 117
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[2] 1315 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1380 154
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 1123 24
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_0 1250 6
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1481 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2430 135
set_location Data_Block_0/Communication_Builder_0/next_state_0[6] 1250 141
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[3] 1274 24
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT_1_sqmuxa_i 1194 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 2041 118
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[1] 2415 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1466 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[1] 2426 142
set_location Controler_0/Command_Decoder_0/counter[11] 1163 19
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[8] 1188 25
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[10] 1211 16
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 1123 18
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 1196 151
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 1123 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1450 90
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 1322 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_o3 1323 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 1306 154
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_o2[1] 1311 24
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[21] 2220 96
set_location Data_Block_0/Test_Generator_0/Test_Data_4[4] 1384 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[10] 2215 97
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode[0] 2427 79
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1341 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1407 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1505 133
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_15_RNO 1250 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14] 1389 51
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 1221 150
set_location Controler_0/Answer_Encoder_0/periph_data_i_o2[15] 1229 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1460 91
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 1349 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[11] 1388 37
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 1210 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 1126 22
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 1189 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 1126 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 1168 31
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_nxt7_i_o2 2433 42
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 1252 31
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[2] 1229 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1388 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 2072 115
set_location Controler_0/gpio_controler_0/Outputs[8] 1130 46
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[8] 1235 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1380 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i 1356 54
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1249 124
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20] 1180 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1269 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1471 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 41 141
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[3] 1224 34
set_location Controler_0/ADI_SPI_1/data_counter[24] 1273 10
set_location Controler_0/gpio_controler_0/Outputs_6[0] 1132 21
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[4] 1147 33
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0] 1603 64
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[6] 1205 16
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 1164 30
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 1175 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 2057 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 1391 49
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1209 175
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[0] 2449 106
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1490 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1385 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1449 108
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 1507 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1421 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[14] 1316 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[2] 1336 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1440 109
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1437 106
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[6] 1312 19
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 1282 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 1140 15
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2446 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1368 150
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 1313 37
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 1243 141
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1237 165
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/o_lckfrc_st 2425 64
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 1217 34
set_location Controler_0/Command_Decoder_0/un1_decode_vector10_1_a4_0_0 1155 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 2104 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1702 145
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNIOBA6 1153 27
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[3] 2439 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[7] 2407 97
set_location Controler_0/Reset_Controler_0/un11_write_signal_0_a2_0 1227 21
set_location Data_Block_0/Test_Generator_0/Test_Data_7[6] 1479 100
set_location Data_Block_0/Test_Generator_0/Test_Data_4[3] 1383 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[5] 1331 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[4] 2427 103
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3] 1292 48
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[5] 1288 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1396 72
set_location Controler_0/REGISTERS_0/state_reg_RNO[5] 1130 18
set_location Controler_0/ADI_SPI_0/sdio_cl 1273 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 1284 48
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/sample_0_a2 2428 123
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 1381 46
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[1] 1213 18
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 2401 91
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[3] 2428 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 1409 144
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[0] 1237 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1387 153
set_location Controler_0/Answer_Encoder_0/state_reg_Z[2] 1180 28
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 1102 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1403 160
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/rxidle_st_RNIQ6EG[1] 2437 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st[4] 2444 109
set_location Data_Block_0/Test_Generator_0/Test_Data_3[11] 1700 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1396 156
set_location Data_Block_0/Test_Generator_0/Test_Data_5[8] 1589 64
set_location Controler_0/Command_Decoder_0/decode_vector[6] 1178 22
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[22] 1284 27
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[13] 1150 24
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[1] 1228 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 1385 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1413 144
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[7] 1194 18
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a3_0_0 2449 87
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[2] 2082 115
set_location Controler_0/ADI_SPI_1/un1_tx_data_buffer[6] 1260 21
set_location Data_Block_0/Communication_Builder_0/next_state[9] 1238 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 2106 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1265 217
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 2076 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 2144 136
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 1269 139
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2429 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 1365 55
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[9] 1666 100
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector8 1165 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_0_0_1[0] 1262 24
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr[0] 2425 91
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[13] 1144 37
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m67_e_17 1269 6
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[27] 1071 24
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2423 33
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1210 193
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[18] 1287 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_RNIOJFD1[2] 2428 105
set_location Controler_0/ADI_SPI_1/rx_data_buffer[0] 1270 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12] 1380 48
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[21] 1316 30
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1271 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 1312 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 1318 45
set_location Controler_0/gpio_controler_0/un15_read_signal_0_a2 1154 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1204 130
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1515 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 1344 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1420 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2414 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1253 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 1141 15
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 1498 91
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[6] 1287 21
set_location Controler_0/ADI_SPI_1/rx_data_buffer[4] 1271 31
set_location Controler_0/ADI_SPI_1/data_counter[27] 1276 10
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[8] 1373 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1451 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[4] 1343 28
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[20] 1319 31
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_50[8] 1157 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 1331 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[6] 1137 34
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 1353 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1387 130
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 2034 114
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 1268 145
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[12] 1204 28
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 1319 150
set_location Controler_0/Reset_Controler_0/read_data_frame_6[12] 1218 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 1340 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1388 73
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14] 1201 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1347 141
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 1141 16
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2437 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1686 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1673 136
set_location Controler_0/ADI_SPI_1/data_counter[26] 1275 10
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[20] 1309 30
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[10] 1210 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 546 315
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30] 1194 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1434 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 1360 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1477 142
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[0] 1330 19
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7] 1860 103
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 1017 171
set_location Controler_0/ADI_SPI_0/counter[8] 1265 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2425 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1491 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1250 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1449 91
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 1305 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13] 1159 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 1325 49
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 1665 100
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[9] 2435 87
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_0 2426 87
set_location Controler_0/ADI_SPI_0/addr_counter[13] 1310 28
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[4] 1259 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2427 136
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rx_ready_sync[0] 2425 106
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 1371 46
set_location Controler_0/ADI_SPI_1/data_counter[14] 1263 10
set_location Data_Block_0/Test_Generator_0/Test_Data_2[5] 1502 100
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 1371 156
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[14] 1127 30
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 1259 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNIVF874[2] 2418 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1375 150
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[6] 1253 37
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 2408 91
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 1245 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1310 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11] 1370 54
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[0] 2443 115
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[15] 1284 24
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[9] 1145 37
set_location Controler_0/gpio_controler_0/Outputs[3] 1128 22
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 1311 153
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[6] 1333 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[10] 1631 64
set_location Controler_0/Answer_Encoder_0/periph_data_2[4] 1233 36
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 1287 145
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[5] 1232 16
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2425 108
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2 1280 30
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_sn_m2 1074 24
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 1312 145
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[15] 1156 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1467 96
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1269 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 1139 15
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 1150 19
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[4] 2453 115
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1444 106
set_location Controler_0/Command_Decoder_0/decode_vector[1] 1182 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 2020 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rx_ready_sync[1] 2428 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count[5] 2442 124
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 1125 19
set_location Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable 1177 30
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_FALLING_COUNTER_RNO 1155 27
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2425 37
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[12] 1286 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a3_0_0 2412 117
set_location Controler_0/Reset_Controler_0/un4_write_signal_0_a2_3 1206 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[1] 2446 115
set_location Controler_0/Reset_Controler_0/state_reg_RNO[5] 1185 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 1313 42
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[5] 1340 27
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[10] 1122 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 2099 135
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1535 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2432 114
set_location Controler_0/ADI_SPI_0/data_counter[30] 1315 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 1313 43
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 1290 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 832 234
set_location Data_Block_0/Test_Generator_0/Test_Data_5[7] 1588 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2426 115
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_0_2[7] 1200 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1513 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 1384 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 2066 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 2021 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1461 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[7] 2455 79
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[1] 1108 33
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[7] 1114 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1404 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_0_a6 1366 54
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2442 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[3] 1341 48
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[13] 1240 19
set_location Controler_0/gpio_controler_0/Outputs_6[9] 1129 21
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 1225 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/rxidle_st[0] 2444 115
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[8] 2408 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[9] 1252 37
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[17] 1291 28
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 1178 151
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[15] 1152 36
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_INT_sclk_u 1309 18
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[2] 1267 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 1308 46
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[0] 1130 30
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[23] 979 24
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[4] 1190 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1384 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[9] 1338 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 1935 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1713 144
set_location Controler_0/ADI_SPI_1/data_counter[17] 1266 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 2073 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1378 136
set_location Data_Block_0/Test_Generator_0/Test_Data_6[10] 1615 64
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1401 73
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 1220 190
set_location Controler_0/Reset_Controler_0/read_data_frame[10] 1221 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync_RNIAV5G[1] 2407 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1470 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2424 108
set_location Controler_0/Reset_Controler_0/un1_state_reg_1_1 1196 21
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 1211 37
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 1454 34
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 1258 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 2079 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_5_i_m3[0] 1312 24
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[0] 1263 34
set_location Controler_0/ADI_SPI_0/counter_3[0] 1250 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4] 1487 97
set_location Controler_0/ADI_SPI_1/data_counter[16] 1265 10
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[3] 1325 19
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 1299 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 2079 114
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[0] 1332 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1443 109
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_15_RNO_0 1259 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 2044 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 2062 117
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[0] 2446 100
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 233 144
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[12] 1239 19
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/rxidle_st[1] 2441 67
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1343 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1444 144
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 1238 142
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_5[15] 1214 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 1350 49
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1478 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2423 105
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[11] 1266 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1478 132
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[15] 1246 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[2] 1342 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 1281 123
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[3] 2444 72
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_2 1171 27
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 1161 24
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 187 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1270 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 1336 49
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 1316 151
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m74_i_i 1253 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13] 1371 54
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 1317 37
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][10] 2416 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1264 157
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[2] 1135 37
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 1312 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1380 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1491 132
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_last[1] 2441 82
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1697 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16] 1200 150
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[9] 1370 37
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_RNO 1306 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1391 100
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[13] 1304 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3] 1346 48
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[27] 2270 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1669 141
set_location Controler_0/ADI_SPI_1/data_counter[4] 1253 10
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 1118 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1373 145
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[7] 1247 25
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[5] 1117 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2427 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[0] 2449 109
set_location Controler_0/Answer_Encoder_0/cmd_status_err 1168 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[10] 1251 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 1356 43
set_location Controler_0/ADI_SPI_0/assert_data 1279 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1115 25
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[5] 1326 18
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[0] 2433 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_0[3] 2423 114
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2421 34
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_RNO 1313 21
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 1274 151
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[26] 2210 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12] 1204 150
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2[5] 1211 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1391 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[11] 2269 97
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1296 127
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[2] 1107 33
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[6] 1108 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[7] 1281 45
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o6_1[3] 1645 90
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2] 1215 150
set_location Data_Block_0/Test_Generator_0/Test_Data_5[6] 1587 64
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[4] 1273 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_a5_0_0 2419 105
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_cl_3_i_0 1327 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1262 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1387 102
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 1384 180
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 1261 145
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[14] 1247 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1385 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1401 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[10] 1630 64
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_39_RNO 1261 141
set_location Controler_0/Command_Decoder_0/state_reg[0] 1197 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1382 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1384 126
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_11_0_a2[1] 2434 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1345 136
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1212 175
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy 1324 22
set_location Controler_0/ADI_SPI_1/rx_data_frame[7] 1255 34
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4] 1620 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/rxidle_st_RNIT7N31[1] 2442 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1387 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1448 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1370 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1156 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 1444 111
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[1] 2436 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 1294 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count[1] 2417 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1472 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 1157 151
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[9] 1251 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_0 2421 102
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[10] 1299 25
set_location Data_Block_0/Test_Generator_0/Test_Data_3[0] 1598 64
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 1184 18
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_last[1] 2446 127
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xfreq_err_arb/error_RNI78FD 2441 45
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 1681 133
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE0_SD_DFN2 2424 64
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNI19NT[4] 1210 21
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 1318 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_i_1 1363 54
set_location Controler_0/ADI_SPI_1/state_reg[4] 1266 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1400 160
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNI4H1G1[4] 2447 123
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 1364 54
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1395 160
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_ref_div/count[0] 2425 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[10] 1298 48
set_location Controler_0/ADI_SPI_1/sdio_1_RNO 1262 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 1339 49
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqCode[0] 2413 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5] 1711 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9] 1305 48
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqCode_RNO[1] 2430 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1428 144
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 1249 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[5] 2441 105
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[8] 1222 34
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[12] 1159 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1472 97
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 1315 145
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[11] 1219 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/sync_st_RNI26T91[2] 2429 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1519 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[15] 1322 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2262 207
set_location Controler_0/ADI_SPI_1/addr_counter[11] 1284 16
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 1298 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[0] 2030 97
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 1249 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[8] 2228 103
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 1381 43
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 1246 141
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[7] 1113 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2443 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1382 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[0] 2437 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1389 154
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask_1_sqmuxa_1 1197 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 2042 118
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[18] 1287 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[11] 1273 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 807 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1382 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE2_SD_DFN2 2440 109
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 1274 45
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2428 102
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[1] 2450 115
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[4] 2404 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[3] 2423 115
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_a2_2 1166 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 2105 136
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1492 133
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 1174 31
set_location Controler_0/ADI_SPI_1/data_counter[23] 1272 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 1291 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 2085 136
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 1221 151
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1236 165
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_1_sqmuxa_i 1243 21
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[10] 1290 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[0] 2436 126
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[0] 1139 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 1384 49
set_location Controler_0/Reset_Controler_0/CLEAR_PULSE_INT_1_sqmuxa_i 1202 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1450 105
set_location Controler_0/Command_Decoder_0/decode_vector_10_6dflt 1178 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1] 1212 150
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 1248 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 1404 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 1295 43
set_location Controler_0/Command_Decoder_0/counter[7] 1159 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[0] 1341 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/rxidle_st[0] 2438 106
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1383 180
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_LANE1_SD_DFN1 2418 49
set_location Controler_0/Command_Decoder_0/cmd_status_err 1117 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[5] 2436 115
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 2275 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1397 160
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 2442 97
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[6] 1110 30
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13] 1206 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 1936 309
set_location Controler_0/ADI_SPI_1/sdio_cl_RNO 1265 15
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 290 63
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 1314 144
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[2] 2433 87
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5 1206 21
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[9] 1192 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1017 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 893 228
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1370 144
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[9] 1255 25
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 1363 151
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 1290 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1478 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[10] 1142 28
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1368 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5] 1317 42
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 1294 22
set_location Controler_0/gpio_controler_0/Outputs_6[4] 1139 21
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 1209 36
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[29] 1118 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1474 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2439 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1346 142
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[13] 1191 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 1370 43
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[12] 1191 16
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 1411 144
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[2] 1323 19
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[22] 1200 24
set_location Controler_0/ADI_SPI_1/un1_reset_n_inv_i_0 1261 21
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m38_i_o2_19 1307 30
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[11] 1125 36
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[22] 2202 97
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask_1_sqmuxa_0_a2_1 1169 27
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[4] 1208 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[4] 2452 79
set_location Controler_0/Reset_Controler_0/read_data_frame_6[2] 1214 24
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_o2_0 1278 18
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[9] 1316 18
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[0] 1226 28
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 1305 153
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/cmb_fsm.fsm_nx35 2447 114
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[8] 1310 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1390 103
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1204 193
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO 2433 33
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 2454 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 1391 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 1221 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1434 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[2] 1232 34
set_location Data_Block_0/Test_Generator_0/Test_Data_2[6] 1503 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 1116 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1485 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 1364 42
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[8] 1254 24
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[14] 1229 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2430 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 148 207
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 1198 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[1] 2426 40
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[6] 1250 37
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 1185 151
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[3] 1140 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 1383 49
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[13] 1326 30
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[4] 1054 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3] 1223 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 1884 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 2119 141
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[5] 2442 88
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[3] 1193 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 1597 64
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[7] 1248 33
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 1275 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[6] 2455 106
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 1210 37
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 1203 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[3] 2440 73
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[20] 1006 27
set_location Controler_0/Reset_Controler_0/state_reg[0] 1177 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNI2LJ81[5] 2418 102
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6] 1068 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1446 112
set_location Controler_0/SPI_LMX_0/spi_master_0/fsm_timer[2] 1310 22
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_RNO[2] 2427 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0] 1493 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[9] 1136 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4_RNO[14] 1359 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1468 96
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[12] 1267 28
set_location Controler_0/ADI_SPI_1/addr_counter[30] 1303 16
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[6] 2455 109
set_location Controler_0/ADI_SPI_1/data_counter[13] 1262 10
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1372 144
set_location Controler_0/ADI_SPI_1/data_counter[9] 1258 10
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 1264 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1452 144
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st[4] 2414 112
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/intg_st[5] 2454 106
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk 1309 19
set_location Controler_0/Command_Decoder_0/state_reg[5] 1157 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1480 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1390 91
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[13] 1133 24
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[12] 1293 24
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1197 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1275 124
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1483 145
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2443 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_1 2415 102
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[2] 1234 33
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[2] 1142 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 1376 46
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.0.un82_inputs 1131 36
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[2] 2409 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 1181 36
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2437 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1337 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 1507 145
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 1279 151
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[9] 2409 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1376 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2424 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1486 142
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[3] 1230 16
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock_RNO 2423 117
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11] 1158 201
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2412 108
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[11] 1123 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO 2406 102
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 1382 43
set_location Controler_0/ADI_SPI_1/data_counter[3] 1252 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1433 100
set_location Controler_0/ADI_SPI_1/addr_counter[15] 1288 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 918 342
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 1382 159
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[4] 1225 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1459 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1268 217
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 1201 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1395 156
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2[4] 1207 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_last[0] 2438 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIUHH41 1469 96
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[7] 1224 24
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[8] 1219 24
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[15] 1147 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1385 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[1] 2438 118
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[3] 2452 109
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[2] 2419 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[1] 1113 37
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[3] 1224 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 2023 114
set_location Controler_0/ADI_SPI_1/data_counter[7] 1256 10
set_location Controler_0/Reset_Controler_0/read_data_frame_6[11] 1217 18
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/fine_lock_combo.un1_lock_event5_0_a2 2450 87
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 1332 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 2098 135
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 1303 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1529 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1504 133
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[6] 2396 100
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 1273 151
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/un1_re_set6 2389 90
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 1215 151
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[8] 1194 25
set_location Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable 1176 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1267 156
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 1269 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1411 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_RNO[0] 2448 90
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_3[0] 1170 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[1] 2423 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_0[1] 2447 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncOutput[0] 2426 127
set_location Data_Block_0/Test_Generator_0/Test_Data_5[3] 1584 64
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[10] 2417 97
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 1291 145
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[12] 1134 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/receive_transmit_0_sqmuxa_0_a3_0_a3 1313 24
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_1[9] 1223 24
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[15] 1212 30
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_0_o5[0] 2446 66
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIFG46[1] 2454 87
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 1211 142
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1284 169
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 1367 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1695 144
set_location Controler_0/Reset_Controler_0/un10_write_signal_0_a2 1226 21
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[11] 1250 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1377 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNI8BPD 2014 117
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[0] 2448 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 1196 36
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[0] 1246 24
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[13] 1209 28
set_location Data_Block_0/Communication_Builder_0/next_state[3] 1262 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 1194 142
set_location Controler_0/Answer_Encoder_0/periph_data_i_0[9] 1215 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 1349 46
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[2] 2457 115
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 2078 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state[0] 1308 25
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 1195 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1432 109
set_location Controler_0/ADI_SPI_1/sclk_4 1254 15
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[12] 1194 16
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[28] 1122 19
set_location Controler_0/ADI_SPI_0/addr_counter[14] 1311 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2433 135
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa 1226 18
set_location Controler_0/Reset_Controler_0/SYS_Main_Reset_N_0_sqmuxa_13 1245 18
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[9] 2446 88
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[2] 2409 103
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 1200 153
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[11] 1143 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 1211 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_o3_0_a3_0_0[4] 2430 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1385 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 1270 25
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[0] 1224 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1529 70
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1193 33
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 1300 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1446 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1189 201
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_ns_0[1] 2433 72
set_location Controler_0/Answer_Encoder_0/periph_data_0[0] 1254 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 2009 117
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[6] 1003 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/cmb_fsm.fsm_nx35 2443 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 2047 118
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4[1] 1184 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[0] 1193 25
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 1188 36
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[1] 1201 18
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 1195 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 1343 49
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_0_a2_1[0] 2435 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2_0_a2_0_a2_0_a2_0_a2 1360 48
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 2441 97
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21] 1185 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18] 1208 150
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[0] 1309 24
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[14] 1204 16
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[12] 1248 21
set_location Controler_0/SPI_LMX_0_0/spi_master_0/fsm_timer_RNO[1] 1316 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 2043 118
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1287 127
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i 1291 30
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[12] 1303 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 1368 43
set_location Controler_0/ADI_SPI_1/state_reg[3] 1258 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1276 124
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[6] 2406 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1204 34
set_location Controler_0/gpio_controler_0/Inputs_Last[11] 1120 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5] 1710 97
set_location Data_Block_0/Communication_Builder_0/next_state_0[3] 1261 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_2[1] 2429 42
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[4] 2428 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 2055 118
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[6] 2455 64
set_location Controler_0/Answer_Encoder_0/cmd_CDb_RNO 1200 21
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[3] 1190 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 1016 154
set_location Data_Block_0/Test_Generator_0/Test_Data_4[10] 1390 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2421 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 1321 37
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 1391 219
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1461 91
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[13] 1148 36
set_location Controler_0/Command_Decoder_0/counter[29] 1181 19
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[8] 1158 30
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.7.un117_inputs 1111 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1633 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 1118 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1390 127
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_33_RNO 1256 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1437 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 2082 114
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[0] 2424 34
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38 1270 42
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 1310 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1339 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 1315 222
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 1352 46
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[10] 1238 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19] 1389 48
set_location Controler_0/ADI_SPI_0/addr_counter[22] 1319 28
set_location Controler_0/gpio_controler_0/Outputs[13] 1133 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1494 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][2] 2410 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1419 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[0] 2029 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 2456 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 1361 43
set_location Controler_0/Answer_Encoder_0/periph_data_0[6] 1249 30
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[0] 1195 24
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[9] 1140 37
set_location Data_Block_0/Test_Generator_0/Test_Data_6[4] 1609 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 1395 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1438 106
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 1340 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 1292 43
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_24 1286 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1449 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_m2_1[1] 2442 126
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 2457 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 1195 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1095 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/rstn 2432 111
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 1317 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1630 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[4] 1322 48
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1481 145
set_location Controler_0/Answer_Encoder_0/periph_data_0[2] 1255 30
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[5] 1251 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1308 175
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 1332 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/re_set 2389 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7] 1212 141
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0_x2[0] 2430 63
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[0] 2439 45
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[23] 1308 30
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 1180 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1428 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/busy_5_0_0_m2_0_a2 1325 21
set_location Controler_0/gpio_controler_0/Outputs_6[5] 1125 30
set_location Controler_0/ADI_SPI_0/addr_counter[29] 1326 28
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[12] 1207 28
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[9] 1142 24
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0 1289 30
set_location Controler_0/gpio_controler_0/CLEAR_REG_RF_MASK[15] 1163 37
set_location Controler_0/SPI_LMX_0/spi_master_0/busy_RNO 1314 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2_0_a2_1_a3_0_a3_0_a3_1 1316 36
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1404 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 1384 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4] 1369 54
set_location Data_Block_0/Test_Generator_0/Test_Data_7[4] 1477 100
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[15] 1205 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/sync_st[0] 2421 103
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1337 136
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[10] 2208 112
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 2089 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1518 288
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_AND2_FINE_LOCK_2 2433 105
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 1268 24
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17] 1202 150
set_location Controler_0/gpio_controler_0/Inputs_Last[7] 1111 31
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[1] 2437 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_RNO[2] 2429 78
set_location Controler_0/ADI_SPI_1/sdio_11_1_u_i_m2 1266 21
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[3] 1116 34
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[23] 2218 97
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_0[1] 1268 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1423 64
set_location Controler_0/Reset_Controler_0/SET_PULSE_INT 1193 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm_ns_0[0] 2404 102
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[2] 1155 34
set_location Controler_0/ADI_SPI_1/data_counter[2] 1251 10
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2435 139
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_ref_div/count_RNO[0] 2440 36
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrst_Sync_clk_ref/syncOutput[0] 2456 88
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[11] 1487 100
set_location Controler_0/Answer_Encoder_0/periph_data_2[11] 1247 33
set_location Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N 1231 27
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1] 1203 144
set_location Controler_0/Reset_Controler_0/read_data_frame_6_sn_m4 1219 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 1347 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 1355 46
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 1596 64
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[12] 1203 28
set_location Controler_0/Reset_Controler_0/read_data_frame_6[14] 1213 21
set_location Controler_0/gpio_controler_0/state_reg[0] 1182 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1432 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r 2391 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 2433 97
set_location Data_Block_0/Communication_Builder_0/next_state_0[12] 1264 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1712 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[3] 2444 73
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[8] 1117 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1451 90
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 1327 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count[4] 2429 142
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 1271 42
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1399 288
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncOutput[0] 2437 82
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/fine_lock 2440 46
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 1319 145
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[5] 1203 27
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[4] 1137 37
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1166 37
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_5[7] 1203 21
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 2121 117
set_location Controler_0/Command_Decoder_0/state_reg[1] 1152 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 2221 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1469 99
set_location Controler_0/SPI_LMX_0/spi_master_0/state[0] 1318 22
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 1370 55
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 1297 145
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[14] 1246 22
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[8] 1202 31
set_location Controler_0/Command_Decoder_0/state_reg[4] 1161 25
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 1902 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1628 37
set_location Data_Block_0/Communication_Builder_0/next_state_0[4] 1267 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 2016 118
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 1402 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn_RNO 2440 63
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 1293 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1353 142
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[12] 1218 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1414 69
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 2028 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1710 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1439 100
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 1273 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1483 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1165 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1675 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1390 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1573 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 2106 136
set_location Data_Block_0/Communication_Builder_0/next_state[6] 1257 141
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[15] 1205 19
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[6] 2397 100
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 1261 139
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 1385 69
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync[0] 2425 73
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 989 96
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[16] 1293 27
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[14] 1208 28
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[12] 1188 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4] 1201 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1285 127
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 1160 36
set_location Controler_0/ADI_SPI_0/addr_counter[20] 1317 28
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/rxidle_st[0] 2424 73
set_location Controler_0/Communication_CMD_MUX_0/un2_src_3_fifo_empty 1077 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1436 109
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[10] 2200 96
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[3] 2439 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[9] 1214 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 2116 135
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 206 234
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 1127 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1511 133
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1370 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 2121 141
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 1387 144
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5] 1561 19
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 545 315
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1398 288
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1278 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1383 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[3] 2415 136
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1112 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 2120 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 1353 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 2261 207
set_location Controler_0/ADI_SPI_0/counter[5] 1262 43
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[11] 1300 25
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[22] 2202 96
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_2[12] 1225 36
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[4] 2441 73
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 1299 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1432 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt[0] 2456 79
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_4_i_o2[8] 2429 99
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1510 133
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 1213 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1437 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xclk_in_rot_Sync/syncTemp[0] 2412 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1470 97
set_location Controler_0/ADI_SPI_1/addr_counter[18] 1291 16
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1341 142
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[4] 1338 27
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 2078 135
set_location Controler_0/gpio_controler_0/Counter_RF_Input_Last_RNI93V6 1160 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_o2[0] 2441 81
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7] 1379 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15] 1117 150
set_location Controler_0/Command_Decoder_0/counter[13] 1165 19
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 1241 141
set_location Controler_0/Answer_Encoder_0/periph_data_2[12] 1232 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1397 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1406 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 1280 130
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3] 1701 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1401 72
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[5] 1123 34
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/Q[11] 2214 96
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[1] 1106 33
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_2[4] 1187 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1463 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1398 72
set_location Data_Block_0/Test_Generator_0/Test_Data_4[8] 1388 43
set_location Controler_0/Reset_Controler_0/SET_PULSE_EXT_1_sqmuxa_i 1241 21
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[19] 1295 28
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 1171 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1369 144
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_0_sqmuxa_i_0_a2_0 1322 24
set_location Controler_0/Command_Decoder_0/Not_Decode_Value_RNO 1162 21
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st[4] 2431 73
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1433 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1346 288
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1391 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect 1631 97
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 1310 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 1488 91
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1521 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1437 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 1156 151
set_location Controler_0/Reset_Controler_0/un9_write_signal_0_a2 1225 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1390 73
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[22] 1045 24
set_location Data_Block_0/Communication_Builder_0/next_state[5] 1245 141
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[26] 1034 18
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/un1_rqCode_nx11_0_1 2425 75
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.2.un92_inputs 1106 36
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/rptr_bin_sync2[6] 2412 100
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING[12] 1134 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1386 129
set_location Controler_0/ADI_SPI_1/ss_n 1270 16
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[1] 1146 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1472 91
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 1323 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[8] 2445 88
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 549 342
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[15] 1147 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1398 159
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[2] 2422 103
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 1205 142
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[3] 1126 33
set_location Controler_0/SPI_LMX_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 1297 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1439 91
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[1] 1224 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 1392 165
set_location Controler_0/Command_Decoder_0/counter[27] 1179 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[11] 1486 100
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 1118 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[4] 2452 82
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_cl_3_i_0 1313 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 1277 130
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 1132 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 2100 132
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 1282 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[9] 1383 136
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[10] 1151 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 2014 118
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8] 1376 42
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 1263 216
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[7] 1284 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/fine_lock_combo.un1_lock_event5_0_a2 2414 117
set_location Controler_0/Reset_Controler_0/read_data_frame_6[3] 1221 18
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 1335 49
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/lckfrc_st 2417 112
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 1281 129
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh[0] 2448 82
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[22] 1315 31
set_location Controler_0/Communication_ANW_MUX_0/state_reg_s1_0_a2 1186 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2455 126
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[10] 1337 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1372 97
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[14] 1243 22
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 1234 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1392 166
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19] 1205 150
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[4] 2453 64
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 1398 144
set_location Data_Block_0/Test_Generator_0/Test_Data_2[7] 1504 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1429 145
set_location Controler_0/Reset_Controler_0/read_data_frame[0] 1234 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO_1 1294 129
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[12] 1149 24
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 1249 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1193 132
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1384 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 1902 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1488 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 1308 48
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0] 2424 112
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[11] 1164 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 2122 132
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[28] 985 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1495 132
set_location Controler_0/Reset_Controler_0/REG_INT_Resets[1] 1201 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1374 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 1316 43
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/cmb_lckfrc.un1_lckfrc_nx6_0_0 2426 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 1304 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 2258 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o6_RNIILSM1[2] 1646 90
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv_1[8] 1252 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[2] 2414 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 774 261
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 1210 36
set_location Controler_0/ADI_SPI_1/assert_data 1267 16
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1275 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1384 73
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[1] 2415 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 1364 46
set_location Controler_0/Reset_Controler_0/PULSE_EXT_Mask[11] 1259 19
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[17] 2272 97
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[0] 1232 24
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[9] 1286 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh[0] 2448 127
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1433 109
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[27] 1124 19
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 1207 36
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 2230 97
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[4] 1328 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 2210 112
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1465 91
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2434 33
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[2] 1281 25
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 1290 24
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_ns_0[5] 2436 108
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1382 102
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1527 91
set_location Controler_0/Command_Decoder_0/counter[12] 1164 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1418 99
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 1506 97
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[16] 2225 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1462 145
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 1400 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 1349 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5] 1369 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1347 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[2] 2415 109
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 2148 282
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[1] 1135 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1452 90
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 1265 144
set_location Controler_0/ADI_SPI_0/counter[0] 1250 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[4] 2416 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1378 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING[0] 1134 31
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 1150 22
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[8] 1263 28
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[10] 1335 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2_1_a2_0_a3_0_a3_0_a3 1297 48
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 1280 46
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[4] 1195 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1442 106
set_location Controler_0/gpio_controler_0/Outputs_6_1_0[5] 1121 30
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_mem_reg[1][9] 2419 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 1302 46
set_location Controler_0/gpio_controler_0/state_reg_ns_i_o2[0] 1179 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1469 97
set_location Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0[0] 1176 27
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1099 24
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[4] 1225 33
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 1397 144
set_location Controler_0/Reset_Controler_0/state_reg[2] 1183 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1524 91
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[11] 2327 118
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 1659 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1449 90
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[5] 1222 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[2] 2209 112
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1070 261
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 1287 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_3_a2_0_a2_0_a2_0_a2 1363 48
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 1217 142
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Req 1199 88
set_location Data_Block_0/Test_Generator_0/Test_Data_6[5] 1610 64
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[0] 1308 24
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 1364 151
set_location Controler_0/SPI_LMX_0/spi_master_0/mosi_1_sqmuxa_i_o3_0_0 1317 21
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2424 130
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[11] 1189 15
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0_0_0 1160 21
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 1249 139
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r4_0_a2 1128 18
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[2] 1237 33
set_location Controler_0/gpio_controler_0/read_data_frame_8[13] 1153 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_a2 2421 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1493 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 1623 37
set_location Controler_0/SPI_LMX_0_0/spi_master_0/INT_sclk_0_sqmuxa_i_a2 1321 24
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 1318 48
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[8] 1460 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1587 153
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[20] 2196 97
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[5] 1273 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1396 70
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer[6] 1285 21
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 1257 139
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 2424 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16] 1210 150
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.1.un87_inputs 1110 36
set_location Controler_0/gpio_controler_0/Inputs_Last[8] 1161 37
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 1167 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1494 141
set_location Controler_0/Command_Decoder_0/counter[16] 1168 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 2083 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/un1_INT_sclk_u 1328 21
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[3] 1144 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1636 37
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 1184 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 1296 46
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 1128 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1708 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 2097 136
set_location Controler_0/Reset_Controler_0/read_data_frame_6_2_2[9] 1216 24
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 1281 130
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un7_almostfulli_assert 1284 129
set_location Controler_0/Reset_Controler_0/read_data_frame[5] 1222 22
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m72_0 1251 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1530 63
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[13] 1212 28
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1493 141
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 1274 25
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1271 127
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer_RNO[17] 1291 27
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 1031 174
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[2] 995 27
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[1] 1311 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1500 133
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1412 144
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/sync_st[0] 2433 64
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 1312 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1430 105
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[3] 2427 118
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[7] 1049 21
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 1403 144
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[15] 1168 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[4] 2431 78
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1102 24
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[2] 2439 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/un1_rqCode_nx11_0_a5 2400 102
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[18] 1317 31
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[5] 989 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1446 99
set_location Controler_0/gpio_controler_0/TMP_OR_Counter_Input[1] 1136 37
set_location Controler_0/ADI_SPI_1/data_counter[1] 1250 10
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 1364 48
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[0] 2404 103
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[3] 1156 34
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 846 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1709 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIP76E1 1532 63
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[10] 1201 31
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1467 145
set_location Data_Block_0/Test_Generator_0/Test_Data_7[8] 1481 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1522 91
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[12] 1328 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1388 90
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[9] 1200 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1532 70
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count[0] 2424 40
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_ns_o3_0_o5[4] 2439 66
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2437 126
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 1366 43
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 1511 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 2081 136
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r 2435 91
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 1212 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1399 37
set_location Controler_0/Reset_Controler_0/read_data_frame[7] 1225 25
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1394 156
set_location Controler_0/ADI_SPI_1/sdio_1 1266 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1470 99
set_location Controler_0/SPI_LMX_0/spi_master_0/rx[11] 1211 28
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[5] 1122 27
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 1256 15
set_location Controler_0/ADI_SPI_1/sclk 1254 16
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1453 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rqEn 2431 106
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rmfsm[1] 2410 103
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 1269 24
set_location Controler_0/ADI_SPI_1/data_counter[6] 1255 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1469 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[2] 2081 115
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2447 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1379 145
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[10] 1298 25
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_s_5_RNO 2457 81
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer[13] 1210 28
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[2] 2427 46
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 1248 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1491 124
set_location Controler_0/Command_Decoder_0/counter[14] 1166 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1465 97
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2_18 1285 18
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_DFN1 2443 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1393 156
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[14] 1321 30
set_location Controler_0/SPI_LMX_0_0/spi_master_0/state_RNO[1] 1330 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1491 142
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 1279 129
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1383 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rqEn 2440 64
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2 1281 33
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 1343 153
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[1] 1004 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 2118 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1676 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 1360 46
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[4] 1251 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xclk_in_rotator/count[0] 2425 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16] 1371 48
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 1340 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 2116 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2_0_a2_2_a3_0_a3_0_a3 1299 48
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 913 342
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[9] 998 27
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 1296 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[8] 2414 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/intg_st[5] 2418 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7] 1593 64
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[8] 1609 58
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer[4] 1272 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 2050 118
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 1186 18
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1290 127
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_RNI8G21 2432 138
set_location Controler_0/ADI_SPI_1/wr_addr_buffer_RNO[0] 1272 24
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1518 64
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1168 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1523 70
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/cmb_fsm.fsm_nx35 2445 108
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[18] 1317 30
set_location Controler_0/Answer_Encoder_0/periph_data_sn_m5_RNITP2K 1204 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[8] 1661 100
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 1186 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1488 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1470 34
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 1387 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1677 144
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 1320 145
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 1283 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/cmb_lckfrc.un1_lckfrc_nx6_0_0 2445 105
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 1188 142
set_location Controler_0/ADI_SPI_1/addr_counter[9] 1282 16
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 437 288
set_location Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 1207 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 1316 42
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 1266 145
set_location Controler_0/Answer_Encoder_0/periph_data_2[5] 1231 36
set_location Controler_0/ADI_SPI_1/counter_3[3] 1247 9
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u_1 1182 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1708 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 1114 168
set_location Controler_0/Reset_Controler_0/PULSE_LENGTH[14] 1241 19
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1387 127
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[11] 2317 118
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 1124 21
set_location Controler_0/ADI_SPI_1/data_counter[22] 1271 10
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 1635 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1632 37
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rx_ready_sync_RNII7OL[1] 2424 105
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[3] 1130 37
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 1372 43
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 1308 153
set_location Controler_0/Reset_Controler_0/read_data_frame[15] 1222 19
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4] 1618 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 1304 43
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 1012 153
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[3] 2440 34
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 1185 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 1118 21
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a6_16_8 1388 51
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1288 127
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1214 175
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 1619 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1457 100
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 2038 118
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets[12] 1258 22
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 1206 142
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 1308 144
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14] 1076 150
set_location Controler_0/gpio_controler_0/Outputs[9] 1129 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1490 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N 2018 117
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 2405 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1399 165
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 1323 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1397 165
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 1301 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2_0_a2_0_a2_0_a2_0_a2 1350 48
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1534 64
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 1208 141
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[9] 1617 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 1307 43
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNIUBVQ[4] 2434 138
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 1926 96
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[9] 1338 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rx_ready_sync_RNIE3VQ[1] 2420 105
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1211 175
set_location Controler_0/ADI_SPI_0/sclk 1272 34
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 1365 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 2035 118
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[3] 1304 18
set_location Controler_0/gpio_controler_0/read_data_frame_8_0[11] 1105 33
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 1314 151
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_o3_0[3] 2428 78
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[14] 1133 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1444 90
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrst_Sync_clk_in/syncTemp[0] 2424 127
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 1183 37
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 2114 142
set_location Controler_0/SPI_LMX_0/spi_master_0/rxBuffer_0_sqmuxa_i_0 1296 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[8] 1657 100
set_location Controler_0/gpio_controler_0/read_data_frame_8_4[7] 1135 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqEn_RNO 2421 108
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 1210 22
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[10] 1249 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 1279 124
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[10] 1381 118
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[5] 1120 33
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 2220 261
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 1210 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1445 90
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[2] 1333 27
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[0] 1327 19
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[7] 2432 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 1369 46
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 1579 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 1402 72
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1388 97
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_tx[20] 1289 25
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1455 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/rxidle_st_RNI3A9A1[1] 2423 111
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 1192 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1486 124
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 1340 49
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 1383 201
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[1] 2087 115
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles[0] 1341 25
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[6] 1311 19
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 2402 91
set_location Controler_0/Answer_Encoder_0/periph_data_buffer_RNO[7] 1215 33
set_location Controler_0/ADI_SPI_0/counter[2] 1259 43
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNI1DPJ 1251 138
set_location Controler_0/SPI_LMX_0/SPI_interface_0/spi_enable 1314 19
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[23] 1308 31
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 77 207
set_location Controler_0/SPI_LMX_0_0/spi_master_0/mosi_1_RNO 1320 24
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[8] 1292 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1474 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1371 97
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 1327 154
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2422 33
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 2449 96
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.12.un142_inputs 1139 24
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 1285 154
set_location Controler_0/ADI_SPI_0/data_counter[23] 1308 34
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[4] 1277 25
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 1305 43
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1403 37
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1397 37
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 542 96
set_location Controler_0/Command_Decoder_0/decode_vector_10_0dflt 1180 21
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1475 34
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[31] 1025 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/o_lckfrc_st_RNO 2422 108
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 2094 136
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_lm_0[1] 1343 24
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 2276 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1403 157
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9] 1216 141
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data[25] 1050 30
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 1315 46
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1273 288
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 1381 153
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_OR2_RX_IDLE_3 2413 111
set_location Controler_0/gpio_controler_0/read_data_frame_8[3] 1143 33
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 1349 37
set_location Controler_0/Reset_Controler_0/PULSE_INT_Mask[11] 1195 16
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 1361 55
set_location Controler_0/ADI_SPI_1/data_counter[12] 1261 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1707 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 2421 91
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 2415 91
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[19] 1308 37
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_Mask[15] 1160 37
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0] 2316 118
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 1579 181
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs_1[9] 1140 36
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1395 157
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_1[10] 1201 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1494 133
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 2427 88
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 2433 88
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1379 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1459 91
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[15] 1242 16
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2_2[0] 2428 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1409 70
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 1378 43
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNID90E2[14] 1303 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1383 126
set_location Controler_0/ADI_SPI_1/tx_data_buffer[5] 1276 22
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 2112 142
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[3] 2430 106
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[8] 1194 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 2101 144
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_receive_transmit_0_sqmuxa_0_0 1315 21
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_AND2_RX_VAL_1 2424 81
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1710 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1381 73
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 1356 70
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1493 133
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer_RNO[22] 1315 30
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/sync_st[1] 2426 103
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count_RNIN6FK[0] 2456 87
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0] 1235 150
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 1331 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1382 126
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 881 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 2105 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1373 97
set_location Controler_0/SPI_LMX_0/spi_master_0/txBuffer[14] 1302 25
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_2_0_m3 1310 18
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 1328 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1439 145
set_location Controler_0/gpio_controler_0/Falling_Edge_Detector.14.un152_inputs 1129 33
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a2[1] 1267 180
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr[2] 2402 97
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1262 181
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh[5] 2417 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1400 157
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/intg_st[0] 2437 73
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[10] 2412 97
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1382 342
set_location Controler_0/REGISTERS_0/state_reg[3] 1129 19
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 1348 151
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[5] 2406 100
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1402 70
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1436 106
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 299 282
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1272 127
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 1116 196
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xclk_in_rotator/count[0] 2425 127
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 2049 118
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1201 175
set_location Controler_0/Reset_Controler_0/EXT_ADC_Reset_N 1229 24
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/fine_lock_RNO 2444 36
set_location Controler_0/gpio_controler_0/read_data_frame[11] 1163 31
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4] 2014 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1392 156
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_out_1_1_i_o2_RNITVLH1[0] 2444 99
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 1142 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1709 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1457 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1391 73
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1278 123
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_lm_0[2] 1305 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16] 1212 189
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 1228 141
set_location Controler_0/ADI_SPI_0/data_counter[26] 1311 34
set_location Controler_0/Reset_Controler_0/read_data_frame_6[15] 1222 18
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1406 37
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER[12] 1144 28
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 1230 34
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 1146 15
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 1161 151
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 1180 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1371 145
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1106 25
set_location Controler_0/Communication_CMD_MUX_0/CMD_Fifo_Write_Data_1_0[32] 984 27
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count_RNIB9TC4[0] 2443 45
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 1341 153
set_location Controler_0/ADI_SPI_1/addr_counter[22] 1295 16
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[10] 1228 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/intg_st[2] 2451 64
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/count[4] 2441 34
set_location Controler_0/Reset_Controler_0/REG_EXT_Resets_8_iv[12] 1258 21
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17] 1157 150
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[11] 1201 28
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO 1717 96
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_0_sqmuxa_0_a2 2426 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1530 91
set_location Data_Block_0/Test_Generator_0/Test_Data_3[5] 1694 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[3] 1271 34
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[0] 2421 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1414 64
set_location Data_Block_0/Test_Generator_0/Test_Data_5[9] 1590 64
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer[7] 1284 21
set_location Controler_0/ADI_SPI_0/data_counter[13] 1298 34
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv_0[15] 1202 18
set_location Controler_0/Answer_Encoder_0/periph_data_i_a2_0[6] 1240 33
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 1240 123
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_0/g_mode2.u_mstr/rx_ready_sync[1] 2442 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1411 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/cmb_lckfrc.un1_lckfrc_nx6_0_0 2439 114
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1391 103
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[3] 1334 28
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12] 1074 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 1370 49
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1434 106
set_location Data_Block_0/Test_Generator_0/Test_Data_2[8] 1505 100
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[3] 2428 79
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1498 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1401 37
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 1182 151
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[1] 1154 34
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1434 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3] 1608 58
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI0F7S[8] 1300 126
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_0[0] 2435 42
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 1151 19
set_location Controler_0/gpio_controler_0/read_data_frame[4] 1145 34
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/sync_st[2] 2430 64
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/rx_data_frame[11] 1223 34
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1344 136
set_location Controler_0/SPI_LMX_0/SPI_interface_0/rx_data_frame[10] 1209 25
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 1187 36
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/intg_st[2] 2451 109
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[9] 2033 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 2037 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1389 130
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[0] 1902 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_gray[5] 2408 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 1334 48
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[1] 2412 106
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1417 99
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[10] 1380 118
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 1305 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 1187 31
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 1322 37
set_location Controler_0/ADI_SPI_1/counter_3[1] 1225 9
set_location Controler_0/Reset_Controler_0/REG_INT_Resets_7_iv[8] 1188 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1497 144
set_location Controler_0/gpio_controler_0/read_data_frame_8[8] 1157 30
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1399 136
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[9] 1667 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un11_read_signal_0_a2_1_a2_1_a2_1_a2_1_a2_0 1307 48
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER[0] 1153 34
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 1200 151
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/intg_st[6] 2455 115
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a3[2] 2438 81
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rqEn 2421 109
set_location Controler_0/gpio_controler_0/un1_state_reg_1_i_a2_1_0 1164 27
set_location Controler_0/ADI_SPI_0/un1_state_reg_9_i_0 1272 30
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 1249 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1442 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_2/g_mode2.u_mstr/rmfsm[4] 2434 106
set_location Controler_0/Answer_Encoder_0/periph_data_i_m2_2[3] 1228 30
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 1127 19
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm_ns_0_0[0] 2435 75
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[6] 2431 46
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 1366 46
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 2434 91
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1490 133
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[11] 1510 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[3] 2456 115
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[9] 1627 64
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2459 81
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_1_0 1279 30
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lm_0[0] 2434 87
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rxBuffer[5] 1260 34
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 1299 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5] 1580 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 1364 43
set_location Controler_0/Command_Decoder_0/decode_vector_10_7dflt 1186 21
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1714 145
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 1254 31
set_location Controler_0/Answer_Encoder_0/periph_data_2[1] 1234 36
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 1331 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1679 145
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xfreq_err_arb/error_nxt7_i_a2_0_2 2422 135
set_location Controler_0/Answer_Encoder_0/cmd_ID_RNIEPF8[4] 1202 21
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 1280 22
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1453 33
set_location Controler_0/SPI_LMX_0_0/spi_master_0/txBuffer[5] 1340 28
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 2434 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1497 132
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 1142 16
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_50[10] 1122 33
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1399 70
set_location Controler_0/Reset_Controler_0/read_data_frame_6[1] 1215 18
set_location Controler_0/ADI_SPI_1/data_counter[25] 1274 10
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1386 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/rxidle_st[0] 2447 109
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_21_RNO 1231 141
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 1303 154
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/un1_rot_sh_3_v_i_a2[2] 2431 135
set_location Controler_0/ADI_SPI_1/addr_counter[26] 1299 16
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE1_SD_OR2 2445 114
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[0] 2418 109
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1997 118
set_location Controler_0/SPI_LMX_0_0/SPI_interface_0/spi_tx[17] 1311 31
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5] 1564 19
set_location Controler_0/ADI_SPI_1/un1_wr_addr_buffer_i_m2[11] 1287 24
set_location Controler_0/ADI_SPI_0/data_counter[16] 1301 34
set_location Controler_0/gpio_controler_0/Outputs[7] 1123 31
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1387 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1473 99
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE[0] 1227 16
set_location Data_Block_0/Communication_Builder_0/next_state_0[8] 1249 141
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 237 123
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[9] 1385 136
set_location Controler_0/Command_Decoder_0/counter[15] 1167 19
set_location Controler_0/gpio_controler_0/OR_counter_input.15.TMP_OR_Counter_Input_16[12] 1143 36
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0[1] 1906 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 1338 37
set_location Controler_0/gpio_controler_0/read_data_frame_8_1[10] 1145 30
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1461 97
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[11] 1238 37
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1259 123
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1109 25
set_location Controler_0/ADI_SPI_0/data_counter[22] 1307 34
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1167 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_in_rotator/count_RNO[0] 2424 39
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6] 1715 97
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/count_RNIBB3O3[0] 2430 123
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 1273 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1415 69
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_a6_1[0] 1901 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[12] 1309 42
set_location Controler_0/gpio_controler_0/Outputs_6[12] 1135 21
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[2] 2217 112
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 1350 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIPMLG 1385 126
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_3/g_mode2.u_mstr/rmfsm[1] 2414 109
set_location Controler_0/gpio_controler_0/read_data_frame_8_3[13] 1140 24
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 1270 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 2032 97
set_location Controler_0/SPI_LMX_0/spi_master_0/un1_reset_n_inv_0_o3 1317 18
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4] 1392 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1422 64
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1390 130
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 1386 180
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 1288 22
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_u 1179 30
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 1187 168
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 1201 22
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rmfsm[4] 2431 79
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 1313 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_1_i_o6 1367 54
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh[1] 2437 43
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 1338 49
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13] 1069 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1526 91
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 1030 99
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 1264 139
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 2150 261
set_location Controler_0/gpio_controler_0/REG_RF_Counter_OR_MaskedInputs[6] 1118 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/count_RNI2VU31[2] 2435 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1495 145
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_grayToBinConv/bin_m2_0_3_1 2416 99
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELANEMSTR_1/g_mode2.u_mstr/rqEn 2417 106
set_location Controler_0/Reset_Controler_0/un11_write_signal_0_a2 1224 21
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 1337 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 2111 136
set_location Controler_0/Answer_Encoder_0/cmd_CDb 1200 22
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_LANE0_SD_OR2 2439 105
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5] 1714 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1670 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_o2 1282 126
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xclk_ref_div/count_RNO[1] 2438 45
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/RDATA_r[7] 2224 97
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_i 1283 33
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 1252 142
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 2439 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 2052 118
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 1382 180
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync/shift_reg[3] 2442 100
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 1366 55
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1494 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1441 109
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/count[5] 2430 46
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1480 144
set_location Controler_0/ADI_SPI_1/state_reg_ns_4_0_.m35_i_a2 1284 18
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 2444 91
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 1242 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1416 99
set_location Controler_0/SPI_LMX_0_0/spi_master_0/rx[7] 1248 37
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/lckfrc_st 2430 73
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 1183 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1442 91
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1423 100
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_ns_a3_0_a5_RNIDP9V3[2] 2422 114
set_location Controler_0/ADI_SPI_0/addr_counter[12] 1309 28
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE[0] 1255 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xfreq_err_arb/error_RNO 2458 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1529 63
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7] 1486 97
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 1302 43
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1489 133
set_location Controler_0/Answer_Encoder_0/periph_data_i_1[5] 1254 33
set_location Controler_0/gpio_controler_0/Inputs_Last[0] 1129 37
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 1133 19
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1393 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_1_a2 1361 54
set_location Controler_0/ADI_SPI_1/wr_addr_buffer[3] 1278 25
set_location Controler_0/gpio_controler_0/CLEAR_REG_INPUTs_RISING_COUNTER 1157 28
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st[4] 2437 115
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 36 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 660 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 360 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1596 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 108 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1896 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1968 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1860 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 2328 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 2184 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1860 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 396 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 432 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 732 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 216 179
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C0 2400 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 2040 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2112 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1752 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 696 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1968 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 1968 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1200 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1200 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2328 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 2040 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 360 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1668 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 2076 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1056 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1380 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 540 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 588 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 840 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1752 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 2292 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 660 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1344 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1932 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1824 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 624 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 2076 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 144 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 984 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 2076 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 252 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 2184 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1128 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1824 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 948 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 948 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 2220 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 144 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1488 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 216 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1932 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1452 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 0 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 660 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 108 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1452 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1200 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 324 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 840 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2292 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 504 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 2004 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 696 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1308 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1968 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1560 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1824 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1200 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1752 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1452 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2148 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 504 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2184 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 72 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1236 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1164 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 624 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1632 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1524 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2328 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1932 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2292 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 504 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 468 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 108 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1488 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 660 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1308 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1020 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 2436 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1896 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1932 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 804 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 768 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 2364 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 1668 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1788 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1704 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 396 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1092 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1596 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 504 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2292 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1200 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 468 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1824 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 288 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 396 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1272 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 2220 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1752 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1164 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 2076 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 2256 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1380 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1200 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 72 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1560 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1056 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1560 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 2004 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 2148 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2436 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 2328 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2364 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1860 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1164 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 1020 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 876 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1344 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1488 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1380 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 252 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1488 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1968 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1632 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1824 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1236 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 0 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 2040 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 2076 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 2220 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 984 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1020 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 432 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 876 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1020 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 504 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 144 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 432 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1128 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2256 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1308 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1020 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 252 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 876 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 660 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 768 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2256 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 876 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 1932 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1824 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1788 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 396 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 396 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1344 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 324 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1416 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 2364 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 36 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1704 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1668 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2112 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1164 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1668 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1860 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 504 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 540 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 840 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 588 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 396 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1236 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1452 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1236 368
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1380 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 1968 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 252 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 948 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 588 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1752 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1272 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 1344 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1272 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1668 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1632 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2328 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 468 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 288 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 2364 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 144 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 252 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 324 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1632 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 1668 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1488 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1632 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 360 314
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 1092 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1164 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1788 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1752 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1416 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1272 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1560 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 216 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 144 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 912 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 840 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1596 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 288 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2148 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1596 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 468 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 432 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 2220 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 36 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 768 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1236 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1524 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 948 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 840 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 588 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1788 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1416 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1128 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1896 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 108 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 468 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1200 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1704 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 660 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 0 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2004 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1596 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 144 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1020 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 732 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1092 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1704 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 288 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1308 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 468 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1272 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 876 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 732 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1524 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1344 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 588 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 984 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 324 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 396 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1380 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2220 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 732 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 36 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2040 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 252 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 624 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1788 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1128 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 432 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 2076 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 324 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1092 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 1092 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 180 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 840 179
set_location Controler_0/REGISTERS_0/memory_memory_0_0 1236 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1416 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2148 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2112 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1824 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 696 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 2292 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1344 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2004 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 360 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 840 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1020 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2184 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1488 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1236 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1896 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1128 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 0 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 984 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 588 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2112 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 912 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 804 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1416 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1752 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 144 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1596 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2292 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1092 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1236 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 768 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1968 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 1128 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 732 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 504 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 36 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1200 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 180 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1788 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2364 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 696 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 732 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 504 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 72 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1524 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 804 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1056 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2148 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 876 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 2040 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1020 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1272 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1632 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 216 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 660 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 180 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 2292 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1752 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 912 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 468 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 288 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 876 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 2184 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 768 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 288 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 36 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1788 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2220 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 540 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 2004 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1416 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 804 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 588 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 540 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2292 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1200 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 216 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 732 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 804 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 840 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1452 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 360 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2436 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 1056 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 1860 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 948 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1236 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1056 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 768 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 36 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 2112 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1344 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1056 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2220 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 432 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 180 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 696 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 360 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2184 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2400 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1524 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 360 95
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 1236 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 2256 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1860 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1128 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1200 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 588 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 2112 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 660 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1308 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1896 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 1968 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 696 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 876 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1380 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1344 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 1344 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1968 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 732 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1668 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 2328 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1896 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1164 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 696 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1752 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 696 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 396 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 432 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1596 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 696 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1668 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1164 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 252 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 2004 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1968 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1164 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 504 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1164 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 72 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1632 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 768 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 624 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 252 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 876 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 948 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1128 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 324 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1020 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 804 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2328 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1860 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 984 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 732 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1452 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1596 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1860 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1380 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 624 14
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1272 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1668 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1344 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 432 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 984 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1272 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 1896 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 1788 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 2112 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1416 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 468 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 288 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1704 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 360 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 540 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1896 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2220 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 2040 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1452 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1128 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2184 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 1824 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 468 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1788 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1164 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2292 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1524 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2112 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2436 233
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 1056 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 840 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 876 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 804 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1056 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 1860 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 1896 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1452 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 2220 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 660 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 624 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1668 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 1236 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 2256 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1344 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 912 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 2184 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2292 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1308 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1596 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 912 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 588 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 768 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2400 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 948 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2220 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 912 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1488 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 2400 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1932 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 2292 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1860 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 2076 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 768 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1380 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1488 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1380 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1056 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 72 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 468 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 732 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1488 14
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 1344 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 2004 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2076 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 36 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 180 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 252 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 432 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1272 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 396 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 624 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1380 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 840 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 216 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1416 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 984 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 1524 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1704 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1092 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1932 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 288 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 1860 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 2148 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1788 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1560 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 2436 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 624 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1092 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2040 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 288 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 804 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 468 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 108 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1860 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 0 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 624 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1560 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2364 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1524 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 2148 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1308 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 732 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 732 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 912 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1932 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 840 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1788 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1860 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 660 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1560 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1596 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 468 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1488 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 2400 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 504 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 624 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 876 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 360 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 432 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1452 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 396 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1824 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 912 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 180 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 540 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1164 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 2328 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 144 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 1056 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1200 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 948 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 2040 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 216 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1488 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 1632 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 2292 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 588 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1308 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 108 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1560 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1524 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 324 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1632 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 180 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 1452 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 468 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 948 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 396 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 216 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1560 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1092 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 1092 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 660 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 324 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 0 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1968 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1524 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 540 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 2112 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 108 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1416 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 588 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 324 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 2004 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1020 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2112 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1452 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1704 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1416 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 504 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 2076 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 2076 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1380 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 948 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 252 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 216 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1308 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 1632 206
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C9_COREFIFO_C9_0_LSRAM_top_R0C1 2436 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1752 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 804 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1560 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 288 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2220 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 2112 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 1164 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 984 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 840 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 2112 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 1932 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 1752 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 72 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 1824 341
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 1272 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1932 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 1056 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2256 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1452 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 540 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 912 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1200 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 660 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 2004 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 2364 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 540 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 840 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 2004 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 876 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 2256 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1932 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 840 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 2364 41
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 1128 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1344 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 288 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 660 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 984 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 216 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 876 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1788 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1488 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 396 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 696 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1416 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1596 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 660 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 180 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 984 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 2256 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 144 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 2364 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 432 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1860 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 1968 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 984 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 768 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1968 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 2040 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 2148 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 540 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 72 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2328 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 0 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 360 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 540 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 144 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 2400 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2004 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 1968 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1308 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1560 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1488 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 2076 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1524 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 1596 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 2256 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1632 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 324 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 540 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2040 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 912 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1704 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 252 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 588 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2220 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1632 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1752 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 1788 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 504 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 1128 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 2076 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2400 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 2076 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1668 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 588 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2364 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 768 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1380 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 432 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1896 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 804 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 984 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 624 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 288 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 396 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 804 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 1932 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2184 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1524 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 912 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1632 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 144 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1752 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 588 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 1020 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 504 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 1596 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1416 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 696 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 360 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 696 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2040 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1452 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1668 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 1704 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 2220 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 2112 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 2364 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1236 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 1824 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 1668 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1824 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1056 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1932 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 108 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 2112 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1704 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1308 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 876 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1344 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 948 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 732 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 360 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 1704 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 624 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1380 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1272 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1560 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 1092 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2256 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 36 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1752 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2184 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 2256 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1704 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 180 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 732 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 324 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 768 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1272 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 2184 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 804 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 1560 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 72 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 216 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 1896 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 2436 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1704 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 2256 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 912 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 108 179
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1308 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 768 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1236 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 324 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 624 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 2040 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1452 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 72 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 180 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 468 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 2148 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 2004 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1560 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 72 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 2076 206
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 1200 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 2184 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 288 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 1164 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1896 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 1896 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 180 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2400 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1308 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 540 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 1416 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 1524 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 324 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 1932 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 1824 68
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIV2P6[1] 2448 105
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 1428 108
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_1151 1203 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 1428 90
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1197 174
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0 1236 27
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2436 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 1993 117
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 1398 69
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 1285 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI1NJP[1] 2448 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 2064 114
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1429 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1434 87
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3 1584 63
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0069 2397 90
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 1283 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1410 63
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2424 45
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 1380 72
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2 1500 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1452 108
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 1104 24
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL 2424 90
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 1428 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 1331 141
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3 1692 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 2025 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_RNI5V8V[1] 2412 114
set_location Controler_0/Command_Decoder_0/counter_s_1314 1152 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1500 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 1335 135
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 1995 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1395 36
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0] 1131 27
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0 2417 99
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_s_1144 2400 96
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 1569 63
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2412 135
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1] 1284 33
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 1176 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 2100 135
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1319 1257 42
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 1242 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1356 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 1198 33
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 1284 153
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2436 42
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_1147 1176 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1 1320 36
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31] 1272 15
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1318 1296 18
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1500 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1671 135
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2424 33
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2448 126
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1620 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1284 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNI3BEC[1] 2448 108
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1317 1332 24
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 1453 99
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI4BK21[1] 2436 72
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 1344 51
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 1704 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 1275 42
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 1476 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 1320 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 1432 105
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 2040 117
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2424 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 1371 51
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1320 1233 9
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 1320 45
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_1146 1272 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1680 144
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 1286 144
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3 1476 99
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 1455 90
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315 1226 15
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0 2448 81
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1627 36
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0 1227 18
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 2142 135
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 2010 96
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_s_1145 2436 90
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1368 45
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1] 1248 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 2045 114
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_1150 1320 153
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2436 87
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1485 123
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 1164 36
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0] 2412 90
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0] 2411 96
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31] 1296 27
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2424 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1521 69
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8] 1116 9
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 1476 141
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2 1383 42
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNI2NPF[1] 2448 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1461 33
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_1153 1248 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 1260 126
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 2100 141
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1521 90
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_1148 1200 141
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 1284 126
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_1149 1356 150
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30 2448 78
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 1481 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1404 72
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 2079 135
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2436 117
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316 1254 27
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1386 135
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 1263 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1080 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1512 63
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_1152 1321 144
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2 1608 63
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1263 123
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy 2436 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1452 96
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0] 1152 33
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 2103 132
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 291 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 891 228
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 1401 288
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 1563 207
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 726 36
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 231 144
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 1071 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 183 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 180 207
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 1560 207
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 1023 174
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 1937 180
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 1932 180
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 2259 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 549 315
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 2079 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 2029 114
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 1380 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 888 228
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 2256 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 1387 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 291 144
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 495 282
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 987 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 1380 156
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 471 207
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 904 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 1761 315
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 2151 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 1917 309
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 543 96
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 492 282
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 642 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 288 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 1959 36
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 1068 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 468 207
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 1392 288
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 916 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 1908 309
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 2149 252
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 1077 174
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 540 315
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 696 36
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 1720 288
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 1965 36
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 1173 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 919 342
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_0 1296 29
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_1 1308 29
set_location Controler_0/ADI_SPI_0/addr_counter_RNID4BBB[31]_CC_2 1320 29
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_0 1284 35
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_1 1296 35
set_location Controler_0/ADI_SPI_0/state_reg_RNIUK4H9[1]_CC_2 1308 35
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_1319_CC_0 1257 44
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_0 1272 17
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_1 1284 17
set_location Controler_0/ADI_SPI_1/addr_counter_RNIDALO9[31]_CC_2 1296 17
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_0 1248 11
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_1 1260 11
set_location Controler_0/ADI_SPI_1/state_reg_RNIT42K4[1]_CC_2 1272 11
set_location Controler_0/ADI_SPI_1/un1_counter_s_1_1320_CC_0 1233 11
set_location Controler_0/Command_Decoder_0/counter_s_1314_CC_0 1152 20
set_location Controler_0/Command_Decoder_0/counter_s_1314_CC_1 1164 20
set_location Controler_0/Command_Decoder_0/counter_s_1314_CC_2 1176 20
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 1104 26
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0 1116 11
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1080 17
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 1176 35
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 1198 35
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 1164 38
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_0 1131 29
set_location Controler_0/gpio_controler_0/REG_INPUTs_FALLING_COUNTER_cry_cy[0]_CC_1 1140 29
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_0 1152 35
set_location Controler_0/gpio_controler_0/REG_INPUTs_RISING_COUNTER_cry_cy[0]_CC_1 1164 35
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315_CC_0 1226 17
set_location Controler_0/Reset_Controler_0/Counter_EXT_PULSE_s_1315_CC_1 1236 17
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316_CC_0 1254 29
set_location Controler_0/Reset_Controler_0/Counter_INT_PULSE_s_1316_CC_1 1260 29
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_0 1227 20
set_location Controler_0/Reset_Controler_0/un16_set_pulse_ext_cry_0_CC_1 1236 20
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_0 1236 29
set_location Controler_0/Reset_Controler_0/un16_set_pulse_int_cry_0_CC_1 1248 29
set_location Controler_0/SPI_LMX_0/spi_master_0/clk_toggles_s_1318_CC_0 1296 20
set_location Controler_0/SPI_LMX_0_0/spi_master_0/clk_toggles_s_1317_CC_0 1332 26
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_1146_CC_0 1272 152
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_1148_CC_0 1200 143
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_1153_CC_0 1248 146
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_1147_CC_0 1176 152
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_1147_CC_1 1188 152
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1197 176
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1200 176
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 1284 155
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 1296 155
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 1285 152
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 1296 152
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 1263 143
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 1286 146
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 1296 146
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0069_CC_0 2397 92
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.full_r_RNI99EL_CC_0 2424 92
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memraddr_r_cry_cy[0]_CC_0 2412 92
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_cry_cy[0]_CC_0 2411 98
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.rptr_s_1144_CC_0 2400 98
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/genblk10.wptr_s_1145_CC_0 2436 92
set_location Data_Block_0/COREFIFO_C9_0/COREFIFO_C9_0/genblk16.U_corefifo_async/wdiff_bus_5_cry_0_CC_0 2417 101
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_1150_CC_0 1320 155
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_1150_CC_1 1332 155
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_1149_CC_0 1356 152
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_1152_CC_0 1321 146
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_1152_CC_1 1332 146
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_1151_CC_0 1203 194
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_1151_CC_1 1212 194
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 2040 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 2052 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 1993 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 2004 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 2025 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 2028 119
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 2064 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 2076 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 2045 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 2052 116
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 2100 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 2112 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 2079 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 2088 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 2100 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 2112 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 2142 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 2148 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 2103 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 2112 134
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 1428 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 1440 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 1453 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 1464 101
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1452 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1464 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1521 92
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1524 92
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1429 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1440 98
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 1476 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 1488 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 1481 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 1488 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1680 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1692 146
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1671 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1680 137
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1500 143
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1512 143
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 2010 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 2016 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 1995 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 2004 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1500 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1512 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 1704 98
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 1716 98
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 1380 74
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 1392 74
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 1398 71
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 1404 71
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1395 38
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1404 38
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1410 65
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1416 65
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1404 74
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1416 74
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 1428 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 1440 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 1432 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 1440 107
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1461 35
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1464 35
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1627 38
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1632 38
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1452 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1464 110
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 1428 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 1440 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 1455 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 1464 92
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1512 65
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1524 65
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1521 71
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1524 71
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1434 89
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1440 89
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 1331 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 1332 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 1335 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 1344 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1386 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1392 137
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1485 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1488 125
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1356 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1368 143
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1368 47
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1380 47
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 1569 65
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 1572 65
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1620 65
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1632 65
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 1476 98
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 1488 98
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_0/fsm_st_RNIV2P6[1]_CC_0 2448 107
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI1NJP[1]_CC_0 2448 116
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_2/fsm_st_RNI3BEC[1]_CC_0 2448 110
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELCKMGT_3/fsm_st_RNI5V8V[1]_CC_0 2412 116
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORELNKTMR/cnt_nx_s_1_30_CC_0 2448 80
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2448 83
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2436 89
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2424 119
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2436 119
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2448 128
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_2/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2436 125
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2412 137
set_location Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR_CORERFD_3/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2424 143
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_0/fsm_st_RNI2NPF[1]_CC_0 2448 65
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORELCKMGT_1/fsm_st_RNI4BK21[1]_CC_0 2436 74
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2424 35
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_0/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2436 35
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xrot_sh_ctr/rot_sh_nxt_cry_0_0_CC_0 2436 44
set_location Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR_CORERFD_1/u_sicr/Xsample_counter/Xbin_counter/un1_count_cry_0_cy_CC_0 2424 47
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0 1500 101
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0 1692 98
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0 1383 44
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0 1584 65
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0 1608 65
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0 1476 101
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 1284 128
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 1296 128
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 1260 128
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 1272 128
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1263 125
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1272 125
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 1242 125
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 1248 125
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1284 125
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1296 125
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 1283 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 1284 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 1296 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 1320 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 1332 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 1344 47
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 1320 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 1332 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 1344 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1_CC_0 1320 38
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1_CC_1 1332 38
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIQ40R1_CC_2 1344 38
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 1275 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 1284 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 1296 44
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 1344 53
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 1356 53
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 1371 53
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 1380 53
