
13_OutputCompare.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001a0  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000368  08000370  00010370  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000368  08000368  00010370  2**0
                  CONTENTS
  4 .ARM          00000000  08000368  08000368  00010370  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000368  08000370  00010370  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000368  08000368  00010368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800036c  0800036c  0001036c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010370  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000370  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000370  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010370  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000575  00000000  00000000  000103a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000011d  00000000  00000000  00010915  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000070  00000000  00000000  00010a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000048  00000000  00000000  00010aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000300  00000000  00000000  00010af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000c13  00000000  00000000  00010df0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e9c7  00000000  00000000  00011a03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b03ca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000000a8  00000000  00000000  000b041c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000000 	.word	0x20000000
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000350 	.word	0x08000350

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000004 	.word	0x20000004
 8000204:	08000350 	.word	0x08000350

08000208 <tim3_PB0_output_compare>:
	//enable timer
	TIM2->CR1 |= TIM_CR1_CEN;
}

void tim3_PB0_output_compare(void)
{
 8000208:	b480      	push	{r7}
 800020a:	af00      	add	r7, sp, #0
	//enable clock to GPIOB
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 800020c:	4b22      	ldr	r3, [pc, #136]	; (8000298 <tim3_PB0_output_compare+0x90>)
 800020e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000210:	4a21      	ldr	r2, [pc, #132]	; (8000298 <tim3_PB0_output_compare+0x90>)
 8000212:	f043 0302 	orr.w	r3, r3, #2
 8000216:	6313      	str	r3, [r2, #48]	; 0x30

	//Configure PB0 to alternate function mode
	GPIOB->MODER &=~ GPIO_MODER_MODER0_0;
 8000218:	4b20      	ldr	r3, [pc, #128]	; (800029c <tim3_PB0_output_compare+0x94>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a1f      	ldr	r2, [pc, #124]	; (800029c <tim3_PB0_output_compare+0x94>)
 800021e:	f023 0301 	bic.w	r3, r3, #1
 8000222:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= GPIO_MODER_MODER0_1;
 8000224:	4b1d      	ldr	r3, [pc, #116]	; (800029c <tim3_PB0_output_compare+0x94>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4a1c      	ldr	r2, [pc, #112]	; (800029c <tim3_PB0_output_compare+0x94>)
 800022a:	f043 0302 	orr.w	r3, r3, #2
 800022e:	6013      	str	r3, [r2, #0]

	//Set PB0 to AF2 (TIM3_CH3)
	GPIOB->AFR[0] |= (2U<<GPIO_AFRL_AFRL0_Pos);
 8000230:	4b1a      	ldr	r3, [pc, #104]	; (800029c <tim3_PB0_output_compare+0x94>)
 8000232:	6a1b      	ldr	r3, [r3, #32]
 8000234:	4a19      	ldr	r2, [pc, #100]	; (800029c <tim3_PB0_output_compare+0x94>)
 8000236:	f043 0302 	orr.w	r3, r3, #2
 800023a:	6213      	str	r3, [r2, #32]

	//enable clock access to timer 3 (connected to PB0)
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 800023c:	4b16      	ldr	r3, [pc, #88]	; (8000298 <tim3_PB0_output_compare+0x90>)
 800023e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000240:	4a15      	ldr	r2, [pc, #84]	; (8000298 <tim3_PB0_output_compare+0x90>)
 8000242:	f043 0302 	orr.w	r3, r3, #2
 8000246:	6413      	str	r3, [r2, #64]	; 0x40

	//set prescaler value
	TIM3->PSC = 1600 - 1;
 8000248:	4b15      	ldr	r3, [pc, #84]	; (80002a0 <tim3_PB0_output_compare+0x98>)
 800024a:	f240 623f 	movw	r2, #1599	; 0x63f
 800024e:	629a      	str	r2, [r3, #40]	; 0x28

	//set ARR value
	TIM3->ARR = 10000 - 1;
 8000250:	4b13      	ldr	r3, [pc, #76]	; (80002a0 <tim3_PB0_output_compare+0x98>)
 8000252:	f242 720f 	movw	r2, #9999	; 0x270f
 8000256:	62da      	str	r2, [r3, #44]	; 0x2c

	//set output compare toggle mode
	TIM3->CCMR2 |= TIM_CCMR2_OC3M_0 | TIM_CCMR2_OC3M_1;
 8000258:	4b11      	ldr	r3, [pc, #68]	; (80002a0 <tim3_PB0_output_compare+0x98>)
 800025a:	69db      	ldr	r3, [r3, #28]
 800025c:	4a10      	ldr	r2, [pc, #64]	; (80002a0 <tim3_PB0_output_compare+0x98>)
 800025e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8000262:	61d3      	str	r3, [r2, #28]
	TIM3->CCMR2 &=~ TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_3;
 8000264:	4b0e      	ldr	r3, [pc, #56]	; (80002a0 <tim3_PB0_output_compare+0x98>)
 8000266:	69db      	ldr	r3, [r3, #28]
 8000268:	4a0d      	ldr	r2, [pc, #52]	; (80002a0 <tim3_PB0_output_compare+0x98>)
 800026a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800026e:	61d3      	str	r3, [r2, #28]

	//enable TIM3CH3 in compare mode
	TIM3->CCER |= TIM_CCER_CC3E;
 8000270:	4b0b      	ldr	r3, [pc, #44]	; (80002a0 <tim3_PB0_output_compare+0x98>)
 8000272:	6a1b      	ldr	r3, [r3, #32]
 8000274:	4a0a      	ldr	r2, [pc, #40]	; (80002a0 <tim3_PB0_output_compare+0x98>)
 8000276:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800027a:	6213      	str	r3, [r2, #32]

	//clear timer counter
	TIM3->CNT = 0;
 800027c:	4b08      	ldr	r3, [pc, #32]	; (80002a0 <tim3_PB0_output_compare+0x98>)
 800027e:	2200      	movs	r2, #0
 8000280:	625a      	str	r2, [r3, #36]	; 0x24

	//enable timer
	TIM3->CR1 |= TIM_CR1_CEN;
 8000282:	4b07      	ldr	r3, [pc, #28]	; (80002a0 <tim3_PB0_output_compare+0x98>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	4a06      	ldr	r2, [pc, #24]	; (80002a0 <tim3_PB0_output_compare+0x98>)
 8000288:	f043 0301 	orr.w	r3, r3, #1
 800028c:	6013      	str	r3, [r2, #0]
}
 800028e:	bf00      	nop
 8000290:	46bd      	mov	sp, r7
 8000292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000296:	4770      	bx	lr
 8000298:	40023800 	.word	0x40023800
 800029c:	40020400 	.word	0x40020400
 80002a0:	40000400 	.word	0x40000400

080002a4 <main>:
#include "SYSTICK.h"
#include "TIM.h"


int main(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0
	//	⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⣀⣴⣶⡿⣌⢁⣴⢎⡁⠀⢠⠇⠀⠀⠀⠀⠀⣸⠁⠀⠀⠀⠀⠀⠀⠀
	//	⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⢀⣠⣴⡾⠟⣫⣵⡾⢿⠉⠁⡤⢭⡾⠁⠀⠀⠀⠀⠀⣠⠃⠀⠀⠀⠀⠀⠀⠀⠀
	//	⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⢠⣤⡾⠟⢋⣥⡶⠟⠛⠁⠀⣾⠀⠀⡇⠀⠹⣆⠀⠀⠀⠀⠀⡟⠀⠀⠀⠀⠀⠀⠀⠀⠀
	//	⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⣀⡀⠀⠀⠀⠈⠁⠀⠀⠈⠉⠀⠀⠀⠀⠀⣿⠀⠀⠓⠀⠀⠹⡆⠀⠀⠀⢸⣇⠀⠀⠀⠀⠀⠀⠀⠀⠀
	//	⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⡼⠁⠙⡆⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⢹⡄⠀⠀⠀⠀⠀⢻⣼⡆⢠⡘⣯⠀⠀⠀⠀⠀⠀⠀⠀⠀
	tim3_PB0_output_compare();//⢷⡄⠀⠀⠀⠀⣸⣿⣇⣿⠀⠙⣦⣠⣤⠤⠤⠤⣄⣀⠀
 80002a8:	f7ff ffae 	bl	8000208 <tim3_PB0_output_compare>
 80002ac:	2300      	movs	r3, #0
	//	⠀⠉⠓⠶⠤⠤⡤⠤⠤⠤⠴⠖⠒⢄⠀⠀⠀⠀⠀⠀⠀⠈⠙⠲⠦⣄⠀⠀⠀⠀⠀⠀⣀⣴⠾⠛⠉⣀⣴⣿⢏⣿⣖⠀⠀⠀⠀⠀⠀⠀
	//	⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠈⠙⣦⣀⠀⠀⠀⠀⠀⠀⠀⠀⣿⠈⢀⣠⣴⠾⠛⠉⣀⣤⠾⠻⠍⣿⡿⠋⠉⠙⣧⡄⠀⠀⠀⠀⠀
	//	⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠙⠳⣤⠀⠀⠀⠀⠀⣴⡟⠛⠋⠉⣠⣴⠶⠋⠉⠀⠀⠀⠀⠀⠀⠀⠀⠀⣿⡿⠶⠶⠶⠶⠶
	//	⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠈⠛⠶⣤⡴⠞⠉⠛⠛⠛⠛⠉⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⠀⣿⣇⠀⠀⠀⠀⠀
	//THE led blinker WIT NO while loop!
}
 80002ae:	4618      	mov	r0, r3
 80002b0:	bd80      	pop	{r7, pc}
	...

080002b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002b4:	480d      	ldr	r0, [pc, #52]	; (80002ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002b6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002b8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002bc:	480c      	ldr	r0, [pc, #48]	; (80002f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80002be:	490d      	ldr	r1, [pc, #52]	; (80002f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002c0:	4a0d      	ldr	r2, [pc, #52]	; (80002f8 <LoopForever+0xe>)
  movs r3, #0
 80002c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002c4:	e002      	b.n	80002cc <LoopCopyDataInit>

080002c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002ca:	3304      	adds	r3, #4

080002cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002d0:	d3f9      	bcc.n	80002c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002d2:	4a0a      	ldr	r2, [pc, #40]	; (80002fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80002d4:	4c0a      	ldr	r4, [pc, #40]	; (8000300 <LoopForever+0x16>)
  movs r3, #0
 80002d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002d8:	e001      	b.n	80002de <LoopFillZerobss>

080002da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002dc:	3204      	adds	r2, #4

080002de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002e0:	d3fb      	bcc.n	80002da <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002e2:	f000 f811 	bl	8000308 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002e6:	f7ff ffdd 	bl	80002a4 <main>

080002ea <LoopForever>:

LoopForever:
  b LoopForever
 80002ea:	e7fe      	b.n	80002ea <LoopForever>
  ldr   r0, =_estack
 80002ec:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80002f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002f4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002f8:	08000370 	.word	0x08000370
  ldr r2, =_sbss
 80002fc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000300:	2000001c 	.word	0x2000001c

08000304 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000304:	e7fe      	b.n	8000304 <ADC_IRQHandler>
	...

08000308 <__libc_init_array>:
 8000308:	b570      	push	{r4, r5, r6, lr}
 800030a:	4d0d      	ldr	r5, [pc, #52]	; (8000340 <__libc_init_array+0x38>)
 800030c:	4c0d      	ldr	r4, [pc, #52]	; (8000344 <__libc_init_array+0x3c>)
 800030e:	1b64      	subs	r4, r4, r5
 8000310:	10a4      	asrs	r4, r4, #2
 8000312:	2600      	movs	r6, #0
 8000314:	42a6      	cmp	r6, r4
 8000316:	d109      	bne.n	800032c <__libc_init_array+0x24>
 8000318:	4d0b      	ldr	r5, [pc, #44]	; (8000348 <__libc_init_array+0x40>)
 800031a:	4c0c      	ldr	r4, [pc, #48]	; (800034c <__libc_init_array+0x44>)
 800031c:	f000 f818 	bl	8000350 <_init>
 8000320:	1b64      	subs	r4, r4, r5
 8000322:	10a4      	asrs	r4, r4, #2
 8000324:	2600      	movs	r6, #0
 8000326:	42a6      	cmp	r6, r4
 8000328:	d105      	bne.n	8000336 <__libc_init_array+0x2e>
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000330:	4798      	blx	r3
 8000332:	3601      	adds	r6, #1
 8000334:	e7ee      	b.n	8000314 <__libc_init_array+0xc>
 8000336:	f855 3b04 	ldr.w	r3, [r5], #4
 800033a:	4798      	blx	r3
 800033c:	3601      	adds	r6, #1
 800033e:	e7f2      	b.n	8000326 <__libc_init_array+0x1e>
 8000340:	08000368 	.word	0x08000368
 8000344:	08000368 	.word	0x08000368
 8000348:	08000368 	.word	0x08000368
 800034c:	0800036c 	.word	0x0800036c

08000350 <_init>:
 8000350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000352:	bf00      	nop
 8000354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000356:	bc08      	pop	{r3}
 8000358:	469e      	mov	lr, r3
 800035a:	4770      	bx	lr

0800035c <_fini>:
 800035c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800035e:	bf00      	nop
 8000360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000362:	bc08      	pop	{r3}
 8000364:	469e      	mov	lr, r3
 8000366:	4770      	bx	lr
