
20. Printing statistics.

=== rr_29x29_8 ===

   Number of wires:                 16
   Number of wire bits:            437
   Number of public wires:          16
   Number of public wire bits:     437
   Number of ports:                  3
   Number of port bits:            116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_23_23                        1
     NR_23_6                         1
     NR_6_23                         1
     NR_6_6                          1
     customAdder29_0                 1
     customAdder35_5                 1

   Area for cell type \NR_23_23 is unknown!
   Area for cell type \NR_6_6 is unknown!
   Area for cell type \NR_6_23 is unknown!
   Area for cell type \NR_23_6 is unknown!
   Area for cell type \customAdder35_5 is unknown!
   Area for cell type \customAdder29_0 is unknown!

=== rr_3x3_1 ===

   Number of wires:                 16
   Number of wire bits:             41
   Number of public wires:          16
   Number of public wire bits:      41
   Number of ports:                  3
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_2                          1
     NR_2_1                          1
     NR_2_2                          1
     customAdder2_0                  1
     customAdder3_0                  1

   Area for cell type \NR_2_2 is unknown!
   Area for cell type \NR_2_1 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_1_2 is unknown!
   Area for cell type \customAdder2_0 is unknown!
   Area for cell type \customAdder3_0 is unknown!

=== multiplier32bit_20 ===

   Number of wires:                 16
   Number of wire bits:            482
   Number of public wires:          16
   Number of public wire bits:     482
   Number of ports:                  3
   Number of port bits:            128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_29_3                         1
     NR_3_29                         1
     customAdder32_0                 1
     customAdder35_2                 1
     rr_29x29_8                      1
     rr_3x3_1                        1

   Area for cell type \NR_3_29 is unknown!
   Area for cell type \NR_29_3 is unknown!
   Area for cell type \customAdder35_2 is unknown!
   Area for cell type \customAdder32_0 is unknown!
   Area for cell type \rr_3x3_1 is unknown!
   Area for cell type \rr_29x29_8 is unknown!

=== unsignedBrentKungAdder32bit ===

   Number of wires:                181
   Number of wire bits:            275
   Number of public wires:         181
   Number of public wire bits:     275
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                120
     BitwisePG                      32
     BlackCell                      26
     GrayCell                       31
     XorGate                        31

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder32_0 ===

   Number of wires:                  3
   Number of wire bits:             97
   Number of public wires:           3
   Number of public wire bits:      97
   Number of ports:                  3
   Number of port bits:             97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder32bit      1

   Area for cell type \unsignedBrentKungAdder32bit is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder29_0 ===

   Number of wires:                  3
   Number of wire bits:             88
   Number of public wires:           3
   Number of public wire bits:      88
   Number of ports:                  3
   Number of port bits:             88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder29bit      1

   Area for cell type \unsignedBrentKungAdder29bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder3_0 ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder3bit      1

   Area for cell type \unsignedBrentKungAdder3bit is unknown!

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder35_5 ===

   Number of wires:                  3
   Number of wire bits:            101
   Number of public wires:           3
   Number of public wire bits:     101
   Number of ports:                  3
   Number of port bits:            101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder35bit      1

   Area for cell type \unsignedBrentKungAdder35bit is unknown!

=== unsignedBrentKungAdder3bit ===

   Number of wires:                 13
   Number of wire bits:             20
   Number of public wires:          13
   Number of public wire bits:      20
   Number of ports:                  3
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     BitwisePG                       3
     GrayCell                        2
     XorGate                         2

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder2_0 ===

   Number of wires:                  3
   Number of wire bits:              7
   Number of public wires:           3
   Number of public wire bits:       7
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder2bit      1

   Area for cell type \unsignedBrentKungAdder2bit is unknown!

=== unsignedBrentKungAdder29bit ===

   Number of wires:                159
   Number of wire bits:            244
   Number of public wires:         159
   Number of public wire bits:     244
   Number of ports:                  3
   Number of port bits:             88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                106
     BitwisePG                      29
     BlackCell                      21
     GrayCell                       28
     XorGate                        28

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder27bit ===

   Number of wires:                147
   Number of wire bits:            226
   Number of public wires:         147
   Number of public wire bits:     226
   Number of ports:                  3
   Number of port bits:             82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     BitwisePG                      27
     BlackCell                      19
     GrayCell                       26
     XorGate                        26

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_23_6 ===

   Number of wires:                317
   Number of wire bits:            372
   Number of public wires:         317
   Number of public wire bits:     372
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                227
     AndGate                       138
     FullAdder                      83
     HalfAdder                       5
     unsignedBrentKungAdder27bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder27bit is unknown!

=== unsignedBrentKungAdder2bit ===

   Number of wires:                  9
   Number of wire bits:             13
   Number of public wires:           9
   Number of public wire bits:      13
   Number of ports:                  3
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     BitwisePG                       2
     GrayCell                        1
     XorGate                         1

   Area for cell type \BitwisePG is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder10bit ===

   Number of wires:                 51
   Number of wire bits:             79
   Number of public wires:          51
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     BitwisePG                      10
     BlackCell                       5
     GrayCell                        9
     XorGate                         9

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_6_23 ===

   Number of wires:                317
   Number of wire bits:            372
   Number of public wires:         317
   Number of public wire bits:     372
   Number of ports:                  3
   Number of port bits:             58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                227
     AndGate                       138
     FullAdder                      83
     HalfAdder                       5
     unsignedBrentKungAdder27bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder27bit is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_2_2 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AndGate                         4
     unsignedBrentKungAdder1bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder1bit is unknown!

=== unsignedBrentKungAdder1bit ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\unsignedBrentKungAdder1bit': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder35_2 ===

   Number of wires:                  3
   Number of wire bits:            104
   Number of public wires:           3
   Number of public wire bits:     104
   Number of ports:                  3
   Number of port bits:            104
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder35bit      1

   Area for cell type \unsignedBrentKungAdder35bit is unknown!

=== NR_29_3 ===

   Number of wires:                146
   Number of wire bits:            207
   Number of public wires:         146
   Number of public wire bits:     207
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     AndGate                        87
     FullAdder                      26
     HalfAdder                       2
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== NR_1_2 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_1_2': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_23_23 ===

   Number of wires:               1430
   Number of wire bits:           1519
   Number of public wires:        1430
   Number of public wire bits:    1519
   Number of ports:                  3
   Number of port bits:             92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                992
     AndGate                       529
     FullAdder                     440
     HalfAdder                      22
     unsignedBrentKungAdder44bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder44bit is unknown!

=== NR_3_29 ===

   Number of wires:                146
   Number of wire bits:            207
   Number of public wires:         146
   Number of public wire bits:     207
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     AndGate                        87
     FullAdder                      26
     HalfAdder                       2
     unsignedBrentKungAdder30bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder30bit is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder35bit ===

   Number of wires:                175
   Number of wire bits:            278
   Number of public wires:         175
   Number of public wire bits:     278
   Number of ports:                  3
   Number of port bits:            106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                130
     BitwisePG                      35
     BlackCell                      27
     GrayCell                       34
     XorGate                        34

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_2_1 ===

   Number of wires:                  3
   Number of wire bits:              5
   Number of public wires:           3
   Number of public wire bits:       5
   Number of ports:                  3
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              2

   Chip area for module '\NR_2_1': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder30bit ===

   Number of wires:                165
   Number of wire bits:            253
   Number of public wires:         165
   Number of public wire bits:     253
   Number of ports:                  3
   Number of port bits:             91
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                110
     BitwisePG                      30
     BlackCell                      22
     GrayCell                       29
     XorGate                        29

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== unsignedBrentKungAdder44bit ===

   Number of wires:                229
   Number of wire bits:            359
   Number of public wires:         229
   Number of public wire bits:     359
   Number of ports:                  3
   Number of port bits:            133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                166
     BitwisePG                      44
     BlackCell                      36
     GrayCell                       43
     XorGate                        43

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_6_6 ===

   Number of wires:                 79
   Number of wire bits:            100
   Number of public wires:          79
   Number of public wire bits:     100
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     AndGate                        36
     FullAdder                      15
     HalfAdder                       5
     unsignedBrentKungAdder10bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder10bit is unknown!

=== design hierarchy ===

   multiplier32bit_20                1
     NR_29_3                         1
       AndGate                      87
       FullAdder                    26
       HalfAdder                     2
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     NR_3_29                         1
       AndGate                      87
       FullAdder                    26
       HalfAdder                     2
       unsignedBrentKungAdder30bit      1
         BitwisePG                  30
         BlackCell                  22
         GrayCell                   29
         XorGate                    29
     customAdder32_0                 1
       unsignedBrentKungAdder32bit      1
         BitwisePG                  32
         BlackCell                  26
         GrayCell                   31
         XorGate                    31
     customAdder35_2                 1
       unsignedBrentKungAdder35bit      1
         BitwisePG                  35
         BlackCell                  27
         GrayCell                   34
         XorGate                    34
     rr_29x29_8                      1
       NR_23_23                      1
         AndGate                   529
         FullAdder                 440
         HalfAdder                  22
         unsignedBrentKungAdder44bit      1
           BitwisePG                44
           BlackCell                36
           GrayCell                 43
           XorGate                  43
       NR_23_6                       1
         AndGate                   138
         FullAdder                  83
         HalfAdder                   5
         unsignedBrentKungAdder27bit      1
           BitwisePG                27
           BlackCell                19
           GrayCell                 26
           XorGate                  26
       NR_6_23                       1
         AndGate                   138
         FullAdder                  83
         HalfAdder                   5
         unsignedBrentKungAdder27bit      1
           BitwisePG                27
           BlackCell                19
           GrayCell                 26
           XorGate                  26
       NR_6_6                        1
         AndGate                    36
         FullAdder                  15
         HalfAdder                   5
         unsignedBrentKungAdder10bit      1
           BitwisePG                10
           BlackCell                 5
           GrayCell                  9
           XorGate                   9
       customAdder29_0               1
         unsignedBrentKungAdder29bit      1
           BitwisePG                29
           BlackCell                21
           GrayCell                 28
           XorGate                  28
       customAdder35_5               1
         unsignedBrentKungAdder35bit      1
           BitwisePG                35
           BlackCell                27
           GrayCell                 34
           XorGate                  34
     rr_3x3_1                        1
       NR_1_1                        1
       NR_1_2                        1
       NR_2_1                        1
       NR_2_2                        1
         AndGate                     4
         unsignedBrentKungAdder1bit      1
       customAdder2_0                1
         unsignedBrentKungAdder2bit      1
           BitwisePG                 2
           GrayCell                  1
           XorGate                   1
       customAdder3_0                1
         unsignedBrentKungAdder3bit      1
           BitwisePG                 3
           GrayCell                  2
           XorGate                   2

   Number of wires:              16964
   Number of wire bits:          19505
   Number of public wires:       16964
   Number of public wire bits:   19505
   Number of ports:              11578
   Number of port bits:          13454
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5440
     AND2x2_ASAP7_75t_R           1594
     AO21x1_ASAP7_75t_R            516
     MAJx2_ASAP7_75t_R             673
     NAND3xp33_ASAP7_75t_R         673
     NOR3xp33_ASAP7_75t_R          673
     OAI21xp33_ASAP7_75t_R         673
     XOR2xp5_ASAP7_75t_R           638

   Chip area for top module '\multiplier32bit_20': 503.797320
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.24e-04   2.93e-04   4.32e-07   5.17e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.24e-04   2.93e-04   4.32e-07   5.17e-04 100.0%
                          43.3%      56.6%       0.1%
Startpoint: B[0] (input port clocked by clk)
Endpoint: P[54] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
 152.01  152.01 ^ B[0] (in)
  51.30  203.32 ^ M4/M4/uut11/_0_/Y (AND2x2_ASAP7_75t_R)
  31.61  234.93 ^ M4/M4/uut642/_2_/Y (MAJx2_ASAP7_75t_R)
  27.64  262.58 v M4/M4/uut642/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.33  304.91 v M4/M4/uut753/_2_/Y (MAJx2_ASAP7_75t_R)
  32.89  337.80 v M4/M4/uut850/_2_/Y (MAJx2_ASAP7_75t_R)
  32.69  370.49 ^ M4/M4/uut850/_5_/Y (OAI21xp33_ASAP7_75t_R)
  35.16  405.65 ^ M4/M4/uut918/_2_/Y (MAJx2_ASAP7_75t_R)
  26.10  431.75 v M4/M4/uut918/_5_/Y (OAI21xp33_ASAP7_75t_R)
  38.05  469.80 v M4/M4/uut959/_2_/Y (MAJx2_ASAP7_75t_R)
  26.98  496.78 ^ M4/M4/uut959/_5_/Y (OAI21xp33_ASAP7_75t_R)
  26.28  523.06 v M4/M4/uut991/uut11/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.64  553.70 v M4/M4/uut991/uut49/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  30.39  584.09 v M4/M4/uut991/uut44/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.10  609.18 v M4/M4/uut991/uut102/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.46  637.64 v M4/M4/uut991/uut50/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.94  664.58 v M4/M4/uut991/uut103/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.60  690.17 v M4/M4/uut991/uut51/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.08  714.25 v M4/M4/uut991/uut104/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  29.40  743.65 v M4/M4/uut991/uut52/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.89  771.54 v M4/M4/uut991/uut105/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.61  797.15 v M4/M4/uut991/uut53/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.08  823.23 v M4/M4/uut991/uut70/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.81  847.04 v M4/M4/uut991/uut79/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.34  868.38 v M4/M4/uut991/uut83/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  31.09  899.47 v M4/M4/uut991/uut84/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.13  926.60 v M4/M4/uut991/uut117/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.95  950.55 v M4/M4/uut991/uut155/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.66  981.21 v M4/adder2/adder_module/uut11/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  30.78 1011.99 v M4/adder2/adder_module/uut40/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  30.71 1042.71 v M4/adder2/adder_module/uut35/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  25.14 1067.84 v M4/adder2/adder_module/uut79/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.46 1096.30 v M4/adder2/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  26.42 1122.72 v M4/adder2/adder_module/uut55/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  21.27 1143.99 v M4/adder2/adder_module/uut61/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  32.94 1176.92 v M4/adder2/adder_module/uut64/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  34.35 1211.27 v M4/adder2/adder_module/uut67/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.44 1241.71 v M4/adder2/adder_module/uut70/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  27.35 1269.06 v M4/adder2/adder_module/uut77/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  23.94 1293.00 v M4/adder2/adder_module/uut93/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.20 1315.20 ^ M4/adder2/adder_module/uut126/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  38.98 1354.18 ^ adder2/adder_module/uut25/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  43.96 1398.14 ^ adder2/adder_module/uut120/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1398.14 ^ P[54] (out)
        1398.14   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1398.14   data arrival time
---------------------------------------------------------
        8601.86   slack (MET)


