# FPGA-i.MX8MP ì‹œìŠ¤í…œ ë™ì‘ í”Œë¡œìš°

## 1. ì „ì²´ ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜

```mermaid
graph LR
    A[FPGA<br/>16-bit Data] --> B[Data Packing<br/>16bitâ†’8bit]
    B --> C[MIPI CSI-2 TX<br/>FSM]
    C --> D[D-PHY TX<br/>4-Lane]
    D --> E[D-PHY RX<br/>4-Lane]
    E --> F[MIPI CSI-2 RX<br/>Bridge]
    F --> G[ISI<br/>Image Sensor Interface]
    G --> H[DRAM<br/>Memory]
    
    style A fill:#e1f5ff
    style B fill:#e1f5ff
    style C fill:#e1f5ff
    style D fill:#fff4e1
    style E fill:#ffe1e1
    style F fill:#ffe1e1
    style G fill:#ffe1e1
    style H fill:#ffe1e1
```

**ë²”ë¡€**:
- ğŸ”µ íŒŒë€ìƒ‰: FPGA ì˜ì—­
- ğŸŸ¡ ë…¸ë€ìƒ‰: ë¬¼ë¦¬ ê³„ì¸µ (D-PHY)
- ğŸ”´ ë¹¨ê°„ìƒ‰: i.MX8MP ì˜ì—­

---

## 2. ë°ì´í„° ë³€í™˜ í”Œë¡œìš°

```mermaid
flowchart TB
    Start[ì‹œì‘: 256ê°œ 16-bit ë°ì´í„°] --> Pack[ë°ì´í„° íŒ¨í‚¹]
    Pack --> |Little Endian| Raw8[512 bytes RAW8]
    
    Raw8 --> Check{ë©”ëª¨ë¦¬ ì •ë ¬<br/>512 % 64 == 0?}
    Check -->|Yes âœ…| AXI[AXI4-Stream<br/>ë³€í™˜]
    Check -->|No âŒ| Error[ì •ë ¬ ì—ëŸ¬]
    
    AXI --> TVALID{TVALID &&<br/>TREADY?}
    TVALID -->|Yes| TX[MIPI TX]
    TVALID -->|No| Wait[ëŒ€ê¸°]
    Wait --> TVALID
    
    TX --> End[ì „ì†¡ ì™„ë£Œ]
    
    style Start fill:#e1f5ff
    style Pack fill:#e1f5ff
    style Raw8 fill:#e1ffe1
    style Check fill:#fff4e1
    style Error fill:#ffe1e1
    style AXI fill:#e1f5ff
    style TX fill:#e1f5ff
```

---

## 3. MIPI í”„ë ˆì„ ì „ì†¡ ì‹œí€€ìŠ¤

```mermaid
sequenceDiagram
    participant F as FPGA<br/>MIPI TX
    participant P as D-PHY<br/>4-Lane
    participant I as i.MX8MP<br/>ISI
    
    Note over F: ì´ˆê¸°í™”
    F->>P: LP-11 (ì´ˆê¸° ìƒíƒœ)
    F->>P: HS Request
    P->>I: HS-0 (ë™ê¸°)
    
    Note over F,I: Frame Start
    F->>P: FS Packet (0x00)
    P->>I: FS Packet
    
    loop 16ë²ˆ ë¼ì¸ ë°˜ë³µ
        Note over F: Line Start
        F->>P: LS Packet (0x02)
        P->>I: LS Packet
        
        Note over F: Payload ì „ì†¡
        F->>P: 512 bytes RAW8
        P->>I: 512 bytes RAW8
        I->>I: ë©”ëª¨ë¦¬ ì €ì¥<br/>(DRAM)
    end
    
    Note over F,I: Frame End
    F->>P: FE Packet (0x01)
    P->>I: FE Packet
    
    Note over I: í”„ë ˆì„ ì™„ë£Œ
    I-->>F: (Backpressure if needed)
```

---

## 4. FPGA ë‚´ë¶€ FSM ìƒíƒœ ë‹¤ì´ì–´ê·¸ë¨

```mermaid
stateDiagram-v2
    [*] --> IDLE: Reset
    IDLE --> FS: Frame Start íŠ¸ë¦¬ê±°
    FS --> LS: FS íŒ¨í‚· ì „ì†¡ ì™„ë£Œ
    LS --> PAYLOAD: LS íŒ¨í‚· ì „ì†¡ ì™„ë£Œ
    PAYLOAD --> BLANKING: 512 bytes ì „ì†¡ ì™„ë£Œ<br/>(TLAST=1)
    BLANKING --> LS: ë‹¤ìŒ ë¼ì¸<br/>(Line < 16)
    BLANKING --> FE: ë§ˆì§€ë§‰ ë¼ì¸<br/>(Line == 16)
    FE --> IDLE: FE íŒ¨í‚· ì „ì†¡ ì™„ë£Œ
    
    note right of IDLE
        ëŒ€ê¸° ìƒíƒœ
        TVALID = 0
    end note
    
    note right of FS
        Frame Start
        Data ID = 0x00
        TUSER[0] = 1
    end note
    
    note right of PAYLOAD
        ë°ì´í„° ì „ì†¡
        TVALID = 1
        TREADY í™•ì¸
    end note
    
    note right of BLANKING
        Line ê°„ ê°„ê²©
        ìµœì†Œ 10 cycles
    end note
```

---

## 5. i.MX8MP ë°ì´í„° ì²˜ë¦¬ í”Œë¡œìš°

```mermaid
flowchart TB
    RX[MIPI CSI-2 RX] --> Parse[íŒ¨í‚· íŒŒì‹±]
    Parse --> FSCheck{FS íŒ¨í‚·?}
    
    FSCheck -->|Yes| NewFrame[ìƒˆ í”„ë ˆì„ ì‹œì‘]
    FSCheck -->|No| LSCheck{LS íŒ¨í‚·?}
    
    LSCheck -->|Yes| NewLine[ìƒˆ ë¼ì¸ ì‹œì‘<br/>Line Count++]
    LSCheck -->|No| PayloadCheck{Payload?}
    
    PayloadCheck -->|Yes| WriteRAM[DRAM ì“°ê¸°<br/>Stride=512]
    PayloadCheck -->|No| FECheck{FE íŒ¨í‚·?}
    
    FECheck -->|Yes| Complete[í”„ë ˆì„ ì™„ë£Œ<br/>v4l2 ë²„í¼ ì¤€ë¹„]
    FECheck -->|No| Error[íŒ¨í‚· ì—ëŸ¬]
    
    WriteRAM --> Align{64-byte<br/>ì •ë ¬?}
    Align -->|Yes âœ…| Continue[ê³„ì†]
    Align -->|No âŒ| AlignError[ì •ë ¬ ì—ëŸ¬]
    
    Continue --> LSCheck
    NewLine --> PayloadCheck
    NewFrame --> LSCheck
    Complete --> Done[ìº¡ì²˜ ì™„ë£Œ]
    
    style RX fill:#ffe1e1
    style WriteRAM fill:#e1ffe1
    style Align fill:#fff4e1
    style Complete fill:#e1f5ff
    style Error fill:#ff9999
    style AlignError fill:#ff9999
```

---

## 6. AXI4-Stream Handshake íƒ€ì´ë°

```mermaid
sequenceDiagram
    participant M as Master<br/>(FPGA)
    participant S as Slave<br/>(MIPI IP)
    
    Note over M,S: ì •ìƒ ì „ì†¡
    M->>S: TVALID=1, TDATA=0xCD
    S->>M: TREADY=1
    Note over M,S: ë°ì´í„° ì „ì†¡ âœ…
    
    M->>S: TVALID=1, TDATA=0xAB
    S->>M: TREADY=1
    Note over M,S: ë°ì´í„° ì „ì†¡ âœ…
    
    Note over M,S: Backpressure ë°œìƒ
    M->>S: TVALID=1, TDATA=0x12
    S->>M: TREADY=0
    Note over M,S: ë°ì´í„° ëŒ€ê¸° â¸ï¸
    
    M->>S: TVALID=1, TDATA=0x12 (ìœ ì§€)
    S->>M: TREADY=0
    Note over M,S: ê³„ì† ëŒ€ê¸° â¸ï¸
    
    M->>S: TVALID=1, TDATA=0x12 (ìœ ì§€)
    S->>M: TREADY=1
    Note over M,S: ë°ì´í„° ì „ì†¡ âœ…
```

---

## 7. ë©”ëª¨ë¦¬ ë§µ ë° ë°ì´í„° ë³µì›

```mermaid
graph TB
    subgraph FPGA["FPGA ì†¡ì‹ "]
        A1["Data[0] = 0xABCD"]
        A2["Data[1] = 0x1234"]
        A1 --> B1["Byte 0: 0xCD"]
        A1 --> B2["Byte 1: 0xAB"]
        A2 --> B3["Byte 2: 0x34"]
        A2 --> B4["Byte 3: 0x12"]
    end
    
    subgraph MIPI["MIPI ì „ì†¡"]
        B1 --> C1[RAW8 Stream]
        B2 --> C1
        B3 --> C1
        B4 --> C1
    end
    
    subgraph iMX8MP["i.MX8MP ìˆ˜ì‹ "]
        C1 --> D1["ë©”ëª¨ë¦¬<br/>Offset 0: 0xCD"]
        C1 --> D2["ë©”ëª¨ë¦¬<br/>Offset 1: 0xAB"]
        C1 --> D3["ë©”ëª¨ë¦¬<br/>Offset 2: 0x34"]
        C1 --> D4["ë©”ëª¨ë¦¬<br/>Offset 3: 0x12"]
    end
    
    subgraph Restore["ë³µì› (Python)"]
        D1 --> E1["Data[0] = (0xAB << 8) | 0xCD"]
        D2 --> E1
        D3 --> E2["Data[1] = (0x12 << 8) | 0x34"]
        D4 --> E2
        E1 --> F1["0xABCD âœ…"]
        E2 --> F2["0x1234 âœ…"]
    end
    
    style FPGA fill:#e1f5ff
    style MIPI fill:#fff4e1
    style iMX8MP fill:#ffe1e1
    style Restore fill:#e1ffe1
```

---

## 8. ì—ëŸ¬ ì²˜ë¦¬ í”Œë¡œìš°

```mermaid
flowchart TB
    Start[ì‹œìŠ¤í…œ ì‹œì‘] --> Check1{/dev/video0<br/>ì¡´ì¬?}
    
    Check1 -->|No| Load[modprobe imx8-isi-cap]
    Load --> Check1
    Check1 -->|Yes| Check2{MIPI ë°ì´í„°<br/>ìˆ˜ì‹ ?}
    
    Check2 -->|No| Debug1[ILAë¡œ FPGA ì¶œë ¥ í™•ì¸]
    Debug1 --> Fix1[D-PHY ì´ˆê¸°í™” ì¬ì ê²€]
    Fix1 --> Check2
    
    Check2 -->|Yes| Capture[v4l2-ctl ìº¡ì²˜]
    Capture --> Check3{íŒŒì¼ í¬ê¸°<br/>8192 bytes?}
    
    Check3 -->|No| Debug2[dmesg ë¡œê·¸ í™•ì¸]
    Debug2 --> Fix2[Stride ì¬ì„¤ì •<br/>ë˜ëŠ” ë¼ì¸ ìˆ˜ í™•ì¸]
    Fix2 --> Capture
    
    Check3 -->|Yes| Verify[ë°ì´í„° ê²€ì¦]
    Verify --> Check4{ë¬´ê²°ì„±<br/>100%?}
    
    Check4 -->|No| Debug3[Endian í™•ì¸]
    Debug3 --> Fix3[Byte Order ìˆ˜ì •]
    Fix3 --> Capture
    
    Check4 -->|Yes| Success[ê²€ì¦ ì™„ë£Œ âœ…]
    
    style Start fill:#e1f5ff
    style Success fill:#e1ffe1
    style Debug1 fill:#fff4e1
    style Debug2 fill:#fff4e1
    style Debug3 fill:#fff4e1
    style Fix1 fill:#ffe1e1
    style Fix2 fill:#ffe1e1
    style Fix3 fill:#ffe1e1
```

---

## 9. 5ì¼ ì‘ì—… í”Œë¡œìš° ê°„íŠ¸ ì°¨íŠ¸

```mermaid
gantt
    title 5ì¼ ì§‘ì¤‘ ì‘ì—… ì¼ì •
    dateFormat YYYY-MM-DD
    
    section Day 1
    ë°ì´í„° ë³€í™˜ ê·œì¹™ ì •ì˜           :d1t1, 2026-01-07, 4h
    ISI ë©”ëª¨ë¦¬ ë§µ ë¶„ì„             :d1t2, 2026-01-07, 4h
    ìƒí˜¸ ê²€ì¦                      :d1t3, after d1t2, 2h
    
    section Day 2
    16to8 ë³€í™˜ ëª¨ë“ˆ                :d2t1, 2026-01-08, 5h
    Device Tree ì‘ì„±               :d2t2, 2026-01-08, 3h
    ìê°€ ê²€í†                       :d2t3, after d2t2, 2h
    
    section Day 3
    MIPI FSM êµ¬í˜„                  :d3t1, 2026-01-09, 4h
    ê°€ìƒ í”„ë ˆì„ ìƒì„±               :d3t2, after d3t1, 3h
    ISI ë“œë¼ì´ë²„ ì„¤ì •              :d3t3, 2026-01-09, 3h
    
    section Day 4
    Vivado IP ì„¤ì • & ë¹Œë“œ          :d4t1, 2026-01-10, 5h
    ì»¤ë„ ì»´íŒŒì¼ & ë°°í¬             :d4t2, 2026-01-10, 4h
    ì˜ˆì™¸ ì²˜ë¦¬ ê²€í†                  :d4t3, after d4t2, 1h
    
    section Day 5
    ë°ì´í„° ìº¡ì²˜                    :d5t1, 2026-01-11, 2h
    ë¬´ê²°ì„± ê²€ì¦                    :d5t2, after d5t1, 3h
    ì„±ëŠ¥ ì¸¡ì • & ë³´ê³ ì„œ             :d5t3, after d5t2, 3h
```

---

## 10. ì‹œìŠ¤í…œ ìƒíƒœ ë‹¤ì´ì–´ê·¸ë¨ (ì „ì²´)

```mermaid
stateDiagram-v2
    [*] --> SystemInit: Power On
    
    SystemInit --> KernelBoot: i.MX8MP ë¶€íŒ…
    KernelBoot --> FPGAConfig: SPIë¥¼ í†µí•œ FPGA Config
    FPGAConfig --> CheckDone: FPGA DONE í™•ì¸
    CheckDone --> DriverLoad: Config ì™„ë£Œ
    CheckDone --> FPGAConfig: ì¬ì‹œë„ (if not done)
    
    DriverLoad --> Ready: /dev/video0 ìƒì„±
    
    Ready --> Capturing: v4l2-ctl ì‹œì‘
    Capturing --> DataTX: FPGA ë°ì´í„° ì „ì†¡
    
    DataTX --> ISIWrite: ISI ë©”ëª¨ë¦¬ ì“°ê¸°
    ISIWrite --> BufferFull: í”„ë ˆì„ ì™„ë£Œ
    BufferFull --> Captured: ë²„í¼ ì¤€ë¹„
    
    Captured --> Ready: ë‹¤ìŒ í”„ë ˆì„
    Captured --> Verify: ê²€ì¦ ì‹œì‘
    
    Verify --> Pass: ë¬´ê²°ì„± OK
    Verify --> Fail: ë°ì´í„° ë¶ˆì¼ì¹˜
    
    Fail --> Debug: ë””ë²„ê¹…
    Debug --> Ready: ì¬ì‹œë„
    
    Pass --> [*]: ì‘ì—… ì™„ë£Œ
    
    note right of CheckDone
        FPGA DONE í•€ í™•ì¸
        ë˜ëŠ” ìƒíƒœ ë ˆì§€ìŠ¤í„° ì²´í¬
        Config ì™„ë£Œ í›„ ì§„í–‰
    end note
    
    note right of Ready
        ì‹œìŠ¤í…œ ëŒ€ê¸°
        ìº¡ì²˜ ì¤€ë¹„ë¨
    end note
    
    note right of DataTX
        MIPI CSI-2
        4-Lane ì „ì†¡
    end note
    
    note right of Verify
        Python ìŠ¤í¬ë¦½íŠ¸
        ë°”ì´íŠ¸ ë‹¨ìœ„ ë¹„êµ
    end note
```

---

## ì°¨íŠ¸ í™œìš© ê°€ì´ë“œ

### VS Codeì—ì„œ Mermaid ë¯¸ë¦¬ë³´ê¸°
1. **Markdown Preview Mermaid Support** í™•ì¥ ì„¤ì¹˜
2. `Ctrl+Shift+V`ë¡œ ë¯¸ë¦¬ë³´ê¸° ì—´ê¸°

### GitHubì—ì„œ ìë™ ë Œë”ë§
- GitHubëŠ” Mermaidë¥¼ ê¸°ë³¸ ì§€ì›í•˜ë¯€ë¡œ ìë™ìœ¼ë¡œ ë‹¤ì´ì–´ê·¸ë¨ í‘œì‹œ

### ì˜¨ë¼ì¸ ì—ë””í„°
- https://mermaid.live/ ì—ì„œ ì‹¤ì‹œê°„ í¸ì§‘ ë° ë¯¸ë¦¬ë³´ê¸°
