#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000011f06228300 .scope module, "half_adder" "half_adder" 2 8;
 .timescale 0 0;
v0000011f060c5660_0 .var "a", 0 0;
v0000011f060c5700_0 .var "b", 0 0;
v0000011f060c57a0_0 .net "ca", 0 0, L_0000011f06093180;  1 drivers
v0000011f0622b940_0 .net "s", 0 0, L_0000011f060c5840;  1 drivers
S_0000011f060c5430 .scope module, "instance0" "full" 2 11, 2 3 0, S_0000011f06228300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "ca";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0000011f060c5840 .functor XOR 1, v0000011f060c5660_0, v0000011f060c5700_0, C4<0>, C4<0>;
L_0000011f06093180 .functor AND 1, v0000011f060c5660_0, v0000011f060c5700_0, C4<1>, C4<1>;
v0000011f06092d40_0 .net "a", 0 0, v0000011f060c5660_0;  1 drivers
v0000011f06092ae0_0 .net "b", 0 0, v0000011f060c5700_0;  1 drivers
v0000011f06228490_0 .net "ca", 0 0, L_0000011f06093180;  alias, 1 drivers
v0000011f060c55c0_0 .net "s", 0 0, L_0000011f060c5840;  alias, 1 drivers
    .scope S_0000011f06228300;
T_0 ;
    %vpi_call 2 13 "$dumpfile", "veril.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %vpi_call 2 15 "$display", "half adder\012 a b   sum  carry " {0 0 0};
    %vpi_call 2 16 "$monitor", v0000011f060c5660_0, " ", v0000011f060c5700_0, "  ", v0000011f0622b940_0, "  ", v0000011f060c57a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011f060c5660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011f060c5700_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011f060c5660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011f060c5700_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011f060c5660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011f060c5700_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011f060c5660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011f060c5700_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "half_adder.v";
