# //  Questa Sim-64
# //  Version 10.7g linux_x86_64 Aug  1 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: License feature 'msimviewer' will expire in 1 days.
# vsim "+permissive" -t 1ns -coverage -classdebug -do " add wave -position insertpoint sim:/ariane_tb/dut/i_ariane/commit_stage_i/*" -do " add wave -position insertpoint sim:/ariane_tb/dut/i_ariane/dfi/*" -do "  run -all;" -lib work "+MAX_CYCLES=1000000000" "+UVM_TESTNAME=core_test" "+UVM_NO_RELNOTES" "+UVM_VERBOSITY=LOW" ariane_tb_optimized "+permissive-off" "+binary_mem=/home/chuckNoRisc/git_version_finale/Thales_contest//sw/app/helloworld_printf.mem" 
# Start time: 15:10:48 on Mar 30,2023
# ** Warning: License feature 'msimhdlsim' will expire in 1 days.
# Loading sv_std.std
# Loading work.riscv(fast)
# Loading work.dm(fast)
# Loading work.jtag_pkg(fast)
# Loading work.ariane_pkg(fast)
# Loading work.ariane_tb_sv_unit(fast)
# Loading work.ariane_tb(fast)
# Loading work.axi_pkg(fast)
# Loading work.ariane_soc(fast)
# Loading work.ariane_axi(fast)
# Loading work.ariane_testharness(fast)
# Loading work.rstgen(fast)
# Loading work.rstgen_bypass(fast)
# Loading work.dmi_jtag(fast)
# Loading work.dmi_jtag_tap(fast)
# Loading work.cluster_clock_inverter(fast)
# Loading work.pulp_clock_mux2(fast)
# Loading work.dmi_cdc(fast)
# Loading work.cdc_2phase(fast)
# Loading work.cdc_2phase_src(fast)
# Loading work.cdc_2phase_dst(fast)
# Loading work.cdc_2phase(fast__1)
# Loading work.cdc_2phase_src(fast__1)
# Loading work.cdc_2phase_dst(fast__1)
# Loading work.dm_top(fast)
# Loading work.dm_csrs(fast)
# Loading work.fifo_v2(fast)
# Loading work.fifo_v3(fast)
# Loading work.dm_sba(fast)
# Loading work.dm_mem(fast)
# Loading work.debug_rom(fast)
# Loading work.axi2mem(fast)
# Loading work.axi_master_connect(fast)
# Loading work.axi_adapter(fast)
# Loading work.bootrom(fast)
# Loading work.AXI_BUS(fast__2)
# Loading work.axi_riscv_atomics_wrap(fast)
# Loading work.axi_riscv_atomics(fast)
# Loading work.axi_riscv_amos(fast)
# Loading work.axi_riscv_amos_alu(fast)
# Loading work.axi_riscv_lrsc(fast)
# Loading work.axi_res_tbl(fast)
# Loading work.stream_arbiter(fast)
# Loading work.stream_arbiter_flushable(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.AXI_BUS(fast__3)
# Loading work.axi2mem(fast__1)
# Loading work.sram(fast)
# Loading work.SyncSpRamBeNx64(fast)
# Loading work.axi_node_intf_wrap(fast)
# Loading work.axi_node(fast)
# Loading work.axi_request_block(fast)
# Loading work.axi_AR_allocator(fast)
# Loading work.axi_node_arbiter(fast)
# Loading work.stream_arbiter(fast__1)
# Loading work.stream_arbiter_flushable(fast__1)
# Loading work.rr_arb_tree(fast__1)
# Loading work.axi_AW_allocator(fast)
# Loading work.axi_node_arbiter(fast__1)
# Loading work.stream_arbiter(fast__2)
# Loading work.stream_arbiter_flushable(fast__2)
# Loading work.rr_arb_tree(fast__2)
# Loading work.axi_DW_allocator(fast)
# Loading work.fifo_v2(fast__1)
# Loading work.fifo_v3(fast__1)
# Loading work.axi_multiplexer(fast)
# Loading work.axi_address_decoder_BW(fast)
# Loading work.axi_address_decoder_BR(fast)
# Loading work.axi_request_block(fast__1)
# Loading work.axi_AR_allocator(fast__1)
# Loading work.axi_node_arbiter(fast__2)
# Loading work.stream_arbiter(fast__3)
# Loading work.stream_arbiter_flushable(fast__3)
# Loading work.rr_arb_tree(fast__3)
# Loading work.axi_AW_allocator(fast__1)
# Loading work.axi_node_arbiter(fast__3)
# Loading work.stream_arbiter(fast__4)
# Loading work.stream_arbiter_flushable(fast__4)
# Loading work.rr_arb_tree(fast__4)
# Loading work.axi_request_block(fast__2)
# Loading work.axi_AR_allocator(fast__2)
# Loading work.axi_node_arbiter(fast__4)
# Loading work.stream_arbiter(fast__5)
# Loading work.stream_arbiter_flushable(fast__5)
# Loading work.rr_arb_tree(fast__5)
# Loading work.axi_AW_allocator(fast__2)
# Loading work.axi_node_arbiter(fast__5)
# Loading work.stream_arbiter(fast__6)
# Loading work.stream_arbiter_flushable(fast__6)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_request_block(fast__3)
# Loading work.axi_AR_allocator(fast__3)
# Loading work.axi_node_arbiter(fast__6)
# Loading work.stream_arbiter(fast__7)
# Loading work.stream_arbiter_flushable(fast__7)
# Loading work.rr_arb_tree(fast__7)
# Loading work.axi_AW_allocator(fast__3)
# Loading work.axi_node_arbiter(fast__7)
# Loading work.stream_arbiter(fast__8)
# Loading work.stream_arbiter_flushable(fast__8)
# Loading work.rr_arb_tree(fast__8)
# Loading work.axi_request_block(fast__4)
# Loading work.axi_AR_allocator(fast__4)
# Loading work.axi_node_arbiter(fast__8)
# Loading work.stream_arbiter(fast__9)
# Loading work.stream_arbiter_flushable(fast__9)
# Loading work.rr_arb_tree(fast__9)
# Loading work.axi_AW_allocator(fast__4)
# Loading work.axi_node_arbiter(fast__9)
# Loading work.stream_arbiter(fast__10)
# Loading work.stream_arbiter_flushable(fast__10)
# Loading work.rr_arb_tree(fast__10)
# Loading work.axi_request_block(fast__5)
# Loading work.axi_AR_allocator(fast__5)
# Loading work.axi_node_arbiter(fast__10)
# Loading work.stream_arbiter(fast__11)
# Loading work.stream_arbiter_flushable(fast__11)
# Loading work.rr_arb_tree(fast__11)
# Loading work.axi_AW_allocator(fast__5)
# Loading work.axi_node_arbiter(fast__11)
# Loading work.stream_arbiter(fast__12)
# Loading work.stream_arbiter_flushable(fast__12)
# Loading work.rr_arb_tree(fast__12)
# Loading work.axi_request_block(fast__6)
# Loading work.axi_AR_allocator(fast__6)
# Loading work.axi_node_arbiter(fast__12)
# Loading work.stream_arbiter(fast__13)
# Loading work.stream_arbiter_flushable(fast__13)
# Loading work.rr_arb_tree(fast__13)
# Loading work.axi_AW_allocator(fast__6)
# Loading work.axi_node_arbiter(fast__13)
# Loading work.stream_arbiter(fast__14)
# Loading work.stream_arbiter_flushable(fast__14)
# Loading work.rr_arb_tree(fast__14)
# Loading work.axi_request_block(fast__7)
# Loading work.axi_AR_allocator(fast__7)
# Loading work.axi_node_arbiter(fast__14)
# Loading work.stream_arbiter(fast__15)
# Loading work.stream_arbiter_flushable(fast__15)
# Loading work.rr_arb_tree(fast__15)
# Loading work.axi_AW_allocator(fast__7)
# Loading work.axi_node_arbiter(fast__15)
# Loading work.stream_arbiter(fast__16)
# Loading work.stream_arbiter_flushable(fast__16)
# Loading work.rr_arb_tree(fast__16)
# Loading work.axi_request_block(fast__8)
# Loading work.axi_AR_allocator(fast__8)
# Loading work.axi_node_arbiter(fast__16)
# Loading work.stream_arbiter(fast__17)
# Loading work.stream_arbiter_flushable(fast__17)
# Loading work.rr_arb_tree(fast__17)
# Loading work.axi_AW_allocator(fast__8)
# Loading work.axi_node_arbiter(fast__17)
# Loading work.stream_arbiter(fast__18)
# Loading work.stream_arbiter_flushable(fast__18)
# Loading work.rr_arb_tree(fast__18)
# Loading work.axi_request_block(fast__9)
# Loading work.axi_AR_allocator(fast__9)
# Loading work.axi_node_arbiter(fast__18)
# Loading work.stream_arbiter(fast__19)
# Loading work.stream_arbiter_flushable(fast__19)
# Loading work.rr_arb_tree(fast__19)
# Loading work.axi_AW_allocator(fast__9)
# Loading work.axi_node_arbiter(fast__19)
# Loading work.stream_arbiter(fast__20)
# Loading work.stream_arbiter_flushable(fast__20)
# Loading work.rr_arb_tree(fast__20)
# Loading work.axi_response_block(fast)
# Loading work.axi_BW_allocator(fast)
# Loading work.axi_node_arbiter(fast__20)
# Loading work.stream_arbiter(fast__21)
# Loading work.stream_arbiter_flushable(fast__21)
# Loading work.rr_arb_tree(fast__21)
# Loading work.axi_BR_allocator(fast)
# Loading work.axi_node_arbiter(fast__21)
# Loading work.stream_arbiter(fast__22)
# Loading work.stream_arbiter_flushable(fast__22)
# Loading work.rr_arb_tree(fast__22)
# Loading work.axi_address_decoder_AR(fast)
# Loading work.axi_address_decoder_AW(fast)
# Loading work.axi_address_decoder_DW(fast)
# Loading work.fifo_v2(fast__2)
# Loading work.fifo_v3(fast__2)
# Loading work.axi_response_block(fast__1)
# Loading work.axi_BW_allocator(fast__1)
# Loading work.axi_node_arbiter(fast__22)
# Loading work.stream_arbiter(fast__23)
# Loading work.stream_arbiter_flushable(fast__23)
# Loading work.rr_arb_tree(fast__23)
# Loading work.axi_BR_allocator(fast__1)
# Loading work.axi_node_arbiter(fast__23)
# Loading work.stream_arbiter(fast__24)
# Loading work.stream_arbiter_flushable(fast__24)
# Loading work.rr_arb_tree(fast__24)
# Loading work.clint(fast)
# Loading work.axi_lite_interface(fast)
# Loading work.clint_sync_wedge(fast)
# Loading work.clint_sync(fast)
# Loading work.axi_slave_connect(fast)
# Loading work.reg_intf(fast)
# Loading work.ariane_peripherals(fast)
# Loading work.REG_BUS(fast)
# Loading work.axi2apb_64_32(fast)
# Loading work.axi_aw_buffer(fast)
# Loading work.axi_single_slice(fast)
# Loading work.fifo(fast)
# Loading work.fifo_v2(fast__3)
# Loading work.fifo_v3(fast__3)
# Loading work.axi_ar_buffer(fast)
# Loading work.axi_w_buffer(fast)
# Loading work.axi_single_slice(fast__1)
# Loading work.fifo(fast__1)
# Loading work.fifo_v2(fast__4)
# Loading work.fifo_v3(fast__4)
# Loading work.axi_r_buffer(fast)
# Loading work.axi_single_slice(fast__2)
# Loading work.fifo(fast__2)
# Loading work.fifo_v2(fast__5)
# Loading work.fifo_v3(fast__5)
# Loading work.axi_b_buffer(fast)
# Loading work.axi_single_slice(fast__3)
# Loading work.fifo(fast__3)
# Loading work.fifo_v2(fast__6)
# Loading work.fifo_v3(fast__6)
# Loading work.apb_to_reg(fast)
# Loading work.plic_top(fast)
# Loading work.rv_plic_gateway(fast)
# Loading work.rv_plic_target(fast)
# Loading work.plic_regs(fast)
# Loading work.apb_timer(fast)
# Loading work.timer(fast)
# Loading work.uart_bus(fast)
# Loading work.ariane(fast)
# Loading work.frontend(fast)
# Loading work.instr_realign(fast)
# Loading work.ras(fast)
# Loading work.btb(fast)
# Loading work.unread(fast)
# Loading work.bht(fast)
# Loading work.instr_scan(fast)
# Loading work.instr_queue(fast)
# Loading work.lzc(fast)
# Loading work.popcount(fast)
# Loading work.fifo_v3(fast__8)
# Loading work.fifo_v3(fast__7)
# Loading work.id_stage(fast)
# Loading work.compressed_decoder(fast)
# Loading work.decoder(fast)
# Loading work.issue_stage(fast)
# Loading work.re_name(fast)
# Loading work.scoreboard(fast)
# Loading work.rr_arb_tree(fast__26)
# Loading work.rr_arb_tree(fast__25)
# Loading work.issue_read_operands(fast)
# Loading work.ariane_regfile(fast)
# Loading work.ex_stage(fast)
# Loading work.alu(fast)
# Loading work.branch_unit(fast)
# Loading work.csr_buffer(fast)
# Loading work.mult(fast)
# Loading work.multiplier(fast)
# Loading work.serdiv(fast)
# Loading work.lzc(fast__1)
# Loading work.load_store_unit(fast)
# Loading work.store_unit(fast)
# Loading work.store_buffer(fast)
# Loading work.amo_buffer(fast)
# Loading work.fifo_v3(fast__9)
# Loading work.load_unit(fast)
# Loading work.shift_reg(fast)
# Loading work.shift_reg(fast__1)
# Loading work.lsu_bypass(fast)
# Loading work.commit_stage(fast)
# Loading work.csr_regfile(fast)
# Loading work.perf_counters(fast)
# Loading work.controller(fast)
# Loading work.CFI_Mod(fast)
# Loading work.wt_cache_pkg(fast)
# Loading work.wt_cache_subsystem(fast)
# Loading work.wt_icache(fast)
# Loading work.lzc(fast__2)
# Loading work.lfsr_8bit(fast)
# Loading work.sram(fast__1)
# Loading work.SyncSpRamBeNx64(fast__1)
# Loading work.sram(fast__2)
# Loading work.wt_dcache(fast)
# Loading work.wt_dcache_missunit(fast)
# Loading work.lzc(fast__3)
# Loading work.lzc(fast__4)
# Loading work.lfsr_8bit(fast__1)
# Loading work.exp_backoff(fast)
# Loading work.wt_dcache_ctrl(fast)
# Loading work.wt_dcache_wbuffer(fast)
# Loading work.fifo_v3(fast__10)
# Loading work.rr_arb_tree(fast__27)
# Loading work.rr_arb_tree(fast__28)
# Loading work.rr_arb_tree(fast__29)
# Loading work.wt_dcache_mem(fast)
# Loading work.rr_arb_tree(fast__30)
# Loading work.sram(fast__3)
# Loading work.wt_axi_adapter(fast)
# Loading work.rr_arb_tree(fast__31)
# Loading work.fifo_v3(fast__11)
# Loading work.fifo_v3(fast__12)
# Loading work.fifo_v3(fast__13)
# Loading work.axi_shim(fast)
# Loading work.instr_tracer_if(fast)
# Loading work.instr_tracer_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.instr_tracer_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.instr_tracer(fast)
# Loading work.AXI_BUS(fast)
# Loading work.AXI_BUS(fast__1)
# ** Warning: License feature 'mtiverification' will expire in 1 days.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ns  Iteration: 0  Region: /ariane_tb/#ublk#260365858#93 File: tb/ariane_tb.sv Line: 121
# ** Warning: License feature 'msimhdlmix' will expire in 1 days.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.apb_uart(rtl)#1
# Loading work.slib_input_sync(rtl)#1
# Loading work.slib_input_filter(rtl)#1
# Loading work.uart_interrupt(rtl)#1
# Loading work.slib_edge_detect(rtl)#1
# Loading work.uart_baudgen(rtl)#1
# Loading work.slib_clock_div(rtl)#1
# Loading work.slib_fifo(rtl)#1
# Loading work.slib_fifo(rtl)#2
# Loading work.uart_transmitter(rtl)#1
# Loading work.uart_receiver(rtl)#1
# Loading work.slib_counter(rtl)#1
# Loading work.slib_mv_filter(rtl)#1
# Loading work.slib_input_filter(rtl)#2
# ** Warning: (vsim-8852) Hierarchical reference into an unnamed generate /ariane_tb/dut/i_sram/genblk1[0]/genblk1.
#    Time: 0 ns  Iteration: 0  Instance: /ariane_tb File: tb/ariane_tb.sv Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'boot_addr_i'. The port definition is at: /home/chuckNoRisc/git_version_finale/Thales_contest/src/ariane.sv(32).
#    Time: 0 ns  Iteration: 0  Instance: /ariane_tb/dut/i_ariane File: /home/chuckNoRisc/git_version_finale/Thales_contest/tb/ariane_testharness.sv Line: 459
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'hart_id_i'. The port definition is at: /home/chuckNoRisc/git_version_finale/Thales_contest/src/util/instr_tracer.sv(25).
#    Time: 0 ns  Iteration: 0  Instance: /ariane_tb/dut/i_ariane/instr_tracer_i File: /home/chuckNoRisc/git_version_finale/Thales_contest/src/ariane.sv Line: 821
# Loading /opt/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: License feature 'msimcoverage' will expire in 1 days.
#  add wave -position insertpoint sim:/ariane_tb/dut/i_ariane/commit_stage_i/*
#  add wave -position insertpoint sim:/ariane_tb/dut/i_ariane/dfi/*
# (vish-4014) No objects found matching '/ariane_tb/dut/i_ariane/dfi/*'.
#   run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /ariane_tb/dut/i_ariane_peripherals/gen_uart/i_apb_uart/UART_RXFF
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /ariane_tb/dut/i_ariane_peripherals/gen_uart/i_apb_uart/UART_TXFF
# [TB]                    0 - Asserting hard reset
# [TRACER] Output filename is: trace_hart_0.log
# [JTAG] SoftReset Done(                  80)
# [TB]                 9620 - Halting the Core
# Loading application to memory from /home/chuckNoRisc/git_version_finale/Thales_contest//sw/app/helloworld_printf.mem
# [TB]                21300 - Writing the boot address into dpc
# [TB]                31520 - Resuming the CORE
# 
# End time: 15:12:07 on Mar 30,2023, Elapsed time: 0:01:19
# Errors: 2, Warnings: 6
