#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x22f4ed0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x22c3320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x22caa90 .functor NOT 1, L_0x2320c50, C4<0>, C4<0>, C4<0>;
L_0x2320a30 .functor XOR 2, L_0x23208d0, L_0x2320990, C4<00>, C4<00>;
L_0x2320b40 .functor XOR 2, L_0x2320a30, L_0x2320aa0, C4<00>, C4<00>;
v0x231d330_0 .net *"_ivl_10", 1 0, L_0x2320aa0;  1 drivers
v0x231d430_0 .net *"_ivl_12", 1 0, L_0x2320b40;  1 drivers
v0x231d510_0 .net *"_ivl_2", 1 0, L_0x2320810;  1 drivers
v0x231d5d0_0 .net *"_ivl_4", 1 0, L_0x23208d0;  1 drivers
v0x231d6b0_0 .net *"_ivl_6", 1 0, L_0x2320990;  1 drivers
v0x231d7e0_0 .net *"_ivl_8", 1 0, L_0x2320a30;  1 drivers
v0x231d8c0_0 .net "a", 0 0, v0x231b270_0;  1 drivers
v0x231d960_0 .net "b", 0 0, v0x231b310_0;  1 drivers
v0x231da00_0 .net "c", 0 0, v0x231b3b0_0;  1 drivers
v0x231daa0_0 .var "clk", 0 0;
v0x231db40_0 .net "d", 0 0, v0x231b4f0_0;  1 drivers
v0x231dbe0_0 .net "out_pos_dut", 0 0, L_0x2320680;  1 drivers
v0x231dc80_0 .net "out_pos_ref", 0 0, L_0x231f2c0;  1 drivers
v0x231dd20_0 .net "out_sop_dut", 0 0, L_0x231fb30;  1 drivers
v0x231ddc0_0 .net "out_sop_ref", 0 0, L_0x22f63e0;  1 drivers
v0x231de60_0 .var/2u "stats1", 223 0;
v0x231df00_0 .var/2u "strobe", 0 0;
v0x231e0b0_0 .net "tb_match", 0 0, L_0x2320c50;  1 drivers
v0x231e180_0 .net "tb_mismatch", 0 0, L_0x22caa90;  1 drivers
v0x231e220_0 .net "wavedrom_enable", 0 0, v0x231b7c0_0;  1 drivers
v0x231e2f0_0 .net "wavedrom_title", 511 0, v0x231b860_0;  1 drivers
L_0x2320810 .concat [ 1 1 0 0], L_0x231f2c0, L_0x22f63e0;
L_0x23208d0 .concat [ 1 1 0 0], L_0x231f2c0, L_0x22f63e0;
L_0x2320990 .concat [ 1 1 0 0], L_0x2320680, L_0x231fb30;
L_0x2320aa0 .concat [ 1 1 0 0], L_0x231f2c0, L_0x22f63e0;
L_0x2320c50 .cmp/eeq 2, L_0x2320810, L_0x2320b40;
S_0x22c77c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x22c3320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x22cae70 .functor AND 1, v0x231b3b0_0, v0x231b4f0_0, C4<1>, C4<1>;
L_0x22cb250 .functor NOT 1, v0x231b270_0, C4<0>, C4<0>, C4<0>;
L_0x22cb630 .functor NOT 1, v0x231b310_0, C4<0>, C4<0>, C4<0>;
L_0x22cb8b0 .functor AND 1, L_0x22cb250, L_0x22cb630, C4<1>, C4<1>;
L_0x22e2920 .functor AND 1, L_0x22cb8b0, v0x231b3b0_0, C4<1>, C4<1>;
L_0x22f63e0 .functor OR 1, L_0x22cae70, L_0x22e2920, C4<0>, C4<0>;
L_0x231e740 .functor NOT 1, v0x231b310_0, C4<0>, C4<0>, C4<0>;
L_0x231e7b0 .functor OR 1, L_0x231e740, v0x231b4f0_0, C4<0>, C4<0>;
L_0x231e8c0 .functor AND 1, v0x231b3b0_0, L_0x231e7b0, C4<1>, C4<1>;
L_0x231e980 .functor NOT 1, v0x231b270_0, C4<0>, C4<0>, C4<0>;
L_0x231ea50 .functor OR 1, L_0x231e980, v0x231b310_0, C4<0>, C4<0>;
L_0x231eac0 .functor AND 1, L_0x231e8c0, L_0x231ea50, C4<1>, C4<1>;
L_0x231ec40 .functor NOT 1, v0x231b310_0, C4<0>, C4<0>, C4<0>;
L_0x231ecb0 .functor OR 1, L_0x231ec40, v0x231b4f0_0, C4<0>, C4<0>;
L_0x231ebd0 .functor AND 1, v0x231b3b0_0, L_0x231ecb0, C4<1>, C4<1>;
L_0x231ee40 .functor NOT 1, v0x231b270_0, C4<0>, C4<0>, C4<0>;
L_0x231ef40 .functor OR 1, L_0x231ee40, v0x231b4f0_0, C4<0>, C4<0>;
L_0x231f000 .functor AND 1, L_0x231ebd0, L_0x231ef40, C4<1>, C4<1>;
L_0x231f1b0 .functor XNOR 1, L_0x231eac0, L_0x231f000, C4<0>, C4<0>;
v0x22ca3c0_0 .net *"_ivl_0", 0 0, L_0x22cae70;  1 drivers
v0x22ca7c0_0 .net *"_ivl_12", 0 0, L_0x231e740;  1 drivers
v0x22caba0_0 .net *"_ivl_14", 0 0, L_0x231e7b0;  1 drivers
v0x22caf80_0 .net *"_ivl_16", 0 0, L_0x231e8c0;  1 drivers
v0x22cb360_0 .net *"_ivl_18", 0 0, L_0x231e980;  1 drivers
v0x22cb740_0 .net *"_ivl_2", 0 0, L_0x22cb250;  1 drivers
v0x22cb9c0_0 .net *"_ivl_20", 0 0, L_0x231ea50;  1 drivers
v0x23197e0_0 .net *"_ivl_24", 0 0, L_0x231ec40;  1 drivers
v0x23198c0_0 .net *"_ivl_26", 0 0, L_0x231ecb0;  1 drivers
v0x23199a0_0 .net *"_ivl_28", 0 0, L_0x231ebd0;  1 drivers
v0x2319a80_0 .net *"_ivl_30", 0 0, L_0x231ee40;  1 drivers
v0x2319b60_0 .net *"_ivl_32", 0 0, L_0x231ef40;  1 drivers
v0x2319c40_0 .net *"_ivl_36", 0 0, L_0x231f1b0;  1 drivers
L_0x7f9c7f4e2018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2319d00_0 .net *"_ivl_38", 0 0, L_0x7f9c7f4e2018;  1 drivers
v0x2319de0_0 .net *"_ivl_4", 0 0, L_0x22cb630;  1 drivers
v0x2319ec0_0 .net *"_ivl_6", 0 0, L_0x22cb8b0;  1 drivers
v0x2319fa0_0 .net *"_ivl_8", 0 0, L_0x22e2920;  1 drivers
v0x231a080_0 .net "a", 0 0, v0x231b270_0;  alias, 1 drivers
v0x231a140_0 .net "b", 0 0, v0x231b310_0;  alias, 1 drivers
v0x231a200_0 .net "c", 0 0, v0x231b3b0_0;  alias, 1 drivers
v0x231a2c0_0 .net "d", 0 0, v0x231b4f0_0;  alias, 1 drivers
v0x231a380_0 .net "out_pos", 0 0, L_0x231f2c0;  alias, 1 drivers
v0x231a440_0 .net "out_sop", 0 0, L_0x22f63e0;  alias, 1 drivers
v0x231a500_0 .net "pos0", 0 0, L_0x231eac0;  1 drivers
v0x231a5c0_0 .net "pos1", 0 0, L_0x231f000;  1 drivers
L_0x231f2c0 .functor MUXZ 1, L_0x7f9c7f4e2018, L_0x231eac0, L_0x231f1b0, C4<>;
S_0x231a740 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x22c3320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x231b270_0 .var "a", 0 0;
v0x231b310_0 .var "b", 0 0;
v0x231b3b0_0 .var "c", 0 0;
v0x231b450_0 .net "clk", 0 0, v0x231daa0_0;  1 drivers
v0x231b4f0_0 .var "d", 0 0;
v0x231b5e0_0 .var/2u "fail", 0 0;
v0x231b680_0 .var/2u "fail1", 0 0;
v0x231b720_0 .net "tb_match", 0 0, L_0x2320c50;  alias, 1 drivers
v0x231b7c0_0 .var "wavedrom_enable", 0 0;
v0x231b860_0 .var "wavedrom_title", 511 0;
E_0x22d6350/0 .event negedge, v0x231b450_0;
E_0x22d6350/1 .event posedge, v0x231b450_0;
E_0x22d6350 .event/or E_0x22d6350/0, E_0x22d6350/1;
S_0x231aa70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x231a740;
 .timescale -12 -12;
v0x231acb0_0 .var/2s "i", 31 0;
E_0x22d61f0 .event posedge, v0x231b450_0;
S_0x231adb0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x231a740;
 .timescale -12 -12;
v0x231afb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x231b090 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x231a740;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x231ba40 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x22c3320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x231f470 .functor AND 1, v0x231b3b0_0, v0x231b4f0_0, C4<1>, C4<1>;
L_0x231f720 .functor NOT 1, v0x231b270_0, C4<0>, C4<0>, C4<0>;
L_0x231f7b0 .functor NOT 1, v0x231b310_0, C4<0>, C4<0>, C4<0>;
L_0x231f930 .functor AND 1, L_0x231f720, L_0x231f7b0, C4<1>, C4<1>;
L_0x231fa70 .functor AND 1, L_0x231f930, v0x231b3b0_0, C4<1>, C4<1>;
L_0x231fb30 .functor OR 1, L_0x231f470, L_0x231fa70, C4<0>, C4<0>;
L_0x231fcd0 .functor NOT 1, v0x231b310_0, C4<0>, C4<0>, C4<0>;
L_0x231fd40 .functor OR 1, L_0x231fcd0, v0x231b4f0_0, C4<0>, C4<0>;
L_0x231fe50 .functor AND 1, v0x231b3b0_0, L_0x231fd40, C4<1>, C4<1>;
L_0x231ff10 .functor NOT 1, v0x231b270_0, C4<0>, C4<0>, C4<0>;
L_0x23200f0 .functor OR 1, L_0x231ff10, v0x231b310_0, C4<0>, C4<0>;
L_0x2320160 .functor AND 1, L_0x231fe50, L_0x23200f0, C4<1>, C4<1>;
L_0x23202e0 .functor NOT 1, v0x231b270_0, C4<0>, C4<0>, C4<0>;
L_0x2320350 .functor OR 1, L_0x23202e0, v0x231b4f0_0, C4<0>, C4<0>;
L_0x2320270 .functor AND 1, v0x231b3b0_0, L_0x2320350, C4<1>, C4<1>;
L_0x23204e0 .functor XNOR 1, L_0x2320160, L_0x2320270, C4<0>, C4<0>;
v0x231bc00_0 .net *"_ivl_12", 0 0, L_0x231fcd0;  1 drivers
v0x231bce0_0 .net *"_ivl_14", 0 0, L_0x231fd40;  1 drivers
v0x231bdc0_0 .net *"_ivl_16", 0 0, L_0x231fe50;  1 drivers
v0x231beb0_0 .net *"_ivl_18", 0 0, L_0x231ff10;  1 drivers
v0x231bf90_0 .net *"_ivl_2", 0 0, L_0x231f720;  1 drivers
v0x231c0c0_0 .net *"_ivl_20", 0 0, L_0x23200f0;  1 drivers
v0x231c1a0_0 .net *"_ivl_24", 0 0, L_0x23202e0;  1 drivers
v0x231c280_0 .net *"_ivl_26", 0 0, L_0x2320350;  1 drivers
v0x231c360_0 .net *"_ivl_30", 0 0, L_0x23204e0;  1 drivers
L_0x7f9c7f4e2060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x231c4b0_0 .net *"_ivl_32", 0 0, L_0x7f9c7f4e2060;  1 drivers
v0x231c590_0 .net *"_ivl_4", 0 0, L_0x231f7b0;  1 drivers
v0x231c670_0 .net *"_ivl_6", 0 0, L_0x231f930;  1 drivers
v0x231c750_0 .net "a", 0 0, v0x231b270_0;  alias, 1 drivers
v0x231c7f0_0 .net "b", 0 0, v0x231b310_0;  alias, 1 drivers
v0x231c8e0_0 .net "c", 0 0, v0x231b3b0_0;  alias, 1 drivers
v0x231c9d0_0 .net "d", 0 0, v0x231b4f0_0;  alias, 1 drivers
v0x231cac0_0 .net "out_pos", 0 0, L_0x2320680;  alias, 1 drivers
v0x231cc90_0 .net "out_sop", 0 0, L_0x231fb30;  alias, 1 drivers
v0x231cd50_0 .net "pos0", 0 0, L_0x2320160;  1 drivers
v0x231ce10_0 .net "pos1", 0 0, L_0x2320270;  1 drivers
v0x231ced0_0 .net "sop0", 0 0, L_0x231f470;  1 drivers
v0x231cf90_0 .net "sop1", 0 0, L_0x231fa70;  1 drivers
L_0x2320680 .functor MUXZ 1, L_0x7f9c7f4e2060, L_0x2320160, L_0x23204e0, C4<>;
S_0x231d110 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x22c3320;
 .timescale -12 -12;
E_0x22bf9f0 .event anyedge, v0x231df00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x231df00_0;
    %nor/r;
    %assign/vec4 v0x231df00_0, 0;
    %wait E_0x22bf9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x231a740;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x231b5e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x231b680_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x231a740;
T_4 ;
    %wait E_0x22d6350;
    %load/vec4 v0x231b720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x231b5e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x231a740;
T_5 ;
    %wait E_0x22d61f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x231b4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b310_0, 0;
    %assign/vec4 v0x231b270_0, 0;
    %wait E_0x22d61f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x231b4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b310_0, 0;
    %assign/vec4 v0x231b270_0, 0;
    %wait E_0x22d61f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x231b4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b310_0, 0;
    %assign/vec4 v0x231b270_0, 0;
    %wait E_0x22d61f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x231b4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b310_0, 0;
    %assign/vec4 v0x231b270_0, 0;
    %wait E_0x22d61f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x231b4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b310_0, 0;
    %assign/vec4 v0x231b270_0, 0;
    %wait E_0x22d61f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x231b4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b310_0, 0;
    %assign/vec4 v0x231b270_0, 0;
    %wait E_0x22d61f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x231b4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b310_0, 0;
    %assign/vec4 v0x231b270_0, 0;
    %wait E_0x22d61f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x231b4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b310_0, 0;
    %assign/vec4 v0x231b270_0, 0;
    %wait E_0x22d61f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x231b4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b310_0, 0;
    %assign/vec4 v0x231b270_0, 0;
    %wait E_0x22d61f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x231b4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b310_0, 0;
    %assign/vec4 v0x231b270_0, 0;
    %wait E_0x22d61f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x231b4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b310_0, 0;
    %assign/vec4 v0x231b270_0, 0;
    %wait E_0x22d61f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x231b4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b310_0, 0;
    %assign/vec4 v0x231b270_0, 0;
    %wait E_0x22d61f0;
    %load/vec4 v0x231b5e0_0;
    %store/vec4 v0x231b680_0, 0, 1;
    %fork t_1, S_0x231aa70;
    %jmp t_0;
    .scope S_0x231aa70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x231acb0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x231acb0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x22d61f0;
    %load/vec4 v0x231acb0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x231b4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b310_0, 0;
    %assign/vec4 v0x231b270_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x231acb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x231acb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x231a740;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22d6350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x231b4f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x231b310_0, 0;
    %assign/vec4 v0x231b270_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x231b5e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x231b680_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x22c3320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x231daa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x231df00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x22c3320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x231daa0_0;
    %inv;
    %store/vec4 v0x231daa0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x22c3320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x231b450_0, v0x231e180_0, v0x231d8c0_0, v0x231d960_0, v0x231da00_0, v0x231db40_0, v0x231ddc0_0, v0x231dd20_0, v0x231dc80_0, v0x231dbe0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x22c3320;
T_9 ;
    %load/vec4 v0x231de60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x231de60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x231de60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x231de60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x231de60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x231de60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x231de60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x231de60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x231de60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x231de60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x22c3320;
T_10 ;
    %wait E_0x22d6350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x231de60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x231de60_0, 4, 32;
    %load/vec4 v0x231e0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x231de60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x231de60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x231de60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x231de60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x231ddc0_0;
    %load/vec4 v0x231ddc0_0;
    %load/vec4 v0x231dd20_0;
    %xor;
    %load/vec4 v0x231ddc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x231de60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x231de60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x231de60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x231de60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x231dc80_0;
    %load/vec4 v0x231dc80_0;
    %load/vec4 v0x231dbe0_0;
    %xor;
    %load/vec4 v0x231dc80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x231de60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x231de60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x231de60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x231de60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/machine/ece241_2013_q2/iter0/response0/top_module.sv";
