;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Gea3_rx */
Gea3_rx__0__DR EQU CYREG_GPIO_PRT0_DR
Gea3_rx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Gea3_rx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Gea3_rx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Gea3_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Gea3_rx__0__HSIOM_GPIO EQU 0
Gea3_rx__0__HSIOM_I2C EQU 14
Gea3_rx__0__HSIOM_I2C_SCL EQU 14
Gea3_rx__0__HSIOM_MASK EQU 0x000F0000
Gea3_rx__0__HSIOM_SHIFT EQU 16
Gea3_rx__0__HSIOM_SPI EQU 15
Gea3_rx__0__HSIOM_SPI_MOSI EQU 15
Gea3_rx__0__HSIOM_UART EQU 9
Gea3_rx__0__HSIOM_UART_RX EQU 9
Gea3_rx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Gea3_rx__0__INTR EQU CYREG_GPIO_PRT0_INTR
Gea3_rx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Gea3_rx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Gea3_rx__0__MASK EQU 0x10
Gea3_rx__0__PC EQU CYREG_GPIO_PRT0_PC
Gea3_rx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Gea3_rx__0__PORT EQU 0
Gea3_rx__0__PS EQU CYREG_GPIO_PRT0_PS
Gea3_rx__0__SHIFT EQU 4
Gea3_rx__DR EQU CYREG_GPIO_PRT0_DR
Gea3_rx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Gea3_rx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Gea3_rx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Gea3_rx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Gea3_rx__INTR EQU CYREG_GPIO_PRT0_INTR
Gea3_rx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Gea3_rx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Gea3_rx__MASK EQU 0x10
Gea3_rx__PC EQU CYREG_GPIO_PRT0_PC
Gea3_rx__PC2 EQU CYREG_GPIO_PRT0_PC2
Gea3_rx__PORT EQU 0
Gea3_rx__PS EQU CYREG_GPIO_PRT0_PS
Gea3_rx__SHIFT EQU 4

/* Gea3_SCB */
Gea3_SCB__CTRL EQU CYREG_SCB1_CTRL
Gea3_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
Gea3_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
Gea3_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
Gea3_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
Gea3_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
Gea3_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
Gea3_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
Gea3_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
Gea3_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
Gea3_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
Gea3_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
Gea3_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
Gea3_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
Gea3_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
Gea3_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
Gea3_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
Gea3_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
Gea3_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
Gea3_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
Gea3_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
Gea3_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
Gea3_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
Gea3_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
Gea3_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
Gea3_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
Gea3_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
Gea3_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
Gea3_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
Gea3_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
Gea3_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
Gea3_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
Gea3_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
Gea3_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
Gea3_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
Gea3_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
Gea3_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
Gea3_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
Gea3_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
Gea3_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
Gea3_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
Gea3_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
Gea3_SCB__INTR_M EQU CYREG_SCB1_INTR_M
Gea3_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
Gea3_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
Gea3_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
Gea3_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
Gea3_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
Gea3_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
Gea3_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
Gea3_SCB__INTR_S EQU CYREG_SCB1_INTR_S
Gea3_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
Gea3_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
Gea3_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
Gea3_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
Gea3_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
Gea3_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
Gea3_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
Gea3_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
Gea3_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
Gea3_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
Gea3_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
Gea3_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
Gea3_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
Gea3_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
Gea3_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
Gea3_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
Gea3_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
Gea3_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
Gea3_SCB__SS0_POSISTION EQU 0
Gea3_SCB__SS1_POSISTION EQU 1
Gea3_SCB__SS2_POSISTION EQU 2
Gea3_SCB__SS3_POSISTION EQU 3
Gea3_SCB__STATUS EQU CYREG_SCB1_STATUS
Gea3_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
Gea3_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
Gea3_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
Gea3_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
Gea3_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
Gea3_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
Gea3_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
Gea3_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
Gea3_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
Gea3_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
Gea3_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
Gea3_SCB_IRQ__INTC_MASK EQU 0x100
Gea3_SCB_IRQ__INTC_NUMBER EQU 8
Gea3_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
Gea3_SCB_IRQ__INTC_PRIOR_NUM EQU 3
Gea3_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
Gea3_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
Gea3_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* Gea3_SCBCLK */
Gea3_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
Gea3_SCBCLK__DIV_ID EQU 0x00000041
Gea3_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Gea3_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* Miscellaneous */
Gea3_tx__0__DR EQU CYREG_GPIO_PRT0_DR
Gea3_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Gea3_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Gea3_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Gea3_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Gea3_tx__0__HSIOM_GPIO EQU 0
Gea3_tx__0__HSIOM_I2C EQU 14
Gea3_tx__0__HSIOM_I2C_SDA EQU 14
Gea3_tx__0__HSIOM_MASK EQU 0x00F00000
Gea3_tx__0__HSIOM_SHIFT EQU 20
Gea3_tx__0__HSIOM_SPI EQU 15
Gea3_tx__0__HSIOM_SPI_MISO EQU 15
Gea3_tx__0__HSIOM_UART EQU 9
Gea3_tx__0__HSIOM_UART_TX EQU 9
Gea3_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Gea3_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
Gea3_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Gea3_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Gea3_tx__0__MASK EQU 0x20
Gea3_tx__0__PC EQU CYREG_GPIO_PRT0_PC
Gea3_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Gea3_tx__0__PORT EQU 0
Gea3_tx__0__PS EQU CYREG_GPIO_PRT0_PS
Gea3_tx__0__SHIFT EQU 5
Gea3_tx__DR EQU CYREG_GPIO_PRT0_DR
Gea3_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Gea3_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Gea3_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Gea3_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Gea3_tx__INTR EQU CYREG_GPIO_PRT0_INTR
Gea3_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Gea3_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Gea3_tx__MASK EQU 0x20
Gea3_tx__PC EQU CYREG_GPIO_PRT0_PC
Gea3_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
Gea3_tx__PORT EQU 0
Gea3_tx__PS EQU CYREG_GPIO_PRT0_PS
Gea3_tx__SHIFT EQU 5
CapSense_CintA__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_CintA__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_CintA__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_CintA__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_CintA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_CintA__0__HSIOM_MASK EQU 0x00000F00
CapSense_CintA__0__HSIOM_SHIFT EQU 8
CapSense_CintA__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintA__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_CintA__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintA__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_CintA__0__MASK EQU 0x04
CapSense_CintA__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_CintA__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_CintA__0__PORT EQU 4
CapSense_CintA__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_CintA__0__SHIFT EQU 2
CapSense_CintA__DR EQU CYREG_GPIO_PRT4_DR
CapSense_CintA__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_CintA__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_CintA__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_CintA__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintA__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_CintA__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintA__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_CintA__MASK EQU 0x04
CapSense_CintA__PC EQU CYREG_GPIO_PRT4_PC
CapSense_CintA__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_CintA__PORT EQU 4
CapSense_CintA__PS EQU CYREG_GPIO_PRT4_PS
CapSense_CintA__SHIFT EQU 2
CapSense_CintB__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_CintB__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_CintB__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_CintB__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_CintB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_CintB__0__HSIOM_MASK EQU 0x0000F000
CapSense_CintB__0__HSIOM_SHIFT EQU 12
CapSense_CintB__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintB__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_CintB__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintB__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_CintB__0__MASK EQU 0x08
CapSense_CintB__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_CintB__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_CintB__0__PORT EQU 4
CapSense_CintB__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_CintB__0__SHIFT EQU 3
CapSense_CintB__DR EQU CYREG_GPIO_PRT4_DR
CapSense_CintB__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_CintB__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_CintB__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_CintB__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintB__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_CintB__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintB__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_CintB__MASK EQU 0x08
CapSense_CintB__PC EQU CYREG_GPIO_PRT4_PC
CapSense_CintB__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_CintB__PORT EQU 4
CapSense_CintB__PS EQU CYREG_GPIO_PRT4_PS
CapSense_CintB__SHIFT EQU 3
CapSense_CSD__ADC_CTL EQU CYREG_CSD_ADC_CTL
CapSense_CSD__CMOD_PAD EQU 1
CapSense_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD__CSD_NUMBER EQU 0
CapSense_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_CSD__CSDCMP EQU CYREG_CSD_CSDCMP
CapSense_CSD__CSH_TANK_PAD EQU 2
CapSense_CSD__CSHIELD_PAD EQU 4
CapSense_CSD__HSCMP EQU CYREG_CSD_HSCMP
CapSense_CSD__INTR_MASK EQU CYREG_CSD_INTR_MASK
CapSense_CSD__REFGEN EQU CYREG_CSD_REFGEN
CapSense_CSD__RESULT_VAL1 EQU CYREG_CSD_RESULT_VAL1
CapSense_CSD__RESULT_VAL2 EQU CYREG_CSD_RESULT_VAL2
CapSense_CSD__SENSE_DUTY EQU CYREG_CSD_SENSE_DUTY
CapSense_CSD__SENSE_PERIOD EQU CYREG_CSD_SENSE_PERIOD
CapSense_CSD__SEQ_INIT_CNT EQU CYREG_CSD_SEQ_INIT_CNT
CapSense_CSD__SEQ_NORM_CNT EQU CYREG_CSD_SEQ_NORM_CNT
CapSense_CSD__SEQ_START EQU CYREG_CSD_SEQ_START
CapSense_CSD__SEQ_TIME EQU CYREG_CSD_SEQ_TIME
CapSense_CSD__SW_AMUXBUF_SEL EQU CYREG_CSD_SW_AMUXBUF_SEL
CapSense_CSD__SW_BYP_SEL EQU CYREG_CSD_SW_BYP_SEL
CapSense_CSD__SW_CMP_N_SEL EQU CYREG_CSD_SW_CMP_N_SEL
CapSense_CSD__SW_CMP_P_SEL EQU CYREG_CSD_SW_CMP_P_SEL
CapSense_CSD__SW_DSI_SEL EQU CYREG_CSD_SW_DSI_SEL
CapSense_CSD__SW_FW_MOD_SEL EQU CYREG_CSD_SW_FW_MOD_SEL
CapSense_CSD__SW_FW_TANK_SEL EQU CYREG_CSD_SW_FW_TANK_SEL
CapSense_CSD__SW_HS_N_SEL EQU CYREG_CSD_SW_HS_N_SEL
CapSense_CSD__SW_HS_P_SEL EQU CYREG_CSD_SW_HS_P_SEL
CapSense_CSD__SW_REFGEN_SEL EQU CYREG_CSD_SW_REFGEN_SEL
CapSense_CSD__SW_RES EQU CYREG_CSD_SW_RES
CapSense_CSD__SW_SHIELD_SEL EQU CYREG_CSD_SW_SHIELD_SEL
CapSense_CSD__VREF_EXT_PAD EQU 8
CapSense_IDACMod__CONFIG EQU CYREG_CSD_CONFIG
CapSense_IDACMod__IDAC EQU CYREG_CSD_IDACA
CapSense_IDACMod__POSITION EQU 0
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
CapSense_ISR__INTC_MASK EQU 0x400
CapSense_ISR__INTC_NUMBER EQU 10
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC00000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
CapSense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
CapSense_ModClk__DIV_ID EQU 0x00000040
CapSense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_ModClk__PA_DIV_ID EQU 0x000000FF
CapSense_Rx__0__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Rx__0__HSIOM_MASK EQU 0xF0000000
CapSense_Rx__0__HSIOM_SHIFT EQU 28
CapSense_Rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__0__MASK EQU 0x80
CapSense_Rx__0__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Rx__0__PORT EQU 1
CapSense_Rx__0__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Rx__0__SHIFT EQU 7
CapSense_Rx__1__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Rx__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Rx__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Rx__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Rx__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Rx__1__HSIOM_MASK EQU 0x0000000F
CapSense_Rx__1__HSIOM_SHIFT EQU 0
CapSense_Rx__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__1__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__1__MASK EQU 0x01
CapSense_Rx__1__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Rx__1__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Rx__1__PORT EQU 2
CapSense_Rx__1__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Rx__1__SHIFT EQU 0
CapSense_Rx__2__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Rx__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Rx__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Rx__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Rx__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Rx__2__HSIOM_MASK EQU 0x000000F0
CapSense_Rx__2__HSIOM_SHIFT EQU 4
CapSense_Rx__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__2__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__2__MASK EQU 0x02
CapSense_Rx__2__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Rx__2__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Rx__2__PORT EQU 2
CapSense_Rx__2__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Rx__2__SHIFT EQU 1
CapSense_Rx__3__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Rx__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Rx__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Rx__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Rx__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Rx__3__HSIOM_MASK EQU 0x0F000000
CapSense_Rx__3__HSIOM_SHIFT EQU 24
CapSense_Rx__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__3__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__3__MASK EQU 0x40
CapSense_Rx__3__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Rx__3__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Rx__3__PORT EQU 2
CapSense_Rx__3__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Rx__3__SHIFT EQU 6
CapSense_Rx__4__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Rx__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Rx__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Rx__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Rx__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Rx__4__HSIOM_MASK EQU 0xF0000000
CapSense_Rx__4__HSIOM_SHIFT EQU 28
CapSense_Rx__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__4__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__4__MASK EQU 0x80
CapSense_Rx__4__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Rx__4__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Rx__4__PORT EQU 2
CapSense_Rx__4__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Rx__4__SHIFT EQU 7
CapSense_Rx__U102_Rx0__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Rx__U102_Rx0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Rx__U102_Rx0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Rx__U102_Rx0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Rx__U102_Rx0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__U102_Rx0__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__U102_Rx0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__U102_Rx0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__U102_Rx0__MASK EQU 0x80
CapSense_Rx__U102_Rx0__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Rx__U102_Rx0__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Rx__U102_Rx0__PORT EQU 1
CapSense_Rx__U102_Rx0__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Rx__U102_Rx0__SHIFT EQU 7
CapSense_Rx__U105_Rx0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Rx__U105_Rx0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Rx__U105_Rx0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Rx__U105_Rx0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Rx__U105_Rx0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__U105_Rx0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__U105_Rx0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__U105_Rx0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__U105_Rx0__MASK EQU 0x01
CapSense_Rx__U105_Rx0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Rx__U105_Rx0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Rx__U105_Rx0__PORT EQU 2
CapSense_Rx__U105_Rx0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Rx__U105_Rx0__SHIFT EQU 0
CapSense_Rx__U108_Rx0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Rx__U108_Rx0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Rx__U108_Rx0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Rx__U108_Rx0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Rx__U108_Rx0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__U108_Rx0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__U108_Rx0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__U108_Rx0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__U108_Rx0__MASK EQU 0x02
CapSense_Rx__U108_Rx0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Rx__U108_Rx0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Rx__U108_Rx0__PORT EQU 2
CapSense_Rx__U108_Rx0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Rx__U108_Rx0__SHIFT EQU 1
CapSense_Rx__U111_Rx0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Rx__U111_Rx0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Rx__U111_Rx0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Rx__U111_Rx0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Rx__U111_Rx0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__U111_Rx0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__U111_Rx0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__U111_Rx0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__U111_Rx0__MASK EQU 0x40
CapSense_Rx__U111_Rx0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Rx__U111_Rx0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Rx__U111_Rx0__PORT EQU 2
CapSense_Rx__U111_Rx0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Rx__U111_Rx0__SHIFT EQU 6
CapSense_Rx__U113_Rx0__DR EQU CYREG_GPIO_PRT2_DR
CapSense_Rx__U113_Rx0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
CapSense_Rx__U113_Rx0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
CapSense_Rx__U113_Rx0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
CapSense_Rx__U113_Rx0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__U113_Rx0__INTR EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__U113_Rx0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
CapSense_Rx__U113_Rx0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
CapSense_Rx__U113_Rx0__MASK EQU 0x80
CapSense_Rx__U113_Rx0__PC EQU CYREG_GPIO_PRT2_PC
CapSense_Rx__U113_Rx0__PC2 EQU CYREG_GPIO_PRT2_PC2
CapSense_Rx__U113_Rx0__PORT EQU 2
CapSense_Rx__U113_Rx0__PS EQU CYREG_GPIO_PRT2_PS
CapSense_Rx__U113_Rx0__SHIFT EQU 7
CapSense_Tx__0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Tx__0__HSIOM_MASK EQU 0x0F000000
CapSense_Tx__0__HSIOM_SHIFT EQU 24
CapSense_Tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__0__MASK EQU 0x40
CapSense_Tx__0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Tx__0__PORT EQU 0
CapSense_Tx__0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Tx__0__SHIFT EQU 6
CapSense_Tx__1__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Tx__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Tx__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Tx__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Tx__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Tx__1__HSIOM_MASK EQU 0x000000F0
CapSense_Tx__1__HSIOM_SHIFT EQU 4
CapSense_Tx__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__1__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__1__MASK EQU 0x02
CapSense_Tx__1__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Tx__1__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Tx__1__PORT EQU 0
CapSense_Tx__1__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Tx__1__SHIFT EQU 1
CapSense_Tx__2__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Tx__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Tx__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Tx__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Tx__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Tx__2__HSIOM_MASK EQU 0x0000000F
CapSense_Tx__2__HSIOM_SHIFT EQU 0
CapSense_Tx__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__2__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__2__MASK EQU 0x01
CapSense_Tx__2__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Tx__2__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Tx__2__PORT EQU 0
CapSense_Tx__2__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Tx__2__SHIFT EQU 0
CapSense_Tx__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Tx__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Tx__PORT EQU 0
CapSense_Tx__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Tx__U102_Tx__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Tx__U102_Tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Tx__U102_Tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Tx__U102_Tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Tx__U102_Tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__U102_Tx__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__U102_Tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__U102_Tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__U102_Tx__MASK EQU 0x40
CapSense_Tx__U102_Tx__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Tx__U102_Tx__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Tx__U102_Tx__PORT EQU 0
CapSense_Tx__U102_Tx__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Tx__U102_Tx__SHIFT EQU 6
CapSense_Tx__U103_Tx__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Tx__U103_Tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Tx__U103_Tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Tx__U103_Tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Tx__U103_Tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__U103_Tx__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__U103_Tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__U103_Tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__U103_Tx__MASK EQU 0x02
CapSense_Tx__U103_Tx__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Tx__U103_Tx__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Tx__U103_Tx__PORT EQU 0
CapSense_Tx__U103_Tx__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Tx__U103_Tx__SHIFT EQU 1
CapSense_Tx__U104_Tx__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Tx__U104_Tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Tx__U104_Tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Tx__U104_Tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Tx__U104_Tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__U104_Tx__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__U104_Tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Tx__U104_Tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Tx__U104_Tx__MASK EQU 0x01
CapSense_Tx__U104_Tx__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Tx__U104_Tx__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Tx__U104_Tx__PORT EQU 0
CapSense_Tx__U104_Tx__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Tx__U104_Tx__SHIFT EQU 0
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x190611A9
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4J
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4J_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0x0
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0500
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD EQU 5
CYDEV_VDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
