{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511476863540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511476863545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 17:41:03 2017 " "Processing started: Thu Nov 23 17:41:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511476863545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511476863545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cubefield -c cubefield " "Command: quartus_map --read_settings_files=on --write_settings_files=off cubefield -c cubefield" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511476863545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511476864130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511476864130 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cubefield.v(32) " "Verilog HDL information at cubefield.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511476876421 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cubefield.v(60) " "Verilog HDL information at cubefield.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1511476876421 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cubefield.v 2 2 " "Using design file cubefield.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cubefield " "Found entity 1: cubefield" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511476876423 ""} { "Info" "ISGN_ENTITY_NAME" "2 display " "Found entity 2: display" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511476876423 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1511476876423 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "done_bkgrd cubefield.v(99) " "Verilog HDL Continuous Assignment error at cubefield.v(99): object \"done_bkgrd\" on left-hand side of assignment must have a net type" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 99 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1511476876424 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cubefield.v(100) " "Verilog HDL Instantiation warning at cubefield.v(100): instance has no name" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1511476876424 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cubefield.v(101) " "Verilog HDL Instantiation warning at cubefield.v(101): instance has no name" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 101 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1511476876424 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cubefield.v(110) " "Verilog HDL Instantiation warning at cubefield.v(110): instance has no name" {  } { { "cubefield.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Project/vga background test/cubefield.v" 110 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1511476876424 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "943 " "Peak virtual memory: 943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511476876607 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 23 17:41:16 2017 " "Processing ended: Thu Nov 23 17:41:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511476876607 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511476876607 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511476876607 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511476876607 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511476876800 ""}
