
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Thu Jan  4 23:15:42 2024
| Design       : Top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                             
********************************************************************************************************************************************
                                                                                         Clock   Non-clock                                  
 Clock                                  Period       Waveform       Type                 Loads       Loads  Sources                         
--------------------------------------------------------------------------------------------------------------------------------------------
 clk                                    20.000       {0 10}         Declared              1802           2  {clk}                           
   clk|u_pll/u_pll_e3/CLKOUT0_Inferred  6.736        {0 3.368}      Generated (clk)         54           1  {u_pll/u_pll_e3/goppll/CLKOUT0} 
   clk|u_pll/u_pll_e3/CLKOUT1_Inferred  100.210      {0 50.105}     Generated (clk)        124           0  {u_pll/u_pll_e3/goppll/CLKOUT1} 
============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                         50.000 MHz      69.657 MHz         20.000         14.356          5.644
 clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                            148.456 MHz     139.762 MHz          6.736          7.155         -0.419
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                              9.979 MHz     212.811 MHz        100.210          4.699         95.511
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          5.644       0.000              0           8943
 clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -0.419      -0.419              1            153
 clk                    clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -5.031     -27.871              6              6
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -3.085    -237.029            108            108
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    95.511       0.000              0            561
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.313       0.000              0           8943
 clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.341       0.000              0            153
 clk                    clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     2.030       0.000              0              6
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.528       0.000              0            108
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.253       0.000              0            561
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         15.484       0.000              0             19
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    96.774       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.995       0.000              0             19
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     1.672       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.380       0.000              0           1802
 clk|u_pll/u_pll_e3/CLKOUT0_Inferred                 2.748       0.000              0             54
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred                49.207       0.000              0            124
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         10.023       0.000              0           8943
 clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.670       0.000              0            153
 clk                    clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -3.505     -19.490              6              6
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -2.234    -171.774            108            108
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    96.928       0.000              0            561
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.252       0.000              0           8943
 clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.267       0.000              0            153
 clk                    clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.392       0.000              0              6
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.376       0.000              0            108
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.196       0.000              0            561
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         16.772       0.000              0             19
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    97.678       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.775       0.000              0             19
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk|u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     1.216       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.504       0.000              0           1802
 clk|u_pll/u_pll_e3/CLKOUT0_Inferred                 2.872       0.000              0             54
 clk|u_pll/u_pll_e3/CLKOUT1_Inferred                49.387       0.000              0            124
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_col_r[3]/opit_0_inv_L5Q_perm/L1
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.585       5.427         ntclkbufg_0      
 CLMA_182_149/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_149/Q1                   tco                   0.289       5.716 f       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1802)     2.065       7.781         u_wrapper/cur_blk_row [4]
 CLMS_226_97/Y6AB                  td                    0.196       7.977 r       u_wrapper/u_bitmap/N7278_23[33]_muxf6/F
                                   net (fanout=2)        0.771       8.748         u_wrapper/u_bitmap/_N6192
 CLMS_198_93/Y3                    td                    0.303       9.051 r       u_wrapper/u_bitmap/N7291_15[33]/gateop_perm/Z
                                   net (fanout=1)        0.548       9.599         u_wrapper/u_bitmap/_N7296
 CLMA_202_100/Y3                   td                    0.197       9.796 f       u_wrapper/u_bitmap/N7291_31[33]/gateop_perm/Z
                                   net (fanout=2)        1.869      11.665         u_wrapper/u_bitmap/N7423 [0]
 CLMA_198_172/Y2                   td                    0.478      12.143 r       u_wrapper/u_bitmap/N7510_82/gateop_perm/Z
                                   net (fanout=1)        0.306      12.449         u_wrapper/u_bitmap/_N23381
 CLMA_198_164/Y1                   td                    0.466      12.915 f       u_wrapper/u_bitmap/N7510_83/gateop_perm/Z
                                   net (fanout=1)        0.627      13.542         u_wrapper/u_bitmap/_N23382
 CLMA_230_165/Y0                   td                    0.285      13.827 r       u_wrapper/u_bitmap/N7510_111/gateop_perm/Z
                                   net (fanout=1)        0.901      14.728         u_wrapper/u_bitmap/_N23410
 CLMA_218_176/Y1                   td                    0.304      15.032 r       u_wrapper/u_bitmap/N7510_115/gateop_perm/Z
                                   net (fanout=1)        0.790      15.822         u_wrapper/left_en_inv
 CLMS_214_205/Y0                   td                    0.210      16.032 r       u_wrapper/u_block_ctrl/N157_4/gateop_perm/Z
                                   net (fanout=2)        0.746      16.778         u_wrapper/u_block_ctrl/N157
 CLMA_222_180/Y0                   td                    0.210      16.988 r       u_wrapper/u_block_ctrl/N163_115/gateop_perm/Z
                                   net (fanout=1)        0.753      17.741         u_wrapper/u_block_ctrl/_N23524
 CLMA_218_192/Y0                   td                    0.210      17.951 r       u_wrapper/u_block_ctrl/N165_3/gateop_perm/Z
                                   net (fanout=2)        0.310      18.261         u_wrapper/u_block_ctrl/N165
 CLMS_218_201/Y1                   td                    0.212      18.473 r       u_wrapper/u_block_ctrl/N167_7/gateop_perm/Z
                                   net (fanout=5)        0.401      18.874         u_wrapper/u_block_ctrl/_N3065
 CLMA_222_200/Y2                   td                    0.210      19.084 r       u_wrapper/u_block_ctrl/N167_7_maj1_1/gateop_perm/Z
                                   net (fanout=2)        0.401      19.485         u_wrapper/u_block_ctrl/_N1144
 CLMA_222_204/D1                                                           r       u_wrapper/u_block_ctrl/cur_blk_col_r[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  19.485         Logic Levels: 12 
                                                                                   Logic: 3.570ns(25.395%), Route: 10.488ns(74.605%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N3              
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.531      25.095         ntclkbufg_0      
 CLMA_222_204/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_col_r[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.212      25.129                          

 Data required time                                                 25.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.129                          
 Data arrival time                                                  19.485                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.644                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_col_r[2]/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.585       5.427         ntclkbufg_0      
 CLMA_182_149/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_149/Q1                   tco                   0.289       5.716 f       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1802)     2.065       7.781         u_wrapper/cur_blk_row [4]
 CLMS_226_97/Y6AB                  td                    0.196       7.977 r       u_wrapper/u_bitmap/N7278_23[33]_muxf6/F
                                   net (fanout=2)        0.771       8.748         u_wrapper/u_bitmap/_N6192
 CLMS_198_93/Y3                    td                    0.303       9.051 r       u_wrapper/u_bitmap/N7291_15[33]/gateop_perm/Z
                                   net (fanout=1)        0.548       9.599         u_wrapper/u_bitmap/_N7296
 CLMA_202_100/Y3                   td                    0.197       9.796 f       u_wrapper/u_bitmap/N7291_31[33]/gateop_perm/Z
                                   net (fanout=2)        1.869      11.665         u_wrapper/u_bitmap/N7423 [0]
 CLMA_198_172/Y2                   td                    0.478      12.143 r       u_wrapper/u_bitmap/N7510_82/gateop_perm/Z
                                   net (fanout=1)        0.306      12.449         u_wrapper/u_bitmap/_N23381
 CLMA_198_164/Y1                   td                    0.466      12.915 f       u_wrapper/u_bitmap/N7510_83/gateop_perm/Z
                                   net (fanout=1)        0.627      13.542         u_wrapper/u_bitmap/_N23382
 CLMA_230_165/Y0                   td                    0.285      13.827 r       u_wrapper/u_bitmap/N7510_111/gateop_perm/Z
                                   net (fanout=1)        0.901      14.728         u_wrapper/u_bitmap/_N23410
 CLMA_218_176/Y1                   td                    0.304      15.032 r       u_wrapper/u_bitmap/N7510_115/gateop_perm/Z
                                   net (fanout=1)        0.790      15.822         u_wrapper/left_en_inv
 CLMS_214_205/Y0                   td                    0.210      16.032 r       u_wrapper/u_block_ctrl/N157_4/gateop_perm/Z
                                   net (fanout=2)        0.746      16.778         u_wrapper/u_block_ctrl/N157
 CLMA_222_180/Y0                   td                    0.210      16.988 r       u_wrapper/u_block_ctrl/N163_115/gateop_perm/Z
                                   net (fanout=1)        0.753      17.741         u_wrapper/u_block_ctrl/_N23524
 CLMA_218_192/Y0                   td                    0.210      17.951 r       u_wrapper/u_block_ctrl/N165_3/gateop_perm/Z
                                   net (fanout=2)        0.310      18.261         u_wrapper/u_block_ctrl/N165
 CLMS_218_201/Y1                   td                    0.212      18.473 r       u_wrapper/u_block_ctrl/N167_7/gateop_perm/Z
                                   net (fanout=5)        0.401      18.874         u_wrapper/u_block_ctrl/_N3065
 CLMA_222_200/Y2                   td                    0.210      19.084 r       u_wrapper/u_block_ctrl/N167_7_maj1_1/gateop_perm/Z
                                   net (fanout=2)        0.269      19.353         u_wrapper/u_block_ctrl/_N1144
 CLMA_222_204/C4                                                           r       u_wrapper/u_block_ctrl/cur_blk_col_r[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  19.353         Logic Levels: 12 
                                                                                   Logic: 3.570ns(25.636%), Route: 10.356ns(74.364%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N3              
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.531      25.095         ntclkbufg_0      
 CLMA_222_204/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_col_r[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.123      25.218                          

 Data required time                                                 25.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.218                          
 Data arrival time                                                  19.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.865                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_col_r[3]/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.585       5.427         ntclkbufg_0      
 CLMA_182_149/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_149/Q1                   tco                   0.289       5.716 f       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1802)     2.065       7.781         u_wrapper/cur_blk_row [4]
 CLMS_226_97/Y6AB                  td                    0.196       7.977 r       u_wrapper/u_bitmap/N7278_23[33]_muxf6/F
                                   net (fanout=2)        0.771       8.748         u_wrapper/u_bitmap/_N6192
 CLMS_198_93/Y3                    td                    0.303       9.051 r       u_wrapper/u_bitmap/N7291_15[33]/gateop_perm/Z
                                   net (fanout=1)        0.548       9.599         u_wrapper/u_bitmap/_N7296
 CLMA_202_100/Y3                   td                    0.197       9.796 f       u_wrapper/u_bitmap/N7291_31[33]/gateop_perm/Z
                                   net (fanout=2)        1.869      11.665         u_wrapper/u_bitmap/N7423 [0]
 CLMA_198_172/Y2                   td                    0.478      12.143 r       u_wrapper/u_bitmap/N7510_82/gateop_perm/Z
                                   net (fanout=1)        0.306      12.449         u_wrapper/u_bitmap/_N23381
 CLMA_198_164/Y1                   td                    0.466      12.915 f       u_wrapper/u_bitmap/N7510_83/gateop_perm/Z
                                   net (fanout=1)        0.627      13.542         u_wrapper/u_bitmap/_N23382
 CLMA_230_165/Y0                   td                    0.285      13.827 r       u_wrapper/u_bitmap/N7510_111/gateop_perm/Z
                                   net (fanout=1)        0.901      14.728         u_wrapper/u_bitmap/_N23410
 CLMA_218_176/Y1                   td                    0.304      15.032 r       u_wrapper/u_bitmap/N7510_115/gateop_perm/Z
                                   net (fanout=1)        0.790      15.822         u_wrapper/left_en_inv
 CLMS_214_205/Y0                   td                    0.210      16.032 r       u_wrapper/u_block_ctrl/N157_4/gateop_perm/Z
                                   net (fanout=2)        0.746      16.778         u_wrapper/u_block_ctrl/N157
 CLMA_222_180/Y0                   td                    0.210      16.988 r       u_wrapper/u_block_ctrl/N163_115/gateop_perm/Z
                                   net (fanout=1)        0.753      17.741         u_wrapper/u_block_ctrl/_N23524
 CLMA_218_192/Y0                   td                    0.210      17.951 r       u_wrapper/u_block_ctrl/N165_3/gateop_perm/Z
                                   net (fanout=2)        0.310      18.261         u_wrapper/u_block_ctrl/N165
 CLMS_218_201/Y1                   td                    0.212      18.473 r       u_wrapper/u_block_ctrl/N167_7/gateop_perm/Z
                                   net (fanout=5)        0.402      18.875         u_wrapper/u_block_ctrl/_N3065
 CLMA_222_200/Y0                   td                    0.210      19.085 r       u_wrapper/u_block_ctrl/N167_7_sum3_8/gateop_perm/Z
                                   net (fanout=1)        0.264      19.349         u_wrapper/u_block_ctrl/_N19704_4
 CLMA_222_204/D4                                                           r       u_wrapper/u_block_ctrl/cur_blk_col_r[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  19.349         Logic Levels: 12 
                                                                                   Logic: 3.570ns(25.643%), Route: 10.352ns(74.357%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N3              
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.531      25.095         ntclkbufg_0      
 CLMA_222_204/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_col_r[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.120      25.221                          

 Data required time                                                 25.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.221                          
 Data arrival time                                                  19.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart/uart_data_chksum[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_uart/tx_data[5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.531       5.095         ntclkbufg_0      
 CLMA_162_132/CLK                                                          r       u_uart/uart_data_chksum[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_132/Q0                   tco                   0.222       5.317 f       u_uart/uart_data_chksum[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.402         u_uart/uart_data_chksum [5]
 CLMS_162_133/B4                                                           f       u_uart/tx_data[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.402         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.585       5.427         ntclkbufg_0      
 CLMS_162_133/CLK                                                          r       u_uart/tx_data[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                              -0.035       5.089                          

 Data required time                                                  5.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.089                          
 Data arrival time                                                   5.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_h[8][4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_wrapper/u_bitmap/bitmap_h[9][4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.531       5.095         ntclkbufg_0      
 CLMA_194_113/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[8][4]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_113/Q2                   tco                   0.224       5.319 f       u_wrapper/u_bitmap/bitmap_h[8][4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.089       5.408         u_wrapper/u_bitmap/bitmap_h[8] [4]
 CLMA_194_112/A4                                                           f       u_wrapper/u_bitmap/bitmap_h[9][4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.408         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.565%), Route: 0.089ns(28.435%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.585       5.427         ntclkbufg_0      
 CLMA_194_112/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[9][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                              -0.035       5.089                          

 Data required time                                                  5.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.089                          
 Data arrival time                                                   5.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_h[6][5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_wrapper/u_bitmap/bitmap_h[7][5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.531       5.095         ntclkbufg_0      
 CLMS_202_113/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[6][5]/opit_0_inv_L5Q_perm/CLK

 CLMS_202_113/Q0                   tco                   0.222       5.317 f       u_wrapper/u_bitmap/bitmap_h[6][5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.093       5.410         u_wrapper/u_bitmap/bitmap_h[6] [5]
 CLMA_202_112/B4                                                           f       u_wrapper/u_bitmap/bitmap_h[7][5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.410         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.476%), Route: 0.093ns(29.524%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.585       5.427         ntclkbufg_0      
 CLMA_202_112/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[7][5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Hold time                                              -0.035       5.089                          

 Data required time                                                  5.089                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.089                          
 Data arrival time                                                   5.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.585       4.961         ntclkbufg_2      
 CLMA_262_140/CLK                                                          r       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/CLK

 CLMA_262_140/Q2                   tco                   0.290       5.251 r       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.654       5.905         u_hdmi/act_y [4] 
                                   td                    0.474       6.379 f       u_hdmi/N3_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.379         u_hdmi/N3_1.co [2]
 CLMA_242_132/COUT                 td                    0.058       6.437 r       u_hdmi/N3_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.437         u_hdmi/N3_1.co [4]
 CLMA_242_136/Y1                   td                    0.498       6.935 r       u_hdmi/N3_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.810       7.745         u_hdmi/N187 [8]  
 CLMS_218_137/Y3                   td                    0.197       7.942 f       u_hdmi/N15[3]/gateop_perm/Z
                                   net (fanout=256)      1.545       9.487         hdmi_bitmap_row[3]
 CLMS_202_105/L7OUT                td                    0.274       9.761 r       u_wrapper/u_bitmap/N4391_16[0]_muxf7/Fother
                                   net (fanout=1)        0.000       9.761         L7OUT0           
 CLMA_202_104/Y3                   td                    0.158       9.919 r       u_wrapper/u_bitmap/N4391_32[0]_muxf8/F
                                   net (fanout=1)        0.616      10.535         hdmi_bitmap_data[16]
 CLMA_210_120/Y2                   td                    0.295      10.830 r       u_hdmi/N102_31[1]/gateop/F
                                   net (fanout=1)        0.425      11.255         u_hdmi/_N11104   
 CLMA_210_137/Y1                   td                    0.304      11.559 r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=1)        0.251      11.810         u_hdmi/pattern_vg/N41
 CLMA_210_137/D4                                                           r       u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.810         Logic Levels: 7  
                                                                                   Logic: 2.548ns(37.203%), Route: 4.301ns(62.797%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.047       7.857 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.857         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       7.905 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.663         _N3              
 PLL_158_55/CLK_OUT0               td                    0.100       8.763 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       9.822         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       9.822 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.531      11.353         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.308      11.661                          
 clock uncertainty                                      -0.150      11.511                          

 Setup time                                             -0.120      11.391                          

 Data required time                                                 11.391                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.391                          
 Data arrival time                                                  11.810                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.419                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I1
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.585       4.961         ntclkbufg_2      
 CLMA_262_140/CLK                                                          r       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/CLK

 CLMA_262_140/Q2                   tco                   0.290       5.251 r       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.654       5.905         u_hdmi/act_y [4] 
                                   td                    0.474       6.379 f       u_hdmi/N3_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.379         u_hdmi/N3_1.co [2]
 CLMA_242_132/COUT                 td                    0.058       6.437 r       u_hdmi/N3_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.437         u_hdmi/N3_1.co [4]
 CLMA_242_136/Y1                   td                    0.498       6.935 r       u_hdmi/N3_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.810       7.745         u_hdmi/N187 [8]  
 CLMS_218_137/Y3                   td                    0.197       7.942 f       u_hdmi/N15[3]/gateop_perm/Z
                                   net (fanout=256)      1.545       9.487         hdmi_bitmap_row[3]
 CLMS_202_105/L7OUT                td                    0.274       9.761 r       u_wrapper/u_bitmap/N4391_16[0]_muxf7/Fother
                                   net (fanout=1)        0.000       9.761         L7OUT0           
 CLMA_202_104/Y3                   td                    0.158       9.919 r       u_wrapper/u_bitmap/N4391_32[0]_muxf8/F
                                   net (fanout=1)        0.616      10.535         hdmi_bitmap_data[16]
 CLMA_210_120/Y2                   td                    0.303      10.838 f       u_hdmi/N102_31[1]/gateop/F
                                   net (fanout=1)        0.416      11.254         u_hdmi/_N11104   
 CLMA_210_137/B1                                                           f       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  11.254         Logic Levels: 6  
                                                                                   Logic: 2.252ns(35.786%), Route: 4.041ns(64.214%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.047       7.857 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.857         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       7.905 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.663         _N3              
 PLL_158_55/CLK_OUT0               td                    0.100       8.763 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       9.822         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       9.822 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.531      11.353         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.308      11.661                          
 clock uncertainty                                      -0.150      11.511                          

 Setup time                                             -0.221      11.290                          

 Data required time                                                 11.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.290                          
 Data arrival time                                                  11.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.036                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I3
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.585       4.961         ntclkbufg_2      
 CLMA_262_140/CLK                                                          r       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/CLK

 CLMA_262_140/Q2                   tco                   0.290       5.251 r       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.654       5.905         u_hdmi/act_y [4] 
                                   td                    0.474       6.379 f       u_hdmi/N3_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.379         u_hdmi/N3_1.co [2]
 CLMA_242_132/COUT                 td                    0.058       6.437 r       u_hdmi/N3_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.437         u_hdmi/N3_1.co [4]
 CLMA_242_136/Y1                   td                    0.498       6.935 r       u_hdmi/N3_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.810       7.745         u_hdmi/N187 [8]  
 CLMS_218_137/Y3                   td                    0.210       7.955 r       u_hdmi/N15[3]/gateop_perm/Z
                                   net (fanout=256)      1.291       9.246         hdmi_bitmap_row[3]
 CLMS_186_117/L7OUT                td                    0.274       9.520 r       u_wrapper/u_bitmap/N4391_16[3]_muxf7/Fother
                                   net (fanout=1)        0.000       9.520         L7OUT3           
 CLMA_186_116/Y3                   td                    0.158       9.678 r       u_wrapper/u_bitmap/N4391_32[3]_muxf8/F
                                   net (fanout=1)        0.951      10.629         hdmi_bitmap_data[19]
 CLMS_214_137/Y6CD                 td                    0.259      10.888 r       u_hdmi/N102_25[1]_muxf6/F
                                   net (fanout=1)        0.271      11.159         u_hdmi/_N11092   
 CLMA_210_137/B0                                                           r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  11.159         Logic Levels: 6  
                                                                                   Logic: 2.221ns(35.834%), Route: 3.977ns(64.166%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    1.047       7.857 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.857         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       7.905 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.663         _N3              
 PLL_158_55/CLK_OUT0               td                    0.100       8.763 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       9.822         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       9.822 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.531      11.353         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.308      11.661                          
 clock uncertainty                                      -0.150      11.511                          

 Setup time                                             -0.198      11.313                          

 Data required time                                                 11.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.313                          
 Data arrival time                                                  11.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.154                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/vs_out/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi/sync_vg/vs_out/opit_0_L5Q_perm/L4
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N3              
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.531       4.617         ntclkbufg_2      
 CLMS_266_137/CLK                                                          r       u_hdmi/sync_vg/vs_out/opit_0_L5Q_perm/CLK

 CLMS_266_137/Q3                   tco                   0.221       4.838 f       u_hdmi/sync_vg/vs_out/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.086       4.924         u_hdmi/vs        
 CLMS_266_137/D4                                                           f       u_hdmi/sync_vg/vs_out/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.924         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.585       4.961         ntclkbufg_2      
 CLMS_266_137/CLK                                                          r       u_hdmi/sync_vg/vs_out/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.034       4.583                          

 Data required time                                                  4.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.583                          
 Data arrival time                                                   4.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/v_count[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi/sync_vg/de_out/opit_0_MUX4TO1Q/S1
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.315

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N3              
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.531       4.617         ntclkbufg_2      
 CLMA_266_128/CLK                                                          r       u_hdmi/sync_vg/v_count[10]/opit_0_L5Q_perm/CLK

 CLMA_266_128/Q3                   tco                   0.221       4.838 f       u_hdmi/sync_vg/v_count[10]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.194       5.032         u_hdmi/sync_vg/v_count [10]
 CLMS_266_129/C4                                                           f       u_hdmi/sync_vg/de_out/opit_0_MUX4TO1Q/S1

 Data arrival time                                                   5.032         Logic Levels: 0  
                                                                                   Logic: 0.221ns(53.253%), Route: 0.194ns(46.747%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.585       4.961         ntclkbufg_2      
 CLMS_266_129/CLK                                                          r       u_hdmi/sync_vg/de_out/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.315       4.646                          
 clock uncertainty                                       0.000       4.646                          

 Hold time                                              -0.034       4.612                          

 Data required time                                                  4.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.612                          
 Data arrival time                                                   5.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/v_count[9]/opit_0_A2Q0/CLK
Endpoint    : u_hdmi/sync_vg/v_count[9]/opit_0_A2Q0/I01
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N3              
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059       3.086         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.531       4.617         ntclkbufg_2      
 CLMS_262_133/CLK                                                          r       u_hdmi/sync_vg/v_count[9]/opit_0_A2Q0/CLK

 CLMS_262_133/Q0                   tco                   0.222       4.839 f       u_hdmi/sync_vg/v_count[9]/opit_0_A2Q0/Q
                                   net (fanout=5)        0.088       4.927         u_hdmi/sync_vg/v_count [9]
 CLMS_262_133/A1                                                           f       u_hdmi/sync_vg/v_count[9]/opit_0_A2Q0/I01

 Data arrival time                                                   4.927         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.585       4.961         ntclkbufg_2      
 CLMS_262_133/CLK                                                          r       u_hdmi/sync_vg/v_count[9]/opit_0_A2Q0/CLK
 clock pessimism                                        -0.344       4.617                          
 clock uncertainty                                       0.000       4.617                          

 Hold time                                              -0.121       4.496                          

 Data required time                                                  4.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.496                          
 Data arrival time                                                   4.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.431                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_h[22][8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.564  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                              3240.000    3240.000 r                        
 P20                                                     0.000    3240.000 r       clk (port)       
                                   net (fanout=1)        0.074    3240.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254    3241.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3241.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076    3241.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    3243.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000    3243.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.585    3245.427         ntclkbufg_0      
 CLMS_222_165/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[22][8]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_165/Q2                   tco                   0.290    3245.717 r       u_wrapper/u_bitmap/bitmap_h[22][8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        1.082    3246.799         u_wrapper/u_bitmap/bitmap_h[22] [8]
 CLMA_202_132/Y3                   td                    0.663    3247.462 r       u_wrapper/u_bitmap/N4391_32[8]_muxf8/F
                                   net (fanout=1)        0.715    3248.177         hdmi_bitmap_data[24]
 CLMA_210_120/Y2                   td                    0.492    3248.669 f       u_hdmi/N102_31[1]/gateop/F
                                   net (fanout=1)        0.416    3249.085         u_hdmi/_N11104   
 CLMA_210_137/Y1                   td                    0.304    3249.389 r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=1)        0.251    3249.640         u_hdmi/pattern_vg/N41
 CLMA_210_137/D4                                                           r       u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                3249.640         Logic Levels: 3  
                                                                                   Logic: 1.749ns(41.514%), Route: 2.464ns(58.486%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      3240.016    3240.016 r                        
 P20                                                     0.000    3240.016 r       clk (port)       
                                   net (fanout=1)        0.074    3240.090         clk              
 IOBS_LR_328_209/DIN               td                    1.047    3241.137 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3241.137         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048    3241.185 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    3241.943         _N3              
 PLL_158_55/CLK_OUT0               td                    0.100    3242.043 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    3243.102         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000    3243.102 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.531    3244.633         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.246    3244.879                          
 clock uncertainty                                      -0.150    3244.729                          

 Setup time                                             -0.120    3244.609                          

 Data required time                                               3244.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3244.609                          
 Data arrival time                                                3249.640                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.031                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_l[22][12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/L1
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.564  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                              3240.000    3240.000 r                        
 P20                                                     0.000    3240.000 r       clk (port)       
                                   net (fanout=1)        0.074    3240.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254    3241.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3241.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076    3241.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    3243.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000    3243.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.585    3245.427         ntclkbufg_0      
 CLMS_226_177/CLK                                                          r       u_wrapper/u_bitmap/bitmap_l[22][12]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_177/Q3                   tco                   0.288    3245.715 r       u_wrapper/u_bitmap/bitmap_l[22][12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.714    3247.429         u_wrapper/u_bitmap/bitmap_l[22] [12]
 CLMA_230_160/Y3                   td                    0.665    3248.094 f       u_wrapper/u_bitmap/N4391_32[28]_muxf8/F
                                   net (fanout=1)        0.799    3248.893         hdmi_bitmap_data[12]
 CLMA_210_136/Y1                   td                    0.484    3249.377 f       u_hdmi/N102_33[0]_muxf7/F
                                   net (fanout=2)        0.099    3249.476         u_hdmi/_N11107   
 CLMA_210_137/D1                                                           f       u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                3249.476         Logic Levels: 2  
                                                                                   Logic: 1.437ns(35.490%), Route: 2.612ns(64.510%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      3240.016    3240.016 r                        
 P20                                                     0.000    3240.016 r       clk (port)       
                                   net (fanout=1)        0.074    3240.090         clk              
 IOBS_LR_328_209/DIN               td                    1.047    3241.137 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3241.137         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048    3241.185 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    3241.943         _N3              
 PLL_158_55/CLK_OUT0               td                    0.100    3242.043 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    3243.102         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000    3243.102 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.531    3244.633         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.246    3244.879                          
 clock uncertainty                                      -0.150    3244.729                          

 Setup time                                             -0.220    3244.509                          

 Data required time                                               3244.509                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3244.509                          
 Data arrival time                                                3249.476                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.967                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_l[22][12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/b_out[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.564  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                              3240.000    3240.000 r                        
 P20                                                     0.000    3240.000 r       clk (port)       
                                   net (fanout=1)        0.074    3240.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254    3241.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3241.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076    3241.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    3243.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000    3243.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.585    3245.427         ntclkbufg_0      
 CLMS_226_177/CLK                                                          r       u_wrapper/u_bitmap/bitmap_l[22][12]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_177/Q3                   tco                   0.288    3245.715 r       u_wrapper/u_bitmap/bitmap_l[22][12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.714    3247.429         u_wrapper/u_bitmap/bitmap_l[22] [12]
 CLMA_230_160/Y3                   td                    0.665    3248.094 f       u_wrapper/u_bitmap/N4391_32[28]_muxf8/F
                                   net (fanout=1)        0.799    3248.893         hdmi_bitmap_data[12]
 CLMA_210_136/Y1                   td                    0.469    3249.362 r       u_hdmi/N102_33[0]_muxf7/F
                                   net (fanout=2)        0.121    3249.483         u_hdmi/_N11107   
 CLMA_210_137/C4                                                           r       u_hdmi/pattern_vg/b_out[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                3249.483         Logic Levels: 2  
                                                                                   Logic: 1.422ns(35.059%), Route: 2.634ns(64.941%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      3240.016    3240.016 r                        
 P20                                                     0.000    3240.016 r       clk (port)       
                                   net (fanout=1)        0.074    3240.090         clk              
 IOBS_LR_328_209/DIN               td                    1.047    3241.137 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3241.137         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048    3241.185 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    3241.943         _N3              
 PLL_158_55/CLK_OUT0               td                    0.100    3242.043 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059    3243.102         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000    3243.102 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.531    3244.633         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/b_out[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.246    3244.879                          
 clock uncertainty                                      -0.150    3244.729                          

 Setup time                                             -0.123    3244.606                          

 Data required time                                               3244.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3244.606                          
 Data arrival time                                                3249.483                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_h[0][9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I3
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.380  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.531       5.095         ntclkbufg_0      
 CLMS_218_141/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[0][9]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_141/Q1                   tco                   0.224       5.319 f       u_wrapper/u_bitmap/bitmap_h[0][9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.228       5.547         u_wrapper/u_bitmap/bitmap_h[0] [9]
 CLMA_218_144/Y3                   td                    0.376       5.923 r       u_wrapper/u_bitmap/N4391_32[9]_muxf8/F
                                   net (fanout=1)        0.342       6.265         hdmi_bitmap_data[25]
 CLMS_214_137/Y6CD                 td                    0.322       6.587 r       u_hdmi/N102_25[1]_muxf6/F
                                   net (fanout=1)        0.225       6.812         u_hdmi/_N11092   
 CLMA_210_137/B0                                                           r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   6.812         Logic Levels: 2  
                                                                                   Logic: 0.922ns(53.698%), Route: 0.795ns(46.302%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.585       4.961         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.246       4.715                          
 clock uncertainty                                       0.150       4.865                          

 Hold time                                              -0.083       4.782                          

 Data required time                                                  4.782                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.782                          
 Data arrival time                                                   6.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_h[14][2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.380  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.531       5.095         ntclkbufg_0      
 CLMA_202_148/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[14][2]/opit_0_inv_L5Q_perm/CLK

 CLMA_202_148/Q3                   tco                   0.221       5.316 f       u_wrapper/u_bitmap/bitmap_h[14][2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.220       5.536         u_wrapper/u_bitmap/bitmap_h[14] [2]
 CLMA_202_144/Y3                   td                    0.385       5.921 f       u_wrapper/u_bitmap/N4391_32[2]_muxf8/F
                                   net (fanout=1)        0.360       6.281         hdmi_bitmap_data[18]
 CLMA_210_144/Y1                   td                    0.210       6.491 f       u_hdmi/N102_28[1]/gateop/F
                                   net (fanout=1)        0.340       6.831         u_hdmi/_N11098   
 CLMA_210_137/BD                                                           f       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   6.831         Logic Levels: 2  
                                                                                   Logic: 0.816ns(47.005%), Route: 0.920ns(52.995%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.585       4.961         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.246       4.715                          
 clock uncertainty                                       0.150       4.865                          

 Hold time                                              -0.081       4.784                          

 Data required time                                                  4.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.784                          
 Data arrival time                                                   6.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_h[2][4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I1
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.380  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.531       5.095         ntclkbufg_0      
 CLMA_210_120/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[2][4]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_120/Q3                   tco                   0.221       5.316 f       u_wrapper/u_bitmap/bitmap_h[2][4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.323       5.639         u_wrapper/u_bitmap/bitmap_h[2] [4]
 CLMA_210_116/Y3                   td                    0.379       6.018 r       u_wrapper/u_bitmap/N4391_32[4]_muxf8/F
                                   net (fanout=1)        0.316       6.334         hdmi_bitmap_data[20]
 CLMA_210_120/Y2                   td                    0.208       6.542 r       u_hdmi/N102_31[1]/gateop/F
                                   net (fanout=1)        0.346       6.888         u_hdmi/_N11104   
 CLMA_210_137/B1                                                           r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                   6.888         Logic Levels: 2  
                                                                                   Logic: 0.808ns(45.064%), Route: 0.985ns(54.936%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.585       4.961         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.246       4.715                          
 clock uncertainty                                       0.150       4.865                          

 Hold time                                              -0.102       4.763                          

 Data required time                                                  4.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.763                          
 Data arrival time                                                   6.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.125                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/sync_vg/v_count[9]/opit_0_A2Q0/RS
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     77261.910   77261.910 r                        
 P20                                                     0.000   77261.910 r       clk (port)       
                                   net (fanout=1)        0.074   77261.984         clk              
 IOBS_LR_328_209/DIN               td                    1.254   77263.238 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   77263.238         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076   77263.314 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   77264.101         _N3              
 PLL_158_55/CLK_OUT1               td                    0.101   77264.202 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   77265.280         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000   77265.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585   77266.865         ntclkbufg_1      
 CLMA_266_140/CLK                                                          r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_140/Q2                   tco                   0.290   77267.155 r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.406   77267.561         u_hdmi/rstn_1ms [3]
 CLMS_266_145/Y2                   td                    0.487   77268.048 r       u_hdmi/N173_9/gateop_perm/Z
                                   net (fanout=2)        0.424   77268.472         u_hdmi/_N22520   
 CLMS_266_129/Y0                   td                    0.487   77268.959 r       u_hdmi/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=12)       0.401   77269.360         u_hdmi/ms72xx_ctl/N0
 CLMS_262_133/RS                                                           r       u_hdmi/sync_vg/v_count[9]/opit_0_A2Q0/RS

 Data arrival time                                               77269.360         Logic Levels: 2  
                                                                                   Logic: 1.264ns(50.661%), Route: 1.231ns(49.339%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     77261.920   77261.920 r                        
 P20                                                     0.000   77261.920 r       clk (port)       
                                   net (fanout=1)        0.074   77261.994         clk              
 IOBS_LR_328_209/DIN               td                    1.047   77263.041 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   77263.041         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048   77263.089 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   77263.847         _N3              
 PLL_158_55/CLK_OUT0               td                    0.100   77263.947 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059   77265.006         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000   77265.006 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.531   77266.537         ntclkbufg_2      
 CLMS_262_133/CLK                                                          r       u_hdmi/sync_vg/v_count[9]/opit_0_A2Q0/CLK
 clock pessimism                                         0.264   77266.801                          
 clock uncertainty                                      -0.150   77266.651                          

 Setup time                                             -0.376   77266.275                          

 Data required time                                              77266.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                              77266.275                          
 Data arrival time                                               77269.360                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/sync_vg/hs_out/opit_0_L5Q_perm/RS
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     77261.910   77261.910 r                        
 P20                                                     0.000   77261.910 r       clk (port)       
                                   net (fanout=1)        0.074   77261.984         clk              
 IOBS_LR_328_209/DIN               td                    1.254   77263.238 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   77263.238         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076   77263.314 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   77264.101         _N3              
 PLL_158_55/CLK_OUT1               td                    0.101   77264.202 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   77265.280         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000   77265.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585   77266.865         ntclkbufg_1      
 CLMA_266_140/CLK                                                          r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_140/Q2                   tco                   0.290   77267.155 r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.406   77267.561         u_hdmi/rstn_1ms [3]
 CLMS_266_145/Y2                   td                    0.487   77268.048 r       u_hdmi/N173_9/gateop_perm/Z
                                   net (fanout=2)        0.424   77268.472         u_hdmi/_N22520   
 CLMS_266_129/Y0                   td                    0.487   77268.959 r       u_hdmi/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=12)       0.398   77269.357         u_hdmi/ms72xx_ctl/N0
 CLMS_270_129/RS                                                           r       u_hdmi/sync_vg/hs_out/opit_0_L5Q_perm/RS

 Data arrival time                                               77269.357         Logic Levels: 2  
                                                                                   Logic: 1.264ns(50.722%), Route: 1.228ns(49.278%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     77261.920   77261.920 r                        
 P20                                                     0.000   77261.920 r       clk (port)       
                                   net (fanout=1)        0.074   77261.994         clk              
 IOBS_LR_328_209/DIN               td                    1.047   77263.041 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   77263.041         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048   77263.089 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   77263.847         _N3              
 PLL_158_55/CLK_OUT0               td                    0.100   77263.947 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059   77265.006         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000   77265.006 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.531   77266.537         ntclkbufg_2      
 CLMS_270_129/CLK                                                          r       u_hdmi/sync_vg/hs_out/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264   77266.801                          
 clock uncertainty                                      -0.150   77266.651                          

 Setup time                                             -0.376   77266.275                          

 Data required time                                              77266.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                              77266.275                          
 Data arrival time                                               77269.357                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.082                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/sync_vg/v_count[1]/opit_0_A2Q0/RS
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     77261.910   77261.910 r                        
 P20                                                     0.000   77261.910 r       clk (port)       
                                   net (fanout=1)        0.074   77261.984         clk              
 IOBS_LR_328_209/DIN               td                    1.254   77263.238 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   77263.238         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076   77263.314 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   77264.101         _N3              
 PLL_158_55/CLK_OUT1               td                    0.101   77264.202 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078   77265.280         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000   77265.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585   77266.865         ntclkbufg_1      
 CLMA_266_140/CLK                                                          r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_140/Q2                   tco                   0.290   77267.155 r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.406   77267.561         u_hdmi/rstn_1ms [3]
 CLMS_266_145/Y2                   td                    0.487   77268.048 r       u_hdmi/N173_9/gateop_perm/Z
                                   net (fanout=2)        0.424   77268.472         u_hdmi/_N22520   
 CLMS_266_129/Y0                   td                    0.487   77268.959 r       u_hdmi/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=12)       0.398   77269.357         u_hdmi/ms72xx_ctl/N0
 CLMS_262_125/RS                                                           r       u_hdmi/sync_vg/v_count[1]/opit_0_A2Q0/RS

 Data arrival time                                               77269.357         Logic Levels: 2  
                                                                                   Logic: 1.264ns(50.722%), Route: 1.228ns(49.278%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     77261.920   77261.920 r                        
 P20                                                     0.000   77261.920 r       clk (port)       
                                   net (fanout=1)        0.074   77261.994         clk              
 IOBS_LR_328_209/DIN               td                    1.047   77263.041 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   77263.041         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048   77263.089 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   77263.847         _N3              
 PLL_158_55/CLK_OUT0               td                    0.100   77263.947 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.059   77265.006         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000   77265.006 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.531   77266.537         ntclkbufg_2      
 CLMS_262_125/CLK                                                          r       u_hdmi/sync_vg/v_count[1]/opit_0_A2Q0/CLK
 clock pessimism                                         0.264   77266.801                          
 clock uncertainty                                      -0.150   77266.651                          

 Setup time                                             -0.376   77266.275                          

 Data required time                                              77266.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                              77266.275                          
 Data arrival time                                               77269.357                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.082                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/L4
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N3              
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.531       4.613         ntclkbufg_1      
 CLMA_266_140/CLK                                                          r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_140/Q3                   tco                   0.221       4.834 f       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.220       5.054         u_hdmi/rstn_1ms [4]
 CLMS_262_141/Y1                   td                    0.194       5.248 f       u_hdmi/N173_13/gateop_perm/Z
                                   net (fanout=12)       0.093       5.341         u_hdmi/_N22524   
 CLMA_262_140/C4                                                           f       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.341         Logic Levels: 1  
                                                                                   Logic: 0.415ns(57.005%), Route: 0.313ns(42.995%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.585       4.961         ntclkbufg_2      
 CLMA_262_140/CLK                                                          r       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.697                          
 clock uncertainty                                       0.150       4.847                          

 Hold time                                              -0.034       4.813                          

 Data required time                                                  4.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.813                          
 Data arrival time                                                   5.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/sync_vg/y_act[9]/opit_0_L5Q_perm/L4
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N3              
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.531       4.613         ntclkbufg_1      
 CLMA_266_140/CLK                                                          r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_140/Q3                   tco                   0.221       4.834 f       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.220       5.054         u_hdmi/rstn_1ms [4]
 CLMS_262_141/Y1                   td                    0.194       5.248 f       u_hdmi/N173_13/gateop_perm/Z
                                   net (fanout=12)       0.093       5.341         u_hdmi/_N22524   
 CLMS_262_141/C4                                                           f       u_hdmi/sync_vg/y_act[9]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.341         Logic Levels: 1  
                                                                                   Logic: 0.415ns(57.005%), Route: 0.313ns(42.995%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.585       4.961         ntclkbufg_2      
 CLMS_262_141/CLK                                                          r       u_hdmi/sync_vg/y_act[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.697                          
 clock uncertainty                                       0.150       4.847                          

 Hold time                                              -0.034       4.813                          

 Data required time                                                  4.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.813                          
 Data arrival time                                                   5.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/sync_vg/y_act[8]/opit_0_L5Q_perm/L4
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N3              
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.531       4.613         ntclkbufg_1      
 CLMA_266_140/CLK                                                          r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_140/Q3                   tco                   0.221       4.834 f       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.220       5.054         u_hdmi/rstn_1ms [4]
 CLMS_262_141/Y1                   td                    0.194       5.248 f       u_hdmi/N173_13/gateop_perm/Z
                                   net (fanout=12)       0.195       5.443         u_hdmi/_N22524   
 CLMA_262_140/D4                                                           f       u_hdmi/sync_vg/y_act[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.443         Logic Levels: 1  
                                                                                   Logic: 0.415ns(50.000%), Route: 0.415ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.078       3.376         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.585       4.961         ntclkbufg_2      
 CLMA_262_140/CLK                                                          r       u_hdmi/sync_vg/y_act[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.697                          
 clock uncertainty                                       0.150       4.847                          

 Hold time                                              -0.034       4.813                          

 Data required time                                                  4.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.813                          
 Data arrival time                                                   5.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.630                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi/ms72xx_ctl/iic_dri_tx/send_data[0]/opit_0_L5Q_perm/L1
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585       4.955         ntclkbufg_1      
 CLMA_274_76/CLK                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_274_76/Q2                    tco                   0.290       5.245 r       u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.555       5.800         u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt [1]
 CLMS_274_81/Y3                    td                    0.303       6.103 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N310_7/gateop_perm/Z
                                   net (fanout=11)       0.416       6.519         u_hdmi/ms72xx_ctl/iic_dri_tx/full_cycle
 CLMS_274_85/Y3                    td                    0.210       6.729 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N39/gateop_perm/Z
                                   net (fanout=13)       0.559       7.288         u_hdmi/ms72xx_ctl/iic_dri_tx/start
 CLMA_274_88/Y2                    td                    0.286       7.574 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N461_5/gateop_perm/Z
                                   net (fanout=8)        0.769       8.343         u_hdmi/ms72xx_ctl/iic_dri_tx/_N2422
 CLMA_282_100/Y1                   td                    0.304       8.647 r       u_hdmi/ms72xx_ctl/iic_dri_tx/N461_8_or[0]_3/gateop_perm/Z
                                   net (fanout=1)        0.587       9.234         u_hdmi/ms72xx_ctl/iic_dri_tx/_N22611
 CLMS_282_89/C1                                                            r       u_hdmi/ms72xx_ctl/iic_dri_tx/send_data[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.234         Logic Levels: 4  
                                                                                   Logic: 1.393ns(32.554%), Route: 2.886ns(67.446%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 P20                                                     0.000     100.210 r       clk (port)       
                                   net (fanout=1)        0.074     100.284         clk              
 IOBS_LR_328_209/DIN               td                    1.047     101.331 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.331         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.379 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     102.137         _N3              
 PLL_158_55/CLK_OUT1               td                    0.096     102.233 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.292         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000     103.292 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.531     104.823         ntclkbufg_1      
 CLMS_282_89/CLK                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/send_data[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.306     105.129                          
 clock uncertainty                                      -0.150     104.979                          

 Setup time                                             -0.234     104.745                          

 Data required time                                                104.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.745                          
 Data arrival time                                                   9.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.511                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/CLK
Endpoint    : u_hdmi/ms72xx_ctl/ms7210_ctl/data_in[3]/opit_0_inv_L5Q_perm/L1
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585       4.955         ntclkbufg_1      
 CLMS_274_77/CLK                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/CLK

 CLMS_274_77/Q2                    tco                   0.290       5.245 r       u_hdmi/ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/Q
                                   net (fanout=1)        0.543       5.788         u_hdmi/ms72xx_ctl/data_out_tx [1]
 CLMA_274_80/Y3                    td                    0.459       6.247 r       u_hdmi/ms72xx_ctl/ms7210_ctl/N14_6/gateop_perm/Z
                                   net (fanout=1)        0.402       6.649         u_hdmi/ms72xx_ctl/ms7210_ctl/_N22542
 CLMS_274_77/Y1                    td                    0.212       6.861 r       u_hdmi/ms72xx_ctl/ms7210_ctl/N14_8/gateop_perm/Z
                                   net (fanout=3)        0.585       7.446         u_hdmi/ms72xx_ctl/ms7210_ctl/_N22544
 CLMS_270_97/Y3                    td                    0.468       7.914 r       u_hdmi/ms72xx_ctl/ms7210_ctl/N586/gateop_perm/Z
                                   net (fanout=2)        0.401       8.315         u_hdmi/ms72xx_ctl/ms7210_ctl/N586
 CLMA_274_92/Y3                    td                    0.210       8.525 r       u_hdmi/ms72xx_ctl/ms7210_ctl/N589/gateop_perm/Z
                                   net (fanout=8)        0.476       9.001         u_hdmi/ms72xx_ctl/ms7210_ctl/N589
 CLMA_282_92/D1                                                            r       u_hdmi/ms72xx_ctl/ms7210_ctl/data_in[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   9.001         Logic Levels: 4  
                                                                                   Logic: 1.639ns(40.509%), Route: 2.407ns(59.491%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 P20                                                     0.000     100.210 r       clk (port)       
                                   net (fanout=1)        0.074     100.284         clk              
 IOBS_LR_328_209/DIN               td                    1.047     101.331 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.331         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.379 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     102.137         _N3              
 PLL_158_55/CLK_OUT1               td                    0.096     102.233 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.292         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000     103.292 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.531     104.823         ntclkbufg_1      
 CLMA_282_92/CLK                                                           r       u_hdmi/ms72xx_ctl/ms7210_ctl/data_in[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306     105.129                          
 clock uncertainty                                      -0.150     104.979                          

 Setup time                                             -0.212     104.767                          

 Data required time                                                104.767                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.767                          
 Data arrival time                                                   9.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.766                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585       4.955         ntclkbufg_1      
 CLMA_274_96/CLK                                                           r       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/CLK

 CLMA_274_96/Q2                    tco                   0.289       5.244 f       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.438       5.682         u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt [3]
 CLMS_270_113/Y0                   td                    0.487       6.169 r       u_hdmi/ms72xx_ctl/ms7210_ctl/N403_10/gateop_perm/Z
                                   net (fanout=1)        0.441       6.610         u_hdmi/ms72xx_ctl/ms7210_ctl/_N22562
 CLMS_270_105/Y1                   td                    0.468       7.078 r       u_hdmi/ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.559       7.637         u_hdmi/ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMS_274_97/Y0                    td                    0.196       7.833 f       u_hdmi/ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=3)        0.214       8.047         u_hdmi/ms72xx_ctl/ms7210_ctl/N539
 CLMA_274_96/RSCO                  td                    0.147       8.194 f       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.194         ntR8             
 CLMA_274_100/RSCO                 td                    0.147       8.341 f       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.341         ntR7             
 CLMA_274_104/RSCO                 td                    0.147       8.488 f       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.488         ntR6             
 CLMA_274_108/RSCO                 td                    0.147       8.635 f       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.635         ntR5             
 CLMA_274_112/RSCO                 td                    0.147       8.782 f       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.782         ntR4             
 CLMA_274_116/RSCI                                                         f       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS

 Data arrival time                                                   8.782         Logic Levels: 8  
                                                                                   Logic: 2.175ns(56.833%), Route: 1.652ns(43.167%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 P20                                                     0.000     100.210 r       clk (port)       
                                   net (fanout=1)        0.074     100.284         clk              
 IOBS_LR_328_209/DIN               td                    1.047     101.331 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.331         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.379 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     102.137         _N3              
 PLL_158_55/CLK_OUT1               td                    0.096     102.233 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.292         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000     103.292 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.531     104.823         ntclkbufg_1      
 CLMA_274_116/CLK                                                          r       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/CLK
 clock pessimism                                         0.313     105.136                          
 clock uncertainty                                      -0.150     104.986                          

 Setup time                                             -0.394     104.592                          

 Data required time                                                104.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.592                          
 Data arrival time                                                   8.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.810                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/CLK
Endpoint    : u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[2]/opit_0_inv/D
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N3              
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.531       4.613         ntclkbufg_1      
 CLMA_274_80/CLK                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/CLK

 CLMA_274_80/Q3                    tco                   0.221       4.834 f       u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/Q
                                   net (fanout=2)        0.085       4.919         u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data [1]
 CLMA_274_80/AD                                                            f       u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[2]/opit_0_inv/D

 Data arrival time                                                   4.919         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585       4.955         ntclkbufg_1      
 CLMA_274_80/CLK                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[2]/opit_0_inv/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                               0.053       4.666                          

 Data required time                                                  4.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.666                          
 Data arrival time                                                   4.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N3              
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.531       4.613         ntclkbufg_1      
 CLMS_274_101/CLK                                                          r       u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_274_101/Q3                   tco                   0.221       4.834 f       u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.314       5.148         u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_278_88/ADA0[8]                                                        f       u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   5.148         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.308%), Route: 0.314ns(58.692%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585       4.955         ntclkbufg_1      
 DRM_278_88/CLKA[0]                                                        r       u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.210       4.859                          

 Data required time                                                  4.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.859                          
 Data arrival time                                                   5.148                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.289                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N3              
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.531       4.613         ntclkbufg_1      
 CLMS_274_101/CLK                                                          r       u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMS_274_101/Q1                   tco                   0.224       4.837 f       u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.314       5.151         u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_278_88/ADA0[6]                                                        f       u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   5.151         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.636%), Route: 0.314ns(58.364%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585       4.955         ntclkbufg_1      
 DRM_278_88/CLKA[0]                                                        r       u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.210       4.859                          

 Data required time                                                  4.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.859                          
 Data arrival time                                                   5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce_4/opit_0_L5Q_perm/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.585       5.427         ntclkbufg_0      
 CLMS_242_205/CLK                                                          r       u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/CLK

 CLMS_242_205/Q3                   tco                   0.288       5.715 r       u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.558       6.273         u_wrapper/u_block_ctrl/nxt_blk_idx [4]
 CLMS_242_213/Y3                   td                    0.288       6.561 f       u_wrapper/u_block_ctrl/N11_4/gateop_perm/Z
                                   net (fanout=19)       0.577       7.138         u_wrapper/u_block_ctrl/N11
 CLMS_242_201/Y0                   td                    0.285       7.423 r       u_wrapper/u_block_ctrl/N48_18/gateop_perm/Z
                                   net (fanout=1)        0.251       7.674         u_wrapper/u_block_ctrl/_N3056
 CLMS_242_201/Y2                   td                    0.322       7.996 r       u_wrapper/u_block_ctrl/N48_28/gateop_perm/Z
                                   net (fanout=10)       0.501       8.497         u_wrapper/u_block_ctrl/nxt_blk_data [0]
 CLMS_226_197/Y2                   td                    0.494       8.991 f       u_wrapper/u_block_ctrl/N183_inv/gateop_perm/Z
                                   net (fanout=3)        0.249       9.240         u_wrapper/u_block_ctrl/N183
 CLMA_230_196/RS                                                           f       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_4/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.240         Logic Levels: 4  
                                                                                   Logic: 1.677ns(43.981%), Route: 2.136ns(56.019%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N3              
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.531      25.095         ntclkbufg_0      
 CLMA_230_196/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_4/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   9.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce_9/opit_0_L5Q_perm/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.585       5.427         ntclkbufg_0      
 CLMS_242_205/CLK                                                          r       u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/CLK

 CLMS_242_205/Q3                   tco                   0.288       5.715 r       u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.558       6.273         u_wrapper/u_block_ctrl/nxt_blk_idx [4]
 CLMS_242_213/Y3                   td                    0.288       6.561 f       u_wrapper/u_block_ctrl/N11_4/gateop_perm/Z
                                   net (fanout=19)       0.577       7.138         u_wrapper/u_block_ctrl/N11
 CLMS_242_201/Y0                   td                    0.285       7.423 r       u_wrapper/u_block_ctrl/N48_18/gateop_perm/Z
                                   net (fanout=1)        0.251       7.674         u_wrapper/u_block_ctrl/_N3056
 CLMS_242_201/Y2                   td                    0.322       7.996 r       u_wrapper/u_block_ctrl/N48_28/gateop_perm/Z
                                   net (fanout=10)       0.501       8.497         u_wrapper/u_block_ctrl/nxt_blk_data [0]
 CLMS_226_197/Y2                   td                    0.494       8.991 f       u_wrapper/u_block_ctrl/N183_inv/gateop_perm/Z
                                   net (fanout=3)        0.249       9.240         u_wrapper/u_block_ctrl/N183
 CLMA_230_196/RS                                                           f       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_9/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.240         Logic Levels: 4  
                                                                                   Logic: 1.677ns(43.981%), Route: 2.136ns(56.019%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N3              
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.531      25.095         ntclkbufg_0      
 CLMA_230_196/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_9/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   9.240                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce_2/opit_0_MUX4TO1Q/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.585       5.427         ntclkbufg_0      
 CLMS_242_205/CLK                                                          r       u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/CLK

 CLMS_242_205/Q3                   tco                   0.288       5.715 r       u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.558       6.273         u_wrapper/u_block_ctrl/nxt_blk_idx [4]
 CLMS_242_213/Y3                   td                    0.288       6.561 f       u_wrapper/u_block_ctrl/N11_4/gateop_perm/Z
                                   net (fanout=19)       0.577       7.138         u_wrapper/u_block_ctrl/N11
 CLMS_242_201/Y0                   td                    0.285       7.423 r       u_wrapper/u_block_ctrl/N48_18/gateop_perm/Z
                                   net (fanout=1)        0.251       7.674         u_wrapper/u_block_ctrl/_N3056
 CLMS_242_201/Y2                   td                    0.322       7.996 r       u_wrapper/u_block_ctrl/N48_28/gateop_perm/Z
                                   net (fanout=10)       0.479       8.475         u_wrapper/u_block_ctrl/nxt_blk_data [0]
 CLMA_230_200/Y3                   td                    0.197       8.672 f       u_wrapper/u_block_ctrl/N201_inv/gateop_perm/Z
                                   net (fanout=2)        0.539       9.211         u_wrapper/u_block_ctrl/N201
 CLMS_226_201/RS                                                           f       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_2/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   9.211         Logic Levels: 4  
                                                                                   Logic: 1.380ns(36.469%), Route: 2.404ns(63.531%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048      21.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N3              
 USCM_84_108/CLK_USCM              td                    0.000      23.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.531      25.095         ntclkbufg_0      
 CLMS_226_201/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_2/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   9.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.513                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce_3/opit_0_L5Q_perm/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.531       5.095         ntclkbufg_0      
 CLMA_230_213/CLK                                                          r       u_wrapper/u_block_ctrl/nxt_blk_idx[0]/opit_0_L5Q_perm/CLK

 CLMA_230_213/Q0                   tco                   0.222       5.317 f       u_wrapper/u_block_ctrl/nxt_blk_idx[0]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.200       5.517         u_wrapper/u_block_ctrl/nxt_blk_idx [0]
 CLMA_230_212/Y2                   td                    0.206       5.723 f       u_wrapper/u_block_ctrl/N210_inv/gateop/F
                                   net (fanout=2)        0.176       5.899         u_wrapper/u_block_ctrl/N210
 CLMA_230_212/RS                                                           f       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_3/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.899         Logic Levels: 1  
                                                                                   Logic: 0.428ns(53.234%), Route: 0.376ns(46.766%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.585       5.427         ntclkbufg_0      
 CLMA_230_212/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_3/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                           -0.220       4.904                          

 Data required time                                                  4.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.904                          
 Data arrival time                                                   5.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.995                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_sel_3/opit_0/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.531       5.095         ntclkbufg_0      
 CLMA_230_213/CLK                                                          r       u_wrapper/u_block_ctrl/nxt_blk_idx[0]/opit_0_L5Q_perm/CLK

 CLMA_230_213/Q0                   tco                   0.222       5.317 f       u_wrapper/u_block_ctrl/nxt_blk_idx[0]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.198       5.515         u_wrapper/u_block_ctrl/nxt_blk_idx [0]
 CLMA_230_212/Y1                   td                    0.194       5.709 f       u_wrapper/u_block_ctrl/N211/gateop/F
                                   net (fanout=2)        0.302       6.011         u_wrapper/u_block_ctrl/N211
 CLMA_230_209/RS                                                           f       u_wrapper/u_block_ctrl/cur_blk_data_r_sel_3/opit_0/RS

 Data arrival time                                                   6.011         Logic Levels: 1  
                                                                                   Logic: 0.416ns(45.415%), Route: 0.500ns(54.585%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.585       5.427         ntclkbufg_0      
 CLMA_230_209/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_data_r_sel_3/opit_0/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                           -0.220       4.904                          

 Data required time                                                  4.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.904                          
 Data arrival time                                                   6.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.107                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[2]/opit_0_A2Q21/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce/opit_0_L5Q_perm/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.531       5.095         ntclkbufg_0      
 CLMS_242_205/CLK                                                          r       u_wrapper/u_block_ctrl/nxt_blk_idx[2]/opit_0_A2Q21/CLK

 CLMS_242_205/Q1                   tco                   0.224       5.319 f       u_wrapper/u_block_ctrl/nxt_blk_idx[2]/opit_0_A2Q21/Q1
                                   net (fanout=24)       0.197       5.516         u_wrapper/u_block_ctrl/nxt_blk_idx [2]
 CLMA_242_204/Y0                   td                    0.232       5.748 f       u_wrapper/u_block_ctrl/N198_inv/gateop/F
                                   net (fanout=2)        0.305       6.053         u_wrapper/u_block_ctrl/N198
 CLMA_242_208/RS                                                           f       u_wrapper/u_block_ctrl/cur_blk_data_r_ce/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.053         Logic Levels: 1  
                                                                                   Logic: 0.456ns(47.599%), Route: 0.502ns(52.401%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.585       5.427         ntclkbufg_0      
 CLMA_242_208/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                           -0.220       4.904                          

 Data required time                                                  4.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.904                          
 Data arrival time                                                   6.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585       4.955         ntclkbufg_1      
 CLMA_266_140/CLK                                                          r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_140/Q2                   tco                   0.290       5.245 r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.406       5.651         u_hdmi/rstn_1ms [3]
 CLMS_266_145/Y2                   td                    0.487       6.138 r       u_hdmi/N173_9/gateop_perm/Z
                                   net (fanout=2)        0.424       6.562         u_hdmi/_N22520   
 CLMS_266_129/Y0                   td                    0.493       7.055 f       u_hdmi/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=12)       0.515       7.570         u_hdmi/ms72xx_ctl/N0
 CLMA_270_120/RS                                                           f       u_hdmi/ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.570         Logic Levels: 2  
                                                                                   Logic: 1.270ns(48.566%), Route: 1.345ns(51.434%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 P20                                                     0.000     100.210 r       clk (port)       
                                   net (fanout=1)        0.074     100.284         clk              
 IOBS_LR_328_209/DIN               td                    1.047     101.331 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.331         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048     101.379 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     102.137         _N3              
 PLL_158_55/CLK_OUT1               td                    0.096     102.233 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.292         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000     103.292 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.531     104.823         ntclkbufg_1      
 CLMA_270_120/CLK                                                          r       u_hdmi/ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.288     105.111                          
 clock uncertainty                                      -0.150     104.961                          

 Recovery time                                          -0.617     104.344                          

 Data required time                                                104.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.344                          
 Data arrival time                                                   7.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.774                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.048       1.169 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N3              
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.531       4.613         ntclkbufg_1      
 CLMA_266_144/CLK                                                          r       u_hdmi/rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_266_144/Q2                   tco                   0.224       4.837 f       u_hdmi/rstn_1ms[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.352       5.189         u_hdmi/rstn_1ms [7]
 CLMS_266_129/Y1                   td                    0.156       5.345 f       u_hdmi/ms72xx_ctl/N0_1/gateop_perm/Z
                                   net (fanout=1)        0.189       5.534         u_hdmi/ms72xx_ctl/_N24287
 CLMS_266_129/Y0                   td                    0.155       5.689 f       u_hdmi/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=12)       0.430       6.119         u_hdmi/ms72xx_ctl/N0
 CLMA_270_120/RS                                                           f       u_hdmi/ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   6.119         Logic Levels: 2  
                                                                                   Logic: 0.535ns(35.525%), Route: 0.971ns(64.475%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585       4.955         ntclkbufg_1      
 CLMA_270_120/CLK                                                          r       u_hdmi/ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.288       4.667                          
 clock uncertainty                                       0.000       4.667                          

 Removal time                                           -0.220       4.447                          

 Data required time                                                  4.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.447                          
 Data arrival time                                                   6.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.672                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N3              
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      1.585       4.955         ntclkbufg_1      
 CLMA_266_148/CLK                                                          r       u_hdmi/rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_266_148/Q3                   tco                   0.288       5.243 r       u_hdmi/rstn_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.418       5.661         u_hdmi/rstn_1ms [12]
 CLMS_266_141/Y2                   td                    0.487       6.148 r       u_hdmi/N173_10/gateop_perm/Z
                                   net (fanout=28)       0.708       6.856         u_hdmi/_N22521   
 CLMA_274_128/Y0                   td                    0.341       7.197 f       u_hdmi/N173_14/gateop_perm/Z
                                   net (fanout=1)        1.679       8.876         nt_rstn_out      
 IOL_327_42/DO                     td                    0.139       9.015 f       rstn_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.015         rstn_out_obuf/ntO
 IOBS_LR_328_41/PAD                td                    3.903      12.918 f       rstn_out_obuf/opit_0/O
                                   net (fanout=1)        0.060      12.978         rstn_out         
 R17                                                                       f       rstn_out (port)  

 Data arrival time                                                  12.978         Logic Levels: 4  
                                                                                   Logic: 5.158ns(64.290%), Route: 2.865ns(35.710%)
====================================================================================================

====================================================================================================

Startpoint  : led[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.708       5.550         ntclkbufg_0      
 CLMA_186_268/CLK                                                          r       led[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_268/Q2                   tco                   0.289       5.839 f       led[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.949       8.788         nt_led[0]        
 IOL_19_374/DO                     td                    0.139       8.927 f       led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       8.927         led_obuf[0]/ntO  
 IOBD_16_376/PAD                   td                    3.818      12.745 f       led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.109      12.854         led[0]           
 B2                                                                        f       led[0] (port)    

 Data arrival time                                                  12.854         Logic Levels: 2  
                                                                                   Logic: 4.246ns(58.133%), Route: 3.058ns(41.867%)
====================================================================================================

====================================================================================================

Startpoint  : led[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.076       1.404 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       3.842 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.708       5.550         ntclkbufg_0      
 CLMA_186_268/CLK                                                          r       led[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_268/Q1                   tco                   0.289       5.839 f       led[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.640       8.479         nt_led[1]        
 IOL_19_373/DO                     td                    0.139       8.618 f       led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       8.618         led_obuf[1]/ntO  
 IOBS_TB_17_376/PAD                td                    3.818      12.436 f       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.107      12.543         led[1]           
 A2                                                                        f       led[1] (port)    

 Data arrival time                                                  12.543         Logic Levels: 2  
                                                                                   Logic: 4.246ns(60.718%), Route: 2.747ns(39.282%)
====================================================================================================

====================================================================================================

Startpoint  : iic_tx_sda (port)
Endpoint    : u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P18                                                     0.000       0.000 r       iic_tx_sda (port)
                                   net (fanout=1)        0.058       0.058         nt_iic_tx_sda    
 IOBS_LR_328_44/DIN                td                    1.047       1.105 r       u_hdmi.ms72xx_ctl.iic_tx_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       1.105         u_hdmi.ms72xx_ctl.iic_tx_sda_tri/ntI
 IOL_327_45/RX_DATA_DD             td                    0.082       1.187 r       u_hdmi.ms72xx_ctl.iic_tx_sda_tri/opit_1/OUT
                                   net (fanout=1)        1.056       2.243         _N0              
 CLMA_274_80/CD                                                            r       u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[0]/opit_0_inv/D

 Data arrival time                                                   2.243         Logic Levels: 2  
                                                                                   Logic: 1.129ns(50.334%), Route: 1.114ns(49.666%)
====================================================================================================

====================================================================================================

Startpoint  : keys[2] (port)
Endpoint    : u_key/key_in_a[2]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J17                                                     0.000       0.000 r       keys[2] (port)   
                                   net (fanout=1)        0.076       0.076         keys[2]          
 IOBS_LR_328_296/DIN               td                    1.047       1.123 r       keys_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       1.123         keys_ibuf[2]/ntD 
 IOL_327_297/RX_DATA_DD            td                    0.082       1.205 r       keys_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        1.170       2.375         nt_keys[2]       
 CLMS_254_261/M1                                                           r       u_key/key_in_a[2]/opit_0/D

 Data arrival time                                                   2.375         Logic Levels: 2  
                                                                                   Logic: 1.129ns(47.537%), Route: 1.246ns(52.463%)
====================================================================================================

====================================================================================================

Startpoint  : keys[5] (port)
Endpoint    : u_key/key_in_a[5]/opit_0/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J19                                                     0.000       0.000 r       keys[5] (port)   
                                   net (fanout=1)        0.079       0.079         keys[5]          
 IOBS_LR_328_261/DIN               td                    1.047       1.126 r       keys_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       1.126         keys_ibuf[5]/ntD 
 IOL_327_262/RX_DATA_DD            td                    0.082       1.208 r       keys_ibuf[5]/opit_1/OUT
                                   net (fanout=2)        1.251       2.459         nt_keys[5]       
 CLMS_222_261/M3                                                           r       u_key/key_in_a[5]/opit_0/D

 Data arrival time                                                   2.459         Logic Levels: 2  
                                                                                   Logic: 1.129ns(45.913%), Route: 1.330ns(54.087%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_186_269/CLK        led[2]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_186_269/CLK        led[2]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_186_269/CLK        led[3]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{clk|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.748       3.368           0.620           High Pulse Width  CLMS_266_129/CLK        u_hdmi/sync_vg/de_out/opit_0_MUX4TO1Q/CLK
 2.748       3.368           0.620           Low Pulse Width   CLMS_266_129/CLK        u_hdmi/sync_vg/de_out/opit_0_MUX4TO1Q/CLK
 2.748       3.368           0.620           High Pulse Width  CLMS_270_133/CLK        u_hdmi/sync_vg/h_count[3]/opit_0_L5Q_perm/CLK
====================================================================================================

{clk|u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.207      50.105          0.898           High Pulse Width  DRM_278_88/CLKA[0]      u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 49.207      50.105          0.898           Low Pulse Width   DRM_278_88/CLKA[0]      u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 49.207      50.105          0.898           Low Pulse Width   DRM_278_88/CLKB[0]      u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_col_r[3]/opit_0_inv_L5Q_perm/L1
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.925       3.367         ntclkbufg_0      
 CLMA_182_149/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_149/Q1                   tco                   0.223       3.590 f       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1802)     1.464       5.054         u_wrapper/cur_blk_row [4]
 CLMS_226_97/Y6AB                  td                    0.139       5.193 f       u_wrapper/u_bitmap/N7278_23[33]_muxf6/F
                                   net (fanout=2)        0.528       5.721         u_wrapper/u_bitmap/_N6192
 CLMS_198_93/Y3                    td                    0.243       5.964 f       u_wrapper/u_bitmap/N7291_15[33]/gateop_perm/Z
                                   net (fanout=1)        0.354       6.318         u_wrapper/u_bitmap/_N7296
 CLMA_202_100/Y3                   td                    0.151       6.469 f       u_wrapper/u_bitmap/N7291_31[33]/gateop_perm/Z
                                   net (fanout=2)        1.265       7.734         u_wrapper/u_bitmap/N7423 [0]
 CLMA_198_172/Y2                   td                    0.379       8.113 f       u_wrapper/u_bitmap/N7510_82/gateop_perm/Z
                                   net (fanout=1)        0.182       8.295         u_wrapper/u_bitmap/_N23381
 CLMA_198_164/Y1                   td                    0.359       8.654 f       u_wrapper/u_bitmap/N7510_83/gateop_perm/Z
                                   net (fanout=1)        0.441       9.095         u_wrapper/u_bitmap/_N23382
 CLMA_230_165/Y0                   td                    0.226       9.321 f       u_wrapper/u_bitmap/N7510_111/gateop_perm/Z
                                   net (fanout=1)        0.585       9.906         u_wrapper/u_bitmap/_N23410
 CLMA_218_176/Y1                   td                    0.244      10.150 f       u_wrapper/u_bitmap/N7510_115/gateop_perm/Z
                                   net (fanout=1)        0.519      10.669         u_wrapper/left_en_inv
 CLMS_214_205/Y0                   td                    0.150      10.819 f       u_wrapper/u_block_ctrl/N157_4/gateop_perm/Z
                                   net (fanout=2)        0.503      11.322         u_wrapper/u_block_ctrl/N157
 CLMA_222_180/Y0                   td                    0.162      11.484 r       u_wrapper/u_block_ctrl/N163_115/gateop_perm/Z
                                   net (fanout=1)        0.457      11.941         u_wrapper/u_block_ctrl/_N23524
 CLMA_218_192/Y0                   td                    0.162      12.103 r       u_wrapper/u_block_ctrl/N165_3/gateop_perm/Z
                                   net (fanout=2)        0.189      12.292         u_wrapper/u_block_ctrl/N165
 CLMS_218_201/Y1                   td                    0.151      12.443 f       u_wrapper/u_block_ctrl/N167_7/gateop_perm/Z
                                   net (fanout=5)        0.257      12.700         u_wrapper/u_block_ctrl/_N3065
 CLMA_222_200/Y2                   td                    0.150      12.850 f       u_wrapper/u_block_ctrl/N167_7_maj1_1/gateop_perm/Z
                                   net (fanout=2)        0.256      13.106         u_wrapper/u_block_ctrl/_N1144
 CLMA_222_204/D1                                                           f       u_wrapper/u_block_ctrl/cur_blk_col_r[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  13.106         Logic Levels: 12 
                                                                                   Logic: 2.739ns(28.124%), Route: 7.000ns(71.876%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      20.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N3              
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.895      23.165         ntclkbufg_0      
 CLMA_222_204/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_col_r[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.169      23.129                          

 Data required time                                                 23.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.129                          
 Data arrival time                                                  13.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_col_r[0]/opit_0_inv_L5Q_perm/CE
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.925       3.367         ntclkbufg_0      
 CLMA_182_149/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_149/Q1                   tco                   0.223       3.590 f       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1802)     1.464       5.054         u_wrapper/cur_blk_row [4]
 CLMS_226_97/Y6AB                  td                    0.139       5.193 f       u_wrapper/u_bitmap/N7278_23[33]_muxf6/F
                                   net (fanout=2)        0.528       5.721         u_wrapper/u_bitmap/_N6192
 CLMS_198_93/Y3                    td                    0.243       5.964 f       u_wrapper/u_bitmap/N7291_15[33]/gateop_perm/Z
                                   net (fanout=1)        0.354       6.318         u_wrapper/u_bitmap/_N7296
 CLMA_202_100/Y3                   td                    0.151       6.469 f       u_wrapper/u_bitmap/N7291_31[33]/gateop_perm/Z
                                   net (fanout=2)        1.265       7.734         u_wrapper/u_bitmap/N7423 [0]
 CLMA_198_172/Y2                   td                    0.379       8.113 f       u_wrapper/u_bitmap/N7510_82/gateop_perm/Z
                                   net (fanout=1)        0.182       8.295         u_wrapper/u_bitmap/_N23381
 CLMA_198_164/Y1                   td                    0.359       8.654 f       u_wrapper/u_bitmap/N7510_83/gateop_perm/Z
                                   net (fanout=1)        0.441       9.095         u_wrapper/u_bitmap/_N23382
 CLMA_230_165/Y0                   td                    0.226       9.321 f       u_wrapper/u_bitmap/N7510_111/gateop_perm/Z
                                   net (fanout=1)        0.585       9.906         u_wrapper/u_bitmap/_N23410
 CLMA_218_176/Y1                   td                    0.244      10.150 f       u_wrapper/u_bitmap/N7510_115/gateop_perm/Z
                                   net (fanout=1)        0.519      10.669         u_wrapper/left_en_inv
 CLMS_214_205/Y0                   td                    0.150      10.819 f       u_wrapper/u_block_ctrl/N157_4/gateop_perm/Z
                                   net (fanout=2)        0.503      11.322         u_wrapper/u_block_ctrl/N157
 CLMA_222_180/Y0                   td                    0.162      11.484 r       u_wrapper/u_block_ctrl/N163_115/gateop_perm/Z
                                   net (fanout=1)        0.457      11.941         u_wrapper/u_block_ctrl/_N23524
 CLMA_218_192/Y0                   td                    0.162      12.103 r       u_wrapper/u_block_ctrl/N165_3/gateop_perm/Z
                                   net (fanout=2)        0.265      12.368         u_wrapper/u_block_ctrl/N165
 CLMS_218_201/Y2                   td                    0.150      12.518 f       u_wrapper/u_block_ctrl/N166_5/gateop_perm/Z
                                   net (fanout=4)        0.169      12.687         u_wrapper/u_block_ctrl/N166
 CLMA_222_204/CE                                                           f       u_wrapper/u_block_ctrl/cur_blk_col_r[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  12.687         Logic Levels: 11 
                                                                                   Logic: 2.588ns(27.768%), Route: 6.732ns(72.232%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      20.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N3              
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.895      23.165         ntclkbufg_0      
 CLMA_222_204/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_col_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                  12.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.135                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_col_r[1]/opit_0_inv_L5Q_perm/CE
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.925       3.367         ntclkbufg_0      
 CLMA_182_149/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_149/Q1                   tco                   0.223       3.590 f       u_wrapper/u_block_ctrl/cur_blk_row_r[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1802)     1.464       5.054         u_wrapper/cur_blk_row [4]
 CLMS_226_97/Y6AB                  td                    0.139       5.193 f       u_wrapper/u_bitmap/N7278_23[33]_muxf6/F
                                   net (fanout=2)        0.528       5.721         u_wrapper/u_bitmap/_N6192
 CLMS_198_93/Y3                    td                    0.243       5.964 f       u_wrapper/u_bitmap/N7291_15[33]/gateop_perm/Z
                                   net (fanout=1)        0.354       6.318         u_wrapper/u_bitmap/_N7296
 CLMA_202_100/Y3                   td                    0.151       6.469 f       u_wrapper/u_bitmap/N7291_31[33]/gateop_perm/Z
                                   net (fanout=2)        1.265       7.734         u_wrapper/u_bitmap/N7423 [0]
 CLMA_198_172/Y2                   td                    0.379       8.113 f       u_wrapper/u_bitmap/N7510_82/gateop_perm/Z
                                   net (fanout=1)        0.182       8.295         u_wrapper/u_bitmap/_N23381
 CLMA_198_164/Y1                   td                    0.359       8.654 f       u_wrapper/u_bitmap/N7510_83/gateop_perm/Z
                                   net (fanout=1)        0.441       9.095         u_wrapper/u_bitmap/_N23382
 CLMA_230_165/Y0                   td                    0.226       9.321 f       u_wrapper/u_bitmap/N7510_111/gateop_perm/Z
                                   net (fanout=1)        0.585       9.906         u_wrapper/u_bitmap/_N23410
 CLMA_218_176/Y1                   td                    0.244      10.150 f       u_wrapper/u_bitmap/N7510_115/gateop_perm/Z
                                   net (fanout=1)        0.519      10.669         u_wrapper/left_en_inv
 CLMS_214_205/Y0                   td                    0.150      10.819 f       u_wrapper/u_block_ctrl/N157_4/gateop_perm/Z
                                   net (fanout=2)        0.503      11.322         u_wrapper/u_block_ctrl/N157
 CLMA_222_180/Y0                   td                    0.162      11.484 r       u_wrapper/u_block_ctrl/N163_115/gateop_perm/Z
                                   net (fanout=1)        0.457      11.941         u_wrapper/u_block_ctrl/_N23524
 CLMA_218_192/Y0                   td                    0.162      12.103 r       u_wrapper/u_block_ctrl/N165_3/gateop_perm/Z
                                   net (fanout=2)        0.265      12.368         u_wrapper/u_block_ctrl/N165
 CLMS_218_201/Y2                   td                    0.150      12.518 f       u_wrapper/u_block_ctrl/N166_5/gateop_perm/Z
                                   net (fanout=4)        0.169      12.687         u_wrapper/u_block_ctrl/N166
 CLMA_222_204/CE                                                           f       u_wrapper/u_block_ctrl/cur_blk_col_r[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  12.687         Logic Levels: 11 
                                                                                   Logic: 2.588ns(27.768%), Route: 6.732ns(72.232%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      20.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N3              
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.895      23.165         ntclkbufg_0      
 CLMA_222_204/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_col_r[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                  12.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.135                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart/uart_data_chksum[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_uart/tx_data[5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.895       3.165         ntclkbufg_0      
 CLMA_162_132/CLK                                                          r       u_uart/uart_data_chksum[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_162_132/Q0                   tco                   0.179       3.344 f       u_uart/uart_data_chksum[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.403         u_uart/uart_data_chksum [5]
 CLMS_162_133/B4                                                           f       u_uart/tx_data[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.403         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.925       3.367         ntclkbufg_0      
 CLMS_162_133/CLK                                                          r       u_uart/tx_data[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.029       3.151                          

 Data required time                                                  3.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.151                          
 Data arrival time                                                   3.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_h[8][4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_wrapper/u_bitmap/bitmap_h[9][4]/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.895       3.165         ntclkbufg_0      
 CLMA_194_113/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[8][4]/opit_0_inv_L5Q_perm/CLK

 CLMA_194_113/Q2                   tco                   0.180       3.345 f       u_wrapper/u_bitmap/bitmap_h[8][4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.063       3.408         u_wrapper/u_bitmap/bitmap_h[8] [4]
 CLMA_194_112/A4                                                           f       u_wrapper/u_bitmap/bitmap_h[9][4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.408         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.925       3.367         ntclkbufg_0      
 CLMA_194_112/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[9][4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.029       3.151                          

 Data required time                                                  3.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.151                          
 Data arrival time                                                   3.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_h[6][5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_wrapper/u_bitmap/bitmap_h[7][5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.895       3.165         ntclkbufg_0      
 CLMS_202_113/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[6][5]/opit_0_inv_L5Q_perm/CLK

 CLMS_202_113/Q0                   tco                   0.179       3.344 f       u_wrapper/u_bitmap/bitmap_h[6][5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.067       3.411         u_wrapper/u_bitmap/bitmap_h[6] [5]
 CLMA_202_112/B4                                                           f       u_wrapper/u_bitmap/bitmap_h[7][5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.411         Logic Levels: 0  
                                                                                   Logic: 0.179ns(72.764%), Route: 0.067ns(27.236%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.925       3.367         ntclkbufg_0      
 CLMA_202_112/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[7][5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Hold time                                              -0.029       3.151                          

 Data required time                                                  3.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.151                          
 Data arrival time                                                   3.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.925       3.093         ntclkbufg_2      
 CLMA_262_140/CLK                                                          r       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/CLK

 CLMA_262_140/Q2                   tco                   0.223       3.316 f       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.430       3.746         u_hdmi/act_y [4] 
                                   td                    0.365       4.111 f       u_hdmi/N3_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.111         u_hdmi/N3_1.co [2]
 CLMA_242_132/COUT                 td                    0.044       4.155 r       u_hdmi/N3_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.155         u_hdmi/N3_1.co [4]
 CLMA_242_136/Y1                   td                    0.383       4.538 r       u_hdmi/N3_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.495       5.033         u_hdmi/N187 [8]  
 CLMS_218_137/Y3                   td                    0.151       5.184 f       u_hdmi/N15[3]/gateop_perm/Z
                                   net (fanout=256)      1.062       6.246         hdmi_bitmap_row[3]
 CLMS_202_105/L7OUT                td                    0.204       6.450 f       u_wrapper/u_bitmap/N4391_16[0]_muxf7/Fother
                                   net (fanout=1)        0.000       6.450         L7OUT0           
 CLMA_202_104/Y3                   td                    0.123       6.573 f       u_wrapper/u_bitmap/N4391_32[0]_muxf8/F
                                   net (fanout=1)        0.424       6.997         hdmi_bitmap_data[16]
 CLMA_210_120/Y2                   td                    0.233       7.230 f       u_hdmi/N102_31[1]/gateop/F
                                   net (fanout=1)        0.287       7.517         u_hdmi/_N11104   
 CLMA_210_137/Y1                   td                    0.234       7.751 r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=1)        0.147       7.898         u_hdmi/pattern_vg/N41
 CLMA_210_137/D4                                                           r       u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.898         Logic Levels: 7  
                                                                                   Logic: 1.960ns(40.791%), Route: 2.845ns(59.209%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    0.735       7.545 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.545         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       7.583 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       8.046         _N3              
 PLL_158_55/CLK_OUT0               td                    0.078       8.124 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       8.727         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       8.727 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.895       9.622         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188       9.810                          
 clock uncertainty                                      -0.150       9.660                          

 Setup time                                             -0.092       9.568                          

 Data required time                                                  9.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.568                          
 Data arrival time                                                   7.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.670                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I1
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.925       3.093         ntclkbufg_2      
 CLMA_262_140/CLK                                                          r       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/CLK

 CLMA_262_140/Q2                   tco                   0.223       3.316 f       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.430       3.746         u_hdmi/act_y [4] 
                                   td                    0.365       4.111 f       u_hdmi/N3_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.111         u_hdmi/N3_1.co [2]
 CLMA_242_132/COUT                 td                    0.044       4.155 r       u_hdmi/N3_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.155         u_hdmi/N3_1.co [4]
 CLMA_242_136/Y1                   td                    0.383       4.538 r       u_hdmi/N3_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.495       5.033         u_hdmi/N187 [8]  
 CLMS_218_137/Y3                   td                    0.151       5.184 f       u_hdmi/N15[3]/gateop_perm/Z
                                   net (fanout=256)      1.062       6.246         hdmi_bitmap_row[3]
 CLMS_202_105/L7OUT                td                    0.204       6.450 f       u_wrapper/u_bitmap/N4391_16[0]_muxf7/Fother
                                   net (fanout=1)        0.000       6.450         L7OUT0           
 CLMA_202_104/Y3                   td                    0.123       6.573 f       u_wrapper/u_bitmap/N4391_32[0]_muxf8/F
                                   net (fanout=1)        0.424       6.997         hdmi_bitmap_data[16]
 CLMA_210_120/Y2                   td                    0.233       7.230 f       u_hdmi/N102_31[1]/gateop/F
                                   net (fanout=1)        0.287       7.517         u_hdmi/_N11104   
 CLMA_210_137/B1                                                           f       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                   7.517         Logic Levels: 6  
                                                                                   Logic: 1.726ns(39.014%), Route: 2.698ns(60.986%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    0.735       7.545 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.545         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       7.583 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       8.046         _N3              
 PLL_158_55/CLK_OUT0               td                    0.078       8.124 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       8.727         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       8.727 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.895       9.622         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.188       9.810                          
 clock uncertainty                                      -0.150       9.660                          

 Setup time                                             -0.170       9.490                          

 Data required time                                                  9.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.490                          
 Data arrival time                                                   7.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.973                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/L1
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.925       3.093         ntclkbufg_2      
 CLMA_262_140/CLK                                                          r       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/CLK

 CLMA_262_140/Q2                   tco                   0.223       3.316 f       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.430       3.746         u_hdmi/act_y [4] 
                                   td                    0.365       4.111 f       u_hdmi/N3_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.111         u_hdmi/N3_1.co [2]
 CLMA_242_132/COUT                 td                    0.044       4.155 r       u_hdmi/N3_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.155         u_hdmi/N3_1.co [4]
 CLMA_242_136/Y1                   td                    0.383       4.538 r       u_hdmi/N3_1.fsub_5/gateop_A2/Y1
                                   net (fanout=1)        0.495       5.033         u_hdmi/N187 [8]  
 CLMS_218_137/Y3                   td                    0.151       5.184 f       u_hdmi/N15[3]/gateop_perm/Z
                                   net (fanout=256)      0.842       6.026         hdmi_bitmap_row[3]
 CLMS_202_173/L7OUT                td                    0.204       6.230 f       u_wrapper/u_bitmap/N4391_16[30]_muxf7/Fother
                                   net (fanout=1)        0.000       6.230         L7OUT30          
 CLMA_202_172/Y3                   td                    0.123       6.353 f       u_wrapper/u_bitmap/N4391_32[30]_muxf8/F
                                   net (fanout=1)        0.663       7.016         hdmi_bitmap_data[14]
 CLMA_210_136/Y1                   td                    0.355       7.371 f       u_hdmi/N102_33[0]_muxf7/F
                                   net (fanout=2)        0.068       7.439         u_hdmi/_N11107   
 CLMA_210_137/D1                                                           f       u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.439         Logic Levels: 6  
                                                                                   Logic: 1.848ns(42.522%), Route: 2.498ns(57.478%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         6.736       6.736 r                        
 P20                                                     0.000       6.736 r       clk (port)       
                                   net (fanout=1)        0.074       6.810         clk              
 IOBS_LR_328_209/DIN               td                    0.735       7.545 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.545         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       7.583 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       8.046         _N3              
 PLL_158_55/CLK_OUT0               td                    0.078       8.124 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       8.727         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       8.727 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.895       9.622         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188       9.810                          
 clock uncertainty                                      -0.150       9.660                          

 Setup time                                             -0.169       9.491                          

 Data required time                                                  9.491                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.491                          
 Data arrival time                                                   7.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.052                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/vs_out/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi/sync_vg/vs_out/opit_0_L5Q_perm/L4
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N3              
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.895       2.886         ntclkbufg_2      
 CLMS_266_137/CLK                                                          r       u_hdmi/sync_vg/vs_out/opit_0_L5Q_perm/CLK

 CLMS_266_137/Q3                   tco                   0.178       3.064 f       u_hdmi/sync_vg/vs_out/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.061       3.125         u_hdmi/vs        
 CLMS_266_137/D4                                                           f       u_hdmi/sync_vg/vs_out/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.925       3.093         ntclkbufg_2      
 CLMS_266_137/CLK                                                          r       u_hdmi/sync_vg/vs_out/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.028       2.858                          

 Data required time                                                  2.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.858                          
 Data arrival time                                                   3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/v_count[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi/sync_vg/de_out/opit_0_MUX4TO1Q/S1
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N3              
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.895       2.886         ntclkbufg_2      
 CLMA_266_128/CLK                                                          r       u_hdmi/sync_vg/v_count[10]/opit_0_L5Q_perm/CLK

 CLMA_266_128/Q3                   tco                   0.178       3.064 f       u_hdmi/sync_vg/v_count[10]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.138       3.202         u_hdmi/sync_vg/v_count [10]
 CLMS_266_129/C4                                                           f       u_hdmi/sync_vg/de_out/opit_0_MUX4TO1Q/S1

 Data arrival time                                                   3.202         Logic Levels: 0  
                                                                                   Logic: 0.178ns(56.329%), Route: 0.138ns(43.671%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.925       3.093         ntclkbufg_2      
 CLMS_266_129/CLK                                                          r       u_hdmi/sync_vg/de_out/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.192       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                              -0.028       2.873                          

 Data required time                                                  2.873                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.873                          
 Data arrival time                                                   3.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/sync_vg/v_count[1]/opit_0_A2Q0/CLK
Endpoint    : u_hdmi/sync_vg/v_count[1]/opit_0_A2Q0/I01
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N3              
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603       1.991         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.895       2.886         ntclkbufg_2      
 CLMS_262_125/CLK                                                          r       u_hdmi/sync_vg/v_count[1]/opit_0_A2Q0/CLK

 CLMS_262_125/Q0                   tco                   0.182       3.068 r       u_hdmi/sync_vg/v_count[1]/opit_0_A2Q0/Q
                                   net (fanout=6)        0.065       3.133         u_hdmi/sync_vg/v_count [1]
 CLMS_262_125/A1                                                           r       u_hdmi/sync_vg/v_count[1]/opit_0_A2Q0/I01

 Data arrival time                                                   3.133         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.684%), Route: 0.065ns(26.316%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.925       3.093         ntclkbufg_2      
 CLMS_262_125/CLK                                                          r       u_hdmi/sync_vg/v_count[1]/opit_0_A2Q0/CLK
 clock pessimism                                        -0.207       2.886                          
 clock uncertainty                                       0.000       2.886                          

 Hold time                                              -0.093       2.793                          

 Data required time                                                  2.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.793                          
 Data arrival time                                                   3.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_l[22][12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/L1
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                              3240.000    3240.000 r                        
 P20                                                     0.000    3240.000 r       clk (port)       
                                   net (fanout=1)        0.074    3240.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861    3240.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3240.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058    3240.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    3242.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000    3242.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.925    3243.367         ntclkbufg_0      
 CLMS_226_177/CLK                                                          r       u_wrapper/u_bitmap/bitmap_l[22][12]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_177/Q3                   tco                   0.220    3243.587 f       u_wrapper/u_bitmap/bitmap_l[22][12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.145    3244.732         u_wrapper/u_bitmap/bitmap_l[22] [12]
 CLMA_230_160/Y3                   td                    0.513    3245.245 f       u_wrapper/u_bitmap/N4391_32[28]_muxf8/F
                                   net (fanout=1)        0.553    3245.798         hdmi_bitmap_data[12]
 CLMA_210_136/Y1                   td                    0.374    3246.172 f       u_hdmi/N102_33[0]_muxf7/F
                                   net (fanout=2)        0.068    3246.240         u_hdmi/_N11107   
 CLMA_210_137/D1                                                           f       u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                3246.240         Logic Levels: 2  
                                                                                   Logic: 1.107ns(38.531%), Route: 1.766ns(61.469%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      3240.016    3240.016 r                        
 P20                                                     0.000    3240.016 r       clk (port)       
                                   net (fanout=1)        0.074    3240.090         clk              
 IOBS_LR_328_209/DIN               td                    0.735    3240.825 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3240.825         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038    3240.863 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    3241.326         _N3              
 PLL_158_55/CLK_OUT0               td                    0.078    3241.404 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    3242.007         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000    3242.007 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.895    3242.902         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.152    3243.054                          
 clock uncertainty                                      -0.150    3242.904                          

 Setup time                                             -0.169    3242.735                          

 Data required time                                               3242.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3242.735                          
 Data arrival time                                                3246.240                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.505                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_h[22][8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                              3240.000    3240.000 r                        
 P20                                                     0.000    3240.000 r       clk (port)       
                                   net (fanout=1)        0.074    3240.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861    3240.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3240.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058    3240.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    3242.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000    3242.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.925    3243.367         ntclkbufg_0      
 CLMS_222_165/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[22][8]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_165/Q2                   tco                   0.223    3243.590 f       u_wrapper/u_bitmap/bitmap_h[22][8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.717    3244.307         u_wrapper/u_bitmap/bitmap_h[22] [8]
 CLMA_202_132/Y3                   td                    0.511    3244.818 r       u_wrapper/u_bitmap/N4391_32[8]_muxf8/F
                                   net (fanout=1)        0.440    3245.258         hdmi_bitmap_data[24]
 CLMA_210_120/Y2                   td                    0.379    3245.637 f       u_hdmi/N102_31[1]/gateop/F
                                   net (fanout=1)        0.287    3245.924         u_hdmi/_N11104   
 CLMA_210_137/Y1                   td                    0.234    3246.158 r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=1)        0.147    3246.305         u_hdmi/pattern_vg/N41
 CLMA_210_137/D4                                                           r       u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                3246.305         Logic Levels: 3  
                                                                                   Logic: 1.347ns(45.848%), Route: 1.591ns(54.152%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      3240.016    3240.016 r                        
 P20                                                     0.000    3240.016 r       clk (port)       
                                   net (fanout=1)        0.074    3240.090         clk              
 IOBS_LR_328_209/DIN               td                    0.735    3240.825 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3240.825         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038    3240.863 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    3241.326         _N3              
 PLL_158_55/CLK_OUT0               td                    0.078    3241.404 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    3242.007         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000    3242.007 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.895    3242.902         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/g_out[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.152    3243.054                          
 clock uncertainty                                      -0.150    3242.904                          

 Setup time                                             -0.092    3242.812                          

 Data required time                                               3242.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3242.812                          
 Data arrival time                                                3246.305                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.493                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_l[22][12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/b_out[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                              3240.000    3240.000 r                        
 P20                                                     0.000    3240.000 r       clk (port)       
                                   net (fanout=1)        0.074    3240.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861    3240.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3240.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058    3240.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    3242.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000    3242.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.925    3243.367         ntclkbufg_0      
 CLMS_226_177/CLK                                                          r       u_wrapper/u_bitmap/bitmap_l[22][12]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_177/Q3                   tco                   0.220    3243.587 f       u_wrapper/u_bitmap/bitmap_l[22][12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.145    3244.732         u_wrapper/u_bitmap/bitmap_l[22] [12]
 CLMA_230_160/Y3                   td                    0.513    3245.245 f       u_wrapper/u_bitmap/N4391_32[28]_muxf8/F
                                   net (fanout=1)        0.553    3245.798         hdmi_bitmap_data[12]
 CLMA_210_136/Y1                   td                    0.361    3246.159 r       u_hdmi/N102_33[0]_muxf7/F
                                   net (fanout=2)        0.073    3246.232         u_hdmi/_N11107   
 CLMA_210_137/C4                                                           r       u_hdmi/pattern_vg/b_out[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                3246.232         Logic Levels: 2  
                                                                                   Logic: 1.094ns(38.185%), Route: 1.771ns(61.815%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                      3240.016    3240.016 r                        
 P20                                                     0.000    3240.016 r       clk (port)       
                                   net (fanout=1)        0.074    3240.090         clk              
 IOBS_LR_328_209/DIN               td                    0.735    3240.825 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    3240.825         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038    3240.863 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    3241.326         _N3              
 PLL_158_55/CLK_OUT0               td                    0.078    3241.404 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603    3242.007         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000    3242.007 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.895    3242.902         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/b_out[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.152    3243.054                          
 clock uncertainty                                      -0.150    3242.904                          

 Setup time                                             -0.094    3242.810                          

 Data required time                                               3242.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                               3242.810                          
 Data arrival time                                                3246.232                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_h[0][9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I3
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.895       3.165         ntclkbufg_0      
 CLMS_218_141/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[0][9]/opit_0_inv_L5Q_perm/CLK

 CLMS_218_141/Q1                   tco                   0.184       3.349 r       u_wrapper/u_bitmap/bitmap_h[0][9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.148       3.497         u_wrapper/u_bitmap/bitmap_h[0] [9]
 CLMA_218_144/Y3                   td                    0.302       3.799 r       u_wrapper/u_bitmap/N4391_32[9]_muxf8/F
                                   net (fanout=1)        0.212       4.011         hdmi_bitmap_data[25]
 CLMS_214_137/Y6CD                 td                    0.259       4.270 r       u_hdmi/N102_25[1]_muxf6/F
                                   net (fanout=1)        0.144       4.414         u_hdmi/_N11092   
 CLMA_210_137/B0                                                           r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   4.414         Logic Levels: 2  
                                                                                   Logic: 0.745ns(59.648%), Route: 0.504ns(40.352%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.925       3.093         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.152       2.941                          
 clock uncertainty                                       0.150       3.091                          

 Hold time                                              -0.069       3.022                          

 Data required time                                                  3.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.022                          
 Data arrival time                                                   4.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_h[0][14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I0
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.895       3.165         ntclkbufg_0      
 CLMS_190_145/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[0][14]/opit_0_inv_L5Q_perm/CLK

 CLMS_190_145/Q1                   tco                   0.184       3.349 r       u_wrapper/u_bitmap/bitmap_h[0][14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.145       3.494         u_wrapper/u_bitmap/bitmap_h[0] [14]
 CLMA_194_144/Y3                   td                    0.302       3.796 r       u_wrapper/u_bitmap/N4391_32[14]_muxf8/F
                                   net (fanout=1)        0.238       4.034         hdmi_bitmap_data[30]
 CLMA_210_144/Y1                   td                    0.177       4.211 r       u_hdmi/N102_28[1]/gateop/F
                                   net (fanout=1)        0.216       4.427         u_hdmi/_N11098   
 CLMA_210_137/BD                                                           r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                   4.427         Logic Levels: 2  
                                                                                   Logic: 0.663ns(52.536%), Route: 0.599ns(47.464%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.925       3.093         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.152       2.941                          
 clock uncertainty                                       0.150       3.091                          

 Hold time                                              -0.067       3.024                          

 Data required time                                                  3.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.024                          
 Data arrival time                                                   4.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_bitmap/bitmap_h[2][4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I1
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.895       3.165         ntclkbufg_0      
 CLMA_210_120/CLK                                                          r       u_wrapper/u_bitmap/bitmap_h[2][4]/opit_0_inv_L5Q_perm/CLK

 CLMA_210_120/Q3                   tco                   0.182       3.347 r       u_wrapper/u_bitmap/bitmap_h[2][4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.206       3.553         u_wrapper/u_bitmap/bitmap_h[2] [4]
 CLMA_210_116/Y3                   td                    0.305       3.858 r       u_wrapper/u_bitmap/N4391_32[4]_muxf8/F
                                   net (fanout=1)        0.196       4.054         hdmi_bitmap_data[20]
 CLMA_210_120/Y2                   td                    0.167       4.221 r       u_hdmi/N102_31[1]/gateop/F
                                   net (fanout=1)        0.217       4.438         u_hdmi/_N11104   
 CLMA_210_137/B1                                                           r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                   4.438         Logic Levels: 2  
                                                                                   Logic: 0.654ns(51.375%), Route: 0.619ns(48.625%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.925       3.093         ntclkbufg_2      
 CLMA_210_137/CLK                                                          r       u_hdmi/pattern_vg/r_out[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.152       2.941                          
 clock uncertainty                                       0.150       3.091                          

 Hold time                                              -0.084       3.007                          

 Data required time                                                  3.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.007                          
 Data arrival time                                                   4.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.431                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/sync_vg/v_count[9]/opit_0_A2Q0/RS
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     77261.910   77261.910 r                        
 P20                                                     0.000   77261.910 r       clk (port)       
                                   net (fanout=1)        0.074   77261.984         clk              
 IOBS_LR_328_209/DIN               td                    0.861   77262.845 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   77262.845         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058   77262.903 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   77263.381         _N3              
 PLL_158_55/CLK_OUT1               td                    0.079   77263.460 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   77264.074         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000   77264.074 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925   77264.999         ntclkbufg_1      
 CLMA_266_140/CLK                                                          r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_140/Q2                   tco                   0.223   77265.222 f       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.258   77265.480         u_hdmi/rstn_1ms [3]
 CLMS_266_145/Y2                   td                    0.381   77265.861 f       u_hdmi/N173_9/gateop_perm/Z
                                   net (fanout=2)        0.288   77266.149         u_hdmi/_N22520   
 CLMS_266_129/Y0                   td                    0.380   77266.529 f       u_hdmi/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=12)       0.252   77266.781         u_hdmi/ms72xx_ctl/N0
 CLMS_262_133/RS                                                           f       u_hdmi/sync_vg/v_count[9]/opit_0_A2Q0/RS

 Data arrival time                                               77266.781         Logic Levels: 2  
                                                                                   Logic: 0.984ns(55.219%), Route: 0.798ns(44.781%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     77261.920   77261.920 r                        
 P20                                                     0.000   77261.920 r       clk (port)       
                                   net (fanout=1)        0.074   77261.994         clk              
 IOBS_LR_328_209/DIN               td                    0.735   77262.729 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   77262.729         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038   77262.767 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   77263.230         _N3              
 PLL_158_55/CLK_OUT0               td                    0.078   77263.308 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603   77263.911         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000   77263.911 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.895   77264.806         ntclkbufg_2      
 CLMS_262_133/CLK                                                          r       u_hdmi/sync_vg/v_count[9]/opit_0_A2Q0/CLK
 clock pessimism                                         0.161   77264.967                          
 clock uncertainty                                      -0.150   77264.817                          

 Setup time                                             -0.270   77264.547                          

 Data required time                                              77264.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                              77264.547                          
 Data arrival time                                               77266.781                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.234                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/sync_vg/hs_out/opit_0_L5Q_perm/RS
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     77261.910   77261.910 r                        
 P20                                                     0.000   77261.910 r       clk (port)       
                                   net (fanout=1)        0.074   77261.984         clk              
 IOBS_LR_328_209/DIN               td                    0.861   77262.845 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   77262.845         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058   77262.903 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   77263.381         _N3              
 PLL_158_55/CLK_OUT1               td                    0.079   77263.460 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   77264.074         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000   77264.074 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925   77264.999         ntclkbufg_1      
 CLMA_266_140/CLK                                                          r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_140/Q2                   tco                   0.223   77265.222 f       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.258   77265.480         u_hdmi/rstn_1ms [3]
 CLMS_266_145/Y2                   td                    0.381   77265.861 f       u_hdmi/N173_9/gateop_perm/Z
                                   net (fanout=2)        0.288   77266.149         u_hdmi/_N22520   
 CLMS_266_129/Y0                   td                    0.380   77266.529 f       u_hdmi/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=12)       0.251   77266.780         u_hdmi/ms72xx_ctl/N0
 CLMS_270_129/RS                                                           f       u_hdmi/sync_vg/hs_out/opit_0_L5Q_perm/RS

 Data arrival time                                               77266.780         Logic Levels: 2  
                                                                                   Logic: 0.984ns(55.250%), Route: 0.797ns(44.750%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     77261.920   77261.920 r                        
 P20                                                     0.000   77261.920 r       clk (port)       
                                   net (fanout=1)        0.074   77261.994         clk              
 IOBS_LR_328_209/DIN               td                    0.735   77262.729 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   77262.729         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038   77262.767 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   77263.230         _N3              
 PLL_158_55/CLK_OUT0               td                    0.078   77263.308 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603   77263.911         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000   77263.911 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.895   77264.806         ntclkbufg_2      
 CLMS_270_129/CLK                                                          r       u_hdmi/sync_vg/hs_out/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161   77264.967                          
 clock uncertainty                                      -0.150   77264.817                          

 Setup time                                             -0.270   77264.547                          

 Data required time                                              77264.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                              77264.547                          
 Data arrival time                                               77266.780                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/sync_vg/v_count[5]/opit_0_L5Q_perm/RS
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     77261.910   77261.910 r                        
 P20                                                     0.000   77261.910 r       clk (port)       
                                   net (fanout=1)        0.074   77261.984         clk              
 IOBS_LR_328_209/DIN               td                    0.861   77262.845 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   77262.845         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058   77262.903 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   77263.381         _N3              
 PLL_158_55/CLK_OUT1               td                    0.079   77263.460 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614   77264.074         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000   77264.074 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925   77264.999         ntclkbufg_1      
 CLMA_266_140/CLK                                                          r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_140/Q2                   tco                   0.223   77265.222 f       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.258   77265.480         u_hdmi/rstn_1ms [3]
 CLMS_266_145/Y2                   td                    0.381   77265.861 f       u_hdmi/N173_9/gateop_perm/Z
                                   net (fanout=2)        0.288   77266.149         u_hdmi/_N22520   
 CLMS_266_129/Y0                   td                    0.380   77266.529 f       u_hdmi/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=12)       0.251   77266.780         u_hdmi/ms72xx_ctl/N0
 CLMA_270_128/RS                                                           f       u_hdmi/sync_vg/v_count[5]/opit_0_L5Q_perm/RS

 Data arrival time                                               77266.780         Logic Levels: 2  
                                                                                   Logic: 0.984ns(55.250%), Route: 0.797ns(44.750%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     77261.920   77261.920 r                        
 P20                                                     0.000   77261.920 r       clk (port)       
                                   net (fanout=1)        0.074   77261.994         clk              
 IOBS_LR_328_209/DIN               td                    0.735   77262.729 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   77262.729         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038   77262.767 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   77263.230         _N3              
 PLL_158_55/CLK_OUT0               td                    0.078   77263.308 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.603   77263.911         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000   77263.911 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.895   77264.806         ntclkbufg_2      
 CLMA_270_128/CLK                                                          r       u_hdmi/sync_vg/v_count[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161   77264.967                          
 clock uncertainty                                      -0.150   77264.817                          

 Setup time                                             -0.270   77264.547                          

 Data required time                                              77264.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                              77264.547                          
 Data arrival time                                               77266.780                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/L4
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N3              
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.895       2.882         ntclkbufg_1      
 CLMA_266_140/CLK                                                          r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_140/Q3                   tco                   0.182       3.064 r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.143       3.207         u_hdmi/rstn_1ms [4]
 CLMS_262_141/Y1                   td                    0.156       3.363 f       u_hdmi/N173_13/gateop_perm/Z
                                   net (fanout=12)       0.067       3.430         u_hdmi/_N22524   
 CLMA_262_140/C4                                                           f       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.430         Logic Levels: 1  
                                                                                   Logic: 0.338ns(61.679%), Route: 0.210ns(38.321%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.925       3.093         ntclkbufg_2      
 CLMA_262_140/CLK                                                          r       u_hdmi/sync_vg/y_act[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.932                          
 clock uncertainty                                       0.150       3.082                          

 Hold time                                              -0.028       3.054                          

 Data required time                                                  3.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.054                          
 Data arrival time                                                   3.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/sync_vg/y_act[9]/opit_0_L5Q_perm/L4
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N3              
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.895       2.882         ntclkbufg_1      
 CLMA_266_140/CLK                                                          r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_140/Q3                   tco                   0.182       3.064 r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.143       3.207         u_hdmi/rstn_1ms [4]
 CLMS_262_141/Y1                   td                    0.156       3.363 f       u_hdmi/N173_13/gateop_perm/Z
                                   net (fanout=12)       0.067       3.430         u_hdmi/_N22524   
 CLMS_262_141/C4                                                           f       u_hdmi/sync_vg/y_act[9]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.430         Logic Levels: 1  
                                                                                   Logic: 0.338ns(61.679%), Route: 0.210ns(38.321%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.925       3.093         ntclkbufg_2      
 CLMS_262_141/CLK                                                          r       u_hdmi/sync_vg/y_act[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.932                          
 clock uncertainty                                       0.150       3.082                          

 Hold time                                              -0.028       3.054                          

 Data required time                                                  3.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.054                          
 Data arrival time                                                   3.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/sync_vg/y_act[8]/opit_0_L5Q_perm/L4
Path Group  : clk|u_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N3              
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.895       2.882         ntclkbufg_1      
 CLMA_266_140/CLK                                                          r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_140/Q3                   tco                   0.182       3.064 r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.143       3.207         u_hdmi/rstn_1ms [4]
 CLMS_262_141/Y1                   td                    0.156       3.363 f       u_hdmi/N173_13/gateop_perm/Z
                                   net (fanout=12)       0.139       3.502         u_hdmi/_N22524   
 CLMA_262_140/D4                                                           f       u_hdmi/sync_vg/y_act[8]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.502         Logic Levels: 1  
                                                                                   Logic: 0.338ns(54.516%), Route: 0.282ns(45.484%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       u_pll/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.614       2.168         nt_pix_clk       
 USCM_84_110/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=54)       0.925       3.093         ntclkbufg_2      
 CLMA_262_140/CLK                                                          r       u_hdmi/sync_vg/y_act[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.932                          
 clock uncertainty                                       0.150       3.082                          

 Hold time                                              -0.028       3.054                          

 Data required time                                                  3.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.054                          
 Data arrival time                                                   3.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.448                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi/ms72xx_ctl/iic_dri_tx/send_data[0]/opit_0_L5Q_perm/L1
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925       3.089         ntclkbufg_1      
 CLMA_274_76/CLK                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_274_76/Q2                    tco                   0.223       3.312 f       u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.359       3.671         u_hdmi/ms72xx_ctl/iic_dri_tx/fre_cnt [1]
 CLMS_274_81/Y3                    td                    0.243       3.914 f       u_hdmi/ms72xx_ctl/iic_dri_tx/N310_7/gateop_perm/Z
                                   net (fanout=11)       0.271       4.185         u_hdmi/ms72xx_ctl/iic_dri_tx/full_cycle
 CLMS_274_85/Y3                    td                    0.151       4.336 f       u_hdmi/ms72xx_ctl/iic_dri_tx/N39/gateop_perm/Z
                                   net (fanout=13)       0.354       4.690         u_hdmi/ms72xx_ctl/iic_dri_tx/start
 CLMA_274_88/Y2                    td                    0.227       4.917 f       u_hdmi/ms72xx_ctl/iic_dri_tx/N461_5/gateop_perm/Z
                                   net (fanout=8)        0.484       5.401         u_hdmi/ms72xx_ctl/iic_dri_tx/_N2422
 CLMA_282_100/Y1                   td                    0.244       5.645 f       u_hdmi/ms72xx_ctl/iic_dri_tx/N461_8_or[0]_3/gateop_perm/Z
                                   net (fanout=1)        0.367       6.012         u_hdmi/ms72xx_ctl/iic_dri_tx/_N22611
 CLMS_282_89/C1                                                            f       u_hdmi/ms72xx_ctl/iic_dri_tx/send_data[0]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.012         Logic Levels: 4  
                                                                                   Logic: 1.088ns(37.222%), Route: 1.835ns(62.778%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 P20                                                     0.000     100.210 r       clk (port)       
                                   net (fanout=1)        0.074     100.284         clk              
 IOBS_LR_328_209/DIN               td                    0.735     101.019 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.019         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.057 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.520         _N3              
 PLL_158_55/CLK_OUT1               td                    0.074     101.594 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     102.197         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000     102.197 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.895     103.092         ntclkbufg_1      
 CLMS_282_89/CLK                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/send_data[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188     103.280                          
 clock uncertainty                                      -0.150     103.130                          

 Setup time                                             -0.190     102.940                          

 Data required time                                                102.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.940                          
 Data arrival time                                                   6.012                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.928                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/CLK
Endpoint    : u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925       3.089         ntclkbufg_1      
 CLMA_274_96/CLK                                                           r       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/CLK

 CLMA_274_96/Q2                    tco                   0.223       3.312 f       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.302       3.614         u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt [3]
 CLMS_270_113/Y0                   td                    0.380       3.994 f       u_hdmi/ms72xx_ctl/ms7210_ctl/N403_10/gateop_perm/Z
                                   net (fanout=1)        0.270       4.264         u_hdmi/ms72xx_ctl/ms7210_ctl/_N22562
 CLMS_270_105/Y1                   td                    0.360       4.624 f       u_hdmi/ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/Z
                                   net (fanout=4)        0.370       4.994         u_hdmi/ms72xx_ctl/ms7210_ctl/N612 [0]
 CLMS_274_97/Y0                    td                    0.150       5.144 f       u_hdmi/ms72xx_ctl/ms7210_ctl/N539/gateop_perm/Z
                                   net (fanout=3)        0.145       5.289         u_hdmi/ms72xx_ctl/ms7210_ctl/N539
 CLMA_274_96/RSCO                  td                    0.113       5.402 f       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.402         ntR8             
 CLMA_274_100/RSCO                 td                    0.113       5.515 f       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.515         ntR7             
 CLMA_274_104/RSCO                 td                    0.113       5.628 f       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.628         ntR6             
 CLMA_274_108/RSCO                 td                    0.113       5.741 f       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.741         ntR5             
 CLMA_274_112/RSCO                 td                    0.113       5.854 f       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.854         ntR4             
 CLMA_274_116/RSCI                                                         f       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/RS

 Data arrival time                                                   5.854         Logic Levels: 8  
                                                                                   Logic: 1.678ns(60.687%), Route: 1.087ns(39.313%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 P20                                                     0.000     100.210 r       clk (port)       
                                   net (fanout=1)        0.074     100.284         clk              
 IOBS_LR_328_209/DIN               td                    0.735     101.019 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.019         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.057 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.520         _N3              
 PLL_158_55/CLK_OUT1               td                    0.074     101.594 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     102.197         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000     102.197 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.895     103.092         ntclkbufg_1      
 CLMA_274_116/CLK                                                          r       u_hdmi/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/CLK
 clock pessimism                                         0.192     103.284                          
 clock uncertainty                                      -0.150     103.134                          

 Setup time                                             -0.269     102.865                          

 Data required time                                                102.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.865                          
 Data arrival time                                                   5.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/CLK
Endpoint    : u_hdmi/ms72xx_ctl/ms7210_ctl/data_in[3]/opit_0_inv_L5Q_perm/L1
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925       3.089         ntclkbufg_1      
 CLMS_274_77/CLK                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/CLK

 CLMS_274_77/Q2                    tco                   0.223       3.312 f       u_hdmi/ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/Q
                                   net (fanout=1)        0.350       3.662         u_hdmi/ms72xx_ctl/data_out_tx [1]
 CLMA_274_80/Y3                    td                    0.358       4.020 f       u_hdmi/ms72xx_ctl/ms7210_ctl/N14_6/gateop_perm/Z
                                   net (fanout=1)        0.246       4.266         u_hdmi/ms72xx_ctl/ms7210_ctl/_N22542
 CLMS_274_77/Y1                    td                    0.151       4.417 f       u_hdmi/ms72xx_ctl/ms7210_ctl/N14_8/gateop_perm/Z
                                   net (fanout=3)        0.406       4.823         u_hdmi/ms72xx_ctl/ms7210_ctl/_N22544
 CLMS_270_97/Y3                    td                    0.360       5.183 f       u_hdmi/ms72xx_ctl/ms7210_ctl/N586/gateop_perm/Z
                                   net (fanout=2)        0.256       5.439         u_hdmi/ms72xx_ctl/ms7210_ctl/N586
 CLMA_274_92/Y3                    td                    0.162       5.601 r       u_hdmi/ms72xx_ctl/ms7210_ctl/N589/gateop_perm/Z
                                   net (fanout=8)        0.289       5.890         u_hdmi/ms72xx_ctl/ms7210_ctl/N589
 CLMA_282_92/D1                                                            r       u_hdmi/ms72xx_ctl/ms7210_ctl/data_in[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.890         Logic Levels: 4  
                                                                                   Logic: 1.254ns(44.770%), Route: 1.547ns(55.230%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 P20                                                     0.000     100.210 r       clk (port)       
                                   net (fanout=1)        0.074     100.284         clk              
 IOBS_LR_328_209/DIN               td                    0.735     101.019 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.019         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.057 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.520         _N3              
 PLL_158_55/CLK_OUT1               td                    0.074     101.594 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     102.197         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000     102.197 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.895     103.092         ntclkbufg_1      
 CLMA_282_92/CLK                                                           r       u_hdmi/ms72xx_ctl/ms7210_ctl/data_in[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.188     103.280                          
 clock uncertainty                                      -0.150     103.130                          

 Setup time                                             -0.162     102.968                          

 Data required time                                                102.968                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.968                          
 Data arrival time                                                   5.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.078                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/CLK
Endpoint    : u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[2]/opit_0_inv/D
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N3              
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.895       2.882         ntclkbufg_1      
 CLMA_274_80/CLK                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/CLK

 CLMA_274_80/Q3                    tco                   0.178       3.060 f       u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/Q
                                   net (fanout=2)        0.059       3.119         u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data [1]
 CLMA_274_80/AD                                                            f       u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[2]/opit_0_inv/D

 Data arrival time                                                   3.119         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925       3.089         ntclkbufg_1      
 CLMA_274_80/CLK                                                           r       u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[2]/opit_0_inv/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                               0.040       2.923                          

 Data required time                                                  2.923                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.923                          
 Data arrival time                                                   3.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N3              
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.895       2.882         ntclkbufg_1      
 CLMS_274_101/CLK                                                          r       u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_274_101/Q3                   tco                   0.182       3.064 r       u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.199       3.263         u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_278_88/ADA0[8]                                                        r       u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   3.263         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925       3.089         ntclkbufg_1      
 DRM_278_88/CLKA[0]                                                        r       u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.166       3.067                          

 Data required time                                                  3.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.067                          
 Data arrival time                                                   3.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N3              
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.895       2.882         ntclkbufg_1      
 CLMS_274_101/CLK                                                          r       u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMS_274_101/Q1                   tco                   0.184       3.066 r       u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.199       3.265         u_hdmi/ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_278_88/ADA0[6]                                                        r       u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   3.265         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.042%), Route: 0.199ns(51.958%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925       3.089         ntclkbufg_1      
 DRM_278_88/CLKA[0]                                                        r       u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.166       3.067                          

 Data required time                                                  3.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.067                          
 Data arrival time                                                   3.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce_4/opit_0_L5Q_perm/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.925       3.367         ntclkbufg_0      
 CLMS_242_205/CLK                                                          r       u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/CLK

 CLMS_242_205/Q3                   tco                   0.220       3.587 f       u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.367       3.954         u_wrapper/u_block_ctrl/nxt_blk_idx [4]
 CLMS_242_213/Y3                   td                    0.221       4.175 r       u_wrapper/u_block_ctrl/N11_4/gateop_perm/Z
                                   net (fanout=19)       0.372       4.547         u_wrapper/u_block_ctrl/N11
 CLMS_242_201/Y0                   td                    0.226       4.773 f       u_wrapper/u_block_ctrl/N48_18/gateop_perm/Z
                                   net (fanout=1)        0.152       4.925         u_wrapper/u_block_ctrl/_N3056
 CLMS_242_201/Y2                   td                    0.264       5.189 f       u_wrapper/u_block_ctrl/N48_28/gateop_perm/Z
                                   net (fanout=10)       0.311       5.500         u_wrapper/u_block_ctrl/nxt_blk_data [0]
 CLMS_226_197/Y2                   td                    0.381       5.881 f       u_wrapper/u_block_ctrl/N183_inv/gateop_perm/Z
                                   net (fanout=3)        0.169       6.050         u_wrapper/u_block_ctrl/N183
 CLMA_230_196/RS                                                           f       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_4/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.050         Logic Levels: 4  
                                                                                   Logic: 1.312ns(48.900%), Route: 1.371ns(51.100%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      20.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N3              
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.895      23.165         ntclkbufg_0      
 CLMA_230_196/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_4/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   6.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce_9/opit_0_L5Q_perm/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.925       3.367         ntclkbufg_0      
 CLMS_242_205/CLK                                                          r       u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/CLK

 CLMS_242_205/Q3                   tco                   0.220       3.587 f       u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.367       3.954         u_wrapper/u_block_ctrl/nxt_blk_idx [4]
 CLMS_242_213/Y3                   td                    0.221       4.175 r       u_wrapper/u_block_ctrl/N11_4/gateop_perm/Z
                                   net (fanout=19)       0.372       4.547         u_wrapper/u_block_ctrl/N11
 CLMS_242_201/Y0                   td                    0.226       4.773 f       u_wrapper/u_block_ctrl/N48_18/gateop_perm/Z
                                   net (fanout=1)        0.152       4.925         u_wrapper/u_block_ctrl/_N3056
 CLMS_242_201/Y2                   td                    0.264       5.189 f       u_wrapper/u_block_ctrl/N48_28/gateop_perm/Z
                                   net (fanout=10)       0.311       5.500         u_wrapper/u_block_ctrl/nxt_blk_data [0]
 CLMS_226_197/Y2                   td                    0.381       5.881 f       u_wrapper/u_block_ctrl/N183_inv/gateop_perm/Z
                                   net (fanout=3)        0.169       6.050         u_wrapper/u_block_ctrl/N183
 CLMA_230_196/RS                                                           f       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_9/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.050         Logic Levels: 4  
                                                                                   Logic: 1.312ns(48.900%), Route: 1.371ns(51.100%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      20.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N3              
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.895      23.165         ntclkbufg_0      
 CLMA_230_196/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_9/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   6.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce_6/opit_0_MUX4TO1Q/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.925       3.367         ntclkbufg_0      
 CLMS_242_205/CLK                                                          r       u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/CLK

 CLMS_242_205/Q3                   tco                   0.220       3.587 f       u_wrapper/u_block_ctrl/nxt_blk_idx[4]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.367       3.954         u_wrapper/u_block_ctrl/nxt_blk_idx [4]
 CLMS_242_213/Y3                   td                    0.221       4.175 r       u_wrapper/u_block_ctrl/N11_4/gateop_perm/Z
                                   net (fanout=19)       0.372       4.547         u_wrapper/u_block_ctrl/N11
 CLMS_242_201/Y0                   td                    0.226       4.773 f       u_wrapper/u_block_ctrl/N48_18/gateop_perm/Z
                                   net (fanout=1)        0.152       4.925         u_wrapper/u_block_ctrl/_N3056
 CLMS_242_201/Y2                   td                    0.264       5.189 f       u_wrapper/u_block_ctrl/N48_28/gateop_perm/Z
                                   net (fanout=10)       0.160       5.349         u_wrapper/u_block_ctrl/nxt_blk_data [0]
 CLMA_242_200/Y2                   td                    0.379       5.728 f       u_wrapper/u_block_ctrl/N213_inv/gateop_perm/Z
                                   net (fanout=2)        0.289       6.017         u_wrapper/u_block_ctrl/N213
 CLMA_242_200/RS                                                           f       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_6/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   6.017         Logic Levels: 4  
                                                                                   Logic: 1.310ns(49.434%), Route: 1.340ns(50.566%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 P20                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.074      20.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038      20.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N3              
 USCM_84_108/CLK_USCM              td                    0.000      22.270 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.895      23.165         ntclkbufg_0      
 CLMA_242_200/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_6/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.187      23.352                          
 clock uncertainty                                      -0.050      23.302                          

 Recovery time                                          -0.476      22.826                          

 Data required time                                                 22.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.826                          
 Data arrival time                                                   6.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce_3/opit_0_L5Q_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.895       3.165         ntclkbufg_0      
 CLMA_230_213/CLK                                                          r       u_wrapper/u_block_ctrl/nxt_blk_idx[0]/opit_0_L5Q_perm/CLK

 CLMA_230_213/Q0                   tco                   0.182       3.347 r       u_wrapper/u_block_ctrl/nxt_blk_idx[0]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.135       3.482         u_wrapper/u_block_ctrl/nxt_blk_idx [0]
 CLMA_230_212/Y2                   td                    0.166       3.648 f       u_wrapper/u_block_ctrl/N210_inv/gateop/F
                                   net (fanout=2)        0.126       3.774         u_wrapper/u_block_ctrl/N210
 CLMA_230_212/RS                                                           f       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_3/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.774         Logic Levels: 1  
                                                                                   Logic: 0.348ns(57.143%), Route: 0.261ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.925       3.367         ntclkbufg_0      
 CLMA_230_212/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce_3/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                           -0.181       2.999                          

 Data required time                                                  2.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.999                          
 Data arrival time                                                   3.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.775                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_sel_3/opit_0/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.895       3.165         ntclkbufg_0      
 CLMA_230_213/CLK                                                          r       u_wrapper/u_block_ctrl/nxt_blk_idx[0]/opit_0_L5Q_perm/CLK

 CLMA_230_213/Q0                   tco                   0.182       3.347 r       u_wrapper/u_block_ctrl/nxt_blk_idx[0]/opit_0_L5Q_perm/Q
                                   net (fanout=19)       0.135       3.482         u_wrapper/u_block_ctrl/nxt_blk_idx [0]
 CLMA_230_212/Y1                   td                    0.159       3.641 r       u_wrapper/u_block_ctrl/N211/gateop/F
                                   net (fanout=2)        0.195       3.836         u_wrapper/u_block_ctrl/N211
 CLMA_230_209/RS                                                           r       u_wrapper/u_block_ctrl/cur_blk_data_r_sel_3/opit_0/RS

 Data arrival time                                                   3.836         Logic Levels: 1  
                                                                                   Logic: 0.341ns(50.820%), Route: 0.330ns(49.180%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.925       3.367         ntclkbufg_0      
 CLMA_230_209/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_data_r_sel_3/opit_0/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                           -0.187       2.993                          

 Data required time                                                  2.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.993                          
 Data arrival time                                                   3.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_wrapper/u_block_ctrl/nxt_blk_idx[2]/opit_0_A2Q21/CLK
Endpoint    : u_wrapper/u_block_ctrl/cur_blk_data_r_ce/opit_0_L5Q_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.270 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.895       3.165         ntclkbufg_0      
 CLMS_242_205/CLK                                                          r       u_wrapper/u_block_ctrl/nxt_blk_idx[2]/opit_0_A2Q21/CLK

 CLMS_242_205/Q1                   tco                   0.184       3.349 r       u_wrapper/u_block_ctrl/nxt_blk_idx[2]/opit_0_A2Q21/Q1
                                   net (fanout=24)       0.132       3.481         u_wrapper/u_block_ctrl/nxt_blk_idx [2]
 CLMA_242_204/Y0                   td                    0.184       3.665 r       u_wrapper/u_block_ctrl/N198_inv/gateop/F
                                   net (fanout=2)        0.198       3.863         u_wrapper/u_block_ctrl/N198
 CLMA_242_208/RS                                                           r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.863         Logic Levels: 1  
                                                                                   Logic: 0.368ns(52.722%), Route: 0.330ns(47.278%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     0.925       3.367         ntclkbufg_0      
 CLMA_242_208/CLK                                                          r       u_wrapper/u_block_ctrl/cur_blk_data_r_ce/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                           -0.187       2.993                          

 Data required time                                                  2.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.993                          
 Data arrival time                                                   3.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925       3.089         ntclkbufg_1      
 CLMA_266_140/CLK                                                          r       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/CLK

 CLMA_266_140/Q2                   tco                   0.223       3.312 f       u_hdmi/rstn_1ms[4]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.258       3.570         u_hdmi/rstn_1ms [3]
 CLMS_266_145/Y2                   td                    0.381       3.951 f       u_hdmi/N173_9/gateop_perm/Z
                                   net (fanout=2)        0.288       4.239         u_hdmi/_N22520   
 CLMS_266_129/Y0                   td                    0.380       4.619 f       u_hdmi/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=12)       0.346       4.965         u_hdmi/ms72xx_ctl/N0
 CLMA_270_120/RS                                                           f       u_hdmi/ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.965         Logic Levels: 2  
                                                                                   Logic: 0.984ns(52.452%), Route: 0.892ns(47.548%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                       100.210     100.210 r                        
 P20                                                     0.000     100.210 r       clk (port)       
                                   net (fanout=1)        0.074     100.284         clk              
 IOBS_LR_328_209/DIN               td                    0.735     101.019 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.019         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038     101.057 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.520         _N3              
 PLL_158_55/CLK_OUT1               td                    0.074     101.594 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     102.197         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000     102.197 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.895     103.092         ntclkbufg_1      
 CLMA_270_120/CLK                                                          r       u_hdmi/ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.177     103.269                          
 clock uncertainty                                      -0.150     103.119                          

 Recovery time                                          -0.476     102.643                          

 Data required time                                                102.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.643                          
 Data arrival time                                                   4.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.678                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[8]/opit_0_inv_A2Q21/CLK
Endpoint    : u_hdmi/ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : clk|u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.038       0.847 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N3              
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.895       2.882         ntclkbufg_1      
 CLMA_266_144/CLK                                                          r       u_hdmi/rstn_1ms[8]/opit_0_inv_A2Q21/CLK

 CLMA_266_144/Q2                   tco                   0.183       3.065 r       u_hdmi/rstn_1ms[8]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.217       3.282         u_hdmi/rstn_1ms [7]
 CLMS_266_129/Y1                   td                    0.131       3.413 r       u_hdmi/ms72xx_ctl/N0_1/gateop_perm/Z
                                   net (fanout=1)        0.127       3.540         u_hdmi/ms72xx_ctl/_N24287
 CLMS_266_129/Y0                   td                    0.130       3.670 r       u_hdmi/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=12)       0.271       3.941         u_hdmi/ms72xx_ctl/N0
 CLMA_270_120/RS                                                           r       u_hdmi/ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.941         Logic Levels: 2  
                                                                                   Logic: 0.444ns(41.926%), Route: 0.615ns(58.074%)
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925       3.089         ntclkbufg_1      
 CLMA_270_120/CLK                                                          r       u_hdmi/ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.177       2.912                          
 clock uncertainty                                       0.000       2.912                          

 Removal time                                           -0.187       2.725                          

 Data required time                                                  2.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.725                          
 Data arrival time                                                   3.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.216                          
====================================================================================================

====================================================================================================

Startpoint  : led[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.037       3.479         ntclkbufg_0      
 CLMA_186_268/CLK                                                          r       led[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_268/Q2                   tco                   0.223       3.702 f       led[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.106       5.808         nt_led[0]        
 IOL_19_374/DO                     td                    0.106       5.914 f       led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       5.914         led_obuf[0]/ntO  
 IOBD_16_376/PAD                   td                    3.213       9.127 f       led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.109       9.236         led[0]           
 B2                                                                        f       led[0] (port)    

 Data arrival time                                                   9.236         Logic Levels: 2  
                                                                                   Logic: 3.542ns(61.525%), Route: 2.215ns(38.475%)
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi/rstn_1ms[12]/opit_0_inv_A2Q21/CLK
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk|u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N3              
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         clk_10m          
 USCM_84_109/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=124)      0.925       3.089         ntclkbufg_1      
 CLMA_266_148/CLK                                                          r       u_hdmi/rstn_1ms[12]/opit_0_inv_A2Q21/CLK

 CLMA_266_148/Q3                   tco                   0.220       3.309 f       u_hdmi/rstn_1ms[12]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.272       3.581         u_hdmi/rstn_1ms [12]
 CLMS_266_141/Y2                   td                    0.381       3.962 f       u_hdmi/N173_10/gateop_perm/Z
                                   net (fanout=28)       0.467       4.429         u_hdmi/_N22521   
 CLMA_274_128/Y0                   td                    0.264       4.693 f       u_hdmi/N173_14/gateop_perm/Z
                                   net (fanout=1)        1.192       5.885         nt_rstn_out      
 IOL_327_42/DO                     td                    0.106       5.991 f       rstn_out_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.991         rstn_out_obuf/ntO
 IOBS_LR_328_41/PAD                td                    3.150       9.141 f       rstn_out_obuf/opit_0/O
                                   net (fanout=1)        0.060       9.201         rstn_out         
 R17                                                                       f       rstn_out (port)  

 Data arrival time                                                   9.201         Logic Levels: 4  
                                                                                   Logic: 4.121ns(67.425%), Route: 1.991ns(32.575%)
====================================================================================================

====================================================================================================

Startpoint  : led[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 P20                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.074       0.074         clk              
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         clk_ibuf/ntD     
 IOL_327_210/INCK                  td                    0.058       0.993 r       clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N3              
 USCM_84_108/CLK_USCM              td                    0.000       2.442 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1802)     1.037       3.479         ntclkbufg_0      
 CLMA_186_268/CLK                                                          r       led[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_268/Q1                   tco                   0.223       3.702 f       led[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.860       5.562         nt_led[1]        
 IOL_19_373/DO                     td                    0.106       5.668 f       led_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       5.668         led_obuf[1]/ntO  
 IOBS_TB_17_376/PAD                td                    3.213       8.881 f       led_obuf[1]/opit_0/O
                                   net (fanout=1)        0.107       8.988         led[1]           
 A2                                                                        f       led[1] (port)    

 Data arrival time                                                   8.988         Logic Levels: 2  
                                                                                   Logic: 3.542ns(64.295%), Route: 1.967ns(35.705%)
====================================================================================================

====================================================================================================

Startpoint  : iic_tx_sda (port)
Endpoint    : u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P18                                                     0.000       0.000 r       iic_tx_sda (port)
                                   net (fanout=1)        0.058       0.058         nt_iic_tx_sda    
 IOBS_LR_328_44/DIN                td                    0.735       0.793 r       u_hdmi.ms72xx_ctl.iic_tx_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.793         u_hdmi.ms72xx_ctl.iic_tx_sda_tri/ntI
 IOL_327_45/RX_DATA_DD             td                    0.066       0.859 r       u_hdmi.ms72xx_ctl.iic_tx_sda_tri/opit_1/OUT
                                   net (fanout=1)        0.669       1.528         _N0              
 CLMA_274_80/CD                                                            r       u_hdmi/ms72xx_ctl/iic_dri_tx/receiv_data[0]/opit_0_inv/D

 Data arrival time                                                   1.528         Logic Levels: 2  
                                                                                   Logic: 0.801ns(52.421%), Route: 0.727ns(47.579%)
====================================================================================================

====================================================================================================

Startpoint  : keys[2] (port)
Endpoint    : u_key/key_in_a[2]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J17                                                     0.000       0.000 r       keys[2] (port)   
                                   net (fanout=1)        0.076       0.076         keys[2]          
 IOBS_LR_328_296/DIN               td                    0.735       0.811 r       keys_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.811         keys_ibuf[2]/ntD 
 IOL_327_297/RX_DATA_DD            td                    0.066       0.877 r       keys_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.753       1.630         nt_keys[2]       
 CLMS_254_261/M1                                                           r       u_key/key_in_a[2]/opit_0/D

 Data arrival time                                                   1.630         Logic Levels: 2  
                                                                                   Logic: 0.801ns(49.141%), Route: 0.829ns(50.859%)
====================================================================================================

====================================================================================================

Startpoint  : keys[5] (port)
Endpoint    : u_key/key_in_a[5]/opit_0/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J19                                                     0.000       0.000 r       keys[5] (port)   
                                   net (fanout=1)        0.079       0.079         keys[5]          
 IOBS_LR_328_261/DIN               td                    0.735       0.814 r       keys_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.814         keys_ibuf[5]/ntD 
 IOL_327_262/RX_DATA_DD            td                    0.066       0.880 r       keys_ibuf[5]/opit_1/OUT
                                   net (fanout=2)        0.794       1.674         nt_keys[5]       
 CLMS_222_261/M3                                                           r       u_key/key_in_a[5]/opit_0/D

 Data arrival time                                                   1.674         Logic Levels: 2  
                                                                                   Logic: 0.801ns(47.849%), Route: 0.873ns(52.151%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_186_269/CLK        led[2]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_186_269/CLK        led[2]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_186_269/CLK        led[3]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{clk|u_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.872       3.368           0.496           High Pulse Width  CLMS_266_129/CLK        u_hdmi/sync_vg/de_out/opit_0_MUX4TO1Q/CLK
 2.872       3.368           0.496           Low Pulse Width   CLMS_266_129/CLK        u_hdmi/sync_vg/de_out/opit_0_MUX4TO1Q/CLK
 2.872       3.368           0.496           High Pulse Width  CLMS_270_133/CLK        u_hdmi/sync_vg/h_count[3]/opit_0_L5Q_perm/CLK
====================================================================================================

{clk|u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.387      50.105          0.718           High Pulse Width  DRM_278_88/CLKA[0]      u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 49.387      50.105          0.718           Low Pulse Width   DRM_278_88/CLKA[0]      u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 49.387      50.105          0.718           Low Pulse Width   DRM_278_88/CLKB[0]      u_hdmi/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------+
| Type       | File Name                                                                  
+------------------------------------------------------------------------------------------+
| Input      | C:/Users/86132/Desktop/Template_Final_Terris/place_route/Top_pnr.adf       
| Output     | C:/Users/86132/Desktop/Template_Final_Terris/report_timing/Top_rtp.adf     
|            | C:/Users/86132/Desktop/Template_Final_Terris/report_timing/Top.rtr         
|            | C:/Users/86132/Desktop/Template_Final_Terris/report_timing/rtr.db          
+------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 773 MB
Total CPU  time to report_timing completion : 0h:0m:1s
Process Total CPU  time to report_timing completion : 0h:0m:1s
Total real time to report_timing completion : 0h:0m:9s
