// Seed: 2985344467
module module_0 (
    output wire id_0,
    output wire id_1,
    input  wire id_2,
    input  wire id_3
);
  id_5(
      .id_0(),
      .id_1(1'b0),
      .id_2(id_0),
      .id_3(1),
      .id_4(1),
      .id_5(id_3 & 1),
      .id_6(1'b0),
      .id_7(id_2),
      .id_8(1 / id_1)
  );
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7,
    output logic id_8
);
  always begin
    id_8 <= 1;
  end
  uwire id_10;
  assign id_10 = id_0;
  module_0(
      id_10, id_10, id_4, id_1
  );
endmodule
