
# Verilog Traffic Light Controller

A simple traffic light system implemented in Verilog using FSM and counters.

## Files
- `traffic_light.v`: Main Verilog module
- `tb_traffic_light.v`: Testbench for simulation
## Features
- Red → Green → Yellow light sequencing
- Counter-based timing
- Reset functionality
  
## Outout Screenshot
![traffic system output](https://github.com/user-attachments/assets/9c5bca53-f072-4bf4-bc5f-ed4ba0e2aeb2)

## Simulation
Simulate using any Verilog simulator like Icarus Verilog and view output in GTKWave.

feel free to fork , clone or suggest improvments.
