# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MyCPU_project.srcs/sim_1/new/RAM.vhd" \
"../../../../MyCPU_project.srcs/sim_1/new/testbench_RAM.vhd" \

# Do not sort compile order
nosort
