read_verilog -sv *.v
hierarchy
proc
opt
memory
opt
techmap
opt
dfflibmap -liberty ~/yosys/examples/cmos/cmos_cells.lib
abc -liberty ~/yosys/examples/cmos/cmos_cells.lib
opt
write_verilog synth.v
#show gcd
#show top
