0.7
2020.2
May 22 2024
19:03:11
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/AESL_axi_master_gmem0.v,1720188670,systemVerilog,,,,AESL_axi_master_gmem0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/AESL_axi_master_gmem1.v,1720188670,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/AESL_axi_master_gmem2.v,1720188670,systemVerilog,,,,AESL_axi_master_gmem2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/AESL_axi_slave_control.v,1720188670,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/csv_file_dump.svh,1720188671,verilog,,,,,,,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/dataflow_monitor.sv,1720188671,systemVerilog,C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/nodf_module_interface.svh;C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/seq_loop_interface.svh,,C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/dump_file_agent.svh;C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/csv_file_dump.svh;C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/sample_agent.svh;C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/loop_sample_agent.svh;C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/sample_manager.svh;C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/nodf_module_interface.svh;C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/nodf_module_monitor.svh;C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/seq_loop_interface.svh;C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/seq_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/dump_file_agent.svh,1720188671,verilog,,,,,,,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/fifo_para.vh,1720188671,verilog,,,,,,,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/loop_sample_agent.svh,1720188671,verilog,,,,,,,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel.autotb.v,1720188671,systemVerilog,,,C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/fifo_para.vh,apatb_mmult_accel_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel.v,1720188643,systemVerilog,,,,mmult_accel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_control_s_axi.v,1720188643,systemVerilog,,,,mmult_accel_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_gmem0_m_axi.v,1720188643,systemVerilog,,,,mmult_accel_gmem0_m_axi;mmult_accel_gmem0_m_axi_burst_converter;mmult_accel_gmem0_m_axi_fifo;mmult_accel_gmem0_m_axi_load;mmult_accel_gmem0_m_axi_mem;mmult_accel_gmem0_m_axi_read;mmult_accel_gmem0_m_axi_reg_slice;mmult_accel_gmem0_m_axi_srl;mmult_accel_gmem0_m_axi_store;mmult_accel_gmem0_m_axi_throttle;mmult_accel_gmem0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_gmem1_m_axi.v,1720188643,systemVerilog,,,,mmult_accel_gmem1_m_axi;mmult_accel_gmem1_m_axi_burst_converter;mmult_accel_gmem1_m_axi_fifo;mmult_accel_gmem1_m_axi_load;mmult_accel_gmem1_m_axi_mem;mmult_accel_gmem1_m_axi_read;mmult_accel_gmem1_m_axi_reg_slice;mmult_accel_gmem1_m_axi_srl;mmult_accel_gmem1_m_axi_store;mmult_accel_gmem1_m_axi_throttle;mmult_accel_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_gmem2_m_axi.v,1720188643,systemVerilog,,,,mmult_accel_gmem2_m_axi;mmult_accel_gmem2_m_axi_burst_converter;mmult_accel_gmem2_m_axi_fifo;mmult_accel_gmem2_m_axi_load;mmult_accel_gmem2_m_axi_mem;mmult_accel_gmem2_m_axi_read;mmult_accel_gmem2_m_axi_reg_slice;mmult_accel_gmem2_m_axi_srl;mmult_accel_gmem2_m_axi_store;mmult_accel_gmem2_m_axi_throttle;mmult_accel_gmem2_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_mac_muladd_8ns_8ns_32ns_32_4_1.v,1720188643,systemVerilog,,,,mmult_accel_mac_muladd_8ns_8ns_32ns_32_4_1;mmult_accel_mac_muladd_8ns_8ns_32ns_32_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_mul_31ns_32ns_63_1_1.v,1720188643,systemVerilog,,,,mmult_accel_mul_31ns_32ns_63_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_mul_32ns_32ns_62_1_1.v,1720188643,systemVerilog,,,,mmult_accel_mul_32ns_32ns_62_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/mmult_accel_mul_32ns_32ns_64_1_1.v,1720188643,systemVerilog,,,,mmult_accel_mul_32ns_32ns_64_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/nodf_module_interface.svh,1720188671,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/nodf_module_monitor.svh,1720188671,verilog,,,,,,,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/sample_agent.svh,1720188671,verilog,,,,,,,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/sample_manager.svh,1720188671,verilog,,,,,,,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/seq_loop_interface.svh,1720188671,verilog,,,,seq_loop_intf,,,,,,,,
C:/Users/kwokt/Desktop/project0303/hls_component/mmult_accel/hls/sim/verilog/seq_loop_monitor.svh,1720188671,verilog,,,,,,,,,,,,
