{
  "module_name": "rk808.h",
  "hash_id": "b2aa6cca3301756122ce7b5e6824a92de921e6d95e4297c8dc603328236d7a63",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/rk808.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_REGULATOR_RK808_H\n#define __LINUX_REGULATOR_RK808_H\n\n#include <linux/regulator/machine.h>\n#include <linux/regmap.h>\n\n \n\n#define RK808_DCDC1\t0  \n#define RK808_LDO1\t4  \n#define RK808_NUM_REGULATORS\t14\n\nenum rk808_reg {\n\tRK808_ID_DCDC1,\n\tRK808_ID_DCDC2,\n\tRK808_ID_DCDC3,\n\tRK808_ID_DCDC4,\n\tRK808_ID_LDO1,\n\tRK808_ID_LDO2,\n\tRK808_ID_LDO3,\n\tRK808_ID_LDO4,\n\tRK808_ID_LDO5,\n\tRK808_ID_LDO6,\n\tRK808_ID_LDO7,\n\tRK808_ID_LDO8,\n\tRK808_ID_SWITCH1,\n\tRK808_ID_SWITCH2,\n};\n\n#define RK808_SECONDS_REG\t0x00\n#define RK808_MINUTES_REG\t0x01\n#define RK808_HOURS_REG\t\t0x02\n#define RK808_DAYS_REG\t\t0x03\n#define RK808_MONTHS_REG\t0x04\n#define RK808_YEARS_REG\t\t0x05\n#define RK808_WEEKS_REG\t\t0x06\n#define RK808_ALARM_SECONDS_REG\t0x08\n#define RK808_ALARM_MINUTES_REG\t0x09\n#define RK808_ALARM_HOURS_REG\t0x0a\n#define RK808_ALARM_DAYS_REG\t0x0b\n#define RK808_ALARM_MONTHS_REG\t0x0c\n#define RK808_ALARM_YEARS_REG\t0x0d\n#define RK808_RTC_CTRL_REG\t0x10\n#define RK808_RTC_STATUS_REG\t0x11\n#define RK808_RTC_INT_REG\t0x12\n#define RK808_RTC_COMP_LSB_REG\t0x13\n#define RK808_RTC_COMP_MSB_REG\t0x14\n#define RK808_ID_MSB\t\t0x17\n#define RK808_ID_LSB\t\t0x18\n#define RK808_CLK32OUT_REG\t0x20\n#define RK808_VB_MON_REG\t0x21\n#define RK808_THERMAL_REG\t0x22\n#define RK808_DCDC_EN_REG\t0x23\n#define RK808_LDO_EN_REG\t0x24\n#define RK808_SLEEP_SET_OFF_REG1\t0x25\n#define RK808_SLEEP_SET_OFF_REG2\t0x26\n#define RK808_DCDC_UV_STS_REG\t0x27\n#define RK808_DCDC_UV_ACT_REG\t0x28\n#define RK808_LDO_UV_STS_REG\t0x29\n#define RK808_LDO_UV_ACT_REG\t0x2a\n#define RK808_DCDC_PG_REG\t0x2b\n#define RK808_LDO_PG_REG\t0x2c\n#define RK808_VOUT_MON_TDB_REG\t0x2d\n#define RK808_BUCK1_CONFIG_REG\t\t0x2e\n#define RK808_BUCK1_ON_VSEL_REG\t\t0x2f\n#define RK808_BUCK1_SLP_VSEL_REG\t0x30\n#define RK808_BUCK1_DVS_VSEL_REG\t0x31\n#define RK808_BUCK2_CONFIG_REG\t\t0x32\n#define RK808_BUCK2_ON_VSEL_REG\t\t0x33\n#define RK808_BUCK2_SLP_VSEL_REG\t0x34\n#define RK808_BUCK2_DVS_VSEL_REG\t0x35\n#define RK808_BUCK3_CONFIG_REG\t\t0x36\n#define RK808_BUCK4_CONFIG_REG\t\t0x37\n#define RK808_BUCK4_ON_VSEL_REG\t\t0x38\n#define RK808_BUCK4_SLP_VSEL_REG\t0x39\n#define RK808_BOOST_CONFIG_REG\t\t0x3a\n#define RK808_LDO1_ON_VSEL_REG\t\t0x3b\n#define RK808_LDO1_SLP_VSEL_REG\t\t0x3c\n#define RK808_LDO2_ON_VSEL_REG\t\t0x3d\n#define RK808_LDO2_SLP_VSEL_REG\t\t0x3e\n#define RK808_LDO3_ON_VSEL_REG\t\t0x3f\n#define RK808_LDO3_SLP_VSEL_REG\t\t0x40\n#define RK808_LDO4_ON_VSEL_REG\t\t0x41\n#define RK808_LDO4_SLP_VSEL_REG\t\t0x42\n#define RK808_LDO5_ON_VSEL_REG\t\t0x43\n#define RK808_LDO5_SLP_VSEL_REG\t\t0x44\n#define RK808_LDO6_ON_VSEL_REG\t\t0x45\n#define RK808_LDO6_SLP_VSEL_REG\t\t0x46\n#define RK808_LDO7_ON_VSEL_REG\t\t0x47\n#define RK808_LDO7_SLP_VSEL_REG\t\t0x48\n#define RK808_LDO8_ON_VSEL_REG\t\t0x49\n#define RK808_LDO8_SLP_VSEL_REG\t\t0x4a\n#define RK808_DEVCTRL_REG\t0x4b\n#define RK808_INT_STS_REG1\t0x4c\n#define RK808_INT_STS_MSK_REG1\t0x4d\n#define RK808_INT_STS_REG2\t0x4e\n#define RK808_INT_STS_MSK_REG2\t0x4f\n#define RK808_IO_POL_REG\t0x50\n\n \n#define RK818_DCDC1\t\t\t0\n#define RK818_LDO1\t\t\t4\n#define RK818_NUM_REGULATORS\t\t17\n\nenum rk818_reg {\n\tRK818_ID_DCDC1,\n\tRK818_ID_DCDC2,\n\tRK818_ID_DCDC3,\n\tRK818_ID_DCDC4,\n\tRK818_ID_BOOST,\n\tRK818_ID_LDO1,\n\tRK818_ID_LDO2,\n\tRK818_ID_LDO3,\n\tRK818_ID_LDO4,\n\tRK818_ID_LDO5,\n\tRK818_ID_LDO6,\n\tRK818_ID_LDO7,\n\tRK818_ID_LDO8,\n\tRK818_ID_LDO9,\n\tRK818_ID_SWITCH,\n\tRK818_ID_HDMI_SWITCH,\n\tRK818_ID_OTG_SWITCH,\n};\n\n#define RK818_DCDC_EN_REG\t\t0x23\n#define RK818_LDO_EN_REG\t\t0x24\n#define RK818_SLEEP_SET_OFF_REG1\t0x25\n#define RK818_SLEEP_SET_OFF_REG2\t0x26\n#define RK818_DCDC_UV_STS_REG\t\t0x27\n#define RK818_DCDC_UV_ACT_REG\t\t0x28\n#define RK818_LDO_UV_STS_REG\t\t0x29\n#define RK818_LDO_UV_ACT_REG\t\t0x2a\n#define RK818_DCDC_PG_REG\t\t0x2b\n#define RK818_LDO_PG_REG\t\t0x2c\n#define RK818_VOUT_MON_TDB_REG\t\t0x2d\n#define RK818_BUCK1_CONFIG_REG\t\t0x2e\n#define RK818_BUCK1_ON_VSEL_REG\t\t0x2f\n#define RK818_BUCK1_SLP_VSEL_REG\t0x30\n#define RK818_BUCK2_CONFIG_REG\t\t0x32\n#define RK818_BUCK2_ON_VSEL_REG\t\t0x33\n#define RK818_BUCK2_SLP_VSEL_REG\t0x34\n#define RK818_BUCK3_CONFIG_REG\t\t0x36\n#define RK818_BUCK4_CONFIG_REG\t\t0x37\n#define RK818_BUCK4_ON_VSEL_REG\t\t0x38\n#define RK818_BUCK4_SLP_VSEL_REG\t0x39\n#define RK818_BOOST_CONFIG_REG\t\t0x3a\n#define RK818_LDO1_ON_VSEL_REG\t\t0x3b\n#define RK818_LDO1_SLP_VSEL_REG\t\t0x3c\n#define RK818_LDO2_ON_VSEL_REG\t\t0x3d\n#define RK818_LDO2_SLP_VSEL_REG\t\t0x3e\n#define RK818_LDO3_ON_VSEL_REG\t\t0x3f\n#define RK818_LDO3_SLP_VSEL_REG\t\t0x40\n#define RK818_LDO4_ON_VSEL_REG\t\t0x41\n#define RK818_LDO4_SLP_VSEL_REG\t\t0x42\n#define RK818_LDO5_ON_VSEL_REG\t\t0x43\n#define RK818_LDO5_SLP_VSEL_REG\t\t0x44\n#define RK818_LDO6_ON_VSEL_REG\t\t0x45\n#define RK818_LDO6_SLP_VSEL_REG\t\t0x46\n#define RK818_LDO7_ON_VSEL_REG\t\t0x47\n#define RK818_LDO7_SLP_VSEL_REG\t\t0x48\n#define RK818_LDO8_ON_VSEL_REG\t\t0x49\n#define RK818_LDO8_SLP_VSEL_REG\t\t0x4a\n#define RK818_BOOST_LDO9_ON_VSEL_REG\t0x54\n#define RK818_BOOST_LDO9_SLP_VSEL_REG\t0x55\n#define RK818_DEVCTRL_REG\t\t0x4b\n#define RK818_INT_STS_REG1\t\t0X4c\n#define RK818_INT_STS_MSK_REG1\t\t0x4d\n#define RK818_INT_STS_REG2\t\t0x4e\n#define RK818_INT_STS_MSK_REG2\t\t0x4f\n#define RK818_IO_POL_REG\t\t0x50\n#define RK818_H5V_EN_REG\t\t0x52\n#define RK818_SLEEP_SET_OFF_REG3\t0x53\n#define RK818_BOOST_LDO9_ON_VSEL_REG\t0x54\n#define RK818_BOOST_LDO9_SLP_VSEL_REG\t0x55\n#define RK818_BOOST_CTRL_REG\t\t0x56\n#define RK818_DCDC_ILMAX\t\t0x90\n#define RK818_USB_CTRL_REG\t\t0xa1\n\n#define RK818_H5V_EN\t\t\tBIT(0)\n#define RK818_REF_RDY_CTRL\t\tBIT(1)\n#define RK818_USB_ILIM_SEL_MASK\t\t0xf\n#define RK818_USB_ILMIN_2000MA\t\t0x7\n#define RK818_USB_CHG_SD_VSEL_MASK\t0x70\n\n \nenum rk805_reg {\n\tRK805_ID_DCDC1,\n\tRK805_ID_DCDC2,\n\tRK805_ID_DCDC3,\n\tRK805_ID_DCDC4,\n\tRK805_ID_LDO1,\n\tRK805_ID_LDO2,\n\tRK805_ID_LDO3,\n};\n\n \n#define RK805_VB_MON_REG\t\t0x21\n#define RK805_THERMAL_REG\t\t0x22\n\n \n#define RK805_DCDC_EN_REG\t\t0x23\n#define RK805_SLP_DCDC_EN_REG\t\t0x25\n#define RK805_SLP_LDO_EN_REG\t\t0x26\n#define RK805_LDO_EN_REG\t\t0x27\n\n \n#define RK805_BUCK_LDO_SLP_LP_EN_REG\t0x2A\n#define RK805_BUCK1_CONFIG_REG\t\t0x2E\n#define RK805_BUCK1_ON_VSEL_REG\t\t0x2F\n#define RK805_BUCK1_SLP_VSEL_REG\t0x30\n#define RK805_BUCK2_CONFIG_REG\t\t0x32\n#define RK805_BUCK2_ON_VSEL_REG\t\t0x33\n#define RK805_BUCK2_SLP_VSEL_REG\t0x34\n#define RK805_BUCK3_CONFIG_REG\t\t0x36\n#define RK805_BUCK4_CONFIG_REG\t\t0x37\n#define RK805_BUCK4_ON_VSEL_REG\t\t0x38\n#define RK805_BUCK4_SLP_VSEL_REG\t0x39\n#define RK805_LDO1_ON_VSEL_REG\t\t0x3B\n#define RK805_LDO1_SLP_VSEL_REG\t\t0x3C\n#define RK805_LDO2_ON_VSEL_REG\t\t0x3D\n#define RK805_LDO2_SLP_VSEL_REG\t\t0x3E\n#define RK805_LDO3_ON_VSEL_REG\t\t0x3F\n#define RK805_LDO3_SLP_VSEL_REG\t\t0x40\n\n \n#define RK805_PWRON_LP_INT_TIME_REG\t0x47\n#define RK805_PWRON_DB_REG\t\t0x48\n#define RK805_DEV_CTRL_REG\t\t0x4B\n#define RK805_INT_STS_REG\t\t0x4C\n#define RK805_INT_STS_MSK_REG\t\t0x4D\n#define RK805_GPIO_IO_POL_REG\t\t0x50\n#define RK805_OUT_REG\t\t\t0x52\n#define RK805_ON_SOURCE_REG\t\t0xAE\n#define RK805_OFF_SOURCE_REG\t\t0xAF\n\n#define RK805_NUM_REGULATORS\t\t7\n\n#define RK805_PWRON_FALL_RISE_INT_EN\t0x0\n#define RK805_PWRON_FALL_RISE_INT_MSK\t0x81\n\n \n#define RK805_IRQ_PWRON_RISE\t\t0\n#define RK805_IRQ_VB_LOW\t\t1\n#define RK805_IRQ_PWRON\t\t\t2\n#define RK805_IRQ_PWRON_LP\t\t3\n#define RK805_IRQ_HOTDIE\t\t4\n#define RK805_IRQ_RTC_ALARM\t\t5\n#define RK805_IRQ_RTC_PERIOD\t\t6\n#define RK805_IRQ_PWRON_FALL\t\t7\n\n#define RK805_IRQ_PWRON_RISE_MSK\tBIT(0)\n#define RK805_IRQ_VB_LOW_MSK\t\tBIT(1)\n#define RK805_IRQ_PWRON_MSK\t\tBIT(2)\n#define RK805_IRQ_PWRON_LP_MSK\t\tBIT(3)\n#define RK805_IRQ_HOTDIE_MSK\t\tBIT(4)\n#define RK805_IRQ_RTC_ALARM_MSK\t\tBIT(5)\n#define RK805_IRQ_RTC_PERIOD_MSK\tBIT(6)\n#define RK805_IRQ_PWRON_FALL_MSK\tBIT(7)\n\n#define RK805_PWR_RISE_INT_STATUS\tBIT(0)\n#define RK805_VB_LOW_INT_STATUS\t\tBIT(1)\n#define RK805_PWRON_INT_STATUS\t\tBIT(2)\n#define RK805_PWRON_LP_INT_STATUS\tBIT(3)\n#define RK805_HOTDIE_INT_STATUS\t\tBIT(4)\n#define RK805_ALARM_INT_STATUS\t\tBIT(5)\n#define RK805_PERIOD_INT_STATUS\t\tBIT(6)\n#define RK805_PWR_FALL_INT_STATUS\tBIT(7)\n\n#define RK805_BUCK1_2_ILMAX_MASK\t(3 << 6)\n#define RK805_BUCK3_4_ILMAX_MASK        (3 << 3)\n#define RK805_RTC_PERIOD_INT_MASK\t(1 << 6)\n#define RK805_RTC_ALARM_INT_MASK\t(1 << 5)\n#define RK805_INT_ALARM_EN\t\t(1 << 3)\n#define RK805_INT_TIMER_EN\t\t(1 << 2)\n\n \n#define RK806_POWER_EN0\t\t\t0x0\n#define RK806_POWER_EN1\t\t\t0x1\n#define RK806_POWER_EN2\t\t\t0x2\n#define RK806_POWER_EN3\t\t\t0x3\n#define RK806_POWER_EN4\t\t\t0x4\n#define RK806_POWER_EN5\t\t\t0x5\n#define RK806_POWER_SLP_EN0\t\t0x6\n#define RK806_POWER_SLP_EN1\t\t0x7\n#define RK806_POWER_SLP_EN2\t\t0x8\n#define RK806_POWER_DISCHRG_EN0\t\t0x9\n#define RK806_POWER_DISCHRG_EN1\t\t0xA\n#define RK806_POWER_DISCHRG_EN2\t\t0xB\n#define RK806_BUCK_FB_CONFIG\t\t0xC\n#define RK806_SLP_LP_CONFIG\t\t0xD\n#define RK806_POWER_FPWM_EN0\t\t0xE\n#define RK806_POWER_FPWM_EN1\t\t0xF\n#define RK806_BUCK1_CONFIG\t\t0x10\n#define RK806_BUCK2_CONFIG\t\t0x11\n#define RK806_BUCK3_CONFIG\t\t0x12\n#define RK806_BUCK4_CONFIG\t\t0x13\n#define RK806_BUCK5_CONFIG\t\t0x14\n#define RK806_BUCK6_CONFIG\t\t0x15\n#define RK806_BUCK7_CONFIG\t\t0x16\n#define RK806_BUCK8_CONFIG\t\t0x17\n#define RK806_BUCK9_CONFIG\t\t0x18\n#define RK806_BUCK10_CONFIG\t\t0x19\n#define RK806_BUCK1_ON_VSEL\t\t0x1A\n#define RK806_BUCK2_ON_VSEL\t\t0x1B\n#define RK806_BUCK3_ON_VSEL\t\t0x1C\n#define RK806_BUCK4_ON_VSEL\t\t0x1D\n#define RK806_BUCK5_ON_VSEL\t\t0x1E\n#define RK806_BUCK6_ON_VSEL\t\t0x1F\n#define RK806_BUCK7_ON_VSEL\t\t0x20\n#define RK806_BUCK8_ON_VSEL\t\t0x21\n#define RK806_BUCK9_ON_VSEL\t\t0x22\n#define RK806_BUCK10_ON_VSEL\t\t0x23\n#define RK806_BUCK1_SLP_VSEL\t\t0x24\n#define RK806_BUCK2_SLP_VSEL\t\t0x25\n#define RK806_BUCK3_SLP_VSEL\t\t0x26\n#define RK806_BUCK4_SLP_VSEL\t\t0x27\n#define RK806_BUCK5_SLP_VSEL\t\t0x28\n#define RK806_BUCK6_SLP_VSEL\t\t0x29\n#define RK806_BUCK7_SLP_VSEL\t\t0x2A\n#define RK806_BUCK8_SLP_VSEL\t\t0x2B\n#define RK806_BUCK9_SLP_VSEL\t\t0x2D\n#define RK806_BUCK10_SLP_VSEL\t\t0x2E\n#define RK806_BUCK_DEBUG1\t\t0x30\n#define RK806_BUCK_DEBUG2\t\t0x31\n#define RK806_BUCK_DEBUG3\t\t0x32\n#define RK806_BUCK_DEBUG4\t\t0x33\n#define RK806_BUCK_DEBUG5\t\t0x34\n#define RK806_BUCK_DEBUG6\t\t0x35\n#define RK806_BUCK_DEBUG7\t\t0x36\n#define RK806_BUCK_DEBUG8\t\t0x37\n#define RK806_BUCK_DEBUG9\t\t0x38\n#define RK806_BUCK_DEBUG10\t\t0x39\n#define RK806_BUCK_DEBUG11\t\t0x3A\n#define RK806_BUCK_DEBUG12\t\t0x3B\n#define RK806_BUCK_DEBUG13\t\t0x3C\n#define RK806_BUCK_DEBUG14\t\t0x3D\n#define RK806_BUCK_DEBUG15\t\t0x3E\n#define RK806_BUCK_DEBUG16\t\t0x3F\n#define RK806_BUCK_DEBUG17\t\t0x40\n#define RK806_BUCK_DEBUG18\t\t0x41\n#define RK806_NLDO_IMAX\t\t\t0x42\n#define RK806_NLDO1_ON_VSEL\t\t0x43\n#define RK806_NLDO2_ON_VSEL\t\t0x44\n#define RK806_NLDO3_ON_VSEL\t\t0x45\n#define RK806_NLDO4_ON_VSEL\t\t0x46\n#define RK806_NLDO5_ON_VSEL\t\t0x47\n#define RK806_NLDO1_SLP_VSEL\t\t0x48\n#define RK806_NLDO2_SLP_VSEL\t\t0x49\n#define RK806_NLDO3_SLP_VSEL\t\t0x4A\n#define RK806_NLDO4_SLP_VSEL\t\t0x4B\n#define RK806_NLDO5_SLP_VSEL\t\t0x4C\n#define RK806_PLDO_IMAX\t\t\t0x4D\n#define RK806_PLDO1_ON_VSEL\t\t0x4E\n#define RK806_PLDO2_ON_VSEL\t\t0x4F\n#define RK806_PLDO3_ON_VSEL\t\t0x50\n#define RK806_PLDO4_ON_VSEL\t\t0x51\n#define RK806_PLDO5_ON_VSEL\t\t0x52\n#define RK806_PLDO6_ON_VSEL\t\t0x53\n#define RK806_PLDO1_SLP_VSEL\t\t0x54\n#define RK806_PLDO2_SLP_VSEL\t\t0x55\n#define RK806_PLDO3_SLP_VSEL\t\t0x56\n#define RK806_PLDO4_SLP_VSEL\t\t0x57\n#define RK806_PLDO5_SLP_VSEL\t\t0x58\n#define RK806_PLDO6_SLP_VSEL\t\t0x59\n#define RK806_CHIP_NAME\t\t\t0x5A\n#define RK806_CHIP_VER\t\t\t0x5B\n#define RK806_OTP_VER\t\t\t0x5C\n#define RK806_SYS_STS\t\t\t0x5D\n#define RK806_SYS_CFG0\t\t\t0x5E\n#define RK806_SYS_CFG1\t\t\t0x5F\n#define RK806_SYS_OPTION\t\t0x61\n#define RK806_SLEEP_CONFIG0\t\t0x62\n#define RK806_SLEEP_CONFIG1\t\t0x63\n#define RK806_SLEEP_CTR_SEL0\t\t0x64\n#define RK806_SLEEP_CTR_SEL1\t\t0x65\n#define RK806_SLEEP_CTR_SEL2\t\t0x66\n#define RK806_SLEEP_CTR_SEL3\t\t0x67\n#define RK806_SLEEP_CTR_SEL4\t\t0x68\n#define RK806_SLEEP_CTR_SEL5\t\t0x69\n#define RK806_DVS_CTRL_SEL0\t\t0x6A\n#define RK806_DVS_CTRL_SEL1\t\t0x6B\n#define RK806_DVS_CTRL_SEL2\t\t0x6C\n#define RK806_DVS_CTRL_SEL3\t\t0x6D\n#define RK806_DVS_CTRL_SEL4\t\t0x6E\n#define RK806_DVS_CTRL_SEL5\t\t0x6F\n#define RK806_DVS_START_CTRL\t\t0x70\n#define RK806_SLEEP_GPIO\t\t0x71\n#define RK806_SYS_CFG3\t\t\t0x72\n#define RK806_ON_SOURCE\t\t\t0x74\n#define RK806_OFF_SOURCE\t\t0x75\n#define RK806_PWRON_KEY\t\t\t0x76\n#define RK806_INT_STS0\t\t\t0x77\n#define RK806_INT_MSK0\t\t\t0x78\n#define RK806_INT_STS1\t\t\t0x79\n#define RK806_INT_MSK1\t\t\t0x7A\n#define RK806_GPIO_INT_CONFIG\t\t0x7B\n#define RK806_DATA_REG0\t\t\t0x7C\n#define RK806_DATA_REG1\t\t\t0x7D\n#define RK806_DATA_REG2\t\t\t0x7E\n#define RK806_DATA_REG3\t\t\t0x7F\n#define RK806_DATA_REG4\t\t\t0x80\n#define RK806_DATA_REG5\t\t\t0x81\n#define RK806_DATA_REG6\t\t\t0x82\n#define RK806_DATA_REG7\t\t\t0x83\n#define RK806_DATA_REG8\t\t\t0x84\n#define RK806_DATA_REG9\t\t\t0x85\n#define RK806_DATA_REG10\t\t0x86\n#define RK806_DATA_REG11\t\t0x87\n#define RK806_DATA_REG12\t\t0x88\n#define RK806_DATA_REG13\t\t0x89\n#define RK806_DATA_REG14\t\t0x8A\n#define RK806_DATA_REG15\t\t0x8B\n#define RK806_TM_REG\t\t\t0x8C\n#define RK806_OTP_EN_REG\t\t0x8D\n#define RK806_FUNC_OTP_EN_REG\t\t0x8E\n#define RK806_TEST_REG1\t\t\t0x8F\n#define RK806_TEST_REG2\t\t\t0x90\n#define RK806_TEST_REG3\t\t\t0x91\n#define RK806_TEST_REG4\t\t\t0x92\n#define RK806_TEST_REG5\t\t\t0x93\n#define RK806_BUCK_VSEL_OTP_REG0\t0x94\n#define RK806_BUCK_VSEL_OTP_REG1\t0x95\n#define RK806_BUCK_VSEL_OTP_REG2\t0x96\n#define RK806_BUCK_VSEL_OTP_REG3\t0x97\n#define RK806_BUCK_VSEL_OTP_REG4\t0x98\n#define RK806_BUCK_VSEL_OTP_REG5\t0x99\n#define RK806_BUCK_VSEL_OTP_REG6\t0x9A\n#define RK806_BUCK_VSEL_OTP_REG7\t0x9B\n#define RK806_BUCK_VSEL_OTP_REG8\t0x9C\n#define RK806_BUCK_VSEL_OTP_REG9\t0x9D\n#define RK806_NLDO1_VSEL_OTP_REG0\t0x9E\n#define RK806_NLDO1_VSEL_OTP_REG1\t0x9F\n#define RK806_NLDO1_VSEL_OTP_REG2\t0xA0\n#define RK806_NLDO1_VSEL_OTP_REG3\t0xA1\n#define RK806_NLDO1_VSEL_OTP_REG4\t0xA2\n#define RK806_PLDO_VSEL_OTP_REG0\t0xA3\n#define RK806_PLDO_VSEL_OTP_REG1\t0xA4\n#define RK806_PLDO_VSEL_OTP_REG2\t0xA5\n#define RK806_PLDO_VSEL_OTP_REG3\t0xA6\n#define RK806_PLDO_VSEL_OTP_REG4\t0xA7\n#define RK806_PLDO_VSEL_OTP_REG5\t0xA8\n#define RK806_BUCK_EN_OTP_REG1\t\t0xA9\n#define RK806_NLDO_EN_OTP_REG1\t\t0xAA\n#define RK806_PLDO_EN_OTP_REG1\t\t0xAB\n#define RK806_BUCK_FB_RES_OTP_REG1\t0xAC\n#define RK806_OTP_RESEV_REG0\t\t0xAD\n#define RK806_OTP_RESEV_REG1\t\t0xAE\n#define RK806_OTP_RESEV_REG2\t\t0xAF\n#define RK806_OTP_RESEV_REG3\t\t0xB0\n#define RK806_OTP_RESEV_REG4\t\t0xB1\n#define RK806_BUCK_SEQ_REG0\t\t0xB2\n#define RK806_BUCK_SEQ_REG1\t\t0xB3\n#define RK806_BUCK_SEQ_REG2\t\t0xB4\n#define RK806_BUCK_SEQ_REG3\t\t0xB5\n#define RK806_BUCK_SEQ_REG4\t\t0xB6\n#define RK806_BUCK_SEQ_REG5\t\t0xB7\n#define RK806_BUCK_SEQ_REG6\t\t0xB8\n#define RK806_BUCK_SEQ_REG7\t\t0xB9\n#define RK806_BUCK_SEQ_REG8\t\t0xBA\n#define RK806_BUCK_SEQ_REG9\t\t0xBB\n#define RK806_BUCK_SEQ_REG10\t\t0xBC\n#define RK806_BUCK_SEQ_REG11\t\t0xBD\n#define RK806_BUCK_SEQ_REG12\t\t0xBE\n#define RK806_BUCK_SEQ_REG13\t\t0xBF\n#define RK806_BUCK_SEQ_REG14\t\t0xC0\n#define RK806_BUCK_SEQ_REG15\t\t0xC1\n#define RK806_BUCK_SEQ_REG16\t\t0xC2\n#define RK806_BUCK_SEQ_REG17\t\t0xC3\n#define RK806_HK_TRIM_REG1\t\t0xC4\n#define RK806_HK_TRIM_REG2\t\t0xC5\n#define RK806_BUCK_REF_TRIM_REG1\t0xC6\n#define RK806_BUCK_REF_TRIM_REG2\t0xC7\n#define RK806_BUCK_REF_TRIM_REG3\t0xC8\n#define RK806_BUCK_REF_TRIM_REG4\t0xC9\n#define RK806_BUCK_REF_TRIM_REG5\t0xCA\n#define RK806_BUCK_OSC_TRIM_REG1\t0xCB\n#define RK806_BUCK_OSC_TRIM_REG2\t0xCC\n#define RK806_BUCK_OSC_TRIM_REG3\t0xCD\n#define RK806_BUCK_OSC_TRIM_REG4\t0xCE\n#define RK806_BUCK_OSC_TRIM_REG5\t0xCF\n#define RK806_BUCK_TRIM_ZCDIOS_REG1\t0xD0\n#define RK806_BUCK_TRIM_ZCDIOS_REG2\t0xD1\n#define RK806_NLDO_TRIM_REG1\t\t0xD2\n#define RK806_NLDO_TRIM_REG2\t\t0xD3\n#define RK806_NLDO_TRIM_REG3\t\t0xD4\n#define RK806_PLDO_TRIM_REG1\t\t0xD5\n#define RK806_PLDO_TRIM_REG2\t\t0xD6\n#define RK806_PLDO_TRIM_REG3\t\t0xD7\n#define RK806_TRIM_ICOMP_REG1\t\t0xD8\n#define RK806_TRIM_ICOMP_REG2\t\t0xD9\n#define RK806_EFUSE_CONTROL_REGH\t0xDA\n#define RK806_FUSE_PROG_REG\t\t0xDB\n#define RK806_MAIN_FSM_STS_REG\t\t0xDD\n#define RK806_FSM_REG\t\t\t0xDE\n#define RK806_TOP_RESEV_OFFR\t\t0xEC\n#define RK806_TOP_RESEV_POR\t\t0xED\n#define RK806_BUCK_VRSN_REG1\t\t0xEE\n#define RK806_BUCK_VRSN_REG2\t\t0xEF\n#define RK806_NLDO_RLOAD_SEL_REG1\t0xF0\n#define RK806_PLDO_RLOAD_SEL_REG1\t0xF1\n#define RK806_PLDO_RLOAD_SEL_REG2\t0xF2\n#define RK806_BUCK_CMIN_MX_REG1\t\t0xF3\n#define RK806_BUCK_CMIN_MX_REG2\t\t0xF4\n#define RK806_BUCK_FREQ_SET_REG1\t0xF5\n#define RK806_BUCK_FREQ_SET_REG2\t0xF6\n#define RK806_BUCK_RS_MEABS_REG1\t0xF7\n#define RK806_BUCK_RS_MEABS_REG2\t0xF8\n#define RK806_BUCK_RS_ZDLEB_REG1\t0xF9\n#define RK806_BUCK_RS_ZDLEB_REG2\t0xFA\n#define RK806_BUCK_RSERVE_REG1\t\t0xFB\n#define RK806_BUCK_RSERVE_REG2\t\t0xFC\n#define RK806_BUCK_RSERVE_REG3\t\t0xFD\n#define RK806_BUCK_RSERVE_REG4\t\t0xFE\n#define RK806_BUCK_RSERVE_REG5\t\t0xFF\n\n \n#define RK806_INT_STS_PWRON_FALL\tBIT(0)\n#define RK806_INT_STS_PWRON_RISE\tBIT(1)\n#define RK806_INT_STS_PWRON\t\tBIT(2)\n#define RK806_INT_STS_PWRON_LP\t\tBIT(3)\n#define RK806_INT_STS_HOTDIE\t\tBIT(4)\n#define RK806_INT_STS_VDC_RISE\t\tBIT(5)\n#define RK806_INT_STS_VDC_FALL\t\tBIT(6)\n#define RK806_INT_STS_VB_LO\t\tBIT(7)\n#define RK806_INT_STS_REV0\t\tBIT(0)\n#define RK806_INT_STS_REV1\t\tBIT(1)\n#define RK806_INT_STS_REV2\t\tBIT(2)\n#define RK806_INT_STS_CRC_ERROR\t\tBIT(3)\n#define RK806_INT_STS_SLP3_GPIO\t\tBIT(4)\n#define RK806_INT_STS_SLP2_GPIO\t\tBIT(5)\n#define RK806_INT_STS_SLP1_GPIO\t\tBIT(6)\n#define RK806_INT_STS_WDT\t\tBIT(7)\n\n \n#define RK806_CMD_READ\t\t\t0\n#define RK806_CMD_WRITE\t\t\tBIT(7)\n#define RK806_CMD_CRC_EN\t\tBIT(6)\n#define RK806_CMD_CRC_DIS\t\t0\n#define RK806_CMD_LEN_MSK\t\t0x0f\n#define RK806_REG_H\t\t\t0x00\n\n#define VERSION_AB\t\t0x01\n\nenum rk806_reg_id {\n\tRK806_ID_DCDC1 = 0,\n\tRK806_ID_DCDC2,\n\tRK806_ID_DCDC3,\n\tRK806_ID_DCDC4,\n\tRK806_ID_DCDC5,\n\tRK806_ID_DCDC6,\n\tRK806_ID_DCDC7,\n\tRK806_ID_DCDC8,\n\tRK806_ID_DCDC9,\n\tRK806_ID_DCDC10,\n\n\tRK806_ID_NLDO1,\n\tRK806_ID_NLDO2,\n\tRK806_ID_NLDO3,\n\tRK806_ID_NLDO4,\n\tRK806_ID_NLDO5,\n\n\tRK806_ID_PLDO1,\n\tRK806_ID_PLDO2,\n\tRK806_ID_PLDO3,\n\tRK806_ID_PLDO4,\n\tRK806_ID_PLDO5,\n\tRK806_ID_PLDO6,\n\tRK806_ID_END,\n};\n\n \nenum rk806_irqs {\n\t \n\tRK806_IRQ_PWRON_FALL,\n\tRK806_IRQ_PWRON_RISE,\n\tRK806_IRQ_PWRON,\n\tRK806_IRQ_PWRON_LP,\n\tRK806_IRQ_HOTDIE,\n\tRK806_IRQ_VDC_RISE,\n\tRK806_IRQ_VDC_FALL,\n\tRK806_IRQ_VB_LO,\n\n\t \n\tRK806_IRQ_REV0,\n\tRK806_IRQ_REV1,\n\tRK806_IRQ_REV2,\n\tRK806_IRQ_CRC_ERROR,\n\tRK806_IRQ_SLP3_GPIO,\n\tRK806_IRQ_SLP2_GPIO,\n\tRK806_IRQ_SLP1_GPIO,\n\tRK806_IRQ_WDT,\n};\n\n \nenum rk806_lv_sel {\n\tVB_LO_SEL_2800,\n\tVB_LO_SEL_2900,\n\tVB_LO_SEL_3000,\n\tVB_LO_SEL_3100,\n\tVB_LO_SEL_3200,\n\tVB_LO_SEL_3300,\n\tVB_LO_SEL_3400,\n\tVB_LO_SEL_3500,\n};\n\n \nenum rk806_uv_sel {\n\tVB_UV_SEL_2700,\n\tVB_UV_SEL_2800,\n\tVB_UV_SEL_2900,\n\tVB_UV_SEL_3000,\n\tVB_UV_SEL_3100,\n\tVB_UV_SEL_3200,\n\tVB_UV_SEL_3300,\n\tVB_UV_SEL_3400,\n};\n\n \nenum rk806_pwrctrl_fun {\n\tPWRCTRL_NULL_FUN,\n\tPWRCTRL_SLP_FUN,\n\tPWRCTRL_POWOFF_FUN,\n\tPWRCTRL_RST_FUN,\n\tPWRCTRL_DVS_FUN,\n\tPWRCTRL_GPIO_FUN,\n};\n\n \nenum rk806_pin_level {\n\tPOL_LOW,\n\tPOL_HIGH,\n};\n\nenum rk806_vsel_ctr_sel {\n\tCTR_BY_NO_EFFECT,\n\tCTR_BY_PWRCTRL1,\n\tCTR_BY_PWRCTRL2,\n\tCTR_BY_PWRCTRL3,\n};\n\nenum rk806_dvs_ctr_sel {\n\tCTR_SEL_NO_EFFECT,\n\tCTR_SEL_DVS_START1,\n\tCTR_SEL_DVS_START2,\n\tCTR_SEL_DVS_START3,\n};\n\nenum rk806_pin_dr_sel {\n\tRK806_PIN_INPUT,\n\tRK806_PIN_OUTPUT,\n};\n\n#define RK806_INT_POL_MSK\t\tBIT(1)\n#define RK806_INT_POL_H\t\t\tBIT(1)\n#define RK806_INT_POL_L\t\t\t0\n\n#define RK806_SLAVE_RESTART_FUN_MSK\tBIT(1)\n#define RK806_SLAVE_RESTART_FUN_EN\tBIT(1)\n#define RK806_SLAVE_RESTART_FUN_OFF\t0\n\n#define RK806_SYS_ENB2_2M_MSK\t\tBIT(1)\n#define RK806_SYS_ENB2_2M_EN\t\tBIT(1)\n#define RK806_SYS_ENB2_2M_OFF\t\t0\n\nenum rk806_int_fun {\n\tRK806_INT_ONLY,\n\tRK806_INT_ADN_WKUP,\n};\n\nenum rk806_dvs_mode {\n\tRK806_DVS_NOT_SUPPORT,\n\tRK806_DVS_START1,\n\tRK806_DVS_START2,\n\tRK806_DVS_START3,\n\tRK806_DVS_PWRCTRL1,\n\tRK806_DVS_PWRCTRL2,\n\tRK806_DVS_PWRCTRL3,\n\tRK806_DVS_START_PWRCTR1,\n\tRK806_DVS_START_PWRCTR2,\n\tRK806_DVS_START_PWRCTR3,\n\tRK806_DVS_END,\n};\n\n \n#define RK808_IRQ_VOUT_LO\t0\n#define RK808_IRQ_VB_LO\t\t1\n#define RK808_IRQ_PWRON\t\t2\n#define RK808_IRQ_PWRON_LP\t3\n#define RK808_IRQ_HOTDIE\t4\n#define RK808_IRQ_RTC_ALARM\t5\n#define RK808_IRQ_RTC_PERIOD\t6\n#define RK808_IRQ_PLUG_IN_INT\t7\n#define RK808_IRQ_PLUG_OUT_INT\t8\n#define RK808_NUM_IRQ\t\t9\n\n#define RK808_IRQ_VOUT_LO_MSK\t\tBIT(0)\n#define RK808_IRQ_VB_LO_MSK\t\tBIT(1)\n#define RK808_IRQ_PWRON_MSK\t\tBIT(2)\n#define RK808_IRQ_PWRON_LP_MSK\t\tBIT(3)\n#define RK808_IRQ_HOTDIE_MSK\t\tBIT(4)\n#define RK808_IRQ_RTC_ALARM_MSK\t\tBIT(5)\n#define RK808_IRQ_RTC_PERIOD_MSK\tBIT(6)\n#define RK808_IRQ_PLUG_IN_INT_MSK\tBIT(0)\n#define RK808_IRQ_PLUG_OUT_INT_MSK\tBIT(1)\n\n \n#define RK818_IRQ_VOUT_LO\t0\n#define RK818_IRQ_VB_LO\t\t1\n#define RK818_IRQ_PWRON\t\t2\n#define RK818_IRQ_PWRON_LP\t3\n#define RK818_IRQ_HOTDIE\t4\n#define RK818_IRQ_RTC_ALARM\t5\n#define RK818_IRQ_RTC_PERIOD\t6\n#define RK818_IRQ_USB_OV\t7\n#define RK818_IRQ_PLUG_IN\t8\n#define RK818_IRQ_PLUG_OUT\t9\n#define RK818_IRQ_CHG_OK\t10\n#define RK818_IRQ_CHG_TE\t11\n#define RK818_IRQ_CHG_TS1\t12\n#define RK818_IRQ_TS2\t\t13\n#define RK818_IRQ_CHG_CVTLIM\t14\n#define RK818_IRQ_DISCHG_ILIM\t15\n\n#define RK818_IRQ_VOUT_LO_MSK\t\tBIT(0)\n#define RK818_IRQ_VB_LO_MSK\t\tBIT(1)\n#define RK818_IRQ_PWRON_MSK\t\tBIT(2)\n#define RK818_IRQ_PWRON_LP_MSK\t\tBIT(3)\n#define RK818_IRQ_HOTDIE_MSK\t\tBIT(4)\n#define RK818_IRQ_RTC_ALARM_MSK\t\tBIT(5)\n#define RK818_IRQ_RTC_PERIOD_MSK\tBIT(6)\n#define RK818_IRQ_USB_OV_MSK\t\tBIT(7)\n#define RK818_IRQ_PLUG_IN_MSK\t\tBIT(0)\n#define RK818_IRQ_PLUG_OUT_MSK\t\tBIT(1)\n#define RK818_IRQ_CHG_OK_MSK\t\tBIT(2)\n#define RK818_IRQ_CHG_TE_MSK\t\tBIT(3)\n#define RK818_IRQ_CHG_TS1_MSK\t\tBIT(4)\n#define RK818_IRQ_TS2_MSK\t\tBIT(5)\n#define RK818_IRQ_CHG_CVTLIM_MSK\tBIT(6)\n#define RK818_IRQ_DISCHG_ILIM_MSK\tBIT(7)\n\n#define RK818_NUM_IRQ\t\t16\n\n#define RK808_VBAT_LOW_2V8\t0x00\n#define RK808_VBAT_LOW_2V9\t0x01\n#define RK808_VBAT_LOW_3V0\t0x02\n#define RK808_VBAT_LOW_3V1\t0x03\n#define RK808_VBAT_LOW_3V2\t0x04\n#define RK808_VBAT_LOW_3V3\t0x05\n#define RK808_VBAT_LOW_3V4\t0x06\n#define RK808_VBAT_LOW_3V5\t0x07\n#define VBAT_LOW_VOL_MASK\t(0x07 << 0)\n#define EN_VABT_LOW_SHUT_DOWN\t(0x00 << 4)\n#define EN_VBAT_LOW_IRQ\t\t(0x1 << 4)\n#define VBAT_LOW_ACT_MASK\t(0x1 << 4)\n\n#define BUCK_ILMIN_MASK\t\t(7 << 0)\n#define BOOST_ILMIN_MASK\t(7 << 0)\n#define BUCK1_RATE_MASK\t\t(3 << 3)\n#define BUCK2_RATE_MASK\t\t(3 << 3)\n#define MASK_ALL\t0xff\n\n#define BUCK_UV_ACT_MASK\t0x0f\n#define BUCK_UV_ACT_DISABLE\t0\n\n#define SWITCH2_EN\tBIT(6)\n#define SWITCH1_EN\tBIT(5)\n#define DEV_OFF_RST\tBIT(3)\n#define DEV_RST\t\tBIT(2)\n#define DEV_OFF\t\tBIT(0)\n#define RTC_STOP\tBIT(0)\n\n#define VB_LO_ACT\t\tBIT(4)\n#define VB_LO_SEL_3500MV\t(7 << 0)\n\n#define VOUT_LO_INT\tBIT(0)\n#define CLK32KOUT2_EN\tBIT(0)\n\n#define TEMP115C\t\t\t0x0c\n#define TEMP_HOTDIE_MSK\t\t\t0x0c\n#define SLP_SD_MSK\t\t\t(0x3 << 2)\n#define SHUTDOWN_FUN\t\t\t(0x2 << 2)\n#define SLEEP_FUN\t\t\t(0x1 << 2)\n#define RK8XX_ID_MSK\t\t\t0xfff0\n#define PWM_MODE_MSK\t\t\tBIT(7)\n#define FPWM_MODE\t\t\tBIT(7)\n#define AUTO_PWM_MODE\t\t\t0\n\nenum rk817_reg_id {\n\tRK817_ID_DCDC1 = 0,\n\tRK817_ID_DCDC2,\n\tRK817_ID_DCDC3,\n\tRK817_ID_DCDC4,\n\tRK817_ID_LDO1,\n\tRK817_ID_LDO2,\n\tRK817_ID_LDO3,\n\tRK817_ID_LDO4,\n\tRK817_ID_LDO5,\n\tRK817_ID_LDO6,\n\tRK817_ID_LDO7,\n\tRK817_ID_LDO8,\n\tRK817_ID_LDO9,\n\tRK817_ID_BOOST,\n\tRK817_ID_BOOST_OTG_SW,\n\tRK817_NUM_REGULATORS\n};\n\nenum rk809_reg_id {\n\tRK809_ID_DCDC5 = RK817_ID_BOOST,\n\tRK809_ID_SW1,\n\tRK809_ID_SW2,\n\tRK809_NUM_REGULATORS\n};\n\n#define RK817_SECONDS_REG\t\t0x00\n#define RK817_MINUTES_REG\t\t0x01\n#define RK817_HOURS_REG\t\t\t0x02\n#define RK817_DAYS_REG\t\t\t0x03\n#define RK817_MONTHS_REG\t\t0x04\n#define RK817_YEARS_REG\t\t\t0x05\n#define RK817_WEEKS_REG\t\t\t0x06\n#define RK817_ALARM_SECONDS_REG\t\t0x07\n#define RK817_ALARM_MINUTES_REG\t\t0x08\n#define RK817_ALARM_HOURS_REG\t\t0x09\n#define RK817_ALARM_DAYS_REG\t\t0x0a\n#define RK817_ALARM_MONTHS_REG\t\t0x0b\n#define RK817_ALARM_YEARS_REG\t\t0x0c\n#define RK817_RTC_CTRL_REG\t\t0xd\n#define RK817_RTC_STATUS_REG\t\t0xe\n#define RK817_RTC_INT_REG\t\t0xf\n#define RK817_RTC_COMP_LSB_REG\t\t0x10\n#define RK817_RTC_COMP_MSB_REG\t\t0x11\n\n \n#define RK817_CODEC_DTOP_VUCTL\t\t0x12\n#define RK817_CODEC_DTOP_VUCTIME\t0x13\n#define RK817_CODEC_DTOP_LPT_SRST\t0x14\n#define RK817_CODEC_DTOP_DIGEN_CLKE\t0x15\n#define RK817_CODEC_AREF_RTCFG0\t\t0x16\n#define RK817_CODEC_AREF_RTCFG1\t\t0x17\n#define RK817_CODEC_AADC_CFG0\t\t0x18\n#define RK817_CODEC_AADC_CFG1\t\t0x19\n#define RK817_CODEC_DADC_VOLL\t\t0x1a\n#define RK817_CODEC_DADC_VOLR\t\t0x1b\n#define RK817_CODEC_DADC_SR_ACL0\t0x1e\n#define RK817_CODEC_DADC_ALC1\t\t0x1f\n#define RK817_CODEC_DADC_ALC2\t\t0x20\n#define RK817_CODEC_DADC_NG\t\t0x21\n#define RK817_CODEC_DADC_HPF\t\t0x22\n#define RK817_CODEC_DADC_RVOLL\t\t0x23\n#define RK817_CODEC_DADC_RVOLR\t\t0x24\n#define RK817_CODEC_AMIC_CFG0\t\t0x27\n#define RK817_CODEC_AMIC_CFG1\t\t0x28\n#define RK817_CODEC_DMIC_PGA_GAIN\t0x29\n#define RK817_CODEC_DMIC_LMT1\t\t0x2a\n#define RK817_CODEC_DMIC_LMT2\t\t0x2b\n#define RK817_CODEC_DMIC_NG1\t\t0x2c\n#define RK817_CODEC_DMIC_NG2\t\t0x2d\n#define RK817_CODEC_ADAC_CFG0\t\t0x2e\n#define RK817_CODEC_ADAC_CFG1\t\t0x2f\n#define RK817_CODEC_DDAC_POPD_DACST\t0x30\n#define RK817_CODEC_DDAC_VOLL\t\t0x31\n#define RK817_CODEC_DDAC_VOLR\t\t0x32\n#define RK817_CODEC_DDAC_SR_LMT0\t0x35\n#define RK817_CODEC_DDAC_LMT1\t\t0x36\n#define RK817_CODEC_DDAC_LMT2\t\t0x37\n#define RK817_CODEC_DDAC_MUTE_MIXCTL\t0x38\n#define RK817_CODEC_DDAC_RVOLL\t\t0x39\n#define RK817_CODEC_DDAC_RVOLR\t\t0x3a\n#define RK817_CODEC_AHP_ANTI0\t\t0x3b\n#define RK817_CODEC_AHP_ANTI1\t\t0x3c\n#define RK817_CODEC_AHP_CFG0\t\t0x3d\n#define RK817_CODEC_AHP_CFG1\t\t0x3e\n#define RK817_CODEC_AHP_CP\t\t0x3f\n#define RK817_CODEC_ACLASSD_CFG1\t0x40\n#define RK817_CODEC_ACLASSD_CFG2\t0x41\n#define RK817_CODEC_APLL_CFG0\t\t0x42\n#define RK817_CODEC_APLL_CFG1\t\t0x43\n#define RK817_CODEC_APLL_CFG2\t\t0x44\n#define RK817_CODEC_APLL_CFG3\t\t0x45\n#define RK817_CODEC_APLL_CFG4\t\t0x46\n#define RK817_CODEC_APLL_CFG5\t\t0x47\n#define RK817_CODEC_DI2S_CKM\t\t0x48\n#define RK817_CODEC_DI2S_RSD\t\t0x49\n#define RK817_CODEC_DI2S_RXCR1\t\t0x4a\n#define RK817_CODEC_DI2S_RXCR2\t\t0x4b\n#define RK817_CODEC_DI2S_RXCMD_TSD\t0x4c\n#define RK817_CODEC_DI2S_TXCR1\t\t0x4d\n#define RK817_CODEC_DI2S_TXCR2\t\t0x4e\n#define RK817_CODEC_DI2S_TXCR3_TXCMD\t0x4f\n\n \n#define RK817_I2S_MODE_MASK\t\t(0x1 << 0)\n#define RK817_I2S_MODE_MST\t\t(0x1 << 0)\n#define RK817_I2S_MODE_SLV\t\t(0x0 << 0)\n\n \n#define DACMT_MASK\t\t\t(0x1 << 0)\n#define DACMT_ENABLE\t\t\t(0x1 << 0)\n#define DACMT_DISABLE\t\t\t(0x0 << 0)\n\n \n#define VDW_RX_24BITS\t\t\t(0x17)\n#define VDW_RX_16BITS\t\t\t(0x0f)\n\n \n#define VDW_TX_24BITS\t\t\t(0x17)\n#define VDW_TX_16BITS\t\t\t(0x0f)\n\n \n#define MIC_DIFF_MASK\t\t\t(0x1 << 7)\n#define MIC_DIFF_DIS\t\t\t(0x0 << 7)\n#define MIC_DIFF_EN\t\t\t(0x1 << 7)\n\n \n#define RK817_GAS_GAUGE_ADC_CONFIG0\t0x50\n#define RK817_GG_EN\t\t\t(0x1 << 7)\n#define RK817_SYS_VOL_ADC_EN\t\t(0x1 << 6)\n#define RK817_TS_ADC_EN\t\t\t(0x1 << 5)\n#define RK817_USB_VOL_ADC_EN\t\t(0x1 << 4)\n#define RK817_BAT_VOL_ADC_EN\t\t(0x1 << 3)\n#define RK817_BAT_CUR_ADC_EN\t\t(0x1 << 2)\n\n#define RK817_GAS_GAUGE_ADC_CONFIG1\t0x55\n\n#define RK817_VOL_CUR_CALIB_UPD\t\tBIT(7)\n\n#define RK817_GAS_GAUGE_GG_CON\t\t0x56\n#define RK817_GAS_GAUGE_GG_STS\t\t0x57\n\n#define RK817_BAT_CON\t\t\t(0x1 << 4)\n#define RK817_RELAX_VOL_UPD\t\t(0x3 << 2)\n#define RK817_RELAX_STS\t\t\t(0x1 << 1)\n\n#define RK817_GAS_GAUGE_RELAX_THRE_H\t0x58\n#define RK817_GAS_GAUGE_RELAX_THRE_L\t0x59\n#define RK817_GAS_GAUGE_OCV_THRE_VOL\t0x62\n#define RK817_GAS_GAUGE_OCV_VOL_H\t0x63\n#define RK817_GAS_GAUGE_OCV_VOL_L\t0x64\n#define RK817_GAS_GAUGE_PWRON_VOL_H\t0x6b\n#define RK817_GAS_GAUGE_PWRON_VOL_L\t0x6c\n#define RK817_GAS_GAUGE_PWRON_CUR_H\t0x6d\n#define RK817_GAS_GAUGE_PWRON_CUR_L\t0x6e\n#define RK817_GAS_GAUGE_OFF_CNT\t\t0x6f\n#define RK817_GAS_GAUGE_Q_INIT_H3\t0x70\n#define RK817_GAS_GAUGE_Q_INIT_H2\t0x71\n#define RK817_GAS_GAUGE_Q_INIT_L1\t0x72\n#define RK817_GAS_GAUGE_Q_INIT_L0\t0x73\n#define RK817_GAS_GAUGE_Q_PRES_H3\t0x74\n#define RK817_GAS_GAUGE_Q_PRES_H2\t0x75\n#define RK817_GAS_GAUGE_Q_PRES_L1\t0x76\n#define RK817_GAS_GAUGE_Q_PRES_L0\t0x77\n#define RK817_GAS_GAUGE_BAT_VOL_H\t0x78\n#define RK817_GAS_GAUGE_BAT_VOL_L\t0x79\n#define RK817_GAS_GAUGE_BAT_CUR_H\t0x7a\n#define RK817_GAS_GAUGE_BAT_CUR_L\t0x7b\n#define RK817_GAS_GAUGE_USB_VOL_H\t0x7e\n#define RK817_GAS_GAUGE_USB_VOL_L\t0x7f\n#define RK817_GAS_GAUGE_SYS_VOL_H\t0x80\n#define RK817_GAS_GAUGE_SYS_VOL_L\t0x81\n#define RK817_GAS_GAUGE_Q_MAX_H3\t0x82\n#define RK817_GAS_GAUGE_Q_MAX_H2\t0x83\n#define RK817_GAS_GAUGE_Q_MAX_L1\t0x84\n#define RK817_GAS_GAUGE_Q_MAX_L0\t0x85\n#define RK817_GAS_GAUGE_SLEEP_CON_SAMP_CUR_H\t0x8f\n#define RK817_GAS_GAUGE_SLEEP_CON_SAMP_CUR_L\t0x90\n#define RK817_GAS_GAUGE_CAL_OFFSET_H\t0x91\n#define RK817_GAS_GAUGE_CAL_OFFSET_L\t0x92\n#define RK817_GAS_GAUGE_VCALIB0_H\t0x93\n#define RK817_GAS_GAUGE_VCALIB0_L\t0x94\n#define RK817_GAS_GAUGE_VCALIB1_H\t0x95\n#define RK817_GAS_GAUGE_VCALIB1_L\t0x96\n#define RK817_GAS_GAUGE_IOFFSET_H\t0x97\n#define RK817_GAS_GAUGE_IOFFSET_L\t0x98\n#define RK817_GAS_GAUGE_BAT_R1\t\t0x9a\n#define RK817_GAS_GAUGE_BAT_R2\t\t0x9b\n#define RK817_GAS_GAUGE_BAT_R3\t\t0x9c\n#define RK817_GAS_GAUGE_DATA0\t\t0x9d\n#define RK817_GAS_GAUGE_DATA1\t\t0x9e\n#define RK817_GAS_GAUGE_DATA2\t\t0x9f\n#define RK817_GAS_GAUGE_DATA3\t\t0xa0\n#define RK817_GAS_GAUGE_DATA4\t\t0xa1\n#define RK817_GAS_GAUGE_DATA5\t\t0xa2\n#define RK817_GAS_GAUGE_CUR_ADC_K0\t0xb0\n\n#define RK817_POWER_EN_REG(i)\t\t(0xb1 + (i))\n#define RK817_POWER_SLP_EN_REG(i)\t(0xb5 + (i))\n\n#define RK817_POWER_CONFIG\t\t(0xb9)\n\n#define RK817_BUCK_CONFIG_REG(i)\t(0xba + (i) * 3)\n\n#define RK817_BUCK1_ON_VSEL_REG\t\t0xBB\n#define RK817_BUCK1_SLP_VSEL_REG\t0xBC\n\n#define RK817_BUCK2_CONFIG_REG\t\t0xBD\n#define RK817_BUCK2_ON_VSEL_REG\t\t0xBE\n#define RK817_BUCK2_SLP_VSEL_REG\t0xBF\n\n#define RK817_BUCK3_CONFIG_REG\t\t0xC0\n#define RK817_BUCK3_ON_VSEL_REG\t\t0xC1\n#define RK817_BUCK3_SLP_VSEL_REG\t0xC2\n\n#define RK817_BUCK4_CONFIG_REG\t\t0xC3\n#define RK817_BUCK4_ON_VSEL_REG\t\t0xC4\n#define RK817_BUCK4_SLP_VSEL_REG\t0xC5\n\n#define RK817_LDO_ON_VSEL_REG(idx)\t(0xcc + (idx) * 2)\n#define RK817_BOOST_OTG_CFG\t\t(0xde)\n\n#define RK817_PMIC_CHRG_OUT\t\t0xe4\n#define RK817_CHRG_VOL_SEL\t\t(0x07 << 4)\n#define RK817_CHRG_CUR_SEL\t\t(0x07 << 0)\n\n#define RK817_PMIC_CHRG_IN\t\t0xe5\n#define RK817_USB_VLIM_EN\t\t(0x01 << 7)\n#define RK817_USB_VLIM_SEL\t\t(0x07 << 4)\n#define RK817_USB_ILIM_EN\t\t(0x01 << 3)\n#define RK817_USB_ILIM_SEL\t\t(0x07 << 0)\n#define RK817_PMIC_CHRG_TERM\t\t0xe6\n#define RK817_CHRG_TERM_ANA_DIG\t\t(0x01 << 2)\n#define RK817_CHRG_TERM_ANA_SEL\t\t(0x03 << 0)\n#define RK817_CHRG_EN\t\t\t(0x01 << 6)\n\n#define RK817_PMIC_CHRG_STS\t\t0xeb\n#define RK817_BAT_EXS\t\t\tBIT(7)\n#define RK817_CHG_STS\t\t\t(0x07 << 4)\n\n#define RK817_ID_MSB\t\t\t0xed\n#define RK817_ID_LSB\t\t\t0xee\n\n#define RK817_SYS_STS\t\t\t0xf0\n#define RK817_PLUG_IN_STS\t\t(0x1 << 6)\n\n#define RK817_SYS_CFG(i)\t\t(0xf1 + (i))\n\n#define RK817_ON_SOURCE_REG\t\t0xf5\n#define RK817_OFF_SOURCE_REG\t\t0xf6\n\n \n#define RK817_INT_STS_REG0\t\t0xf8\n#define RK817_INT_STS_MSK_REG0\t\t0xf9\n#define RK817_INT_STS_REG1\t\t0xfa\n#define RK817_INT_STS_MSK_REG1\t\t0xfb\n#define RK817_INT_STS_REG2\t\t0xfc\n#define RK817_INT_STS_MSK_REG2\t\t0xfd\n#define RK817_GPIO_INT_CFG\t\t0xfe\n\n \n#define RK817_IRQ_PWRON_FALL\t\t0\n#define RK817_IRQ_PWRON_RISE\t\t1\n#define RK817_IRQ_PWRON\t\t\t2\n#define RK817_IRQ_PWMON_LP\t\t3\n#define RK817_IRQ_HOTDIE\t\t4\n#define RK817_IRQ_RTC_ALARM\t\t5\n#define RK817_IRQ_RTC_PERIOD\t\t6\n#define RK817_IRQ_VB_LO\t\t\t7\n#define RK817_IRQ_PLUG_IN\t\t8\n#define RK817_IRQ_PLUG_OUT\t\t9\n#define RK817_IRQ_CHRG_TERM\t\t10\n#define RK817_IRQ_CHRG_TIME\t\t11\n#define RK817_IRQ_CHRG_TS\t\t12\n#define RK817_IRQ_USB_OV\t\t13\n#define RK817_IRQ_CHRG_IN_CLMP\t\t14\n#define RK817_IRQ_BAT_DIS_ILIM\t\t15\n#define RK817_IRQ_GATE_GPIO\t\t16\n#define RK817_IRQ_TS_GPIO\t\t17\n#define RK817_IRQ_CODEC_PD\t\t18\n#define RK817_IRQ_CODEC_PO\t\t19\n#define RK817_IRQ_CLASSD_MUTE_DONE\t20\n#define RK817_IRQ_CLASSD_OCP\t\t21\n#define RK817_IRQ_BAT_OVP               22\n#define RK817_IRQ_CHRG_BAT_HI\t\t23\n#define RK817_IRQ_END\t\t\t(RK817_IRQ_CHRG_BAT_HI + 1)\n\n \n#define RK817_RTC_CTRL_RSV4\t\tBIT(4)\n\n \n#define RK817_BUCK3_FB_RES_MSK\t\tBIT(6)\n#define RK817_BUCK3_FB_RES_INTER\tBIT(6)\n#define RK817_BUCK3_FB_RES_EXT\t\t0\n\n \n#define RK817_RAMP_RATE_OFFSET\t\t6\n#define RK817_RAMP_RATE_MASK\t\t(0x3 << RK817_RAMP_RATE_OFFSET)\n#define RK817_RAMP_RATE_3MV_PER_US\t(0x0 << RK817_RAMP_RATE_OFFSET)\n#define RK817_RAMP_RATE_6_3MV_PER_US\t(0x1 << RK817_RAMP_RATE_OFFSET)\n#define RK817_RAMP_RATE_12_5MV_PER_US\t(0x2 << RK817_RAMP_RATE_OFFSET)\n#define RK817_RAMP_RATE_25MV_PER_US\t(0x3 << RK817_RAMP_RATE_OFFSET)\n\n \n#define RK817_HOTDIE_TEMP_MSK\t\t(0x3 << 4)\n#define RK817_HOTDIE_85\t\t\t(0x0 << 4)\n#define RK817_HOTDIE_95\t\t\t(0x1 << 4)\n#define RK817_HOTDIE_105\t\t(0x2 << 4)\n#define RK817_HOTDIE_115\t\t(0x3 << 4)\n\n#define RK817_TSD_TEMP_MSK\t\tBIT(6)\n#define RK817_TSD_140\t\t\t0\n#define RK817_TSD_160\t\t\tBIT(6)\n\n#define RK817_CLK32KOUT2_EN\t\tBIT(7)\n\n \n#define RK817_SLPPIN_FUNC_MSK\t\t(0x3 << 3)\n#define SLPPIN_NULL_FUN\t\t\t(0x0 << 3)\n#define SLPPIN_SLP_FUN\t\t\t(0x1 << 3)\n#define SLPPIN_DN_FUN\t\t\t(0x2 << 3)\n#define SLPPIN_RST_FUN\t\t\t(0x3 << 3)\n\n#define RK817_RST_FUNC_MSK\t\t(0x3 << 6)\n#define RK817_RST_FUNC_SFT\t\t(6)\n#define RK817_RST_FUNC_CNT\t\t(3)\n#define RK817_RST_FUNC_DEV\t\t(0)  \n#define RK817_RST_FUNC_REG\t\t(0x1 << 6)  \n\n#define RK817_SLPPOL_MSK\t\tBIT(5)\n#define RK817_SLPPOL_H\t\t\tBIT(5)\n#define RK817_SLPPOL_L\t\t\t(0)\n\n \n#define RK817_INT_POL_MSK\t\tBIT(1)\n#define RK817_INT_POL_H\t\t\tBIT(1)\n#define RK817_INT_POL_L\t\t\t0\n#define RK809_BUCK5_CONFIG(i)\t\t(RK817_BOOST_OTG_CFG + (i) * 1)\n\nenum {\n\tBUCK_ILMIN_50MA,\n\tBUCK_ILMIN_100MA,\n\tBUCK_ILMIN_150MA,\n\tBUCK_ILMIN_200MA,\n\tBUCK_ILMIN_250MA,\n\tBUCK_ILMIN_300MA,\n\tBUCK_ILMIN_350MA,\n\tBUCK_ILMIN_400MA,\n};\n\nenum {\n\tBOOST_ILMIN_75MA,\n\tBOOST_ILMIN_100MA,\n\tBOOST_ILMIN_125MA,\n\tBOOST_ILMIN_150MA,\n\tBOOST_ILMIN_175MA,\n\tBOOST_ILMIN_200MA,\n\tBOOST_ILMIN_225MA,\n\tBOOST_ILMIN_250MA,\n};\n\nenum {\n\tRK805_BUCK1_2_ILMAX_2500MA,\n\tRK805_BUCK1_2_ILMAX_3000MA,\n\tRK805_BUCK1_2_ILMAX_3500MA,\n\tRK805_BUCK1_2_ILMAX_4000MA,\n};\n\nenum {\n\tRK805_BUCK3_ILMAX_1500MA,\n\tRK805_BUCK3_ILMAX_2000MA,\n\tRK805_BUCK3_ILMAX_2500MA,\n\tRK805_BUCK3_ILMAX_3000MA,\n};\n\nenum {\n\tRK805_BUCK4_ILMAX_2000MA,\n\tRK805_BUCK4_ILMAX_2500MA,\n\tRK805_BUCK4_ILMAX_3000MA,\n\tRK805_BUCK4_ILMAX_3500MA,\n};\n\nenum {\n\tRK805_ID = 0x8050,\n\tRK806_ID = 0x8060,\n\tRK808_ID = 0x0000,\n\tRK809_ID = 0x8090,\n\tRK817_ID = 0x8170,\n\tRK818_ID = 0x8180,\n};\n\nstruct rk808 {\n\tstruct device\t\t\t*dev;\n\tstruct regmap_irq_chip_data\t*irq_data;\n\tstruct regmap\t\t\t*regmap;\n\tlong\t\t\t\tvariant;\n\tconst struct regmap_config\t*regmap_cfg;\n\tconst struct regmap_irq_chip\t*regmap_irq_chip;\n};\n\nvoid rk8xx_shutdown(struct device *dev);\nint rk8xx_probe(struct device *dev, int variant, unsigned int irq, struct regmap *regmap);\nint rk8xx_suspend(struct device *dev);\nint rk8xx_resume(struct device *dev);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}